-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Full Version"

-- DATE "06/28/2019 02:36:01"

-- 
-- Device: Altera EP2C20F484C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	MikroP IS
    PORT (
	RST : IN std_logic;
	CLK_H : IN std_logic;
	HALT_KEY : IN std_logic;
	TURBO_EN : IN std_logic;
	LED : OUT std_logic_vector(9 DOWNTO 4);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0)
	);
END MikroP;

-- Design Ports Information
-- LED[4]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED[5]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED[6]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED[7]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED[8]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED[9]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[0]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[1]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[2]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[4]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[5]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[6]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[0]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[1]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[2]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[3]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[4]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[5]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[6]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[0]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[2]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[3]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[4]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[5]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[6]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[0]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[1]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[2]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[3]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[4]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[6]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RST	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLK_H	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- HALT_KEY	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TURBO_EN	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF MikroP IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_RST : std_logic;
SIGNAL ww_CLK_H : std_logic;
SIGNAL ww_HALT_KEY : std_logic;
SIGNAL ww_TURBO_EN : std_logic;
SIGNAL ww_LED : std_logic_vector(9 DOWNTO 4);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \CLK_H~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ctrb|wr_en_flags[0]~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \disp_top|clk_div~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RST~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ctrb|rg_ula|ulab|Add0~0_combout\ : std_logic;
SIGNAL \disp_top|contador[4]~25_combout\ : std_logic;
SIGNAL \disp_top|contador[6]~29_combout\ : std_logic;
SIGNAL \disp_top|contador[17]~51_combout\ : std_logic;
SIGNAL \disp_top|contador[18]~53_combout\ : std_logic;
SIGNAL \disp_top|Add1~0_combout\ : std_logic;
SIGNAL \disp_top|Add1~2_combout\ : std_logic;
SIGNAL \disp_top|Add1~8_combout\ : std_logic;
SIGNAL \disp_top|Add1~12_combout\ : std_logic;
SIGNAL \disp_top|Add1~34_combout\ : std_logic;
SIGNAL \disp_top|Add1~36_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add2~1_cout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add2~3_cout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add2~5_cout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add2~7_cout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add2~9_cout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add2~11_cout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add2~13_cout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add2~15_cout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add2~17_cout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add2~19_cout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add2~21_cout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add2~23_cout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add2~25_cout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add2~27_cout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add2~29_cout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add2~31_cout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add2~32_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add3~1_cout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add3~3_cout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add3~5_cout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add3~7_cout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add3~9_cout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add3~11_cout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add3~13_cout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add3~15_cout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add3~17_cout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add3~19_cout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add3~21_cout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add3~23_cout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add3~25_cout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add3~27_cout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add3~29_cout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add3~31_cout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add3~32_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add1~26_combout\ : std_logic;
SIGNAL \disp_top|Mux3~1_combout\ : std_logic;
SIGNAL \disp_top|Mux3~2_combout\ : std_logic;
SIGNAL \disp_top|Mux4~1_combout\ : std_logic;
SIGNAL \disp_top|Mux1~1_combout\ : std_logic;
SIGNAL \disp_top|Mux2~1_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[0]~1_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[1]~6_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[3]~12_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[3]~13_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[6]~21_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[6]~22_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[6]~23_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[108][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[124][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[89][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[121][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[104][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[109][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[125][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[99][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[83][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[67][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~10_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[115][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~11_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[102][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[70][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~12_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[98][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[103][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[119][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[113][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[84][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[100][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[112][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[101][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[117][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[107][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[110][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[91][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[95][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[25][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[19][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[17][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~42_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[27][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~43_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[43][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[3][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[9][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[57][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[38][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[44][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[36][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~52_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[46][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~53_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[28][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[22][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[20][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~54_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[30][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~55_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[6][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[12][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[4][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~56_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[14][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~57_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~58_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[60][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[54][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[52][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~59_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[62][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~60_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~61_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[34][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[40][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[2][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[8][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[56][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[50][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[23][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[29][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[47][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[63][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[108][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[102][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[100][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~90_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[110][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~91_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[86][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[92][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[84][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~92_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[94][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~93_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[76][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[70][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[68][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~94_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[78][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~95_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~96_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[118][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[124][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[116][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~97_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[126][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~98_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~99_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[89][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[91][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[99][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[107][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[67][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[113][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[123][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[82][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[88][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[98][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[64][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[120][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[122][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[109][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[93][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[77][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~121_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[125][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~122_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[103][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[101][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[85][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[79][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[25][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[28][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[22][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[19][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[20][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[21][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[30][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[27][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[38][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[37][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[36][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~142_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[39][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~143_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[42][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[43][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[34][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[35][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[45][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[47][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[6][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[3][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[2][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~152_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[7][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~153_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[12][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[4][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[1][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[11][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[53][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[57][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[49][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~163_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[61][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~164_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[54][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[62][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[56][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[52][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[55][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[106][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[105][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[104][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~177_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[107][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~178_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[102][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[103][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[97][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[99][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[109][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[110][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[86][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[87][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[91][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[94][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[90][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~194_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[95][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~195_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[76][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[73][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[67][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[70][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[68][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[65][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[118][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[122][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[114][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~208_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[126][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~209_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[121][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[117][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[113][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~210_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[125][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~211_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[116][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[120][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[112][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~212_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[124][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~213_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~214_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[123][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[119][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[115][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~215_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~216_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~217_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[22][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[38][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[6][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~219_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[54][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~220_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[51][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[34][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[18][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[55][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[44][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[45][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[61][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[32][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[16][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[0][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~243_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[48][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~244_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[27][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[26][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[11][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[2]~10_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[108][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[124][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[105][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[89][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[120][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[125][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[99][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[83][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[67][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~274_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[115][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~275_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[102][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[118][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[98][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[87][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[103][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[113][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[100][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[80][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[85][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[101][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[69][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~291_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[117][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~292_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[107][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[110][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[106][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~295_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[111][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~296_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[94][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[91][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[90][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~297_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[95][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~298_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[75][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[78][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[74][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~299_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[79][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~300_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~301_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[126][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[123][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[122][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~302_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~303_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~304_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[25][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[19][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[17][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~306_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[27][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~307_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[41][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[9][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[51][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[59][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[46][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[12][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[60][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[54][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[52][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~323_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[62][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~324_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[24][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[18][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[16][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~326_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[26][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~327_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[34][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[2][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[8][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[56][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[50][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[23][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[39][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[7][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~337_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[55][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~338_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[45][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[29][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[47][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[63][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[102][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[92][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[76][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[118][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[124][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[89][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[91][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[99][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[107][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[67][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[121][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[123][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[82][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[88][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[80][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~371_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[90][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~372_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[104][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[72][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[66][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[120][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[122][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[109][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[93][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[77][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~382_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[125][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~383_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[103][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[101][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[85][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[25][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[28][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[22][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[19][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[20][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[21][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[30][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[27][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[26][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~400_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[31][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~401_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[38][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[37][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[36][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~403_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[39][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~404_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[41][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[42][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[34][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[45][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[47][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[7][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[9][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[12][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[4][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[1][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[14][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[11][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[10][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~420_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[15][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~421_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[53][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[57][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[49][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~424_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[61][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~425_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[58][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[54][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[50][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~426_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[62][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~427_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[56][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[52][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[48][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~428_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[60][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~429_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~430_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[55][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[59][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[51][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~431_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[63][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~432_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~433_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~435_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[106][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[105][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[104][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~438_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[107][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~439_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[101][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[102][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[109][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[110][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[83][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[86][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[81][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[94][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[90][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~455_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[73][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[70][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[71][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[65][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[75][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[118][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[122][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[124][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[38][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[35][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[19][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[3][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~482_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[51][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~483_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[34][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[18][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[2][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~484_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[50][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~485_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~486_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[23][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[39][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[28][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[44][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[24][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[8][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~494_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[29][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[45][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[33][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[17][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[1][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~500_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[49][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~501_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[32][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[16][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[21][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[37][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[47][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[27][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[30][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[11][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[59][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[62][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[42][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[41][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[40][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~0_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[43][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~1_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[37][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[38][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[36][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~2_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[39][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~3_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[34][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[33][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[32][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~4_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[35][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~5_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~6_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[45][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[46][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[44][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~7_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[47][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~8_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~9_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[22][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[28][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[25][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[17][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[9][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[7][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[1][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[11][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[14][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[54][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[61][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[59][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[55][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[86][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[102][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[70][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~42_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[118][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~43_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[99][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[83][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[67][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~44_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[115][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~45_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[98][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[82][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[66][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~46_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[114][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~47_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~48_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[87][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[103][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[71][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~49_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[119][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~50_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~51_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[89][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[76][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[124][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[104][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[88][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[77][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[113][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[100][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[96][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[64][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[101][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[117][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[110][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[107][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[106][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~73_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[111][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~74_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[126][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[28][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[41][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[25][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[45][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[51][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[22][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[38][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[18][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[50][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[23][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[39][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[33][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[17][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[4][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[43][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[46][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[42][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~560_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[47][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~561_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[30][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[27][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[26][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~562_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[31][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~563_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[11][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[14][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[10][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~564_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[15][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~565_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~566_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[62][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[59][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[58][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~567_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[63][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~568_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~569_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~571_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~572_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~573_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~574_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[89][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[83][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[99][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[105][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[115][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[108][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[86][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[124][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[118][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[116][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~593_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[126][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~594_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[90][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[98][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[104][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[74][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[114][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[85][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[95][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[111][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[79][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~614_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[127][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~615_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[38][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[41][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[37][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[40][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[44][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[47][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[22][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[26][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[25][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[19][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[31][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[6][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[12][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[54][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[53][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[52][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~650_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[55][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~651_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[57][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[58][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[56][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~652_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[59][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~653_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[49][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[50][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[48][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~654_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[51][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~655_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~656_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[62][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[61][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[60][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~657_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[63][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~658_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~659_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~661_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[73][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[93][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[94][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[88][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[79][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[91][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[75][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~673_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[95][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~674_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[118][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[99][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[115][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[117][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[103][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[101][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~683_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[119][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~684_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[85][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[82][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[70][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[66][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~688_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[86][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~689_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[80][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[68][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[64][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~690_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[84][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~691_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~692_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[87][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[107][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[122][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[106][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~697_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[123][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~698_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[109][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[124][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[108][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~699_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[125][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~700_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[105][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[120][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[104][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~701_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[121][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~702_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~703_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[111][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[126][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[110][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~704_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[127][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~705_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~706_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[42][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[11][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[10][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~709_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[43][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~710_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[44][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[13][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[12][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~711_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[45][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~712_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[40][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[9][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[8][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~713_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[41][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~714_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~715_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[46][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[15][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[14][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~716_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[47][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~717_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~718_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[22][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[18][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~719_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[21][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[53][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[20][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[52][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[51][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[23][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[36][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[6][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[35][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[2][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[0][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~733_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[7][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[60][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[30][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[57][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[26][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[24][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~744_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[63][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~751_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~752_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~753_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~754_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~755_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[92][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[85][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[84][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~758_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[93][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~759_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[81][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[89][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[94][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[87][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[102][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[99][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[107][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[109][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[103][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[101][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~773_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[111][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~774_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[73][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[74][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[70][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[66][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~778_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[78][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~779_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[68][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[76][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[75][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[71][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[67][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~783_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[79][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~784_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[117][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[125][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[122][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[118][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[114][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~789_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[126][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~790_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[116][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[119][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[115][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~794_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[18][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[23][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[39][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[7][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~806_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[55][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~807_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[44][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[28][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[45][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[33][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[49][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[20][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[32][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[48][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[21][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[46][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[30][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[14][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~830_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[62][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~831_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[27][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[43][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[11][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~832_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[59][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~833_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[42][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[26][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[10][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~834_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[58][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~835_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~836_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[31][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[47][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[15][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~837_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[63][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~838_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~839_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[78][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[102][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[70][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~846_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[110][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~847_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[92][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[116][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[84][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~848_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[124][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~849_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[76][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[100][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[68][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~850_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[108][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~851_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~852_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[94][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[118][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[86][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~853_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[126][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~854_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~855_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[99][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[105][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[97][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~856_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[107][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~857_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[89][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[91][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[73][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[121][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[82][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[112][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[72][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[80][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[64][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~870_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[88][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~871_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[114][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[122][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[87][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[109][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[125][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[93][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[127][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[21][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[22][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[20][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~889_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[23][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~890_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[25][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[26][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[24][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~891_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[27][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~892_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[17][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[18][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[16][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~893_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[19][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~894_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~895_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[29][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[30][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[28][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~896_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[31][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~897_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~898_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[35][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[39][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[41][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[33][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[37][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[43][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[3][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[7][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[12][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[13][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[4][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[0][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~913_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[14][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[11][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[10][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~916_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[15][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~917_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[54][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[60][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[52][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~920_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[62][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~921_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[57][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[59][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[56][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[55][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[61][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~931_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~932_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~933_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~934_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~935_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[86][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[102][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[83][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[115][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[98][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[103][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[71][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~943_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[89][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[121][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[108][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[124][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[125][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[97][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[81][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[65][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~956_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[113][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~957_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[100][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[84][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[68][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~958_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[116][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~959_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[96][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[80][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[64][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~960_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[112][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~961_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~962_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[101][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[85][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[69][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~963_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[117][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~964_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~965_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[94][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[106][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[95][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[123][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[91][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~974_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[127][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~975_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[11][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[19][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[3][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~979_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[27][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~980_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[9][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[17][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[22][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[28][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[20][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~989_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[30][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~990_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[36][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[6][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[60][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[18][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[34][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[32][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1001_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[50][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[56][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[48][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1006_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[58][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1007_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[15][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[47][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[61][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[13][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[31][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1021_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[105][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[97][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[98][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[110][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[111][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[86][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[83][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[82][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1036_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[87][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1037_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[89][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[92][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[91][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[95][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[67][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[70][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[66][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1046_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[71][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1047_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[77][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[65][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[68][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[78][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[118][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[115][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[113][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[126][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[123][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[122][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1064_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[127][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1065_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[35][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[19][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[22][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[18][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[50][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[28][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[44][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[25][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[24][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[29][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[45][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[13][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1086_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[61][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1087_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[17][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[33][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[1][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1091_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[49][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1092_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[16][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[32][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[0][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1093_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[48][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1094_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1095_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[37][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[53][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[47][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[30][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[27][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1111_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1112_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1113_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1114_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1115_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[83][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[73][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[123][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[102][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[108][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[100][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1126_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[110][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1127_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[92][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[116][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[88][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[82][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[80][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1136_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[90][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1137_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[96][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[72][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[74][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[114][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[71][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[109][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[93][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[77][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1149_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[125][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1150_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[101][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[85][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[69][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1151_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[117][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1152_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1153_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[10]~45_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[10]~46_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[42][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[41][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[33][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[35][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[46][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[22][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[23][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[28][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[25][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[24][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1171_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[29][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1172_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[17][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[27][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[30][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[26][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1176_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[31][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1177_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[9][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[3][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[6][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[1][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[11][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[14][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[58][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[61][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[55][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[63][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1201_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1202_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[86][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[102][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[70][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1206_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[118][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1207_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[99][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[83][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[67][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1208_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[115][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1209_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[98][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[82][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[66][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1210_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[114][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1211_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1212_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[87][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[103][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[71][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1213_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[119][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1214_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1215_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[105][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[89][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[108][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[124][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[104][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[88][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[77][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[125][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[81][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[113][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[100][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[96][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[101][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[117][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[91][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[94][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[90][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1239_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[95][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1240_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[78][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[75][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[74][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1241_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[79][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1242_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1243_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[126][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[127][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[9]~48_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[9]~49_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr0[9]~15_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[44][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[28][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[30][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[12][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[6][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[54][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[60][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[52][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1256_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[62][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1257_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[25][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[3][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[34][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[10][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[50][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[56][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[45][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[29][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[13][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1280_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[61][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1281_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[21][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[31][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[47][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1291_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1292_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1293_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1294_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[93][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[83][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[84][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[95][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[101][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[100][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1306_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[106][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[107][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[98][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[99][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[110][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[109][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[108][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1313_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[111][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1314_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[70][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[67][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[66][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1316_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[71][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1317_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[77][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[65][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[75][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[74][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1323_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[121][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[122][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[116][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[124][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida_flags[2]~0_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida_flags[2]~1_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[12]~45_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[10]~53_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[9]~56_combout\ : std_logic;
SIGNAL \CLK_H~combout\ : std_logic;
SIGNAL \CLK_H~clkctrl_outclk\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[113][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[115][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[125][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[112][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[2][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[108][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[84][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[12][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[14][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[38][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[60][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[8][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[6][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[95][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[100][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[121][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[83][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[27][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[34][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[98][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[124][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[104][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[107][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[29][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[44][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[28][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[54][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[63][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[56][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[109][1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[78][1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[126][1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[88][1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[21][1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[101][1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[122][1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[99][1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[92][1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[94][1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[107][1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[113][1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[89][1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[120][1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[118][1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[35][1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[3][1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[61][1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[93][1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[82][1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[57][1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[124][1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[123][1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[56][1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[19][1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[38][1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[12][1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[119][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[76][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[126][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[26][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[65][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[112][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[70][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[44][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[97][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[95][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[86][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[106][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[94][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[125][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[120][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[68][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[16][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[45][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[18][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[51][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[99][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[73][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[22][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[61][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[87][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[100][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[123][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[124][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[113][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[125][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[24][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[46][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[45][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[2][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[105][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[59][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[55][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[47][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[34][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[75][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[103][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[101][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[89][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[102][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[120][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[111][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[108][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[62][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[39][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[12][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[66][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[92][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[102][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[120][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[93][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[103][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[101][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[109][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[7][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[58][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[63][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[88][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[39][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[36][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[1][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[21][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[91][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[90][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[99][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[45][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[28][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[22][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[30][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[56][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[51][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[54][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[11][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[4][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[59][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[55][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[61][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[25][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[57][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[44][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[105][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[47][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[39][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[23][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[59][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[38][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[33][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[62][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[16][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[18][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[27][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[17][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[73][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[122][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[124][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[75][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[81][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[21][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[102][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[101][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[17][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[1][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[88][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[100][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[102][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[101][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[103][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[126][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[110][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[89][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[107][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[124][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[83][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[59][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[7][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[33][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[9][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[28][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[82][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[43][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[54][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[35][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[14][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[47][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[38][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[11][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[55][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|reg4|registro[1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|reg4|registro[4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|reg6|registro[5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[83][7]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[86][7]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[127][7]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[118][7]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[28][7]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[4][7]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[105][7]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[126][7]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[11][7]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[17][7]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[59][7]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[39][7]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[14][7]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[51][7]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[93][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[84][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[99][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[95][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[101][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[77][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[116][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[107][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[44][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[45][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[29][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[61][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[30][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[13][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[34][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[122][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[28][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[6][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[60][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[50][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[56][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|reg2|registro[7]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[51][15]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[44][15]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[6][15]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[61][15]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[19][15]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[124][15]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[41][15]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[40][15]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[62][15]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[68][15]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[70][15]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[73][15]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[115][15]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[120][15]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[117][15]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[103][15]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[125][15]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[22][15]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[105][15]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[91][15]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[92][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[107][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[118][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[119][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[13][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[44][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[47][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[23][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[51][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[40][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[26][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[63][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[6][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[2][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[21][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[78][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[117][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[79][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[53][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[76][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[70][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[60][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[102][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[85][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[122][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[28][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[122][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[73][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[118][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[92][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[112][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[87][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[100][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[110][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[109][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[105][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[32][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[108][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[80][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[99][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[26][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[30][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[33][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[39][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[58][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[45][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[14][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[123][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[83][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[106][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[62][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[108][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[84][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[12][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[55][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[61][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[4][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[96][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[41][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[17][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[59][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[33][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[124][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[102][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[101][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[103][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[100][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[121][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[89][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[13][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[3][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[43][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[22][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[30][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[18][11]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[13][11]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[47][11]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[56][11]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[19][11]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[67][11]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[71][11]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[60][11]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[34][11]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[87][11]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[111][11]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[83][11]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[70][11]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[78][11]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[77][11]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[118][11]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[89][11]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[115][11]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[65][11]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[53][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[49][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[88][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[117][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[101][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[92][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[110][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[125][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[44][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[28][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[45][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[24][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[61][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[25][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[37][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[18][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[96][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[108][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[61][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[23][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[6][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[11][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[25][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[9][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[63][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[55][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[22][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[30][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[14][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[31][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[46][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[28][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[42][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[75][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[86][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[103][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[117][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[126][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[91][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[94][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[113][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[125][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[77][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[89][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[127][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[119][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[108][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|reg6|registro[13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|reg3|registro[12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|reg6|registro[12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|reg7|registro[8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|reg6|registro[15]~feeder_combout\ : std_logic;
SIGNAL \disp_top|contador[2]~22\ : std_logic;
SIGNAL \disp_top|contador[3]~23_combout\ : std_logic;
SIGNAL \disp_top|contador[2]~21_combout\ : std_logic;
SIGNAL \disp_top|contador[21]~60\ : std_logic;
SIGNAL \disp_top|contador[22]~61_combout\ : std_logic;
SIGNAL \disp_top|Add1~7\ : std_logic;
SIGNAL \disp_top|Add1~9\ : std_logic;
SIGNAL \disp_top|Add1~11\ : std_logic;
SIGNAL \disp_top|Add1~13\ : std_logic;
SIGNAL \disp_top|Add1~15\ : std_logic;
SIGNAL \disp_top|Add1~17\ : std_logic;
SIGNAL \disp_top|Add1~19\ : std_logic;
SIGNAL \disp_top|Add1~21\ : std_logic;
SIGNAL \disp_top|Add1~23\ : std_logic;
SIGNAL \disp_top|Add1~25\ : std_logic;
SIGNAL \disp_top|Add1~27\ : std_logic;
SIGNAL \disp_top|Add1~29\ : std_logic;
SIGNAL \disp_top|Add1~31\ : std_logic;
SIGNAL \disp_top|Add1~33\ : std_logic;
SIGNAL \disp_top|Add1~35\ : std_logic;
SIGNAL \disp_top|Add1~37\ : std_logic;
SIGNAL \disp_top|Add1~39\ : std_logic;
SIGNAL \disp_top|Add1~41\ : std_logic;
SIGNAL \disp_top|Add1~43\ : std_logic;
SIGNAL \disp_top|Add1~44_combout\ : std_logic;
SIGNAL \RST~combout\ : std_logic;
SIGNAL \RST~clkctrl_outclk\ : std_logic;
SIGNAL \TURBO_EN~combout\ : std_logic;
SIGNAL \HALT_KEY~combout\ : std_logic;
SIGNAL \disp_top|contador[20]~57_combout\ : std_logic;
SIGNAL \disp_top|Add1~40_combout\ : std_logic;
SIGNAL \disp_top|LessThan0~6_combout\ : std_logic;
SIGNAL \disp_top|contador[15]~47_combout\ : std_logic;
SIGNAL \disp_top|Add1~30_combout\ : std_logic;
SIGNAL \disp_top|LessThan0~0_combout\ : std_logic;
SIGNAL \disp_top|LessThan0~1_combout\ : std_logic;
SIGNAL \disp_top|LessThan0~2_combout\ : std_logic;
SIGNAL \disp_top|LessThan0~3_combout\ : std_logic;
SIGNAL \disp_top|LessThan0~4_combout\ : std_logic;
SIGNAL \disp_top|contador~63_combout\ : std_logic;
SIGNAL \disp_top|contador[1]~64_combout\ : std_logic;
SIGNAL \disp_top|contador~65_combout\ : std_logic;
SIGNAL \disp_top|Add1~1\ : std_logic;
SIGNAL \disp_top|Add1~3\ : std_logic;
SIGNAL \disp_top|Add1~4_combout\ : std_logic;
SIGNAL \disp_top|Add1~5\ : std_logic;
SIGNAL \disp_top|Add1~6_combout\ : std_logic;
SIGNAL \disp_top|contador[3]~24\ : std_logic;
SIGNAL \disp_top|contador[4]~26\ : std_logic;
SIGNAL \disp_top|contador[5]~27_combout\ : std_logic;
SIGNAL \disp_top|Add1~10_combout\ : std_logic;
SIGNAL \disp_top|contador[5]~28\ : std_logic;
SIGNAL \disp_top|contador[6]~30\ : std_logic;
SIGNAL \disp_top|contador[7]~31_combout\ : std_logic;
SIGNAL \disp_top|Add1~14_combout\ : std_logic;
SIGNAL \disp_top|contador[7]~32\ : std_logic;
SIGNAL \disp_top|contador[8]~33_combout\ : std_logic;
SIGNAL \disp_top|Add1~16_combout\ : std_logic;
SIGNAL \disp_top|contador[8]~34\ : std_logic;
SIGNAL \disp_top|contador[9]~35_combout\ : std_logic;
SIGNAL \disp_top|Add1~18_combout\ : std_logic;
SIGNAL \disp_top|contador[9]~36\ : std_logic;
SIGNAL \disp_top|contador[10]~37_combout\ : std_logic;
SIGNAL \disp_top|Add1~20_combout\ : std_logic;
SIGNAL \disp_top|contador[10]~38\ : std_logic;
SIGNAL \disp_top|contador[11]~39_combout\ : std_logic;
SIGNAL \disp_top|Add1~22_combout\ : std_logic;
SIGNAL \disp_top|contador[11]~40\ : std_logic;
SIGNAL \disp_top|contador[12]~41_combout\ : std_logic;
SIGNAL \disp_top|Add1~24_combout\ : std_logic;
SIGNAL \disp_top|contador[12]~42\ : std_logic;
SIGNAL \disp_top|contador[13]~43_combout\ : std_logic;
SIGNAL \disp_top|Add1~26_combout\ : std_logic;
SIGNAL \disp_top|contador[13]~44\ : std_logic;
SIGNAL \disp_top|contador[14]~45_combout\ : std_logic;
SIGNAL \disp_top|Add1~28_combout\ : std_logic;
SIGNAL \disp_top|contador[14]~46\ : std_logic;
SIGNAL \disp_top|contador[15]~48\ : std_logic;
SIGNAL \disp_top|contador[16]~49_combout\ : std_logic;
SIGNAL \disp_top|Add1~32_combout\ : std_logic;
SIGNAL \disp_top|contador[16]~50\ : std_logic;
SIGNAL \disp_top|contador[17]~52\ : std_logic;
SIGNAL \disp_top|contador[18]~54\ : std_logic;
SIGNAL \disp_top|contador[19]~55_combout\ : std_logic;
SIGNAL \disp_top|Add1~38_combout\ : std_logic;
SIGNAL \disp_top|contador[19]~56\ : std_logic;
SIGNAL \disp_top|contador[20]~58\ : std_logic;
SIGNAL \disp_top|contador[21]~59_combout\ : std_logic;
SIGNAL \disp_top|Add1~42_combout\ : std_logic;
SIGNAL \disp_top|LessThan0~5_combout\ : std_logic;
SIGNAL \disp_top|clk_div~regout\ : std_logic;
SIGNAL \disp_top|clk_div~clkctrl_outclk\ : std_logic;
SIGNAL \ctrb|ctrl|PC|registro[0]~7_combout\ : std_logic;
SIGNAL \ctrb|ctrl|PC|registro[0]~8\ : std_logic;
SIGNAL \ctrb|ctrl|PC|registro[1]~9_combout\ : std_logic;
SIGNAL \ctrb|ctrl|PC|registro[1]~10\ : std_logic;
SIGNAL \ctrb|ctrl|PC|registro[2]~11_combout\ : std_logic;
SIGNAL \ctrb|ctrl|PC|registro[2]~12\ : std_logic;
SIGNAL \ctrb|ctrl|PC|registro[3]~13_combout\ : std_logic;
SIGNAL \ctrb|ctrl|PC|registro[3]~14\ : std_logic;
SIGNAL \ctrb|ctrl|PC|registro[4]~15_combout\ : std_logic;
SIGNAL \ctrb|ctrl|PC|registro[4]~16\ : std_logic;
SIGNAL \ctrb|ctrl|PC|registro[5]~17_combout\ : std_logic;
SIGNAL \ctrb|ctrl|mq_est|est_atual~0_combout\ : std_logic;
SIGNAL \ctrb|ctrl|mq_est|est_atual~regout\ : std_logic;
SIGNAL \ctrb|ctrl|PC|registro[5]~18\ : std_logic;
SIGNAL \ctrb|ctrl|PC|registro[6]~19_combout\ : std_logic;
SIGNAL \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~84_combout\ : std_logic;
SIGNAL \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \ctrb|Equal6~0_combout\ : std_logic;
SIGNAL \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \ctrb|data_in[15]~0_combout\ : std_logic;
SIGNAL \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \ctrb|Equal1~0_combout\ : std_logic;
SIGNAL \ctrb|wr_en~0_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|Equal14~1_combout\ : std_logic;
SIGNAL \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out1[5]~0_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out1[5]~4_combout\ : std_logic;
SIGNAL \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|Equal14~2_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|Equal14~3_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|Equal14~5_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out1[6]~21_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out1[6]~22_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out1[6]~23_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~86_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1295_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|Equal14~0_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out1[5]~3_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out1[2]~9_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out1[2]~10_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out1[2]~11_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|Equal14~4_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out1[5]~18_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out1[5]~19_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out1[5]~20_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|reg6|registro[4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out1[4]~15_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out1[4]~16_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out1[4]~17_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~98_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|Equal14~6_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|reg1|registro[1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out1[1]~6_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out1[1]~7_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out1[1]~8_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out1[0]~1_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out1[0]~2_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out1[0]~5_combout\ : std_logic;
SIGNAL \ctrb|wr_en_ram~0_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~26_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~103_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[59][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~101_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[51][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~11_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~99_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[57][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~100_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~102_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[49][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1266_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1267_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[43][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out1[3]~12_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out1[3]~13_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out1[3]~14_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~88_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~91_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[43][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~89_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[41][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~86_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~87_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[35][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~90_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[33][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1261_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1262_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~94_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~97_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[11][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~95_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[9][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~92_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~96_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[1][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1263_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1264_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1265_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~83_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[19][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~80_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~85_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[27][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~82_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~84_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[17][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1259_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1260_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1268_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~40_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~123_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[26][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~121_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[18][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[24][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~16_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~120_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[24][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~122_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[16][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1269_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1270_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~135_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[58][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~134_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[48][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1276_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1277_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[40][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~125_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[40][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~127_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[42][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~126_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[32][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1271_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1272_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~129_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[8][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~128_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[2][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~130_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[0][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1273_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1274_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1275_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1278_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1279_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~0_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~151_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[63][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~150_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[15][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1287_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1288_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[55][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~139_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[55][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~136_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[23][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[39][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~137_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[39][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~138_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[7][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1282_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1283_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[53][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~21_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~147_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[53][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~144_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[37][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~146_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[5][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1284_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1285_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1286_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1289_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~35_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~107_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[46][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~104_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[38][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~3_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~106_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[36][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1249_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1250_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~115_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[14][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~114_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[4][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1253_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1254_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~109_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[22][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~110_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[20][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1251_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1252_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1255_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1258_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1290_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[125][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~25_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[125][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~33_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~64_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[117][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~52_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[113][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1327_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1328_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~48_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[119][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~2_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[127][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~1_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~78_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[123][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~34_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[115][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1334_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1335_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~20_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[120][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~60_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[112][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1331_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1332_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~77_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[126][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~39_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[118][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~44_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[114][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1329_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1330_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1333_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1336_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~74_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[78][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[79][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~8_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~76_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[79][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1324_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~14_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[73][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[76][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~9_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[76][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~19_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[72][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1318_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1319_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~31_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~55_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[68][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~63_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[69][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~59_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[64][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1320_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1321_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1322_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1325_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~6_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~12_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[105][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~17_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[104][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1308_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1309_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[97][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~27_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~49_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[97][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~57_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[96][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1310_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1311_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1312_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[103][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~46_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[103][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~37_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[102][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1307_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1315_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1326_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~4_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~13_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[89][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~5_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[92][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~18_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[88][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1296_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1297_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~69_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[94][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[91][8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~70_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[91][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~71_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[90][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1303_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1304_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~29_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~45_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[87][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~36_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[86][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~42_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[82][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1298_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1299_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~50_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[81][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~61_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[85][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~58_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[80][8]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1300_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1301_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1302_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1305_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1337_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[8]~1338_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[8]~60_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[56][7]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~132_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[56][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[40][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[24][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[8][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~533_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~534_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[57][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[9][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~531_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~532_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~535_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~143_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[61][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~141_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[29][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~142_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[13][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~536_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~537_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~116_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[60][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~105_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[44][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~113_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[12][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~529_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~530_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~538_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~117_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[54][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~112_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[6][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~541_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~542_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[2][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~543_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~124_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[34][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~544_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~545_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[55][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[7][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~546_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~547_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[19][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~93_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[3][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~539_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[35][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~540_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~548_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~145_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[21][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[53][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[37][7]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[37][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[5][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~556_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~557_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[49][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[1][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~549_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~550_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[32][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[48][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[16][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[0][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~553_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~554_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[52][7]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~118_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[52][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[20][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[36][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~551_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~552_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~555_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~558_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~559_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~570_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~575_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[87][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[119][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[103][7]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[103][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~47_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[71][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~607_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~608_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[117][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~62_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[101][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[69][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~611_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~612_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[109][7]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~23_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[109][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[125][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~22_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[93][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~24_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[77][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~609_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~610_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~613_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~616_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[91][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[81][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~576_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~577_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[67][7]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~32_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[67][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~73_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[75][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[73][7]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[73][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~51_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[65][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~580_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~581_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~65_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[107][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[97][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~578_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~579_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~582_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[121][7]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~15_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[121][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[123][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[113][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~583_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~584_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~585_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[110][7]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~66_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[110][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[102][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~54_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[100][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~586_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~587_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[78][7]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[78][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~38_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[70][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[76][7]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[76][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[68][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~590_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~591_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[94][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[92][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~53_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[84][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~588_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~589_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~592_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~595_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[88][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[82][7]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[82][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[80][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~596_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~597_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[120][7]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[120][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~79_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[122][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[112][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~603_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~604_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~43_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[66][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[72][7]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[72][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[64][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~600_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~601_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~67_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[106][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[96][7]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~598_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~599_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~602_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~605_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~606_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~617_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[7]~618_combout\ : std_logic;
SIGNAL \ctrb|Equal1~1_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[6]~525_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|reg2|registro[6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[0]~0_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[15][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~131_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[10][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~27_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~28_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[5][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[5][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[4][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[0][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~24_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~25_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[3][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[6][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[2][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~22_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~23_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~26_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[12][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[13][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[8][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~20_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~21_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~29_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[29][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[24][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~12_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~13_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[21][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[21][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[20][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[16][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~14_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~15_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~16_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[31][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~148_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[31][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[27][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~111_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[30][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[26][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~17_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~18_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[23][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[19][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[18][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~10_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~11_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~19_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~30_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~119_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[62][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[58][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[58][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~133_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[50][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~31_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~32_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[60][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[52][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[56][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[56][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[48][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~35_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~36_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[57][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[53][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[53][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[49][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~33_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~34_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~37_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[63][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[51][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[51][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~38_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~39_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~40_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~41_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[6]~526_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[93][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[93][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[125][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[109][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~59_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~60_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[92][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[92][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[108][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~7_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[108][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~54_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~55_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[120][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[72][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~56_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~57_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~58_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[105][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[121][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[73][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~52_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~53_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~61_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[97][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[81][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[81][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[65][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~62_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~63_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[112][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[80][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~66_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~67_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[84][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~56_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[116][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[68][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~64_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~65_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~68_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[85][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[69][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~69_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~70_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~71_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~72_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[123][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[122][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~80_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~81_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[95][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~72_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[95][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[91][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[94][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[94][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[90][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~75_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~76_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[79][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[79][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[78][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[75][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~75_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[74][6]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~77_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~78_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~79_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~82_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Mux9~83_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[6]~527_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[6]~528_combout\ : std_logic;
SIGNAL \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[4]~15_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[4]~16_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[0]~4_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[0]~3_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[4]~17_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[119][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[87][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[71][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~384_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~385_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[117][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[69][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~386_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~387_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~388_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[95][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[111][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~68_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[111][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[79][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~389_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~390_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~391_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[126][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[116][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[116][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~358_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~359_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[110][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[108][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[100][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~351_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~352_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[78][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[70][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[68][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~355_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~356_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[86][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[94][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[84][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~353_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~354_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~357_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~360_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~30_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[83][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[81][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~361_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~362_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[115][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[113][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~368_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~369_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[105][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[97][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~363_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~364_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[73][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[75][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[65][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~365_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~366_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~367_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~370_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[114][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[112][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~378_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~379_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[106][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~41_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[98][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[96][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~373_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~374_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[74][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[64][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~375_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~376_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~377_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~380_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~381_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~392_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[29][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[24][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~393_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~394_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[23][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[18][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~395_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~396_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[17][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[16][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~397_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~398_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~399_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~402_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[46][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[46][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[44][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~410_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~411_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[43][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[40][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~405_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~406_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[35][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[33][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[32][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~407_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~408_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~409_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~412_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[6][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[3][4]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[3][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[2][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~413_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~414_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[5][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[0][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~417_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~418_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[13][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[8][4]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~415_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~416_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~419_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~422_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~423_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~434_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~436_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[4]~437_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~85_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~348_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[3]~14_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[92][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[76][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~264_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~265_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[93][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[109][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[77][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~271_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~272_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[121][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[121][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[73][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~266_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~267_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[104][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[88][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[72][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~268_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~269_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~270_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~273_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[97][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[81][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[81][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[65][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~284_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~285_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[112][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[112][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[96][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[64][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~288_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~289_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[116][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[116][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[84][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[68][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~286_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~287_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~290_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~293_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[114][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[66][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[82][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~278_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~279_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[86][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[70][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~276_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~277_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~280_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[119][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[71][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~281_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~282_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~283_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~294_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~305_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[58][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[48][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~333_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~334_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[10][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[0][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~330_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~331_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[42][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[40][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[32][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~328_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~329_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~332_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~335_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[38][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[44][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[36][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~316_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~317_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[14][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[14][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[6][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[4][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~320_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~321_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[28][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~108_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[28][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[30][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[22][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[20][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~318_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~319_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~322_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~325_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~336_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[31][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[15][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~344_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~345_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[61][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[13][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~339_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~340_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[53][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[37][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[21][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[21][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[5][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~341_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~342_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~343_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~346_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[57][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[49][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~313_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~314_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[3][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[11][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[1][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~310_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~311_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[35][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[35][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[43][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[33][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~308_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~309_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~312_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~315_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~347_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~349_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[3]~350_combout\ : std_logic;
SIGNAL \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~174_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|reg6|registro[1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[1]~7_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[1]~8_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[60][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[48][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~167_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~168_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[58][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[50][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~165_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~166_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~169_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[63][1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[63][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[59][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[51][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~170_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~171_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~172_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[31][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[26][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~139_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~140_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[23][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[18][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~134_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~135_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[17][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[16][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~136_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~137_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~138_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[29][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[24][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~132_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~133_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~141_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[14][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[15][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[10][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~159_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~160_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[5][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[0][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~156_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~157_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[13][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[9][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[8][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~154_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~155_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~158_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~161_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[46][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[44][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~149_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~150_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[41][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[40][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~144_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~145_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[33][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[32][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~146_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~147_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~148_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~151_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~162_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~173_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[95][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[111][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~128_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~129_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[117][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[69][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~125_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~126_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[119][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[87][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[71][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~123_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~124_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~127_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~130_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[83][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[81][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~100_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~101_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[115][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[121][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~107_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~108_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[105][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[97][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~102_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~103_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[73][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[75][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[65][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~104_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~105_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~106_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~109_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[114][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[112][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~117_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~118_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[90][1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[90][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[80][1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[80][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~110_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~111_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[72][1]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[72][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[74][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[66][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~114_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~115_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[106][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[104][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[96][1]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~112_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~113_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~116_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~119_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~120_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~131_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~175_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[1]~176_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr0[0]~0_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add0~1\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add0~3\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add0~5\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add0~7\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add0~9\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add0~11\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add0~13\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add0~15\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add0~16_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr0[3]~3_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~261_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[2]~9_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[2]~10_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[2]~11_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[23][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[39][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[39][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[7][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~226_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~227_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[35][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[19][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[3][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~221_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~222_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[50][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[2][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~223_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~224_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~225_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~228_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[57][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[57][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[41][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~81_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[25][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[9][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~229_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~230_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[29][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[13][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~236_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~237_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[60][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[60][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[28][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[12][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~231_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~232_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[56][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[40][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[24][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[8][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~233_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~234_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~235_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~238_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[49][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[49][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[33][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[17][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[17][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[1][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~239_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~240_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[53][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[53][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[21][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[37][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[5][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~246_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~247_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[20][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[20][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[52][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[36][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[36][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[4][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~241_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~242_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~245_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~248_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~249_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~149_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[47][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[46][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[43][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[43][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[42][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~250_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~251_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[31][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[31][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[30][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[30][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~252_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~253_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[14][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[14][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[15][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[10][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~254_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~255_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~256_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[63][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[59][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[62][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[62][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[58][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~257_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~258_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~259_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~260_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[111][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[108][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~184_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~185_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[98][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[96][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~181_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~182_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[101][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[100][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~179_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~180_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~183_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~186_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[83][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[82][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~187_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~188_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[93][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[92][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[89][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[89][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[88][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~189_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~190_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[84][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[84][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[85][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[81][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[81][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[80][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~191_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~192_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~193_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~196_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[75][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[75][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[79][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[74][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[78][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[78][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~204_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~205_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[77][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[72][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~197_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~198_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[69][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[64][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~201_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~202_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[71][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[66][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~199_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~200_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~203_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~206_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~207_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~218_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~262_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[2]~263_combout\ : std_logic;
SIGNAL \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~87_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[24][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[26][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[18][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[16][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~62_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~63_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[58][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[48][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~69_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~70_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[42][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[32][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~64_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~65_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[10][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[0][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~66_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~67_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~68_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~71_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~72_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[11][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[1][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~46_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~47_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[35][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[41][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[33][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~44_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~45_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~48_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[59][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[51][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[49][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~49_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~50_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~51_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[31][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[15][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~80_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~81_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[61][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~140_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[45][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[13][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~75_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~76_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[37][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[53][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[21][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[5][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~77_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~78_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~79_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[55][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[39][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[39][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[7][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~73_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~74_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~82_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~83_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[92][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[76][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~0_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~1_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[120][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[88][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[88][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[72][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~4_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~5_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[105][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[73][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~2_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~3_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~6_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[93][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[77][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~7_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~8_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~9_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[118][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[86][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~13_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[114][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[82][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[66][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~14_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~15_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~16_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[87][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[71][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~17_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~18_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~19_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[97][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[81][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[65][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~20_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~21_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[96][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[80][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[64][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~24_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~25_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[116][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[68][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~22_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~23_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~26_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[85][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[69][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~27_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~28_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~29_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~30_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[111][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[106][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~31_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~32_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[126][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[123][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[123][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[122][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~38_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~39_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[75][0]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[75][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[79][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[78][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[74][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~35_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~36_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[94][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[90][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~33_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~34_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~37_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~40_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~41_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~88_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[0]~89_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add1~1\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add1~3\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add1~5\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add1~7\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add1~9\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add1~11\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add1~13\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add1~15\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add1~16_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[8]~61_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[8]~62_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[8]~63_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|reg2|registro[8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|reg1|registro[8]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[8]~27_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[8]~28_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[8]~29_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr0[8]~8_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[7]~29_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr0[6]~6_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add1~14_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add0~14_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[7]~30_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[7]~31_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[7]~32_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|reg4|registro[7]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[7]~24_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|reg7|registro[7]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[7]~25_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[7]~26_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr0[7]~7_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[6]~25_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add1~12_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add0~12_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[6]~26_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[6]~27_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[6]~28_combout\ : std_logic;
SIGNAL \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~522_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[111][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[108][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~445_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~446_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~28_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[99][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[98][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[97][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[97][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[96][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~442_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~443_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[103][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[103][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[100][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~440_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~441_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~444_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~447_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[123][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[119][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[115][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~476_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~477_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[126][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[114][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~469_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~470_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[125][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[125][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[121][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[117][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[113][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~471_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~472_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[116][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[120][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[120][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[112][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~473_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~474_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~475_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~478_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[87][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[87][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[82][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~448_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~449_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[91][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[95][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~456_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[85][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[85][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[84][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[80][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~452_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~453_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[93][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[92][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[89][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[89][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[88][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~450_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~451_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~454_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~457_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[76][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[77][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[77][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[72][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~458_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~459_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[79][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[78][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[78][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[74][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~465_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~466_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[69][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[68][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[64][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~462_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~463_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[67][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[66][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~460_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~461_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~464_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~467_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~468_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~479_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[55][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[7][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~487_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~488_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[22][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[54][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[6][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~480_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~481_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~489_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[46][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[43][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[43][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[42][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~511_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~512_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[63][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[58][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~518_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~519_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[14][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[14][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[15][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[10][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~515_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~516_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[31][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[26][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~513_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~514_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~517_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~520_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[53][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[5][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~507_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~508_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[20][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[20][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[52][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[36][5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[36][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[4][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~502_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~503_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[48][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[0][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~504_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~505_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~506_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~509_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[57][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[41][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[25][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[9][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~490_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~491_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[61][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[13][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~497_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~498_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[60][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[12][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~492_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~493_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[40][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[56][5]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~495_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~496_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~499_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~510_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~521_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~523_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[5]~524_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[5]~21_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add0~10_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add1~10_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[5]~22_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[5]~23_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[5]~24_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|reg2|registro[5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|reg7|registro[5]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[5]~18_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[5]~19_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[5]~20_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr0[5]~5_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[4]~17_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr0[4]~4_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add1~8_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add0~8_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[4]~18_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[4]~19_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[4]~20_combout\ : std_logic;
SIGNAL \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[3]~13_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[3]~14_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add0~6_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add1~6_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[3]~15_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[3]~16_combout\ : std_logic;
SIGNAL \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \ctrb|mux_PC~0_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr0[2]~2_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add0~4_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add1~4_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[2]~11_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[2]~9_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[2]~12_combout\ : std_logic;
SIGNAL \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[1]~5_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr0[1]~1_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add1~2_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add0~2_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[1]~6_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[1]~7_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[1]~8_combout\ : std_logic;
SIGNAL \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \ctrb|branch~1_combout\ : std_logic;
SIGNAL \ctrb|branch~0_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|reg2|registro[15]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[15]~30_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[15]~31_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[15]~32_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr0[15]~9_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[14]~36_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr0[14]~10_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[119][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[111][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[111][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[103][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~884_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~885_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[95][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[95][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[79][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[71][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~877_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~878_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[85][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[77][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[69][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~881_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~882_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[117][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[117][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[101][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~879_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~880_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~883_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~886_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[106][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[98][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~873_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~874_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[90][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[90][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[74][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[66][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~866_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~867_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[120][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[104][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[96][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~868_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~869_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~872_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~875_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[83][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[81][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~858_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~859_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[67][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[67][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[75][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[65][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~860_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~861_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~862_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[123][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[123][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[115][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[113][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[113][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~863_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~864_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~865_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~876_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~887_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~841_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~842_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~843_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~844_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[51][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[19][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[35][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[35][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[3][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~801_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~802_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[50][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[2][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[34][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[34][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~803_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~804_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~805_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[22][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[22][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[54][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[38][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[6][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~799_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~800_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~808_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[17][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[1][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~819_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~820_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[53][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[5][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[37][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[37][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~826_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~827_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[16][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[0][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~823_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~824_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[52][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[36][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[36][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[4][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~821_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~822_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~825_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~828_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[57][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[57][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[25][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[41][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[41][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[9][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~809_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~810_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[61][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[29][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[13][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~816_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~817_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[60][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[12][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~811_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~812_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[40][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[40][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[56][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[24][13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[24][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[8][13]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~813_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~814_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~815_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~818_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~829_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~840_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~845_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[13]~888_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[13]~40_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[38][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[34][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~899_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~900_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[46][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[47][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[42][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~906_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~907_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[36][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[32][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~903_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~904_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[44][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[44][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[45][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[40][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~901_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~902_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~905_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~908_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[6][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[2][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~909_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~910_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[1][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[5][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~914_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[9][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[8][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~911_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~912_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~915_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~918_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~919_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[58][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[50][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[48][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~924_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~925_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[51][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[49][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~922_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~923_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~926_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[63][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[63][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[53][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~927_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~928_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~929_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~930_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[126][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[122][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[90][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~969_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~970_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[110][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[78][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[74][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~971_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~972_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~973_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[111][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[111][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[79][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[75][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[107][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[107][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~967_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~968_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~976_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[114][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[82][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[66][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~940_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~941_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[99][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[67][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~938_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~939_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~942_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[118][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[70][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~936_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~937_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[119][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[87][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~944_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~945_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[93][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[109][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[109][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[77][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~953_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~954_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[105][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[73][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~946_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~947_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[104][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[104][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[120][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[88][12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[88][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[72][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~950_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~951_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[92][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[76][12]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~948_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~949_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~952_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~955_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~966_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~977_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[12]~978_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[12]~44_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[109][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[108][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1033_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1034_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[101][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[103][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[102][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[100][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1026_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1027_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[99][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[96][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1030_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1031_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[107][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[106][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[104][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1028_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1029_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1032_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1035_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[79][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[75][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[74][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1053_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1054_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[76][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[72][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1048_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[73][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1049_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[69][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[64][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1050_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1051_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1052_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1055_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[94][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[90][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1043_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1044_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[93][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[88][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1038_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1039_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[81][11]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[81][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[85][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[84][11]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[84][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[80][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1040_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1041_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1042_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1045_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1056_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[119][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[114][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1057_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1058_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[117][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[116][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[112][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1061_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1062_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[124][11]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|Decoder0~10_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[124][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[125][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[121][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[120][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1059_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1060_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1063_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1066_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1067_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1022_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1023_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1024_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[43][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[59][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[51][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[35][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~986_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~987_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[57][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[41][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[49][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[33][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~981_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~982_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[25][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[1][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~983_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~984_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~985_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~988_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[39][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[7][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1010_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1011_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[55][11]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[55][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[63][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[23][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1017_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1018_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[53][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[29][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[21][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1012_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1013_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[37][11]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[37][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[45][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[5][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1014_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1015_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1016_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1019_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[24][11]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[24][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[16][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~999_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[26][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1000_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[42][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[40][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1002_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[10][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[2][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[8][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[0][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1003_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1004_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1005_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1008_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[62][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[54][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[52][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~996_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~997_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[14][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[12][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[4][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~993_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~994_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[46][11]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[46][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[44][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[38][11]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[38][11]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~991_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~992_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~995_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~998_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1009_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1020_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1025_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[11]~1068_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[11]~48_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[107][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[107][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[99][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[105][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[105][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[97][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1118_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1119_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[75][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[67][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[65][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1120_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1121_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1122_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[121][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[115][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[113][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1123_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1124_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[91][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[91][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[89][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[81][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1116_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1117_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1125_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[127][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[95][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[95][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[79][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[111][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[111][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1154_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1155_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[87][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[119][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[103][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[103][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1147_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1148_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1156_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[94][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[86][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[84][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1128_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1129_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[78][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[78][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[70][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[76][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[76][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[68][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1130_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1131_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1132_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[124][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[124][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[126][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[118][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1133_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1134_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1135_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[66][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[64][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1140_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1141_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[98][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[106][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[104][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[104][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1138_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1139_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1142_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[122][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[120][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[112][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1143_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1144_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1145_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1146_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1157_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[55][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[55][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[23][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[39][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[7][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1076_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1077_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[54][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[38][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[38][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[6][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1071_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1072_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[34][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[2][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1073_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1074_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1075_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[51][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[3][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[3][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1069_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1070_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1078_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[63][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[62][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[59][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[58][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1107_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1108_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[43][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[46][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[42][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1100_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1101_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[15][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[11][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[14][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[14][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[10][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1104_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1105_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[31][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[26][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1102_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1103_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1106_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1109_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[60][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[12][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1079_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1080_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[56][10]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[56][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[40][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[8][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1083_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1084_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[41][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[57][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[9][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1081_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1082_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1085_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1088_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[21][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[5][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1096_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1097_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[52][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[20][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[36][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[4][10]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1089_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1090_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1098_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1099_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1110_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[10]~1158_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[10]~52_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add0~17\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add0~18_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add1~17\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add1~18_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[9]~57_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[9]~58_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[9]~59_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[9]~50_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|reg2|registro[9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[93][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[109][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[109][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1223_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1224_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[121][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[121][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[73][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1216_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1217_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[92][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[76][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1218_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1219_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[120][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[72][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1220_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1221_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1222_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1225_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[97][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[65][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1226_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1227_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[85][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[69][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1233_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1234_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[84][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[116][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[68][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1228_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1229_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[112][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[80][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[80][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[64][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1230_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1231_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1232_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1235_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1236_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[123][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[122][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1244_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1245_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[110][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[110][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[111][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[107][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[107][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[106][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1237_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1238_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1246_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1247_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1203_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1204_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[54][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[62][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[50][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1190_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1191_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[59][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[51][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1197_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1198_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[60][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[60][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[52][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[56][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[56][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[48][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1194_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1195_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[57][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[53][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[49][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1192_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1193_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1196_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1199_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[12][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[12][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[13][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[8][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1179_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1180_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[15][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[10][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1186_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1187_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[5][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[5][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[4][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[0][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1183_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1184_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[2][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1181_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[7][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1182_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1185_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1188_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[19][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[18][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1169_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1170_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[21][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[20][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[16][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1173_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1174_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1175_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1178_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1189_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[34][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[32][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1163_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1164_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[37][9]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[37][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[39][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[38][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[36][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1161_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1162_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1165_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[40][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1159_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[43][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1160_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[47][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[45][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[44][9]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1166_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1167_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1168_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1200_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1205_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[9]~1248_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add1~19\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add1~20_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add0~19\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add0~20_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[10]~54_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[10]~55_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[10]~47_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr0[10]~14_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add1~21\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add1~22_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add0~21\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add0~22_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[11]~49_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[11]~50_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[11]~51_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[11]~42_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[11]~43_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[11]~44_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr0[11]~13_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add1~23\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add1~24_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add0~23\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add0~24_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[12]~46_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[12]~47_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[12]~39_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[12]~40_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[12]~41_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|reg2|registro[12]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr0[12]~12_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[13]~41_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add0~25\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add0~26_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[13]~42_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[13]~43_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|reg2|registro[13]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[13]~36_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[13]~37_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[13]~38_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr0[13]~11_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[14]~37_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[62][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[28][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~740_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~741_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[31][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[31][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[29][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~747_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[61][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~748_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[59][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[27][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[27][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[25][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~742_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~743_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[56][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[56][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[58][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~745_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~746_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~749_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[54][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[54][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[50][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~720_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[19][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~726_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[55][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~727_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[48][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[16][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~723_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~724_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[49][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[17][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~721_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~722_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~725_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~728_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[32][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[32][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[34][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~734_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[3][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[3][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[1][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~731_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[33][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~732_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~735_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[37][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[39][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[5][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~736_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~737_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[38][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[4][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~729_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~730_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~738_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~739_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~750_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[110][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[108][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[100][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~766_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~767_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[105][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[97][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~768_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~769_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[104][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[106][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[98][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[96][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~770_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~771_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~772_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~775_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[72][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[64][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~780_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~781_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~782_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[77][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[69][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[69][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[65][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~776_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~777_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~785_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~786_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[88][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[80][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~760_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~761_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~762_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[86][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~763_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[95][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~764_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[91][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[90][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[82][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[83][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[83][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~756_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~757_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~765_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[127][14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[127][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[123][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~795_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[121][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[113][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~787_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~788_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[124][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[120][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[112][14]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~791_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~792_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~793_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~796_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~797_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[14]~798_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add1~25\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add1~27\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add1~28_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add0~27\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add0~28_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[14]~38_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[14]~39_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|reg2|registro[14]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[14]~33_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[14]~34_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[14]~35_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[15]~33_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[15]~34_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~662_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~663_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~664_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[14][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[4][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~639_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~640_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[10][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[8][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[2][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[0][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~643_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~644_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[11][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[9][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[3][15]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[3][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[1][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~641_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~642_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~645_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[15][15]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[15][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[7][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[13][15]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[13][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[5][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~646_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~647_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~648_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[29][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[30][15]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[30][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[28][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~636_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~637_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[17][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[16][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[18][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~633_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~634_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[27][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[24][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~631_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~632_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~635_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[23][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[21][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[20][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~629_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~630_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~638_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~649_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[36][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[32][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~623_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~624_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[45][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[33][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~621_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~622_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~625_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[46][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[42][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[34][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~619_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~620_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[43][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[39][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[35][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~626_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~627_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~628_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~660_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~665_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[77][15]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[77][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[89][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~666_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~667_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[90][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[74][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[78][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~668_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~669_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[92][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[76][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[72][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~670_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~671_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~672_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~675_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[112][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[114][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[98][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[96][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~680_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~681_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[113][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[97][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~678_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~679_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~682_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[116][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[102][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[100][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~676_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~677_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~685_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[81][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[65][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[69][15]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[69][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~686_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~687_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[83][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[67][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[71][15]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~693_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~694_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~695_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~696_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~707_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|entr1[15]~708_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[15]~35_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add0~29\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add0~30_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add1~29\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add1~30_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[15]~65_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[15]~66_combout\ : std_logic;
SIGNAL \ctrb|aux_wr_en2~feeder_combout\ : std_logic;
SIGNAL \ctrb|aux_wr_en2~regout\ : std_logic;
SIGNAL \ctrb|wr_en_flags[0]~0_combout\ : std_logic;
SIGNAL \ctrb|wr_en_flags[0]~0clkctrl_outclk\ : std_logic;
SIGNAL \ctrb|branch~2_combout\ : std_logic;
SIGNAL \ctrb|branch~3_combout\ : std_logic;
SIGNAL \ctrb|wr_end_mem_s~0_combout\ : std_logic;
SIGNAL \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Equal6~0_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Equal6~1_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Equal6~2_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Equal6~3_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Equal6~4_combout\ : std_logic;
SIGNAL \ctrb|branch~4_combout\ : std_logic;
SIGNAL \ctrb|branch~5_combout\ : std_logic;
SIGNAL \ctrb|wr_end_mem_s~1_combout\ : std_logic;
SIGNAL \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|Add1~0_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[0]~2_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[0]~3_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[0]~4_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ulab|saida[0]~64_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[0]~2_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|data_out0[0]~5_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[127][0]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[127][2]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[127][3]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[127][6]~feeder_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\ : std_logic;
SIGNAL \disp_top|Mux4~4_combout\ : std_logic;
SIGNAL \disp_top|Mux4~3_combout\ : std_logic;
SIGNAL \disp_top|Mux4~5_combout\ : std_logic;
SIGNAL \disp_top|Mux4~0_combout\ : std_logic;
SIGNAL \disp_top|Mux4~2_combout\ : std_logic;
SIGNAL \disp_top|Mux4~6_combout\ : std_logic;
SIGNAL \disp_top|Mux5~1_combout\ : std_logic;
SIGNAL \disp_top|Mux5~3_combout\ : std_logic;
SIGNAL \disp_top|Mux5~0_combout\ : std_logic;
SIGNAL \disp_top|Mux5~2_combout\ : std_logic;
SIGNAL \disp_top|Mux5~4_combout\ : std_logic;
SIGNAL \disp_top|Mux3~0_combout\ : std_logic;
SIGNAL \disp_top|Mux3~3_combout\ : std_logic;
SIGNAL \disp_top|H0|Display[0]~0_combout\ : std_logic;
SIGNAL \disp_top|H0|Display[1]~1_combout\ : std_logic;
SIGNAL \disp_top|H0|Display[2]~2_combout\ : std_logic;
SIGNAL \disp_top|H0|Display[3]~3_combout\ : std_logic;
SIGNAL \disp_top|H0|Display[4]~4_combout\ : std_logic;
SIGNAL \disp_top|H0|Display[5]~5_combout\ : std_logic;
SIGNAL \disp_top|H0|Display[6]~6_combout\ : std_logic;
SIGNAL \disp_top|Mux0~0_combout\ : std_logic;
SIGNAL \disp_top|Mux1~2_combout\ : std_logic;
SIGNAL \disp_top|Mux2~0_combout\ : std_logic;
SIGNAL \disp_top|Mux2~2_combout\ : std_logic;
SIGNAL \disp_top|Mux1~0_combout\ : std_logic;
SIGNAL \disp_top|Mux1~3_combout\ : std_logic;
SIGNAL \disp_top|H1|Display[0]~25_combout\ : std_logic;
SIGNAL \disp_top|H1|Display[1]~26_combout\ : std_logic;
SIGNAL \disp_top|H1|Display[2]~4_combout\ : std_logic;
SIGNAL \disp_top|H1|Display[2]~29_combout\ : std_logic;
SIGNAL \disp_top|H1|Display[3]~27_combout\ : std_logic;
SIGNAL \disp_top|H1|Display[4]~28_combout\ : std_logic;
SIGNAL \disp_top|H1|Display[5]~31_combout\ : std_logic;
SIGNAL \disp_top|H1|Display[5]~32_combout\ : std_logic;
SIGNAL \disp_top|H1|Display[6]~12_combout\ : std_logic;
SIGNAL \disp_top|H1|Display[6]~30_combout\ : std_logic;
SIGNAL \ctrb|rg_ula|regb|reg5|registro\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ctrb|rg_ula|regb|reg7|registro\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ctrb|rg_ula|regb|reg4|registro\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ctrb|rg_ula|regb|reg2|registro\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ctrb|mux_const\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ctrb|flags_s\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ctrb|rg_ula|regb|data_out0\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ctrb|rg_ula|regb|data_out1\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \disp_top|contador\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \ctrb|rg_ula|regb|reg3|registro\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ctrb|ctrl|PC|registro\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \ctrb|rg_ula|regb|reg1|registro\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ctrb|rg_ula|regb|reg6|registro\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \disp_top|H0|ALT_INV_Display[5]~5_combout\ : std_logic;
SIGNAL \disp_top|H0|ALT_INV_Display[2]~2_combout\ : std_logic;
SIGNAL \ALT_INV_RST~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_TURBO_EN~combout\ : std_logic;
SIGNAL \ALT_INV_HALT_KEY~combout\ : std_logic;

BEGIN

ww_RST <= RST;
ww_CLK_H <= CLK_H;
ww_HALT_KEY <= HALT_KEY;
ww_TURBO_EN <= TURBO_EN;
LED <= ww_LED;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\ctrb|ctrl|PC|registro\(6) & \ctrb|ctrl|PC|registro\(5) & \ctrb|ctrl|PC|registro\(4) & \ctrb|ctrl|PC|registro\(3) & \ctrb|ctrl|PC|registro\(2) & 
\ctrb|ctrl|PC|registro\(1) & \ctrb|ctrl|PC|registro\(0));

\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a16~portadataout\ <= \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a17\ <= \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);

\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\ctrb|ctrl|PC|registro\(6) & \ctrb|ctrl|PC|registro\(5) & \ctrb|ctrl|PC|registro\(4) & \ctrb|ctrl|PC|registro\(3) & \ctrb|ctrl|PC|registro\(2) & 
\ctrb|ctrl|PC|registro\(1) & \ctrb|ctrl|PC|registro\(0));

\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ <= \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ <= \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a3\ <= \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a4\ <= \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a5\ <= \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a6\ <= \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a7\ <= \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a8\ <= \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ <= \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ <= \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a11\ <= \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\ <= \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ <= \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a14\ <= \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a15\ <= \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);

\CLK_H~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \CLK_H~combout\);

\ctrb|wr_en_flags[0]~0clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \ctrb|wr_en_flags[0]~0_combout\);

\disp_top|clk_div~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \disp_top|clk_div~regout\);

\RST~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \RST~combout\);
\disp_top|H0|ALT_INV_Display[5]~5_combout\ <= NOT \disp_top|H0|Display[5]~5_combout\;
\disp_top|H0|ALT_INV_Display[2]~2_combout\ <= NOT \disp_top|H0|Display[2]~2_combout\;
\ALT_INV_RST~clkctrl_outclk\ <= NOT \RST~clkctrl_outclk\;
\ALT_INV_TURBO_EN~combout\ <= NOT \TURBO_EN~combout\;
\ALT_INV_HALT_KEY~combout\ <= NOT \HALT_KEY~combout\;

-- Location: LCCOMB_X20_Y11_N0
\ctrb|rg_ula|ulab|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add0~0_combout\ = (\ctrb|rg_ula|entr1[0]~89_combout\ & (\ctrb|rg_ula|entr0[0]~0_combout\ $ (VCC))) # (!\ctrb|rg_ula|entr1[0]~89_combout\ & ((\ctrb|rg_ula|entr0[0]~0_combout\) # (GND)))
-- \ctrb|rg_ula|ulab|Add0~1\ = CARRY((\ctrb|rg_ula|entr0[0]~0_combout\) # (!\ctrb|rg_ula|entr1[0]~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[0]~89_combout\,
	datab => \ctrb|rg_ula|entr0[0]~0_combout\,
	datad => VCC,
	combout => \ctrb|rg_ula|ulab|Add0~0_combout\,
	cout => \ctrb|rg_ula|ulab|Add0~1\);

-- Location: LCFF_X46_Y8_N13
\disp_top|contador[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_H~clkctrl_outclk\,
	datain => \disp_top|contador[18]~53_combout\,
	sdata => \disp_top|Add1~36_combout\,
	aclr => \ALT_INV_RST~clkctrl_outclk\,
	sclr => \disp_top|LessThan0~5_combout\,
	sload => \ALT_INV_TURBO_EN~combout\,
	ena => \ALT_INV_HALT_KEY~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \disp_top|contador\(18));

-- Location: LCFF_X46_Y8_N11
\disp_top|contador[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_H~clkctrl_outclk\,
	datain => \disp_top|contador[17]~51_combout\,
	sdata => \disp_top|Add1~34_combout\,
	aclr => \ALT_INV_RST~clkctrl_outclk\,
	sclr => \disp_top|LessThan0~5_combout\,
	sload => \ALT_INV_TURBO_EN~combout\,
	ena => \ALT_INV_HALT_KEY~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \disp_top|contador\(17));

-- Location: LCFF_X46_Y9_N21
\disp_top|contador[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_H~clkctrl_outclk\,
	datain => \disp_top|contador[6]~29_combout\,
	sdata => \disp_top|Add1~12_combout\,
	aclr => \ALT_INV_RST~clkctrl_outclk\,
	sclr => \disp_top|LessThan0~5_combout\,
	sload => \ALT_INV_TURBO_EN~combout\,
	ena => \ALT_INV_HALT_KEY~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \disp_top|contador\(6));

-- Location: LCFF_X46_Y9_N17
\disp_top|contador[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_H~clkctrl_outclk\,
	datain => \disp_top|contador[4]~25_combout\,
	sdata => \disp_top|Add1~8_combout\,
	aclr => \ALT_INV_RST~clkctrl_outclk\,
	sclr => \disp_top|LessThan0~5_combout\,
	sload => \ALT_INV_TURBO_EN~combout\,
	ena => \ALT_INV_HALT_KEY~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \disp_top|contador\(4));

-- Location: LCCOMB_X46_Y9_N16
\disp_top|contador[4]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|contador[4]~25_combout\ = (\disp_top|contador\(4) & ((GND) # (!\disp_top|contador[3]~24\))) # (!\disp_top|contador\(4) & (\disp_top|contador[3]~24\ $ (GND)))
-- \disp_top|contador[4]~26\ = CARRY((\disp_top|contador\(4)) # (!\disp_top|contador[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|contador\(4),
	datad => VCC,
	cin => \disp_top|contador[3]~24\,
	combout => \disp_top|contador[4]~25_combout\,
	cout => \disp_top|contador[4]~26\);

-- Location: LCCOMB_X46_Y9_N20
\disp_top|contador[6]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|contador[6]~29_combout\ = (\disp_top|contador\(6) & (\disp_top|contador[5]~28\ $ (GND))) # (!\disp_top|contador\(6) & (!\disp_top|contador[5]~28\ & VCC))
-- \disp_top|contador[6]~30\ = CARRY((\disp_top|contador\(6) & !\disp_top|contador[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|contador\(6),
	datad => VCC,
	cin => \disp_top|contador[5]~28\,
	combout => \disp_top|contador[6]~29_combout\,
	cout => \disp_top|contador[6]~30\);

-- Location: LCCOMB_X46_Y8_N10
\disp_top|contador[17]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|contador[17]~51_combout\ = (\disp_top|contador\(17) & (!\disp_top|contador[16]~50\)) # (!\disp_top|contador\(17) & ((\disp_top|contador[16]~50\) # (GND)))
-- \disp_top|contador[17]~52\ = CARRY((!\disp_top|contador[16]~50\) # (!\disp_top|contador\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|contador\(17),
	datad => VCC,
	cin => \disp_top|contador[16]~50\,
	combout => \disp_top|contador[17]~51_combout\,
	cout => \disp_top|contador[17]~52\);

-- Location: LCCOMB_X46_Y8_N12
\disp_top|contador[18]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|contador[18]~53_combout\ = (\disp_top|contador\(18) & (\disp_top|contador[17]~52\ $ (GND))) # (!\disp_top|contador\(18) & (!\disp_top|contador[17]~52\ & VCC))
-- \disp_top|contador[18]~54\ = CARRY((\disp_top|contador\(18) & !\disp_top|contador[17]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|contador\(18),
	datad => VCC,
	cin => \disp_top|contador[17]~52\,
	combout => \disp_top|contador[18]~53_combout\,
	cout => \disp_top|contador[18]~54\);

-- Location: LCCOMB_X47_Y8_N10
\disp_top|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Add1~0_combout\ = \disp_top|contador\(0) $ (VCC)
-- \disp_top|Add1~1\ = CARRY(\disp_top|contador\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disp_top|contador\(0),
	datad => VCC,
	combout => \disp_top|Add1~0_combout\,
	cout => \disp_top|Add1~1\);

-- Location: LCCOMB_X47_Y8_N12
\disp_top|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Add1~2_combout\ = (\disp_top|contador\(1) & (!\disp_top|Add1~1\)) # (!\disp_top|contador\(1) & ((\disp_top|Add1~1\) # (GND)))
-- \disp_top|Add1~3\ = CARRY((!\disp_top|Add1~1\) # (!\disp_top|contador\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \disp_top|contador\(1),
	datad => VCC,
	cin => \disp_top|Add1~1\,
	combout => \disp_top|Add1~2_combout\,
	cout => \disp_top|Add1~3\);

-- Location: LCCOMB_X47_Y8_N18
\disp_top|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Add1~8_combout\ = (\disp_top|contador\(4) & (\disp_top|Add1~7\ $ (GND))) # (!\disp_top|contador\(4) & (!\disp_top|Add1~7\ & VCC))
-- \disp_top|Add1~9\ = CARRY((\disp_top|contador\(4) & !\disp_top|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|contador\(4),
	datad => VCC,
	cin => \disp_top|Add1~7\,
	combout => \disp_top|Add1~8_combout\,
	cout => \disp_top|Add1~9\);

-- Location: LCCOMB_X47_Y8_N22
\disp_top|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Add1~12_combout\ = (\disp_top|contador\(6) & (\disp_top|Add1~11\ $ (GND))) # (!\disp_top|contador\(6) & (!\disp_top|Add1~11\ & VCC))
-- \disp_top|Add1~13\ = CARRY((\disp_top|contador\(6) & !\disp_top|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|contador\(6),
	datad => VCC,
	cin => \disp_top|Add1~11\,
	combout => \disp_top|Add1~12_combout\,
	cout => \disp_top|Add1~13\);

-- Location: LCCOMB_X47_Y7_N12
\disp_top|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Add1~34_combout\ = (\disp_top|contador\(17) & (!\disp_top|Add1~33\)) # (!\disp_top|contador\(17) & ((\disp_top|Add1~33\) # (GND)))
-- \disp_top|Add1~35\ = CARRY((!\disp_top|Add1~33\) # (!\disp_top|contador\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|contador\(17),
	datad => VCC,
	cin => \disp_top|Add1~33\,
	combout => \disp_top|Add1~34_combout\,
	cout => \disp_top|Add1~35\);

-- Location: LCCOMB_X47_Y7_N14
\disp_top|Add1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Add1~36_combout\ = (\disp_top|contador\(18) & (\disp_top|Add1~35\ $ (GND))) # (!\disp_top|contador\(18) & (!\disp_top|Add1~35\ & VCC))
-- \disp_top|Add1~37\ = CARRY((\disp_top|contador\(18) & !\disp_top|Add1~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|contador\(18),
	datad => VCC,
	cin => \disp_top|Add1~35\,
	combout => \disp_top|Add1~36_combout\,
	cout => \disp_top|Add1~37\);

-- Location: LCCOMB_X21_Y11_N16
\ctrb|rg_ula|ulab|Add2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add2~1_cout\ = CARRY((\ctrb|rg_ula|entr0[0]~0_combout\) # (!\ctrb|rg_ula|entr1[0]~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[0]~0_combout\,
	datab => \ctrb|rg_ula|entr1[0]~89_combout\,
	datad => VCC,
	cout => \ctrb|rg_ula|ulab|Add2~1_cout\);

-- Location: LCCOMB_X21_Y11_N18
\ctrb|rg_ula|ulab|Add2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add2~3_cout\ = CARRY((\ctrb|rg_ula|entr1[1]~176_combout\ & ((!\ctrb|rg_ula|ulab|Add2~1_cout\) # (!\ctrb|rg_ula|entr0[1]~1_combout\))) # (!\ctrb|rg_ula|entr1[1]~176_combout\ & (!\ctrb|rg_ula|entr0[1]~1_combout\ & 
-- !\ctrb|rg_ula|ulab|Add2~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[1]~176_combout\,
	datab => \ctrb|rg_ula|entr0[1]~1_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add2~1_cout\,
	cout => \ctrb|rg_ula|ulab|Add2~3_cout\);

-- Location: LCCOMB_X21_Y11_N20
\ctrb|rg_ula|ulab|Add2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add2~5_cout\ = CARRY((\ctrb|rg_ula|entr0[2]~2_combout\ & ((!\ctrb|rg_ula|ulab|Add2~3_cout\) # (!\ctrb|rg_ula|entr1[2]~263_combout\))) # (!\ctrb|rg_ula|entr0[2]~2_combout\ & (!\ctrb|rg_ula|entr1[2]~263_combout\ & 
-- !\ctrb|rg_ula|ulab|Add2~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[2]~2_combout\,
	datab => \ctrb|rg_ula|entr1[2]~263_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add2~3_cout\,
	cout => \ctrb|rg_ula|ulab|Add2~5_cout\);

-- Location: LCCOMB_X21_Y11_N22
\ctrb|rg_ula|ulab|Add2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add2~7_cout\ = CARRY((\ctrb|rg_ula|entr0[3]~3_combout\ & (\ctrb|rg_ula|entr1[3]~350_combout\ & !\ctrb|rg_ula|ulab|Add2~5_cout\)) # (!\ctrb|rg_ula|entr0[3]~3_combout\ & ((\ctrb|rg_ula|entr1[3]~350_combout\) # 
-- (!\ctrb|rg_ula|ulab|Add2~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[3]~3_combout\,
	datab => \ctrb|rg_ula|entr1[3]~350_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add2~5_cout\,
	cout => \ctrb|rg_ula|ulab|Add2~7_cout\);

-- Location: LCCOMB_X21_Y11_N24
\ctrb|rg_ula|ulab|Add2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add2~9_cout\ = CARRY((\ctrb|rg_ula|entr1[4]~437_combout\ & (\ctrb|rg_ula|entr0[4]~4_combout\ & !\ctrb|rg_ula|ulab|Add2~7_cout\)) # (!\ctrb|rg_ula|entr1[4]~437_combout\ & ((\ctrb|rg_ula|entr0[4]~4_combout\) # 
-- (!\ctrb|rg_ula|ulab|Add2~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[4]~437_combout\,
	datab => \ctrb|rg_ula|entr0[4]~4_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add2~7_cout\,
	cout => \ctrb|rg_ula|ulab|Add2~9_cout\);

-- Location: LCCOMB_X21_Y11_N26
\ctrb|rg_ula|ulab|Add2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add2~11_cout\ = CARRY((\ctrb|rg_ula|entr1[5]~524_combout\ & ((!\ctrb|rg_ula|ulab|Add2~9_cout\) # (!\ctrb|rg_ula|entr0[5]~5_combout\))) # (!\ctrb|rg_ula|entr1[5]~524_combout\ & (!\ctrb|rg_ula|entr0[5]~5_combout\ & 
-- !\ctrb|rg_ula|ulab|Add2~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[5]~524_combout\,
	datab => \ctrb|rg_ula|entr0[5]~5_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add2~9_cout\,
	cout => \ctrb|rg_ula|ulab|Add2~11_cout\);

-- Location: LCCOMB_X21_Y11_N28
\ctrb|rg_ula|ulab|Add2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add2~13_cout\ = CARRY((\ctrb|rg_ula|entr0[6]~6_combout\ & ((!\ctrb|rg_ula|ulab|Add2~11_cout\) # (!\ctrb|rg_ula|entr1[6]~528_combout\))) # (!\ctrb|rg_ula|entr0[6]~6_combout\ & (!\ctrb|rg_ula|entr1[6]~528_combout\ & 
-- !\ctrb|rg_ula|ulab|Add2~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[6]~6_combout\,
	datab => \ctrb|rg_ula|entr1[6]~528_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add2~11_cout\,
	cout => \ctrb|rg_ula|ulab|Add2~13_cout\);

-- Location: LCCOMB_X21_Y11_N30
\ctrb|rg_ula|ulab|Add2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add2~15_cout\ = CARRY((\ctrb|rg_ula|entr1[7]~618_combout\ & ((!\ctrb|rg_ula|ulab|Add2~13_cout\) # (!\ctrb|rg_ula|entr0[7]~7_combout\))) # (!\ctrb|rg_ula|entr1[7]~618_combout\ & (!\ctrb|rg_ula|entr0[7]~7_combout\ & 
-- !\ctrb|rg_ula|ulab|Add2~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[7]~618_combout\,
	datab => \ctrb|rg_ula|entr0[7]~7_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add2~13_cout\,
	cout => \ctrb|rg_ula|ulab|Add2~15_cout\);

-- Location: LCCOMB_X21_Y10_N0
\ctrb|rg_ula|ulab|Add2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add2~17_cout\ = CARRY((\ctrb|rg_ula|entr0[8]~8_combout\ & ((!\ctrb|rg_ula|ulab|Add2~15_cout\) # (!\ctrb|rg_ula|entr1[8]~1338_combout\))) # (!\ctrb|rg_ula|entr0[8]~8_combout\ & (!\ctrb|rg_ula|entr1[8]~1338_combout\ & 
-- !\ctrb|rg_ula|ulab|Add2~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[8]~8_combout\,
	datab => \ctrb|rg_ula|entr1[8]~1338_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add2~15_cout\,
	cout => \ctrb|rg_ula|ulab|Add2~17_cout\);

-- Location: LCCOMB_X21_Y10_N2
\ctrb|rg_ula|ulab|Add2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add2~19_cout\ = CARRY((\ctrb|rg_ula|entr0[9]~15_combout\ & (\ctrb|rg_ula|entr1[9]~1248_combout\ & !\ctrb|rg_ula|ulab|Add2~17_cout\)) # (!\ctrb|rg_ula|entr0[9]~15_combout\ & ((\ctrb|rg_ula|entr1[9]~1248_combout\) # 
-- (!\ctrb|rg_ula|ulab|Add2~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[9]~15_combout\,
	datab => \ctrb|rg_ula|entr1[9]~1248_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add2~17_cout\,
	cout => \ctrb|rg_ula|ulab|Add2~19_cout\);

-- Location: LCCOMB_X21_Y10_N4
\ctrb|rg_ula|ulab|Add2~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add2~21_cout\ = CARRY((\ctrb|rg_ula|entr1[10]~1158_combout\ & (\ctrb|rg_ula|entr0[10]~14_combout\ & !\ctrb|rg_ula|ulab|Add2~19_cout\)) # (!\ctrb|rg_ula|entr1[10]~1158_combout\ & ((\ctrb|rg_ula|entr0[10]~14_combout\) # 
-- (!\ctrb|rg_ula|ulab|Add2~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[10]~1158_combout\,
	datab => \ctrb|rg_ula|entr0[10]~14_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add2~19_cout\,
	cout => \ctrb|rg_ula|ulab|Add2~21_cout\);

-- Location: LCCOMB_X21_Y10_N6
\ctrb|rg_ula|ulab|Add2~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add2~23_cout\ = CARRY((\ctrb|rg_ula|entr0[11]~13_combout\ & (\ctrb|rg_ula|entr1[11]~1068_combout\ & !\ctrb|rg_ula|ulab|Add2~21_cout\)) # (!\ctrb|rg_ula|entr0[11]~13_combout\ & ((\ctrb|rg_ula|entr1[11]~1068_combout\) # 
-- (!\ctrb|rg_ula|ulab|Add2~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[11]~13_combout\,
	datab => \ctrb|rg_ula|entr1[11]~1068_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add2~21_cout\,
	cout => \ctrb|rg_ula|ulab|Add2~23_cout\);

-- Location: LCCOMB_X21_Y10_N8
\ctrb|rg_ula|ulab|Add2~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add2~25_cout\ = CARRY((\ctrb|rg_ula|entr0[12]~12_combout\ & ((!\ctrb|rg_ula|ulab|Add2~23_cout\) # (!\ctrb|rg_ula|entr1[12]~978_combout\))) # (!\ctrb|rg_ula|entr0[12]~12_combout\ & (!\ctrb|rg_ula|entr1[12]~978_combout\ & 
-- !\ctrb|rg_ula|ulab|Add2~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[12]~12_combout\,
	datab => \ctrb|rg_ula|entr1[12]~978_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add2~23_cout\,
	cout => \ctrb|rg_ula|ulab|Add2~25_cout\);

-- Location: LCCOMB_X21_Y10_N10
\ctrb|rg_ula|ulab|Add2~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add2~27_cout\ = CARRY((\ctrb|rg_ula|entr0[13]~11_combout\ & (\ctrb|rg_ula|entr1[13]~888_combout\ & !\ctrb|rg_ula|ulab|Add2~25_cout\)) # (!\ctrb|rg_ula|entr0[13]~11_combout\ & ((\ctrb|rg_ula|entr1[13]~888_combout\) # 
-- (!\ctrb|rg_ula|ulab|Add2~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[13]~11_combout\,
	datab => \ctrb|rg_ula|entr1[13]~888_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add2~25_cout\,
	cout => \ctrb|rg_ula|ulab|Add2~27_cout\);

-- Location: LCCOMB_X21_Y10_N12
\ctrb|rg_ula|ulab|Add2~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add2~29_cout\ = CARRY((\ctrb|rg_ula|entr1[14]~798_combout\ & (\ctrb|rg_ula|entr0[14]~10_combout\ & !\ctrb|rg_ula|ulab|Add2~27_cout\)) # (!\ctrb|rg_ula|entr1[14]~798_combout\ & ((\ctrb|rg_ula|entr0[14]~10_combout\) # 
-- (!\ctrb|rg_ula|ulab|Add2~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[14]~798_combout\,
	datab => \ctrb|rg_ula|entr0[14]~10_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add2~27_cout\,
	cout => \ctrb|rg_ula|ulab|Add2~29_cout\);

-- Location: LCCOMB_X21_Y10_N14
\ctrb|rg_ula|ulab|Add2~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add2~31_cout\ = CARRY((\ctrb|rg_ula|entr0[15]~9_combout\ & (\ctrb|rg_ula|entr1[15]~708_combout\ & !\ctrb|rg_ula|ulab|Add2~29_cout\)) # (!\ctrb|rg_ula|entr0[15]~9_combout\ & ((\ctrb|rg_ula|entr1[15]~708_combout\) # 
-- (!\ctrb|rg_ula|ulab|Add2~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[15]~9_combout\,
	datab => \ctrb|rg_ula|entr1[15]~708_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add2~29_cout\,
	cout => \ctrb|rg_ula|ulab|Add2~31_cout\);

-- Location: LCCOMB_X21_Y10_N16
\ctrb|rg_ula|ulab|Add2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add2~32_combout\ = \ctrb|rg_ula|ulab|Add2~31_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ctrb|rg_ula|ulab|Add2~31_cout\,
	combout => \ctrb|rg_ula|ulab|Add2~32_combout\);

-- Location: LCCOMB_X19_Y11_N16
\ctrb|rg_ula|ulab|Add3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add3~1_cout\ = CARRY((\ctrb|rg_ula|entr0[0]~0_combout\ & \ctrb|rg_ula|entr1[0]~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[0]~0_combout\,
	datab => \ctrb|rg_ula|entr1[0]~89_combout\,
	datad => VCC,
	cout => \ctrb|rg_ula|ulab|Add3~1_cout\);

-- Location: LCCOMB_X19_Y11_N18
\ctrb|rg_ula|ulab|Add3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add3~3_cout\ = CARRY((\ctrb|rg_ula|entr1[1]~176_combout\ & (!\ctrb|rg_ula|entr0[1]~1_combout\ & !\ctrb|rg_ula|ulab|Add3~1_cout\)) # (!\ctrb|rg_ula|entr1[1]~176_combout\ & ((!\ctrb|rg_ula|ulab|Add3~1_cout\) # 
-- (!\ctrb|rg_ula|entr0[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[1]~176_combout\,
	datab => \ctrb|rg_ula|entr0[1]~1_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add3~1_cout\,
	cout => \ctrb|rg_ula|ulab|Add3~3_cout\);

-- Location: LCCOMB_X19_Y11_N20
\ctrb|rg_ula|ulab|Add3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add3~5_cout\ = CARRY((\ctrb|rg_ula|entr1[2]~263_combout\ & ((\ctrb|rg_ula|entr0[2]~2_combout\) # (!\ctrb|rg_ula|ulab|Add3~3_cout\))) # (!\ctrb|rg_ula|entr1[2]~263_combout\ & (\ctrb|rg_ula|entr0[2]~2_combout\ & 
-- !\ctrb|rg_ula|ulab|Add3~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[2]~263_combout\,
	datab => \ctrb|rg_ula|entr0[2]~2_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add3~3_cout\,
	cout => \ctrb|rg_ula|ulab|Add3~5_cout\);

-- Location: LCCOMB_X19_Y11_N22
\ctrb|rg_ula|ulab|Add3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add3~7_cout\ = CARRY((\ctrb|rg_ula|entr0[3]~3_combout\ & (!\ctrb|rg_ula|entr1[3]~350_combout\ & !\ctrb|rg_ula|ulab|Add3~5_cout\)) # (!\ctrb|rg_ula|entr0[3]~3_combout\ & ((!\ctrb|rg_ula|ulab|Add3~5_cout\) # 
-- (!\ctrb|rg_ula|entr1[3]~350_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[3]~3_combout\,
	datab => \ctrb|rg_ula|entr1[3]~350_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add3~5_cout\,
	cout => \ctrb|rg_ula|ulab|Add3~7_cout\);

-- Location: LCCOMB_X19_Y11_N24
\ctrb|rg_ula|ulab|Add3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add3~9_cout\ = CARRY((\ctrb|rg_ula|entr0[4]~4_combout\ & ((\ctrb|rg_ula|entr1[4]~437_combout\) # (!\ctrb|rg_ula|ulab|Add3~7_cout\))) # (!\ctrb|rg_ula|entr0[4]~4_combout\ & (\ctrb|rg_ula|entr1[4]~437_combout\ & 
-- !\ctrb|rg_ula|ulab|Add3~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[4]~4_combout\,
	datab => \ctrb|rg_ula|entr1[4]~437_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add3~7_cout\,
	cout => \ctrb|rg_ula|ulab|Add3~9_cout\);

-- Location: LCCOMB_X19_Y11_N26
\ctrb|rg_ula|ulab|Add3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add3~11_cout\ = CARRY((\ctrb|rg_ula|entr1[5]~524_combout\ & (!\ctrb|rg_ula|entr0[5]~5_combout\ & !\ctrb|rg_ula|ulab|Add3~9_cout\)) # (!\ctrb|rg_ula|entr1[5]~524_combout\ & ((!\ctrb|rg_ula|ulab|Add3~9_cout\) # 
-- (!\ctrb|rg_ula|entr0[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[5]~524_combout\,
	datab => \ctrb|rg_ula|entr0[5]~5_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add3~9_cout\,
	cout => \ctrb|rg_ula|ulab|Add3~11_cout\);

-- Location: LCCOMB_X19_Y11_N28
\ctrb|rg_ula|ulab|Add3~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add3~13_cout\ = CARRY((\ctrb|rg_ula|entr1[6]~528_combout\ & ((\ctrb|rg_ula|entr0[6]~6_combout\) # (!\ctrb|rg_ula|ulab|Add3~11_cout\))) # (!\ctrb|rg_ula|entr1[6]~528_combout\ & (\ctrb|rg_ula|entr0[6]~6_combout\ & 
-- !\ctrb|rg_ula|ulab|Add3~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[6]~528_combout\,
	datab => \ctrb|rg_ula|entr0[6]~6_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add3~11_cout\,
	cout => \ctrb|rg_ula|ulab|Add3~13_cout\);

-- Location: LCCOMB_X19_Y11_N30
\ctrb|rg_ula|ulab|Add3~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add3~15_cout\ = CARRY((\ctrb|rg_ula|entr0[7]~7_combout\ & (!\ctrb|rg_ula|entr1[7]~618_combout\ & !\ctrb|rg_ula|ulab|Add3~13_cout\)) # (!\ctrb|rg_ula|entr0[7]~7_combout\ & ((!\ctrb|rg_ula|ulab|Add3~13_cout\) # 
-- (!\ctrb|rg_ula|entr1[7]~618_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[7]~7_combout\,
	datab => \ctrb|rg_ula|entr1[7]~618_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add3~13_cout\,
	cout => \ctrb|rg_ula|ulab|Add3~15_cout\);

-- Location: LCCOMB_X19_Y10_N0
\ctrb|rg_ula|ulab|Add3~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add3~17_cout\ = CARRY((\ctrb|rg_ula|entr0[8]~8_combout\ & ((\ctrb|rg_ula|entr1[8]~1338_combout\) # (!\ctrb|rg_ula|ulab|Add3~15_cout\))) # (!\ctrb|rg_ula|entr0[8]~8_combout\ & (\ctrb|rg_ula|entr1[8]~1338_combout\ & 
-- !\ctrb|rg_ula|ulab|Add3~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[8]~8_combout\,
	datab => \ctrb|rg_ula|entr1[8]~1338_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add3~15_cout\,
	cout => \ctrb|rg_ula|ulab|Add3~17_cout\);

-- Location: LCCOMB_X19_Y10_N2
\ctrb|rg_ula|ulab|Add3~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add3~19_cout\ = CARRY((\ctrb|rg_ula|entr0[9]~15_combout\ & (!\ctrb|rg_ula|entr1[9]~1248_combout\ & !\ctrb|rg_ula|ulab|Add3~17_cout\)) # (!\ctrb|rg_ula|entr0[9]~15_combout\ & ((!\ctrb|rg_ula|ulab|Add3~17_cout\) # 
-- (!\ctrb|rg_ula|entr1[9]~1248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[9]~15_combout\,
	datab => \ctrb|rg_ula|entr1[9]~1248_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add3~17_cout\,
	cout => \ctrb|rg_ula|ulab|Add3~19_cout\);

-- Location: LCCOMB_X19_Y10_N4
\ctrb|rg_ula|ulab|Add3~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add3~21_cout\ = CARRY((\ctrb|rg_ula|entr0[10]~14_combout\ & ((\ctrb|rg_ula|entr1[10]~1158_combout\) # (!\ctrb|rg_ula|ulab|Add3~19_cout\))) # (!\ctrb|rg_ula|entr0[10]~14_combout\ & (\ctrb|rg_ula|entr1[10]~1158_combout\ & 
-- !\ctrb|rg_ula|ulab|Add3~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[10]~14_combout\,
	datab => \ctrb|rg_ula|entr1[10]~1158_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add3~19_cout\,
	cout => \ctrb|rg_ula|ulab|Add3~21_cout\);

-- Location: LCCOMB_X19_Y10_N6
\ctrb|rg_ula|ulab|Add3~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add3~23_cout\ = CARRY((\ctrb|rg_ula|entr1[11]~1068_combout\ & (!\ctrb|rg_ula|entr0[11]~13_combout\ & !\ctrb|rg_ula|ulab|Add3~21_cout\)) # (!\ctrb|rg_ula|entr1[11]~1068_combout\ & ((!\ctrb|rg_ula|ulab|Add3~21_cout\) # 
-- (!\ctrb|rg_ula|entr0[11]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[11]~1068_combout\,
	datab => \ctrb|rg_ula|entr0[11]~13_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add3~21_cout\,
	cout => \ctrb|rg_ula|ulab|Add3~23_cout\);

-- Location: LCCOMB_X19_Y10_N8
\ctrb|rg_ula|ulab|Add3~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add3~25_cout\ = CARRY((\ctrb|rg_ula|entr0[12]~12_combout\ & ((\ctrb|rg_ula|entr1[12]~978_combout\) # (!\ctrb|rg_ula|ulab|Add3~23_cout\))) # (!\ctrb|rg_ula|entr0[12]~12_combout\ & (\ctrb|rg_ula|entr1[12]~978_combout\ & 
-- !\ctrb|rg_ula|ulab|Add3~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[12]~12_combout\,
	datab => \ctrb|rg_ula|entr1[12]~978_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add3~23_cout\,
	cout => \ctrb|rg_ula|ulab|Add3~25_cout\);

-- Location: LCCOMB_X19_Y10_N10
\ctrb|rg_ula|ulab|Add3~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add3~27_cout\ = CARRY((\ctrb|rg_ula|entr0[13]~11_combout\ & (!\ctrb|rg_ula|entr1[13]~888_combout\ & !\ctrb|rg_ula|ulab|Add3~25_cout\)) # (!\ctrb|rg_ula|entr0[13]~11_combout\ & ((!\ctrb|rg_ula|ulab|Add3~25_cout\) # 
-- (!\ctrb|rg_ula|entr1[13]~888_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[13]~11_combout\,
	datab => \ctrb|rg_ula|entr1[13]~888_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add3~25_cout\,
	cout => \ctrb|rg_ula|ulab|Add3~27_cout\);

-- Location: LCCOMB_X19_Y10_N12
\ctrb|rg_ula|ulab|Add3~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add3~29_cout\ = CARRY((\ctrb|rg_ula|entr0[14]~10_combout\ & ((\ctrb|rg_ula|entr1[14]~798_combout\) # (!\ctrb|rg_ula|ulab|Add3~27_cout\))) # (!\ctrb|rg_ula|entr0[14]~10_combout\ & (\ctrb|rg_ula|entr1[14]~798_combout\ & 
-- !\ctrb|rg_ula|ulab|Add3~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[14]~10_combout\,
	datab => \ctrb|rg_ula|entr1[14]~798_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add3~27_cout\,
	cout => \ctrb|rg_ula|ulab|Add3~29_cout\);

-- Location: LCCOMB_X19_Y10_N14
\ctrb|rg_ula|ulab|Add3~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add3~31_cout\ = CARRY((\ctrb|rg_ula|entr1[15]~708_combout\ & (!\ctrb|rg_ula|entr0[15]~9_combout\ & !\ctrb|rg_ula|ulab|Add3~29_cout\)) # (!\ctrb|rg_ula|entr1[15]~708_combout\ & ((!\ctrb|rg_ula|ulab|Add3~29_cout\) # 
-- (!\ctrb|rg_ula|entr0[15]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[15]~708_combout\,
	datab => \ctrb|rg_ula|entr0[15]~9_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add3~29_cout\,
	cout => \ctrb|rg_ula|ulab|Add3~31_cout\);

-- Location: LCCOMB_X19_Y10_N16
\ctrb|rg_ula|ulab|Add3~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add3~32_combout\ = !\ctrb|rg_ula|ulab|Add3~31_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ctrb|rg_ula|ulab|Add3~31_cout\,
	combout => \ctrb|rg_ula|ulab|Add3~32_combout\);

-- Location: LCCOMB_X20_Y12_N26
\ctrb|rg_ula|ulab|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add1~26_combout\ = (\ctrb|rg_ula|entr1[13]~888_combout\ & ((\ctrb|rg_ula|entr0[13]~11_combout\ & (\ctrb|rg_ula|ulab|Add1~25\ & VCC)) # (!\ctrb|rg_ula|entr0[13]~11_combout\ & (!\ctrb|rg_ula|ulab|Add1~25\)))) # 
-- (!\ctrb|rg_ula|entr1[13]~888_combout\ & ((\ctrb|rg_ula|entr0[13]~11_combout\ & (!\ctrb|rg_ula|ulab|Add1~25\)) # (!\ctrb|rg_ula|entr0[13]~11_combout\ & ((\ctrb|rg_ula|ulab|Add1~25\) # (GND)))))
-- \ctrb|rg_ula|ulab|Add1~27\ = CARRY((\ctrb|rg_ula|entr1[13]~888_combout\ & (!\ctrb|rg_ula|entr0[13]~11_combout\ & !\ctrb|rg_ula|ulab|Add1~25\)) # (!\ctrb|rg_ula|entr1[13]~888_combout\ & ((!\ctrb|rg_ula|ulab|Add1~25\) # 
-- (!\ctrb|rg_ula|entr0[13]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[13]~888_combout\,
	datab => \ctrb|rg_ula|entr0[13]~11_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add1~25\,
	combout => \ctrb|rg_ula|ulab|Add1~26_combout\,
	cout => \ctrb|rg_ula|ulab|Add1~27\);

-- Location: LCCOMB_X33_Y17_N0
\disp_top|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Mux3~1_combout\ = (\ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\ & (\ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\ & ((!\ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\)))) # (!\ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\ & (\ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\ $ (!\ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\,
	combout => \disp_top|Mux3~1_combout\);

-- Location: LCCOMB_X33_Y19_N10
\disp_top|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Mux3~2_combout\ = (\disp_top|Mux3~1_combout\ & ((!\disp_top|Mux3~0_combout\) # (!\ctrb|rg_ula|ramb|conteudo_ram[127][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][0]~regout\,
	datac => \disp_top|Mux3~0_combout\,
	datad => \disp_top|Mux3~1_combout\,
	combout => \disp_top|Mux3~2_combout\);

-- Location: LCCOMB_X33_Y19_N20
\disp_top|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Mux4~1_combout\ = (\ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\ & (!\ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\ & \ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\)) # 
-- (!\ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\ & (\ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\ & !\ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\)))) # (!\ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\ 
-- & (\ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\ $ (!\ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\))) # (!\ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\ & (!\ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\ & 
-- \ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\,
	combout => \disp_top|Mux4~1_combout\);

-- Location: LCCOMB_X33_Y17_N14
\disp_top|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Mux1~1_combout\ = (\ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\) # ((\ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\ & !\disp_top|Mux1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\,
	datac => \disp_top|Mux1~0_combout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\,
	combout => \disp_top|Mux1~1_combout\);

-- Location: LCCOMB_X33_Y17_N6
\disp_top|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Mux2~1_combout\ = (\ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\))) # (!\ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\ & 
-- (!\ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\ & !\ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\)))) # (!\ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\ & (\ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\,
	combout => \disp_top|Mux2~1_combout\);

-- Location: LCFF_X18_Y11_N29
\ctrb|rg_ula|regb|reg1|registro[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[0]~64_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg1|registro\(0));

-- Location: LCCOMB_X18_Y9_N4
\ctrb|rg_ula|regb|data_out0[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[0]~1_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & (((\ctrb|rg_ula|regb|reg5|registro\(0)) # (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\)))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & (\ctrb|rg_ula|regb|reg1|registro\(0) & ((!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	datab => \ctrb|rg_ula|regb|reg1|registro\(0),
	datac => \ctrb|rg_ula|regb|reg5|registro\(0),
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	combout => \ctrb|rg_ula|regb|data_out0[0]~1_combout\);

-- Location: LCFF_X19_Y13_N21
\ctrb|rg_ula|regb|reg4|registro[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|regb|reg4|registro[1]~feeder_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg4|registro\(1));

-- Location: LCFF_X18_Y10_N11
\ctrb|rg_ula|regb|reg3|registro[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[1]~8_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg3|registro\(1));

-- Location: LCFF_X21_Y11_N1
\ctrb|rg_ula|regb|reg7|registro[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ulab|saida[2]~12_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg7|registro\(2));

-- Location: LCFF_X18_Y9_N7
\ctrb|rg_ula|regb|reg5|registro[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[3]~16_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg5|registro\(3));

-- Location: LCFF_X20_Y9_N1
\ctrb|rg_ula|regb|reg4|registro[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|regb|reg4|registro[4]~feeder_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg4|registro\(4));

-- Location: LCFF_X19_Y6_N29
\ctrb|rg_ula|regb|reg7|registro[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[4]~20_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg7|registro\(4));

-- Location: LCFF_X19_Y7_N21
\ctrb|rg_ula|regb|reg6|registro[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|regb|reg6|registro[5]~feeder_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg6|registro\(5));

-- Location: LCFF_X19_Y10_N29
\ctrb|rg_ula|regb|reg1|registro[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[5]~24_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg1|registro\(5));

-- Location: LCFF_X18_Y9_N21
\ctrb|rg_ula|regb|reg5|registro[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[6]~28_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg5|registro\(6));

-- Location: LCFF_X18_Y8_N13
\ctrb|rg_ula|regb|reg7|registro[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[6]~28_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg7|registro\(6));

-- Location: LCCOMB_X18_Y10_N10
\ctrb|rg_ula|regb|data_out0[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[1]~6_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & (((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\)))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & 
-- ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\ & ((\ctrb|rg_ula|regb|reg3|registro\(1)))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\ & (\ctrb|rg_ula|regb|reg1|registro\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg1|registro\(1),
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	datac => \ctrb|rg_ula|regb|reg3|registro\(1),
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	combout => \ctrb|rg_ula|regb|data_out0[1]~6_combout\);

-- Location: LCCOMB_X18_Y10_N6
\ctrb|rg_ula|regb|data_out0[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[3]~12_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\ & (((\ctrb|rg_ula|regb|reg3|registro\(3)) # (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\)))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\ & (\ctrb|rg_ula|regb|reg1|registro\(3) & ((!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	datab => \ctrb|rg_ula|regb|reg1|registro\(3),
	datac => \ctrb|rg_ula|regb|reg3|registro\(3),
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	combout => \ctrb|rg_ula|regb|data_out0[3]~12_combout\);

-- Location: LCCOMB_X18_Y8_N10
\ctrb|rg_ula|regb|data_out0[3]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[3]~13_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & ((\ctrb|rg_ula|regb|data_out0[3]~12_combout\ & ((\ctrb|rg_ula|regb|reg7|registro\(3)))) # (!\ctrb|rg_ula|regb|data_out0[3]~12_combout\ & 
-- (\ctrb|rg_ula|regb|reg5|registro\(3))))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & (((\ctrb|rg_ula|regb|data_out0[3]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg5|registro\(3),
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	datac => \ctrb|rg_ula|regb|reg7|registro\(3),
	datad => \ctrb|rg_ula|regb|data_out0[3]~12_combout\,
	combout => \ctrb|rg_ula|regb|data_out0[3]~13_combout\);

-- Location: LCCOMB_X18_Y9_N20
\ctrb|rg_ula|regb|data_out0[6]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[6]~21_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & (((\ctrb|rg_ula|regb|reg5|registro\(6)) # (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\)))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & (\ctrb|rg_ula|regb|reg1|registro\(6) & ((!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	datab => \ctrb|rg_ula|regb|reg1|registro\(6),
	datac => \ctrb|rg_ula|regb|reg5|registro\(6),
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	combout => \ctrb|rg_ula|regb|data_out0[6]~21_combout\);

-- Location: LCCOMB_X18_Y8_N12
\ctrb|rg_ula|regb|data_out0[6]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[6]~22_combout\ = (\ctrb|rg_ula|regb|data_out0[6]~21_combout\ & (((\ctrb|rg_ula|regb|reg7|registro\(6)) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\)))) # (!\ctrb|rg_ula|regb|data_out0[6]~21_combout\ & 
-- (\ctrb|rg_ula|regb|reg3|registro\(6) & ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out0[6]~21_combout\,
	datab => \ctrb|rg_ula|regb|reg3|registro\(6),
	datac => \ctrb|rg_ula|regb|reg7|registro\(6),
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	combout => \ctrb|rg_ula|regb|data_out0[6]~22_combout\);

-- Location: LCCOMB_X18_Y8_N16
\ctrb|rg_ula|regb|data_out0[6]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[6]~23_combout\ = (\ctrb|rg_ula|regb|data_out0[0]~4_combout\ & ((\ctrb|rg_ula|regb|data_out0[6]~22_combout\) # ((!\ctrb|rg_ula|regb|data_out0[0]~3_combout\)))) # (!\ctrb|rg_ula|regb|data_out0[0]~4_combout\ & 
-- (((\ctrb|rg_ula|regb|reg4|registro\(6) & \ctrb|rg_ula|regb|data_out0[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out0[6]~22_combout\,
	datab => \ctrb|rg_ula|regb|reg4|registro\(6),
	datac => \ctrb|rg_ula|regb|data_out0[0]~4_combout\,
	datad => \ctrb|rg_ula|regb|data_out0[0]~3_combout\,
	combout => \ctrb|rg_ula|regb|data_out0[6]~23_combout\);

-- Location: LCFF_X26_Y17_N21
\ctrb|rg_ula|ramb|conteudo_ram[108][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[108][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[108][0]~regout\);

-- Location: LCFF_X27_Y8_N1
\ctrb|rg_ula|ramb|conteudo_ram[124][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[124][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[124][0]~regout\);

-- Location: LCFF_X31_Y10_N17
\ctrb|rg_ula|ramb|conteudo_ram[89][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[89][0]~regout\);

-- Location: LCFF_X31_Y9_N5
\ctrb|rg_ula|ramb|conteudo_ram[121][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[121][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[121][0]~regout\);

-- Location: LCFF_X26_Y11_N1
\ctrb|rg_ula|ramb|conteudo_ram[104][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[104][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[104][0]~regout\);

-- Location: LCFF_X31_Y16_N29
\ctrb|rg_ula|ramb|conteudo_ram[109][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[109][0]~regout\);

-- Location: LCFF_X30_Y8_N9
\ctrb|rg_ula|ramb|conteudo_ram[125][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[125][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[125][0]~regout\);

-- Location: LCFF_X24_Y7_N17
\ctrb|rg_ula|ramb|conteudo_ram[99][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[99][0]~regout\);

-- Location: LCFF_X24_Y9_N5
\ctrb|rg_ula|ramb|conteudo_ram[83][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[83][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[83][0]~regout\);

-- Location: LCFF_X24_Y7_N23
\ctrb|rg_ula|ramb|conteudo_ram[67][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[67][0]~regout\);

-- Location: LCCOMB_X24_Y7_N22
\ctrb|rg_ula|entr1[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~10_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[83][0]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[67][0]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[83][0]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[67][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[0]~10_combout\);

-- Location: LCFF_X23_Y7_N9
\ctrb|rg_ula|ramb|conteudo_ram[115][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[115][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[115][0]~regout\);

-- Location: LCCOMB_X24_Y7_N16
\ctrb|rg_ula|entr1[0]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~11_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[0]~10_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[115][0]~regout\)) # (!\ctrb|rg_ula|entr1[0]~10_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[99][0]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[115][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[99][0]~regout\,
	datad => \ctrb|rg_ula|entr1[0]~10_combout\,
	combout => \ctrb|rg_ula|entr1[0]~11_combout\);

-- Location: LCFF_X32_Y10_N5
\ctrb|rg_ula|ramb|conteudo_ram[102][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[102][0]~regout\);

-- Location: LCFF_X25_Y13_N17
\ctrb|rg_ula|ramb|conteudo_ram[70][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[70][0]~regout\);

-- Location: LCCOMB_X25_Y13_N16
\ctrb|rg_ula|entr1[0]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~12_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[102][0]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|ramb|conteudo_ram[70][0]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[102][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[70][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[0]~12_combout\);

-- Location: LCFF_X24_Y8_N9
\ctrb|rg_ula|ramb|conteudo_ram[98][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[98][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[98][0]~regout\);

-- Location: LCFF_X32_Y13_N17
\ctrb|rg_ula|ramb|conteudo_ram[103][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[103][0]~regout\);

-- Location: LCFF_X31_Y14_N29
\ctrb|rg_ula|ramb|conteudo_ram[119][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[119][0]~regout\);

-- Location: LCFF_X29_Y9_N9
\ctrb|rg_ula|ramb|conteudo_ram[113][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[113][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[113][0]~regout\);

-- Location: LCFF_X26_Y13_N25
\ctrb|rg_ula|ramb|conteudo_ram[84][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[84][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[84][0]~regout\);

-- Location: LCFF_X30_Y9_N25
\ctrb|rg_ula|ramb|conteudo_ram[100][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[100][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[100][0]~regout\);

-- Location: LCFF_X29_Y8_N5
\ctrb|rg_ula|ramb|conteudo_ram[112][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[112][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[112][0]~regout\);

-- Location: LCFF_X32_Y13_N3
\ctrb|rg_ula|ramb|conteudo_ram[101][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[101][0]~regout\);

-- Location: LCFF_X29_Y16_N9
\ctrb|rg_ula|ramb|conteudo_ram[117][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[117][0]~regout\);

-- Location: LCFF_X32_Y7_N21
\ctrb|rg_ula|ramb|conteudo_ram[107][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[107][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[107][0]~regout\);

-- Location: LCFF_X30_Y16_N21
\ctrb|rg_ula|ramb|conteudo_ram[110][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[110][0]~regout\);

-- Location: LCFF_X27_Y18_N25
\ctrb|rg_ula|ramb|conteudo_ram[91][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[91][0]~regout\);

-- Location: LCFF_X25_Y14_N15
\ctrb|rg_ula|ramb|conteudo_ram[95][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[95][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[95][0]~regout\);

-- Location: LCFF_X23_Y20_N21
\ctrb|rg_ula|ramb|conteudo_ram[25][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[25][0]~regout\);

-- Location: LCFF_X14_Y17_N29
\ctrb|rg_ula|ramb|conteudo_ram[19][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[19][0]~regout\);

-- Location: LCFF_X21_Y20_N13
\ctrb|rg_ula|ramb|conteudo_ram[17][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[17][0]~regout\);

-- Location: LCCOMB_X23_Y20_N2
\ctrb|rg_ula|entr1[0]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~42_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[19][0]~regout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[17][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[17][0]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[19][0]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(3),
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[0]~42_combout\);

-- Location: LCFF_X22_Y8_N13
\ctrb|rg_ula|ramb|conteudo_ram[27][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[27][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[27][0]~regout\);

-- Location: LCCOMB_X23_Y20_N20
\ctrb|rg_ula|entr1[0]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~43_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[0]~42_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[27][0]~regout\)) # (!\ctrb|rg_ula|entr1[0]~42_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[25][0]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[0]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[27][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[25][0]~regout\,
	datad => \ctrb|rg_ula|entr1[0]~42_combout\,
	combout => \ctrb|rg_ula|entr1[0]~43_combout\);

-- Location: LCFF_X14_Y10_N17
\ctrb|rg_ula|ramb|conteudo_ram[43][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[43][0]~regout\);

-- Location: LCFF_X18_Y14_N1
\ctrb|rg_ula|ramb|conteudo_ram[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[3][0]~regout\);

-- Location: LCFF_X23_Y19_N13
\ctrb|rg_ula|ramb|conteudo_ram[9][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[9][0]~regout\);

-- Location: LCFF_X24_Y19_N9
\ctrb|rg_ula|ramb|conteudo_ram[57][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[57][0]~regout\);

-- Location: LCFF_X13_Y16_N9
\ctrb|rg_ula|ramb|conteudo_ram[38][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[38][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[38][0]~regout\);

-- Location: LCFF_X16_Y9_N25
\ctrb|rg_ula|ramb|conteudo_ram[44][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[44][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[44][0]~regout\);

-- Location: LCFF_X16_Y16_N29
\ctrb|rg_ula|ramb|conteudo_ram[36][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[36][0]~regout\);

-- Location: LCCOMB_X16_Y16_N28
\ctrb|rg_ula|entr1[0]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~52_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[44][0]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[36][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[44][0]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[36][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[0]~52_combout\);

-- Location: LCFF_X15_Y12_N21
\ctrb|rg_ula|ramb|conteudo_ram[46][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[46][0]~regout\);

-- Location: LCCOMB_X15_Y12_N20
\ctrb|rg_ula|entr1[0]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~53_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[0]~52_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[46][0]~regout\))) # (!\ctrb|rg_ula|entr1[0]~52_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[38][0]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[0]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[38][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[46][0]~regout\,
	datad => \ctrb|rg_ula|entr1[0]~52_combout\,
	combout => \ctrb|rg_ula|entr1[0]~53_combout\);

-- Location: LCFF_X16_Y7_N9
\ctrb|rg_ula|ramb|conteudo_ram[28][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[28][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[28][0]~regout\);

-- Location: LCFF_X13_Y10_N13
\ctrb|rg_ula|ramb|conteudo_ram[22][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[22][0]~regout\);

-- Location: LCFF_X16_Y13_N5
\ctrb|rg_ula|ramb|conteudo_ram[20][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[20][0]~regout\);

-- Location: LCCOMB_X16_Y13_N4
\ctrb|rg_ula|entr1[0]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~54_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[22][0]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[20][0]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[22][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[20][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[0]~54_combout\);

-- Location: LCFF_X16_Y13_N15
\ctrb|rg_ula|ramb|conteudo_ram[30][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[30][0]~regout\);

-- Location: LCCOMB_X16_Y13_N14
\ctrb|rg_ula|entr1[0]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~55_combout\ = (\ctrb|rg_ula|entr1[0]~54_combout\ & (((\ctrb|rg_ula|ramb|conteudo_ram[30][0]~regout\) # (!\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|entr1[0]~54_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[28][0]~regout\ & 
-- ((\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[28][0]~regout\,
	datab => \ctrb|rg_ula|entr1[0]~54_combout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[30][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[0]~55_combout\);

-- Location: LCFF_X18_Y16_N9
\ctrb|rg_ula|ramb|conteudo_ram[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[6][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[6][0]~regout\);

-- Location: LCFF_X23_Y18_N9
\ctrb|rg_ula|ramb|conteudo_ram[12][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[12][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[12][0]~regout\);

-- Location: LCFF_X26_Y16_N11
\ctrb|rg_ula|ramb|conteudo_ram[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[4][0]~regout\);

-- Location: LCCOMB_X26_Y16_N10
\ctrb|rg_ula|entr1[0]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~56_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[12][0]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[4][0]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[12][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[4][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[0]~56_combout\);

-- Location: LCFF_X23_Y18_N19
\ctrb|rg_ula|ramb|conteudo_ram[14][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[14][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[14][0]~regout\);

-- Location: LCCOMB_X26_Y16_N8
\ctrb|rg_ula|entr1[0]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~57_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[0]~56_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[14][0]~regout\)) # (!\ctrb|rg_ula|entr1[0]~56_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[6][0]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[0]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[14][0]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[6][0]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(1),
	datad => \ctrb|rg_ula|entr1[0]~56_combout\,
	combout => \ctrb|rg_ula|entr1[0]~57_combout\);

-- Location: LCCOMB_X21_Y12_N8
\ctrb|rg_ula|entr1[0]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~58_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|regb|data_out1\(4))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|entr1[0]~55_combout\)) # (!\ctrb|rg_ula|regb|data_out1\(4) & 
-- ((\ctrb|rg_ula|entr1[0]~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|entr1[0]~55_combout\,
	datad => \ctrb|rg_ula|entr1[0]~57_combout\,
	combout => \ctrb|rg_ula|entr1[0]~58_combout\);

-- Location: LCFF_X22_Y18_N9
\ctrb|rg_ula|ramb|conteudo_ram[60][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[60][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[60][0]~regout\);

-- Location: LCFF_X14_Y14_N29
\ctrb|rg_ula|ramb|conteudo_ram[54][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[54][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[54][0]~regout\);

-- Location: LCFF_X23_Y14_N9
\ctrb|rg_ula|ramb|conteudo_ram[52][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[52][0]~regout\);

-- Location: LCCOMB_X23_Y14_N8
\ctrb|rg_ula|entr1[0]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~59_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[54][0]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[52][0]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[54][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[52][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[0]~59_combout\);

-- Location: LCFF_X24_Y18_N5
\ctrb|rg_ula|ramb|conteudo_ram[62][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[62][0]~regout\);

-- Location: LCCOMB_X24_Y18_N4
\ctrb|rg_ula|entr1[0]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~60_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[0]~59_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[62][0]~regout\))) # (!\ctrb|rg_ula|entr1[0]~59_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[60][0]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[0]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[60][0]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[62][0]~regout\,
	datad => \ctrb|rg_ula|entr1[0]~59_combout\,
	combout => \ctrb|rg_ula|entr1[0]~60_combout\);

-- Location: LCCOMB_X21_Y12_N10
\ctrb|rg_ula|entr1[0]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~61_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[0]~58_combout\ & ((\ctrb|rg_ula|entr1[0]~60_combout\))) # (!\ctrb|rg_ula|entr1[0]~58_combout\ & (\ctrb|rg_ula|entr1[0]~53_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[0]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|entr1[0]~53_combout\,
	datac => \ctrb|rg_ula|entr1[0]~58_combout\,
	datad => \ctrb|rg_ula|entr1[0]~60_combout\,
	combout => \ctrb|rg_ula|entr1[0]~61_combout\);

-- Location: LCFF_X21_Y8_N5
\ctrb|rg_ula|ramb|conteudo_ram[34][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[34][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[34][0]~regout\);

-- Location: LCFF_X21_Y15_N1
\ctrb|rg_ula|ramb|conteudo_ram[40][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[40][0]~regout\);

-- Location: LCFF_X20_Y17_N13
\ctrb|rg_ula|ramb|conteudo_ram[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[2][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[2][0]~regout\);

-- Location: LCFF_X22_Y16_N25
\ctrb|rg_ula|ramb|conteudo_ram[8][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[8][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[8][0]~regout\);

-- Location: LCFF_X14_Y15_N21
\ctrb|rg_ula|ramb|conteudo_ram[56][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[56][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[56][0]~regout\);

-- Location: LCFF_X19_Y14_N29
\ctrb|rg_ula|ramb|conteudo_ram[50][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[50][0]~regout\);

-- Location: LCFF_X21_Y13_N23
\ctrb|rg_ula|ramb|conteudo_ram[23][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[23][0]~regout\);

-- Location: LCFF_X15_Y15_N1
\ctrb|rg_ula|ramb|conteudo_ram[29][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[29][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[29][0]~regout\);

-- Location: LCFF_X14_Y10_N7
\ctrb|rg_ula|ramb|conteudo_ram[47][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[47][0]~regout\);

-- Location: LCFF_X15_Y17_N17
\ctrb|rg_ula|ramb|conteudo_ram[63][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[63][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[63][0]~regout\);

-- Location: LCFF_X26_Y17_N7
\ctrb|rg_ula|ramb|conteudo_ram[108][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[108][1]~regout\);

-- Location: LCFF_X32_Y10_N19
\ctrb|rg_ula|ramb|conteudo_ram[102][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[102][1]~regout\);

-- Location: LCFF_X31_Y13_N29
\ctrb|rg_ula|ramb|conteudo_ram[100][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[100][1]~regout\);

-- Location: LCCOMB_X31_Y13_N28
\ctrb|rg_ula|entr1[1]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~90_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[102][1]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[100][1]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[102][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[100][1]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[1]~90_combout\);

-- Location: LCFF_X26_Y17_N25
\ctrb|rg_ula|ramb|conteudo_ram[110][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[110][1]~regout\);

-- Location: LCCOMB_X24_Y14_N8
\ctrb|rg_ula|entr1[1]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~91_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[1]~90_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[110][1]~regout\))) # (!\ctrb|rg_ula|entr1[1]~90_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[108][1]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[1]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[108][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[110][1]~regout\,
	datad => \ctrb|rg_ula|entr1[1]~90_combout\,
	combout => \ctrb|rg_ula|entr1[1]~91_combout\);

-- Location: LCFF_X25_Y12_N5
\ctrb|rg_ula|ramb|conteudo_ram[86][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[86][1]~regout\);

-- Location: LCFF_X31_Y11_N25
\ctrb|rg_ula|ramb|conteudo_ram[92][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[92][1]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[92][1]~regout\);

-- Location: LCFF_X26_Y13_N19
\ctrb|rg_ula|ramb|conteudo_ram[84][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[84][1]~regout\);

-- Location: LCCOMB_X26_Y13_N18
\ctrb|rg_ula|entr1[1]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~92_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[92][1]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[84][1]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[92][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[84][1]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[1]~92_combout\);

-- Location: LCFF_X25_Y8_N11
\ctrb|rg_ula|ramb|conteudo_ram[94][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[94][1]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[94][1]~regout\);

-- Location: LCCOMB_X25_Y12_N4
\ctrb|rg_ula|entr1[1]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~93_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[1]~92_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[94][1]~regout\)) # (!\ctrb|rg_ula|entr1[1]~92_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[86][1]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[1]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[94][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[86][1]~regout\,
	datad => \ctrb|rg_ula|entr1[1]~92_combout\,
	combout => \ctrb|rg_ula|entr1[1]~93_combout\);

-- Location: LCFF_X25_Y15_N27
\ctrb|rg_ula|ramb|conteudo_ram[76][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[76][1]~regout\);

-- Location: LCFF_X25_Y13_N19
\ctrb|rg_ula|ramb|conteudo_ram[70][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[70][1]~regout\);

-- Location: LCFF_X25_Y13_N5
\ctrb|rg_ula|ramb|conteudo_ram[68][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[68][1]~regout\);

-- Location: LCCOMB_X25_Y13_N4
\ctrb|rg_ula|entr1[1]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~94_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[70][1]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[68][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[70][1]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[68][1]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[1]~94_combout\);

-- Location: LCFF_X30_Y14_N27
\ctrb|rg_ula|ramb|conteudo_ram[78][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[78][1]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[78][1]~regout\);

-- Location: LCCOMB_X25_Y15_N26
\ctrb|rg_ula|entr1[1]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~95_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[1]~94_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[78][1]~regout\)) # (!\ctrb|rg_ula|entr1[1]~94_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[76][1]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[1]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[78][1]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[76][1]~regout\,
	datad => \ctrb|rg_ula|entr1[1]~94_combout\,
	combout => \ctrb|rg_ula|entr1[1]~95_combout\);

-- Location: LCCOMB_X25_Y12_N14
\ctrb|rg_ula|entr1[1]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~96_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|regb|data_out1\(4))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|entr1[1]~93_combout\)) # (!\ctrb|rg_ula|regb|data_out1\(4) & 
-- ((\ctrb|rg_ula|entr1[1]~95_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|entr1[1]~93_combout\,
	datad => \ctrb|rg_ula|entr1[1]~95_combout\,
	combout => \ctrb|rg_ula|entr1[1]~96_combout\);

-- Location: LCFF_X29_Y10_N31
\ctrb|rg_ula|ramb|conteudo_ram[118][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[118][1]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[118][1]~regout\);

-- Location: LCFF_X27_Y8_N15
\ctrb|rg_ula|ramb|conteudo_ram[124][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[124][1]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[124][1]~regout\);

-- Location: LCFF_X27_Y10_N5
\ctrb|rg_ula|ramb|conteudo_ram[116][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[116][1]~regout\);

-- Location: LCCOMB_X27_Y10_N4
\ctrb|rg_ula|entr1[1]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~97_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[124][1]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[116][1]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[124][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[116][1]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[1]~97_combout\);

-- Location: LCFF_X29_Y14_N5
\ctrb|rg_ula|ramb|conteudo_ram[126][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[126][1]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[126][1]~regout\);

-- Location: LCCOMB_X29_Y12_N8
\ctrb|rg_ula|entr1[1]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~98_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[1]~97_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[126][1]~regout\))) # (!\ctrb|rg_ula|entr1[1]~97_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[118][1]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[1]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[118][1]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[126][1]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(1),
	datad => \ctrb|rg_ula|entr1[1]~97_combout\,
	combout => \ctrb|rg_ula|entr1[1]~98_combout\);

-- Location: LCCOMB_X25_Y12_N0
\ctrb|rg_ula|entr1[1]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~99_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[1]~96_combout\ & (\ctrb|rg_ula|entr1[1]~98_combout\)) # (!\ctrb|rg_ula|entr1[1]~96_combout\ & ((\ctrb|rg_ula|entr1[1]~91_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|entr1[1]~96_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|entr1[1]~96_combout\,
	datac => \ctrb|rg_ula|entr1[1]~98_combout\,
	datad => \ctrb|rg_ula|entr1[1]~91_combout\,
	combout => \ctrb|rg_ula|entr1[1]~99_combout\);

-- Location: LCFF_X31_Y10_N27
\ctrb|rg_ula|ramb|conteudo_ram[89][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[89][1]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[89][1]~regout\);

-- Location: LCFF_X27_Y18_N23
\ctrb|rg_ula|ramb|conteudo_ram[91][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[91][1]~regout\);

-- Location: LCFF_X24_Y7_N9
\ctrb|rg_ula|ramb|conteudo_ram[99][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[99][1]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[99][1]~regout\);

-- Location: LCFF_X30_Y7_N21
\ctrb|rg_ula|ramb|conteudo_ram[107][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[107][1]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[107][1]~regout\);

-- Location: LCFF_X26_Y9_N7
\ctrb|rg_ula|ramb|conteudo_ram[67][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[67][1]~regout\);

-- Location: LCFF_X29_Y9_N15
\ctrb|rg_ula|ramb|conteudo_ram[113][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[113][1]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[113][1]~regout\);

-- Location: LCFF_X26_Y6_N15
\ctrb|rg_ula|ramb|conteudo_ram[123][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[123][1]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[123][1]~regout\);

-- Location: LCFF_X24_Y12_N13
\ctrb|rg_ula|ramb|conteudo_ram[82][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[82][1]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[82][1]~regout\);

-- Location: LCFF_X27_Y14_N15
\ctrb|rg_ula|ramb|conteudo_ram[88][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[88][1]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[88][1]~regout\);

-- Location: LCFF_X26_Y15_N29
\ctrb|rg_ula|ramb|conteudo_ram[98][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[98][1]~regout\);

-- Location: LCFF_X29_Y13_N25
\ctrb|rg_ula|ramb|conteudo_ram[64][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[64][1]~regout\);

-- Location: LCFF_X30_Y10_N7
\ctrb|rg_ula|ramb|conteudo_ram[120][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[120][1]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[120][1]~regout\);

-- Location: LCFF_X25_Y7_N7
\ctrb|rg_ula|ramb|conteudo_ram[122][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[122][1]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[122][1]~regout\);

-- Location: LCFF_X31_Y16_N15
\ctrb|rg_ula|ramb|conteudo_ram[109][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[109][1]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[109][1]~regout\);

-- Location: LCFF_X30_Y15_N15
\ctrb|rg_ula|ramb|conteudo_ram[93][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[93][1]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[93][1]~regout\);

-- Location: LCFF_X30_Y13_N3
\ctrb|rg_ula|ramb|conteudo_ram[77][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[77][1]~regout\);

-- Location: LCCOMB_X30_Y13_N2
\ctrb|rg_ula|entr1[1]~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~121_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[93][1]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[77][1]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[93][1]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[77][1]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[1]~121_combout\);

-- Location: LCFF_X29_Y15_N1
\ctrb|rg_ula|ramb|conteudo_ram[125][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[125][1]~regout\);

-- Location: LCCOMB_X29_Y15_N0
\ctrb|rg_ula|entr1[1]~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~122_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[1]~121_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[125][1]~regout\))) # (!\ctrb|rg_ula|entr1[1]~121_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[109][1]~regout\)))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[1]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[109][1]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[125][1]~regout\,
	datad => \ctrb|rg_ula|entr1[1]~121_combout\,
	combout => \ctrb|rg_ula|entr1[1]~122_combout\);

-- Location: LCFF_X32_Y13_N29
\ctrb|rg_ula|ramb|conteudo_ram[103][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[103][1]~regout\);

-- Location: LCFF_X33_Y12_N1
\ctrb|rg_ula|ramb|conteudo_ram[101][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[101][1]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[101][1]~regout\);

-- Location: LCFF_X22_Y9_N15
\ctrb|rg_ula|ramb|conteudo_ram[85][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[85][1]~regout\);

-- Location: LCFF_X23_Y11_N29
\ctrb|rg_ula|ramb|conteudo_ram[79][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[79][1]~regout\);

-- Location: LCFF_X23_Y20_N25
\ctrb|rg_ula|ramb|conteudo_ram[25][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[25][1]~regout\);

-- Location: LCFF_X16_Y7_N27
\ctrb|rg_ula|ramb|conteudo_ram[28][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[28][1]~regout\);

-- Location: LCFF_X13_Y10_N11
\ctrb|rg_ula|ramb|conteudo_ram[22][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[22][1]~regout\);

-- Location: LCFF_X14_Y17_N23
\ctrb|rg_ula|ramb|conteudo_ram[19][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[19][1]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[19][1]~regout\);

-- Location: LCFF_X22_Y17_N13
\ctrb|rg_ula|ramb|conteudo_ram[20][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[20][1]~regout\);

-- Location: LCFF_X25_Y17_N15
\ctrb|rg_ula|ramb|conteudo_ram[21][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[21][1]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[21][1]~regout\);

-- Location: LCFF_X13_Y10_N21
\ctrb|rg_ula|ramb|conteudo_ram[30][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[30][1]~regout\);

-- Location: LCFF_X21_Y10_N11
\ctrb|rg_ula|ramb|conteudo_ram[27][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[27][1]~regout\);

-- Location: LCFF_X13_Y16_N11
\ctrb|rg_ula|ramb|conteudo_ram[38][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[38][1]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[38][1]~regout\);

-- Location: LCFF_X22_Y20_N31
\ctrb|rg_ula|ramb|conteudo_ram[37][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[37][1]~regout\);

-- Location: LCFF_X16_Y16_N19
\ctrb|rg_ula|ramb|conteudo_ram[36][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[36][1]~regout\);

-- Location: LCCOMB_X16_Y16_N18
\ctrb|rg_ula|entr1[1]~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~142_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[37][1]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[36][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[37][1]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[36][1]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[1]~142_combout\);

-- Location: LCFF_X20_Y16_N21
\ctrb|rg_ula|ramb|conteudo_ram[39][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[39][1]~regout\);

-- Location: LCCOMB_X20_Y16_N20
\ctrb|rg_ula|entr1[1]~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~143_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[1]~142_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[39][1]~regout\))) # (!\ctrb|rg_ula|entr1[1]~142_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[38][1]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[1]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[38][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[39][1]~regout\,
	datad => \ctrb|rg_ula|entr1[1]~142_combout\,
	combout => \ctrb|rg_ula|entr1[1]~143_combout\);

-- Location: LCFF_X15_Y12_N3
\ctrb|rg_ula|ramb|conteudo_ram[42][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[42][1]~regout\);

-- Location: LCFF_X19_Y16_N27
\ctrb|rg_ula|ramb|conteudo_ram[43][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[43][1]~regout\);

-- Location: LCFF_X21_Y8_N29
\ctrb|rg_ula|ramb|conteudo_ram[34][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[34][1]~regout\);

-- Location: LCFF_X16_Y12_N21
\ctrb|rg_ula|ramb|conteudo_ram[35][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[35][1]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[35][1]~regout\);

-- Location: LCFF_X15_Y10_N31
\ctrb|rg_ula|ramb|conteudo_ram[45][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[45][1]~regout\);

-- Location: LCFF_X15_Y10_N25
\ctrb|rg_ula|ramb|conteudo_ram[47][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[47][1]~regout\);

-- Location: LCFF_X18_Y16_N27
\ctrb|rg_ula|ramb|conteudo_ram[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[6][1]~regout\);

-- Location: LCFF_X18_Y14_N27
\ctrb|rg_ula|ramb|conteudo_ram[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[3][1]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[3][1]~regout\);

-- Location: LCFF_X20_Y17_N23
\ctrb|rg_ula|ramb|conteudo_ram[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[2][1]~regout\);

-- Location: LCCOMB_X20_Y17_N22
\ctrb|rg_ula|entr1[1]~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~152_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[3][1]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[2][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[3][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[2][1]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[1]~152_combout\);

-- Location: LCFF_X20_Y17_N25
\ctrb|rg_ula|ramb|conteudo_ram[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[7][1]~regout\);

-- Location: LCCOMB_X20_Y17_N24
\ctrb|rg_ula|entr1[1]~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~153_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[1]~152_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[7][1]~regout\))) # (!\ctrb|rg_ula|entr1[1]~152_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[6][1]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[1]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[6][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[7][1]~regout\,
	datad => \ctrb|rg_ula|entr1[1]~152_combout\,
	combout => \ctrb|rg_ula|entr1[1]~153_combout\);

-- Location: LCFF_X18_Y18_N25
\ctrb|rg_ula|ramb|conteudo_ram[12][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[12][1]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[12][1]~regout\);

-- Location: LCFF_X23_Y16_N9
\ctrb|rg_ula|ramb|conteudo_ram[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[4][1]~regout\);

-- Location: LCFF_X24_Y17_N31
\ctrb|rg_ula|ramb|conteudo_ram[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[1][1]~regout\);

-- Location: LCFF_X15_Y16_N5
\ctrb|rg_ula|ramb|conteudo_ram[11][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[11][1]~regout\);

-- Location: LCFF_X25_Y15_N1
\ctrb|rg_ula|ramb|conteudo_ram[53][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[53][1]~regout\);

-- Location: LCFF_X24_Y19_N15
\ctrb|rg_ula|ramb|conteudo_ram[57][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[57][1]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[57][1]~regout\);

-- Location: LCFF_X25_Y16_N17
\ctrb|rg_ula|ramb|conteudo_ram[49][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[49][1]~regout\);

-- Location: LCCOMB_X25_Y16_N16
\ctrb|rg_ula|entr1[1]~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~163_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[57][1]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[49][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[57][1]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[49][1]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[1]~163_combout\);

-- Location: LCFF_X15_Y18_N31
\ctrb|rg_ula|ramb|conteudo_ram[61][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[61][1]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[61][1]~regout\);

-- Location: LCCOMB_X25_Y15_N0
\ctrb|rg_ula|entr1[1]~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~164_combout\ = (\ctrb|rg_ula|entr1[1]~163_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[61][1]~regout\) # ((!\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|entr1[1]~163_combout\ & (((\ctrb|rg_ula|ramb|conteudo_ram[53][1]~regout\ 
-- & \ctrb|rg_ula|regb|data_out1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[1]~163_combout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[61][1]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[53][1]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[1]~164_combout\);

-- Location: LCFF_X14_Y14_N3
\ctrb|rg_ula|ramb|conteudo_ram[54][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[54][1]~regout\);

-- Location: LCFF_X24_Y18_N31
\ctrb|rg_ula|ramb|conteudo_ram[62][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[62][1]~regout\);

-- Location: LCFF_X14_Y15_N19
\ctrb|rg_ula|ramb|conteudo_ram[56][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[56][1]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[56][1]~regout\);

-- Location: LCFF_X23_Y16_N11
\ctrb|rg_ula|ramb|conteudo_ram[52][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[52][1]~regout\);

-- Location: LCFF_X16_Y18_N11
\ctrb|rg_ula|ramb|conteudo_ram[55][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[55][1]~regout\);

-- Location: LCFF_X24_Y11_N25
\ctrb|rg_ula|ramb|conteudo_ram[106][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[106][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[106][2]~regout\);

-- Location: LCFF_X25_Y11_N15
\ctrb|rg_ula|ramb|conteudo_ram[105][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[105][2]~regout\);

-- Location: LCFF_X31_Y13_N27
\ctrb|rg_ula|ramb|conteudo_ram[104][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[104][2]~regout\);

-- Location: LCCOMB_X31_Y13_N26
\ctrb|rg_ula|entr1[2]~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~177_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[105][2]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|conteudo_ram[104][2]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[105][2]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[104][2]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[2]~177_combout\);

-- Location: LCFF_X30_Y7_N3
\ctrb|rg_ula|ramb|conteudo_ram[107][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[107][2]~regout\);

-- Location: LCCOMB_X32_Y8_N12
\ctrb|rg_ula|entr1[2]~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~178_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[2]~177_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[107][2]~regout\)) # (!\ctrb|rg_ula|entr1[2]~177_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[106][2]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[2]~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[107][2]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[106][2]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(1),
	datad => \ctrb|rg_ula|entr1[2]~177_combout\,
	combout => \ctrb|rg_ula|entr1[2]~178_combout\);

-- Location: LCFF_X32_Y10_N13
\ctrb|rg_ula|ramb|conteudo_ram[102][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[102][2]~regout\);

-- Location: LCFF_X32_Y13_N13
\ctrb|rg_ula|ramb|conteudo_ram[103][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[103][2]~regout\);

-- Location: LCFF_X22_Y9_N29
\ctrb|rg_ula|ramb|conteudo_ram[97][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[97][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[97][2]~regout\);

-- Location: LCFF_X24_Y7_N11
\ctrb|rg_ula|ramb|conteudo_ram[99][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[99][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[99][2]~regout\);

-- Location: LCFF_X31_Y16_N1
\ctrb|rg_ula|ramb|conteudo_ram[109][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[109][2]~regout\);

-- Location: LCFF_X30_Y16_N3
\ctrb|rg_ula|ramb|conteudo_ram[110][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[110][2]~regout\);

-- Location: LCFF_X25_Y12_N27
\ctrb|rg_ula|ramb|conteudo_ram[86][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[86][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[86][2]~regout\);

-- Location: LCFF_X32_Y12_N5
\ctrb|rg_ula|ramb|conteudo_ram[87][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[87][2]~regout\);

-- Location: LCFF_X23_Y10_N13
\ctrb|rg_ula|ramb|conteudo_ram[91][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[91][2]~regout\);

-- Location: LCFF_X25_Y8_N17
\ctrb|rg_ula|ramb|conteudo_ram[94][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[94][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[94][2]~regout\);

-- Location: LCFF_X23_Y10_N3
\ctrb|rg_ula|ramb|conteudo_ram[90][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[90][2]~regout\);

-- Location: LCCOMB_X23_Y10_N2
\ctrb|rg_ula|entr1[2]~194\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~194_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|ramb|conteudo_ram[94][2]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[90][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[94][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[90][2]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[2]~194_combout\);

-- Location: LCFF_X24_Y16_N23
\ctrb|rg_ula|ramb|conteudo_ram[95][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[95][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[95][2]~regout\);

-- Location: LCCOMB_X23_Y10_N12
\ctrb|rg_ula|entr1[2]~195\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~195_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[2]~194_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[95][2]~regout\)) # (!\ctrb|rg_ula|entr1[2]~194_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[91][2]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[2]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[95][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[91][2]~regout\,
	datad => \ctrb|rg_ula|entr1[2]~194_combout\,
	combout => \ctrb|rg_ula|entr1[2]~195_combout\);

-- Location: LCFF_X32_Y15_N21
\ctrb|rg_ula|ramb|conteudo_ram[76][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[76][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[76][2]~regout\);

-- Location: LCFF_X23_Y9_N29
\ctrb|rg_ula|ramb|conteudo_ram[73][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[73][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[73][2]~regout\);

-- Location: LCFF_X24_Y15_N13
\ctrb|rg_ula|ramb|conteudo_ram[67][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[67][2]~regout\);

-- Location: LCFF_X23_Y6_N17
\ctrb|rg_ula|ramb|conteudo_ram[70][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[70][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[70][2]~regout\);

-- Location: LCFF_X27_Y9_N21
\ctrb|rg_ula|ramb|conteudo_ram[68][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[68][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[68][2]~regout\);

-- Location: LCFF_X26_Y9_N19
\ctrb|rg_ula|ramb|conteudo_ram[65][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[65][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[65][2]~regout\);

-- Location: LCFF_X29_Y10_N1
\ctrb|rg_ula|ramb|conteudo_ram[118][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[118][2]~regout\);

-- Location: LCFF_X25_Y7_N9
\ctrb|rg_ula|ramb|conteudo_ram[122][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[122][2]~regout\);

-- Location: LCFF_X29_Y10_N19
\ctrb|rg_ula|ramb|conteudo_ram[114][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[114][2]~regout\);

-- Location: LCCOMB_X29_Y10_N18
\ctrb|rg_ula|entr1[2]~208\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~208_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[122][2]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[114][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[122][2]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[114][2]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[2]~208_combout\);

-- Location: LCFF_X29_Y14_N15
\ctrb|rg_ula|ramb|conteudo_ram[126][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[126][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[126][2]~regout\);

-- Location: LCCOMB_X29_Y10_N0
\ctrb|rg_ula|entr1[2]~209\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~209_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[2]~208_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[126][2]~regout\)) # (!\ctrb|rg_ula|entr1[2]~208_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[118][2]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[2]~208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[126][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[118][2]~regout\,
	datad => \ctrb|rg_ula|entr1[2]~208_combout\,
	combout => \ctrb|rg_ula|entr1[2]~209_combout\);

-- Location: LCFF_X29_Y9_N1
\ctrb|rg_ula|ramb|conteudo_ram[121][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[121][2]~regout\);

-- Location: LCFF_X29_Y16_N19
\ctrb|rg_ula|ramb|conteudo_ram[117][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[117][2]~regout\);

-- Location: LCFF_X29_Y9_N31
\ctrb|rg_ula|ramb|conteudo_ram[113][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[113][2]~regout\);

-- Location: LCCOMB_X29_Y9_N30
\ctrb|rg_ula|entr1[2]~210\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~210_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|ramb|conteudo_ram[117][2]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[113][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[117][2]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[113][2]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[2]~210_combout\);

-- Location: LCFF_X30_Y8_N7
\ctrb|rg_ula|ramb|conteudo_ram[125][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[125][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[125][2]~regout\);

-- Location: LCCOMB_X29_Y9_N0
\ctrb|rg_ula|entr1[2]~211\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~211_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[2]~210_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[125][2]~regout\)) # (!\ctrb|rg_ula|entr1[2]~210_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[121][2]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[2]~210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[125][2]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[121][2]~regout\,
	datad => \ctrb|rg_ula|entr1[2]~210_combout\,
	combout => \ctrb|rg_ula|entr1[2]~211_combout\);

-- Location: LCFF_X27_Y10_N15
\ctrb|rg_ula|ramb|conteudo_ram[116][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[116][2]~regout\);

-- Location: LCFF_X30_Y8_N17
\ctrb|rg_ula|ramb|conteudo_ram[120][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[120][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[120][2]~regout\);

-- Location: LCFF_X26_Y8_N7
\ctrb|rg_ula|ramb|conteudo_ram[112][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[112][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[112][2]~regout\);

-- Location: LCCOMB_X26_Y10_N24
\ctrb|rg_ula|entr1[2]~212\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~212_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[120][2]~regout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[112][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[112][2]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[120][2]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(2),
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[2]~212_combout\);

-- Location: LCFF_X27_Y8_N9
\ctrb|rg_ula|ramb|conteudo_ram[124][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[124][2]~regout\);

-- Location: LCCOMB_X27_Y10_N14
\ctrb|rg_ula|entr1[2]~213\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~213_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[2]~212_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[124][2]~regout\)) # (!\ctrb|rg_ula|entr1[2]~212_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[116][2]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[2]~212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[124][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[116][2]~regout\,
	datad => \ctrb|rg_ula|entr1[2]~212_combout\,
	combout => \ctrb|rg_ula|entr1[2]~213_combout\);

-- Location: LCCOMB_X27_Y11_N28
\ctrb|rg_ula|entr1[2]~214\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~214_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(1)) # ((\ctrb|rg_ula|entr1[2]~211_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (!\ctrb|rg_ula|regb|data_out1\(1) & 
-- ((\ctrb|rg_ula|entr1[2]~213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[2]~211_combout\,
	datad => \ctrb|rg_ula|entr1[2]~213_combout\,
	combout => \ctrb|rg_ula|entr1[2]~214_combout\);

-- Location: LCFF_X23_Y7_N11
\ctrb|rg_ula|ramb|conteudo_ram[123][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[123][2]~regout\);

-- Location: LCFF_X31_Y14_N15
\ctrb|rg_ula|ramb|conteudo_ram[119][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[119][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[119][2]~regout\);

-- Location: LCFF_X23_Y7_N13
\ctrb|rg_ula|ramb|conteudo_ram[115][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[115][2]~regout\);

-- Location: LCCOMB_X23_Y7_N12
\ctrb|rg_ula|entr1[2]~215\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~215_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|ramb|conteudo_ram[119][2]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[115][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[119][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[115][2]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[2]~215_combout\);

-- Location: LCCOMB_X23_Y7_N10
\ctrb|rg_ula|entr1[2]~216\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~216_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[2]~215_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\)) # (!\ctrb|rg_ula|entr1[2]~215_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[123][2]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[2]~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[123][2]~regout\,
	datad => \ctrb|rg_ula|entr1[2]~215_combout\,
	combout => \ctrb|rg_ula|entr1[2]~216_combout\);

-- Location: LCCOMB_X27_Y11_N6
\ctrb|rg_ula|entr1[2]~217\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~217_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[2]~214_combout\ & (\ctrb|rg_ula|entr1[2]~216_combout\)) # (!\ctrb|rg_ula|entr1[2]~214_combout\ & ((\ctrb|rg_ula|entr1[2]~209_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[2]~214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[2]~216_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[2]~209_combout\,
	datad => \ctrb|rg_ula|entr1[2]~214_combout\,
	combout => \ctrb|rg_ula|entr1[2]~217_combout\);

-- Location: LCFF_X13_Y10_N31
\ctrb|rg_ula|ramb|conteudo_ram[22][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[22][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[22][2]~regout\);

-- Location: LCFF_X13_Y16_N29
\ctrb|rg_ula|ramb|conteudo_ram[38][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[38][2]~regout\);

-- Location: LCFF_X15_Y16_N23
\ctrb|rg_ula|ramb|conteudo_ram[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[6][2]~regout\);

-- Location: LCCOMB_X15_Y16_N22
\ctrb|rg_ula|entr1[2]~219\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~219_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[38][2]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[6][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[38][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[6][2]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[2]~219_combout\);

-- Location: LCFF_X15_Y11_N5
\ctrb|rg_ula|ramb|conteudo_ram[54][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[54][2]~regout\);

-- Location: LCCOMB_X15_Y11_N4
\ctrb|rg_ula|entr1[2]~220\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~220_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[2]~219_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[54][2]~regout\))) # (!\ctrb|rg_ula|entr1[2]~219_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[22][2]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[2]~219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[22][2]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[54][2]~regout\,
	datad => \ctrb|rg_ula|entr1[2]~219_combout\,
	combout => \ctrb|rg_ula|entr1[2]~220_combout\);

-- Location: LCFF_X13_Y15_N29
\ctrb|rg_ula|ramb|conteudo_ram[51][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[51][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[51][2]~regout\);

-- Location: LCFF_X22_Y12_N31
\ctrb|rg_ula|ramb|conteudo_ram[34][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[34][2]~regout\);

-- Location: LCFF_X20_Y18_N17
\ctrb|rg_ula|ramb|conteudo_ram[18][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[18][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[18][2]~regout\);

-- Location: LCFF_X16_Y18_N9
\ctrb|rg_ula|ramb|conteudo_ram[55][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[55][2]~regout\);

-- Location: LCFF_X16_Y9_N5
\ctrb|rg_ula|ramb|conteudo_ram[44][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[44][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[44][2]~regout\);

-- Location: LCFF_X15_Y10_N19
\ctrb|rg_ula|ramb|conteudo_ram[45][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[45][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[45][2]~regout\);

-- Location: LCFF_X15_Y18_N29
\ctrb|rg_ula|ramb|conteudo_ram[61][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[61][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[61][2]~regout\);

-- Location: LCFF_X22_Y11_N11
\ctrb|rg_ula|ramb|conteudo_ram[32][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[32][2]~regout\);

-- Location: LCFF_X22_Y17_N25
\ctrb|rg_ula|ramb|conteudo_ram[16][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[16][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[16][2]~regout\);

-- Location: LCFF_X23_Y15_N17
\ctrb|rg_ula|ramb|conteudo_ram[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[0][2]~regout\);

-- Location: LCCOMB_X23_Y15_N16
\ctrb|rg_ula|entr1[2]~243\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~243_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[16][2]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[0][2]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[16][2]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[0][2]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[2]~243_combout\);

-- Location: LCFF_X22_Y15_N21
\ctrb|rg_ula|ramb|conteudo_ram[48][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[48][2]~regout\);

-- Location: LCCOMB_X22_Y11_N10
\ctrb|rg_ula|entr1[2]~244\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~244_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[2]~243_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[48][2]~regout\)) # (!\ctrb|rg_ula|entr1[2]~243_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[32][2]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[2]~243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[48][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[32][2]~regout\,
	datad => \ctrb|rg_ula|entr1[2]~243_combout\,
	combout => \ctrb|rg_ula|entr1[2]~244_combout\);

-- Location: LCFF_X22_Y8_N23
\ctrb|rg_ula|ramb|conteudo_ram[27][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[27][2]~regout\);

-- Location: LCFF_X22_Y14_N13
\ctrb|rg_ula|ramb|conteudo_ram[26][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[26][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[26][2]~regout\);

-- Location: LCFF_X18_Y15_N5
\ctrb|rg_ula|ramb|conteudo_ram[11][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[11][2]~regout\);

-- Location: LCCOMB_X21_Y11_N10
\ctrb|rg_ula|ulab|saida[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[2]~10_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\ctrb|rg_ula|entr0[1]~1_combout\))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & (\ctrb|rg_ula|entr0[2]~2_combout\)))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & 
-- (((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[2]~2_combout\,
	datab => \ctrb|rg_ula|entr0[1]~1_combout\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	combout => \ctrb|rg_ula|ulab|saida[2]~10_combout\);

-- Location: LCFF_X31_Y17_N9
\ctrb|rg_ula|ramb|conteudo_ram[108][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[108][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[108][3]~regout\);

-- Location: LCFF_X27_Y8_N3
\ctrb|rg_ula|ramb|conteudo_ram[124][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[124][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[124][3]~regout\);

-- Location: LCFF_X13_Y9_N25
\ctrb|rg_ula|ramb|conteudo_ram[105][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[105][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[105][3]~regout\);

-- Location: LCFF_X31_Y10_N23
\ctrb|rg_ula|ramb|conteudo_ram[89][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[89][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[89][3]~regout\);

-- Location: LCFF_X30_Y10_N21
\ctrb|rg_ula|ramb|conteudo_ram[120][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[120][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[120][3]~regout\);

-- Location: LCFF_X29_Y15_N15
\ctrb|rg_ula|ramb|conteudo_ram[125][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[125][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[125][3]~regout\);

-- Location: LCFF_X24_Y7_N1
\ctrb|rg_ula|ramb|conteudo_ram[99][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[99][3]~regout\);

-- Location: LCFF_X24_Y9_N9
\ctrb|rg_ula|ramb|conteudo_ram[83][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[83][3]~regout\);

-- Location: LCFF_X27_Y16_N1
\ctrb|rg_ula|ramb|conteudo_ram[67][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[67][3]~regout\);

-- Location: LCCOMB_X27_Y16_N0
\ctrb|rg_ula|entr1[3]~274\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~274_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[83][3]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[67][3]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[83][3]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[67][3]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[3]~274_combout\);

-- Location: LCFF_X27_Y16_N11
\ctrb|rg_ula|ramb|conteudo_ram[115][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[115][3]~regout\);

-- Location: LCCOMB_X27_Y16_N10
\ctrb|rg_ula|entr1[3]~275\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~275_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[3]~274_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[115][3]~regout\))) # (!\ctrb|rg_ula|entr1[3]~274_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[99][3]~regout\)))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[3]~274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[99][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[115][3]~regout\,
	datad => \ctrb|rg_ula|entr1[3]~274_combout\,
	combout => \ctrb|rg_ula|entr1[3]~275_combout\);

-- Location: LCFF_X32_Y10_N27
\ctrb|rg_ula|ramb|conteudo_ram[102][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[102][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[102][3]~regout\);

-- Location: LCFF_X29_Y10_N17
\ctrb|rg_ula|ramb|conteudo_ram[118][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[118][3]~regout\);

-- Location: LCFF_X19_Y15_N25
\ctrb|rg_ula|ramb|conteudo_ram[98][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[98][3]~regout\);

-- Location: LCFF_X32_Y12_N15
\ctrb|rg_ula|ramb|conteudo_ram[87][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[87][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[87][3]~regout\);

-- Location: LCFF_X32_Y13_N31
\ctrb|rg_ula|ramb|conteudo_ram[103][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[103][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[103][3]~regout\);

-- Location: LCFF_X29_Y9_N5
\ctrb|rg_ula|ramb|conteudo_ram[113][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[113][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[113][3]~regout\);

-- Location: LCFF_X30_Y9_N5
\ctrb|rg_ula|ramb|conteudo_ram[100][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[100][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[100][3]~regout\);

-- Location: LCFF_X26_Y14_N11
\ctrb|rg_ula|ramb|conteudo_ram[80][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[80][3]~regout\);

-- Location: LCFF_X25_Y7_N15
\ctrb|rg_ula|ramb|conteudo_ram[85][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[85][3]~regout\);

-- Location: LCFF_X32_Y13_N5
\ctrb|rg_ula|ramb|conteudo_ram[101][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[101][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[101][3]~regout\);

-- Location: LCFF_X29_Y13_N3
\ctrb|rg_ula|ramb|conteudo_ram[69][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[69][3]~regout\);

-- Location: LCCOMB_X29_Y13_N2
\ctrb|rg_ula|entr1[3]~291\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~291_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[101][3]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|ramb|conteudo_ram[69][3]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[101][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[69][3]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[3]~291_combout\);

-- Location: LCFF_X29_Y16_N1
\ctrb|rg_ula|ramb|conteudo_ram[117][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[117][3]~regout\);

-- Location: LCCOMB_X29_Y13_N8
\ctrb|rg_ula|entr1[3]~292\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~292_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[3]~291_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[117][3]~regout\)) # (!\ctrb|rg_ula|entr1[3]~291_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[85][3]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[3]~291_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[117][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[85][3]~regout\,
	datad => \ctrb|rg_ula|entr1[3]~291_combout\,
	combout => \ctrb|rg_ula|entr1[3]~292_combout\);

-- Location: LCFF_X30_Y7_N25
\ctrb|rg_ula|ramb|conteudo_ram[107][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[107][3]~regout\);

-- Location: LCFF_X21_Y14_N9
\ctrb|rg_ula|ramb|conteudo_ram[110][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[110][3]~regout\);

-- Location: LCFF_X21_Y14_N15
\ctrb|rg_ula|ramb|conteudo_ram[106][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[106][3]~regout\);

-- Location: LCCOMB_X22_Y7_N12
\ctrb|rg_ula|entr1[3]~295\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~295_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[110][3]~regout\) # (\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|ramb|conteudo_ram[106][3]~regout\ & 
-- ((!\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[106][3]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[110][3]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(2),
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[3]~295_combout\);

-- Location: LCFF_X25_Y18_N7
\ctrb|rg_ula|ramb|conteudo_ram[111][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[111][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[111][3]~regout\);

-- Location: LCCOMB_X22_Y7_N18
\ctrb|rg_ula|entr1[3]~296\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~296_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[3]~295_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[111][3]~regout\))) # (!\ctrb|rg_ula|entr1[3]~295_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[107][3]~regout\)))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[3]~295_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[107][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[111][3]~regout\,
	datad => \ctrb|rg_ula|entr1[3]~295_combout\,
	combout => \ctrb|rg_ula|entr1[3]~296_combout\);

-- Location: LCFF_X25_Y8_N15
\ctrb|rg_ula|ramb|conteudo_ram[94][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[94][3]~regout\);

-- Location: LCFF_X23_Y10_N29
\ctrb|rg_ula|ramb|conteudo_ram[91][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[91][3]~regout\);

-- Location: LCFF_X23_Y10_N23
\ctrb|rg_ula|ramb|conteudo_ram[90][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[90][3]~regout\);

-- Location: LCCOMB_X23_Y10_N22
\ctrb|rg_ula|entr1[3]~297\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~297_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[91][3]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|conteudo_ram[90][3]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[91][3]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[90][3]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[3]~297_combout\);

-- Location: LCFF_X22_Y7_N17
\ctrb|rg_ula|ramb|conteudo_ram[95][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[95][3]~regout\);

-- Location: LCCOMB_X22_Y7_N16
\ctrb|rg_ula|entr1[3]~298\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~298_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[3]~297_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[95][3]~regout\))) # (!\ctrb|rg_ula|entr1[3]~297_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[94][3]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[3]~297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[94][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[95][3]~regout\,
	datad => \ctrb|rg_ula|entr1[3]~297_combout\,
	combout => \ctrb|rg_ula|entr1[3]~298_combout\);

-- Location: LCFF_X25_Y9_N23
\ctrb|rg_ula|ramb|conteudo_ram[75][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[75][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[75][3]~regout\);

-- Location: LCFF_X30_Y14_N11
\ctrb|rg_ula|ramb|conteudo_ram[78][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[78][3]~regout\);

-- Location: LCFF_X23_Y11_N23
\ctrb|rg_ula|ramb|conteudo_ram[74][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[74][3]~regout\);

-- Location: LCCOMB_X23_Y11_N22
\ctrb|rg_ula|entr1[3]~299\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~299_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[78][3]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[74][3]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[78][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[74][3]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[3]~299_combout\);

-- Location: LCFF_X23_Y11_N21
\ctrb|rg_ula|ramb|conteudo_ram[79][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[79][3]~regout\);

-- Location: LCCOMB_X23_Y11_N20
\ctrb|rg_ula|entr1[3]~300\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~300_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[3]~299_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[79][3]~regout\))) # (!\ctrb|rg_ula|entr1[3]~299_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[75][3]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[3]~299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[75][3]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[79][3]~regout\,
	datad => \ctrb|rg_ula|entr1[3]~299_combout\,
	combout => \ctrb|rg_ula|entr1[3]~300_combout\);

-- Location: LCCOMB_X22_Y7_N14
\ctrb|rg_ula|entr1[3]~301\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~301_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|regb|data_out1\(4))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|entr1[3]~298_combout\)) # (!\ctrb|rg_ula|regb|data_out1\(4) 
-- & ((\ctrb|rg_ula|entr1[3]~300_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|entr1[3]~298_combout\,
	datad => \ctrb|rg_ula|entr1[3]~300_combout\,
	combout => \ctrb|rg_ula|entr1[3]~301_combout\);

-- Location: LCFF_X22_Y7_N25
\ctrb|rg_ula|ramb|conteudo_ram[126][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[126][3]~regout\);

-- Location: LCFF_X26_Y6_N13
\ctrb|rg_ula|ramb|conteudo_ram[123][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[123][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[123][3]~regout\);

-- Location: LCFF_X25_Y7_N13
\ctrb|rg_ula|ramb|conteudo_ram[122][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[122][3]~regout\);

-- Location: LCCOMB_X22_Y7_N6
\ctrb|rg_ula|entr1[3]~302\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~302_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|regb|data_out1\(2)) # (\ctrb|rg_ula|ramb|conteudo_ram[123][3]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[122][3]~regout\ & 
-- (!\ctrb|rg_ula|regb|data_out1\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[122][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|regb|data_out1\(2),
	datad => \ctrb|rg_ula|ramb|conteudo_ram[123][3]~regout\,
	combout => \ctrb|rg_ula|entr1[3]~302_combout\);

-- Location: LCCOMB_X22_Y7_N24
\ctrb|rg_ula|entr1[3]~303\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~303_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[3]~302_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\)) # (!\ctrb|rg_ula|entr1[3]~302_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[126][3]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[3]~302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[126][3]~regout\,
	datad => \ctrb|rg_ula|entr1[3]~302_combout\,
	combout => \ctrb|rg_ula|entr1[3]~303_combout\);

-- Location: LCCOMB_X22_Y7_N28
\ctrb|rg_ula|entr1[3]~304\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~304_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[3]~301_combout\ & (\ctrb|rg_ula|entr1[3]~303_combout\)) # (!\ctrb|rg_ula|entr1[3]~301_combout\ & ((\ctrb|rg_ula|entr1[3]~296_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[3]~301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[3]~303_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|entr1[3]~301_combout\,
	datad => \ctrb|rg_ula|entr1[3]~296_combout\,
	combout => \ctrb|rg_ula|entr1[3]~304_combout\);

-- Location: LCFF_X18_Y20_N31
\ctrb|rg_ula|ramb|conteudo_ram[25][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[25][3]~regout\);

-- Location: LCFF_X14_Y17_N7
\ctrb|rg_ula|ramb|conteudo_ram[19][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[19][3]~regout\);

-- Location: LCFF_X21_Y20_N17
\ctrb|rg_ula|ramb|conteudo_ram[17][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[17][3]~regout\);

-- Location: LCCOMB_X21_Y20_N16
\ctrb|rg_ula|entr1[3]~306\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~306_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[19][3]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[17][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[19][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[17][3]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[3]~306_combout\);

-- Location: LCFF_X22_Y8_N17
\ctrb|rg_ula|ramb|conteudo_ram[27][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[27][3]~regout\);

-- Location: LCCOMB_X18_Y20_N30
\ctrb|rg_ula|entr1[3]~307\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~307_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[3]~306_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[27][3]~regout\)) # (!\ctrb|rg_ula|entr1[3]~306_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[25][3]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[3]~306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[27][3]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[25][3]~regout\,
	datad => \ctrb|rg_ula|entr1[3]~306_combout\,
	combout => \ctrb|rg_ula|entr1[3]~307_combout\);

-- Location: LCFF_X22_Y19_N19
\ctrb|rg_ula|ramb|conteudo_ram[41][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[41][3]~regout\);

-- Location: LCFF_X23_Y19_N17
\ctrb|rg_ula|ramb|conteudo_ram[9][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[9][3]~regout\);

-- Location: LCFF_X13_Y15_N23
\ctrb|rg_ula|ramb|conteudo_ram[51][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[51][3]~regout\);

-- Location: LCFF_X16_Y17_N13
\ctrb|rg_ula|ramb|conteudo_ram[59][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[59][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[59][3]~regout\);

-- Location: LCFF_X15_Y12_N1
\ctrb|rg_ula|ramb|conteudo_ram[46][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[46][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[46][3]~regout\);

-- Location: LCFF_X23_Y18_N17
\ctrb|rg_ula|ramb|conteudo_ram[12][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[12][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[12][3]~regout\);

-- Location: LCFF_X14_Y18_N25
\ctrb|rg_ula|ramb|conteudo_ram[60][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[60][3]~regout\);

-- Location: LCFF_X15_Y11_N11
\ctrb|rg_ula|ramb|conteudo_ram[54][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[54][3]~regout\);

-- Location: LCFF_X15_Y11_N1
\ctrb|rg_ula|ramb|conteudo_ram[52][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[52][3]~regout\);

-- Location: LCCOMB_X15_Y11_N0
\ctrb|rg_ula|entr1[3]~323\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~323_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[54][3]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[52][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[54][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[52][3]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[3]~323_combout\);

-- Location: LCFF_X24_Y18_N15
\ctrb|rg_ula|ramb|conteudo_ram[62][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[62][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[62][3]~regout\);

-- Location: LCCOMB_X15_Y11_N22
\ctrb|rg_ula|entr1[3]~324\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~324_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[3]~323_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[62][3]~regout\))) # (!\ctrb|rg_ula|entr1[3]~323_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[60][3]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[3]~323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[60][3]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[62][3]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(3),
	datad => \ctrb|rg_ula|entr1[3]~323_combout\,
	combout => \ctrb|rg_ula|entr1[3]~324_combout\);

-- Location: LCFF_X16_Y11_N31
\ctrb|rg_ula|ramb|conteudo_ram[24][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[24][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[24][3]~regout\);

-- Location: LCFF_X20_Y18_N15
\ctrb|rg_ula|ramb|conteudo_ram[18][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[18][3]~regout\);

-- Location: LCFF_X22_Y14_N3
\ctrb|rg_ula|ramb|conteudo_ram[16][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[16][3]~regout\);

-- Location: LCCOMB_X22_Y14_N2
\ctrb|rg_ula|entr1[3]~326\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~326_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[18][3]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[16][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[18][3]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[16][3]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[3]~326_combout\);

-- Location: LCFF_X22_Y14_N1
\ctrb|rg_ula|ramb|conteudo_ram[26][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[26][3]~regout\);

-- Location: LCCOMB_X22_Y14_N0
\ctrb|rg_ula|entr1[3]~327\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~327_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[3]~326_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[26][3]~regout\))) # (!\ctrb|rg_ula|entr1[3]~326_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[24][3]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[3]~326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[24][3]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[26][3]~regout\,
	datad => \ctrb|rg_ula|entr1[3]~326_combout\,
	combout => \ctrb|rg_ula|entr1[3]~327_combout\);

-- Location: LCFF_X21_Y8_N23
\ctrb|rg_ula|ramb|conteudo_ram[34][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[34][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[34][3]~regout\);

-- Location: LCFF_X20_Y17_N29
\ctrb|rg_ula|ramb|conteudo_ram[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[2][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[2][3]~regout\);

-- Location: LCFF_X22_Y16_N13
\ctrb|rg_ula|ramb|conteudo_ram[8][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[8][3]~regout\);

-- Location: LCFF_X14_Y15_N7
\ctrb|rg_ula|ramb|conteudo_ram[56][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[56][3]~regout\);

-- Location: LCFF_X19_Y14_N31
\ctrb|rg_ula|ramb|conteudo_ram[50][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[50][3]~regout\);

-- Location: LCFF_X20_Y18_N25
\ctrb|rg_ula|ramb|conteudo_ram[23][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[23][3]~regout\);

-- Location: LCFF_X18_Y6_N25
\ctrb|rg_ula|ramb|conteudo_ram[39][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[39][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[39][3]~regout\);

-- Location: LCFF_X21_Y18_N5
\ctrb|rg_ula|ramb|conteudo_ram[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[7][3]~regout\);

-- Location: LCCOMB_X21_Y18_N4
\ctrb|rg_ula|entr1[3]~337\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~337_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[39][3]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|ramb|conteudo_ram[7][3]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[39][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[7][3]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[3]~337_combout\);

-- Location: LCFF_X16_Y18_N3
\ctrb|rg_ula|ramb|conteudo_ram[55][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[55][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[55][3]~regout\);

-- Location: LCCOMB_X20_Y18_N24
\ctrb|rg_ula|entr1[3]~338\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~338_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[3]~337_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[55][3]~regout\)) # (!\ctrb|rg_ula|entr1[3]~337_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[23][3]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[3]~337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[55][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[23][3]~regout\,
	datad => \ctrb|rg_ula|entr1[3]~337_combout\,
	combout => \ctrb|rg_ula|entr1[3]~338_combout\);

-- Location: LCFF_X15_Y10_N5
\ctrb|rg_ula|ramb|conteudo_ram[45][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[45][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[45][3]~regout\);

-- Location: LCFF_X15_Y15_N19
\ctrb|rg_ula|ramb|conteudo_ram[29][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[29][3]~regout\);

-- Location: LCFF_X14_Y10_N23
\ctrb|rg_ula|ramb|conteudo_ram[47][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[47][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[47][3]~regout\);

-- Location: LCFF_X15_Y17_N27
\ctrb|rg_ula|ramb|conteudo_ram[63][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[63][3]~regout\);

-- Location: LCFF_X32_Y10_N17
\ctrb|rg_ula|ramb|conteudo_ram[102][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[102][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[102][4]~regout\);

-- Location: LCFF_X31_Y11_N31
\ctrb|rg_ula|ramb|conteudo_ram[92][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[92][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[92][4]~regout\);

-- Location: LCFF_X32_Y15_N15
\ctrb|rg_ula|ramb|conteudo_ram[76][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[76][4]~regout\);

-- Location: LCFF_X29_Y10_N3
\ctrb|rg_ula|ramb|conteudo_ram[118][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[118][4]~regout\);

-- Location: LCFF_X27_Y8_N21
\ctrb|rg_ula|ramb|conteudo_ram[124][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[124][4]~regout\);

-- Location: LCFF_X31_Y10_N25
\ctrb|rg_ula|ramb|conteudo_ram[89][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[89][4]~regout\);

-- Location: LCFF_X27_Y18_N21
\ctrb|rg_ula|ramb|conteudo_ram[91][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[91][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[91][4]~regout\);

-- Location: LCFF_X24_Y7_N31
\ctrb|rg_ula|ramb|conteudo_ram[99][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[99][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[99][4]~regout\);

-- Location: LCFF_X30_Y7_N27
\ctrb|rg_ula|ramb|conteudo_ram[107][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[107][4]~regout\);

-- Location: LCFF_X26_Y9_N31
\ctrb|rg_ula|ramb|conteudo_ram[67][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[67][4]~regout\);

-- Location: LCFF_X29_Y9_N3
\ctrb|rg_ula|ramb|conteudo_ram[121][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[121][4]~regout\);

-- Location: LCFF_X26_Y6_N3
\ctrb|rg_ula|ramb|conteudo_ram[123][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[123][4]~regout\);

-- Location: LCFF_X24_Y12_N25
\ctrb|rg_ula|ramb|conteudo_ram[82][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[82][4]~regout\);

-- Location: LCFF_X27_Y14_N19
\ctrb|rg_ula|ramb|conteudo_ram[88][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[88][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[88][4]~regout\);

-- Location: LCFF_X26_Y14_N5
\ctrb|rg_ula|ramb|conteudo_ram[80][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[80][4]~regout\);

-- Location: LCCOMB_X26_Y14_N4
\ctrb|rg_ula|entr1[4]~371\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~371_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[88][4]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[80][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[88][4]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[80][4]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[4]~371_combout\);

-- Location: LCFF_X27_Y18_N11
\ctrb|rg_ula|ramb|conteudo_ram[90][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[90][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[90][4]~regout\);

-- Location: LCCOMB_X24_Y14_N6
\ctrb|rg_ula|entr1[4]~372\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~372_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[4]~371_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[90][4]~regout\)) # (!\ctrb|rg_ula|entr1[4]~371_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[82][4]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[4]~371_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[90][4]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[82][4]~regout\,
	datad => \ctrb|rg_ula|entr1[4]~371_combout\,
	combout => \ctrb|rg_ula|entr1[4]~372_combout\);

-- Location: LCFF_X26_Y11_N13
\ctrb|rg_ula|ramb|conteudo_ram[104][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[104][4]~regout\);

-- Location: LCFF_X29_Y12_N25
\ctrb|rg_ula|ramb|conteudo_ram[72][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[72][4]~regout\);

-- Location: LCFF_X27_Y13_N11
\ctrb|rg_ula|ramb|conteudo_ram[66][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[66][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[66][4]~regout\);

-- Location: LCFF_X30_Y10_N15
\ctrb|rg_ula|ramb|conteudo_ram[120][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[120][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[120][4]~regout\);

-- Location: LCFF_X25_Y7_N27
\ctrb|rg_ula|ramb|conteudo_ram[122][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[122][4]~regout\);

-- Location: LCFF_X31_Y16_N3
\ctrb|rg_ula|ramb|conteudo_ram[109][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[109][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[109][4]~regout\);

-- Location: LCFF_X30_Y15_N5
\ctrb|rg_ula|ramb|conteudo_ram[93][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[93][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[93][4]~regout\);

-- Location: LCFF_X30_Y13_N23
\ctrb|rg_ula|ramb|conteudo_ram[77][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[77][4]~regout\);

-- Location: LCCOMB_X30_Y13_N22
\ctrb|rg_ula|entr1[4]~382\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~382_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[93][4]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[77][4]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[93][4]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[77][4]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[4]~382_combout\);

-- Location: LCFF_X29_Y15_N17
\ctrb|rg_ula|ramb|conteudo_ram[125][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[125][4]~regout\);

-- Location: LCCOMB_X29_Y15_N16
\ctrb|rg_ula|entr1[4]~383\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~383_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[4]~382_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[125][4]~regout\))) # (!\ctrb|rg_ula|entr1[4]~382_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[109][4]~regout\)))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[4]~382_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[109][4]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[125][4]~regout\,
	datad => \ctrb|rg_ula|entr1[4]~382_combout\,
	combout => \ctrb|rg_ula|entr1[4]~383_combout\);

-- Location: LCFF_X33_Y12_N3
\ctrb|rg_ula|ramb|conteudo_ram[103][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[103][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[103][4]~regout\);

-- Location: LCFF_X33_Y12_N29
\ctrb|rg_ula|ramb|conteudo_ram[101][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[101][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[101][4]~regout\);

-- Location: LCFF_X27_Y7_N3
\ctrb|rg_ula|ramb|conteudo_ram[85][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[85][4]~regout\);

-- Location: LCFF_X23_Y20_N7
\ctrb|rg_ula|ramb|conteudo_ram[25][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[25][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[25][4]~regout\);

-- Location: LCFF_X16_Y7_N23
\ctrb|rg_ula|ramb|conteudo_ram[28][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[28][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[28][4]~regout\);

-- Location: LCFF_X13_Y10_N9
\ctrb|rg_ula|ramb|conteudo_ram[22][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[22][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[22][4]~regout\);

-- Location: LCFF_X14_Y17_N1
\ctrb|rg_ula|ramb|conteudo_ram[19][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[19][4]~regout\);

-- Location: LCFF_X22_Y17_N11
\ctrb|rg_ula|ramb|conteudo_ram[20][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[20][4]~regout\);

-- Location: LCFF_X25_Y17_N25
\ctrb|rg_ula|ramb|conteudo_ram[21][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[21][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[21][4]~regout\);

-- Location: LCFF_X13_Y10_N3
\ctrb|rg_ula|ramb|conteudo_ram[30][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[30][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[30][4]~regout\);

-- Location: LCFF_X22_Y8_N11
\ctrb|rg_ula|ramb|conteudo_ram[27][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[27][4]~regout\);

-- Location: LCFF_X14_Y13_N31
\ctrb|rg_ula|ramb|conteudo_ram[26][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[26][4]~regout\);

-- Location: LCCOMB_X14_Y13_N30
\ctrb|rg_ula|entr1[4]~400\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~400_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[27][4]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[26][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[27][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[26][4]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[4]~400_combout\);

-- Location: LCFF_X14_Y13_N9
\ctrb|rg_ula|ramb|conteudo_ram[31][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[31][4]~regout\);

-- Location: LCCOMB_X14_Y13_N8
\ctrb|rg_ula|entr1[4]~401\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~401_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[4]~400_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[31][4]~regout\))) # (!\ctrb|rg_ula|entr1[4]~400_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[30][4]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[4]~400_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[30][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[31][4]~regout\,
	datad => \ctrb|rg_ula|entr1[4]~400_combout\,
	combout => \ctrb|rg_ula|entr1[4]~401_combout\);

-- Location: LCFF_X13_Y12_N9
\ctrb|rg_ula|ramb|conteudo_ram[38][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[38][4]~regout\);

-- Location: LCFF_X22_Y20_N13
\ctrb|rg_ula|ramb|conteudo_ram[37][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[37][4]~regout\);

-- Location: LCFF_X16_Y16_N25
\ctrb|rg_ula|ramb|conteudo_ram[36][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[36][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[36][4]~regout\);

-- Location: LCCOMB_X13_Y12_N2
\ctrb|rg_ula|entr1[4]~403\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~403_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[37][4]~regout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[36][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[36][4]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[37][4]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(1),
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[4]~403_combout\);

-- Location: LCFF_X20_Y16_N5
\ctrb|rg_ula|ramb|conteudo_ram[39][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[39][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[39][4]~regout\);

-- Location: LCCOMB_X13_Y12_N8
\ctrb|rg_ula|entr1[4]~404\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~404_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[4]~403_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[39][4]~regout\)) # (!\ctrb|rg_ula|entr1[4]~403_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[38][4]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[4]~403_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[39][4]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[38][4]~regout\,
	datad => \ctrb|rg_ula|entr1[4]~403_combout\,
	combout => \ctrb|rg_ula|entr1[4]~404_combout\);

-- Location: LCFF_X22_Y19_N5
\ctrb|rg_ula|ramb|conteudo_ram[41][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[41][4]~regout\);

-- Location: LCFF_X21_Y15_N7
\ctrb|rg_ula|ramb|conteudo_ram[42][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[42][4]~regout\);

-- Location: LCFF_X22_Y12_N9
\ctrb|rg_ula|ramb|conteudo_ram[34][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[34][4]~regout\);

-- Location: LCFF_X15_Y8_N5
\ctrb|rg_ula|ramb|conteudo_ram[45][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[45][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[45][4]~regout\);

-- Location: LCFF_X14_Y10_N13
\ctrb|rg_ula|ramb|conteudo_ram[47][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[47][4]~regout\);

-- Location: LCFF_X20_Y17_N31
\ctrb|rg_ula|ramb|conteudo_ram[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[7][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[7][4]~regout\);

-- Location: LCFF_X23_Y19_N31
\ctrb|rg_ula|ramb|conteudo_ram[9][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[9][4]~regout\);

-- Location: LCFF_X23_Y18_N23
\ctrb|rg_ula|ramb|conteudo_ram[12][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[12][4]~regout\);

-- Location: LCFF_X23_Y16_N15
\ctrb|rg_ula|ramb|conteudo_ram[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[4][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[4][4]~regout\);

-- Location: LCFF_X24_Y17_N7
\ctrb|rg_ula|ramb|conteudo_ram[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[1][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[1][4]~regout\);

-- Location: LCFF_X13_Y11_N9
\ctrb|rg_ula|ramb|conteudo_ram[14][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[14][4]~regout\);

-- Location: LCFF_X15_Y16_N11
\ctrb|rg_ula|ramb|conteudo_ram[11][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[11][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[11][4]~regout\);

-- Location: LCFF_X13_Y13_N19
\ctrb|rg_ula|ramb|conteudo_ram[10][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[10][4]~regout\);

-- Location: LCCOMB_X13_Y13_N18
\ctrb|rg_ula|entr1[4]~420\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~420_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[11][4]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[10][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[11][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[10][4]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[4]~420_combout\);

-- Location: LCFF_X13_Y13_N9
\ctrb|rg_ula|ramb|conteudo_ram[15][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[15][4]~regout\);

-- Location: LCCOMB_X13_Y13_N8
\ctrb|rg_ula|entr1[4]~421\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~421_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[4]~420_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[15][4]~regout\))) # (!\ctrb|rg_ula|entr1[4]~420_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[14][4]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[4]~420_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[14][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[15][4]~regout\,
	datad => \ctrb|rg_ula|entr1[4]~420_combout\,
	combout => \ctrb|rg_ula|entr1[4]~421_combout\);

-- Location: LCFF_X26_Y18_N25
\ctrb|rg_ula|ramb|conteudo_ram[53][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[53][4]~regout\);

-- Location: LCFF_X24_Y19_N27
\ctrb|rg_ula|ramb|conteudo_ram[57][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[57][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[57][4]~regout\);

-- Location: LCFF_X25_Y16_N29
\ctrb|rg_ula|ramb|conteudo_ram[49][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[49][4]~regout\);

-- Location: LCCOMB_X25_Y16_N28
\ctrb|rg_ula|entr1[4]~424\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~424_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[57][4]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[49][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[57][4]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[49][4]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[4]~424_combout\);

-- Location: LCFF_X15_Y18_N25
\ctrb|rg_ula|ramb|conteudo_ram[61][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[61][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[61][4]~regout\);

-- Location: LCCOMB_X26_Y18_N24
\ctrb|rg_ula|entr1[4]~425\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~425_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[4]~424_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[61][4]~regout\)) # (!\ctrb|rg_ula|entr1[4]~424_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[53][4]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[4]~424_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[61][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[53][4]~regout\,
	datad => \ctrb|rg_ula|entr1[4]~424_combout\,
	combout => \ctrb|rg_ula|entr1[4]~425_combout\);

-- Location: LCFF_X18_Y17_N19
\ctrb|rg_ula|ramb|conteudo_ram[58][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[58][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[58][4]~regout\);

-- Location: LCFF_X14_Y14_N1
\ctrb|rg_ula|ramb|conteudo_ram[54][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[54][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[54][4]~regout\);

-- Location: LCFF_X22_Y15_N23
\ctrb|rg_ula|ramb|conteudo_ram[50][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[50][4]~regout\);

-- Location: LCCOMB_X22_Y15_N22
\ctrb|rg_ula|entr1[4]~426\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~426_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[54][4]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[50][4]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[54][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[50][4]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[4]~426_combout\);

-- Location: LCFF_X24_Y18_N21
\ctrb|rg_ula|ramb|conteudo_ram[62][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[62][4]~regout\);

-- Location: LCCOMB_X24_Y18_N20
\ctrb|rg_ula|entr1[4]~427\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~427_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[4]~426_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[62][4]~regout\))) # (!\ctrb|rg_ula|entr1[4]~426_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[58][4]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[4]~426_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[58][4]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[62][4]~regout\,
	datad => \ctrb|rg_ula|entr1[4]~426_combout\,
	combout => \ctrb|rg_ula|entr1[4]~427_combout\);

-- Location: LCFF_X14_Y15_N29
\ctrb|rg_ula|ramb|conteudo_ram[56][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[56][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[56][4]~regout\);

-- Location: LCFF_X23_Y14_N19
\ctrb|rg_ula|ramb|conteudo_ram[52][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[52][4]~regout\);

-- Location: LCFF_X23_Y14_N5
\ctrb|rg_ula|ramb|conteudo_ram[48][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[48][4]~regout\);

-- Location: LCCOMB_X23_Y14_N4
\ctrb|rg_ula|entr1[4]~428\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~428_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[52][4]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[48][4]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[52][4]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[48][4]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[4]~428_combout\);

-- Location: LCFF_X22_Y18_N5
\ctrb|rg_ula|ramb|conteudo_ram[60][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[60][4]~regout\);

-- Location: LCCOMB_X21_Y18_N10
\ctrb|rg_ula|entr1[4]~429\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~429_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[4]~428_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[60][4]~regout\)) # (!\ctrb|rg_ula|entr1[4]~428_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[56][4]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[4]~428_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[60][4]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[56][4]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(3),
	datad => \ctrb|rg_ula|entr1[4]~428_combout\,
	combout => \ctrb|rg_ula|entr1[4]~429_combout\);

-- Location: LCCOMB_X21_Y18_N24
\ctrb|rg_ula|entr1[4]~430\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~430_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|regb|data_out1\(0)) # (\ctrb|rg_ula|entr1[4]~427_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|entr1[4]~429_combout\ & 
-- (!\ctrb|rg_ula|regb|data_out1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[4]~429_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|regb|data_out1\(0),
	datad => \ctrb|rg_ula|entr1[4]~427_combout\,
	combout => \ctrb|rg_ula|entr1[4]~430_combout\);

-- Location: LCFF_X16_Y18_N13
\ctrb|rg_ula|ramb|conteudo_ram[55][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[55][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[55][4]~regout\);

-- Location: LCFF_X20_Y20_N23
\ctrb|rg_ula|ramb|conteudo_ram[59][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[59][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[59][4]~regout\);

-- Location: LCFF_X13_Y15_N5
\ctrb|rg_ula|ramb|conteudo_ram[51][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[51][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[51][4]~regout\);

-- Location: LCCOMB_X19_Y18_N28
\ctrb|rg_ula|entr1[4]~431\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~431_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[59][4]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[51][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[59][4]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[51][4]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[4]~431_combout\);

-- Location: LCFF_X15_Y17_N5
\ctrb|rg_ula|ramb|conteudo_ram[63][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[63][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[63][4]~regout\);

-- Location: LCCOMB_X19_Y18_N30
\ctrb|rg_ula|entr1[4]~432\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~432_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[4]~431_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[63][4]~regout\))) # (!\ctrb|rg_ula|entr1[4]~431_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[55][4]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[4]~431_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[55][4]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[63][4]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(2),
	datad => \ctrb|rg_ula|entr1[4]~431_combout\,
	combout => \ctrb|rg_ula|entr1[4]~432_combout\);

-- Location: LCCOMB_X20_Y18_N10
\ctrb|rg_ula|entr1[4]~433\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~433_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[4]~430_combout\ & ((\ctrb|rg_ula|entr1[4]~432_combout\))) # (!\ctrb|rg_ula|entr1[4]~430_combout\ & (\ctrb|rg_ula|entr1[4]~425_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[4]~430_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|entr1[4]~425_combout\,
	datac => \ctrb|rg_ula|entr1[4]~432_combout\,
	datad => \ctrb|rg_ula|entr1[4]~430_combout\,
	combout => \ctrb|rg_ula|entr1[4]~433_combout\);

-- Location: LCCOMB_X20_Y7_N20
\ctrb|rg_ula|entr1[4]~435\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~435_combout\ = (\ctrb|rg_ula|entr1[0]~85_combout\ & ((\ctrb|rg_ula|entr1[11]~86_combout\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a11\)) # (!\ctrb|rg_ula|entr1[11]~86_combout\ & 
-- ((\ctrb|rg_ula|regb|data_out1\(4)))))) # (!\ctrb|rg_ula|entr1[0]~85_combout\ & (((!\ctrb|rg_ula|entr1[11]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a11\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|entr1[0]~85_combout\,
	datad => \ctrb|rg_ula|entr1[11]~86_combout\,
	combout => \ctrb|rg_ula|entr1[4]~435_combout\);

-- Location: LCFF_X24_Y11_N21
\ctrb|rg_ula|ramb|conteudo_ram[106][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[106][5]~regout\);

-- Location: LCFF_X25_Y11_N13
\ctrb|rg_ula|ramb|conteudo_ram[105][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[105][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[105][5]~regout\);

-- Location: LCFF_X31_Y13_N13
\ctrb|rg_ula|ramb|conteudo_ram[104][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[104][5]~regout\);

-- Location: LCCOMB_X31_Y13_N12
\ctrb|rg_ula|entr1[5]~438\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~438_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[105][5]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[104][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[105][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[104][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[5]~438_combout\);

-- Location: LCFF_X30_Y7_N13
\ctrb|rg_ula|ramb|conteudo_ram[107][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[107][5]~regout\);

-- Location: LCCOMB_X24_Y11_N20
\ctrb|rg_ula|entr1[5]~439\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~439_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[5]~438_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[107][5]~regout\)) # (!\ctrb|rg_ula|entr1[5]~438_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[106][5]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[5]~438_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[107][5]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[106][5]~regout\,
	datad => \ctrb|rg_ula|entr1[5]~438_combout\,
	combout => \ctrb|rg_ula|entr1[5]~439_combout\);

-- Location: LCFF_X32_Y13_N27
\ctrb|rg_ula|ramb|conteudo_ram[101][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[101][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[101][5]~regout\);

-- Location: LCFF_X32_Y10_N15
\ctrb|rg_ula|ramb|conteudo_ram[102][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[102][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[102][5]~regout\);

-- Location: LCFF_X30_Y18_N9
\ctrb|rg_ula|ramb|conteudo_ram[109][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[109][5]~regout\);

-- Location: LCFF_X26_Y17_N19
\ctrb|rg_ula|ramb|conteudo_ram[110][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[110][5]~regout\);

-- Location: LCFF_X24_Y9_N27
\ctrb|rg_ula|ramb|conteudo_ram[83][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[83][5]~regout\);

-- Location: LCFF_X25_Y12_N7
\ctrb|rg_ula|ramb|conteudo_ram[86][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[86][5]~regout\);

-- Location: LCFF_X27_Y10_N1
\ctrb|rg_ula|ramb|conteudo_ram[81][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[81][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[81][5]~regout\);

-- Location: LCFF_X25_Y8_N1
\ctrb|rg_ula|ramb|conteudo_ram[94][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[94][5]~regout\);

-- Location: LCFF_X24_Y16_N13
\ctrb|rg_ula|ramb|conteudo_ram[90][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[90][5]~regout\);

-- Location: LCCOMB_X24_Y16_N12
\ctrb|rg_ula|entr1[5]~455\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~455_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[94][5]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[90][5]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[94][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[90][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[5]~455_combout\);

-- Location: LCFF_X23_Y9_N7
\ctrb|rg_ula|ramb|conteudo_ram[73][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[73][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[73][5]~regout\);

-- Location: LCFF_X25_Y13_N15
\ctrb|rg_ula|ramb|conteudo_ram[70][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[70][5]~regout\);

-- Location: LCFF_X24_Y15_N31
\ctrb|rg_ula|ramb|conteudo_ram[71][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[71][5]~regout\);

-- Location: LCFF_X26_Y9_N27
\ctrb|rg_ula|ramb|conteudo_ram[65][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[65][5]~regout\);

-- Location: LCFF_X25_Y9_N15
\ctrb|rg_ula|ramb|conteudo_ram[75][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[75][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[75][5]~regout\);

-- Location: LCFF_X29_Y10_N25
\ctrb|rg_ula|ramb|conteudo_ram[118][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[118][5]~regout\);

-- Location: LCFF_X25_Y7_N17
\ctrb|rg_ula|ramb|conteudo_ram[122][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[122][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[122][5]~regout\);

-- Location: LCFF_X27_Y8_N27
\ctrb|rg_ula|ramb|conteudo_ram[124][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[124][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[124][5]~regout\);

-- Location: LCFF_X13_Y16_N1
\ctrb|rg_ula|ramb|conteudo_ram[38][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[38][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[38][5]~regout\);

-- Location: LCFF_X19_Y14_N5
\ctrb|rg_ula|ramb|conteudo_ram[35][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[35][5]~regout\);

-- Location: LCFF_X18_Y14_N11
\ctrb|rg_ula|ramb|conteudo_ram[19][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[19][5]~regout\);

-- Location: LCFF_X18_Y14_N17
\ctrb|rg_ula|ramb|conteudo_ram[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[3][5]~regout\);

-- Location: LCCOMB_X18_Y14_N16
\ctrb|rg_ula|entr1[5]~482\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~482_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[19][5]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[3][5]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[19][5]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[3][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[5]~482_combout\);

-- Location: LCFF_X15_Y15_N17
\ctrb|rg_ula|ramb|conteudo_ram[51][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[51][5]~regout\);

-- Location: LCCOMB_X19_Y14_N4
\ctrb|rg_ula|entr1[5]~483\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~483_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[5]~482_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[51][5]~regout\)) # (!\ctrb|rg_ula|entr1[5]~482_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[35][5]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[5]~482_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[51][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[35][5]~regout\,
	datad => \ctrb|rg_ula|entr1[5]~482_combout\,
	combout => \ctrb|rg_ula|entr1[5]~483_combout\);

-- Location: LCFF_X22_Y12_N3
\ctrb|rg_ula|ramb|conteudo_ram[34][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[34][5]~regout\);

-- Location: LCFF_X21_Y17_N29
\ctrb|rg_ula|ramb|conteudo_ram[18][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[18][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[18][5]~regout\);

-- Location: LCFF_X20_Y17_N9
\ctrb|rg_ula|ramb|conteudo_ram[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[2][5]~regout\);

-- Location: LCCOMB_X20_Y17_N8
\ctrb|rg_ula|entr1[5]~484\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~484_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[18][5]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[2][5]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[18][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[2][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[5]~484_combout\);

-- Location: LCFF_X19_Y14_N19
\ctrb|rg_ula|ramb|conteudo_ram[50][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[50][5]~regout\);

-- Location: LCCOMB_X19_Y14_N18
\ctrb|rg_ula|entr1[5]~485\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~485_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[5]~484_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[50][5]~regout\)) # (!\ctrb|rg_ula|entr1[5]~484_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[34][5]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|entr1[5]~484_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|entr1[5]~484_combout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[50][5]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[34][5]~regout\,
	combout => \ctrb|rg_ula|entr1[5]~485_combout\);

-- Location: LCCOMB_X19_Y14_N20
\ctrb|rg_ula|entr1[5]~486\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~486_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2)) # ((\ctrb|rg_ula|entr1[5]~483_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (!\ctrb|rg_ula|regb|data_out1\(2) & 
-- ((\ctrb|rg_ula|entr1[5]~485_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[5]~483_combout\,
	datad => \ctrb|rg_ula|entr1[5]~485_combout\,
	combout => \ctrb|rg_ula|entr1[5]~486_combout\);

-- Location: LCFF_X20_Y18_N9
\ctrb|rg_ula|ramb|conteudo_ram[23][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[23][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[23][5]~regout\);

-- Location: LCFF_X20_Y16_N11
\ctrb|rg_ula|ramb|conteudo_ram[39][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[39][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[39][5]~regout\);

-- Location: LCFF_X16_Y7_N5
\ctrb|rg_ula|ramb|conteudo_ram[28][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[28][5]~regout\);

-- Location: LCFF_X16_Y9_N31
\ctrb|rg_ula|ramb|conteudo_ram[44][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[44][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[44][5]~regout\);

-- Location: LCFF_X16_Y11_N29
\ctrb|rg_ula|ramb|conteudo_ram[24][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[24][5]~regout\);

-- Location: LCFF_X22_Y16_N17
\ctrb|rg_ula|ramb|conteudo_ram[8][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[8][5]~regout\);

-- Location: LCCOMB_X22_Y16_N16
\ctrb|rg_ula|entr1[5]~494\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~494_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[24][5]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[8][5]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[24][5]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[8][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[5]~494_combout\);

-- Location: LCFF_X15_Y15_N27
\ctrb|rg_ula|ramb|conteudo_ram[29][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[29][5]~regout\);

-- Location: LCFF_X15_Y8_N23
\ctrb|rg_ula|ramb|conteudo_ram[45][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[45][5]~regout\);

-- Location: LCFF_X21_Y19_N23
\ctrb|rg_ula|ramb|conteudo_ram[33][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[33][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[33][5]~regout\);

-- Location: LCFF_X25_Y16_N19
\ctrb|rg_ula|ramb|conteudo_ram[17][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[17][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[17][5]~regout\);

-- Location: LCFF_X24_Y17_N21
\ctrb|rg_ula|ramb|conteudo_ram[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[1][5]~regout\);

-- Location: LCCOMB_X24_Y17_N20
\ctrb|rg_ula|entr1[5]~500\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~500_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[17][5]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[1][5]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[17][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[1][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[5]~500_combout\);

-- Location: LCFF_X24_Y14_N25
\ctrb|rg_ula|ramb|conteudo_ram[49][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[49][5]~regout\);

-- Location: LCCOMB_X24_Y14_N24
\ctrb|rg_ula|entr1[5]~501\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~501_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[5]~500_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[49][5]~regout\))) # (!\ctrb|rg_ula|entr1[5]~500_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[33][5]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[5]~500_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[33][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[49][5]~regout\,
	datad => \ctrb|rg_ula|entr1[5]~500_combout\,
	combout => \ctrb|rg_ula|entr1[5]~501_combout\);

-- Location: LCFF_X22_Y11_N31
\ctrb|rg_ula|ramb|conteudo_ram[32][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[32][5]~regout\);

-- Location: LCFF_X21_Y17_N3
\ctrb|rg_ula|ramb|conteudo_ram[16][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[16][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[16][5]~regout\);

-- Location: LCFF_X25_Y17_N7
\ctrb|rg_ula|ramb|conteudo_ram[21][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[21][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[21][5]~regout\);

-- Location: LCFF_X22_Y20_N7
\ctrb|rg_ula|ramb|conteudo_ram[37][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[37][5]~regout\);

-- Location: LCFF_X14_Y10_N15
\ctrb|rg_ula|ramb|conteudo_ram[47][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[47][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[47][5]~regout\);

-- Location: LCFF_X22_Y8_N29
\ctrb|rg_ula|ramb|conteudo_ram[27][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[27][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[27][5]~regout\);

-- Location: LCFF_X13_Y10_N7
\ctrb|rg_ula|ramb|conteudo_ram[30][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[30][5]~regout\);

-- Location: LCFF_X15_Y16_N13
\ctrb|rg_ula|ramb|conteudo_ram[11][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[11][5]~regout\);

-- Location: LCFF_X16_Y17_N15
\ctrb|rg_ula|ramb|conteudo_ram[59][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[59][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[59][5]~regout\);

-- Location: LCFF_X24_Y18_N27
\ctrb|rg_ula|ramb|conteudo_ram[62][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[62][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[62][5]~regout\);

-- Location: LCFF_X15_Y9_N29
\ctrb|rg_ula|ramb|conteudo_ram[42][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[42][6]~regout\);

-- Location: LCFF_X19_Y19_N27
\ctrb|rg_ula|ramb|conteudo_ram[41][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[41][6]~regout\);

-- Location: LCFF_X19_Y16_N13
\ctrb|rg_ula|ramb|conteudo_ram[40][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[40][6]~regout\);

-- Location: LCCOMB_X19_Y16_N12
\ctrb|rg_ula|ramb|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~0_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[41][6]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[40][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[41][6]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[40][6]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|ramb|Mux9~0_combout\);

-- Location: LCFF_X16_Y14_N9
\ctrb|rg_ula|ramb|conteudo_ram[43][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[43][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[43][6]~regout\);

-- Location: LCCOMB_X16_Y8_N2
\ctrb|rg_ula|ramb|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~1_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|Mux9~0_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[43][6]~regout\))) # (!\ctrb|rg_ula|ramb|Mux9~0_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[42][6]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[42][6]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[43][6]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(1),
	datad => \ctrb|rg_ula|ramb|Mux9~0_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~1_combout\);

-- Location: LCFF_X22_Y20_N29
\ctrb|rg_ula|ramb|conteudo_ram[37][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[37][6]~regout\);

-- Location: LCFF_X13_Y16_N27
\ctrb|rg_ula|ramb|conteudo_ram[38][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[38][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[38][6]~regout\);

-- Location: LCFF_X19_Y19_N1
\ctrb|rg_ula|ramb|conteudo_ram[36][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[36][6]~regout\);

-- Location: LCCOMB_X19_Y19_N0
\ctrb|rg_ula|ramb|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~2_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[38][6]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[36][6]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[38][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[36][6]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|ramb|Mux9~2_combout\);

-- Location: LCFF_X22_Y20_N27
\ctrb|rg_ula|ramb|conteudo_ram[39][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[39][6]~regout\);

-- Location: LCCOMB_X22_Y20_N28
\ctrb|rg_ula|ramb|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~3_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|Mux9~2_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[39][6]~regout\)) # (!\ctrb|rg_ula|ramb|Mux9~2_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[37][6]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[39][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[37][6]~regout\,
	datad => \ctrb|rg_ula|ramb|Mux9~2_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~3_combout\);

-- Location: LCFF_X21_Y8_N21
\ctrb|rg_ula|ramb|conteudo_ram[34][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[34][6]~regout\);

-- Location: LCFF_X21_Y19_N17
\ctrb|rg_ula|ramb|conteudo_ram[33][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[33][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[33][6]~regout\);

-- Location: LCFF_X22_Y11_N17
\ctrb|rg_ula|ramb|conteudo_ram[32][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[32][6]~regout\);

-- Location: LCCOMB_X22_Y11_N16
\ctrb|rg_ula|ramb|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~4_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[33][6]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|conteudo_ram[32][6]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[33][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[32][6]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|ramb|Mux9~4_combout\);

-- Location: LCFF_X16_Y12_N29
\ctrb|rg_ula|ramb|conteudo_ram[35][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[35][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[35][6]~regout\);

-- Location: LCCOMB_X21_Y8_N20
\ctrb|rg_ula|ramb|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~5_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|Mux9~4_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[35][6]~regout\)) # (!\ctrb|rg_ula|ramb|Mux9~4_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[34][6]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[35][6]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[34][6]~regout\,
	datad => \ctrb|rg_ula|ramb|Mux9~4_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~5_combout\);

-- Location: LCCOMB_X21_Y8_N30
\ctrb|rg_ula|ramb|Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~6_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(3)) # ((\ctrb|rg_ula|ramb|Mux9~3_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (!\ctrb|rg_ula|regb|data_out1\(3) & 
-- (\ctrb|rg_ula|ramb|Mux9~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|Mux9~5_combout\,
	datad => \ctrb|rg_ula|ramb|Mux9~3_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~6_combout\);

-- Location: LCFF_X15_Y8_N25
\ctrb|rg_ula|ramb|conteudo_ram[45][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[45][6]~regout\);

-- Location: LCFF_X16_Y8_N1
\ctrb|rg_ula|ramb|conteudo_ram[46][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[46][6]~regout\);

-- Location: LCFF_X16_Y9_N17
\ctrb|rg_ula|ramb|conteudo_ram[44][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[44][6]~regout\);

-- Location: LCCOMB_X16_Y9_N16
\ctrb|rg_ula|ramb|Mux9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~7_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[46][6]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[44][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[46][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[44][6]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|ramb|Mux9~7_combout\);

-- Location: LCFF_X14_Y10_N5
\ctrb|rg_ula|ramb|conteudo_ram[47][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[47][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[47][6]~regout\);

-- Location: LCCOMB_X15_Y8_N24
\ctrb|rg_ula|ramb|Mux9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~8_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|Mux9~7_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[47][6]~regout\)) # (!\ctrb|rg_ula|ramb|Mux9~7_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[45][6]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[47][6]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[45][6]~regout\,
	datad => \ctrb|rg_ula|ramb|Mux9~7_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~8_combout\);

-- Location: LCCOMB_X21_Y8_N16
\ctrb|rg_ula|ramb|Mux9~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~9_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|Mux9~6_combout\ & ((\ctrb|rg_ula|ramb|Mux9~8_combout\))) # (!\ctrb|rg_ula|ramb|Mux9~6_combout\ & (\ctrb|rg_ula|ramb|Mux9~1_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Mux9~1_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|Mux9~8_combout\,
	datad => \ctrb|rg_ula|ramb|Mux9~6_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~9_combout\);

-- Location: LCFF_X13_Y10_N5
\ctrb|rg_ula|ramb|conteudo_ram[22][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[22][6]~regout\);

-- Location: LCFF_X16_Y7_N11
\ctrb|rg_ula|ramb|conteudo_ram[28][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[28][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[28][6]~regout\);

-- Location: LCFF_X21_Y10_N27
\ctrb|rg_ula|ramb|conteudo_ram[25][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[25][6]~regout\);

-- Location: LCFF_X25_Y16_N1
\ctrb|rg_ula|ramb|conteudo_ram[17][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[17][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[17][6]~regout\);

-- Location: LCFF_X22_Y19_N11
\ctrb|rg_ula|ramb|conteudo_ram[9][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[9][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[9][6]~regout\);

-- Location: LCFF_X21_Y18_N3
\ctrb|rg_ula|ramb|conteudo_ram[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[7][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[7][6]~regout\);

-- Location: LCFF_X24_Y17_N27
\ctrb|rg_ula|ramb|conteudo_ram[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[1][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[1][6]~regout\);

-- Location: LCFF_X15_Y16_N31
\ctrb|rg_ula|ramb|conteudo_ram[11][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[11][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[11][6]~regout\);

-- Location: LCFF_X13_Y11_N25
\ctrb|rg_ula|ramb|conteudo_ram[14][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[14][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[14][6]~regout\);

-- Location: LCFF_X15_Y11_N13
\ctrb|rg_ula|ramb|conteudo_ram[54][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[54][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[54][6]~regout\);

-- Location: LCFF_X15_Y18_N23
\ctrb|rg_ula|ramb|conteudo_ram[61][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[61][6]~regout\);

-- Location: LCFF_X20_Y20_N13
\ctrb|rg_ula|ramb|conteudo_ram[59][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[59][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[59][6]~regout\);

-- Location: LCFF_X16_Y18_N17
\ctrb|rg_ula|ramb|conteudo_ram[55][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[55][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[55][6]~regout\);

-- Location: LCFF_X24_Y6_N25
\ctrb|rg_ula|ramb|conteudo_ram[86][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[86][6]~regout\);

-- Location: LCFF_X32_Y10_N9
\ctrb|rg_ula|ramb|conteudo_ram[102][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[102][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[102][6]~regout\);

-- Location: LCFF_X23_Y6_N1
\ctrb|rg_ula|ramb|conteudo_ram[70][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[70][6]~regout\);

-- Location: LCCOMB_X23_Y6_N0
\ctrb|rg_ula|ramb|Mux9~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~42_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[102][6]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|ramb|conteudo_ram[70][6]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[102][6]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[70][6]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|ramb|Mux9~42_combout\);

-- Location: LCFF_X23_Y6_N3
\ctrb|rg_ula|ramb|conteudo_ram[118][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[118][6]~regout\);

-- Location: LCCOMB_X23_Y6_N2
\ctrb|rg_ula|ramb|Mux9~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~43_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|Mux9~42_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[118][6]~regout\))) # (!\ctrb|rg_ula|ramb|Mux9~42_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[86][6]~regout\)))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|Mux9~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[86][6]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[118][6]~regout\,
	datad => \ctrb|rg_ula|ramb|Mux9~42_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~43_combout\);

-- Location: LCFF_X24_Y7_N3
\ctrb|rg_ula|ramb|conteudo_ram[99][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[99][6]~regout\);

-- Location: LCFF_X24_Y9_N21
\ctrb|rg_ula|ramb|conteudo_ram[83][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[83][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[83][6]~regout\);

-- Location: LCFF_X24_Y7_N13
\ctrb|rg_ula|ramb|conteudo_ram[67][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[67][6]~regout\);

-- Location: LCCOMB_X24_Y7_N12
\ctrb|rg_ula|ramb|Mux9~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~44_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[83][6]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[67][6]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[83][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[67][6]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|ramb|Mux9~44_combout\);

-- Location: LCFF_X23_Y7_N15
\ctrb|rg_ula|ramb|conteudo_ram[115][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[115][6]~regout\);

-- Location: LCCOMB_X24_Y7_N2
\ctrb|rg_ula|ramb|Mux9~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~45_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|Mux9~44_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[115][6]~regout\)) # (!\ctrb|rg_ula|ramb|Mux9~44_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[99][6]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|ramb|Mux9~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[115][6]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[99][6]~regout\,
	datad => \ctrb|rg_ula|ramb|Mux9~44_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~45_combout\);

-- Location: LCFF_X24_Y8_N1
\ctrb|rg_ula|ramb|conteudo_ram[98][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[98][6]~regout\);

-- Location: LCFF_X18_Y12_N1
\ctrb|rg_ula|ramb|conteudo_ram[82][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[82][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[82][6]~regout\);

-- Location: LCFF_X18_Y12_N3
\ctrb|rg_ula|ramb|conteudo_ram[66][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[66][6]~regout\);

-- Location: LCCOMB_X18_Y12_N2
\ctrb|rg_ula|ramb|Mux9~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~46_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[82][6]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[66][6]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[82][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[66][6]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|ramb|Mux9~46_combout\);

-- Location: LCFF_X24_Y8_N27
\ctrb|rg_ula|ramb|conteudo_ram[114][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[114][6]~regout\);

-- Location: LCCOMB_X24_Y8_N0
\ctrb|rg_ula|ramb|Mux9~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~47_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|Mux9~46_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[114][6]~regout\)) # (!\ctrb|rg_ula|ramb|Mux9~46_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[98][6]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|ramb|Mux9~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[114][6]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[98][6]~regout\,
	datad => \ctrb|rg_ula|ramb|Mux9~46_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~47_combout\);

-- Location: LCCOMB_X24_Y8_N4
\ctrb|rg_ula|ramb|Mux9~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~48_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|regb|data_out1\(0))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|Mux9~45_combout\)) # (!\ctrb|rg_ula|regb|data_out1\(0) 
-- & ((\ctrb|rg_ula|ramb|Mux9~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|Mux9~45_combout\,
	datad => \ctrb|rg_ula|ramb|Mux9~47_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~48_combout\);

-- Location: LCFF_X34_Y13_N9
\ctrb|rg_ula|ramb|conteudo_ram[87][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[87][6]~regout\);

-- Location: LCFF_X33_Y12_N23
\ctrb|rg_ula|ramb|conteudo_ram[103][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[103][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[103][6]~regout\);

-- Location: LCFF_X34_Y13_N31
\ctrb|rg_ula|ramb|conteudo_ram[71][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[71][6]~regout\);

-- Location: LCCOMB_X34_Y13_N30
\ctrb|rg_ula|ramb|Mux9~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~49_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[103][6]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[71][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[103][6]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[71][6]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|ramb|Mux9~49_combout\);

-- Location: LCFF_X33_Y13_N17
\ctrb|rg_ula|ramb|conteudo_ram[119][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[119][6]~regout\);

-- Location: LCCOMB_X33_Y13_N16
\ctrb|rg_ula|ramb|Mux9~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~50_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|Mux9~49_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[119][6]~regout\))) # (!\ctrb|rg_ula|ramb|Mux9~49_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[87][6]~regout\)))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|Mux9~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[87][6]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[119][6]~regout\,
	datad => \ctrb|rg_ula|ramb|Mux9~49_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~50_combout\);

-- Location: LCCOMB_X24_Y8_N18
\ctrb|rg_ula|ramb|Mux9~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~51_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|Mux9~48_combout\ & (\ctrb|rg_ula|ramb|Mux9~50_combout\)) # (!\ctrb|rg_ula|ramb|Mux9~48_combout\ & ((\ctrb|rg_ula|ramb|Mux9~43_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|Mux9~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|Mux9~50_combout\,
	datac => \ctrb|rg_ula|ramb|Mux9~48_combout\,
	datad => \ctrb|rg_ula|ramb|Mux9~43_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~51_combout\);

-- Location: LCFF_X32_Y16_N25
\ctrb|rg_ula|ramb|conteudo_ram[89][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[89][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[89][6]~regout\);

-- Location: LCFF_X32_Y15_N25
\ctrb|rg_ula|ramb|conteudo_ram[76][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[76][6]~regout\);

-- Location: LCFF_X27_Y8_N25
\ctrb|rg_ula|ramb|conteudo_ram[124][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[124][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[124][6]~regout\);

-- Location: LCFF_X26_Y11_N15
\ctrb|rg_ula|ramb|conteudo_ram[104][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[104][6]~regout\);

-- Location: LCFF_X30_Y17_N17
\ctrb|rg_ula|ramb|conteudo_ram[88][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[88][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[88][6]~regout\);

-- Location: LCFF_X30_Y13_N31
\ctrb|rg_ula|ramb|conteudo_ram[77][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[77][6]~regout\);

-- Location: LCFF_X29_Y9_N21
\ctrb|rg_ula|ramb|conteudo_ram[113][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[113][6]~regout\);

-- Location: LCFF_X30_Y9_N27
\ctrb|rg_ula|ramb|conteudo_ram[100][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[100][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[100][6]~regout\);

-- Location: LCFF_X26_Y13_N23
\ctrb|rg_ula|ramb|conteudo_ram[96][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[96][6]~regout\);

-- Location: LCFF_X21_Y6_N3
\ctrb|rg_ula|ramb|conteudo_ram[64][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[64][6]~regout\);

-- Location: LCFF_X32_Y13_N11
\ctrb|rg_ula|ramb|conteudo_ram[101][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[101][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[101][6]~regout\);

-- Location: LCFF_X29_Y16_N17
\ctrb|rg_ula|ramb|conteudo_ram[117][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[117][6]~regout\);

-- Location: LCFF_X30_Y16_N17
\ctrb|rg_ula|ramb|conteudo_ram[110][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[110][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[110][6]~regout\);

-- Location: LCFF_X30_Y7_N11
\ctrb|rg_ula|ramb|conteudo_ram[107][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[107][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[107][6]~regout\);

-- Location: LCFF_X24_Y11_N13
\ctrb|rg_ula|ramb|conteudo_ram[106][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[106][6]~regout\);

-- Location: LCCOMB_X24_Y11_N12
\ctrb|rg_ula|ramb|Mux9~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~73_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[107][6]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|conteudo_ram[106][6]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[107][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[106][6]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|ramb|Mux9~73_combout\);

-- Location: LCFF_X27_Y17_N15
\ctrb|rg_ula|ramb|conteudo_ram[111][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[111][6]~regout\);

-- Location: LCCOMB_X27_Y11_N20
\ctrb|rg_ula|ramb|Mux9~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~74_combout\ = (\ctrb|rg_ula|ramb|Mux9~73_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[111][6]~regout\) # ((!\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|ramb|Mux9~73_combout\ & 
-- (((\ctrb|rg_ula|ramb|conteudo_ram[110][6]~regout\ & \ctrb|rg_ula|regb|data_out1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[111][6]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[110][6]~regout\,
	datac => \ctrb|rg_ula|ramb|Mux9~73_combout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|ramb|Mux9~74_combout\);

-- Location: LCFF_X29_Y14_N13
\ctrb|rg_ula|ramb|conteudo_ram[126][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[126][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[126][6]~regout\);

-- Location: LCFF_X19_Y8_N1
\ctrb|rg_ula|regb|reg2|registro[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|regb|reg2|registro[7]~feeder_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg2|registro\(7));

-- Location: LCFF_X19_Y9_N13
\ctrb|rg_ula|regb|reg5|registro[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[7]~32_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg5|registro\(7));

-- Location: LCFF_X19_Y9_N15
\ctrb|rg_ula|regb|reg3|registro[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ulab|saida[7]~32_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg3|registro\(7));

-- Location: LCFF_X16_Y7_N29
\ctrb|rg_ula|ramb|conteudo_ram[28][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[28][7]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[28][7]~regout\);

-- Location: LCFF_X22_Y19_N17
\ctrb|rg_ula|ramb|conteudo_ram[41][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[41][7]~regout\);

-- Location: LCFF_X23_Y19_N5
\ctrb|rg_ula|ramb|conteudo_ram[25][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[25][7]~regout\);

-- Location: LCFF_X15_Y10_N1
\ctrb|rg_ula|ramb|conteudo_ram[45][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[45][7]~regout\);

-- Location: LCFF_X13_Y15_N27
\ctrb|rg_ula|ramb|conteudo_ram[51][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[51][7]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[51][7]~regout\);

-- Location: LCFF_X12_Y10_N21
\ctrb|rg_ula|ramb|conteudo_ram[22][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[22][7]~regout\);

-- Location: LCFF_X13_Y16_N13
\ctrb|rg_ula|ramb|conteudo_ram[38][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[38][7]~regout\);

-- Location: LCFF_X21_Y13_N13
\ctrb|rg_ula|ramb|conteudo_ram[18][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[18][7]~regout\);

-- Location: LCFF_X20_Y15_N25
\ctrb|rg_ula|ramb|conteudo_ram[50][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[50][7]~regout\);

-- Location: LCFF_X21_Y13_N31
\ctrb|rg_ula|ramb|conteudo_ram[23][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[23][7]~regout\);

-- Location: LCFF_X15_Y20_N27
\ctrb|rg_ula|ramb|conteudo_ram[39][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[39][7]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[39][7]~regout\);

-- Location: LCFF_X21_Y19_N3
\ctrb|rg_ula|ramb|conteudo_ram[33][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[33][7]~regout\);

-- Location: LCFF_X25_Y16_N5
\ctrb|rg_ula|ramb|conteudo_ram[17][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[17][7]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[17][7]~regout\);

-- Location: LCFF_X23_Y16_N31
\ctrb|rg_ula|ramb|conteudo_ram[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[4][7]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[4][7]~regout\);

-- Location: LCFF_X14_Y10_N31
\ctrb|rg_ula|ramb|conteudo_ram[43][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[43][7]~regout\);

-- Location: LCFF_X21_Y12_N13
\ctrb|rg_ula|ramb|conteudo_ram[46][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[46][7]~regout\);

-- Location: LCFF_X21_Y12_N7
\ctrb|rg_ula|ramb|conteudo_ram[42][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[42][7]~regout\);

-- Location: LCCOMB_X21_Y12_N6
\ctrb|rg_ula|entr1[7]~560\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~560_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|ramb|conteudo_ram[46][7]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[42][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[46][7]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[42][7]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[7]~560_combout\);

-- Location: LCFF_X14_Y10_N29
\ctrb|rg_ula|ramb|conteudo_ram[47][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[47][7]~regout\);

-- Location: LCCOMB_X16_Y15_N28
\ctrb|rg_ula|entr1[7]~561\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~561_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[7]~560_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[47][7]~regout\))) # (!\ctrb|rg_ula|entr1[7]~560_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[43][7]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[7]~560_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[43][7]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[47][7]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(0),
	datad => \ctrb|rg_ula|entr1[7]~560_combout\,
	combout => \ctrb|rg_ula|entr1[7]~561_combout\);

-- Location: LCFF_X12_Y10_N7
\ctrb|rg_ula|ramb|conteudo_ram[30][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[30][7]~regout\);

-- Location: LCFF_X21_Y10_N25
\ctrb|rg_ula|ramb|conteudo_ram[27][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[27][7]~regout\);

-- Location: LCFF_X14_Y13_N29
\ctrb|rg_ula|ramb|conteudo_ram[26][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[26][7]~regout\);

-- Location: LCCOMB_X14_Y13_N28
\ctrb|rg_ula|entr1[7]~562\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~562_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[27][7]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[26][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[27][7]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[26][7]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[7]~562_combout\);

-- Location: LCFF_X14_Y13_N7
\ctrb|rg_ula|ramb|conteudo_ram[31][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[31][7]~regout\);

-- Location: LCCOMB_X14_Y13_N6
\ctrb|rg_ula|entr1[7]~563\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~563_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[7]~562_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[31][7]~regout\))) # (!\ctrb|rg_ula|entr1[7]~562_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[30][7]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[7]~562_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[30][7]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[31][7]~regout\,
	datad => \ctrb|rg_ula|entr1[7]~562_combout\,
	combout => \ctrb|rg_ula|entr1[7]~563_combout\);

-- Location: LCFF_X15_Y16_N9
\ctrb|rg_ula|ramb|conteudo_ram[11][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[11][7]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[11][7]~regout\);

-- Location: LCFF_X13_Y11_N19
\ctrb|rg_ula|ramb|conteudo_ram[14][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[14][7]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[14][7]~regout\);

-- Location: LCFF_X16_Y15_N7
\ctrb|rg_ula|ramb|conteudo_ram[10][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[10][7]~regout\);

-- Location: LCCOMB_X16_Y15_N6
\ctrb|rg_ula|entr1[7]~564\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~564_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[14][7]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[10][7]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[14][7]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[10][7]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[7]~564_combout\);

-- Location: LCFF_X14_Y11_N13
\ctrb|rg_ula|ramb|conteudo_ram[15][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[15][7]~regout\);

-- Location: LCCOMB_X16_Y15_N20
\ctrb|rg_ula|entr1[7]~565\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~565_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[7]~564_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[15][7]~regout\)) # (!\ctrb|rg_ula|entr1[7]~564_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[11][7]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[7]~564_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[15][7]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[11][7]~regout\,
	datad => \ctrb|rg_ula|entr1[7]~564_combout\,
	combout => \ctrb|rg_ula|entr1[7]~565_combout\);

-- Location: LCCOMB_X16_Y15_N14
\ctrb|rg_ula|entr1[7]~566\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~566_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5)) # ((\ctrb|rg_ula|entr1[7]~563_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (!\ctrb|rg_ula|regb|data_out1\(5) & 
-- (\ctrb|rg_ula|entr1[7]~565_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|entr1[7]~565_combout\,
	datad => \ctrb|rg_ula|entr1[7]~563_combout\,
	combout => \ctrb|rg_ula|entr1[7]~566_combout\);

-- Location: LCFF_X24_Y20_N17
\ctrb|rg_ula|ramb|conteudo_ram[62][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[62][7]~regout\);

-- Location: LCFF_X20_Y20_N29
\ctrb|rg_ula|ramb|conteudo_ram[59][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[59][7]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[59][7]~regout\);

-- Location: LCFF_X18_Y17_N23
\ctrb|rg_ula|ramb|conteudo_ram[58][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[58][7]~regout\);

-- Location: LCCOMB_X18_Y17_N22
\ctrb|rg_ula|entr1[7]~567\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~567_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|regb|data_out1\(0))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[59][7]~regout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[58][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[58][7]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[59][7]~regout\,
	combout => \ctrb|rg_ula|entr1[7]~567_combout\);

-- Location: LCFF_X15_Y17_N15
\ctrb|rg_ula|ramb|conteudo_ram[63][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[63][7]~regout\);

-- Location: LCCOMB_X24_Y20_N16
\ctrb|rg_ula|entr1[7]~568\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~568_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[7]~567_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[63][7]~regout\)) # (!\ctrb|rg_ula|entr1[7]~567_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[62][7]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[7]~567_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[63][7]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[62][7]~regout\,
	datad => \ctrb|rg_ula|entr1[7]~567_combout\,
	combout => \ctrb|rg_ula|entr1[7]~568_combout\);

-- Location: LCCOMB_X20_Y15_N12
\ctrb|rg_ula|entr1[7]~569\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~569_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[7]~566_combout\ & (\ctrb|rg_ula|entr1[7]~568_combout\)) # (!\ctrb|rg_ula|entr1[7]~566_combout\ & ((\ctrb|rg_ula|entr1[7]~561_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[7]~566_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|entr1[7]~568_combout\,
	datac => \ctrb|rg_ula|entr1[7]~561_combout\,
	datad => \ctrb|rg_ula|entr1[7]~566_combout\,
	combout => \ctrb|rg_ula|entr1[7]~569_combout\);

-- Location: LCCOMB_X18_Y9_N22
\ctrb|rg_ula|entr1[7]~571\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~571_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & ((\ctrb|rg_ula|regb|reg3|registro\(7)) # ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\)))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & (((\ctrb|rg_ula|regb|reg1|registro\(7) & !\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg3|registro\(7),
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\,
	datac => \ctrb|rg_ula|regb|reg1|registro\(7),
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\,
	combout => \ctrb|rg_ula|entr1[7]~571_combout\);

-- Location: LCCOMB_X18_Y9_N12
\ctrb|rg_ula|entr1[7]~572\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~572_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ & ((\ctrb|rg_ula|entr1[7]~571_combout\ & (\ctrb|rg_ula|regb|reg7|registro\(7))) # (!\ctrb|rg_ula|entr1[7]~571_combout\ & 
-- ((\ctrb|rg_ula|regb|reg5|registro\(7)))))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ & (((\ctrb|rg_ula|entr1[7]~571_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg7|registro\(7),
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\,
	datac => \ctrb|rg_ula|regb|reg5|registro\(7),
	datad => \ctrb|rg_ula|entr1[7]~571_combout\,
	combout => \ctrb|rg_ula|entr1[7]~572_combout\);

-- Location: LCCOMB_X19_Y13_N12
\ctrb|rg_ula|entr1[7]~573\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~573_combout\ = (\ctrb|rg_ula|regb|data_out1[5]~4_combout\ & ((\ctrb|rg_ula|entr1[7]~572_combout\) # ((!\ctrb|rg_ula|regb|data_out1[5]~3_combout\)))) # (!\ctrb|rg_ula|regb|data_out1[5]~4_combout\ & 
-- (((\ctrb|rg_ula|regb|reg4|registro\(7) & \ctrb|rg_ula|regb|data_out1[5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[7]~572_combout\,
	datab => \ctrb|rg_ula|regb|reg4|registro\(7),
	datac => \ctrb|rg_ula|regb|data_out1[5]~4_combout\,
	datad => \ctrb|rg_ula|regb|data_out1[5]~3_combout\,
	combout => \ctrb|rg_ula|entr1[7]~573_combout\);

-- Location: LCCOMB_X19_Y13_N10
\ctrb|rg_ula|entr1[7]~574\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~574_combout\ = (\ctrb|rg_ula|regb|data_out1[5]~0_combout\ & ((\ctrb|rg_ula|entr1[7]~573_combout\ & ((\ctrb|rg_ula|regb|reg6|registro\(7)))) # (!\ctrb|rg_ula|entr1[7]~573_combout\ & (\ctrb|rg_ula|regb|reg2|registro\(7))))) # 
-- (!\ctrb|rg_ula|regb|data_out1[5]~0_combout\ & (((\ctrb|rg_ula|entr1[7]~573_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1[5]~0_combout\,
	datab => \ctrb|rg_ula|regb|reg2|registro\(7),
	datac => \ctrb|rg_ula|regb|reg6|registro\(7),
	datad => \ctrb|rg_ula|entr1[7]~573_combout\,
	combout => \ctrb|rg_ula|entr1[7]~574_combout\);

-- Location: LCFF_X31_Y10_N9
\ctrb|rg_ula|ramb|conteudo_ram[89][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[89][7]~regout\);

-- Location: LCFF_X24_Y9_N31
\ctrb|rg_ula|ramb|conteudo_ram[83][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[83][7]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[83][7]~regout\);

-- Location: LCFF_X29_Y7_N13
\ctrb|rg_ula|ramb|conteudo_ram[99][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[99][7]~regout\);

-- Location: LCFF_X25_Y11_N7
\ctrb|rg_ula|ramb|conteudo_ram[105][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[105][7]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[105][7]~regout\);

-- Location: LCFF_X29_Y6_N13
\ctrb|rg_ula|ramb|conteudo_ram[115][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[115][7]~regout\);

-- Location: LCFF_X31_Y17_N27
\ctrb|rg_ula|ramb|conteudo_ram[108][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[108][7]~regout\);

-- Location: LCFF_X24_Y6_N3
\ctrb|rg_ula|ramb|conteudo_ram[86][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[86][7]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[86][7]~regout\);

-- Location: LCFF_X27_Y8_N17
\ctrb|rg_ula|ramb|conteudo_ram[124][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[124][7]~regout\);

-- Location: LCFF_X29_Y10_N29
\ctrb|rg_ula|ramb|conteudo_ram[118][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[118][7]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[118][7]~regout\);

-- Location: LCFF_X27_Y10_N9
\ctrb|rg_ula|ramb|conteudo_ram[116][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[116][7]~regout\);

-- Location: LCCOMB_X27_Y10_N8
\ctrb|rg_ula|entr1[7]~593\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~593_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[118][7]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[116][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[118][7]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[116][7]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[7]~593_combout\);

-- Location: LCFF_X26_Y12_N21
\ctrb|rg_ula|ramb|conteudo_ram[126][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[126][7]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[126][7]~regout\);

-- Location: LCCOMB_X27_Y8_N16
\ctrb|rg_ula|entr1[7]~594\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~594_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[7]~593_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[126][7]~regout\)) # (!\ctrb|rg_ula|entr1[7]~593_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[124][7]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[7]~593_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[126][7]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[124][7]~regout\,
	datad => \ctrb|rg_ula|entr1[7]~593_combout\,
	combout => \ctrb|rg_ula|entr1[7]~594_combout\);

-- Location: LCFF_X27_Y18_N9
\ctrb|rg_ula|ramb|conteudo_ram[90][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[90][7]~regout\);

-- Location: LCFF_X27_Y11_N23
\ctrb|rg_ula|ramb|conteudo_ram[98][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[98][7]~regout\);

-- Location: LCFF_X26_Y11_N3
\ctrb|rg_ula|ramb|conteudo_ram[104][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[104][7]~regout\);

-- Location: LCFF_X25_Y9_N19
\ctrb|rg_ula|ramb|conteudo_ram[74][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[74][7]~regout\);

-- Location: LCFF_X26_Y8_N5
\ctrb|rg_ula|ramb|conteudo_ram[114][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[114][7]~regout\);

-- Location: LCFF_X27_Y7_N11
\ctrb|rg_ula|ramb|conteudo_ram[85][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[85][7]~regout\);

-- Location: LCFF_X25_Y14_N1
\ctrb|rg_ula|ramb|conteudo_ram[95][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[95][7]~regout\);

-- Location: LCFF_X25_Y18_N21
\ctrb|rg_ula|ramb|conteudo_ram[111][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[111][7]~regout\);

-- Location: LCFF_X25_Y14_N11
\ctrb|rg_ula|ramb|conteudo_ram[79][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[79][7]~regout\);

-- Location: LCCOMB_X25_Y14_N10
\ctrb|rg_ula|entr1[7]~614\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~614_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[111][7]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[79][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[111][7]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[79][7]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[7]~614_combout\);

-- Location: LCFF_X31_Y14_N23
\ctrb|rg_ula|ramb|conteudo_ram[127][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[127][7]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[127][7]~regout\);

-- Location: LCCOMB_X25_Y14_N0
\ctrb|rg_ula|entr1[7]~615\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~615_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[7]~614_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[127][7]~regout\)) # (!\ctrb|rg_ula|entr1[7]~614_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[95][7]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[7]~614_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][7]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[95][7]~regout\,
	datad => \ctrb|rg_ula|entr1[7]~614_combout\,
	combout => \ctrb|rg_ula|entr1[7]~615_combout\);

-- Location: LCFF_X21_Y9_N5
\ctrb|rg_ula|regb|reg6|registro[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[8]~63_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg6|registro\(8));

-- Location: LCFF_X14_Y9_N1
\ctrb|rg_ula|regb|reg7|registro[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|regb|reg7|registro[8]~feeder_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg7|registro\(8));

-- Location: LCFF_X19_Y7_N17
\ctrb|rg_ula|regb|reg6|registro[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|regb|reg6|registro[15]~feeder_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg6|registro\(15));

-- Location: LCFF_X13_Y16_N23
\ctrb|rg_ula|ramb|conteudo_ram[38][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[38][15]~regout\);

-- Location: LCFF_X22_Y19_N15
\ctrb|rg_ula|ramb|conteudo_ram[41][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[41][15]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[41][15]~regout\);

-- Location: LCFF_X15_Y20_N17
\ctrb|rg_ula|ramb|conteudo_ram[37][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[37][15]~regout\);

-- Location: LCFF_X19_Y16_N21
\ctrb|rg_ula|ramb|conteudo_ram[40][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[40][15]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[40][15]~regout\);

-- Location: LCFF_X16_Y9_N27
\ctrb|rg_ula|ramb|conteudo_ram[44][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[44][15]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[44][15]~regout\);

-- Location: LCFF_X14_Y10_N27
\ctrb|rg_ula|ramb|conteudo_ram[47][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[47][15]~regout\);

-- Location: LCFF_X12_Y10_N1
\ctrb|rg_ula|ramb|conteudo_ram[22][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[22][15]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[22][15]~regout\);

-- Location: LCFF_X14_Y13_N21
\ctrb|rg_ula|ramb|conteudo_ram[26][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[26][15]~regout\);

-- Location: LCFF_X23_Y19_N23
\ctrb|rg_ula|ramb|conteudo_ram[25][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[25][15]~regout\);

-- Location: LCFF_X14_Y17_N25
\ctrb|rg_ula|ramb|conteudo_ram[19][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[19][15]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[19][15]~regout\);

-- Location: LCFF_X14_Y13_N15
\ctrb|rg_ula|ramb|conteudo_ram[31][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[31][15]~regout\);

-- Location: LCFF_X15_Y16_N19
\ctrb|rg_ula|ramb|conteudo_ram[6][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[6][15]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[6][15]~regout\);

-- Location: LCFF_X23_Y18_N7
\ctrb|rg_ula|ramb|conteudo_ram[12][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[12][15]~regout\);

-- Location: LCFF_X15_Y11_N19
\ctrb|rg_ula|ramb|conteudo_ram[54][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[54][15]~regout\);

-- Location: LCFF_X25_Y15_N11
\ctrb|rg_ula|ramb|conteudo_ram[53][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[53][15]~regout\);

-- Location: LCFF_X15_Y11_N29
\ctrb|rg_ula|ramb|conteudo_ram[52][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[52][15]~regout\);

-- Location: LCCOMB_X15_Y11_N28
\ctrb|rg_ula|entr1[15]~650\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~650_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[53][15]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[52][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[53][15]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[52][15]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[15]~650_combout\);

-- Location: LCFF_X16_Y18_N29
\ctrb|rg_ula|ramb|conteudo_ram[55][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[55][15]~regout\);

-- Location: LCCOMB_X15_Y11_N18
\ctrb|rg_ula|entr1[15]~651\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~651_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[15]~650_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[55][15]~regout\)) # (!\ctrb|rg_ula|entr1[15]~650_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[54][15]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[15]~650_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[55][15]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[54][15]~regout\,
	datad => \ctrb|rg_ula|entr1[15]~650_combout\,
	combout => \ctrb|rg_ula|entr1[15]~651_combout\);

-- Location: LCFF_X24_Y19_N7
\ctrb|rg_ula|ramb|conteudo_ram[57][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[57][15]~regout\);

-- Location: LCFF_X18_Y17_N5
\ctrb|rg_ula|ramb|conteudo_ram[58][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[58][15]~regout\);

-- Location: LCFF_X24_Y19_N29
\ctrb|rg_ula|ramb|conteudo_ram[56][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[56][15]~regout\);

-- Location: LCCOMB_X24_Y19_N28
\ctrb|rg_ula|entr1[15]~652\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~652_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[58][15]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[56][15]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[58][15]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[56][15]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[15]~652_combout\);

-- Location: LCFF_X20_Y20_N31
\ctrb|rg_ula|ramb|conteudo_ram[59][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[59][15]~regout\);

-- Location: LCCOMB_X24_Y19_N6
\ctrb|rg_ula|entr1[15]~653\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~653_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[15]~652_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[59][15]~regout\)) # (!\ctrb|rg_ula|entr1[15]~652_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[57][15]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[15]~652_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[59][15]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[57][15]~regout\,
	datad => \ctrb|rg_ula|entr1[15]~652_combout\,
	combout => \ctrb|rg_ula|entr1[15]~653_combout\);

-- Location: LCFF_X25_Y16_N27
\ctrb|rg_ula|ramb|conteudo_ram[49][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[49][15]~regout\);

-- Location: LCFF_X22_Y15_N17
\ctrb|rg_ula|ramb|conteudo_ram[50][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[50][15]~regout\);

-- Location: LCFF_X22_Y15_N31
\ctrb|rg_ula|ramb|conteudo_ram[48][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[48][15]~regout\);

-- Location: LCCOMB_X24_Y16_N14
\ctrb|rg_ula|entr1[15]~654\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~654_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[50][15]~regout\) # (\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[48][15]~regout\ & 
-- ((!\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[48][15]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[50][15]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(1),
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[15]~654_combout\);

-- Location: LCFF_X13_Y15_N9
\ctrb|rg_ula|ramb|conteudo_ram[51][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[51][15]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[51][15]~regout\);

-- Location: LCCOMB_X25_Y16_N26
\ctrb|rg_ula|entr1[15]~655\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~655_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[15]~654_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[51][15]~regout\)) # (!\ctrb|rg_ula|entr1[15]~654_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[49][15]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[15]~654_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[51][15]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[49][15]~regout\,
	datad => \ctrb|rg_ula|entr1[15]~654_combout\,
	combout => \ctrb|rg_ula|entr1[15]~655_combout\);

-- Location: LCCOMB_X24_Y10_N8
\ctrb|rg_ula|entr1[15]~656\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~656_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|regb|data_out1\(3))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|entr1[15]~653_combout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[15]~655_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|entr1[15]~653_combout\,
	datad => \ctrb|rg_ula|entr1[15]~655_combout\,
	combout => \ctrb|rg_ula|entr1[15]~656_combout\);

-- Location: LCFF_X24_Y18_N11
\ctrb|rg_ula|ramb|conteudo_ram[62][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[62][15]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[62][15]~regout\);

-- Location: LCFF_X15_Y18_N15
\ctrb|rg_ula|ramb|conteudo_ram[61][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[61][15]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[61][15]~regout\);

-- Location: LCFF_X14_Y18_N19
\ctrb|rg_ula|ramb|conteudo_ram[60][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[60][15]~regout\);

-- Location: LCCOMB_X14_Y18_N18
\ctrb|rg_ula|entr1[15]~657\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~657_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[61][15]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|conteudo_ram[60][15]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[61][15]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[60][15]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[15]~657_combout\);

-- Location: LCFF_X15_Y17_N29
\ctrb|rg_ula|ramb|conteudo_ram[63][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[63][15]~regout\);

-- Location: LCCOMB_X15_Y17_N28
\ctrb|rg_ula|entr1[15]~658\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~658_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[15]~657_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[63][15]~regout\))) # (!\ctrb|rg_ula|entr1[15]~657_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[62][15]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[15]~657_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[62][15]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[63][15]~regout\,
	datad => \ctrb|rg_ula|entr1[15]~657_combout\,
	combout => \ctrb|rg_ula|entr1[15]~658_combout\);

-- Location: LCCOMB_X23_Y10_N18
\ctrb|rg_ula|entr1[15]~659\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~659_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[15]~656_combout\ & ((\ctrb|rg_ula|entr1[15]~658_combout\))) # (!\ctrb|rg_ula|entr1[15]~656_combout\ & (\ctrb|rg_ula|entr1[15]~651_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[15]~656_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[15]~651_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[15]~656_combout\,
	datad => \ctrb|rg_ula|entr1[15]~658_combout\,
	combout => \ctrb|rg_ula|entr1[15]~659_combout\);

-- Location: LCCOMB_X18_Y11_N20
\ctrb|rg_ula|entr1[15]~661\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~661_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & (((\ctrb|rg_ula|regb|reg3|registro\(15)) # (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\)))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & (\ctrb|rg_ula|regb|reg1|registro\(15) & ((!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg1|registro\(15),
	datab => \ctrb|rg_ula|regb|reg3|registro\(15),
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\,
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\,
	combout => \ctrb|rg_ula|entr1[15]~661_combout\);

-- Location: LCFF_X20_Y6_N11
\ctrb|rg_ula|ramb|conteudo_ram[73][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[73][15]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[73][15]~regout\);

-- Location: LCFF_X30_Y15_N21
\ctrb|rg_ula|ramb|conteudo_ram[93][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[93][15]~regout\);

-- Location: LCFF_X25_Y8_N9
\ctrb|rg_ula|ramb|conteudo_ram[94][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[94][15]~regout\);

-- Location: LCFF_X27_Y14_N9
\ctrb|rg_ula|ramb|conteudo_ram[88][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[88][15]~regout\);

-- Location: LCFF_X26_Y7_N1
\ctrb|rg_ula|ramb|conteudo_ram[79][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[79][15]~regout\);

-- Location: LCFF_X27_Y18_N27
\ctrb|rg_ula|ramb|conteudo_ram[91][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[91][15]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[91][15]~regout\);

-- Location: LCFF_X26_Y7_N23
\ctrb|rg_ula|ramb|conteudo_ram[75][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[75][15]~regout\);

-- Location: LCCOMB_X26_Y7_N22
\ctrb|rg_ula|entr1[15]~673\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~673_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[91][15]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[75][15]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[91][15]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[75][15]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[15]~673_combout\);

-- Location: LCFF_X25_Y14_N31
\ctrb|rg_ula|ramb|conteudo_ram[95][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[95][15]~regout\);

-- Location: LCCOMB_X26_Y7_N0
\ctrb|rg_ula|entr1[15]~674\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~674_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[15]~673_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[95][15]~regout\))) # (!\ctrb|rg_ula|entr1[15]~673_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[79][15]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|entr1[15]~673_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|entr1[15]~673_combout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[79][15]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[95][15]~regout\,
	combout => \ctrb|rg_ula|entr1[15]~674_combout\);

-- Location: LCFF_X29_Y10_N15
\ctrb|rg_ula|ramb|conteudo_ram[118][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[118][15]~regout\);

-- Location: LCFF_X24_Y7_N15
\ctrb|rg_ula|ramb|conteudo_ram[99][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[99][15]~regout\);

-- Location: LCFF_X23_Y7_N29
\ctrb|rg_ula|ramb|conteudo_ram[115][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[115][15]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[115][15]~regout\);

-- Location: LCFF_X29_Y16_N13
\ctrb|rg_ula|ramb|conteudo_ram[117][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[117][15]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[117][15]~regout\);

-- Location: LCFF_X33_Y12_N27
\ctrb|rg_ula|ramb|conteudo_ram[103][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[103][15]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[103][15]~regout\);

-- Location: LCFF_X32_Y11_N1
\ctrb|rg_ula|ramb|conteudo_ram[101][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[101][15]~regout\);

-- Location: LCCOMB_X32_Y11_N0
\ctrb|rg_ula|entr1[15]~683\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~683_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[103][15]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[101][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[103][15]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[101][15]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[15]~683_combout\);

-- Location: LCFF_X32_Y11_N23
\ctrb|rg_ula|ramb|conteudo_ram[119][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[119][15]~regout\);

-- Location: LCCOMB_X32_Y11_N22
\ctrb|rg_ula|entr1[15]~684\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~684_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[15]~683_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[119][15]~regout\))) # (!\ctrb|rg_ula|entr1[15]~683_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[117][15]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[15]~683_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[117][15]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[119][15]~regout\,
	datad => \ctrb|rg_ula|entr1[15]~683_combout\,
	combout => \ctrb|rg_ula|entr1[15]~684_combout\);

-- Location: LCFF_X27_Y7_N9
\ctrb|rg_ula|ramb|conteudo_ram[85][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[85][15]~regout\);

-- Location: LCFF_X24_Y12_N21
\ctrb|rg_ula|ramb|conteudo_ram[82][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[82][15]~regout\);

-- Location: LCFF_X23_Y6_N29
\ctrb|rg_ula|ramb|conteudo_ram[70][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[70][15]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[70][15]~regout\);

-- Location: LCFF_X25_Y6_N21
\ctrb|rg_ula|ramb|conteudo_ram[66][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[66][15]~regout\);

-- Location: LCCOMB_X25_Y6_N20
\ctrb|rg_ula|entr1[15]~688\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~688_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|ramb|conteudo_ram[70][15]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[66][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[70][15]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[66][15]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[15]~688_combout\);

-- Location: LCFF_X24_Y6_N29
\ctrb|rg_ula|ramb|conteudo_ram[86][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[86][15]~regout\);

-- Location: LCCOMB_X24_Y6_N28
\ctrb|rg_ula|entr1[15]~689\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~689_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[15]~688_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[86][15]~regout\))) # (!\ctrb|rg_ula|entr1[15]~688_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[82][15]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[15]~688_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[82][15]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[86][15]~regout\,
	datad => \ctrb|rg_ula|entr1[15]~688_combout\,
	combout => \ctrb|rg_ula|entr1[15]~689_combout\);

-- Location: LCFF_X26_Y14_N31
\ctrb|rg_ula|ramb|conteudo_ram[80][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[80][15]~regout\);

-- Location: LCFF_X27_Y9_N5
\ctrb|rg_ula|ramb|conteudo_ram[68][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[68][15]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[68][15]~regout\);

-- Location: LCFF_X27_Y13_N19
\ctrb|rg_ula|ramb|conteudo_ram[64][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[64][15]~regout\);

-- Location: LCCOMB_X27_Y13_N18
\ctrb|rg_ula|entr1[15]~690\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~690_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|ramb|conteudo_ram[68][15]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[64][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[68][15]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[64][15]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[15]~690_combout\);

-- Location: LCFF_X26_Y13_N31
\ctrb|rg_ula|ramb|conteudo_ram[84][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[84][15]~regout\);

-- Location: LCCOMB_X26_Y13_N30
\ctrb|rg_ula|entr1[15]~691\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~691_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[15]~690_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[84][15]~regout\))) # (!\ctrb|rg_ula|entr1[15]~690_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[80][15]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[15]~690_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[80][15]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[84][15]~regout\,
	datad => \ctrb|rg_ula|entr1[15]~690_combout\,
	combout => \ctrb|rg_ula|entr1[15]~691_combout\);

-- Location: LCCOMB_X24_Y10_N20
\ctrb|rg_ula|entr1[15]~692\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~692_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(0)) # ((\ctrb|rg_ula|entr1[15]~689_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (!\ctrb|rg_ula|regb|data_out1\(0) & 
-- ((\ctrb|rg_ula|entr1[15]~691_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|entr1[15]~689_combout\,
	datad => \ctrb|rg_ula|entr1[15]~691_combout\,
	combout => \ctrb|rg_ula|entr1[15]~692_combout\);

-- Location: LCFF_X32_Y12_N3
\ctrb|rg_ula|ramb|conteudo_ram[87][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[87][15]~regout\);

-- Location: LCFF_X30_Y7_N1
\ctrb|rg_ula|ramb|conteudo_ram[107][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[107][15]~regout\);

-- Location: LCFF_X25_Y7_N19
\ctrb|rg_ula|ramb|conteudo_ram[122][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[122][15]~regout\);

-- Location: LCFF_X25_Y6_N11
\ctrb|rg_ula|ramb|conteudo_ram[106][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[106][15]~regout\);

-- Location: LCCOMB_X25_Y6_N10
\ctrb|rg_ula|entr1[15]~697\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~697_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[122][15]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[106][15]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[122][15]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[106][15]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[15]~697_combout\);

-- Location: LCFF_X26_Y6_N17
\ctrb|rg_ula|ramb|conteudo_ram[123][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[123][15]~regout\);

-- Location: LCCOMB_X25_Y6_N12
\ctrb|rg_ula|entr1[15]~698\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~698_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[15]~697_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[123][15]~regout\)) # (!\ctrb|rg_ula|entr1[15]~697_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[107][15]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[15]~697_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[123][15]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[107][15]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(0),
	datad => \ctrb|rg_ula|entr1[15]~697_combout\,
	combout => \ctrb|rg_ula|entr1[15]~698_combout\);

-- Location: LCFF_X31_Y16_N7
\ctrb|rg_ula|ramb|conteudo_ram[109][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[109][15]~regout\);

-- Location: LCFF_X27_Y8_N23
\ctrb|rg_ula|ramb|conteudo_ram[124][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[124][15]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[124][15]~regout\);

-- Location: LCFF_X30_Y16_N13
\ctrb|rg_ula|ramb|conteudo_ram[108][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[108][15]~regout\);

-- Location: LCCOMB_X31_Y16_N24
\ctrb|rg_ula|entr1[15]~699\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~699_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[124][15]~regout\) # (\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|ramb|conteudo_ram[108][15]~regout\ & 
-- ((!\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[108][15]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[124][15]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(4),
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[15]~699_combout\);

-- Location: LCFF_X30_Y8_N13
\ctrb|rg_ula|ramb|conteudo_ram[125][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[125][15]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[125][15]~regout\);

-- Location: LCCOMB_X31_Y16_N6
\ctrb|rg_ula|entr1[15]~700\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~700_combout\ = (\ctrb|rg_ula|entr1[15]~699_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[125][15]~regout\) # ((!\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|entr1[15]~699_combout\ & 
-- (((\ctrb|rg_ula|ramb|conteudo_ram[109][15]~regout\ & \ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[15]~699_combout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[125][15]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[109][15]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[15]~700_combout\);

-- Location: LCFF_X13_Y9_N21
\ctrb|rg_ula|ramb|conteudo_ram[105][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[105][15]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[105][15]~regout\);

-- Location: LCFF_X30_Y10_N5
\ctrb|rg_ula|ramb|conteudo_ram[120][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[120][15]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[120][15]~regout\);

-- Location: LCFF_X26_Y11_N29
\ctrb|rg_ula|ramb|conteudo_ram[104][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[104][15]~regout\);

-- Location: LCCOMB_X26_Y11_N28
\ctrb|rg_ula|entr1[15]~701\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~701_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[120][15]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[104][15]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[120][15]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[104][15]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[15]~701_combout\);

-- Location: LCFF_X29_Y11_N19
\ctrb|rg_ula|ramb|conteudo_ram[121][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[121][15]~regout\);

-- Location: LCCOMB_X29_Y11_N18
\ctrb|rg_ula|entr1[15]~702\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~702_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[15]~701_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[121][15]~regout\))) # (!\ctrb|rg_ula|entr1[15]~701_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[105][15]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[15]~701_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[105][15]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[121][15]~regout\,
	datad => \ctrb|rg_ula|entr1[15]~701_combout\,
	combout => \ctrb|rg_ula|entr1[15]~702_combout\);

-- Location: LCCOMB_X24_Y10_N30
\ctrb|rg_ula|entr1[15]~703\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~703_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|regb|data_out1\(2))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|entr1[15]~700_combout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[15]~702_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[15]~700_combout\,
	datad => \ctrb|rg_ula|entr1[15]~702_combout\,
	combout => \ctrb|rg_ula|entr1[15]~703_combout\);

-- Location: LCFF_X27_Y17_N17
\ctrb|rg_ula|ramb|conteudo_ram[111][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[111][15]~regout\);

-- Location: LCFF_X29_Y14_N19
\ctrb|rg_ula|ramb|conteudo_ram[126][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[126][15]~regout\);

-- Location: LCFF_X32_Y14_N23
\ctrb|rg_ula|ramb|conteudo_ram[110][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[110][15]~regout\);

-- Location: LCCOMB_X32_Y14_N22
\ctrb|rg_ula|entr1[15]~704\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~704_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[126][15]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[110][15]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[126][15]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[110][15]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[15]~704_combout\);

-- Location: LCFF_X32_Y14_N29
\ctrb|rg_ula|ramb|conteudo_ram[127][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[127][15]~regout\);

-- Location: LCCOMB_X32_Y14_N28
\ctrb|rg_ula|entr1[15]~705\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~705_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[15]~704_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[127][15]~regout\))) # (!\ctrb|rg_ula|entr1[15]~704_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[111][15]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[15]~704_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[111][15]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[127][15]~regout\,
	datad => \ctrb|rg_ula|entr1[15]~704_combout\,
	combout => \ctrb|rg_ula|entr1[15]~705_combout\);

-- Location: LCCOMB_X24_Y10_N16
\ctrb|rg_ula|entr1[15]~706\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~706_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[15]~703_combout\ & ((\ctrb|rg_ula|entr1[15]~705_combout\))) # (!\ctrb|rg_ula|entr1[15]~703_combout\ & (\ctrb|rg_ula|entr1[15]~698_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[15]~703_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|entr1[15]~698_combout\,
	datac => \ctrb|rg_ula|entr1[15]~705_combout\,
	datad => \ctrb|rg_ula|entr1[15]~703_combout\,
	combout => \ctrb|rg_ula|entr1[15]~706_combout\);

-- Location: LCFF_X22_Y11_N9
\ctrb|rg_ula|ramb|conteudo_ram[42][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[42][14]~regout\);

-- Location: LCFF_X18_Y15_N7
\ctrb|rg_ula|ramb|conteudo_ram[11][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[11][14]~regout\);

-- Location: LCFF_X16_Y14_N3
\ctrb|rg_ula|ramb|conteudo_ram[10][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[10][14]~regout\);

-- Location: LCCOMB_X16_Y14_N2
\ctrb|rg_ula|entr1[14]~709\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~709_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[11][14]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|conteudo_ram[10][14]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[11][14]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[10][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[14]~709_combout\);

-- Location: LCFF_X16_Y14_N29
\ctrb|rg_ula|ramb|conteudo_ram[43][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[43][14]~regout\);

-- Location: LCCOMB_X16_Y14_N28
\ctrb|rg_ula|entr1[14]~710\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~710_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[14]~709_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[43][14]~regout\))) # (!\ctrb|rg_ula|entr1[14]~709_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[42][14]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[14]~709_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[42][14]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[43][14]~regout\,
	datad => \ctrb|rg_ula|entr1[14]~709_combout\,
	combout => \ctrb|rg_ula|entr1[14]~710_combout\);

-- Location: LCFF_X14_Y9_N31
\ctrb|rg_ula|ramb|conteudo_ram[44][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[44][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[44][14]~regout\);

-- Location: LCFF_X15_Y13_N27
\ctrb|rg_ula|ramb|conteudo_ram[13][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[13][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[13][14]~regout\);

-- Location: LCFF_X18_Y18_N13
\ctrb|rg_ula|ramb|conteudo_ram[12][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[12][14]~regout\);

-- Location: LCCOMB_X19_Y17_N2
\ctrb|rg_ula|entr1[14]~711\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~711_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|conteudo_ram[13][14]~regout\) # (\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[12][14]~regout\ & 
-- ((!\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[12][14]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[13][14]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(0),
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[14]~711_combout\);

-- Location: LCFF_X15_Y10_N27
\ctrb|rg_ula|ramb|conteudo_ram[45][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[45][14]~regout\);

-- Location: LCCOMB_X18_Y16_N16
\ctrb|rg_ula|entr1[14]~712\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~712_combout\ = (\ctrb|rg_ula|entr1[14]~711_combout\ & (((\ctrb|rg_ula|ramb|conteudo_ram[45][14]~regout\) # (!\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|entr1[14]~711_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[44][14]~regout\ & ((\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[14]~711_combout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[44][14]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[45][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[14]~712_combout\);

-- Location: LCFF_X21_Y15_N5
\ctrb|rg_ula|ramb|conteudo_ram[40][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[40][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[40][14]~regout\);

-- Location: LCFF_X23_Y19_N3
\ctrb|rg_ula|ramb|conteudo_ram[9][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[9][14]~regout\);

-- Location: LCFF_X19_Y18_N13
\ctrb|rg_ula|ramb|conteudo_ram[8][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[8][14]~regout\);

-- Location: LCCOMB_X19_Y18_N12
\ctrb|rg_ula|entr1[14]~713\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~713_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[9][14]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[8][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[9][14]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[8][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[14]~713_combout\);

-- Location: LCFF_X19_Y18_N27
\ctrb|rg_ula|ramb|conteudo_ram[41][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[41][14]~regout\);

-- Location: LCCOMB_X19_Y18_N26
\ctrb|rg_ula|entr1[14]~714\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~714_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[14]~713_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[41][14]~regout\))) # (!\ctrb|rg_ula|entr1[14]~713_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[40][14]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[14]~713_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[40][14]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[41][14]~regout\,
	datad => \ctrb|rg_ula|entr1[14]~713_combout\,
	combout => \ctrb|rg_ula|entr1[14]~714_combout\);

-- Location: LCCOMB_X19_Y16_N14
\ctrb|rg_ula|entr1[14]~715\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~715_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|regb|data_out1\(2))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[14]~712_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|entr1[14]~714_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[14]~714_combout\,
	datad => \ctrb|rg_ula|entr1[14]~712_combout\,
	combout => \ctrb|rg_ula|entr1[14]~715_combout\);

-- Location: LCFF_X15_Y12_N17
\ctrb|rg_ula|ramb|conteudo_ram[46][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[46][14]~regout\);

-- Location: LCFF_X13_Y11_N13
\ctrb|rg_ula|ramb|conteudo_ram[15][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[15][14]~regout\);

-- Location: LCFF_X13_Y11_N15
\ctrb|rg_ula|ramb|conteudo_ram[14][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[14][14]~regout\);

-- Location: LCCOMB_X13_Y11_N14
\ctrb|rg_ula|entr1[14]~716\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~716_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[15][14]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|conteudo_ram[14][14]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[15][14]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[14][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[14]~716_combout\);

-- Location: LCFF_X14_Y10_N25
\ctrb|rg_ula|ramb|conteudo_ram[47][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[47][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[47][14]~regout\);

-- Location: LCCOMB_X13_Y11_N0
\ctrb|rg_ula|entr1[14]~717\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~717_combout\ = (\ctrb|rg_ula|entr1[14]~716_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[47][14]~regout\) # ((!\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|entr1[14]~716_combout\ & 
-- (((\ctrb|rg_ula|ramb|conteudo_ram[46][14]~regout\ & \ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[47][14]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[46][14]~regout\,
	datac => \ctrb|rg_ula|entr1[14]~716_combout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[14]~717_combout\);

-- Location: LCCOMB_X19_Y16_N24
\ctrb|rg_ula|entr1[14]~718\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~718_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[14]~715_combout\ & (\ctrb|rg_ula|entr1[14]~717_combout\)) # (!\ctrb|rg_ula|entr1[14]~715_combout\ & ((\ctrb|rg_ula|entr1[14]~710_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[14]~715_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|entr1[14]~717_combout\,
	datac => \ctrb|rg_ula|entr1[14]~715_combout\,
	datad => \ctrb|rg_ula|entr1[14]~710_combout\,
	combout => \ctrb|rg_ula|entr1[14]~718_combout\);

-- Location: LCFF_X12_Y10_N17
\ctrb|rg_ula|ramb|conteudo_ram[22][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[22][14]~regout\);

-- Location: LCFF_X23_Y12_N13
\ctrb|rg_ula|ramb|conteudo_ram[18][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[18][14]~regout\);

-- Location: LCCOMB_X23_Y12_N12
\ctrb|rg_ula|entr1[14]~719\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~719_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[22][14]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[18][14]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[22][14]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[18][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[14]~719_combout\);

-- Location: LCFF_X25_Y17_N17
\ctrb|rg_ula|ramb|conteudo_ram[21][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[21][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[21][14]~regout\);

-- Location: LCFF_X25_Y15_N15
\ctrb|rg_ula|ramb|conteudo_ram[53][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[53][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[53][14]~regout\);

-- Location: LCFF_X22_Y17_N21
\ctrb|rg_ula|ramb|conteudo_ram[20][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[20][14]~regout\);

-- Location: LCFF_X23_Y14_N17
\ctrb|rg_ula|ramb|conteudo_ram[52][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[52][14]~regout\);

-- Location: LCFF_X13_Y15_N15
\ctrb|rg_ula|ramb|conteudo_ram[51][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[51][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[51][14]~regout\);

-- Location: LCFF_X15_Y14_N17
\ctrb|rg_ula|ramb|conteudo_ram[23][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[23][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[23][14]~regout\);

-- Location: LCFF_X16_Y16_N1
\ctrb|rg_ula|ramb|conteudo_ram[36][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[36][14]~regout\);

-- Location: LCFF_X18_Y16_N15
\ctrb|rg_ula|ramb|conteudo_ram[6][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[6][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[6][14]~regout\);

-- Location: LCFF_X16_Y12_N5
\ctrb|rg_ula|ramb|conteudo_ram[35][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[35][14]~regout\);

-- Location: LCFF_X18_Y16_N13
\ctrb|rg_ula|ramb|conteudo_ram[2][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[2][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[2][14]~regout\);

-- Location: LCFF_X22_Y12_N13
\ctrb|rg_ula|ramb|conteudo_ram[0][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[0][14]~regout\);

-- Location: LCCOMB_X22_Y12_N12
\ctrb|rg_ula|entr1[14]~733\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~733_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[2][14]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[0][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[2][14]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[0][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[14]~733_combout\);

-- Location: LCFF_X21_Y18_N21
\ctrb|rg_ula|ramb|conteudo_ram[7][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[7][14]~regout\);

-- Location: LCFF_X15_Y7_N1
\ctrb|rg_ula|ramb|conteudo_ram[60][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[60][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[60][14]~regout\);

-- Location: LCFF_X12_Y10_N11
\ctrb|rg_ula|ramb|conteudo_ram[30][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[30][14]~regout\);

-- Location: LCFF_X24_Y19_N13
\ctrb|rg_ula|ramb|conteudo_ram[57][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[57][14]~regout\);

-- Location: LCFF_X22_Y14_N25
\ctrb|rg_ula|ramb|conteudo_ram[26][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[26][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[26][14]~regout\);

-- Location: LCFF_X16_Y11_N11
\ctrb|rg_ula|ramb|conteudo_ram[24][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[24][14]~regout\);

-- Location: LCCOMB_X16_Y11_N10
\ctrb|rg_ula|entr1[14]~744\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~744_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[26][14]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[24][14]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[26][14]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[24][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[14]~744_combout\);

-- Location: LCFF_X15_Y17_N9
\ctrb|rg_ula|ramb|conteudo_ram[63][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[63][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[63][14]~regout\);

-- Location: LCFF_X19_Y13_N15
\ctrb|rg_ula|regb|reg6|registro[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ulab|saida[14]~39_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg6|registro\(14));

-- Location: LCFF_X18_Y13_N15
\ctrb|rg_ula|regb|reg3|registro[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[14]~39_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg3|registro\(14));

-- Location: LCFF_X18_Y13_N5
\ctrb|rg_ula|regb|reg1|registro[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[14]~39_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg1|registro\(14));

-- Location: LCCOMB_X18_Y13_N4
\ctrb|rg_ula|entr1[14]~751\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~751_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ & ((\ctrb|rg_ula|regb|reg5|registro\(14)) # ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\)))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ & (((\ctrb|rg_ula|regb|reg1|registro\(14) & !\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg5|registro\(14),
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\,
	datac => \ctrb|rg_ula|regb|reg1|registro\(14),
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\,
	combout => \ctrb|rg_ula|entr1[14]~751_combout\);

-- Location: LCCOMB_X18_Y13_N14
\ctrb|rg_ula|entr1[14]~752\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~752_combout\ = (\ctrb|rg_ula|entr1[14]~751_combout\ & ((\ctrb|rg_ula|regb|reg7|registro\(14)) # ((!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\)))) # (!\ctrb|rg_ula|entr1[14]~751_combout\ & 
-- (((\ctrb|rg_ula|regb|reg3|registro\(14) & \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg7|registro\(14),
	datab => \ctrb|rg_ula|entr1[14]~751_combout\,
	datac => \ctrb|rg_ula|regb|reg3|registro\(14),
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\,
	combout => \ctrb|rg_ula|entr1[14]~752_combout\);

-- Location: LCCOMB_X18_Y13_N18
\ctrb|rg_ula|entr1[14]~753\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~753_combout\ = (\ctrb|rg_ula|regb|data_out1[5]~3_combout\ & ((\ctrb|rg_ula|regb|data_out1[5]~4_combout\ & (\ctrb|rg_ula|entr1[14]~752_combout\)) # (!\ctrb|rg_ula|regb|data_out1[5]~4_combout\ & 
-- ((\ctrb|rg_ula|regb|reg4|registro\(14)))))) # (!\ctrb|rg_ula|regb|data_out1[5]~3_combout\ & (\ctrb|rg_ula|regb|data_out1[5]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1[5]~3_combout\,
	datab => \ctrb|rg_ula|regb|data_out1[5]~4_combout\,
	datac => \ctrb|rg_ula|entr1[14]~752_combout\,
	datad => \ctrb|rg_ula|regb|reg4|registro\(14),
	combout => \ctrb|rg_ula|entr1[14]~753_combout\);

-- Location: LCCOMB_X19_Y8_N28
\ctrb|rg_ula|entr1[14]~754\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~754_combout\ = (\ctrb|rg_ula|regb|data_out1[5]~0_combout\ & ((\ctrb|rg_ula|entr1[14]~753_combout\ & (\ctrb|rg_ula|regb|reg6|registro\(14))) # (!\ctrb|rg_ula|entr1[14]~753_combout\ & ((\ctrb|rg_ula|regb|reg2|registro\(14)))))) # 
-- (!\ctrb|rg_ula|regb|data_out1[5]~0_combout\ & (((\ctrb|rg_ula|entr1[14]~753_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg6|registro\(14),
	datab => \ctrb|rg_ula|regb|data_out1[5]~0_combout\,
	datac => \ctrb|rg_ula|entr1[14]~753_combout\,
	datad => \ctrb|rg_ula|regb|reg2|registro\(14),
	combout => \ctrb|rg_ula|entr1[14]~754_combout\);

-- Location: LCCOMB_X19_Y8_N10
\ctrb|rg_ula|entr1[14]~755\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~755_combout\ = (\ctrb|rg_ula|entr1[11]~84_combout\ & (((\ctrb|rg_ula|entr1[11]~86_combout\)))) # (!\ctrb|rg_ula|entr1[11]~84_combout\ & ((\ctrb|rg_ula|entr1[11]~86_combout\ & (\ctrb|data_in[15]~0_combout\)) # 
-- (!\ctrb|rg_ula|entr1[11]~86_combout\ & ((\ctrb|rg_ula|entr1[14]~754_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|data_in[15]~0_combout\,
	datab => \ctrb|rg_ula|entr1[11]~84_combout\,
	datac => \ctrb|rg_ula|entr1[11]~86_combout\,
	datad => \ctrb|rg_ula|entr1[14]~754_combout\,
	combout => \ctrb|rg_ula|entr1[14]~755_combout\);

-- Location: LCFF_X31_Y11_N27
\ctrb|rg_ula|ramb|conteudo_ram[92][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[92][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[92][14]~regout\);

-- Location: LCFF_X25_Y7_N11
\ctrb|rg_ula|ramb|conteudo_ram[85][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[85][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[85][14]~regout\);

-- Location: LCFF_X26_Y13_N29
\ctrb|rg_ula|ramb|conteudo_ram[84][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[84][14]~regout\);

-- Location: LCCOMB_X26_Y13_N28
\ctrb|rg_ula|entr1[14]~758\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~758_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[85][14]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[84][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[85][14]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[84][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[14]~758_combout\);

-- Location: LCFF_X27_Y17_N27
\ctrb|rg_ula|ramb|conteudo_ram[93][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[93][14]~regout\);

-- Location: LCCOMB_X27_Y17_N26
\ctrb|rg_ula|entr1[14]~759\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~759_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[14]~758_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[93][14]~regout\))) # (!\ctrb|rg_ula|entr1[14]~758_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[92][14]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[14]~758_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[92][14]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[93][14]~regout\,
	datad => \ctrb|rg_ula|entr1[14]~758_combout\,
	combout => \ctrb|rg_ula|entr1[14]~759_combout\);

-- Location: LCFF_X27_Y10_N27
\ctrb|rg_ula|ramb|conteudo_ram[81][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[81][14]~regout\);

-- Location: LCFF_X31_Y10_N1
\ctrb|rg_ula|ramb|conteudo_ram[89][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[89][14]~regout\);

-- Location: LCFF_X25_Y8_N27
\ctrb|rg_ula|ramb|conteudo_ram[94][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[94][14]~regout\);

-- Location: LCFF_X32_Y12_N19
\ctrb|rg_ula|ramb|conteudo_ram[87][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[87][14]~regout\);

-- Location: LCFF_X32_Y10_N3
\ctrb|rg_ula|ramb|conteudo_ram[102][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[102][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[102][14]~regout\);

-- Location: LCFF_X24_Y7_N5
\ctrb|rg_ula|ramb|conteudo_ram[99][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[99][14]~regout\);

-- Location: LCFF_X30_Y7_N17
\ctrb|rg_ula|ramb|conteudo_ram[107][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[107][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[107][14]~regout\);

-- Location: LCFF_X31_Y16_N23
\ctrb|rg_ula|ramb|conteudo_ram[109][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[109][14]~regout\);

-- Location: LCFF_X32_Y13_N7
\ctrb|rg_ula|ramb|conteudo_ram[103][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[103][14]~regout\);

-- Location: LCFF_X32_Y13_N21
\ctrb|rg_ula|ramb|conteudo_ram[101][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[101][14]~regout\);

-- Location: LCCOMB_X32_Y13_N20
\ctrb|rg_ula|entr1[14]~773\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~773_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[103][14]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[101][14]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[103][14]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[101][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[14]~773_combout\);

-- Location: LCFF_X31_Y16_N13
\ctrb|rg_ula|ramb|conteudo_ram[111][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[111][14]~regout\);

-- Location: LCCOMB_X31_Y16_N12
\ctrb|rg_ula|entr1[14]~774\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~774_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[14]~773_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[111][14]~regout\))) # (!\ctrb|rg_ula|entr1[14]~773_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[109][14]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[14]~773_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[109][14]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[111][14]~regout\,
	datad => \ctrb|rg_ula|entr1[14]~773_combout\,
	combout => \ctrb|rg_ula|entr1[14]~774_combout\);

-- Location: LCFF_X23_Y9_N11
\ctrb|rg_ula|ramb|conteudo_ram[73][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[73][14]~regout\);

-- Location: LCFF_X25_Y10_N11
\ctrb|rg_ula|ramb|conteudo_ram[74][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[74][14]~regout\);

-- Location: LCFF_X23_Y6_N23
\ctrb|rg_ula|ramb|conteudo_ram[70][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[70][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[70][14]~regout\);

-- Location: LCFF_X25_Y10_N25
\ctrb|rg_ula|ramb|conteudo_ram[66][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[66][14]~regout\);

-- Location: LCCOMB_X25_Y10_N24
\ctrb|rg_ula|entr1[14]~778\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~778_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[70][14]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[66][14]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[70][14]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[66][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[14]~778_combout\);

-- Location: LCFF_X30_Y14_N31
\ctrb|rg_ula|ramb|conteudo_ram[78][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[78][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[78][14]~regout\);

-- Location: LCCOMB_X25_Y10_N10
\ctrb|rg_ula|entr1[14]~779\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~779_combout\ = (\ctrb|rg_ula|entr1[14]~778_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[78][14]~regout\) # ((!\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|entr1[14]~778_combout\ & 
-- (((\ctrb|rg_ula|ramb|conteudo_ram[74][14]~regout\ & \ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[14]~778_combout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[78][14]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[74][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[14]~779_combout\);

-- Location: LCFF_X27_Y9_N15
\ctrb|rg_ula|ramb|conteudo_ram[68][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[68][14]~regout\);

-- Location: LCFF_X25_Y15_N29
\ctrb|rg_ula|ramb|conteudo_ram[76][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[76][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[76][14]~regout\);

-- Location: LCFF_X25_Y9_N9
\ctrb|rg_ula|ramb|conteudo_ram[75][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[75][14]~regout\);

-- Location: LCFF_X24_Y15_N25
\ctrb|rg_ula|ramb|conteudo_ram[71][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[71][14]~regout\);

-- Location: LCFF_X30_Y12_N31
\ctrb|rg_ula|ramb|conteudo_ram[67][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[67][14]~regout\);

-- Location: LCCOMB_X25_Y9_N10
\ctrb|rg_ula|entr1[14]~783\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~783_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|ramb|conteudo_ram[71][14]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[67][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[71][14]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[67][14]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(3),
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[14]~783_combout\);

-- Location: LCFF_X26_Y7_N9
\ctrb|rg_ula|ramb|conteudo_ram[79][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[79][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[79][14]~regout\);

-- Location: LCCOMB_X25_Y9_N8
\ctrb|rg_ula|entr1[14]~784\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~784_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[14]~783_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[79][14]~regout\)) # (!\ctrb|rg_ula|entr1[14]~783_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[75][14]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[14]~783_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[79][14]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[75][14]~regout\,
	datad => \ctrb|rg_ula|entr1[14]~783_combout\,
	combout => \ctrb|rg_ula|entr1[14]~784_combout\);

-- Location: LCFF_X29_Y16_N23
\ctrb|rg_ula|ramb|conteudo_ram[117][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[117][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[117][14]~regout\);

-- Location: LCFF_X30_Y8_N11
\ctrb|rg_ula|ramb|conteudo_ram[125][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[125][14]~regout\);

-- Location: LCFF_X25_Y7_N21
\ctrb|rg_ula|ramb|conteudo_ram[122][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[122][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[122][14]~regout\);

-- Location: LCFF_X29_Y10_N27
\ctrb|rg_ula|ramb|conteudo_ram[118][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[118][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[118][14]~regout\);

-- Location: LCFF_X26_Y12_N27
\ctrb|rg_ula|ramb|conteudo_ram[114][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[114][14]~regout\);

-- Location: LCCOMB_X26_Y12_N26
\ctrb|rg_ula|entr1[14]~789\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~789_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[118][14]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[114][14]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[118][14]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[114][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[14]~789_combout\);

-- Location: LCFF_X26_Y12_N13
\ctrb|rg_ula|ramb|conteudo_ram[126][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[126][14]~regout\);

-- Location: LCCOMB_X26_Y12_N12
\ctrb|rg_ula|entr1[14]~790\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~790_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[14]~789_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[126][14]~regout\))) # (!\ctrb|rg_ula|entr1[14]~789_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[122][14]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[14]~789_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[122][14]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[126][14]~regout\,
	datad => \ctrb|rg_ula|entr1[14]~789_combout\,
	combout => \ctrb|rg_ula|entr1[14]~790_combout\);

-- Location: LCFF_X27_Y10_N21
\ctrb|rg_ula|ramb|conteudo_ram[116][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[116][14]~regout\);

-- Location: LCFF_X31_Y14_N9
\ctrb|rg_ula|ramb|conteudo_ram[119][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[119][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[119][14]~regout\);

-- Location: LCFF_X23_Y7_N21
\ctrb|rg_ula|ramb|conteudo_ram[115][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[115][14]~regout\);

-- Location: LCCOMB_X23_Y7_N20
\ctrb|rg_ula|entr1[14]~794\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~794_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|ramb|conteudo_ram[119][14]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[115][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[119][14]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[115][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[14]~794_combout\);

-- Location: LCFF_X21_Y17_N19
\ctrb|rg_ula|ramb|conteudo_ram[18][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[18][13]~regout\);

-- Location: LCFF_X15_Y14_N15
\ctrb|rg_ula|ramb|conteudo_ram[23][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[23][13]~regout\);

-- Location: LCFF_X20_Y16_N7
\ctrb|rg_ula|ramb|conteudo_ram[39][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[39][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[39][13]~regout\);

-- Location: LCFF_X16_Y18_N23
\ctrb|rg_ula|ramb|conteudo_ram[7][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[7][13]~regout\);

-- Location: LCCOMB_X16_Y18_N22
\ctrb|rg_ula|entr1[13]~806\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~806_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[39][13]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[7][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[39][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[7][13]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[13]~806_combout\);

-- Location: LCFF_X16_Y18_N5
\ctrb|rg_ula|ramb|conteudo_ram[55][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[55][13]~regout\);

-- Location: LCCOMB_X15_Y14_N14
\ctrb|rg_ula|entr1[13]~807\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~807_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[13]~806_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[55][13]~regout\)) # (!\ctrb|rg_ula|entr1[13]~806_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[23][13]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[13]~806_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[55][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[23][13]~regout\,
	datad => \ctrb|rg_ula|entr1[13]~806_combout\,
	combout => \ctrb|rg_ula|entr1[13]~807_combout\);

-- Location: LCFF_X16_Y9_N21
\ctrb|rg_ula|ramb|conteudo_ram[44][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[44][13]~regout\);

-- Location: LCFF_X16_Y7_N17
\ctrb|rg_ula|ramb|conteudo_ram[28][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[28][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[28][13]~regout\);

-- Location: LCFF_X15_Y10_N17
\ctrb|rg_ula|ramb|conteudo_ram[45][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[45][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[45][13]~regout\);

-- Location: LCFF_X21_Y19_N7
\ctrb|rg_ula|ramb|conteudo_ram[33][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[33][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[33][13]~regout\);

-- Location: LCFF_X25_Y16_N9
\ctrb|rg_ula|ramb|conteudo_ram[49][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[49][13]~regout\);

-- Location: LCFF_X22_Y17_N9
\ctrb|rg_ula|ramb|conteudo_ram[20][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[20][13]~regout\);

-- Location: LCFF_X21_Y16_N3
\ctrb|rg_ula|ramb|conteudo_ram[32][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[32][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[32][13]~regout\);

-- Location: LCFF_X23_Y14_N29
\ctrb|rg_ula|ramb|conteudo_ram[48][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[48][13]~regout\);

-- Location: LCFF_X25_Y17_N3
\ctrb|rg_ula|ramb|conteudo_ram[21][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[21][13]~regout\);

-- Location: LCFF_X16_Y8_N23
\ctrb|rg_ula|ramb|conteudo_ram[46][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[46][13]~regout\);

-- Location: LCFF_X13_Y10_N19
\ctrb|rg_ula|ramb|conteudo_ram[30][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[30][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[30][13]~regout\);

-- Location: LCFF_X16_Y19_N29
\ctrb|rg_ula|ramb|conteudo_ram[14][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[14][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[14][13]~regout\);

-- Location: LCCOMB_X16_Y8_N12
\ctrb|rg_ula|entr1[13]~830\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~830_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[30][13]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[14][13]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[30][13]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[14][13]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(4),
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[13]~830_combout\);

-- Location: LCFF_X24_Y18_N9
\ctrb|rg_ula|ramb|conteudo_ram[62][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[62][13]~regout\);

-- Location: LCCOMB_X16_Y8_N22
\ctrb|rg_ula|entr1[13]~831\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~831_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[13]~830_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[62][13]~regout\)) # (!\ctrb|rg_ula|entr1[13]~830_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[46][13]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[13]~830_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[62][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[46][13]~regout\,
	datad => \ctrb|rg_ula|entr1[13]~830_combout\,
	combout => \ctrb|rg_ula|entr1[13]~831_combout\);

-- Location: LCFF_X19_Y17_N17
\ctrb|rg_ula|ramb|conteudo_ram[27][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[27][13]~regout\);

-- Location: LCFF_X16_Y14_N19
\ctrb|rg_ula|ramb|conteudo_ram[43][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[43][13]~regout\);

-- Location: LCFF_X19_Y17_N11
\ctrb|rg_ula|ramb|conteudo_ram[11][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[11][13]~regout\);

-- Location: LCCOMB_X19_Y17_N10
\ctrb|rg_ula|entr1[13]~832\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~832_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[43][13]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[11][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[43][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[11][13]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[13]~832_combout\);

-- Location: LCFF_X20_Y20_N15
\ctrb|rg_ula|ramb|conteudo_ram[59][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[59][13]~regout\);

-- Location: LCCOMB_X19_Y17_N16
\ctrb|rg_ula|entr1[13]~833\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~833_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[13]~832_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[59][13]~regout\)) # (!\ctrb|rg_ula|entr1[13]~832_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[27][13]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[13]~832_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[59][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[27][13]~regout\,
	datad => \ctrb|rg_ula|entr1[13]~832_combout\,
	combout => \ctrb|rg_ula|entr1[13]~833_combout\);

-- Location: LCFF_X15_Y9_N9
\ctrb|rg_ula|ramb|conteudo_ram[42][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[42][13]~regout\);

-- Location: LCFF_X22_Y14_N31
\ctrb|rg_ula|ramb|conteudo_ram[26][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[26][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[26][13]~regout\);

-- Location: LCFF_X15_Y9_N23
\ctrb|rg_ula|ramb|conteudo_ram[10][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[10][13]~regout\);

-- Location: LCCOMB_X15_Y9_N22
\ctrb|rg_ula|entr1[13]~834\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~834_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[26][13]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[10][13]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[26][13]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[10][13]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[13]~834_combout\);

-- Location: LCFF_X18_Y17_N11
\ctrb|rg_ula|ramb|conteudo_ram[58][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[58][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[58][13]~regout\);

-- Location: LCCOMB_X15_Y9_N8
\ctrb|rg_ula|entr1[13]~835\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~835_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[13]~834_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[58][13]~regout\)) # (!\ctrb|rg_ula|entr1[13]~834_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[42][13]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[13]~834_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[58][13]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[42][13]~regout\,
	datad => \ctrb|rg_ula|entr1[13]~834_combout\,
	combout => \ctrb|rg_ula|entr1[13]~835_combout\);

-- Location: LCCOMB_X16_Y10_N16
\ctrb|rg_ula|entr1[13]~836\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~836_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|regb|data_out1\(0))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|entr1[13]~833_combout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[13]~835_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|entr1[13]~833_combout\,
	datad => \ctrb|rg_ula|entr1[13]~835_combout\,
	combout => \ctrb|rg_ula|entr1[13]~836_combout\);

-- Location: LCFF_X14_Y12_N17
\ctrb|rg_ula|ramb|conteudo_ram[31][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[31][13]~regout\);

-- Location: LCFF_X14_Y10_N11
\ctrb|rg_ula|ramb|conteudo_ram[47][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[47][13]~regout\);

-- Location: LCFF_X14_Y12_N23
\ctrb|rg_ula|ramb|conteudo_ram[15][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[15][13]~regout\);

-- Location: LCCOMB_X14_Y12_N22
\ctrb|rg_ula|entr1[13]~837\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~837_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[47][13]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[15][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[47][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[15][13]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[13]~837_combout\);

-- Location: LCFF_X15_Y17_N3
\ctrb|rg_ula|ramb|conteudo_ram[63][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[63][13]~regout\);

-- Location: LCCOMB_X14_Y12_N16
\ctrb|rg_ula|entr1[13]~838\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~838_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[13]~837_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[63][13]~regout\)) # (!\ctrb|rg_ula|entr1[13]~837_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[31][13]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[13]~837_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[63][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[31][13]~regout\,
	datad => \ctrb|rg_ula|entr1[13]~837_combout\,
	combout => \ctrb|rg_ula|entr1[13]~838_combout\);

-- Location: LCCOMB_X16_Y10_N6
\ctrb|rg_ula|entr1[13]~839\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~839_combout\ = (\ctrb|rg_ula|entr1[13]~836_combout\ & (((\ctrb|rg_ula|entr1[13]~838_combout\)) # (!\ctrb|rg_ula|regb|data_out1\(2)))) # (!\ctrb|rg_ula|entr1[13]~836_combout\ & (\ctrb|rg_ula|regb|data_out1\(2) & 
-- ((\ctrb|rg_ula|entr1[13]~831_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[13]~836_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[13]~838_combout\,
	datad => \ctrb|rg_ula|entr1[13]~831_combout\,
	combout => \ctrb|rg_ula|entr1[13]~839_combout\);

-- Location: LCFF_X19_Y7_N11
\ctrb|rg_ula|regb|reg6|registro[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|regb|reg6|registro[13]~feeder_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg6|registro\(13));

-- Location: LCFF_X33_Y10_N29
\ctrb|rg_ula|ramb|conteudo_ram[78][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[78][13]~regout\);

-- Location: LCFF_X32_Y10_N21
\ctrb|rg_ula|ramb|conteudo_ram[102][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[102][13]~regout\);

-- Location: LCFF_X25_Y13_N25
\ctrb|rg_ula|ramb|conteudo_ram[70][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[70][13]~regout\);

-- Location: LCCOMB_X25_Y13_N24
\ctrb|rg_ula|entr1[13]~846\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~846_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[102][13]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|ramb|conteudo_ram[70][13]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[102][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[70][13]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[13]~846_combout\);

-- Location: LCFF_X30_Y16_N15
\ctrb|rg_ula|ramb|conteudo_ram[110][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[110][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[110][13]~regout\);

-- Location: LCCOMB_X33_Y10_N28
\ctrb|rg_ula|entr1[13]~847\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~847_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[13]~846_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[110][13]~regout\)) # (!\ctrb|rg_ula|entr1[13]~846_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[78][13]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[13]~846_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[110][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[78][13]~regout\,
	datad => \ctrb|rg_ula|entr1[13]~846_combout\,
	combout => \ctrb|rg_ula|entr1[13]~847_combout\);

-- Location: LCFF_X31_Y11_N29
\ctrb|rg_ula|ramb|conteudo_ram[92][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[92][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[92][13]~regout\);

-- Location: LCFF_X27_Y10_N19
\ctrb|rg_ula|ramb|conteudo_ram[116][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[116][13]~regout\);

-- Location: LCFF_X25_Y8_N13
\ctrb|rg_ula|ramb|conteudo_ram[84][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[84][13]~regout\);

-- Location: LCCOMB_X25_Y8_N12
\ctrb|rg_ula|entr1[13]~848\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~848_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[116][13]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|ramb|conteudo_ram[84][13]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[116][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[84][13]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[13]~848_combout\);

-- Location: LCFF_X27_Y8_N13
\ctrb|rg_ula|ramb|conteudo_ram[124][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[124][13]~regout\);

-- Location: LCCOMB_X27_Y8_N12
\ctrb|rg_ula|entr1[13]~849\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~849_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[13]~848_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[124][13]~regout\))) # (!\ctrb|rg_ula|entr1[13]~848_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[92][13]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[13]~848_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[92][13]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[124][13]~regout\,
	datad => \ctrb|rg_ula|entr1[13]~848_combout\,
	combout => \ctrb|rg_ula|entr1[13]~849_combout\);

-- Location: LCFF_X25_Y15_N19
\ctrb|rg_ula|ramb|conteudo_ram[76][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[76][13]~regout\);

-- Location: LCFF_X31_Y13_N19
\ctrb|rg_ula|ramb|conteudo_ram[100][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[100][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[100][13]~regout\);

-- Location: LCFF_X25_Y13_N23
\ctrb|rg_ula|ramb|conteudo_ram[68][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[68][13]~regout\);

-- Location: LCCOMB_X25_Y13_N22
\ctrb|rg_ula|entr1[13]~850\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~850_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[100][13]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|ramb|conteudo_ram[68][13]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[100][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[68][13]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[13]~850_combout\);

-- Location: LCFF_X26_Y17_N13
\ctrb|rg_ula|ramb|conteudo_ram[108][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[108][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[108][13]~regout\);

-- Location: LCCOMB_X25_Y15_N18
\ctrb|rg_ula|entr1[13]~851\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~851_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[13]~850_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[108][13]~regout\)) # (!\ctrb|rg_ula|entr1[13]~850_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[76][13]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[13]~850_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[108][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[76][13]~regout\,
	datad => \ctrb|rg_ula|entr1[13]~850_combout\,
	combout => \ctrb|rg_ula|entr1[13]~851_combout\);

-- Location: LCCOMB_X25_Y10_N8
\ctrb|rg_ula|entr1[13]~852\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~852_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|regb|data_out1\(4))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[13]~849_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|entr1[13]~851_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|entr1[13]~851_combout\,
	datad => \ctrb|rg_ula|entr1[13]~849_combout\,
	combout => \ctrb|rg_ula|entr1[13]~852_combout\);

-- Location: LCFF_X25_Y8_N31
\ctrb|rg_ula|ramb|conteudo_ram[94][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[94][13]~regout\);

-- Location: LCFF_X29_Y10_N5
\ctrb|rg_ula|ramb|conteudo_ram[118][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[118][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[118][13]~regout\);

-- Location: LCFF_X25_Y12_N3
\ctrb|rg_ula|ramb|conteudo_ram[86][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[86][13]~regout\);

-- Location: LCCOMB_X25_Y12_N2
\ctrb|rg_ula|entr1[13]~853\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~853_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[118][13]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|ramb|conteudo_ram[86][13]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[118][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[86][13]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[13]~853_combout\);

-- Location: LCFF_X26_Y12_N7
\ctrb|rg_ula|ramb|conteudo_ram[126][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[126][13]~regout\);

-- Location: LCCOMB_X26_Y12_N6
\ctrb|rg_ula|entr1[13]~854\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~854_combout\ = (\ctrb|rg_ula|entr1[13]~853_combout\ & (((\ctrb|rg_ula|ramb|conteudo_ram[126][13]~regout\) # (!\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|entr1[13]~853_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[94][13]~regout\ & ((\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[13]~853_combout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[94][13]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[126][13]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[13]~854_combout\);

-- Location: LCCOMB_X25_Y10_N6
\ctrb|rg_ula|entr1[13]~855\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~855_combout\ = (\ctrb|rg_ula|entr1[13]~852_combout\ & (((\ctrb|rg_ula|entr1[13]~854_combout\) # (!\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|entr1[13]~852_combout\ & (\ctrb|rg_ula|entr1[13]~847_combout\ & 
-- (\ctrb|rg_ula|regb|data_out1\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[13]~847_combout\,
	datab => \ctrb|rg_ula|entr1[13]~852_combout\,
	datac => \ctrb|rg_ula|regb|data_out1\(1),
	datad => \ctrb|rg_ula|entr1[13]~854_combout\,
	combout => \ctrb|rg_ula|entr1[13]~855_combout\);

-- Location: LCFF_X24_Y7_N27
\ctrb|rg_ula|ramb|conteudo_ram[99][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[99][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[99][13]~regout\);

-- Location: LCFF_X25_Y11_N9
\ctrb|rg_ula|ramb|conteudo_ram[105][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[105][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[105][13]~regout\);

-- Location: LCFF_X22_Y9_N27
\ctrb|rg_ula|ramb|conteudo_ram[97][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[97][13]~regout\);

-- Location: LCCOMB_X22_Y9_N26
\ctrb|rg_ula|entr1[13]~856\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~856_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[105][13]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[97][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[105][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[97][13]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[13]~856_combout\);

-- Location: LCFF_X30_Y7_N19
\ctrb|rg_ula|ramb|conteudo_ram[107][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[107][13]~regout\);

-- Location: LCCOMB_X30_Y7_N18
\ctrb|rg_ula|entr1[13]~857\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~857_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[13]~856_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[107][13]~regout\))) # (!\ctrb|rg_ula|entr1[13]~856_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[99][13]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[13]~856_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[99][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[107][13]~regout\,
	datad => \ctrb|rg_ula|entr1[13]~856_combout\,
	combout => \ctrb|rg_ula|entr1[13]~857_combout\);

-- Location: LCFF_X31_Y10_N5
\ctrb|rg_ula|ramb|conteudo_ram[89][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[89][13]~regout\);

-- Location: LCFF_X27_Y18_N29
\ctrb|rg_ula|ramb|conteudo_ram[91][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[91][13]~regout\);

-- Location: LCFF_X23_Y9_N5
\ctrb|rg_ula|ramb|conteudo_ram[73][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[73][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[73][13]~regout\);

-- Location: LCFF_X31_Y9_N23
\ctrb|rg_ula|ramb|conteudo_ram[121][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[121][13]~regout\);

-- Location: LCFF_X24_Y12_N5
\ctrb|rg_ula|ramb|conteudo_ram[82][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[82][13]~regout\);

-- Location: LCFF_X29_Y8_N27
\ctrb|rg_ula|ramb|conteudo_ram[112][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[112][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[112][13]~regout\);

-- Location: LCFF_X23_Y13_N27
\ctrb|rg_ula|ramb|conteudo_ram[72][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[72][13]~regout\);

-- Location: LCFF_X26_Y14_N13
\ctrb|rg_ula|ramb|conteudo_ram[80][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[80][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[80][13]~regout\);

-- Location: LCFF_X23_Y13_N29
\ctrb|rg_ula|ramb|conteudo_ram[64][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[64][13]~regout\);

-- Location: LCCOMB_X23_Y13_N28
\ctrb|rg_ula|entr1[13]~870\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~870_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|ramb|conteudo_ram[80][13]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[64][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[80][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[64][13]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[13]~870_combout\);

-- Location: LCFF_X27_Y14_N31
\ctrb|rg_ula|ramb|conteudo_ram[88][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[88][13]~regout\);

-- Location: LCCOMB_X23_Y13_N26
\ctrb|rg_ula|entr1[13]~871\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~871_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[13]~870_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[88][13]~regout\)) # (!\ctrb|rg_ula|entr1[13]~870_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[72][13]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[13]~870_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[88][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[72][13]~regout\,
	datad => \ctrb|rg_ula|entr1[13]~870_combout\,
	combout => \ctrb|rg_ula|entr1[13]~871_combout\);

-- Location: LCFF_X25_Y12_N17
\ctrb|rg_ula|ramb|conteudo_ram[114][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[114][13]~regout\);

-- Location: LCFF_X25_Y7_N31
\ctrb|rg_ula|ramb|conteudo_ram[122][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[122][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[122][13]~regout\);

-- Location: LCFF_X32_Y12_N25
\ctrb|rg_ula|ramb|conteudo_ram[87][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[87][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[87][13]~regout\);

-- Location: LCFF_X31_Y16_N27
\ctrb|rg_ula|ramb|conteudo_ram[109][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[109][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[109][13]~regout\);

-- Location: LCFF_X30_Y8_N27
\ctrb|rg_ula|ramb|conteudo_ram[125][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[125][13]~regout\);

-- Location: LCFF_X30_Y15_N13
\ctrb|rg_ula|ramb|conteudo_ram[93][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[93][13]~regout\);

-- Location: LCFF_X32_Y14_N19
\ctrb|rg_ula|ramb|conteudo_ram[127][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[127][13]~regout\);

-- Location: LCFF_X14_Y16_N27
\ctrb|rg_ula|ramb|conteudo_ram[21][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[21][12]~regout\);

-- Location: LCFF_X12_Y10_N9
\ctrb|rg_ula|ramb|conteudo_ram[22][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[22][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[22][12]~regout\);

-- Location: LCFF_X22_Y17_N7
\ctrb|rg_ula|ramb|conteudo_ram[20][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[20][12]~regout\);

-- Location: LCCOMB_X22_Y17_N6
\ctrb|rg_ula|entr1[12]~889\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~889_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[22][12]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[20][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[22][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[20][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[12]~889_combout\);

-- Location: LCFF_X15_Y14_N1
\ctrb|rg_ula|ramb|conteudo_ram[23][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[23][12]~regout\);

-- Location: LCCOMB_X15_Y14_N0
\ctrb|rg_ula|entr1[12]~890\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~890_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[12]~889_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[23][12]~regout\))) # (!\ctrb|rg_ula|entr1[12]~889_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[21][12]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[12]~889_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[21][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[23][12]~regout\,
	datad => \ctrb|rg_ula|entr1[12]~889_combout\,
	combout => \ctrb|rg_ula|entr1[12]~890_combout\);

-- Location: LCFF_X23_Y20_N13
\ctrb|rg_ula|ramb|conteudo_ram[25][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[25][12]~regout\);

-- Location: LCFF_X22_Y14_N21
\ctrb|rg_ula|ramb|conteudo_ram[26][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[26][12]~regout\);

-- Location: LCFF_X12_Y13_N1
\ctrb|rg_ula|ramb|conteudo_ram[24][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[24][12]~regout\);

-- Location: LCCOMB_X12_Y13_N0
\ctrb|rg_ula|entr1[12]~891\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~891_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[26][12]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[24][12]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[26][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[24][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[12]~891_combout\);

-- Location: LCFF_X12_Y13_N27
\ctrb|rg_ula|ramb|conteudo_ram[27][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[27][12]~regout\);

-- Location: LCCOMB_X12_Y13_N26
\ctrb|rg_ula|entr1[12]~892\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~892_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[12]~891_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[27][12]~regout\))) # (!\ctrb|rg_ula|entr1[12]~891_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[25][12]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[12]~891_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[25][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[27][12]~regout\,
	datad => \ctrb|rg_ula|entr1[12]~891_combout\,
	combout => \ctrb|rg_ula|entr1[12]~892_combout\);

-- Location: LCFF_X21_Y20_N21
\ctrb|rg_ula|ramb|conteudo_ram[17][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[17][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[17][12]~regout\);

-- Location: LCFF_X21_Y17_N9
\ctrb|rg_ula|ramb|conteudo_ram[18][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[18][12]~regout\);

-- Location: LCFF_X21_Y17_N7
\ctrb|rg_ula|ramb|conteudo_ram[16][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[16][12]~regout\);

-- Location: LCCOMB_X21_Y17_N6
\ctrb|rg_ula|entr1[12]~893\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~893_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[18][12]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[16][12]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[18][12]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[16][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[12]~893_combout\);

-- Location: LCFF_X14_Y17_N15
\ctrb|rg_ula|ramb|conteudo_ram[19][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[19][12]~regout\);

-- Location: LCCOMB_X14_Y17_N14
\ctrb|rg_ula|entr1[12]~894\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~894_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[12]~893_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[19][12]~regout\))) # (!\ctrb|rg_ula|entr1[12]~893_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[17][12]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[12]~893_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[17][12]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[19][12]~regout\,
	datad => \ctrb|rg_ula|entr1[12]~893_combout\,
	combout => \ctrb|rg_ula|entr1[12]~894_combout\);

-- Location: LCCOMB_X14_Y17_N8
\ctrb|rg_ula|entr1[12]~895\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~895_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|regb|data_out1\(3))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[12]~892_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|entr1[12]~894_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|entr1[12]~894_combout\,
	datad => \ctrb|rg_ula|entr1[12]~892_combout\,
	combout => \ctrb|rg_ula|entr1[12]~895_combout\);

-- Location: LCFF_X15_Y15_N25
\ctrb|rg_ula|ramb|conteudo_ram[29][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[29][12]~regout\);

-- Location: LCFF_X12_Y10_N15
\ctrb|rg_ula|ramb|conteudo_ram[30][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[30][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[30][12]~regout\);

-- Location: LCFF_X16_Y7_N3
\ctrb|rg_ula|ramb|conteudo_ram[28][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[28][12]~regout\);

-- Location: LCCOMB_X16_Y7_N2
\ctrb|rg_ula|entr1[12]~896\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~896_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[30][12]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[28][12]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[30][12]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[28][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[12]~896_combout\);

-- Location: LCFF_X14_Y13_N25
\ctrb|rg_ula|ramb|conteudo_ram[31][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[31][12]~regout\);

-- Location: LCCOMB_X15_Y15_N24
\ctrb|rg_ula|entr1[12]~897\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~897_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[12]~896_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[31][12]~regout\)) # (!\ctrb|rg_ula|entr1[12]~896_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[29][12]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[12]~896_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[31][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[29][12]~regout\,
	datad => \ctrb|rg_ula|entr1[12]~896_combout\,
	combout => \ctrb|rg_ula|entr1[12]~897_combout\);

-- Location: LCCOMB_X18_Y15_N8
\ctrb|rg_ula|entr1[12]~898\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~898_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[12]~895_combout\ & ((\ctrb|rg_ula|entr1[12]~897_combout\))) # (!\ctrb|rg_ula|entr1[12]~895_combout\ & (\ctrb|rg_ula|entr1[12]~890_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[12]~895_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|entr1[12]~890_combout\,
	datac => \ctrb|rg_ula|entr1[12]~897_combout\,
	datad => \ctrb|rg_ula|entr1[12]~895_combout\,
	combout => \ctrb|rg_ula|entr1[12]~898_combout\);

-- Location: LCFF_X16_Y12_N9
\ctrb|rg_ula|ramb|conteudo_ram[35][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[35][12]~regout\);

-- Location: LCFF_X20_Y16_N29
\ctrb|rg_ula|ramb|conteudo_ram[39][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[39][12]~regout\);

-- Location: LCFF_X22_Y19_N3
\ctrb|rg_ula|ramb|conteudo_ram[41][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[41][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[41][12]~regout\);

-- Location: LCFF_X21_Y19_N13
\ctrb|rg_ula|ramb|conteudo_ram[33][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[33][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[33][12]~regout\);

-- Location: LCFF_X22_Y20_N25
\ctrb|rg_ula|ramb|conteudo_ram[37][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[37][12]~regout\);

-- Location: LCFF_X16_Y14_N21
\ctrb|rg_ula|ramb|conteudo_ram[43][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[43][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[43][12]~regout\);

-- Location: LCFF_X18_Y14_N3
\ctrb|rg_ula|ramb|conteudo_ram[3][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[3][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[3][12]~regout\);

-- Location: LCFF_X16_Y17_N23
\ctrb|rg_ula|ramb|conteudo_ram[7][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[7][12]~regout\);

-- Location: LCFF_X18_Y18_N3
\ctrb|rg_ula|ramb|conteudo_ram[12][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[12][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[12][12]~regout\);

-- Location: LCFF_X15_Y13_N15
\ctrb|rg_ula|ramb|conteudo_ram[13][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[13][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[13][12]~regout\);

-- Location: LCFF_X23_Y16_N17
\ctrb|rg_ula|ramb|conteudo_ram[4][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[4][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[4][12]~regout\);

-- Location: LCFF_X23_Y17_N11
\ctrb|rg_ula|ramb|conteudo_ram[0][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[0][12]~regout\);

-- Location: LCCOMB_X23_Y17_N10
\ctrb|rg_ula|entr1[12]~913\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~913_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[4][12]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[0][12]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[4][12]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[0][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[12]~913_combout\);

-- Location: LCFF_X13_Y11_N11
\ctrb|rg_ula|ramb|conteudo_ram[14][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[14][12]~regout\);

-- Location: LCFF_X15_Y16_N29
\ctrb|rg_ula|ramb|conteudo_ram[11][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[11][12]~regout\);

-- Location: LCFF_X13_Y13_N29
\ctrb|rg_ula|ramb|conteudo_ram[10][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[10][12]~regout\);

-- Location: LCCOMB_X13_Y13_N28
\ctrb|rg_ula|entr1[12]~916\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~916_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[11][12]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[10][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[11][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[10][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[12]~916_combout\);

-- Location: LCFF_X13_Y13_N27
\ctrb|rg_ula|ramb|conteudo_ram[15][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[15][12]~regout\);

-- Location: LCCOMB_X13_Y13_N26
\ctrb|rg_ula|entr1[12]~917\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~917_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[12]~916_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[15][12]~regout\))) # (!\ctrb|rg_ula|entr1[12]~916_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[14][12]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[12]~916_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[14][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[15][12]~regout\,
	datad => \ctrb|rg_ula|entr1[12]~916_combout\,
	combout => \ctrb|rg_ula|entr1[12]~917_combout\);

-- Location: LCFF_X14_Y14_N19
\ctrb|rg_ula|ramb|conteudo_ram[54][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[54][12]~regout\);

-- Location: LCFF_X22_Y18_N27
\ctrb|rg_ula|ramb|conteudo_ram[60][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[60][12]~regout\);

-- Location: LCFF_X23_Y14_N11
\ctrb|rg_ula|ramb|conteudo_ram[52][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[52][12]~regout\);

-- Location: LCCOMB_X23_Y14_N10
\ctrb|rg_ula|entr1[12]~920\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~920_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[60][12]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[52][12]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[60][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[52][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[12]~920_combout\);

-- Location: LCFF_X24_Y18_N23
\ctrb|rg_ula|ramb|conteudo_ram[62][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[62][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[62][12]~regout\);

-- Location: LCCOMB_X14_Y14_N18
\ctrb|rg_ula|entr1[12]~921\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~921_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[12]~920_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[62][12]~regout\)) # (!\ctrb|rg_ula|entr1[12]~920_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[54][12]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[12]~920_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[62][12]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[54][12]~regout\,
	datad => \ctrb|rg_ula|entr1[12]~920_combout\,
	combout => \ctrb|rg_ula|entr1[12]~921_combout\);

-- Location: LCFF_X24_Y19_N21
\ctrb|rg_ula|ramb|conteudo_ram[57][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[57][12]~regout\);

-- Location: LCFF_X20_Y20_N25
\ctrb|rg_ula|ramb|conteudo_ram[59][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[59][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[59][12]~regout\);

-- Location: LCFF_X14_Y15_N15
\ctrb|rg_ula|ramb|conteudo_ram[56][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[56][12]~regout\);

-- Location: LCFF_X16_Y18_N27
\ctrb|rg_ula|ramb|conteudo_ram[55][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[55][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[55][12]~regout\);

-- Location: LCFF_X15_Y18_N11
\ctrb|rg_ula|ramb|conteudo_ram[61][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[61][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[61][12]~regout\);

-- Location: LCFF_X19_Y8_N17
\ctrb|rg_ula|regb|reg6|registro[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|regb|reg6|registro[12]~feeder_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg6|registro\(12));

-- Location: LCFF_X18_Y13_N21
\ctrb|rg_ula|regb|reg3|registro[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|regb|reg3|registro[12]~feeder_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg3|registro\(12));

-- Location: LCFF_X19_Y10_N25
\ctrb|rg_ula|regb|reg5|registro[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ulab|saida[12]~47_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg5|registro\(12));

-- Location: LCCOMB_X18_Y11_N6
\ctrb|rg_ula|entr1[12]~931\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~931_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & (((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\)))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & 
-- ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ & (\ctrb|rg_ula|regb|reg5|registro\(12))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ & ((\ctrb|rg_ula|regb|reg1|registro\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg5|registro\(12),
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\,
	datac => \ctrb|rg_ula|regb|reg1|registro\(12),
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\,
	combout => \ctrb|rg_ula|entr1[12]~931_combout\);

-- Location: LCCOMB_X18_Y11_N10
\ctrb|rg_ula|entr1[12]~932\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~932_combout\ = (\ctrb|rg_ula|entr1[12]~931_combout\ & (((\ctrb|rg_ula|regb|reg7|registro\(12)) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\)))) # (!\ctrb|rg_ula|entr1[12]~931_combout\ & 
-- (\ctrb|rg_ula|regb|reg3|registro\(12) & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[12]~931_combout\,
	datab => \ctrb|rg_ula|regb|reg3|registro\(12),
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\,
	datad => \ctrb|rg_ula|regb|reg7|registro\(12),
	combout => \ctrb|rg_ula|entr1[12]~932_combout\);

-- Location: LCCOMB_X18_Y8_N30
\ctrb|rg_ula|entr1[12]~933\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~933_combout\ = (\ctrb|rg_ula|regb|data_out1[5]~4_combout\ & ((\ctrb|rg_ula|entr1[12]~932_combout\) # ((!\ctrb|rg_ula|regb|data_out1[5]~3_combout\)))) # (!\ctrb|rg_ula|regb|data_out1[5]~4_combout\ & 
-- (((\ctrb|rg_ula|regb|reg4|registro\(12) & \ctrb|rg_ula|regb|data_out1[5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[12]~932_combout\,
	datab => \ctrb|rg_ula|regb|data_out1[5]~4_combout\,
	datac => \ctrb|rg_ula|regb|reg4|registro\(12),
	datad => \ctrb|rg_ula|regb|data_out1[5]~3_combout\,
	combout => \ctrb|rg_ula|entr1[12]~933_combout\);

-- Location: LCCOMB_X19_Y8_N6
\ctrb|rg_ula|entr1[12]~934\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~934_combout\ = (\ctrb|rg_ula|regb|data_out1[5]~0_combout\ & ((\ctrb|rg_ula|entr1[12]~933_combout\ & (\ctrb|rg_ula|regb|reg6|registro\(12))) # (!\ctrb|rg_ula|entr1[12]~933_combout\ & ((\ctrb|rg_ula|regb|reg2|registro\(12)))))) # 
-- (!\ctrb|rg_ula|regb|data_out1[5]~0_combout\ & (((\ctrb|rg_ula|entr1[12]~933_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg6|registro\(12),
	datab => \ctrb|rg_ula|regb|data_out1[5]~0_combout\,
	datac => \ctrb|rg_ula|entr1[12]~933_combout\,
	datad => \ctrb|rg_ula|regb|reg2|registro\(12),
	combout => \ctrb|rg_ula|entr1[12]~934_combout\);

-- Location: LCCOMB_X19_Y8_N20
\ctrb|rg_ula|entr1[12]~935\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~935_combout\ = (\ctrb|rg_ula|entr1[11]~84_combout\ & (((\ctrb|rg_ula|entr1[11]~86_combout\)))) # (!\ctrb|rg_ula|entr1[11]~84_combout\ & ((\ctrb|rg_ula|entr1[11]~86_combout\ & (\ctrb|data_in[15]~0_combout\)) # 
-- (!\ctrb|rg_ula|entr1[11]~86_combout\ & ((\ctrb|rg_ula|entr1[12]~934_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|data_in[15]~0_combout\,
	datab => \ctrb|rg_ula|entr1[11]~84_combout\,
	datac => \ctrb|rg_ula|entr1[11]~86_combout\,
	datad => \ctrb|rg_ula|entr1[12]~934_combout\,
	combout => \ctrb|rg_ula|entr1[12]~935_combout\);

-- Location: LCFF_X24_Y6_N5
\ctrb|rg_ula|ramb|conteudo_ram[86][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[86][12]~regout\);

-- Location: LCFF_X32_Y10_N23
\ctrb|rg_ula|ramb|conteudo_ram[102][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[102][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[102][12]~regout\);

-- Location: LCFF_X24_Y9_N25
\ctrb|rg_ula|ramb|conteudo_ram[83][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[83][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[83][12]~regout\);

-- Location: LCFF_X23_Y7_N1
\ctrb|rg_ula|ramb|conteudo_ram[115][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[115][12]~regout\);

-- Location: LCFF_X24_Y8_N17
\ctrb|rg_ula|ramb|conteudo_ram[98][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[98][12]~regout\);

-- Location: LCFF_X33_Y12_N25
\ctrb|rg_ula|ramb|conteudo_ram[103][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[103][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[103][12]~regout\);

-- Location: LCFF_X32_Y12_N13
\ctrb|rg_ula|ramb|conteudo_ram[71][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[71][12]~regout\);

-- Location: LCCOMB_X32_Y12_N12
\ctrb|rg_ula|entr1[12]~943\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~943_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[103][12]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[71][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[103][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[71][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[12]~943_combout\);

-- Location: LCFF_X31_Y10_N15
\ctrb|rg_ula|ramb|conteudo_ram[89][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[89][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[89][12]~regout\);

-- Location: LCFF_X29_Y11_N23
\ctrb|rg_ula|ramb|conteudo_ram[121][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[121][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[121][12]~regout\);

-- Location: LCFF_X31_Y17_N19
\ctrb|rg_ula|ramb|conteudo_ram[108][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[108][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[108][12]~regout\);

-- Location: LCFF_X27_Y8_N31
\ctrb|rg_ula|ramb|conteudo_ram[124][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[124][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[124][12]~regout\);

-- Location: LCFF_X30_Y8_N29
\ctrb|rg_ula|ramb|conteudo_ram[125][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[125][12]~regout\);

-- Location: LCFF_X29_Y7_N1
\ctrb|rg_ula|ramb|conteudo_ram[97][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[97][12]~regout\);

-- Location: LCFF_X27_Y6_N19
\ctrb|rg_ula|ramb|conteudo_ram[81][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[81][12]~regout\);

-- Location: LCFF_X30_Y9_N29
\ctrb|rg_ula|ramb|conteudo_ram[65][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[65][12]~regout\);

-- Location: LCCOMB_X30_Y9_N28
\ctrb|rg_ula|entr1[12]~956\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~956_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[81][12]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[65][12]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[81][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[65][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[12]~956_combout\);

-- Location: LCFF_X29_Y9_N27
\ctrb|rg_ula|ramb|conteudo_ram[113][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[113][12]~regout\);

-- Location: LCCOMB_X29_Y7_N0
\ctrb|rg_ula|entr1[12]~957\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~957_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[12]~956_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[113][12]~regout\)) # (!\ctrb|rg_ula|entr1[12]~956_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[97][12]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[12]~956_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[113][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[97][12]~regout\,
	datad => \ctrb|rg_ula|entr1[12]~956_combout\,
	combout => \ctrb|rg_ula|entr1[12]~957_combout\);

-- Location: LCFF_X30_Y9_N19
\ctrb|rg_ula|ramb|conteudo_ram[100][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[100][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[100][12]~regout\);

-- Location: LCFF_X26_Y13_N3
\ctrb|rg_ula|ramb|conteudo_ram[84][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[84][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[84][12]~regout\);

-- Location: LCFF_X27_Y9_N9
\ctrb|rg_ula|ramb|conteudo_ram[68][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[68][12]~regout\);

-- Location: LCCOMB_X27_Y9_N8
\ctrb|rg_ula|entr1[12]~958\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~958_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[84][12]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[68][12]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[84][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[68][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[12]~958_combout\);

-- Location: LCFF_X27_Y9_N3
\ctrb|rg_ula|ramb|conteudo_ram[116][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[116][12]~regout\);

-- Location: LCCOMB_X27_Y9_N2
\ctrb|rg_ula|entr1[12]~959\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~959_combout\ = (\ctrb|rg_ula|entr1[12]~958_combout\ & (((\ctrb|rg_ula|ramb|conteudo_ram[116][12]~regout\) # (!\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|entr1[12]~958_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[100][12]~regout\ & ((\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[100][12]~regout\,
	datab => \ctrb|rg_ula|entr1[12]~958_combout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[116][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[12]~959_combout\);

-- Location: LCFF_X26_Y15_N3
\ctrb|rg_ula|ramb|conteudo_ram[96][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[96][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[96][12]~regout\);

-- Location: LCFF_X26_Y14_N15
\ctrb|rg_ula|ramb|conteudo_ram[80][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[80][12]~regout\);

-- Location: LCFF_X27_Y13_N17
\ctrb|rg_ula|ramb|conteudo_ram[64][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[64][12]~regout\);

-- Location: LCCOMB_X27_Y13_N16
\ctrb|rg_ula|entr1[12]~960\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~960_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|ramb|conteudo_ram[80][12]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[64][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[80][12]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[64][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[12]~960_combout\);

-- Location: LCFF_X29_Y8_N1
\ctrb|rg_ula|ramb|conteudo_ram[112][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[112][12]~regout\);

-- Location: LCCOMB_X27_Y12_N28
\ctrb|rg_ula|entr1[12]~961\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~961_combout\ = (\ctrb|rg_ula|entr1[12]~960_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[112][12]~regout\) # ((!\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|entr1[12]~960_combout\ & 
-- (((\ctrb|rg_ula|ramb|conteudo_ram[96][12]~regout\ & \ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[112][12]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[96][12]~regout\,
	datac => \ctrb|rg_ula|entr1[12]~960_combout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[12]~961_combout\);

-- Location: LCCOMB_X23_Y8_N4
\ctrb|rg_ula|entr1[12]~962\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~962_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0)) # ((\ctrb|rg_ula|entr1[12]~959_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (!\ctrb|rg_ula|regb|data_out1\(0) & 
-- ((\ctrb|rg_ula|entr1[12]~961_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|entr1[12]~959_combout\,
	datad => \ctrb|rg_ula|entr1[12]~961_combout\,
	combout => \ctrb|rg_ula|entr1[12]~962_combout\);

-- Location: LCFF_X33_Y12_N11
\ctrb|rg_ula|ramb|conteudo_ram[101][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[101][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[101][12]~regout\);

-- Location: LCFF_X25_Y7_N29
\ctrb|rg_ula|ramb|conteudo_ram[85][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[85][12]~regout\);

-- Location: LCFF_X29_Y13_N11
\ctrb|rg_ula|ramb|conteudo_ram[69][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[69][12]~regout\);

-- Location: LCCOMB_X29_Y13_N10
\ctrb|rg_ula|entr1[12]~963\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~963_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|ramb|conteudo_ram[85][12]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[69][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[85][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[69][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[12]~963_combout\);

-- Location: LCFF_X29_Y16_N11
\ctrb|rg_ula|ramb|conteudo_ram[117][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[117][12]~regout\);

-- Location: LCCOMB_X29_Y16_N10
\ctrb|rg_ula|entr1[12]~964\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~964_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[12]~963_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[117][12]~regout\))) # (!\ctrb|rg_ula|entr1[12]~963_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[101][12]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[12]~963_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[101][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[117][12]~regout\,
	datad => \ctrb|rg_ula|entr1[12]~963_combout\,
	combout => \ctrb|rg_ula|entr1[12]~964_combout\);

-- Location: LCCOMB_X23_Y8_N10
\ctrb|rg_ula|entr1[12]~965\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~965_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[12]~962_combout\ & (\ctrb|rg_ula|entr1[12]~964_combout\)) # (!\ctrb|rg_ula|entr1[12]~962_combout\ & ((\ctrb|rg_ula|entr1[12]~957_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|entr1[12]~962_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|entr1[12]~962_combout\,
	datac => \ctrb|rg_ula|entr1[12]~964_combout\,
	datad => \ctrb|rg_ula|entr1[12]~957_combout\,
	combout => \ctrb|rg_ula|entr1[12]~965_combout\);

-- Location: LCFF_X25_Y8_N21
\ctrb|rg_ula|ramb|conteudo_ram[94][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[94][12]~regout\);

-- Location: LCFF_X26_Y11_N7
\ctrb|rg_ula|ramb|conteudo_ram[106][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[106][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[106][12]~regout\);

-- Location: LCFF_X24_Y6_N11
\ctrb|rg_ula|ramb|conteudo_ram[95][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[95][12]~regout\);

-- Location: LCFF_X26_Y6_N27
\ctrb|rg_ula|ramb|conteudo_ram[123][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[123][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[123][12]~regout\);

-- Location: LCFF_X23_Y10_N9
\ctrb|rg_ula|ramb|conteudo_ram[91][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[91][12]~regout\);

-- Location: LCCOMB_X23_Y10_N8
\ctrb|rg_ula|entr1[12]~974\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~974_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[123][12]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[91][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[123][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[91][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[12]~974_combout\);

-- Location: LCFF_X31_Y14_N5
\ctrb|rg_ula|ramb|conteudo_ram[127][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[127][12]~regout\);

-- Location: LCCOMB_X24_Y6_N10
\ctrb|rg_ula|entr1[12]~975\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~975_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[12]~974_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[127][12]~regout\)) # (!\ctrb|rg_ula|entr1[12]~974_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[95][12]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[12]~974_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[127][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[95][12]~regout\,
	datad => \ctrb|rg_ula|entr1[12]~974_combout\,
	combout => \ctrb|rg_ula|entr1[12]~975_combout\);

-- Location: LCFF_X18_Y15_N23
\ctrb|rg_ula|ramb|conteudo_ram[11][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[11][11]~regout\);

-- Location: LCFF_X14_Y17_N19
\ctrb|rg_ula|ramb|conteudo_ram[19][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[19][11]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[19][11]~regout\);

-- Location: LCFF_X18_Y14_N5
\ctrb|rg_ula|ramb|conteudo_ram[3][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[3][11]~regout\);

-- Location: LCCOMB_X18_Y14_N4
\ctrb|rg_ula|entr1[11]~979\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~979_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(3)) # ((\ctrb|rg_ula|ramb|conteudo_ram[19][11]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (!\ctrb|rg_ula|regb|data_out1\(3) & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[3][11]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[3][11]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[19][11]~regout\,
	combout => \ctrb|rg_ula|entr1[11]~979_combout\);

-- Location: LCFF_X22_Y10_N21
\ctrb|rg_ula|ramb|conteudo_ram[27][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[27][11]~regout\);

-- Location: LCCOMB_X22_Y10_N20
\ctrb|rg_ula|entr1[11]~980\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~980_combout\ = (\ctrb|rg_ula|entr1[11]~979_combout\ & (((\ctrb|rg_ula|ramb|conteudo_ram[27][11]~regout\) # (!\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|entr1[11]~979_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[11][11]~regout\ & ((\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[11][11]~regout\,
	datab => \ctrb|rg_ula|entr1[11]~979_combout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[27][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[11]~980_combout\);

-- Location: LCFF_X23_Y20_N9
\ctrb|rg_ula|ramb|conteudo_ram[9][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[9][11]~regout\);

-- Location: LCFF_X25_Y16_N15
\ctrb|rg_ula|ramb|conteudo_ram[17][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[17][11]~regout\);

-- Location: LCFF_X22_Y10_N7
\ctrb|rg_ula|ramb|conteudo_ram[22][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[22][11]~regout\);

-- Location: LCFF_X16_Y7_N1
\ctrb|rg_ula|ramb|conteudo_ram[28][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[28][11]~regout\);

-- Location: LCFF_X16_Y13_N11
\ctrb|rg_ula|ramb|conteudo_ram[20][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[20][11]~regout\);

-- Location: LCCOMB_X16_Y13_N10
\ctrb|rg_ula|entr1[11]~989\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~989_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[28][11]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[20][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[28][11]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[20][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[11]~989_combout\);

-- Location: LCFF_X12_Y10_N29
\ctrb|rg_ula|ramb|conteudo_ram[30][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[30][11]~regout\);

-- Location: LCCOMB_X22_Y10_N6
\ctrb|rg_ula|entr1[11]~990\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~990_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[11]~989_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[30][11]~regout\)) # (!\ctrb|rg_ula|entr1[11]~989_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[22][11]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[11]~989_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[30][11]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[22][11]~regout\,
	datad => \ctrb|rg_ula|entr1[11]~989_combout\,
	combout => \ctrb|rg_ula|entr1[11]~990_combout\);

-- Location: LCFF_X16_Y16_N7
\ctrb|rg_ula|ramb|conteudo_ram[36][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[36][11]~regout\);

-- Location: LCFF_X18_Y19_N25
\ctrb|rg_ula|ramb|conteudo_ram[6][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[6][11]~regout\);

-- Location: LCFF_X22_Y18_N13
\ctrb|rg_ula|ramb|conteudo_ram[60][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[60][11]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[60][11]~regout\);

-- Location: LCFF_X21_Y17_N25
\ctrb|rg_ula|ramb|conteudo_ram[18][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[18][11]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[18][11]~regout\);

-- Location: LCFF_X22_Y12_N5
\ctrb|rg_ula|ramb|conteudo_ram[34][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[34][11]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[34][11]~regout\);

-- Location: LCFF_X21_Y16_N17
\ctrb|rg_ula|ramb|conteudo_ram[32][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[32][11]~regout\);

-- Location: LCCOMB_X21_Y16_N16
\ctrb|rg_ula|entr1[11]~1001\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1001_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[34][11]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[32][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[34][11]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[32][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[11]~1001_combout\);

-- Location: LCFF_X22_Y15_N1
\ctrb|rg_ula|ramb|conteudo_ram[50][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[50][11]~regout\);

-- Location: LCFF_X14_Y15_N25
\ctrb|rg_ula|ramb|conteudo_ram[56][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[56][11]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[56][11]~regout\);

-- Location: LCFF_X23_Y14_N25
\ctrb|rg_ula|ramb|conteudo_ram[48][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[48][11]~regout\);

-- Location: LCCOMB_X23_Y14_N24
\ctrb|rg_ula|entr1[11]~1006\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1006_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[56][11]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[48][11]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[56][11]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[48][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[11]~1006_combout\);

-- Location: LCFF_X24_Y18_N7
\ctrb|rg_ula|ramb|conteudo_ram[58][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[58][11]~regout\);

-- Location: LCCOMB_X24_Y18_N6
\ctrb|rg_ula|entr1[11]~1007\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1007_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[11]~1006_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[58][11]~regout\))) # (!\ctrb|rg_ula|entr1[11]~1006_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[50][11]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[11]~1006_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[50][11]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[58][11]~regout\,
	datad => \ctrb|rg_ula|entr1[11]~1006_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1007_combout\);

-- Location: LCFF_X13_Y13_N5
\ctrb|rg_ula|ramb|conteudo_ram[15][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[15][11]~regout\);

-- Location: LCFF_X14_Y10_N9
\ctrb|rg_ula|ramb|conteudo_ram[47][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[47][11]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[47][11]~regout\);

-- Location: LCFF_X15_Y18_N9
\ctrb|rg_ula|ramb|conteudo_ram[61][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[61][11]~regout\);

-- Location: LCFF_X15_Y13_N5
\ctrb|rg_ula|ramb|conteudo_ram[13][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[13][11]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[13][11]~regout\);

-- Location: LCFF_X14_Y13_N11
\ctrb|rg_ula|ramb|conteudo_ram[31][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[31][11]~regout\);

-- Location: LCFF_X20_Y12_N25
\ctrb|rg_ula|regb|reg2|registro[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[11]~51_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg2|registro\(11));

-- Location: LCCOMB_X19_Y12_N8
\ctrb|rg_ula|entr1[11]~1021\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1021_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & ((\ctrb|rg_ula|regb|reg3|registro\(11)) # ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\)))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & (((\ctrb|rg_ula|regb|reg1|registro\(11) & !\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\,
	datab => \ctrb|rg_ula|regb|reg3|registro\(11),
	datac => \ctrb|rg_ula|regb|reg1|registro\(11),
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\,
	combout => \ctrb|rg_ula|entr1[11]~1021_combout\);

-- Location: LCFF_X13_Y9_N27
\ctrb|rg_ula|ramb|conteudo_ram[105][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[105][11]~regout\);

-- Location: LCFF_X29_Y7_N11
\ctrb|rg_ula|ramb|conteudo_ram[97][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[97][11]~regout\);

-- Location: LCFF_X26_Y15_N25
\ctrb|rg_ula|ramb|conteudo_ram[98][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[98][11]~regout\);

-- Location: LCFF_X26_Y17_N11
\ctrb|rg_ula|ramb|conteudo_ram[110][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[110][11]~regout\);

-- Location: LCFF_X31_Y17_N1
\ctrb|rg_ula|ramb|conteudo_ram[111][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[111][11]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[111][11]~regout\);

-- Location: LCFF_X24_Y6_N9
\ctrb|rg_ula|ramb|conteudo_ram[86][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[86][11]~regout\);

-- Location: LCFF_X24_Y9_N19
\ctrb|rg_ula|ramb|conteudo_ram[83][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[83][11]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[83][11]~regout\);

-- Location: LCFF_X24_Y12_N27
\ctrb|rg_ula|ramb|conteudo_ram[82][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[82][11]~regout\);

-- Location: LCCOMB_X24_Y12_N26
\ctrb|rg_ula|entr1[11]~1036\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1036_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[83][11]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|conteudo_ram[82][11]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[83][11]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[82][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[11]~1036_combout\);

-- Location: LCFF_X32_Y12_N23
\ctrb|rg_ula|ramb|conteudo_ram[87][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[87][11]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[87][11]~regout\);

-- Location: LCCOMB_X24_Y6_N8
\ctrb|rg_ula|entr1[11]~1037\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1037_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[11]~1036_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[87][11]~regout\)) # (!\ctrb|rg_ula|entr1[11]~1036_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[86][11]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[11]~1036_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[87][11]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[86][11]~regout\,
	datad => \ctrb|rg_ula|entr1[11]~1036_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1037_combout\);

-- Location: LCFF_X31_Y10_N29
\ctrb|rg_ula|ramb|conteudo_ram[89][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[89][11]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[89][11]~regout\);

-- Location: LCFF_X31_Y11_N17
\ctrb|rg_ula|ramb|conteudo_ram[92][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[92][11]~regout\);

-- Location: LCFF_X23_Y10_N7
\ctrb|rg_ula|ramb|conteudo_ram[91][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[91][11]~regout\);

-- Location: LCFF_X24_Y6_N15
\ctrb|rg_ula|ramb|conteudo_ram[95][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[95][11]~regout\);

-- Location: LCFF_X24_Y15_N3
\ctrb|rg_ula|ramb|conteudo_ram[67][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[67][11]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[67][11]~regout\);

-- Location: LCFF_X23_Y6_N25
\ctrb|rg_ula|ramb|conteudo_ram[70][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[70][11]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[70][11]~regout\);

-- Location: LCFF_X24_Y12_N1
\ctrb|rg_ula|ramb|conteudo_ram[66][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[66][11]~regout\);

-- Location: LCCOMB_X24_Y12_N0
\ctrb|rg_ula|entr1[11]~1046\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1046_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|ramb|conteudo_ram[70][11]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[66][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[70][11]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[66][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[11]~1046_combout\);

-- Location: LCFF_X24_Y15_N9
\ctrb|rg_ula|ramb|conteudo_ram[71][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[71][11]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[71][11]~regout\);

-- Location: LCCOMB_X24_Y13_N14
\ctrb|rg_ula|entr1[11]~1047\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1047_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[11]~1046_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[71][11]~regout\))) # (!\ctrb|rg_ula|entr1[11]~1046_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[67][11]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[11]~1046_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[67][11]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[71][11]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(0),
	datad => \ctrb|rg_ula|entr1[11]~1046_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1047_combout\);

-- Location: LCFF_X30_Y13_N7
\ctrb|rg_ula|ramb|conteudo_ram[77][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[77][11]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[77][11]~regout\);

-- Location: LCFF_X30_Y9_N9
\ctrb|rg_ula|ramb|conteudo_ram[65][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[65][11]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[65][11]~regout\);

-- Location: LCFF_X27_Y9_N1
\ctrb|rg_ula|ramb|conteudo_ram[68][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[68][11]~regout\);

-- Location: LCFF_X30_Y14_N1
\ctrb|rg_ula|ramb|conteudo_ram[78][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[78][11]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[78][11]~regout\);

-- Location: LCFF_X29_Y10_N7
\ctrb|rg_ula|ramb|conteudo_ram[118][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[118][11]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[118][11]~regout\);

-- Location: LCFF_X23_Y7_N27
\ctrb|rg_ula|ramb|conteudo_ram[115][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[115][11]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[115][11]~regout\);

-- Location: LCFF_X29_Y9_N17
\ctrb|rg_ula|ramb|conteudo_ram[113][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[113][11]~regout\);

-- Location: LCFF_X26_Y10_N13
\ctrb|rg_ula|ramb|conteudo_ram[126][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[126][11]~regout\);

-- Location: LCFF_X26_Y6_N1
\ctrb|rg_ula|ramb|conteudo_ram[123][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[123][11]~regout\);

-- Location: LCFF_X26_Y6_N31
\ctrb|rg_ula|ramb|conteudo_ram[122][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[122][11]~regout\);

-- Location: LCCOMB_X26_Y6_N30
\ctrb|rg_ula|entr1[11]~1064\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1064_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[123][11]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|conteudo_ram[122][11]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[123][11]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[122][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[11]~1064_combout\);

-- Location: LCFF_X32_Y14_N5
\ctrb|rg_ula|ramb|conteudo_ram[127][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[127][11]~regout\);

-- Location: LCCOMB_X26_Y10_N12
\ctrb|rg_ula|entr1[11]~1065\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1065_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[11]~1064_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[127][11]~regout\)) # (!\ctrb|rg_ula|entr1[11]~1064_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[126][11]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[11]~1064_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[127][11]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[126][11]~regout\,
	datad => \ctrb|rg_ula|entr1[11]~1064_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1065_combout\);

-- Location: LCFF_X20_Y7_N11
\ctrb|rg_ula|ramb|conteudo_ram[35][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[35][10]~regout\);

-- Location: LCFF_X14_Y17_N13
\ctrb|rg_ula|ramb|conteudo_ram[19][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[19][10]~regout\);

-- Location: LCFF_X13_Y10_N1
\ctrb|rg_ula|ramb|conteudo_ram[22][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[22][10]~regout\);

-- Location: LCFF_X21_Y17_N11
\ctrb|rg_ula|ramb|conteudo_ram[18][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[18][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[18][10]~regout\);

-- Location: LCFF_X22_Y15_N7
\ctrb|rg_ula|ramb|conteudo_ram[50][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[50][10]~regout\);

-- Location: LCFF_X16_Y7_N15
\ctrb|rg_ula|ramb|conteudo_ram[28][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[28][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[28][10]~regout\);

-- Location: LCFF_X16_Y9_N23
\ctrb|rg_ula|ramb|conteudo_ram[44][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[44][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[44][10]~regout\);

-- Location: LCFF_X23_Y19_N21
\ctrb|rg_ula|ramb|conteudo_ram[25][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[25][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[25][10]~regout\);

-- Location: LCFF_X16_Y11_N3
\ctrb|rg_ula|ramb|conteudo_ram[24][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[24][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[24][10]~regout\);

-- Location: LCFF_X15_Y15_N3
\ctrb|rg_ula|ramb|conteudo_ram[29][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[29][10]~regout\);

-- Location: LCFF_X15_Y10_N29
\ctrb|rg_ula|ramb|conteudo_ram[45][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[45][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[45][10]~regout\);

-- Location: LCFF_X15_Y13_N11
\ctrb|rg_ula|ramb|conteudo_ram[13][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[13][10]~regout\);

-- Location: LCCOMB_X15_Y13_N10
\ctrb|rg_ula|entr1[10]~1086\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1086_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[45][10]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[13][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[45][10]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[13][10]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[10]~1086_combout\);

-- Location: LCFF_X15_Y18_N7
\ctrb|rg_ula|ramb|conteudo_ram[61][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[61][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[61][10]~regout\);

-- Location: LCCOMB_X15_Y15_N2
\ctrb|rg_ula|entr1[10]~1087\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1087_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[10]~1086_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[61][10]~regout\)) # (!\ctrb|rg_ula|entr1[10]~1086_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[29][10]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[10]~1086_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[61][10]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[29][10]~regout\,
	datad => \ctrb|rg_ula|entr1[10]~1086_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1087_combout\);

-- Location: LCFF_X21_Y20_N15
\ctrb|rg_ula|ramb|conteudo_ram[17][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[17][10]~regout\);

-- Location: LCFF_X21_Y19_N25
\ctrb|rg_ula|ramb|conteudo_ram[33][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[33][10]~regout\);

-- Location: LCFF_X21_Y19_N19
\ctrb|rg_ula|ramb|conteudo_ram[1][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[1][10]~regout\);

-- Location: LCCOMB_X21_Y19_N18
\ctrb|rg_ula|entr1[10]~1091\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1091_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[33][10]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[1][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[33][10]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[1][10]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[10]~1091_combout\);

-- Location: LCFF_X25_Y16_N21
\ctrb|rg_ula|ramb|conteudo_ram[49][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[49][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[49][10]~regout\);

-- Location: LCCOMB_X22_Y15_N4
\ctrb|rg_ula|entr1[10]~1092\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1092_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[10]~1091_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[49][10]~regout\))) # (!\ctrb|rg_ula|entr1[10]~1091_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[17][10]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[10]~1091_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[17][10]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[49][10]~regout\,
	datad => \ctrb|rg_ula|entr1[10]~1091_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1092_combout\);

-- Location: LCFF_X22_Y14_N11
\ctrb|rg_ula|ramb|conteudo_ram[16][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[16][10]~regout\);

-- Location: LCFF_X21_Y16_N31
\ctrb|rg_ula|ramb|conteudo_ram[32][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[32][10]~regout\);

-- Location: LCFF_X23_Y15_N25
\ctrb|rg_ula|ramb|conteudo_ram[0][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[0][10]~regout\);

-- Location: LCCOMB_X23_Y15_N24
\ctrb|rg_ula|entr1[10]~1093\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1093_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[32][10]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[0][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[32][10]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[0][10]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[10]~1093_combout\);

-- Location: LCFF_X22_Y15_N3
\ctrb|rg_ula|ramb|conteudo_ram[48][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[48][10]~regout\);

-- Location: LCCOMB_X22_Y15_N2
\ctrb|rg_ula|entr1[10]~1094\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1094_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[10]~1093_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[48][10]~regout\))) # (!\ctrb|rg_ula|entr1[10]~1093_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[16][10]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[10]~1093_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[16][10]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[48][10]~regout\,
	datad => \ctrb|rg_ula|entr1[10]~1093_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1094_combout\);

-- Location: LCCOMB_X22_Y15_N12
\ctrb|rg_ula|entr1[10]~1095\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1095_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|regb|data_out1\(0))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|entr1[10]~1092_combout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[10]~1094_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|entr1[10]~1092_combout\,
	datad => \ctrb|rg_ula|entr1[10]~1094_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1095_combout\);

-- Location: LCFF_X22_Y20_N19
\ctrb|rg_ula|ramb|conteudo_ram[37][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[37][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[37][10]~regout\);

-- Location: LCFF_X26_Y18_N21
\ctrb|rg_ula|ramb|conteudo_ram[53][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[53][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[53][10]~regout\);

-- Location: LCFF_X14_Y10_N21
\ctrb|rg_ula|ramb|conteudo_ram[47][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[47][10]~regout\);

-- Location: LCFF_X13_Y10_N15
\ctrb|rg_ula|ramb|conteudo_ram[30][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[30][10]~regout\);

-- Location: LCFF_X21_Y10_N31
\ctrb|rg_ula|ramb|conteudo_ram[27][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[27][10]~regout\);

-- Location: LCFF_X20_Y12_N27
\ctrb|rg_ula|regb|reg6|registro[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[10]~55_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg6|registro\(10));

-- Location: LCFF_X18_Y13_N23
\ctrb|rg_ula|regb|reg3|registro[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[10]~55_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg3|registro\(10));

-- Location: LCFF_X18_Y10_N21
\ctrb|rg_ula|regb|reg5|registro[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[10]~55_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg5|registro\(10));

-- Location: LCFF_X19_Y12_N5
\ctrb|rg_ula|regb|reg1|registro[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[10]~55_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg1|registro\(10));

-- Location: LCCOMB_X19_Y12_N4
\ctrb|rg_ula|entr1[10]~1111\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1111_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & (((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\)))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & 
-- ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ & (\ctrb|rg_ula|regb|reg5|registro\(10))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ & ((\ctrb|rg_ula|regb|reg1|registro\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\,
	datab => \ctrb|rg_ula|regb|reg5|registro\(10),
	datac => \ctrb|rg_ula|regb|reg1|registro\(10),
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\,
	combout => \ctrb|rg_ula|entr1[10]~1111_combout\);

-- Location: LCFF_X19_Y12_N11
\ctrb|rg_ula|regb|reg7|registro[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ulab|saida[10]~55_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg7|registro\(10));

-- Location: LCCOMB_X18_Y12_N18
\ctrb|rg_ula|entr1[10]~1112\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1112_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & ((\ctrb|rg_ula|entr1[10]~1111_combout\ & ((\ctrb|rg_ula|regb|reg7|registro\(10)))) # (!\ctrb|rg_ula|entr1[10]~1111_combout\ & 
-- (\ctrb|rg_ula|regb|reg3|registro\(10))))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & (((\ctrb|rg_ula|entr1[10]~1111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg3|registro\(10),
	datab => \ctrb|rg_ula|regb|reg7|registro\(10),
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\,
	datad => \ctrb|rg_ula|entr1[10]~1111_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1112_combout\);

-- Location: LCCOMB_X18_Y8_N18
\ctrb|rg_ula|entr1[10]~1113\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1113_combout\ = (\ctrb|rg_ula|regb|data_out1[5]~4_combout\ & ((\ctrb|rg_ula|entr1[10]~1112_combout\) # ((!\ctrb|rg_ula|regb|data_out1[5]~3_combout\)))) # (!\ctrb|rg_ula|regb|data_out1[5]~4_combout\ & 
-- (((\ctrb|rg_ula|regb|reg4|registro\(10) & \ctrb|rg_ula|regb|data_out1[5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[10]~1112_combout\,
	datab => \ctrb|rg_ula|regb|data_out1[5]~4_combout\,
	datac => \ctrb|rg_ula|regb|reg4|registro\(10),
	datad => \ctrb|rg_ula|regb|data_out1[5]~3_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1113_combout\);

-- Location: LCCOMB_X19_Y7_N8
\ctrb|rg_ula|entr1[10]~1114\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1114_combout\ = (\ctrb|rg_ula|regb|data_out1[5]~0_combout\ & ((\ctrb|rg_ula|entr1[10]~1113_combout\ & (\ctrb|rg_ula|regb|reg6|registro\(10))) # (!\ctrb|rg_ula|entr1[10]~1113_combout\ & ((\ctrb|rg_ula|regb|reg2|registro\(10)))))) # 
-- (!\ctrb|rg_ula|regb|data_out1[5]~0_combout\ & (((\ctrb|rg_ula|entr1[10]~1113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg6|registro\(10),
	datab => \ctrb|rg_ula|regb|data_out1[5]~0_combout\,
	datac => \ctrb|rg_ula|regb|reg2|registro\(10),
	datad => \ctrb|rg_ula|entr1[10]~1113_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1114_combout\);

-- Location: LCCOMB_X20_Y7_N0
\ctrb|rg_ula|entr1[10]~1115\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1115_combout\ = (\ctrb|rg_ula|entr1[11]~84_combout\ & (((\ctrb|rg_ula|entr1[11]~86_combout\)))) # (!\ctrb|rg_ula|entr1[11]~84_combout\ & ((\ctrb|rg_ula|entr1[11]~86_combout\ & ((\ctrb|data_in[15]~0_combout\))) # 
-- (!\ctrb|rg_ula|entr1[11]~86_combout\ & (\ctrb|rg_ula|entr1[10]~1114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[10]~1114_combout\,
	datab => \ctrb|rg_ula|entr1[11]~84_combout\,
	datac => \ctrb|data_in[15]~0_combout\,
	datad => \ctrb|rg_ula|entr1[11]~86_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1115_combout\);

-- Location: LCFF_X27_Y6_N7
\ctrb|rg_ula|ramb|conteudo_ram[83][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[83][10]~regout\);

-- Location: LCFF_X23_Y9_N13
\ctrb|rg_ula|ramb|conteudo_ram[73][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[73][10]~regout\);

-- Location: LCFF_X26_Y6_N9
\ctrb|rg_ula|ramb|conteudo_ram[123][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[123][10]~regout\);

-- Location: LCFF_X31_Y12_N9
\ctrb|rg_ula|ramb|conteudo_ram[102][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[102][10]~regout\);

-- Location: LCFF_X31_Y17_N15
\ctrb|rg_ula|ramb|conteudo_ram[108][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[108][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[108][10]~regout\);

-- Location: LCFF_X31_Y13_N7
\ctrb|rg_ula|ramb|conteudo_ram[100][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[100][10]~regout\);

-- Location: LCCOMB_X31_Y13_N6
\ctrb|rg_ula|entr1[10]~1126\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1126_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[108][10]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[100][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[108][10]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[100][10]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[10]~1126_combout\);

-- Location: LCFF_X30_Y16_N11
\ctrb|rg_ula|ramb|conteudo_ram[110][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[110][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[110][10]~regout\);

-- Location: LCCOMB_X31_Y12_N8
\ctrb|rg_ula|entr1[10]~1127\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1127_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[10]~1126_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[110][10]~regout\)) # (!\ctrb|rg_ula|entr1[10]~1126_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[102][10]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[10]~1126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[110][10]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[102][10]~regout\,
	datad => \ctrb|rg_ula|entr1[10]~1126_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1127_combout\);

-- Location: LCFF_X31_Y11_N7
\ctrb|rg_ula|ramb|conteudo_ram[92][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[92][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[92][10]~regout\);

-- Location: LCFF_X30_Y11_N5
\ctrb|rg_ula|ramb|conteudo_ram[116][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[116][10]~regout\);

-- Location: LCFF_X27_Y14_N7
\ctrb|rg_ula|ramb|conteudo_ram[88][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[88][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[88][10]~regout\);

-- Location: LCFF_X24_Y12_N7
\ctrb|rg_ula|ramb|conteudo_ram[82][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[82][10]~regout\);

-- Location: LCFF_X26_Y14_N1
\ctrb|rg_ula|ramb|conteudo_ram[80][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[80][10]~regout\);

-- Location: LCCOMB_X26_Y14_N0
\ctrb|rg_ula|entr1[10]~1136\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1136_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[82][10]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[80][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[82][10]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[80][10]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[10]~1136_combout\);

-- Location: LCFF_X26_Y14_N27
\ctrb|rg_ula|ramb|conteudo_ram[90][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[90][10]~regout\);

-- Location: LCCOMB_X26_Y14_N26
\ctrb|rg_ula|entr1[10]~1137\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1137_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[10]~1136_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[90][10]~regout\))) # (!\ctrb|rg_ula|entr1[10]~1136_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[88][10]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[10]~1136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[88][10]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[90][10]~regout\,
	datad => \ctrb|rg_ula|entr1[10]~1136_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1137_combout\);

-- Location: LCFF_X26_Y15_N13
\ctrb|rg_ula|ramb|conteudo_ram[96][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[96][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[96][10]~regout\);

-- Location: LCFF_X23_Y13_N7
\ctrb|rg_ula|ramb|conteudo_ram[72][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[72][10]~regout\);

-- Location: LCFF_X23_Y11_N13
\ctrb|rg_ula|ramb|conteudo_ram[74][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[74][10]~regout\);

-- Location: LCFF_X29_Y8_N29
\ctrb|rg_ula|ramb|conteudo_ram[114][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[114][10]~regout\);

-- Location: LCFF_X24_Y15_N19
\ctrb|rg_ula|ramb|conteudo_ram[71][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[71][10]~regout\);

-- Location: LCFF_X31_Y16_N19
\ctrb|rg_ula|ramb|conteudo_ram[109][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[109][10]~regout\);

-- Location: LCFF_X30_Y15_N25
\ctrb|rg_ula|ramb|conteudo_ram[93][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[93][10]~regout\);

-- Location: LCFF_X30_Y13_N17
\ctrb|rg_ula|ramb|conteudo_ram[77][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[77][10]~regout\);

-- Location: LCCOMB_X30_Y13_N16
\ctrb|rg_ula|entr1[10]~1149\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1149_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[93][10]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[77][10]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[93][10]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[77][10]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[10]~1149_combout\);

-- Location: LCFF_X30_Y8_N31
\ctrb|rg_ula|ramb|conteudo_ram[125][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[125][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[125][10]~regout\);

-- Location: LCCOMB_X30_Y12_N4
\ctrb|rg_ula|entr1[10]~1150\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1150_combout\ = (\ctrb|rg_ula|entr1[10]~1149_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[125][10]~regout\) # ((!\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|entr1[10]~1149_combout\ & 
-- (((\ctrb|rg_ula|ramb|conteudo_ram[109][10]~regout\ & \ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[125][10]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[109][10]~regout\,
	datac => \ctrb|rg_ula|entr1[10]~1149_combout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[10]~1150_combout\);

-- Location: LCFF_X33_Y12_N7
\ctrb|rg_ula|ramb|conteudo_ram[101][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[101][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[101][10]~regout\);

-- Location: LCFF_X27_Y7_N25
\ctrb|rg_ula|ramb|conteudo_ram[85][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[85][10]~regout\);

-- Location: LCFF_X30_Y13_N27
\ctrb|rg_ula|ramb|conteudo_ram[69][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[69][10]~regout\);

-- Location: LCCOMB_X30_Y13_N26
\ctrb|rg_ula|entr1[10]~1151\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1151_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[85][10]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[69][10]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[85][10]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[69][10]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[10]~1151_combout\);

-- Location: LCFF_X29_Y16_N3
\ctrb|rg_ula|ramb|conteudo_ram[117][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[117][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[117][10]~regout\);

-- Location: LCCOMB_X30_Y12_N18
\ctrb|rg_ula|entr1[10]~1152\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1152_combout\ = (\ctrb|rg_ula|entr1[10]~1151_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[117][10]~regout\) # ((!\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|entr1[10]~1151_combout\ & 
-- (((\ctrb|rg_ula|ramb|conteudo_ram[101][10]~regout\ & \ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[117][10]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[101][10]~regout\,
	datac => \ctrb|rg_ula|entr1[10]~1151_combout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[10]~1152_combout\);

-- Location: LCCOMB_X30_Y12_N24
\ctrb|rg_ula|entr1[10]~1153\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1153_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|regb|data_out1\(3))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|entr1[10]~1150_combout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[10]~1152_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|entr1[10]~1150_combout\,
	datad => \ctrb|rg_ula|entr1[10]~1152_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1153_combout\);

-- Location: LCCOMB_X18_Y10_N20
\ctrb|rg_ula|regb|data_out0[10]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[10]~45_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & (((\ctrb|rg_ula|regb|reg5|registro\(10)) # (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\)))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & (\ctrb|rg_ula|regb|reg1|registro\(10) & ((!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg1|registro\(10),
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	datac => \ctrb|rg_ula|regb|reg5|registro\(10),
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	combout => \ctrb|rg_ula|regb|data_out0[10]~45_combout\);

-- Location: LCCOMB_X18_Y13_N22
\ctrb|rg_ula|regb|data_out0[10]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[10]~46_combout\ = (\ctrb|rg_ula|regb|data_out0[10]~45_combout\ & ((\ctrb|rg_ula|regb|reg7|registro\(10)) # ((!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\)))) # (!\ctrb|rg_ula|regb|data_out0[10]~45_combout\ & 
-- (((\ctrb|rg_ula|regb|reg3|registro\(10) & \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out0[10]~45_combout\,
	datab => \ctrb|rg_ula|regb|reg7|registro\(10),
	datac => \ctrb|rg_ula|regb|reg3|registro\(10),
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	combout => \ctrb|rg_ula|regb|data_out0[10]~46_combout\);

-- Location: LCFF_X22_Y11_N27
\ctrb|rg_ula|ramb|conteudo_ram[42][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[42][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[42][9]~regout\);

-- Location: LCFF_X22_Y19_N25
\ctrb|rg_ula|ramb|conteudo_ram[41][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[41][9]~regout\);

-- Location: LCFF_X21_Y19_N9
\ctrb|rg_ula|ramb|conteudo_ram[33][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[33][9]~regout\);

-- Location: LCFF_X16_Y12_N27
\ctrb|rg_ula|ramb|conteudo_ram[35][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[35][9]~regout\);

-- Location: LCFF_X15_Y12_N27
\ctrb|rg_ula|ramb|conteudo_ram[46][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[46][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[46][9]~regout\);

-- Location: LCFF_X12_Y10_N27
\ctrb|rg_ula|ramb|conteudo_ram[22][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[22][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[22][9]~regout\);

-- Location: LCFF_X15_Y14_N11
\ctrb|rg_ula|ramb|conteudo_ram[23][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[23][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[23][9]~regout\);

-- Location: LCFF_X16_Y7_N21
\ctrb|rg_ula|ramb|conteudo_ram[28][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[28][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[28][9]~regout\);

-- Location: LCFF_X23_Y20_N1
\ctrb|rg_ula|ramb|conteudo_ram[25][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[25][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[25][9]~regout\);

-- Location: LCFF_X21_Y7_N21
\ctrb|rg_ula|ramb|conteudo_ram[24][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[24][9]~regout\);

-- Location: LCCOMB_X21_Y7_N20
\ctrb|rg_ula|entr1[9]~1171\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1171_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[25][9]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[24][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[25][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[24][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[9]~1171_combout\);

-- Location: LCFF_X21_Y7_N11
\ctrb|rg_ula|ramb|conteudo_ram[29][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[29][9]~regout\);

-- Location: LCCOMB_X21_Y7_N10
\ctrb|rg_ula|entr1[9]~1172\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1172_combout\ = (\ctrb|rg_ula|entr1[9]~1171_combout\ & (((\ctrb|rg_ula|ramb|conteudo_ram[29][9]~regout\)) # (!\ctrb|rg_ula|regb|data_out1\(2)))) # (!\ctrb|rg_ula|entr1[9]~1171_combout\ & (\ctrb|rg_ula|regb|data_out1\(2) & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[28][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[9]~1171_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[29][9]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[28][9]~regout\,
	combout => \ctrb|rg_ula|entr1[9]~1172_combout\);

-- Location: LCFF_X21_Y20_N9
\ctrb|rg_ula|ramb|conteudo_ram[17][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[17][9]~regout\);

-- Location: LCFF_X22_Y8_N3
\ctrb|rg_ula|ramb|conteudo_ram[27][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[27][9]~regout\);

-- Location: LCFF_X12_Y10_N25
\ctrb|rg_ula|ramb|conteudo_ram[30][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[30][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[30][9]~regout\);

-- Location: LCFF_X23_Y8_N31
\ctrb|rg_ula|ramb|conteudo_ram[26][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[26][9]~regout\);

-- Location: LCCOMB_X23_Y8_N30
\ctrb|rg_ula|entr1[9]~1176\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1176_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|ramb|conteudo_ram[30][9]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[26][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[30][9]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[26][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[9]~1176_combout\);

-- Location: LCFF_X14_Y13_N17
\ctrb|rg_ula|ramb|conteudo_ram[31][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[31][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[31][9]~regout\);

-- Location: LCCOMB_X22_Y8_N2
\ctrb|rg_ula|entr1[9]~1177\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1177_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[9]~1176_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[31][9]~regout\)) # (!\ctrb|rg_ula|entr1[9]~1176_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[27][9]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[9]~1176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[31][9]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[27][9]~regout\,
	datad => \ctrb|rg_ula|entr1[9]~1176_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1177_combout\);

-- Location: LCFF_X23_Y19_N27
\ctrb|rg_ula|ramb|conteudo_ram[9][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[9][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[9][9]~regout\);

-- Location: LCFF_X18_Y14_N15
\ctrb|rg_ula|ramb|conteudo_ram[3][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[3][9]~regout\);

-- Location: LCFF_X15_Y16_N1
\ctrb|rg_ula|ramb|conteudo_ram[6][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[6][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[6][9]~regout\);

-- Location: LCFF_X24_Y17_N15
\ctrb|rg_ula|ramb|conteudo_ram[1][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[1][9]~regout\);

-- Location: LCFF_X15_Y16_N15
\ctrb|rg_ula|ramb|conteudo_ram[11][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[11][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[11][9]~regout\);

-- Location: LCFF_X13_Y11_N7
\ctrb|rg_ula|ramb|conteudo_ram[14][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[14][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[14][9]~regout\);

-- Location: LCFF_X18_Y17_N15
\ctrb|rg_ula|ramb|conteudo_ram[58][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[58][9]~regout\);

-- Location: LCFF_X15_Y18_N1
\ctrb|rg_ula|ramb|conteudo_ram[61][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[61][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[61][9]~regout\);

-- Location: LCFF_X16_Y18_N1
\ctrb|rg_ula|ramb|conteudo_ram[55][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[55][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[55][9]~regout\);

-- Location: LCFF_X15_Y17_N11
\ctrb|rg_ula|ramb|conteudo_ram[63][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[63][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[63][9]~regout\);

-- Location: LCFF_X18_Y9_N15
\ctrb|rg_ula|regb|reg5|registro[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ulab|saida[9]~59_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg5|registro\(9));

-- Location: LCFF_X18_Y10_N27
\ctrb|rg_ula|regb|reg3|registro[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[9]~59_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg3|registro\(9));

-- Location: LCFF_X18_Y9_N9
\ctrb|rg_ula|regb|reg1|registro[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[9]~59_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg1|registro\(9));

-- Location: LCCOMB_X18_Y9_N8
\ctrb|rg_ula|entr1[9]~1201\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1201_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ & (((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\)))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ & 
-- ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & (\ctrb|rg_ula|regb|reg3|registro\(9))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & ((\ctrb|rg_ula|regb|reg1|registro\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\,
	datab => \ctrb|rg_ula|regb|reg3|registro\(9),
	datac => \ctrb|rg_ula|regb|reg1|registro\(9),
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\,
	combout => \ctrb|rg_ula|entr1[9]~1201_combout\);

-- Location: LCFF_X18_Y8_N7
\ctrb|rg_ula|regb|reg7|registro[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[9]~59_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg7|registro\(9));

-- Location: LCCOMB_X18_Y8_N6
\ctrb|rg_ula|entr1[9]~1202\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1202_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ & ((\ctrb|rg_ula|entr1[9]~1201_combout\ & ((\ctrb|rg_ula|regb|reg7|registro\(9)))) # (!\ctrb|rg_ula|entr1[9]~1201_combout\ & 
-- (\ctrb|rg_ula|regb|reg5|registro\(9))))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ & (((\ctrb|rg_ula|entr1[9]~1201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg5|registro\(9),
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\,
	datac => \ctrb|rg_ula|regb|reg7|registro\(9),
	datad => \ctrb|rg_ula|entr1[9]~1201_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1202_combout\);

-- Location: LCFF_X25_Y12_N29
\ctrb|rg_ula|ramb|conteudo_ram[86][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[86][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[86][9]~regout\);

-- Location: LCFF_X32_Y10_N11
\ctrb|rg_ula|ramb|conteudo_ram[102][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[102][9]~regout\);

-- Location: LCFF_X23_Y6_N11
\ctrb|rg_ula|ramb|conteudo_ram[70][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[70][9]~regout\);

-- Location: LCCOMB_X23_Y6_N10
\ctrb|rg_ula|entr1[9]~1206\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1206_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[102][9]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|ramb|conteudo_ram[70][9]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[102][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[70][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[9]~1206_combout\);

-- Location: LCFF_X29_Y10_N23
\ctrb|rg_ula|ramb|conteudo_ram[118][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[118][9]~regout\);

-- Location: LCCOMB_X29_Y10_N22
\ctrb|rg_ula|entr1[9]~1207\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1207_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[9]~1206_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[118][9]~regout\))) # (!\ctrb|rg_ula|entr1[9]~1206_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[86][9]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[9]~1206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[86][9]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[118][9]~regout\,
	datad => \ctrb|rg_ula|entr1[9]~1206_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1207_combout\);

-- Location: LCFF_X29_Y7_N25
\ctrb|rg_ula|ramb|conteudo_ram[99][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[99][9]~regout\);

-- Location: LCFF_X24_Y9_N17
\ctrb|rg_ula|ramb|conteudo_ram[83][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[83][9]~regout\);

-- Location: LCFF_X26_Y9_N1
\ctrb|rg_ula|ramb|conteudo_ram[67][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[67][9]~regout\);

-- Location: LCCOMB_X26_Y9_N0
\ctrb|rg_ula|entr1[9]~1208\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1208_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[83][9]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[67][9]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[83][9]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[67][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[9]~1208_combout\);

-- Location: LCFF_X23_Y7_N7
\ctrb|rg_ula|ramb|conteudo_ram[115][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[115][9]~regout\);

-- Location: LCCOMB_X23_Y7_N6
\ctrb|rg_ula|entr1[9]~1209\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1209_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[9]~1208_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[115][9]~regout\))) # (!\ctrb|rg_ula|entr1[9]~1208_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[99][9]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[9]~1208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[99][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[115][9]~regout\,
	datad => \ctrb|rg_ula|entr1[9]~1208_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1209_combout\);

-- Location: LCFF_X24_Y8_N25
\ctrb|rg_ula|ramb|conteudo_ram[98][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[98][9]~regout\);

-- Location: LCFF_X18_Y12_N5
\ctrb|rg_ula|ramb|conteudo_ram[82][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[82][9]~regout\);

-- Location: LCFF_X18_Y12_N21
\ctrb|rg_ula|ramb|conteudo_ram[66][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[66][9]~regout\);

-- Location: LCCOMB_X18_Y12_N20
\ctrb|rg_ula|entr1[9]~1210\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1210_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[82][9]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[66][9]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[82][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[66][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[9]~1210_combout\);

-- Location: LCFF_X24_Y8_N7
\ctrb|rg_ula|ramb|conteudo_ram[114][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[114][9]~regout\);

-- Location: LCCOMB_X24_Y8_N6
\ctrb|rg_ula|entr1[9]~1211\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1211_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[9]~1210_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[114][9]~regout\))) # (!\ctrb|rg_ula|entr1[9]~1210_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[98][9]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[9]~1210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[98][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[114][9]~regout\,
	datad => \ctrb|rg_ula|entr1[9]~1210_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1211_combout\);

-- Location: LCCOMB_X24_Y8_N28
\ctrb|rg_ula|entr1[9]~1212\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1212_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|regb|data_out1\(0))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|entr1[9]~1209_combout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[9]~1211_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|entr1[9]~1209_combout\,
	datad => \ctrb|rg_ula|entr1[9]~1211_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1212_combout\);

-- Location: LCFF_X32_Y12_N31
\ctrb|rg_ula|ramb|conteudo_ram[87][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[87][9]~regout\);

-- Location: LCFF_X33_Y12_N13
\ctrb|rg_ula|ramb|conteudo_ram[103][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[103][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[103][9]~regout\);

-- Location: LCFF_X32_Y12_N29
\ctrb|rg_ula|ramb|conteudo_ram[71][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[71][9]~regout\);

-- Location: LCCOMB_X32_Y12_N28
\ctrb|rg_ula|entr1[9]~1213\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1213_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[103][9]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[71][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[103][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[71][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[9]~1213_combout\);

-- Location: LCFF_X33_Y14_N23
\ctrb|rg_ula|ramb|conteudo_ram[119][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[119][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[119][9]~regout\);

-- Location: LCCOMB_X32_Y12_N30
\ctrb|rg_ula|entr1[9]~1214\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1214_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[9]~1213_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[119][9]~regout\)) # (!\ctrb|rg_ula|entr1[9]~1213_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[87][9]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[9]~1213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[119][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[87][9]~regout\,
	datad => \ctrb|rg_ula|entr1[9]~1213_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1214_combout\);

-- Location: LCCOMB_X24_Y8_N22
\ctrb|rg_ula|entr1[9]~1215\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1215_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[9]~1212_combout\ & (\ctrb|rg_ula|entr1[9]~1214_combout\)) # (!\ctrb|rg_ula|entr1[9]~1212_combout\ & ((\ctrb|rg_ula|entr1[9]~1207_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|entr1[9]~1212_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|entr1[9]~1212_combout\,
	datac => \ctrb|rg_ula|entr1[9]~1214_combout\,
	datad => \ctrb|rg_ula|entr1[9]~1207_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1215_combout\);

-- Location: LCFF_X25_Y11_N19
\ctrb|rg_ula|ramb|conteudo_ram[105][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[105][9]~regout\);

-- Location: LCFF_X31_Y10_N13
\ctrb|rg_ula|ramb|conteudo_ram[89][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[89][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[89][9]~regout\);

-- Location: LCFF_X31_Y17_N17
\ctrb|rg_ula|ramb|conteudo_ram[108][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[108][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[108][9]~regout\);

-- Location: LCFF_X32_Y8_N29
\ctrb|rg_ula|ramb|conteudo_ram[124][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[124][9]~regout\);

-- Location: LCFF_X26_Y11_N21
\ctrb|rg_ula|ramb|conteudo_ram[104][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[104][9]~regout\);

-- Location: LCFF_X27_Y14_N5
\ctrb|rg_ula|ramb|conteudo_ram[88][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[88][9]~regout\);

-- Location: LCFF_X30_Y13_N25
\ctrb|rg_ula|ramb|conteudo_ram[77][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[77][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[77][9]~regout\);

-- Location: LCFF_X30_Y8_N5
\ctrb|rg_ula|ramb|conteudo_ram[125][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[125][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[125][9]~regout\);

-- Location: LCFF_X27_Y6_N15
\ctrb|rg_ula|ramb|conteudo_ram[81][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[81][9]~regout\);

-- Location: LCFF_X29_Y9_N7
\ctrb|rg_ula|ramb|conteudo_ram[113][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[113][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[113][9]~regout\);

-- Location: LCFF_X30_Y9_N7
\ctrb|rg_ula|ramb|conteudo_ram[100][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[100][9]~regout\);

-- Location: LCFF_X26_Y15_N31
\ctrb|rg_ula|ramb|conteudo_ram[96][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[96][9]~regout\);

-- Location: LCFF_X29_Y15_N31
\ctrb|rg_ula|ramb|conteudo_ram[101][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[101][9]~regout\);

-- Location: LCFF_X29_Y16_N5
\ctrb|rg_ula|ramb|conteudo_ram[117][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[117][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[117][9]~regout\);

-- Location: LCFF_X27_Y18_N13
\ctrb|rg_ula|ramb|conteudo_ram[91][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[91][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[91][9]~regout\);

-- Location: LCFF_X25_Y8_N5
\ctrb|rg_ula|ramb|conteudo_ram[94][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[94][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[94][9]~regout\);

-- Location: LCFF_X24_Y16_N31
\ctrb|rg_ula|ramb|conteudo_ram[90][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[90][9]~regout\);

-- Location: LCCOMB_X24_Y16_N30
\ctrb|rg_ula|entr1[9]~1239\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1239_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[94][9]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[90][9]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[94][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[90][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[9]~1239_combout\);

-- Location: LCFF_X24_Y16_N17
\ctrb|rg_ula|ramb|conteudo_ram[95][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[95][9]~regout\);

-- Location: LCCOMB_X24_Y16_N16
\ctrb|rg_ula|entr1[9]~1240\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1240_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[9]~1239_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[95][9]~regout\))) # (!\ctrb|rg_ula|entr1[9]~1239_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[91][9]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[9]~1239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[91][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[95][9]~regout\,
	datad => \ctrb|rg_ula|entr1[9]~1239_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1240_combout\);

-- Location: LCFF_X20_Y14_N1
\ctrb|rg_ula|ramb|conteudo_ram[78][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[78][9]~regout\);

-- Location: LCFF_X25_Y9_N25
\ctrb|rg_ula|ramb|conteudo_ram[75][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[75][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[75][9]~regout\);

-- Location: LCFF_X20_Y14_N19
\ctrb|rg_ula|ramb|conteudo_ram[74][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[74][9]~regout\);

-- Location: LCCOMB_X20_Y14_N18
\ctrb|rg_ula|entr1[9]~1241\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1241_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[75][9]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[74][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[75][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[74][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[9]~1241_combout\);

-- Location: LCFF_X26_Y7_N11
\ctrb|rg_ula|ramb|conteudo_ram[79][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[79][9]~regout\);

-- Location: LCCOMB_X20_Y14_N0
\ctrb|rg_ula|entr1[9]~1242\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1242_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[9]~1241_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[79][9]~regout\)) # (!\ctrb|rg_ula|entr1[9]~1241_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[78][9]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[9]~1241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[79][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[78][9]~regout\,
	datad => \ctrb|rg_ula|entr1[9]~1241_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1242_combout\);

-- Location: LCCOMB_X16_Y15_N10
\ctrb|rg_ula|entr1[9]~1243\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1243_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5)) # ((\ctrb|rg_ula|entr1[9]~1240_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (!\ctrb|rg_ula|regb|data_out1\(5) & 
-- ((\ctrb|rg_ula|entr1[9]~1242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|entr1[9]~1240_combout\,
	datad => \ctrb|rg_ula|entr1[9]~1242_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1243_combout\);

-- Location: LCFF_X29_Y14_N11
\ctrb|rg_ula|ramb|conteudo_ram[126][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[126][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[126][9]~regout\);

-- Location: LCFF_X31_Y14_N7
\ctrb|rg_ula|ramb|conteudo_ram[127][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[127][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[127][9]~regout\);

-- Location: LCCOMB_X18_Y10_N26
\ctrb|rg_ula|regb|data_out0[9]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[9]~48_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & (((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\)))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & 
-- ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\ & ((\ctrb|rg_ula|regb|reg3|registro\(9)))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\ & (\ctrb|rg_ula|regb|reg1|registro\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg1|registro\(9),
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	datac => \ctrb|rg_ula|regb|reg3|registro\(9),
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	combout => \ctrb|rg_ula|regb|data_out0[9]~48_combout\);

-- Location: LCCOMB_X15_Y9_N12
\ctrb|rg_ula|regb|data_out0[9]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[9]~49_combout\ = (\ctrb|rg_ula|regb|data_out0[9]~48_combout\ & (((\ctrb|rg_ula|regb|reg7|registro\(9)) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\)))) # (!\ctrb|rg_ula|regb|data_out0[9]~48_combout\ & 
-- (\ctrb|rg_ula|regb|reg5|registro\(9) & ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg5|registro\(9),
	datab => \ctrb|rg_ula|regb|reg7|registro\(9),
	datac => \ctrb|rg_ula|regb|data_out0[9]~48_combout\,
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	combout => \ctrb|rg_ula|regb|data_out0[9]~49_combout\);

-- Location: LCCOMB_X18_Y12_N14
\ctrb|rg_ula|entr0[9]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr0[9]~15_combout\ = (\ctrb|mux_PC~0_combout\ & (\ctrb|ctrl|PC|registro\(6))) # (!\ctrb|mux_PC~0_combout\ & ((\ctrb|rg_ula|regb|data_out0\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|ctrl|PC|registro\(6),
	datac => \ctrb|rg_ula|regb|data_out0\(9),
	datad => \ctrb|mux_PC~0_combout\,
	combout => \ctrb|rg_ula|entr0[9]~15_combout\);

-- Location: LCFF_X16_Y9_N11
\ctrb|rg_ula|ramb|conteudo_ram[44][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[44][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[44][8]~regout\);

-- Location: LCFF_X16_Y7_N7
\ctrb|rg_ula|ramb|conteudo_ram[28][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[28][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[28][8]~regout\);

-- Location: LCFF_X12_Y10_N23
\ctrb|rg_ula|ramb|conteudo_ram[30][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[30][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[30][8]~regout\);

-- Location: LCFF_X23_Y18_N27
\ctrb|rg_ula|ramb|conteudo_ram[12][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[12][8]~regout\);

-- Location: LCFF_X18_Y16_N11
\ctrb|rg_ula|ramb|conteudo_ram[6][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[6][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[6][8]~regout\);

-- Location: LCFF_X14_Y14_N27
\ctrb|rg_ula|ramb|conteudo_ram[54][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[54][8]~regout\);

-- Location: LCFF_X22_Y18_N11
\ctrb|rg_ula|ramb|conteudo_ram[60][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[60][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[60][8]~regout\);

-- Location: LCFF_X24_Y20_N3
\ctrb|rg_ula|ramb|conteudo_ram[52][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[52][8]~regout\);

-- Location: LCCOMB_X24_Y20_N2
\ctrb|rg_ula|entr1[8]~1256\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1256_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[60][8]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[52][8]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[60][8]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[52][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[8]~1256_combout\);

-- Location: LCFF_X24_Y20_N9
\ctrb|rg_ula|ramb|conteudo_ram[62][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[62][8]~regout\);

-- Location: LCCOMB_X24_Y20_N8
\ctrb|rg_ula|entr1[8]~1257\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1257_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[8]~1256_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[62][8]~regout\))) # (!\ctrb|rg_ula|entr1[8]~1256_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[54][8]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[8]~1256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[54][8]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[62][8]~regout\,
	datad => \ctrb|rg_ula|entr1[8]~1256_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1257_combout\);

-- Location: LCFF_X23_Y20_N23
\ctrb|rg_ula|ramb|conteudo_ram[25][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[25][8]~regout\);

-- Location: LCFF_X24_Y17_N13
\ctrb|rg_ula|ramb|conteudo_ram[3][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[3][8]~regout\);

-- Location: LCFF_X21_Y8_N3
\ctrb|rg_ula|ramb|conteudo_ram[34][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[34][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[34][8]~regout\);

-- Location: LCFF_X18_Y15_N31
\ctrb|rg_ula|ramb|conteudo_ram[10][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[10][8]~regout\);

-- Location: LCFF_X19_Y14_N7
\ctrb|rg_ula|ramb|conteudo_ram[50][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[50][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[50][8]~regout\);

-- Location: LCFF_X14_Y15_N31
\ctrb|rg_ula|ramb|conteudo_ram[56][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[56][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[56][8]~regout\);

-- Location: LCFF_X15_Y10_N3
\ctrb|rg_ula|ramb|conteudo_ram[45][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[45][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[45][8]~regout\);

-- Location: LCFF_X15_Y15_N21
\ctrb|rg_ula|ramb|conteudo_ram[29][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[29][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[29][8]~regout\);

-- Location: LCFF_X15_Y13_N21
\ctrb|rg_ula|ramb|conteudo_ram[13][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[13][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[13][8]~regout\);

-- Location: LCCOMB_X16_Y13_N8
\ctrb|rg_ula|entr1[8]~1280\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1280_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[29][8]~regout\) # (\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|ramb|conteudo_ram[13][8]~regout\ & 
-- ((!\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[13][8]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[29][8]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(4),
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[8]~1280_combout\);

-- Location: LCFF_X15_Y18_N27
\ctrb|rg_ula|ramb|conteudo_ram[61][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[61][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[61][8]~regout\);

-- Location: LCCOMB_X16_Y13_N2
\ctrb|rg_ula|entr1[8]~1281\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1281_combout\ = (\ctrb|rg_ula|entr1[8]~1280_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[61][8]~regout\) # ((!\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|entr1[8]~1280_combout\ & 
-- (((\ctrb|rg_ula|ramb|conteudo_ram[45][8]~regout\ & \ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[61][8]~regout\,
	datab => \ctrb|rg_ula|entr1[8]~1280_combout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[45][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[8]~1281_combout\);

-- Location: LCFF_X25_Y17_N31
\ctrb|rg_ula|ramb|conteudo_ram[21][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[21][8]~regout\);

-- Location: LCFF_X14_Y13_N3
\ctrb|rg_ula|ramb|conteudo_ram[31][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[31][8]~regout\);

-- Location: LCFF_X14_Y10_N19
\ctrb|rg_ula|ramb|conteudo_ram[47][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[47][8]~regout\);

-- Location: LCCOMB_X18_Y11_N16
\ctrb|rg_ula|entr1[8]~1291\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1291_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & (((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\)))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & 
-- ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ & ((\ctrb|rg_ula|regb|reg5|registro\(8)))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ & (\ctrb|rg_ula|regb|reg1|registro\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg1|registro\(8),
	datab => \ctrb|rg_ula|regb|reg5|registro\(8),
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\,
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\,
	combout => \ctrb|rg_ula|entr1[8]~1291_combout\);

-- Location: LCCOMB_X18_Y10_N14
\ctrb|rg_ula|entr1[8]~1292\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1292_combout\ = (\ctrb|rg_ula|entr1[8]~1291_combout\ & ((\ctrb|rg_ula|regb|reg7|registro\(8)) # ((!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\)))) # (!\ctrb|rg_ula|entr1[8]~1291_combout\ & 
-- (((\ctrb|rg_ula|regb|reg3|registro\(8) & \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[8]~1291_combout\,
	datab => \ctrb|rg_ula|regb|reg7|registro\(8),
	datac => \ctrb|rg_ula|regb|reg3|registro\(8),
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\,
	combout => \ctrb|rg_ula|entr1[8]~1292_combout\);

-- Location: LCCOMB_X19_Y7_N22
\ctrb|rg_ula|entr1[8]~1293\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1293_combout\ = (\ctrb|rg_ula|regb|data_out1[5]~4_combout\ & (((\ctrb|rg_ula|entr1[8]~1292_combout\) # (!\ctrb|rg_ula|regb|data_out1[5]~3_combout\)))) # (!\ctrb|rg_ula|regb|data_out1[5]~4_combout\ & 
-- (\ctrb|rg_ula|regb|reg4|registro\(8) & (\ctrb|rg_ula|regb|data_out1[5]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1[5]~4_combout\,
	datab => \ctrb|rg_ula|regb|reg4|registro\(8),
	datac => \ctrb|rg_ula|regb|data_out1[5]~3_combout\,
	datad => \ctrb|rg_ula|entr1[8]~1292_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1293_combout\);

-- Location: LCCOMB_X20_Y7_N6
\ctrb|rg_ula|entr1[8]~1294\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1294_combout\ = (\ctrb|rg_ula|regb|data_out1[5]~0_combout\ & ((\ctrb|rg_ula|entr1[8]~1293_combout\ & (\ctrb|rg_ula|regb|reg6|registro\(8))) # (!\ctrb|rg_ula|entr1[8]~1293_combout\ & ((\ctrb|rg_ula|regb|reg2|registro\(8)))))) # 
-- (!\ctrb|rg_ula|regb|data_out1[5]~0_combout\ & (((\ctrb|rg_ula|entr1[8]~1293_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg6|registro\(8),
	datab => \ctrb|rg_ula|regb|reg2|registro\(8),
	datac => \ctrb|rg_ula|regb|data_out1[5]~0_combout\,
	datad => \ctrb|rg_ula|entr1[8]~1293_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1294_combout\);

-- Location: LCFF_X30_Y15_N27
\ctrb|rg_ula|ramb|conteudo_ram[93][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[93][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[93][8]~regout\);

-- Location: LCFF_X24_Y9_N15
\ctrb|rg_ula|ramb|conteudo_ram[83][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[83][8]~regout\);

-- Location: LCFF_X26_Y13_N1
\ctrb|rg_ula|ramb|conteudo_ram[84][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[84][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[84][8]~regout\);

-- Location: LCFF_X25_Y14_N19
\ctrb|rg_ula|ramb|conteudo_ram[95][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[95][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[95][8]~regout\);

-- Location: LCFF_X32_Y13_N19
\ctrb|rg_ula|ramb|conteudo_ram[101][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[101][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[101][8]~regout\);

-- Location: LCFF_X31_Y13_N17
\ctrb|rg_ula|ramb|conteudo_ram[100][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[100][8]~regout\);

-- Location: LCCOMB_X31_Y13_N16
\ctrb|rg_ula|entr1[8]~1306\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1306_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[101][8]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|conteudo_ram[100][8]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[101][8]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[100][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[8]~1306_combout\);

-- Location: LCFF_X21_Y14_N25
\ctrb|rg_ula|ramb|conteudo_ram[106][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[106][8]~regout\);

-- Location: LCFF_X30_Y7_N15
\ctrb|rg_ula|ramb|conteudo_ram[107][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[107][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[107][8]~regout\);

-- Location: LCFF_X26_Y15_N17
\ctrb|rg_ula|ramb|conteudo_ram[98][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[98][8]~regout\);

-- Location: LCFF_X29_Y7_N27
\ctrb|rg_ula|ramb|conteudo_ram[99][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[99][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[99][8]~regout\);

-- Location: LCFF_X26_Y17_N15
\ctrb|rg_ula|ramb|conteudo_ram[110][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[110][8]~regout\);

-- Location: LCFF_X31_Y16_N31
\ctrb|rg_ula|ramb|conteudo_ram[109][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[109][8]~regout\);

-- Location: LCFF_X26_Y17_N29
\ctrb|rg_ula|ramb|conteudo_ram[108][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[108][8]~regout\);

-- Location: LCCOMB_X26_Y17_N28
\ctrb|rg_ula|entr1[8]~1313\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1313_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[109][8]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[108][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[109][8]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[108][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[8]~1313_combout\);

-- Location: LCFF_X27_Y17_N29
\ctrb|rg_ula|ramb|conteudo_ram[111][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[111][8]~regout\);

-- Location: LCCOMB_X27_Y17_N28
\ctrb|rg_ula|entr1[8]~1314\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1314_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[8]~1313_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[111][8]~regout\))) # (!\ctrb|rg_ula|entr1[8]~1313_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[110][8]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[8]~1313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[110][8]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[111][8]~regout\,
	datad => \ctrb|rg_ula|entr1[8]~1313_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1314_combout\);

-- Location: LCFF_X23_Y6_N5
\ctrb|rg_ula|ramb|conteudo_ram[70][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[70][8]~regout\);

-- Location: LCFF_X24_Y15_N21
\ctrb|rg_ula|ramb|conteudo_ram[67][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[67][8]~regout\);

-- Location: LCFF_X27_Y13_N25
\ctrb|rg_ula|ramb|conteudo_ram[66][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[66][8]~regout\);

-- Location: LCCOMB_X27_Y13_N24
\ctrb|rg_ula|entr1[8]~1316\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1316_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[67][8]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|conteudo_ram[66][8]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[67][8]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[66][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[8]~1316_combout\);

-- Location: LCFF_X24_Y15_N7
\ctrb|rg_ula|ramb|conteudo_ram[71][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[71][8]~regout\);

-- Location: LCCOMB_X24_Y15_N6
\ctrb|rg_ula|entr1[8]~1317\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1317_combout\ = (\ctrb|rg_ula|entr1[8]~1316_combout\ & (((\ctrb|rg_ula|ramb|conteudo_ram[71][8]~regout\) # (!\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|entr1[8]~1316_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[70][8]~regout\ 
-- & ((\ctrb|rg_ula|regb|data_out1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[70][8]~regout\,
	datab => \ctrb|rg_ula|entr1[8]~1316_combout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[71][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[8]~1317_combout\);

-- Location: LCFF_X30_Y13_N11
\ctrb|rg_ula|ramb|conteudo_ram[77][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[77][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[77][8]~regout\);

-- Location: LCFF_X26_Y9_N15
\ctrb|rg_ula|ramb|conteudo_ram[65][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[65][8]~regout\);

-- Location: LCFF_X25_Y9_N31
\ctrb|rg_ula|ramb|conteudo_ram[75][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[75][8]~regout\);

-- Location: LCFF_X20_Y14_N13
\ctrb|rg_ula|ramb|conteudo_ram[74][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[74][8]~regout\);

-- Location: LCCOMB_X20_Y14_N12
\ctrb|rg_ula|entr1[8]~1323\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1323_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2)) # ((\ctrb|rg_ula|ramb|conteudo_ram[75][8]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (!\ctrb|rg_ula|regb|data_out1\(2) & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[74][8]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[74][8]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[75][8]~regout\,
	combout => \ctrb|rg_ula|entr1[8]~1323_combout\);

-- Location: LCFF_X31_Y9_N31
\ctrb|rg_ula|ramb|conteudo_ram[121][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[121][8]~regout\);

-- Location: LCFF_X25_Y7_N3
\ctrb|rg_ula|ramb|conteudo_ram[122][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[122][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[122][8]~regout\);

-- Location: LCFF_X27_Y10_N23
\ctrb|rg_ula|ramb|conteudo_ram[116][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[116][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[116][8]~regout\);

-- Location: LCFF_X27_Y8_N11
\ctrb|rg_ula|ramb|conteudo_ram[124][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[124][8]~regout\);

-- Location: LCCOMB_X20_Y10_N22
\ctrb|rg_ula|ulab|saida_flags[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida_flags[2]~0_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\)) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & 
-- ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & (\ctrb|rg_ula|ulab|Add2~32_combout\)) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\ctrb|rg_ula|ulab|Add3~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datac => \ctrb|rg_ula|ulab|Add2~32_combout\,
	datad => \ctrb|rg_ula|ulab|Add3~32_combout\,
	combout => \ctrb|rg_ula|ulab|saida_flags[2]~0_combout\);

-- Location: LCCOMB_X20_Y10_N4
\ctrb|rg_ula|ulab|saida_flags[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida_flags[2]~1_combout\ = (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & (\ctrb|rg_ula|ulab|saida_flags[2]~0_combout\ & ((\ctrb|rg_ula|entr0[15]~9_combout\) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[15]~9_combout\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datad => \ctrb|rg_ula|ulab|saida_flags[2]~0_combout\,
	combout => \ctrb|rg_ula|ulab|saida_flags[2]~1_combout\);

-- Location: LCCOMB_X19_Y10_N20
\ctrb|rg_ula|ulab|saida[12]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[12]~45_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & (((\ctrb|rg_ula|entr0[11]~13_combout\)) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & ((\ctrb|rg_ula|entr0[12]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datac => \ctrb|rg_ula|entr0[11]~13_combout\,
	datad => \ctrb|rg_ula|entr0[12]~12_combout\,
	combout => \ctrb|rg_ula|ulab|saida[12]~45_combout\);

-- Location: LCCOMB_X19_Y12_N14
\ctrb|rg_ula|ulab|saida[10]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[10]~53_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & (((\ctrb|rg_ula|entr0[9]~15_combout\)) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & (\ctrb|rg_ula|entr0[10]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datac => \ctrb|rg_ula|entr0[10]~14_combout\,
	datad => \ctrb|rg_ula|entr0[9]~15_combout\,
	combout => \ctrb|rg_ula|ulab|saida[10]~53_combout\);

-- Location: LCCOMB_X18_Y9_N10
\ctrb|rg_ula|ulab|saida[9]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[9]~56_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & (\ctrb|rg_ula|entr1[9]~1248_combout\)) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & 
-- ((\ctrb|rg_ula|entr0[10]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[9]~1248_combout\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datad => \ctrb|rg_ula|entr0[10]~14_combout\,
	combout => \ctrb|rg_ula|ulab|saida[9]~56_combout\);

-- Location: LCCOMB_X20_Y10_N20
\ctrb|flags_s[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|flags_s\(2) = (!\RST~combout\ & ((GLOBAL(\ctrb|wr_en_flags[0]~0clkctrl_outclk\) & ((\ctrb|flags_s\(2)))) # (!GLOBAL(\ctrb|wr_en_flags[0]~0clkctrl_outclk\) & (\ctrb|rg_ula|ulab|saida_flags[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~combout\,
	datab => \ctrb|rg_ula|ulab|saida_flags[2]~1_combout\,
	datac => \ctrb|flags_s\(2),
	datad => \ctrb|wr_en_flags[0]~0clkctrl_outclk\,
	combout => \ctrb|flags_s\(2));

-- Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLK_H~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLK_H,
	combout => \CLK_H~combout\);

-- Location: CLKCTRL_G3
\CLK_H~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLK_H~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLK_H~clkctrl_outclk\);

-- Location: LCCOMB_X29_Y9_N8
\ctrb|rg_ula|ramb|conteudo_ram[113][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[113][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[113][0]~feeder_combout\);

-- Location: LCCOMB_X23_Y7_N8
\ctrb|rg_ula|ramb|conteudo_ram[115][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[115][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[115][0]~feeder_combout\);

-- Location: LCCOMB_X30_Y8_N8
\ctrb|rg_ula|ramb|conteudo_ram[125][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[125][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[125][0]~feeder_combout\);

-- Location: LCCOMB_X29_Y8_N4
\ctrb|rg_ula|ramb|conteudo_ram[112][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[112][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[112][0]~feeder_combout\);

-- Location: LCCOMB_X20_Y17_N12
\ctrb|rg_ula|ramb|conteudo_ram[2][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[2][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[2][0]~feeder_combout\);

-- Location: LCCOMB_X26_Y17_N20
\ctrb|rg_ula|ramb|conteudo_ram[108][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[108][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[108][0]~feeder_combout\);

-- Location: LCCOMB_X26_Y13_N24
\ctrb|rg_ula|ramb|conteudo_ram[84][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[84][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[84][0]~feeder_combout\);

-- Location: LCCOMB_X23_Y18_N8
\ctrb|rg_ula|ramb|conteudo_ram[12][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[12][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[12][0]~feeder_combout\);

-- Location: LCCOMB_X23_Y18_N18
\ctrb|rg_ula|ramb|conteudo_ram[14][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[14][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[14][0]~feeder_combout\);

-- Location: LCCOMB_X13_Y16_N8
\ctrb|rg_ula|ramb|conteudo_ram[38][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[38][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[38][0]~feeder_combout\);

-- Location: LCCOMB_X22_Y18_N8
\ctrb|rg_ula|ramb|conteudo_ram[60][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[60][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[60][0]~feeder_combout\);

-- Location: LCCOMB_X22_Y16_N24
\ctrb|rg_ula|ramb|conteudo_ram[8][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[8][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[8][0]~feeder_combout\);

-- Location: LCCOMB_X18_Y16_N8
\ctrb|rg_ula|ramb|conteudo_ram[6][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[6][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[6][0]~feeder_combout\);

-- Location: LCCOMB_X25_Y14_N14
\ctrb|rg_ula|ramb|conteudo_ram[95][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[95][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[95][0]~feeder_combout\);

-- Location: LCCOMB_X30_Y9_N24
\ctrb|rg_ula|ramb|conteudo_ram[100][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[100][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[100][0]~feeder_combout\);

-- Location: LCCOMB_X31_Y9_N4
\ctrb|rg_ula|ramb|conteudo_ram[121][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[121][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[121][0]~feeder_combout\);

-- Location: LCCOMB_X24_Y9_N4
\ctrb|rg_ula|ramb|conteudo_ram[83][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[83][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[83][0]~feeder_combout\);

-- Location: LCCOMB_X22_Y8_N12
\ctrb|rg_ula|ramb|conteudo_ram[27][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[27][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[27][0]~feeder_combout\);

-- Location: LCCOMB_X21_Y8_N4
\ctrb|rg_ula|ramb|conteudo_ram[34][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[34][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[34][0]~feeder_combout\);

-- Location: LCCOMB_X24_Y8_N8
\ctrb|rg_ula|ramb|conteudo_ram[98][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[98][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[98][0]~feeder_combout\);

-- Location: LCCOMB_X27_Y8_N0
\ctrb|rg_ula|ramb|conteudo_ram[124][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[124][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[124][0]~feeder_combout\);

-- Location: LCCOMB_X26_Y11_N0
\ctrb|rg_ula|ramb|conteudo_ram[104][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[104][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[104][0]~feeder_combout\);

-- Location: LCCOMB_X32_Y7_N20
\ctrb|rg_ula|ramb|conteudo_ram[107][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[107][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[107][0]~feeder_combout\);

-- Location: LCCOMB_X15_Y15_N0
\ctrb|rg_ula|ramb|conteudo_ram[29][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[29][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[29][0]~feeder_combout\);

-- Location: LCCOMB_X16_Y9_N24
\ctrb|rg_ula|ramb|conteudo_ram[44][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[44][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[44][0]~feeder_combout\);

-- Location: LCCOMB_X16_Y7_N8
\ctrb|rg_ula|ramb|conteudo_ram[28][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[28][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[28][0]~feeder_combout\);

-- Location: LCCOMB_X14_Y14_N28
\ctrb|rg_ula|ramb|conteudo_ram[54][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[54][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[54][0]~feeder_combout\);

-- Location: LCCOMB_X15_Y17_N16
\ctrb|rg_ula|ramb|conteudo_ram[63][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[63][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[63][0]~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N20
\ctrb|rg_ula|ramb|conteudo_ram[56][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[56][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[56][0]~feeder_combout\);

-- Location: LCCOMB_X31_Y16_N14
\ctrb|rg_ula|ramb|conteudo_ram[109][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[109][1]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(1),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[109][1]~feeder_combout\);

-- Location: LCCOMB_X30_Y14_N26
\ctrb|rg_ula|ramb|conteudo_ram[78][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[78][1]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(1),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[78][1]~feeder_combout\);

-- Location: LCCOMB_X29_Y14_N4
\ctrb|rg_ula|ramb|conteudo_ram[126][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[126][1]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(1),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[126][1]~feeder_combout\);

-- Location: LCCOMB_X27_Y14_N14
\ctrb|rg_ula|ramb|conteudo_ram[88][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[88][1]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(1),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[88][1]~feeder_combout\);

-- Location: LCCOMB_X25_Y17_N14
\ctrb|rg_ula|ramb|conteudo_ram[21][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[21][1]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(1),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[21][1]~feeder_combout\);

-- Location: LCCOMB_X33_Y12_N0
\ctrb|rg_ula|ramb|conteudo_ram[101][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[101][1]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(1),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[101][1]~feeder_combout\);

-- Location: LCCOMB_X25_Y7_N6
\ctrb|rg_ula|ramb|conteudo_ram[122][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[122][1]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(1),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[122][1]~feeder_combout\);

-- Location: LCCOMB_X24_Y7_N8
\ctrb|rg_ula|ramb|conteudo_ram[99][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[99][1]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(1),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[99][1]~feeder_combout\);

-- Location: LCCOMB_X31_Y11_N24
\ctrb|rg_ula|ramb|conteudo_ram[92][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[92][1]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(1),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[92][1]~feeder_combout\);

-- Location: LCCOMB_X25_Y8_N10
\ctrb|rg_ula|ramb|conteudo_ram[94][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[94][1]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(1),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[94][1]~feeder_combout\);

-- Location: LCCOMB_X30_Y7_N20
\ctrb|rg_ula|ramb|conteudo_ram[107][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[107][1]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(1),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[107][1]~feeder_combout\);

-- Location: LCCOMB_X29_Y9_N14
\ctrb|rg_ula|ramb|conteudo_ram[113][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[113][1]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(1),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[113][1]~feeder_combout\);

-- Location: LCCOMB_X31_Y10_N26
\ctrb|rg_ula|ramb|conteudo_ram[89][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[89][1]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(1),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[89][1]~feeder_combout\);

-- Location: LCCOMB_X30_Y10_N6
\ctrb|rg_ula|ramb|conteudo_ram[120][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[120][1]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(1),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[120][1]~feeder_combout\);

-- Location: LCCOMB_X29_Y10_N30
\ctrb|rg_ula|ramb|conteudo_ram[118][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[118][1]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(1),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[118][1]~feeder_combout\);

-- Location: LCCOMB_X16_Y12_N20
\ctrb|rg_ula|ramb|conteudo_ram[35][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[35][1]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(1),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[35][1]~feeder_combout\);

-- Location: LCCOMB_X18_Y14_N26
\ctrb|rg_ula|ramb|conteudo_ram[3][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[3][1]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(1),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[3][1]~feeder_combout\);

-- Location: LCCOMB_X15_Y18_N30
\ctrb|rg_ula|ramb|conteudo_ram[61][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[61][1]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(1),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[61][1]~feeder_combout\);

-- Location: LCCOMB_X30_Y15_N14
\ctrb|rg_ula|ramb|conteudo_ram[93][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[93][1]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(1),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[93][1]~feeder_combout\);

-- Location: LCCOMB_X24_Y12_N12
\ctrb|rg_ula|ramb|conteudo_ram[82][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[82][1]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(1),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[82][1]~feeder_combout\);

-- Location: LCCOMB_X24_Y19_N14
\ctrb|rg_ula|ramb|conteudo_ram[57][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[57][1]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(1),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[57][1]~feeder_combout\);

-- Location: LCCOMB_X27_Y8_N14
\ctrb|rg_ula|ramb|conteudo_ram[124][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[124][1]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(1),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[124][1]~feeder_combout\);

-- Location: LCCOMB_X26_Y6_N14
\ctrb|rg_ula|ramb|conteudo_ram[123][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[123][1]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(1),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[123][1]~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N18
\ctrb|rg_ula|ramb|conteudo_ram[56][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[56][1]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(1),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[56][1]~feeder_combout\);

-- Location: LCCOMB_X14_Y17_N22
\ctrb|rg_ula|ramb|conteudo_ram[19][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[19][1]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(1),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[19][1]~feeder_combout\);

-- Location: LCCOMB_X13_Y16_N10
\ctrb|rg_ula|ramb|conteudo_ram[38][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[38][1]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(1),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[38][1]~feeder_combout\);

-- Location: LCCOMB_X18_Y18_N24
\ctrb|rg_ula|ramb|conteudo_ram[12][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[12][1]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(1),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[12][1]~feeder_combout\);

-- Location: LCCOMB_X31_Y14_N14
\ctrb|rg_ula|ramb|conteudo_ram[119][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[119][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[119][2]~feeder_combout\);

-- Location: LCCOMB_X32_Y15_N20
\ctrb|rg_ula|ramb|conteudo_ram[76][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[76][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[76][2]~feeder_combout\);

-- Location: LCCOMB_X29_Y14_N14
\ctrb|rg_ula|ramb|conteudo_ram[126][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[126][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[126][2]~feeder_combout\);

-- Location: LCCOMB_X22_Y14_N12
\ctrb|rg_ula|ramb|conteudo_ram[26][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[26][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[26][2]~feeder_combout\);

-- Location: LCCOMB_X26_Y9_N18
\ctrb|rg_ula|ramb|conteudo_ram[65][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[65][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[65][2]~feeder_combout\);

-- Location: LCCOMB_X26_Y8_N6
\ctrb|rg_ula|ramb|conteudo_ram[112][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[112][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[112][2]~feeder_combout\);

-- Location: LCCOMB_X23_Y6_N16
\ctrb|rg_ula|ramb|conteudo_ram[70][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[70][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[70][2]~feeder_combout\);

-- Location: LCCOMB_X16_Y9_N4
\ctrb|rg_ula|ramb|conteudo_ram[44][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[44][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[44][2]~feeder_combout\);

-- Location: LCCOMB_X22_Y9_N28
\ctrb|rg_ula|ramb|conteudo_ram[97][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[97][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[97][2]~feeder_combout\);

-- Location: LCCOMB_X24_Y16_N22
\ctrb|rg_ula|ramb|conteudo_ram[95][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[95][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[95][2]~feeder_combout\);

-- Location: LCCOMB_X25_Y12_N26
\ctrb|rg_ula|ramb|conteudo_ram[86][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[86][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[86][2]~feeder_combout\);

-- Location: LCCOMB_X24_Y11_N24
\ctrb|rg_ula|ramb|conteudo_ram[106][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[106][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[106][2]~feeder_combout\);

-- Location: LCCOMB_X25_Y8_N16
\ctrb|rg_ula|ramb|conteudo_ram[94][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[94][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[94][2]~feeder_combout\);

-- Location: LCCOMB_X30_Y8_N6
\ctrb|rg_ula|ramb|conteudo_ram[125][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[125][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[125][2]~feeder_combout\);

-- Location: LCCOMB_X30_Y8_N16
\ctrb|rg_ula|ramb|conteudo_ram[120][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[120][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[120][2]~feeder_combout\);

-- Location: LCCOMB_X27_Y9_N20
\ctrb|rg_ula|ramb|conteudo_ram[68][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[68][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[68][2]~feeder_combout\);

-- Location: LCCOMB_X22_Y17_N24
\ctrb|rg_ula|ramb|conteudo_ram[16][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[16][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[16][2]~feeder_combout\);

-- Location: LCCOMB_X15_Y10_N18
\ctrb|rg_ula|ramb|conteudo_ram[45][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[45][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[45][2]~feeder_combout\);

-- Location: LCCOMB_X20_Y18_N16
\ctrb|rg_ula|ramb|conteudo_ram[18][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[18][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[18][2]~feeder_combout\);

-- Location: LCCOMB_X13_Y15_N28
\ctrb|rg_ula|ramb|conteudo_ram[51][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[51][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[51][2]~feeder_combout\);

-- Location: LCCOMB_X24_Y7_N10
\ctrb|rg_ula|ramb|conteudo_ram[99][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[99][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[99][2]~feeder_combout\);

-- Location: LCCOMB_X23_Y9_N28
\ctrb|rg_ula|ramb|conteudo_ram[73][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[73][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[73][2]~feeder_combout\);

-- Location: LCCOMB_X13_Y10_N30
\ctrb|rg_ula|ramb|conteudo_ram[22][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[22][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[22][2]~feeder_combout\);

-- Location: LCCOMB_X15_Y18_N28
\ctrb|rg_ula|ramb|conteudo_ram[61][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[61][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[61][2]~feeder_combout\);

-- Location: LCCOMB_X32_Y12_N14
\ctrb|rg_ula|ramb|conteudo_ram[87][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[87][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[87][3]~feeder_combout\);

-- Location: LCCOMB_X30_Y9_N4
\ctrb|rg_ula|ramb|conteudo_ram[100][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[100][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[100][3]~feeder_combout\);

-- Location: LCCOMB_X26_Y6_N12
\ctrb|rg_ula|ramb|conteudo_ram[123][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[123][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[123][3]~feeder_combout\);

-- Location: LCCOMB_X27_Y8_N2
\ctrb|rg_ula|ramb|conteudo_ram[124][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[124][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[124][3]~feeder_combout\);

-- Location: LCCOMB_X29_Y9_N4
\ctrb|rg_ula|ramb|conteudo_ram[113][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[113][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[113][3]~feeder_combout\);

-- Location: LCCOMB_X29_Y15_N14
\ctrb|rg_ula|ramb|conteudo_ram[125][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[125][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[125][3]~feeder_combout\);

-- Location: LCCOMB_X16_Y11_N30
\ctrb|rg_ula|ramb|conteudo_ram[24][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[24][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[24][3]~feeder_combout\);

-- Location: LCCOMB_X15_Y12_N0
\ctrb|rg_ula|ramb|conteudo_ram[46][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[46][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[46][3]~feeder_combout\);

-- Location: LCCOMB_X15_Y10_N4
\ctrb|rg_ula|ramb|conteudo_ram[45][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[45][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[45][3]~feeder_combout\);

-- Location: LCCOMB_X20_Y17_N28
\ctrb|rg_ula|ramb|conteudo_ram[2][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[2][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[2][3]~feeder_combout\);

-- Location: LCCOMB_X13_Y9_N24
\ctrb|rg_ula|ramb|conteudo_ram[105][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[105][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[105][3]~feeder_combout\);

-- Location: LCCOMB_X16_Y17_N12
\ctrb|rg_ula|ramb|conteudo_ram[59][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[59][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[59][3]~feeder_combout\);

-- Location: LCCOMB_X16_Y18_N2
\ctrb|rg_ula|ramb|conteudo_ram[55][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[55][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[55][3]~feeder_combout\);

-- Location: LCCOMB_X14_Y10_N22
\ctrb|rg_ula|ramb|conteudo_ram[47][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[47][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[47][3]~feeder_combout\);

-- Location: LCCOMB_X21_Y8_N22
\ctrb|rg_ula|ramb|conteudo_ram[34][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[34][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[34][3]~feeder_combout\);

-- Location: LCCOMB_X25_Y9_N22
\ctrb|rg_ula|ramb|conteudo_ram[75][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[75][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[75][3]~feeder_combout\);

-- Location: LCCOMB_X32_Y13_N30
\ctrb|rg_ula|ramb|conteudo_ram[103][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[103][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[103][3]~feeder_combout\);

-- Location: LCCOMB_X32_Y13_N4
\ctrb|rg_ula|ramb|conteudo_ram[101][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[101][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[101][3]~feeder_combout\);

-- Location: LCCOMB_X31_Y10_N22
\ctrb|rg_ula|ramb|conteudo_ram[89][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[89][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[89][3]~feeder_combout\);

-- Location: LCCOMB_X32_Y10_N26
\ctrb|rg_ula|ramb|conteudo_ram[102][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[102][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[102][3]~feeder_combout\);

-- Location: LCCOMB_X30_Y10_N20
\ctrb|rg_ula|ramb|conteudo_ram[120][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[120][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[120][3]~feeder_combout\);

-- Location: LCCOMB_X25_Y18_N6
\ctrb|rg_ula|ramb|conteudo_ram[111][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[111][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[111][3]~feeder_combout\);

-- Location: LCCOMB_X31_Y17_N8
\ctrb|rg_ula|ramb|conteudo_ram[108][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[108][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[108][3]~feeder_combout\);

-- Location: LCCOMB_X24_Y18_N14
\ctrb|rg_ula|ramb|conteudo_ram[62][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[62][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[62][3]~feeder_combout\);

-- Location: LCCOMB_X18_Y6_N24
\ctrb|rg_ula|ramb|conteudo_ram[39][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[39][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[39][3]~feeder_combout\);

-- Location: LCCOMB_X23_Y18_N16
\ctrb|rg_ula|ramb|conteudo_ram[12][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[12][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[12][3]~feeder_combout\);

-- Location: LCCOMB_X27_Y13_N10
\ctrb|rg_ula|ramb|conteudo_ram[66][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[66][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[66][4]~feeder_combout\);

-- Location: LCCOMB_X31_Y11_N30
\ctrb|rg_ula|ramb|conteudo_ram[92][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[92][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[92][4]~feeder_combout\);

-- Location: LCCOMB_X32_Y10_N16
\ctrb|rg_ula|ramb|conteudo_ram[102][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[102][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[102][4]~feeder_combout\);

-- Location: LCCOMB_X30_Y10_N14
\ctrb|rg_ula|ramb|conteudo_ram[120][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[120][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[120][4]~feeder_combout\);

-- Location: LCCOMB_X30_Y15_N4
\ctrb|rg_ula|ramb|conteudo_ram[93][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[93][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[93][4]~feeder_combout\);

-- Location: LCCOMB_X33_Y12_N2
\ctrb|rg_ula|ramb|conteudo_ram[103][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[103][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[103][4]~feeder_combout\);

-- Location: LCCOMB_X33_Y12_N28
\ctrb|rg_ula|ramb|conteudo_ram[101][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[101][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[101][4]~feeder_combout\);

-- Location: LCCOMB_X31_Y16_N2
\ctrb|rg_ula|ramb|conteudo_ram[109][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[109][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[109][4]~feeder_combout\);

-- Location: LCCOMB_X20_Y17_N30
\ctrb|rg_ula|ramb|conteudo_ram[7][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[7][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[7][4]~feeder_combout\);

-- Location: LCCOMB_X18_Y17_N18
\ctrb|rg_ula|ramb|conteudo_ram[58][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[58][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[58][4]~feeder_combout\);

-- Location: LCCOMB_X15_Y17_N4
\ctrb|rg_ula|ramb|conteudo_ram[63][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[63][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[63][4]~feeder_combout\);

-- Location: LCCOMB_X27_Y14_N18
\ctrb|rg_ula|ramb|conteudo_ram[88][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[88][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[88][4]~feeder_combout\);

-- Location: LCCOMB_X20_Y16_N4
\ctrb|rg_ula|ramb|conteudo_ram[39][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[39][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[39][4]~feeder_combout\);

-- Location: LCCOMB_X16_Y16_N24
\ctrb|rg_ula|ramb|conteudo_ram[36][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[36][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[36][4]~feeder_combout\);

-- Location: LCCOMB_X24_Y17_N6
\ctrb|rg_ula|ramb|conteudo_ram[1][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[1][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[1][4]~feeder_combout\);

-- Location: LCCOMB_X25_Y17_N24
\ctrb|rg_ula|ramb|conteudo_ram[21][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[21][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[21][4]~feeder_combout\);

-- Location: LCCOMB_X27_Y18_N20
\ctrb|rg_ula|ramb|conteudo_ram[91][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[91][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[91][4]~feeder_combout\);

-- Location: LCCOMB_X27_Y18_N10
\ctrb|rg_ula|ramb|conteudo_ram[90][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[90][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[90][4]~feeder_combout\);

-- Location: LCCOMB_X24_Y7_N30
\ctrb|rg_ula|ramb|conteudo_ram[99][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[99][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[99][4]~feeder_combout\);

-- Location: LCCOMB_X15_Y8_N4
\ctrb|rg_ula|ramb|conteudo_ram[45][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[45][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[45][4]~feeder_combout\);

-- Location: LCCOMB_X16_Y7_N22
\ctrb|rg_ula|ramb|conteudo_ram[28][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[28][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[28][4]~feeder_combout\);

-- Location: LCCOMB_X13_Y10_N8
\ctrb|rg_ula|ramb|conteudo_ram[22][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[22][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[22][4]~feeder_combout\);

-- Location: LCCOMB_X13_Y10_N2
\ctrb|rg_ula|ramb|conteudo_ram[30][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[30][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[30][4]~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N28
\ctrb|rg_ula|ramb|conteudo_ram[56][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[56][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[56][4]~feeder_combout\);

-- Location: LCCOMB_X13_Y15_N4
\ctrb|rg_ula|ramb|conteudo_ram[51][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[51][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[51][4]~feeder_combout\);

-- Location: LCCOMB_X14_Y14_N0
\ctrb|rg_ula|ramb|conteudo_ram[54][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[54][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[54][4]~feeder_combout\);

-- Location: LCCOMB_X15_Y16_N10
\ctrb|rg_ula|ramb|conteudo_ram[11][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[11][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[11][4]~feeder_combout\);

-- Location: LCCOMB_X23_Y16_N14
\ctrb|rg_ula|ramb|conteudo_ram[4][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[4][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[4][4]~feeder_combout\);

-- Location: LCCOMB_X20_Y20_N22
\ctrb|rg_ula|ramb|conteudo_ram[59][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[59][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[59][4]~feeder_combout\);

-- Location: LCCOMB_X16_Y18_N12
\ctrb|rg_ula|ramb|conteudo_ram[55][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[55][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[55][4]~feeder_combout\);

-- Location: LCCOMB_X15_Y18_N24
\ctrb|rg_ula|ramb|conteudo_ram[61][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[61][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[61][4]~feeder_combout\);

-- Location: LCCOMB_X23_Y20_N6
\ctrb|rg_ula|ramb|conteudo_ram[25][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[25][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[25][4]~feeder_combout\);

-- Location: LCCOMB_X24_Y19_N26
\ctrb|rg_ula|ramb|conteudo_ram[57][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[57][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[57][4]~feeder_combout\);

-- Location: LCCOMB_X16_Y9_N30
\ctrb|rg_ula|ramb|conteudo_ram[44][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[44][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[44][5]~feeder_combout\);

-- Location: LCCOMB_X25_Y11_N12
\ctrb|rg_ula|ramb|conteudo_ram[105][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[105][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[105][5]~feeder_combout\);

-- Location: LCCOMB_X14_Y10_N14
\ctrb|rg_ula|ramb|conteudo_ram[47][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[47][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[47][5]~feeder_combout\);

-- Location: LCCOMB_X20_Y16_N10
\ctrb|rg_ula|ramb|conteudo_ram[39][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[39][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[39][5]~feeder_combout\);

-- Location: LCCOMB_X20_Y18_N8
\ctrb|rg_ula|ramb|conteudo_ram[23][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[23][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[23][5]~feeder_combout\);

-- Location: LCCOMB_X16_Y17_N14
\ctrb|rg_ula|ramb|conteudo_ram[59][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[59][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[59][5]~feeder_combout\);

-- Location: LCCOMB_X13_Y16_N0
\ctrb|rg_ula|ramb|conteudo_ram[38][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[38][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[38][5]~feeder_combout\);

-- Location: LCCOMB_X21_Y19_N22
\ctrb|rg_ula|ramb|conteudo_ram[33][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[33][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[33][5]~feeder_combout\);

-- Location: LCCOMB_X24_Y18_N26
\ctrb|rg_ula|ramb|conteudo_ram[62][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[62][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[62][5]~feeder_combout\);

-- Location: LCCOMB_X21_Y17_N2
\ctrb|rg_ula|ramb|conteudo_ram[16][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[16][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[16][5]~feeder_combout\);

-- Location: LCCOMB_X21_Y17_N28
\ctrb|rg_ula|ramb|conteudo_ram[18][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[18][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[18][5]~feeder_combout\);

-- Location: LCCOMB_X22_Y8_N28
\ctrb|rg_ula|ramb|conteudo_ram[27][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[27][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[27][5]~feeder_combout\);

-- Location: LCCOMB_X25_Y16_N18
\ctrb|rg_ula|ramb|conteudo_ram[17][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[17][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[17][5]~feeder_combout\);

-- Location: LCCOMB_X23_Y9_N6
\ctrb|rg_ula|ramb|conteudo_ram[73][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[73][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[73][5]~feeder_combout\);

-- Location: LCCOMB_X25_Y7_N16
\ctrb|rg_ula|ramb|conteudo_ram[122][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[122][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[122][5]~feeder_combout\);

-- Location: LCCOMB_X27_Y8_N26
\ctrb|rg_ula|ramb|conteudo_ram[124][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[124][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[124][5]~feeder_combout\);

-- Location: LCCOMB_X25_Y9_N14
\ctrb|rg_ula|ramb|conteudo_ram[75][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[75][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[75][5]~feeder_combout\);

-- Location: LCCOMB_X27_Y10_N0
\ctrb|rg_ula|ramb|conteudo_ram[81][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[81][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[81][5]~feeder_combout\);

-- Location: LCCOMB_X25_Y17_N6
\ctrb|rg_ula|ramb|conteudo_ram[21][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[21][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[21][5]~feeder_combout\);

-- Location: LCCOMB_X32_Y10_N14
\ctrb|rg_ula|ramb|conteudo_ram[102][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[102][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[102][5]~feeder_combout\);

-- Location: LCCOMB_X32_Y13_N26
\ctrb|rg_ula|ramb|conteudo_ram[101][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[101][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[101][5]~feeder_combout\);

-- Location: LCCOMB_X25_Y16_N0
\ctrb|rg_ula|ramb|conteudo_ram[17][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[17][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[17][6]~feeder_combout\);

-- Location: LCCOMB_X24_Y17_N26
\ctrb|rg_ula|ramb|conteudo_ram[1][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[1][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[1][6]~feeder_combout\);

-- Location: LCCOMB_X30_Y17_N16
\ctrb|rg_ula|ramb|conteudo_ram[88][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[88][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[88][6]~feeder_combout\);

-- Location: LCCOMB_X30_Y9_N26
\ctrb|rg_ula|ramb|conteudo_ram[100][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[100][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[100][6]~feeder_combout\);

-- Location: LCCOMB_X32_Y10_N8
\ctrb|rg_ula|ramb|conteudo_ram[102][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[102][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[102][6]~feeder_combout\);

-- Location: LCCOMB_X32_Y13_N10
\ctrb|rg_ula|ramb|conteudo_ram[101][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[101][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[101][6]~feeder_combout\);

-- Location: LCCOMB_X33_Y12_N22
\ctrb|rg_ula|ramb|conteudo_ram[103][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[103][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[103][6]~feeder_combout\);

-- Location: LCCOMB_X29_Y14_N12
\ctrb|rg_ula|ramb|conteudo_ram[126][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[126][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[126][6]~feeder_combout\);

-- Location: LCCOMB_X30_Y16_N16
\ctrb|rg_ula|ramb|conteudo_ram[110][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[110][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[110][6]~feeder_combout\);

-- Location: LCCOMB_X32_Y16_N24
\ctrb|rg_ula|ramb|conteudo_ram[89][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[89][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[89][6]~feeder_combout\);

-- Location: LCCOMB_X30_Y7_N10
\ctrb|rg_ula|ramb|conteudo_ram[107][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[107][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[107][6]~feeder_combout\);

-- Location: LCCOMB_X27_Y8_N24
\ctrb|rg_ula|ramb|conteudo_ram[124][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[124][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[124][6]~feeder_combout\);

-- Location: LCCOMB_X24_Y9_N20
\ctrb|rg_ula|ramb|conteudo_ram[83][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[83][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[83][6]~feeder_combout\);

-- Location: LCCOMB_X20_Y20_N12
\ctrb|rg_ula|ramb|conteudo_ram[59][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[59][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[59][6]~feeder_combout\);

-- Location: LCCOMB_X21_Y18_N2
\ctrb|rg_ula|ramb|conteudo_ram[7][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[7][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[7][6]~feeder_combout\);

-- Location: LCCOMB_X21_Y19_N16
\ctrb|rg_ula|ramb|conteudo_ram[33][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[33][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[33][6]~feeder_combout\);

-- Location: LCCOMB_X22_Y19_N10
\ctrb|rg_ula|ramb|conteudo_ram[9][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[9][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[9][6]~feeder_combout\);

-- Location: LCCOMB_X16_Y7_N10
\ctrb|rg_ula|ramb|conteudo_ram[28][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[28][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[28][6]~feeder_combout\);

-- Location: LCCOMB_X18_Y12_N0
\ctrb|rg_ula|ramb|conteudo_ram[82][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[82][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[82][6]~feeder_combout\);

-- Location: LCCOMB_X16_Y14_N8
\ctrb|rg_ula|ramb|conteudo_ram[43][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[43][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[43][6]~feeder_combout\);

-- Location: LCCOMB_X15_Y11_N12
\ctrb|rg_ula|ramb|conteudo_ram[54][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[54][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[54][6]~feeder_combout\);

-- Location: LCCOMB_X16_Y12_N28
\ctrb|rg_ula|ramb|conteudo_ram[35][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[35][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[35][6]~feeder_combout\);

-- Location: LCCOMB_X13_Y11_N24
\ctrb|rg_ula|ramb|conteudo_ram[14][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[14][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[14][6]~feeder_combout\);

-- Location: LCCOMB_X14_Y10_N4
\ctrb|rg_ula|ramb|conteudo_ram[47][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[47][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[47][6]~feeder_combout\);

-- Location: LCCOMB_X13_Y16_N26
\ctrb|rg_ula|ramb|conteudo_ram[38][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[38][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[38][6]~feeder_combout\);

-- Location: LCCOMB_X15_Y16_N30
\ctrb|rg_ula|ramb|conteudo_ram[11][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[11][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[11][6]~feeder_combout\);

-- Location: LCCOMB_X16_Y18_N16
\ctrb|rg_ula|ramb|conteudo_ram[55][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[55][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[55][6]~feeder_combout\);

-- Location: LCCOMB_X19_Y13_N20
\ctrb|rg_ula|regb|reg4|registro[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|reg4|registro[1]~feeder_combout\ = \ctrb|rg_ula|ulab|saida[1]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|ulab|saida[1]~8_combout\,
	combout => \ctrb|rg_ula|regb|reg4|registro[1]~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N0
\ctrb|rg_ula|regb|reg4|registro[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|reg4|registro[4]~feeder_combout\ = \ctrb|rg_ula|ulab|saida[4]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|ulab|saida[4]~20_combout\,
	combout => \ctrb|rg_ula|regb|reg4|registro[4]~feeder_combout\);

-- Location: LCCOMB_X19_Y7_N20
\ctrb|rg_ula|regb|reg6|registro[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|reg6|registro[5]~feeder_combout\ = \ctrb|rg_ula|ulab|saida[5]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|ulab|saida[5]~24_combout\,
	combout => \ctrb|rg_ula|regb|reg6|registro[5]~feeder_combout\);

-- Location: LCCOMB_X24_Y9_N30
\ctrb|rg_ula|ramb|conteudo_ram[83][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[83][7]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(7),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[83][7]~feeder_combout\);

-- Location: LCCOMB_X24_Y6_N2
\ctrb|rg_ula|ramb|conteudo_ram[86][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[86][7]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(7),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[86][7]~feeder_combout\);

-- Location: LCCOMB_X31_Y14_N22
\ctrb|rg_ula|ramb|conteudo_ram[127][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[127][7]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(7),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[127][7]~feeder_combout\);

-- Location: LCCOMB_X29_Y10_N28
\ctrb|rg_ula|ramb|conteudo_ram[118][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[118][7]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(7),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[118][7]~feeder_combout\);

-- Location: LCCOMB_X16_Y7_N28
\ctrb|rg_ula|ramb|conteudo_ram[28][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[28][7]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(7),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[28][7]~feeder_combout\);

-- Location: LCCOMB_X23_Y16_N30
\ctrb|rg_ula|ramb|conteudo_ram[4][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[4][7]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(7),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[4][7]~feeder_combout\);

-- Location: LCCOMB_X25_Y11_N6
\ctrb|rg_ula|ramb|conteudo_ram[105][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[105][7]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(7),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[105][7]~feeder_combout\);

-- Location: LCCOMB_X26_Y12_N20
\ctrb|rg_ula|ramb|conteudo_ram[126][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[126][7]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(7),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[126][7]~feeder_combout\);

-- Location: LCCOMB_X15_Y16_N8
\ctrb|rg_ula|ramb|conteudo_ram[11][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[11][7]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(7),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[11][7]~feeder_combout\);

-- Location: LCCOMB_X25_Y16_N4
\ctrb|rg_ula|ramb|conteudo_ram[17][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[17][7]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(7),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[17][7]~feeder_combout\);

-- Location: LCCOMB_X20_Y20_N28
\ctrb|rg_ula|ramb|conteudo_ram[59][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[59][7]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(7),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[59][7]~feeder_combout\);

-- Location: LCCOMB_X15_Y20_N26
\ctrb|rg_ula|ramb|conteudo_ram[39][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[39][7]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(7),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[39][7]~feeder_combout\);

-- Location: LCCOMB_X13_Y11_N18
\ctrb|rg_ula|ramb|conteudo_ram[14][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[14][7]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(7),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[14][7]~feeder_combout\);

-- Location: LCCOMB_X13_Y15_N26
\ctrb|rg_ula|ramb|conteudo_ram[51][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[51][7]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(7),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[51][7]~feeder_combout\);

-- Location: LCCOMB_X30_Y15_N26
\ctrb|rg_ula|ramb|conteudo_ram[93][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[93][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[93][8]~feeder_combout\);

-- Location: LCCOMB_X26_Y13_N0
\ctrb|rg_ula|ramb|conteudo_ram[84][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[84][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[84][8]~feeder_combout\);

-- Location: LCCOMB_X29_Y7_N26
\ctrb|rg_ula|ramb|conteudo_ram[99][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[99][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[99][8]~feeder_combout\);

-- Location: LCCOMB_X25_Y14_N18
\ctrb|rg_ula|ramb|conteudo_ram[95][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[95][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[95][8]~feeder_combout\);

-- Location: LCCOMB_X32_Y13_N18
\ctrb|rg_ula|ramb|conteudo_ram[101][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[101][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[101][8]~feeder_combout\);

-- Location: LCCOMB_X30_Y13_N10
\ctrb|rg_ula|ramb|conteudo_ram[77][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[77][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[77][8]~feeder_combout\);

-- Location: LCCOMB_X27_Y10_N22
\ctrb|rg_ula|ramb|conteudo_ram[116][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[116][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[116][8]~feeder_combout\);

-- Location: LCCOMB_X30_Y7_N14
\ctrb|rg_ula|ramb|conteudo_ram[107][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[107][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[107][8]~feeder_combout\);

-- Location: LCCOMB_X16_Y9_N10
\ctrb|rg_ula|ramb|conteudo_ram[44][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[44][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[44][8]~feeder_combout\);

-- Location: LCCOMB_X15_Y10_N2
\ctrb|rg_ula|ramb|conteudo_ram[45][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[45][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[45][8]~feeder_combout\);

-- Location: LCCOMB_X15_Y15_N20
\ctrb|rg_ula|ramb|conteudo_ram[29][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[29][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[29][8]~feeder_combout\);

-- Location: LCCOMB_X15_Y18_N26
\ctrb|rg_ula|ramb|conteudo_ram[61][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[61][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[61][8]~feeder_combout\);

-- Location: LCCOMB_X12_Y10_N22
\ctrb|rg_ula|ramb|conteudo_ram[30][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[30][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[30][8]~feeder_combout\);

-- Location: LCCOMB_X15_Y13_N20
\ctrb|rg_ula|ramb|conteudo_ram[13][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[13][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[13][8]~feeder_combout\);

-- Location: LCCOMB_X21_Y8_N2
\ctrb|rg_ula|ramb|conteudo_ram[34][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[34][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[34][8]~feeder_combout\);

-- Location: LCCOMB_X25_Y7_N2
\ctrb|rg_ula|ramb|conteudo_ram[122][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[122][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[122][8]~feeder_combout\);

-- Location: LCCOMB_X16_Y7_N6
\ctrb|rg_ula|ramb|conteudo_ram[28][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[28][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[28][8]~feeder_combout\);

-- Location: LCCOMB_X18_Y16_N10
\ctrb|rg_ula|ramb|conteudo_ram[6][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[6][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[6][8]~feeder_combout\);

-- Location: LCCOMB_X22_Y18_N10
\ctrb|rg_ula|ramb|conteudo_ram[60][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[60][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[60][8]~feeder_combout\);

-- Location: LCCOMB_X19_Y14_N6
\ctrb|rg_ula|ramb|conteudo_ram[50][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[50][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[50][8]~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N30
\ctrb|rg_ula|ramb|conteudo_ram[56][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[56][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[56][8]~feeder_combout\);

-- Location: LCCOMB_X19_Y8_N0
\ctrb|rg_ula|regb|reg2|registro[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|reg2|registro[7]~feeder_combout\ = \ctrb|rg_ula|ulab|saida[7]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|ulab|saida[7]~32_combout\,
	combout => \ctrb|rg_ula|regb|reg2|registro[7]~feeder_combout\);

-- Location: LCCOMB_X13_Y15_N8
\ctrb|rg_ula|ramb|conteudo_ram[51][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[51][15]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(15),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[51][15]~feeder_combout\);

-- Location: LCCOMB_X16_Y9_N26
\ctrb|rg_ula|ramb|conteudo_ram[44][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[44][15]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(15),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[44][15]~feeder_combout\);

-- Location: LCCOMB_X15_Y16_N18
\ctrb|rg_ula|ramb|conteudo_ram[6][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[6][15]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(15),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[6][15]~feeder_combout\);

-- Location: LCCOMB_X15_Y18_N14
\ctrb|rg_ula|ramb|conteudo_ram[61][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[61][15]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(15),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[61][15]~feeder_combout\);

-- Location: LCCOMB_X14_Y17_N24
\ctrb|rg_ula|ramb|conteudo_ram[19][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[19][15]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(15),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[19][15]~feeder_combout\);

-- Location: LCCOMB_X27_Y8_N22
\ctrb|rg_ula|ramb|conteudo_ram[124][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[124][15]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(15),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[124][15]~feeder_combout\);

-- Location: LCCOMB_X22_Y19_N14
\ctrb|rg_ula|ramb|conteudo_ram[41][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[41][15]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(15),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[41][15]~feeder_combout\);

-- Location: LCCOMB_X19_Y16_N20
\ctrb|rg_ula|ramb|conteudo_ram[40][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[40][15]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(15),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[40][15]~feeder_combout\);

-- Location: LCCOMB_X24_Y18_N10
\ctrb|rg_ula|ramb|conteudo_ram[62][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[62][15]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(15),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[62][15]~feeder_combout\);

-- Location: LCCOMB_X27_Y9_N4
\ctrb|rg_ula|ramb|conteudo_ram[68][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[68][15]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(15),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[68][15]~feeder_combout\);

-- Location: LCCOMB_X23_Y6_N28
\ctrb|rg_ula|ramb|conteudo_ram[70][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[70][15]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(15),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[70][15]~feeder_combout\);

-- Location: LCCOMB_X20_Y6_N10
\ctrb|rg_ula|ramb|conteudo_ram[73][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[73][15]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(15),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[73][15]~feeder_combout\);

-- Location: LCCOMB_X23_Y7_N28
\ctrb|rg_ula|ramb|conteudo_ram[115][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[115][15]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(15),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[115][15]~feeder_combout\);

-- Location: LCCOMB_X30_Y10_N4
\ctrb|rg_ula|ramb|conteudo_ram[120][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[120][15]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(15),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[120][15]~feeder_combout\);

-- Location: LCCOMB_X29_Y16_N12
\ctrb|rg_ula|ramb|conteudo_ram[117][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[117][15]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(15),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[117][15]~feeder_combout\);

-- Location: LCCOMB_X33_Y12_N26
\ctrb|rg_ula|ramb|conteudo_ram[103][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[103][15]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(15),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[103][15]~feeder_combout\);

-- Location: LCCOMB_X30_Y8_N12
\ctrb|rg_ula|ramb|conteudo_ram[125][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[125][15]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(15),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[125][15]~feeder_combout\);

-- Location: LCCOMB_X12_Y10_N0
\ctrb|rg_ula|ramb|conteudo_ram[22][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[22][15]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(15),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[22][15]~feeder_combout\);

-- Location: LCCOMB_X13_Y9_N20
\ctrb|rg_ula|ramb|conteudo_ram[105][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[105][15]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(15),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[105][15]~feeder_combout\);

-- Location: LCCOMB_X27_Y18_N26
\ctrb|rg_ula|ramb|conteudo_ram[91][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[91][15]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(15),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[91][15]~feeder_combout\);

-- Location: LCCOMB_X31_Y11_N26
\ctrb|rg_ula|ramb|conteudo_ram[92][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[92][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[92][14]~feeder_combout\);

-- Location: LCCOMB_X30_Y7_N16
\ctrb|rg_ula|ramb|conteudo_ram[107][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[107][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[107][14]~feeder_combout\);

-- Location: LCCOMB_X29_Y10_N26
\ctrb|rg_ula|ramb|conteudo_ram[118][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[118][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[118][14]~feeder_combout\);

-- Location: LCCOMB_X31_Y14_N8
\ctrb|rg_ula|ramb|conteudo_ram[119][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[119][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[119][14]~feeder_combout\);

-- Location: LCCOMB_X15_Y13_N26
\ctrb|rg_ula|ramb|conteudo_ram[13][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[13][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[13][14]~feeder_combout\);

-- Location: LCCOMB_X14_Y9_N30
\ctrb|rg_ula|ramb|conteudo_ram[44][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[44][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[44][14]~feeder_combout\);

-- Location: LCCOMB_X14_Y10_N24
\ctrb|rg_ula|ramb|conteudo_ram[47][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[47][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[47][14]~feeder_combout\);

-- Location: LCCOMB_X15_Y14_N16
\ctrb|rg_ula|ramb|conteudo_ram[23][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[23][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[23][14]~feeder_combout\);

-- Location: LCCOMB_X13_Y15_N14
\ctrb|rg_ula|ramb|conteudo_ram[51][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[51][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[51][14]~feeder_combout\);

-- Location: LCCOMB_X21_Y15_N4
\ctrb|rg_ula|ramb|conteudo_ram[40][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[40][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[40][14]~feeder_combout\);

-- Location: LCCOMB_X22_Y14_N24
\ctrb|rg_ula|ramb|conteudo_ram[26][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[26][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[26][14]~feeder_combout\);

-- Location: LCCOMB_X15_Y17_N8
\ctrb|rg_ula|ramb|conteudo_ram[63][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[63][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[63][14]~feeder_combout\);

-- Location: LCCOMB_X18_Y16_N14
\ctrb|rg_ula|ramb|conteudo_ram[6][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[6][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[6][14]~feeder_combout\);

-- Location: LCCOMB_X18_Y16_N12
\ctrb|rg_ula|ramb|conteudo_ram[2][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[2][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[2][14]~feeder_combout\);

-- Location: LCCOMB_X25_Y17_N16
\ctrb|rg_ula|ramb|conteudo_ram[21][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[21][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[21][14]~feeder_combout\);

-- Location: LCCOMB_X30_Y14_N30
\ctrb|rg_ula|ramb|conteudo_ram[78][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[78][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[78][14]~feeder_combout\);

-- Location: LCCOMB_X29_Y16_N22
\ctrb|rg_ula|ramb|conteudo_ram[117][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[117][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[117][14]~feeder_combout\);

-- Location: LCCOMB_X26_Y7_N8
\ctrb|rg_ula|ramb|conteudo_ram[79][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[79][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[79][14]~feeder_combout\);

-- Location: LCCOMB_X25_Y15_N14
\ctrb|rg_ula|ramb|conteudo_ram[53][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[53][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[53][14]~feeder_combout\);

-- Location: LCCOMB_X25_Y15_N28
\ctrb|rg_ula|ramb|conteudo_ram[76][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[76][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[76][14]~feeder_combout\);

-- Location: LCCOMB_X23_Y6_N22
\ctrb|rg_ula|ramb|conteudo_ram[70][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[70][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[70][14]~feeder_combout\);

-- Location: LCCOMB_X15_Y7_N0
\ctrb|rg_ula|ramb|conteudo_ram[60][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[60][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[60][14]~feeder_combout\);

-- Location: LCCOMB_X32_Y10_N2
\ctrb|rg_ula|ramb|conteudo_ram[102][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[102][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[102][14]~feeder_combout\);

-- Location: LCCOMB_X25_Y7_N10
\ctrb|rg_ula|ramb|conteudo_ram[85][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[85][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[85][14]~feeder_combout\);

-- Location: LCCOMB_X25_Y7_N20
\ctrb|rg_ula|ramb|conteudo_ram[122][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[122][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[122][14]~feeder_combout\);

-- Location: LCCOMB_X16_Y7_N16
\ctrb|rg_ula|ramb|conteudo_ram[28][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[28][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[28][13]~feeder_combout\);

-- Location: LCCOMB_X25_Y7_N30
\ctrb|rg_ula|ramb|conteudo_ram[122][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[122][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[122][13]~feeder_combout\);

-- Location: LCCOMB_X23_Y9_N4
\ctrb|rg_ula|ramb|conteudo_ram[73][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[73][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[73][13]~feeder_combout\);

-- Location: LCCOMB_X29_Y10_N4
\ctrb|rg_ula|ramb|conteudo_ram[118][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[118][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[118][13]~feeder_combout\);

-- Location: LCCOMB_X31_Y11_N28
\ctrb|rg_ula|ramb|conteudo_ram[92][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[92][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[92][13]~feeder_combout\);

-- Location: LCCOMB_X29_Y8_N26
\ctrb|rg_ula|ramb|conteudo_ram[112][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[112][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[112][13]~feeder_combout\);

-- Location: LCCOMB_X32_Y12_N24
\ctrb|rg_ula|ramb|conteudo_ram[87][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[87][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[87][13]~feeder_combout\);

-- Location: LCCOMB_X31_Y13_N18
\ctrb|rg_ula|ramb|conteudo_ram[100][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[100][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[100][13]~feeder_combout\);

-- Location: LCCOMB_X30_Y16_N14
\ctrb|rg_ula|ramb|conteudo_ram[110][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[110][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[110][13]~feeder_combout\);

-- Location: LCCOMB_X31_Y16_N26
\ctrb|rg_ula|ramb|conteudo_ram[109][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[109][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[109][13]~feeder_combout\);

-- Location: LCCOMB_X25_Y11_N8
\ctrb|rg_ula|ramb|conteudo_ram[105][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[105][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[105][13]~feeder_combout\);

-- Location: LCCOMB_X21_Y16_N2
\ctrb|rg_ula|ramb|conteudo_ram[32][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[32][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[32][13]~feeder_combout\);

-- Location: LCCOMB_X26_Y17_N12
\ctrb|rg_ula|ramb|conteudo_ram[108][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[108][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[108][13]~feeder_combout\);

-- Location: LCCOMB_X26_Y14_N12
\ctrb|rg_ula|ramb|conteudo_ram[80][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[80][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[80][13]~feeder_combout\);

-- Location: LCCOMB_X24_Y7_N26
\ctrb|rg_ula|ramb|conteudo_ram[99][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[99][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[99][13]~feeder_combout\);

-- Location: LCCOMB_X22_Y14_N30
\ctrb|rg_ula|ramb|conteudo_ram[26][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[26][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[26][13]~feeder_combout\);

-- Location: LCCOMB_X13_Y10_N18
\ctrb|rg_ula|ramb|conteudo_ram[30][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[30][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[30][13]~feeder_combout\);

-- Location: LCCOMB_X21_Y19_N6
\ctrb|rg_ula|ramb|conteudo_ram[33][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[33][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[33][13]~feeder_combout\);

-- Location: LCCOMB_X20_Y16_N6
\ctrb|rg_ula|ramb|conteudo_ram[39][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[39][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[39][13]~feeder_combout\);

-- Location: LCCOMB_X18_Y17_N10
\ctrb|rg_ula|ramb|conteudo_ram[58][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[58][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[58][13]~feeder_combout\);

-- Location: LCCOMB_X15_Y10_N16
\ctrb|rg_ula|ramb|conteudo_ram[45][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[45][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[45][13]~feeder_combout\);

-- Location: LCCOMB_X16_Y19_N28
\ctrb|rg_ula|ramb|conteudo_ram[14][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[14][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[14][13]~feeder_combout\);

-- Location: LCCOMB_X26_Y6_N26
\ctrb|rg_ula|ramb|conteudo_ram[123][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[123][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[123][12]~feeder_combout\);

-- Location: LCCOMB_X24_Y9_N24
\ctrb|rg_ula|ramb|conteudo_ram[83][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[83][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[83][12]~feeder_combout\);

-- Location: LCCOMB_X26_Y11_N6
\ctrb|rg_ula|ramb|conteudo_ram[106][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[106][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[106][12]~feeder_combout\);

-- Location: LCCOMB_X24_Y18_N22
\ctrb|rg_ula|ramb|conteudo_ram[62][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[62][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[62][12]~feeder_combout\);

-- Location: LCCOMB_X31_Y17_N18
\ctrb|rg_ula|ramb|conteudo_ram[108][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[108][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[108][12]~feeder_combout\);

-- Location: LCCOMB_X26_Y13_N2
\ctrb|rg_ula|ramb|conteudo_ram[84][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[84][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[84][12]~feeder_combout\);

-- Location: LCCOMB_X18_Y18_N2
\ctrb|rg_ula|ramb|conteudo_ram[12][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[12][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[12][12]~feeder_combout\);

-- Location: LCCOMB_X16_Y18_N26
\ctrb|rg_ula|ramb|conteudo_ram[55][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[55][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[55][12]~feeder_combout\);

-- Location: LCCOMB_X15_Y18_N10
\ctrb|rg_ula|ramb|conteudo_ram[61][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[61][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[61][12]~feeder_combout\);

-- Location: LCCOMB_X23_Y16_N16
\ctrb|rg_ula|ramb|conteudo_ram[4][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[4][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[4][12]~feeder_combout\);

-- Location: LCCOMB_X26_Y15_N2
\ctrb|rg_ula|ramb|conteudo_ram[96][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[96][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[96][12]~feeder_combout\);

-- Location: LCCOMB_X22_Y19_N2
\ctrb|rg_ula|ramb|conteudo_ram[41][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[41][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[41][12]~feeder_combout\);

-- Location: LCCOMB_X21_Y20_N20
\ctrb|rg_ula|ramb|conteudo_ram[17][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[17][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[17][12]~feeder_combout\);

-- Location: LCCOMB_X20_Y20_N24
\ctrb|rg_ula|ramb|conteudo_ram[59][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[59][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[59][12]~feeder_combout\);

-- Location: LCCOMB_X21_Y19_N12
\ctrb|rg_ula|ramb|conteudo_ram[33][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[33][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[33][12]~feeder_combout\);

-- Location: LCCOMB_X27_Y8_N30
\ctrb|rg_ula|ramb|conteudo_ram[124][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[124][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[124][12]~feeder_combout\);

-- Location: LCCOMB_X32_Y10_N22
\ctrb|rg_ula|ramb|conteudo_ram[102][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[102][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[102][12]~feeder_combout\);

-- Location: LCCOMB_X33_Y12_N10
\ctrb|rg_ula|ramb|conteudo_ram[101][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[101][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[101][12]~feeder_combout\);

-- Location: LCCOMB_X33_Y12_N24
\ctrb|rg_ula|ramb|conteudo_ram[103][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[103][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[103][12]~feeder_combout\);

-- Location: LCCOMB_X30_Y9_N18
\ctrb|rg_ula|ramb|conteudo_ram[100][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[100][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[100][12]~feeder_combout\);

-- Location: LCCOMB_X29_Y11_N22
\ctrb|rg_ula|ramb|conteudo_ram[121][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[121][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[121][12]~feeder_combout\);

-- Location: LCCOMB_X31_Y10_N14
\ctrb|rg_ula|ramb|conteudo_ram[89][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[89][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[89][12]~feeder_combout\);

-- Location: LCCOMB_X15_Y13_N14
\ctrb|rg_ula|ramb|conteudo_ram[13][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[13][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[13][12]~feeder_combout\);

-- Location: LCCOMB_X18_Y14_N2
\ctrb|rg_ula|ramb|conteudo_ram[3][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[3][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[3][12]~feeder_combout\);

-- Location: LCCOMB_X16_Y14_N20
\ctrb|rg_ula|ramb|conteudo_ram[43][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[43][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[43][12]~feeder_combout\);

-- Location: LCCOMB_X12_Y10_N8
\ctrb|rg_ula|ramb|conteudo_ram[22][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[22][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[22][12]~feeder_combout\);

-- Location: LCCOMB_X12_Y10_N14
\ctrb|rg_ula|ramb|conteudo_ram[30][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[30][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[30][12]~feeder_combout\);

-- Location: LCCOMB_X21_Y17_N24
\ctrb|rg_ula|ramb|conteudo_ram[18][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[18][11]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(11),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[18][11]~feeder_combout\);

-- Location: LCCOMB_X15_Y13_N4
\ctrb|rg_ula|ramb|conteudo_ram[13][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[13][11]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(11),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[13][11]~feeder_combout\);

-- Location: LCCOMB_X14_Y10_N8
\ctrb|rg_ula|ramb|conteudo_ram[47][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[47][11]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(11),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[47][11]~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N24
\ctrb|rg_ula|ramb|conteudo_ram[56][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[56][11]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(11),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[56][11]~feeder_combout\);

-- Location: LCCOMB_X14_Y17_N18
\ctrb|rg_ula|ramb|conteudo_ram[19][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[19][11]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(11),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[19][11]~feeder_combout\);

-- Location: LCCOMB_X24_Y15_N2
\ctrb|rg_ula|ramb|conteudo_ram[67][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[67][11]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(11),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[67][11]~feeder_combout\);

-- Location: LCCOMB_X24_Y15_N8
\ctrb|rg_ula|ramb|conteudo_ram[71][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[71][11]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(11),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[71][11]~feeder_combout\);

-- Location: LCCOMB_X22_Y18_N12
\ctrb|rg_ula|ramb|conteudo_ram[60][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[60][11]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(11),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[60][11]~feeder_combout\);

-- Location: LCCOMB_X22_Y12_N4
\ctrb|rg_ula|ramb|conteudo_ram[34][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[34][11]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(11),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[34][11]~feeder_combout\);

-- Location: LCCOMB_X32_Y12_N22
\ctrb|rg_ula|ramb|conteudo_ram[87][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[87][11]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(11),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[87][11]~feeder_combout\);

-- Location: LCCOMB_X31_Y17_N0
\ctrb|rg_ula|ramb|conteudo_ram[111][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[111][11]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(11),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[111][11]~feeder_combout\);

-- Location: LCCOMB_X24_Y9_N18
\ctrb|rg_ula|ramb|conteudo_ram[83][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[83][11]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(11),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[83][11]~feeder_combout\);

-- Location: LCCOMB_X23_Y6_N24
\ctrb|rg_ula|ramb|conteudo_ram[70][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[70][11]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(11),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[70][11]~feeder_combout\);

-- Location: LCCOMB_X30_Y14_N0
\ctrb|rg_ula|ramb|conteudo_ram[78][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[78][11]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(11),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[78][11]~feeder_combout\);

-- Location: LCCOMB_X30_Y13_N6
\ctrb|rg_ula|ramb|conteudo_ram[77][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[77][11]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(11),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[77][11]~feeder_combout\);

-- Location: LCCOMB_X29_Y10_N6
\ctrb|rg_ula|ramb|conteudo_ram[118][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[118][11]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(11),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[118][11]~feeder_combout\);

-- Location: LCCOMB_X31_Y10_N28
\ctrb|rg_ula|ramb|conteudo_ram[89][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[89][11]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(11),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[89][11]~feeder_combout\);

-- Location: LCCOMB_X23_Y7_N26
\ctrb|rg_ula|ramb|conteudo_ram[115][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[115][11]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(11),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[115][11]~feeder_combout\);

-- Location: LCCOMB_X30_Y9_N8
\ctrb|rg_ula|ramb|conteudo_ram[65][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[65][11]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(11),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[65][11]~feeder_combout\);

-- Location: LCCOMB_X26_Y18_N20
\ctrb|rg_ula|ramb|conteudo_ram[53][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[53][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[53][10]~feeder_combout\);

-- Location: LCCOMB_X25_Y16_N20
\ctrb|rg_ula|ramb|conteudo_ram[49][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[49][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[49][10]~feeder_combout\);

-- Location: LCCOMB_X27_Y14_N6
\ctrb|rg_ula|ramb|conteudo_ram[88][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[88][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[88][10]~feeder_combout\);

-- Location: LCCOMB_X29_Y16_N2
\ctrb|rg_ula|ramb|conteudo_ram[117][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[117][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[117][10]~feeder_combout\);

-- Location: LCCOMB_X33_Y12_N6
\ctrb|rg_ula|ramb|conteudo_ram[101][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[101][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[101][10]~feeder_combout\);

-- Location: LCCOMB_X31_Y11_N6
\ctrb|rg_ula|ramb|conteudo_ram[92][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[92][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[92][10]~feeder_combout\);

-- Location: LCCOMB_X30_Y16_N10
\ctrb|rg_ula|ramb|conteudo_ram[110][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[110][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[110][10]~feeder_combout\);

-- Location: LCCOMB_X30_Y8_N30
\ctrb|rg_ula|ramb|conteudo_ram[125][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[125][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[125][10]~feeder_combout\);

-- Location: LCCOMB_X16_Y9_N22
\ctrb|rg_ula|ramb|conteudo_ram[44][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[44][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[44][10]~feeder_combout\);

-- Location: LCCOMB_X16_Y7_N14
\ctrb|rg_ula|ramb|conteudo_ram[28][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[28][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[28][10]~feeder_combout\);

-- Location: LCCOMB_X15_Y10_N28
\ctrb|rg_ula|ramb|conteudo_ram[45][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[45][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[45][10]~feeder_combout\);

-- Location: LCCOMB_X16_Y11_N2
\ctrb|rg_ula|ramb|conteudo_ram[24][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[24][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[24][10]~feeder_combout\);

-- Location: LCCOMB_X15_Y18_N6
\ctrb|rg_ula|ramb|conteudo_ram[61][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[61][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[61][10]~feeder_combout\);

-- Location: LCCOMB_X23_Y19_N20
\ctrb|rg_ula|ramb|conteudo_ram[25][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[25][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[25][10]~feeder_combout\);

-- Location: LCCOMB_X22_Y20_N18
\ctrb|rg_ula|ramb|conteudo_ram[37][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[37][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[37][10]~feeder_combout\);

-- Location: LCCOMB_X21_Y17_N10
\ctrb|rg_ula|ramb|conteudo_ram[18][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[18][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[18][10]~feeder_combout\);

-- Location: LCCOMB_X26_Y15_N12
\ctrb|rg_ula|ramb|conteudo_ram[96][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[96][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[96][10]~feeder_combout\);

-- Location: LCCOMB_X31_Y17_N14
\ctrb|rg_ula|ramb|conteudo_ram[108][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[108][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[108][10]~feeder_combout\);

-- Location: LCCOMB_X15_Y18_N0
\ctrb|rg_ula|ramb|conteudo_ram[61][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[61][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[61][9]~feeder_combout\);

-- Location: LCCOMB_X15_Y14_N10
\ctrb|rg_ula|ramb|conteudo_ram[23][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[23][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[23][9]~feeder_combout\);

-- Location: LCCOMB_X15_Y16_N0
\ctrb|rg_ula|ramb|conteudo_ram[6][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[6][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[6][9]~feeder_combout\);

-- Location: LCCOMB_X15_Y16_N14
\ctrb|rg_ula|ramb|conteudo_ram[11][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[11][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[11][9]~feeder_combout\);

-- Location: LCCOMB_X23_Y20_N0
\ctrb|rg_ula|ramb|conteudo_ram[25][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[25][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[25][9]~feeder_combout\);

-- Location: LCCOMB_X23_Y19_N26
\ctrb|rg_ula|ramb|conteudo_ram[9][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[9][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[9][9]~feeder_combout\);

-- Location: LCCOMB_X15_Y17_N10
\ctrb|rg_ula|ramb|conteudo_ram[63][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[63][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[63][9]~feeder_combout\);

-- Location: LCCOMB_X16_Y18_N0
\ctrb|rg_ula|ramb|conteudo_ram[55][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[55][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[55][9]~feeder_combout\);

-- Location: LCCOMB_X12_Y10_N26
\ctrb|rg_ula|ramb|conteudo_ram[22][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[22][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[22][9]~feeder_combout\);

-- Location: LCCOMB_X12_Y10_N24
\ctrb|rg_ula|ramb|conteudo_ram[30][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[30][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[30][9]~feeder_combout\);

-- Location: LCCOMB_X13_Y11_N6
\ctrb|rg_ula|ramb|conteudo_ram[14][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[14][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[14][9]~feeder_combout\);

-- Location: LCCOMB_X14_Y13_N16
\ctrb|rg_ula|ramb|conteudo_ram[31][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[31][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[31][9]~feeder_combout\);

-- Location: LCCOMB_X15_Y12_N26
\ctrb|rg_ula|ramb|conteudo_ram[46][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[46][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[46][9]~feeder_combout\);

-- Location: LCCOMB_X16_Y7_N20
\ctrb|rg_ula|ramb|conteudo_ram[28][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[28][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[28][9]~feeder_combout\);

-- Location: LCCOMB_X22_Y11_N26
\ctrb|rg_ula|ramb|conteudo_ram[42][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[42][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[42][9]~feeder_combout\);

-- Location: LCCOMB_X25_Y9_N24
\ctrb|rg_ula|ramb|conteudo_ram[75][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[75][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[75][9]~feeder_combout\);

-- Location: LCCOMB_X25_Y12_N28
\ctrb|rg_ula|ramb|conteudo_ram[86][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[86][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[86][9]~feeder_combout\);

-- Location: LCCOMB_X33_Y12_N12
\ctrb|rg_ula|ramb|conteudo_ram[103][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[103][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[103][9]~feeder_combout\);

-- Location: LCCOMB_X29_Y16_N4
\ctrb|rg_ula|ramb|conteudo_ram[117][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[117][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[117][9]~feeder_combout\);

-- Location: LCCOMB_X29_Y14_N10
\ctrb|rg_ula|ramb|conteudo_ram[126][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[126][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[126][9]~feeder_combout\);

-- Location: LCCOMB_X27_Y18_N12
\ctrb|rg_ula|ramb|conteudo_ram[91][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[91][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[91][9]~feeder_combout\);

-- Location: LCCOMB_X25_Y8_N4
\ctrb|rg_ula|ramb|conteudo_ram[94][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[94][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[94][9]~feeder_combout\);

-- Location: LCCOMB_X29_Y9_N6
\ctrb|rg_ula|ramb|conteudo_ram[113][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[113][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[113][9]~feeder_combout\);

-- Location: LCCOMB_X30_Y8_N4
\ctrb|rg_ula|ramb|conteudo_ram[125][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[125][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[125][9]~feeder_combout\);

-- Location: LCCOMB_X30_Y13_N24
\ctrb|rg_ula|ramb|conteudo_ram[77][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[77][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[77][9]~feeder_combout\);

-- Location: LCCOMB_X31_Y10_N12
\ctrb|rg_ula|ramb|conteudo_ram[89][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[89][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[89][9]~feeder_combout\);

-- Location: LCCOMB_X31_Y14_N6
\ctrb|rg_ula|ramb|conteudo_ram[127][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[127][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[127][9]~feeder_combout\);

-- Location: LCCOMB_X33_Y14_N22
\ctrb|rg_ula|ramb|conteudo_ram[119][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[119][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[119][9]~feeder_combout\);

-- Location: LCCOMB_X31_Y17_N16
\ctrb|rg_ula|ramb|conteudo_ram[108][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[108][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[108][9]~feeder_combout\);

-- Location: LCCOMB_X19_Y7_N10
\ctrb|rg_ula|regb|reg6|registro[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|reg6|registro[13]~feeder_combout\ = \ctrb|rg_ula|ulab|saida[13]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|ulab|saida[13]~43_combout\,
	combout => \ctrb|rg_ula|regb|reg6|registro[13]~feeder_combout\);

-- Location: LCCOMB_X18_Y13_N20
\ctrb|rg_ula|regb|reg3|registro[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|reg3|registro[12]~feeder_combout\ = \ctrb|rg_ula|ulab|saida[12]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|ulab|saida[12]~47_combout\,
	combout => \ctrb|rg_ula|regb|reg3|registro[12]~feeder_combout\);

-- Location: LCCOMB_X19_Y8_N16
\ctrb|rg_ula|regb|reg6|registro[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|reg6|registro[12]~feeder_combout\ = \ctrb|rg_ula|ulab|saida[12]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|ulab|saida[12]~47_combout\,
	combout => \ctrb|rg_ula|regb|reg6|registro[12]~feeder_combout\);

-- Location: LCCOMB_X14_Y9_N0
\ctrb|rg_ula|regb|reg7|registro[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|reg7|registro[8]~feeder_combout\ = \ctrb|rg_ula|ulab|saida[8]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|ulab|saida[8]~63_combout\,
	combout => \ctrb|rg_ula|regb|reg7|registro[8]~feeder_combout\);

-- Location: LCCOMB_X19_Y7_N16
\ctrb|rg_ula|regb|reg6|registro[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|reg6|registro[15]~feeder_combout\ = \ctrb|rg_ula|ulab|saida[15]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|ulab|saida[15]~66_combout\,
	combout => \ctrb|rg_ula|regb|reg6|registro[15]~feeder_combout\);

-- Location: LCCOMB_X46_Y9_N12
\disp_top|contador[2]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|contador[2]~21_combout\ = \disp_top|contador\(2) $ (VCC)
-- \disp_top|contador[2]~22\ = CARRY(\disp_top|contador\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|contador\(2),
	datad => VCC,
	combout => \disp_top|contador[2]~21_combout\,
	cout => \disp_top|contador[2]~22\);

-- Location: LCCOMB_X46_Y9_N14
\disp_top|contador[3]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|contador[3]~23_combout\ = (\disp_top|contador\(3) & (!\disp_top|contador[2]~22\)) # (!\disp_top|contador\(3) & ((\disp_top|contador[2]~22\) # (GND)))
-- \disp_top|contador[3]~24\ = CARRY((!\disp_top|contador[2]~22\) # (!\disp_top|contador\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \disp_top|contador\(3),
	datad => VCC,
	cin => \disp_top|contador[2]~22\,
	combout => \disp_top|contador[3]~23_combout\,
	cout => \disp_top|contador[3]~24\);

-- Location: LCCOMB_X46_Y8_N18
\disp_top|contador[21]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|contador[21]~59_combout\ = (\disp_top|contador\(21) & (!\disp_top|contador[20]~58\)) # (!\disp_top|contador\(21) & ((\disp_top|contador[20]~58\) # (GND)))
-- \disp_top|contador[21]~60\ = CARRY((!\disp_top|contador[20]~58\) # (!\disp_top|contador\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \disp_top|contador\(21),
	datad => VCC,
	cin => \disp_top|contador[20]~58\,
	combout => \disp_top|contador[21]~59_combout\,
	cout => \disp_top|contador[21]~60\);

-- Location: LCCOMB_X46_Y8_N20
\disp_top|contador[22]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|contador[22]~61_combout\ = \disp_top|contador\(22) $ (!\disp_top|contador[21]~60\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|contador\(22),
	cin => \disp_top|contador[21]~60\,
	combout => \disp_top|contador[22]~61_combout\);

-- Location: LCCOMB_X47_Y8_N16
\disp_top|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Add1~6_combout\ = (\disp_top|contador\(3) & (!\disp_top|Add1~5\)) # (!\disp_top|contador\(3) & ((\disp_top|Add1~5\) # (GND)))
-- \disp_top|Add1~7\ = CARRY((!\disp_top|Add1~5\) # (!\disp_top|contador\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \disp_top|contador\(3),
	datad => VCC,
	cin => \disp_top|Add1~5\,
	combout => \disp_top|Add1~6_combout\,
	cout => \disp_top|Add1~7\);

-- Location: LCCOMB_X47_Y8_N20
\disp_top|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Add1~10_combout\ = (\disp_top|contador\(5) & (!\disp_top|Add1~9\)) # (!\disp_top|contador\(5) & ((\disp_top|Add1~9\) # (GND)))
-- \disp_top|Add1~11\ = CARRY((!\disp_top|Add1~9\) # (!\disp_top|contador\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|contador\(5),
	datad => VCC,
	cin => \disp_top|Add1~9\,
	combout => \disp_top|Add1~10_combout\,
	cout => \disp_top|Add1~11\);

-- Location: LCCOMB_X47_Y8_N24
\disp_top|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Add1~14_combout\ = (\disp_top|contador\(7) & (!\disp_top|Add1~13\)) # (!\disp_top|contador\(7) & ((\disp_top|Add1~13\) # (GND)))
-- \disp_top|Add1~15\ = CARRY((!\disp_top|Add1~13\) # (!\disp_top|contador\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \disp_top|contador\(7),
	datad => VCC,
	cin => \disp_top|Add1~13\,
	combout => \disp_top|Add1~14_combout\,
	cout => \disp_top|Add1~15\);

-- Location: LCCOMB_X47_Y8_N26
\disp_top|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Add1~16_combout\ = (\disp_top|contador\(8) & (\disp_top|Add1~15\ $ (GND))) # (!\disp_top|contador\(8) & (!\disp_top|Add1~15\ & VCC))
-- \disp_top|Add1~17\ = CARRY((\disp_top|contador\(8) & !\disp_top|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|contador\(8),
	datad => VCC,
	cin => \disp_top|Add1~15\,
	combout => \disp_top|Add1~16_combout\,
	cout => \disp_top|Add1~17\);

-- Location: LCCOMB_X47_Y8_N28
\disp_top|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Add1~18_combout\ = (\disp_top|contador\(9) & (!\disp_top|Add1~17\)) # (!\disp_top|contador\(9) & ((\disp_top|Add1~17\) # (GND)))
-- \disp_top|Add1~19\ = CARRY((!\disp_top|Add1~17\) # (!\disp_top|contador\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \disp_top|contador\(9),
	datad => VCC,
	cin => \disp_top|Add1~17\,
	combout => \disp_top|Add1~18_combout\,
	cout => \disp_top|Add1~19\);

-- Location: LCCOMB_X47_Y8_N30
\disp_top|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Add1~20_combout\ = (\disp_top|contador\(10) & (\disp_top|Add1~19\ $ (GND))) # (!\disp_top|contador\(10) & (!\disp_top|Add1~19\ & VCC))
-- \disp_top|Add1~21\ = CARRY((\disp_top|contador\(10) & !\disp_top|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|contador\(10),
	datad => VCC,
	cin => \disp_top|Add1~19\,
	combout => \disp_top|Add1~20_combout\,
	cout => \disp_top|Add1~21\);

-- Location: LCCOMB_X47_Y7_N0
\disp_top|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Add1~22_combout\ = (\disp_top|contador\(11) & (!\disp_top|Add1~21\)) # (!\disp_top|contador\(11) & ((\disp_top|Add1~21\) # (GND)))
-- \disp_top|Add1~23\ = CARRY((!\disp_top|Add1~21\) # (!\disp_top|contador\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|contador\(11),
	datad => VCC,
	cin => \disp_top|Add1~21\,
	combout => \disp_top|Add1~22_combout\,
	cout => \disp_top|Add1~23\);

-- Location: LCCOMB_X47_Y7_N2
\disp_top|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Add1~24_combout\ = (\disp_top|contador\(12) & (\disp_top|Add1~23\ $ (GND))) # (!\disp_top|contador\(12) & (!\disp_top|Add1~23\ & VCC))
-- \disp_top|Add1~25\ = CARRY((\disp_top|contador\(12) & !\disp_top|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \disp_top|contador\(12),
	datad => VCC,
	cin => \disp_top|Add1~23\,
	combout => \disp_top|Add1~24_combout\,
	cout => \disp_top|Add1~25\);

-- Location: LCCOMB_X47_Y7_N4
\disp_top|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Add1~26_combout\ = (\disp_top|contador\(13) & (!\disp_top|Add1~25\)) # (!\disp_top|contador\(13) & ((\disp_top|Add1~25\) # (GND)))
-- \disp_top|Add1~27\ = CARRY((!\disp_top|Add1~25\) # (!\disp_top|contador\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \disp_top|contador\(13),
	datad => VCC,
	cin => \disp_top|Add1~25\,
	combout => \disp_top|Add1~26_combout\,
	cout => \disp_top|Add1~27\);

-- Location: LCCOMB_X47_Y7_N6
\disp_top|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Add1~28_combout\ = (\disp_top|contador\(14) & (\disp_top|Add1~27\ $ (GND))) # (!\disp_top|contador\(14) & (!\disp_top|Add1~27\ & VCC))
-- \disp_top|Add1~29\ = CARRY((\disp_top|contador\(14) & !\disp_top|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \disp_top|contador\(14),
	datad => VCC,
	cin => \disp_top|Add1~27\,
	combout => \disp_top|Add1~28_combout\,
	cout => \disp_top|Add1~29\);

-- Location: LCCOMB_X47_Y7_N8
\disp_top|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Add1~30_combout\ = (\disp_top|contador\(15) & (!\disp_top|Add1~29\)) # (!\disp_top|contador\(15) & ((\disp_top|Add1~29\) # (GND)))
-- \disp_top|Add1~31\ = CARRY((!\disp_top|Add1~29\) # (!\disp_top|contador\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|contador\(15),
	datad => VCC,
	cin => \disp_top|Add1~29\,
	combout => \disp_top|Add1~30_combout\,
	cout => \disp_top|Add1~31\);

-- Location: LCCOMB_X47_Y7_N10
\disp_top|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Add1~32_combout\ = (\disp_top|contador\(16) & (\disp_top|Add1~31\ $ (GND))) # (!\disp_top|contador\(16) & (!\disp_top|Add1~31\ & VCC))
-- \disp_top|Add1~33\ = CARRY((\disp_top|contador\(16) & !\disp_top|Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \disp_top|contador\(16),
	datad => VCC,
	cin => \disp_top|Add1~31\,
	combout => \disp_top|Add1~32_combout\,
	cout => \disp_top|Add1~33\);

-- Location: LCCOMB_X47_Y7_N16
\disp_top|Add1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Add1~38_combout\ = (\disp_top|contador\(19) & (!\disp_top|Add1~37\)) # (!\disp_top|contador\(19) & ((\disp_top|Add1~37\) # (GND)))
-- \disp_top|Add1~39\ = CARRY((!\disp_top|Add1~37\) # (!\disp_top|contador\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \disp_top|contador\(19),
	datad => VCC,
	cin => \disp_top|Add1~37\,
	combout => \disp_top|Add1~38_combout\,
	cout => \disp_top|Add1~39\);

-- Location: LCCOMB_X47_Y7_N18
\disp_top|Add1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Add1~40_combout\ = (\disp_top|contador\(20) & (\disp_top|Add1~39\ $ (GND))) # (!\disp_top|contador\(20) & (!\disp_top|Add1~39\ & VCC))
-- \disp_top|Add1~41\ = CARRY((\disp_top|contador\(20) & !\disp_top|Add1~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|contador\(20),
	datad => VCC,
	cin => \disp_top|Add1~39\,
	combout => \disp_top|Add1~40_combout\,
	cout => \disp_top|Add1~41\);

-- Location: LCCOMB_X47_Y7_N20
\disp_top|Add1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Add1~42_combout\ = (\disp_top|contador\(21) & (!\disp_top|Add1~41\)) # (!\disp_top|contador\(21) & ((\disp_top|Add1~41\) # (GND)))
-- \disp_top|Add1~43\ = CARRY((!\disp_top|Add1~41\) # (!\disp_top|contador\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \disp_top|contador\(21),
	datad => VCC,
	cin => \disp_top|Add1~41\,
	combout => \disp_top|Add1~42_combout\,
	cout => \disp_top|Add1~43\);

-- Location: LCCOMB_X47_Y7_N22
\disp_top|Add1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Add1~44_combout\ = \disp_top|Add1~43\ $ (!\disp_top|contador\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \disp_top|contador\(22),
	cin => \disp_top|Add1~43\,
	combout => \disp_top|Add1~44_combout\);

-- Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\RST~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_RST,
	combout => \RST~combout\);

-- Location: CLKCTRL_G2
\RST~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \RST~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \RST~clkctrl_outclk\);

-- Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TURBO_EN~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TURBO_EN,
	combout => \TURBO_EN~combout\);

-- Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\HALT_KEY~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_HALT_KEY,
	combout => \HALT_KEY~combout\);

-- Location: LCFF_X46_Y8_N21
\disp_top|contador[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_H~clkctrl_outclk\,
	datain => \disp_top|contador[22]~61_combout\,
	sdata => \disp_top|Add1~44_combout\,
	aclr => \ALT_INV_RST~clkctrl_outclk\,
	sclr => \disp_top|LessThan0~5_combout\,
	sload => \ALT_INV_TURBO_EN~combout\,
	ena => \ALT_INV_HALT_KEY~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \disp_top|contador\(22));

-- Location: LCCOMB_X46_Y8_N16
\disp_top|contador[20]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|contador[20]~57_combout\ = (\disp_top|contador\(20) & (\disp_top|contador[19]~56\ $ (GND))) # (!\disp_top|contador\(20) & (!\disp_top|contador[19]~56\ & VCC))
-- \disp_top|contador[20]~58\ = CARRY((\disp_top|contador\(20) & !\disp_top|contador[19]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|contador\(20),
	datad => VCC,
	cin => \disp_top|contador[19]~56\,
	combout => \disp_top|contador[20]~57_combout\,
	cout => \disp_top|contador[20]~58\);

-- Location: LCFF_X46_Y8_N17
\disp_top|contador[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_H~clkctrl_outclk\,
	datain => \disp_top|contador[20]~57_combout\,
	sdata => \disp_top|Add1~40_combout\,
	aclr => \ALT_INV_RST~clkctrl_outclk\,
	sclr => \disp_top|LessThan0~5_combout\,
	sload => \ALT_INV_TURBO_EN~combout\,
	ena => \ALT_INV_HALT_KEY~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \disp_top|contador\(20));

-- Location: LCCOMB_X46_Y8_N24
\disp_top|LessThan0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|LessThan0~6_combout\ = (!\disp_top|contador\(20) & !\disp_top|contador\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disp_top|contador\(20),
	datad => \disp_top|contador\(21),
	combout => \disp_top|LessThan0~6_combout\);

-- Location: LCCOMB_X46_Y8_N6
\disp_top|contador[15]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|contador[15]~47_combout\ = (\disp_top|contador\(15) & (!\disp_top|contador[14]~46\)) # (!\disp_top|contador\(15) & ((\disp_top|contador[14]~46\) # (GND)))
-- \disp_top|contador[15]~48\ = CARRY((!\disp_top|contador[14]~46\) # (!\disp_top|contador\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|contador\(15),
	datad => VCC,
	cin => \disp_top|contador[14]~46\,
	combout => \disp_top|contador[15]~47_combout\,
	cout => \disp_top|contador[15]~48\);

-- Location: LCFF_X46_Y8_N7
\disp_top|contador[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_H~clkctrl_outclk\,
	datain => \disp_top|contador[15]~47_combout\,
	sdata => \disp_top|Add1~30_combout\,
	aclr => \ALT_INV_RST~clkctrl_outclk\,
	sclr => \disp_top|LessThan0~5_combout\,
	sload => \ALT_INV_TURBO_EN~combout\,
	ena => \ALT_INV_HALT_KEY~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \disp_top|contador\(15));

-- Location: LCCOMB_X46_Y8_N28
\disp_top|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|LessThan0~0_combout\ = (!\disp_top|contador\(17) & (!\disp_top|contador\(16) & !\disp_top|contador\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|contador\(17),
	datac => \disp_top|contador\(16),
	datad => \disp_top|contador\(15),
	combout => \disp_top|LessThan0~0_combout\);

-- Location: LCCOMB_X46_Y9_N0
\disp_top|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|LessThan0~1_combout\ = (((!\disp_top|contador\(6) & !\disp_top|contador\(7))) # (!\disp_top|contador\(9))) # (!\disp_top|contador\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|contador\(6),
	datab => \disp_top|contador\(7),
	datac => \disp_top|contador\(8),
	datad => \disp_top|contador\(9),
	combout => \disp_top|LessThan0~1_combout\);

-- Location: LCCOMB_X46_Y9_N10
\disp_top|LessThan0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|LessThan0~2_combout\ = (\disp_top|contador\(11) & ((\disp_top|contador\(10)) # (!\disp_top|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disp_top|contador\(11),
	datac => \disp_top|contador\(10),
	datad => \disp_top|LessThan0~1_combout\,
	combout => \disp_top|LessThan0~2_combout\);

-- Location: LCCOMB_X46_Y8_N26
\disp_top|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|LessThan0~3_combout\ = (\disp_top|contador\(14) & ((\disp_top|contador\(13)) # ((\disp_top|contador\(12)) # (\disp_top|LessThan0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|contador\(13),
	datab => \disp_top|contador\(12),
	datac => \disp_top|contador\(14),
	datad => \disp_top|LessThan0~2_combout\,
	combout => \disp_top|LessThan0~3_combout\);

-- Location: LCCOMB_X46_Y8_N22
\disp_top|LessThan0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|LessThan0~4_combout\ = (((\disp_top|LessThan0~0_combout\ & !\disp_top|LessThan0~3_combout\)) # (!\disp_top|contador\(19))) # (!\disp_top|contador\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|contador\(18),
	datab => \disp_top|contador\(19),
	datac => \disp_top|LessThan0~0_combout\,
	datad => \disp_top|LessThan0~3_combout\,
	combout => \disp_top|LessThan0~4_combout\);

-- Location: LCCOMB_X47_Y8_N0
\disp_top|contador~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|contador~63_combout\ = (\disp_top|Add1~2_combout\ & (((\disp_top|LessThan0~6_combout\ & \disp_top|LessThan0~4_combout\)) # (!\disp_top|contador\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|Add1~2_combout\,
	datab => \disp_top|contador\(22),
	datac => \disp_top|LessThan0~6_combout\,
	datad => \disp_top|LessThan0~4_combout\,
	combout => \disp_top|contador~63_combout\);

-- Location: LCCOMB_X47_Y8_N4
\disp_top|contador[1]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|contador[1]~64_combout\ = (!\HALT_KEY~combout\ & ((\disp_top|LessThan0~5_combout\) # (!\TURBO_EN~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HALT_KEY~combout\,
	datac => \disp_top|LessThan0~5_combout\,
	datad => \TURBO_EN~combout\,
	combout => \disp_top|contador[1]~64_combout\);

-- Location: LCFF_X47_Y8_N1
\disp_top|contador[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_H~clkctrl_outclk\,
	datain => \disp_top|contador~63_combout\,
	aclr => \ALT_INV_RST~clkctrl_outclk\,
	ena => \disp_top|contador[1]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \disp_top|contador\(1));

-- Location: LCCOMB_X47_Y8_N2
\disp_top|contador~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|contador~65_combout\ = (\disp_top|Add1~0_combout\ & (((\disp_top|LessThan0~6_combout\ & \disp_top|LessThan0~4_combout\)) # (!\disp_top|contador\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|Add1~0_combout\,
	datab => \disp_top|contador\(22),
	datac => \disp_top|LessThan0~6_combout\,
	datad => \disp_top|LessThan0~4_combout\,
	combout => \disp_top|contador~65_combout\);

-- Location: LCFF_X47_Y8_N3
\disp_top|contador[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_H~clkctrl_outclk\,
	datain => \disp_top|contador~65_combout\,
	aclr => \ALT_INV_RST~clkctrl_outclk\,
	ena => \disp_top|contador[1]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \disp_top|contador\(0));

-- Location: LCCOMB_X47_Y8_N14
\disp_top|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Add1~4_combout\ = (\disp_top|contador\(2) & (\disp_top|Add1~3\ $ (GND))) # (!\disp_top|contador\(2) & (!\disp_top|Add1~3\ & VCC))
-- \disp_top|Add1~5\ = CARRY((\disp_top|contador\(2) & !\disp_top|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \disp_top|contador\(2),
	datad => VCC,
	cin => \disp_top|Add1~3\,
	combout => \disp_top|Add1~4_combout\,
	cout => \disp_top|Add1~5\);

-- Location: LCFF_X46_Y9_N13
\disp_top|contador[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_H~clkctrl_outclk\,
	datain => \disp_top|contador[2]~21_combout\,
	sdata => \disp_top|Add1~4_combout\,
	aclr => \ALT_INV_RST~clkctrl_outclk\,
	sclr => \disp_top|LessThan0~5_combout\,
	sload => \ALT_INV_TURBO_EN~combout\,
	ena => \ALT_INV_HALT_KEY~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \disp_top|contador\(2));

-- Location: LCFF_X46_Y9_N15
\disp_top|contador[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_H~clkctrl_outclk\,
	datain => \disp_top|contador[3]~23_combout\,
	sdata => \disp_top|Add1~6_combout\,
	aclr => \ALT_INV_RST~clkctrl_outclk\,
	sclr => \disp_top|LessThan0~5_combout\,
	sload => \ALT_INV_TURBO_EN~combout\,
	ena => \ALT_INV_HALT_KEY~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \disp_top|contador\(3));

-- Location: LCCOMB_X46_Y9_N18
\disp_top|contador[5]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|contador[5]~27_combout\ = (\disp_top|contador\(5) & (!\disp_top|contador[4]~26\)) # (!\disp_top|contador\(5) & ((\disp_top|contador[4]~26\) # (GND)))
-- \disp_top|contador[5]~28\ = CARRY((!\disp_top|contador[4]~26\) # (!\disp_top|contador\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \disp_top|contador\(5),
	datad => VCC,
	cin => \disp_top|contador[4]~26\,
	combout => \disp_top|contador[5]~27_combout\,
	cout => \disp_top|contador[5]~28\);

-- Location: LCFF_X46_Y9_N19
\disp_top|contador[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_H~clkctrl_outclk\,
	datain => \disp_top|contador[5]~27_combout\,
	sdata => \disp_top|Add1~10_combout\,
	aclr => \ALT_INV_RST~clkctrl_outclk\,
	sclr => \disp_top|LessThan0~5_combout\,
	sload => \ALT_INV_TURBO_EN~combout\,
	ena => \ALT_INV_HALT_KEY~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \disp_top|contador\(5));

-- Location: LCCOMB_X46_Y9_N22
\disp_top|contador[7]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|contador[7]~31_combout\ = (\disp_top|contador\(7) & (!\disp_top|contador[6]~30\)) # (!\disp_top|contador\(7) & ((\disp_top|contador[6]~30\) # (GND)))
-- \disp_top|contador[7]~32\ = CARRY((!\disp_top|contador[6]~30\) # (!\disp_top|contador\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \disp_top|contador\(7),
	datad => VCC,
	cin => \disp_top|contador[6]~30\,
	combout => \disp_top|contador[7]~31_combout\,
	cout => \disp_top|contador[7]~32\);

-- Location: LCFF_X46_Y9_N23
\disp_top|contador[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_H~clkctrl_outclk\,
	datain => \disp_top|contador[7]~31_combout\,
	sdata => \disp_top|Add1~14_combout\,
	aclr => \ALT_INV_RST~clkctrl_outclk\,
	sclr => \disp_top|LessThan0~5_combout\,
	sload => \ALT_INV_TURBO_EN~combout\,
	ena => \ALT_INV_HALT_KEY~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \disp_top|contador\(7));

-- Location: LCCOMB_X46_Y9_N24
\disp_top|contador[8]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|contador[8]~33_combout\ = (\disp_top|contador\(8) & (\disp_top|contador[7]~32\ $ (GND))) # (!\disp_top|contador\(8) & (!\disp_top|contador[7]~32\ & VCC))
-- \disp_top|contador[8]~34\ = CARRY((\disp_top|contador\(8) & !\disp_top|contador[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \disp_top|contador\(8),
	datad => VCC,
	cin => \disp_top|contador[7]~32\,
	combout => \disp_top|contador[8]~33_combout\,
	cout => \disp_top|contador[8]~34\);

-- Location: LCFF_X46_Y9_N25
\disp_top|contador[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_H~clkctrl_outclk\,
	datain => \disp_top|contador[8]~33_combout\,
	sdata => \disp_top|Add1~16_combout\,
	aclr => \ALT_INV_RST~clkctrl_outclk\,
	sclr => \disp_top|LessThan0~5_combout\,
	sload => \ALT_INV_TURBO_EN~combout\,
	ena => \ALT_INV_HALT_KEY~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \disp_top|contador\(8));

-- Location: LCCOMB_X46_Y9_N26
\disp_top|contador[9]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|contador[9]~35_combout\ = (\disp_top|contador\(9) & (!\disp_top|contador[8]~34\)) # (!\disp_top|contador\(9) & ((\disp_top|contador[8]~34\) # (GND)))
-- \disp_top|contador[9]~36\ = CARRY((!\disp_top|contador[8]~34\) # (!\disp_top|contador\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \disp_top|contador\(9),
	datad => VCC,
	cin => \disp_top|contador[8]~34\,
	combout => \disp_top|contador[9]~35_combout\,
	cout => \disp_top|contador[9]~36\);

-- Location: LCFF_X46_Y9_N27
\disp_top|contador[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_H~clkctrl_outclk\,
	datain => \disp_top|contador[9]~35_combout\,
	sdata => \disp_top|Add1~18_combout\,
	aclr => \ALT_INV_RST~clkctrl_outclk\,
	sclr => \disp_top|LessThan0~5_combout\,
	sload => \ALT_INV_TURBO_EN~combout\,
	ena => \ALT_INV_HALT_KEY~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \disp_top|contador\(9));

-- Location: LCCOMB_X46_Y9_N28
\disp_top|contador[10]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|contador[10]~37_combout\ = (\disp_top|contador\(10) & (\disp_top|contador[9]~36\ $ (GND))) # (!\disp_top|contador\(10) & (!\disp_top|contador[9]~36\ & VCC))
-- \disp_top|contador[10]~38\ = CARRY((\disp_top|contador\(10) & !\disp_top|contador[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \disp_top|contador\(10),
	datad => VCC,
	cin => \disp_top|contador[9]~36\,
	combout => \disp_top|contador[10]~37_combout\,
	cout => \disp_top|contador[10]~38\);

-- Location: LCFF_X46_Y9_N29
\disp_top|contador[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_H~clkctrl_outclk\,
	datain => \disp_top|contador[10]~37_combout\,
	sdata => \disp_top|Add1~20_combout\,
	aclr => \ALT_INV_RST~clkctrl_outclk\,
	sclr => \disp_top|LessThan0~5_combout\,
	sload => \ALT_INV_TURBO_EN~combout\,
	ena => \ALT_INV_HALT_KEY~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \disp_top|contador\(10));

-- Location: LCCOMB_X46_Y9_N30
\disp_top|contador[11]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|contador[11]~39_combout\ = (\disp_top|contador\(11) & (!\disp_top|contador[10]~38\)) # (!\disp_top|contador\(11) & ((\disp_top|contador[10]~38\) # (GND)))
-- \disp_top|contador[11]~40\ = CARRY((!\disp_top|contador[10]~38\) # (!\disp_top|contador\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \disp_top|contador\(11),
	datad => VCC,
	cin => \disp_top|contador[10]~38\,
	combout => \disp_top|contador[11]~39_combout\,
	cout => \disp_top|contador[11]~40\);

-- Location: LCFF_X46_Y9_N31
\disp_top|contador[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_H~clkctrl_outclk\,
	datain => \disp_top|contador[11]~39_combout\,
	sdata => \disp_top|Add1~22_combout\,
	aclr => \ALT_INV_RST~clkctrl_outclk\,
	sclr => \disp_top|LessThan0~5_combout\,
	sload => \ALT_INV_TURBO_EN~combout\,
	ena => \ALT_INV_HALT_KEY~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \disp_top|contador\(11));

-- Location: LCCOMB_X46_Y8_N0
\disp_top|contador[12]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|contador[12]~41_combout\ = (\disp_top|contador\(12) & (\disp_top|contador[11]~40\ $ (GND))) # (!\disp_top|contador\(12) & (!\disp_top|contador[11]~40\ & VCC))
-- \disp_top|contador[12]~42\ = CARRY((\disp_top|contador\(12) & !\disp_top|contador[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \disp_top|contador\(12),
	datad => VCC,
	cin => \disp_top|contador[11]~40\,
	combout => \disp_top|contador[12]~41_combout\,
	cout => \disp_top|contador[12]~42\);

-- Location: LCFF_X46_Y8_N1
\disp_top|contador[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_H~clkctrl_outclk\,
	datain => \disp_top|contador[12]~41_combout\,
	sdata => \disp_top|Add1~24_combout\,
	aclr => \ALT_INV_RST~clkctrl_outclk\,
	sclr => \disp_top|LessThan0~5_combout\,
	sload => \ALT_INV_TURBO_EN~combout\,
	ena => \ALT_INV_HALT_KEY~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \disp_top|contador\(12));

-- Location: LCCOMB_X46_Y8_N2
\disp_top|contador[13]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|contador[13]~43_combout\ = (\disp_top|contador\(13) & (!\disp_top|contador[12]~42\)) # (!\disp_top|contador\(13) & ((\disp_top|contador[12]~42\) # (GND)))
-- \disp_top|contador[13]~44\ = CARRY((!\disp_top|contador[12]~42\) # (!\disp_top|contador\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \disp_top|contador\(13),
	datad => VCC,
	cin => \disp_top|contador[12]~42\,
	combout => \disp_top|contador[13]~43_combout\,
	cout => \disp_top|contador[13]~44\);

-- Location: LCFF_X46_Y8_N3
\disp_top|contador[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_H~clkctrl_outclk\,
	datain => \disp_top|contador[13]~43_combout\,
	sdata => \disp_top|Add1~26_combout\,
	aclr => \ALT_INV_RST~clkctrl_outclk\,
	sclr => \disp_top|LessThan0~5_combout\,
	sload => \ALT_INV_TURBO_EN~combout\,
	ena => \ALT_INV_HALT_KEY~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \disp_top|contador\(13));

-- Location: LCCOMB_X46_Y8_N4
\disp_top|contador[14]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|contador[14]~45_combout\ = (\disp_top|contador\(14) & (\disp_top|contador[13]~44\ $ (GND))) # (!\disp_top|contador\(14) & (!\disp_top|contador[13]~44\ & VCC))
-- \disp_top|contador[14]~46\ = CARRY((\disp_top|contador\(14) & !\disp_top|contador[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \disp_top|contador\(14),
	datad => VCC,
	cin => \disp_top|contador[13]~44\,
	combout => \disp_top|contador[14]~45_combout\,
	cout => \disp_top|contador[14]~46\);

-- Location: LCFF_X46_Y8_N5
\disp_top|contador[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_H~clkctrl_outclk\,
	datain => \disp_top|contador[14]~45_combout\,
	sdata => \disp_top|Add1~28_combout\,
	aclr => \ALT_INV_RST~clkctrl_outclk\,
	sclr => \disp_top|LessThan0~5_combout\,
	sload => \ALT_INV_TURBO_EN~combout\,
	ena => \ALT_INV_HALT_KEY~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \disp_top|contador\(14));

-- Location: LCCOMB_X46_Y8_N8
\disp_top|contador[16]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|contador[16]~49_combout\ = (\disp_top|contador\(16) & (\disp_top|contador[15]~48\ $ (GND))) # (!\disp_top|contador\(16) & (!\disp_top|contador[15]~48\ & VCC))
-- \disp_top|contador[16]~50\ = CARRY((\disp_top|contador\(16) & !\disp_top|contador[15]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \disp_top|contador\(16),
	datad => VCC,
	cin => \disp_top|contador[15]~48\,
	combout => \disp_top|contador[16]~49_combout\,
	cout => \disp_top|contador[16]~50\);

-- Location: LCFF_X46_Y8_N9
\disp_top|contador[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_H~clkctrl_outclk\,
	datain => \disp_top|contador[16]~49_combout\,
	sdata => \disp_top|Add1~32_combout\,
	aclr => \ALT_INV_RST~clkctrl_outclk\,
	sclr => \disp_top|LessThan0~5_combout\,
	sload => \ALT_INV_TURBO_EN~combout\,
	ena => \ALT_INV_HALT_KEY~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \disp_top|contador\(16));

-- Location: LCCOMB_X46_Y8_N14
\disp_top|contador[19]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|contador[19]~55_combout\ = (\disp_top|contador\(19) & (!\disp_top|contador[18]~54\)) # (!\disp_top|contador\(19) & ((\disp_top|contador[18]~54\) # (GND)))
-- \disp_top|contador[19]~56\ = CARRY((!\disp_top|contador[18]~54\) # (!\disp_top|contador\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \disp_top|contador\(19),
	datad => VCC,
	cin => \disp_top|contador[18]~54\,
	combout => \disp_top|contador[19]~55_combout\,
	cout => \disp_top|contador[19]~56\);

-- Location: LCFF_X46_Y8_N15
\disp_top|contador[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_H~clkctrl_outclk\,
	datain => \disp_top|contador[19]~55_combout\,
	sdata => \disp_top|Add1~38_combout\,
	aclr => \ALT_INV_RST~clkctrl_outclk\,
	sclr => \disp_top|LessThan0~5_combout\,
	sload => \ALT_INV_TURBO_EN~combout\,
	ena => \ALT_INV_HALT_KEY~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \disp_top|contador\(19));

-- Location: LCFF_X46_Y8_N19
\disp_top|contador[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_H~clkctrl_outclk\,
	datain => \disp_top|contador[21]~59_combout\,
	sdata => \disp_top|Add1~42_combout\,
	aclr => \ALT_INV_RST~clkctrl_outclk\,
	sclr => \disp_top|LessThan0~5_combout\,
	sload => \ALT_INV_TURBO_EN~combout\,
	ena => \ALT_INV_HALT_KEY~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \disp_top|contador\(21));

-- Location: LCCOMB_X46_Y8_N30
\disp_top|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|LessThan0~5_combout\ = (\disp_top|contador\(22) & ((\disp_top|contador\(20)) # ((\disp_top|contador\(21)) # (!\disp_top|LessThan0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|contador\(20),
	datab => \disp_top|contador\(21),
	datac => \disp_top|contador\(22),
	datad => \disp_top|LessThan0~4_combout\,
	combout => \disp_top|LessThan0~5_combout\);

-- Location: LCFF_X46_Y8_N31
\disp_top|clk_div\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_H~clkctrl_outclk\,
	datain => \disp_top|LessThan0~5_combout\,
	aclr => \ALT_INV_RST~clkctrl_outclk\,
	ena => \ALT_INV_HALT_KEY~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \disp_top|clk_div~regout\);

-- Location: CLKCTRL_G7
\disp_top|clk_div~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \disp_top|clk_div~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \disp_top|clk_div~clkctrl_outclk\);

-- Location: LCCOMB_X20_Y9_N14
\ctrb|ctrl|PC|registro[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|ctrl|PC|registro[0]~7_combout\ = \ctrb|ctrl|PC|registro\(0) $ (VCC)
-- \ctrb|ctrl|PC|registro[0]~8\ = CARRY(\ctrb|ctrl|PC|registro\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|ctrl|PC|registro\(0),
	datad => VCC,
	combout => \ctrb|ctrl|PC|registro[0]~7_combout\,
	cout => \ctrb|ctrl|PC|registro[0]~8\);

-- Location: LCCOMB_X20_Y9_N16
\ctrb|ctrl|PC|registro[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|ctrl|PC|registro[1]~9_combout\ = (\ctrb|ctrl|PC|registro\(1) & (!\ctrb|ctrl|PC|registro[0]~8\)) # (!\ctrb|ctrl|PC|registro\(1) & ((\ctrb|ctrl|PC|registro[0]~8\) # (GND)))
-- \ctrb|ctrl|PC|registro[1]~10\ = CARRY((!\ctrb|ctrl|PC|registro[0]~8\) # (!\ctrb|ctrl|PC|registro\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|PC|registro\(1),
	datad => VCC,
	cin => \ctrb|ctrl|PC|registro[0]~8\,
	combout => \ctrb|ctrl|PC|registro[1]~9_combout\,
	cout => \ctrb|ctrl|PC|registro[1]~10\);

-- Location: LCCOMB_X20_Y9_N18
\ctrb|ctrl|PC|registro[2]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|ctrl|PC|registro[2]~11_combout\ = (\ctrb|ctrl|PC|registro\(2) & (\ctrb|ctrl|PC|registro[1]~10\ $ (GND))) # (!\ctrb|ctrl|PC|registro\(2) & (!\ctrb|ctrl|PC|registro[1]~10\ & VCC))
-- \ctrb|ctrl|PC|registro[2]~12\ = CARRY((\ctrb|ctrl|PC|registro\(2) & !\ctrb|ctrl|PC|registro[1]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|ctrl|PC|registro\(2),
	datad => VCC,
	cin => \ctrb|ctrl|PC|registro[1]~10\,
	combout => \ctrb|ctrl|PC|registro[2]~11_combout\,
	cout => \ctrb|ctrl|PC|registro[2]~12\);

-- Location: LCCOMB_X20_Y9_N20
\ctrb|ctrl|PC|registro[3]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|ctrl|PC|registro[3]~13_combout\ = (\ctrb|ctrl|PC|registro\(3) & (!\ctrb|ctrl|PC|registro[2]~12\)) # (!\ctrb|ctrl|PC|registro\(3) & ((\ctrb|ctrl|PC|registro[2]~12\) # (GND)))
-- \ctrb|ctrl|PC|registro[3]~14\ = CARRY((!\ctrb|ctrl|PC|registro[2]~12\) # (!\ctrb|ctrl|PC|registro\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|PC|registro\(3),
	datad => VCC,
	cin => \ctrb|ctrl|PC|registro[2]~12\,
	combout => \ctrb|ctrl|PC|registro[3]~13_combout\,
	cout => \ctrb|ctrl|PC|registro[3]~14\);

-- Location: LCCOMB_X20_Y9_N22
\ctrb|ctrl|PC|registro[4]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|ctrl|PC|registro[4]~15_combout\ = (\ctrb|ctrl|PC|registro\(4) & (\ctrb|ctrl|PC|registro[3]~14\ $ (GND))) # (!\ctrb|ctrl|PC|registro\(4) & (!\ctrb|ctrl|PC|registro[3]~14\ & VCC))
-- \ctrb|ctrl|PC|registro[4]~16\ = CARRY((\ctrb|ctrl|PC|registro\(4) & !\ctrb|ctrl|PC|registro[3]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|ctrl|PC|registro\(4),
	datad => VCC,
	cin => \ctrb|ctrl|PC|registro[3]~14\,
	combout => \ctrb|ctrl|PC|registro[4]~15_combout\,
	cout => \ctrb|ctrl|PC|registro[4]~16\);

-- Location: LCCOMB_X20_Y9_N24
\ctrb|ctrl|PC|registro[5]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|ctrl|PC|registro[5]~17_combout\ = (\ctrb|ctrl|PC|registro\(5) & (!\ctrb|ctrl|PC|registro[4]~16\)) # (!\ctrb|ctrl|PC|registro\(5) & ((\ctrb|ctrl|PC|registro[4]~16\) # (GND)))
-- \ctrb|ctrl|PC|registro[5]~18\ = CARRY((!\ctrb|ctrl|PC|registro[4]~16\) # (!\ctrb|ctrl|PC|registro\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|PC|registro\(5),
	datad => VCC,
	cin => \ctrb|ctrl|PC|registro[4]~16\,
	combout => \ctrb|ctrl|PC|registro[5]~17_combout\,
	cout => \ctrb|ctrl|PC|registro[5]~18\);

-- Location: LCCOMB_X24_Y13_N18
\ctrb|ctrl|mq_est|est_atual~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|ctrl|mq_est|est_atual~0_combout\ = !\ctrb|ctrl|mq_est|est_atual~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|ctrl|mq_est|est_atual~regout\,
	combout => \ctrb|ctrl|mq_est|est_atual~0_combout\);

-- Location: LCFF_X24_Y13_N19
\ctrb|ctrl|mq_est|est_atual\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|ctrl|mq_est|est_atual~0_combout\,
	aclr => \RST~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|ctrl|mq_est|est_atual~regout\);

-- Location: LCFF_X20_Y9_N25
\ctrb|ctrl|PC|registro[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|ctrl|PC|registro[5]~17_combout\,
	sdata => \ctrb|rg_ula|ulab|saida[5]~24_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => \ctrb|wr_end_mem_s~1_combout\,
	ena => \ctrb|ctrl|mq_est|est_atual~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|ctrl|PC|registro\(5));

-- Location: LCCOMB_X20_Y9_N26
\ctrb|ctrl|PC|registro[6]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|ctrl|PC|registro[6]~19_combout\ = \ctrb|ctrl|PC|registro[5]~18\ $ (!\ctrb|ctrl|PC|registro\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|ctrl|PC|registro\(6),
	cin => \ctrb|ctrl|PC|registro[5]~18\,
	combout => \ctrb|ctrl|PC|registro[6]~19_combout\);

-- Location: M4K_X17_Y11
\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF70C3C0C33000D30303001000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEU_DISPLAY.MikroP0.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "uctrl_regbk:ctrb|un_ctrl:ctrl|rom:mem_rom|altsyncram:Mux17_rtl_0|altsyncram_1rv:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 18,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \disp_top|clk_div~regout\,
	portaaddr => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X18_Y9_N16
\ctrb|rg_ula|entr1[11]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~84_combout\ = (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a14\ & (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a15\ & 
-- !\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a14\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a15\,
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a17\,
	combout => \ctrb|rg_ula|entr1[11]~84_combout\);

-- Location: M4K_X17_Y13
\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF400055076008FD04549FBC076107FFFFFFFF6BFFFC047FFF4D876008CC044D8F9107520F7901390748086107480F100744877D80D30444A779093B071900448F3F07BB0719074C0F790139074808480F10077E10790939074808D104500F0807",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEU_DISPLAY.MikroP0.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "uctrl_regbk:ctrb|un_ctrl:ctrl|rom:mem_rom|altsyncram:Mux17_rtl_0|altsyncram_1rv:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 18,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 16,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \disp_top|clk_div~clkctrl_outclk\,
	portaaddr => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X21_Y8_N14
\ctrb|Equal6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|Equal6~0_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a16~portadataout\ & (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a15\ & \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a15\,
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a14\,
	combout => \ctrb|Equal6~0_combout\);

-- Location: LCCOMB_X20_Y8_N16
\ctrb|data_in[15]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|data_in[15]~0_combout\ = (\ctrb|Equal1~1_combout\ & ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\) # ((\ctrb|Equal6~0_combout\ & \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\)))) # (!\ctrb|Equal1~1_combout\ & 
-- (\ctrb|Equal6~0_combout\ & ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|Equal1~1_combout\,
	datab => \ctrb|Equal6~0_combout\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\,
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	combout => \ctrb|data_in[15]~0_combout\);

-- Location: LCCOMB_X18_Y11_N28
\ctrb|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|Equal1~0_combout\ = (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a16~portadataout\ & !\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a17\,
	combout => \ctrb|Equal1~0_combout\);

-- Location: LCCOMB_X24_Y13_N10
\ctrb|wr_en~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|wr_en~0_combout\ = (\ctrb|Equal1~0_combout\ & (\ctrb|ctrl|mq_est|est_atual~regout\ & ((!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a14\) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a15\,
	datab => \ctrb|Equal1~0_combout\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a14\,
	datad => \ctrb|ctrl|mq_est|est_atual~regout\,
	combout => \ctrb|wr_en~0_combout\);

-- Location: LCCOMB_X18_Y10_N12
\ctrb|rg_ula|regb|Equal14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|Equal14~1_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a11\ & 
-- \ctrb|wr_en~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a11\,
	datad => \ctrb|wr_en~0_combout\,
	combout => \ctrb|rg_ula|regb|Equal14~1_combout\);

-- Location: LCFF_X21_Y9_N17
\ctrb|rg_ula|regb|reg6|registro[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ulab|saida[6]~28_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg6|registro\(6));

-- Location: LCCOMB_X22_Y13_N20
\ctrb|rg_ula|regb|data_out1[5]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out1[5]~0_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & !\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a8\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\,
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a8\,
	combout => \ctrb|rg_ula|regb|data_out1[5]~0_combout\);

-- Location: LCCOMB_X18_Y13_N30
\ctrb|rg_ula|regb|data_out1[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out1[5]~4_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a8\) # ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\,
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a8\,
	combout => \ctrb|rg_ula|regb|data_out1[5]~4_combout\);

-- Location: LCCOMB_X18_Y8_N22
\ctrb|rg_ula|regb|Equal14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|Equal14~2_combout\ = (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a11\ & (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & 
-- \ctrb|wr_en~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a11\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	datad => \ctrb|wr_en~0_combout\,
	combout => \ctrb|rg_ula|regb|Equal14~2_combout\);

-- Location: LCFF_X21_Y9_N7
\ctrb|rg_ula|regb|reg4|registro[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[6]~28_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg4|registro\(6));

-- Location: LCCOMB_X18_Y10_N30
\ctrb|rg_ula|regb|Equal14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|Equal14~3_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\ & (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a11\ & 
-- \ctrb|wr_en~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a11\,
	datad => \ctrb|wr_en~0_combout\,
	combout => \ctrb|rg_ula|regb|Equal14~3_combout\);

-- Location: LCFF_X18_Y13_N27
\ctrb|rg_ula|regb|reg3|registro[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[6]~28_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg3|registro\(6));

-- Location: LCCOMB_X18_Y11_N2
\ctrb|rg_ula|regb|Equal14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|Equal14~5_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a11\ & (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\ & (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & 
-- \ctrb|wr_en~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a11\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	datad => \ctrb|wr_en~0_combout\,
	combout => \ctrb|rg_ula|regb|Equal14~5_combout\);

-- Location: LCFF_X18_Y9_N3
\ctrb|rg_ula|regb|reg1|registro[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[6]~28_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg1|registro\(6));

-- Location: LCCOMB_X18_Y9_N2
\ctrb|rg_ula|regb|data_out1[6]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out1[6]~21_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & (((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\)))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & 
-- ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ & (\ctrb|rg_ula|regb|reg5|registro\(6))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ & ((\ctrb|rg_ula|regb|reg1|registro\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg5|registro\(6),
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\,
	datac => \ctrb|rg_ula|regb|reg1|registro\(6),
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\,
	combout => \ctrb|rg_ula|regb|data_out1[6]~21_combout\);

-- Location: LCCOMB_X18_Y13_N26
\ctrb|rg_ula|regb|data_out1[6]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out1[6]~22_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & ((\ctrb|rg_ula|regb|data_out1[6]~21_combout\ & (\ctrb|rg_ula|regb|reg7|registro\(6))) # (!\ctrb|rg_ula|regb|data_out1[6]~21_combout\ & 
-- ((\ctrb|rg_ula|regb|reg3|registro\(6)))))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & (((\ctrb|rg_ula|regb|data_out1[6]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg7|registro\(6),
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\,
	datac => \ctrb|rg_ula|regb|reg3|registro\(6),
	datad => \ctrb|rg_ula|regb|data_out1[6]~21_combout\,
	combout => \ctrb|rg_ula|regb|data_out1[6]~22_combout\);

-- Location: LCCOMB_X21_Y9_N6
\ctrb|rg_ula|regb|data_out1[6]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out1[6]~23_combout\ = (\ctrb|rg_ula|regb|data_out1[5]~3_combout\ & ((\ctrb|rg_ula|regb|data_out1[5]~4_combout\ & ((\ctrb|rg_ula|regb|data_out1[6]~22_combout\))) # (!\ctrb|rg_ula|regb|data_out1[5]~4_combout\ & 
-- (\ctrb|rg_ula|regb|reg4|registro\(6))))) # (!\ctrb|rg_ula|regb|data_out1[5]~3_combout\ & (\ctrb|rg_ula|regb|data_out1[5]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1[5]~3_combout\,
	datab => \ctrb|rg_ula|regb|data_out1[5]~4_combout\,
	datac => \ctrb|rg_ula|regb|reg4|registro\(6),
	datad => \ctrb|rg_ula|regb|data_out1[6]~22_combout\,
	combout => \ctrb|rg_ula|regb|data_out1[6]~23_combout\);

-- Location: LCCOMB_X20_Y7_N26
\ctrb|rg_ula|regb|data_out1[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out1\(6) = (\ctrb|rg_ula|regb|data_out1[5]~0_combout\ & ((\ctrb|rg_ula|regb|data_out1[6]~23_combout\ & ((\ctrb|rg_ula|regb|reg6|registro\(6)))) # (!\ctrb|rg_ula|regb|data_out1[6]~23_combout\ & 
-- (\ctrb|rg_ula|regb|reg2|registro\(6))))) # (!\ctrb|rg_ula|regb|data_out1[5]~0_combout\ & (((\ctrb|rg_ula|regb|data_out1[6]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg2|registro\(6),
	datab => \ctrb|rg_ula|regb|reg6|registro\(6),
	datac => \ctrb|rg_ula|regb|data_out1[5]~0_combout\,
	datad => \ctrb|rg_ula|regb|data_out1[6]~23_combout\,
	combout => \ctrb|rg_ula|regb|data_out1\(6));

-- Location: LCCOMB_X20_Y8_N10
\ctrb|rg_ula|entr1[11]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~86_combout\ = (\ctrb|Equal1~1_combout\) # ((\ctrb|Equal6~0_combout\) # ((\ctrb|rg_ula|entr1[11]~84_combout\ & \ctrb|rg_ula|regb|data_out1\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|Equal1~1_combout\,
	datab => \ctrb|rg_ula|entr1[11]~84_combout\,
	datac => \ctrb|Equal6~0_combout\,
	datad => \ctrb|rg_ula|regb|data_out1\(6),
	combout => \ctrb|rg_ula|entr1[11]~86_combout\);

-- Location: LCCOMB_X20_Y7_N12
\ctrb|rg_ula|entr1[8]~1295\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1295_combout\ = (\ctrb|rg_ula|entr1[11]~84_combout\ & (((\ctrb|rg_ula|entr1[11]~86_combout\)))) # (!\ctrb|rg_ula|entr1[11]~84_combout\ & ((\ctrb|rg_ula|entr1[11]~86_combout\ & ((\ctrb|data_in[15]~0_combout\))) # 
-- (!\ctrb|rg_ula|entr1[11]~86_combout\ & (\ctrb|rg_ula|entr1[8]~1294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[8]~1294_combout\,
	datab => \ctrb|rg_ula|entr1[11]~84_combout\,
	datac => \ctrb|data_in[15]~0_combout\,
	datad => \ctrb|rg_ula|entr1[11]~86_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1295_combout\);

-- Location: LCFF_X20_Y11_N23
\ctrb|rg_ula|regb|reg6|registro[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[2]~12_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg6|registro\(2));

-- Location: LCCOMB_X18_Y11_N14
\ctrb|rg_ula|regb|Equal14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|Equal14~0_combout\ = (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a11\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\ & (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & 
-- \ctrb|wr_en~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a11\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	datad => \ctrb|wr_en~0_combout\,
	combout => \ctrb|rg_ula|regb|Equal14~0_combout\);

-- Location: LCFF_X22_Y13_N27
\ctrb|rg_ula|regb|reg2|registro[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[2]~12_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg2|registro\(2));

-- Location: LCCOMB_X18_Y13_N24
\ctrb|rg_ula|regb|data_out1[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out1[5]~3_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a8\) # ((!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\,
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a8\,
	combout => \ctrb|rg_ula|regb|data_out1[5]~3_combout\);

-- Location: LCFF_X22_Y13_N29
\ctrb|rg_ula|regb|reg4|registro[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[2]~12_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg4|registro\(2));

-- Location: LCFF_X18_Y13_N17
\ctrb|rg_ula|regb|reg3|registro[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[2]~12_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg3|registro\(2));

-- Location: LCFF_X18_Y13_N3
\ctrb|rg_ula|regb|reg1|registro[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[2]~12_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg1|registro\(2));

-- Location: LCCOMB_X18_Y13_N2
\ctrb|rg_ula|regb|data_out1[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out1[2]~9_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ & ((\ctrb|rg_ula|regb|reg5|registro\(2)) # ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\)))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ & (((\ctrb|rg_ula|regb|reg1|registro\(2) & !\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg5|registro\(2),
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\,
	datac => \ctrb|rg_ula|regb|reg1|registro\(2),
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\,
	combout => \ctrb|rg_ula|regb|data_out1[2]~9_combout\);

-- Location: LCCOMB_X18_Y13_N16
\ctrb|rg_ula|regb|data_out1[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out1[2]~10_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & ((\ctrb|rg_ula|regb|data_out1[2]~9_combout\ & (\ctrb|rg_ula|regb|reg7|registro\(2))) # (!\ctrb|rg_ula|regb|data_out1[2]~9_combout\ & 
-- ((\ctrb|rg_ula|regb|reg3|registro\(2)))))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & (((\ctrb|rg_ula|regb|data_out1[2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg7|registro\(2),
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\,
	datac => \ctrb|rg_ula|regb|reg3|registro\(2),
	datad => \ctrb|rg_ula|regb|data_out1[2]~9_combout\,
	combout => \ctrb|rg_ula|regb|data_out1[2]~10_combout\);

-- Location: LCCOMB_X22_Y13_N28
\ctrb|rg_ula|regb|data_out1[2]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out1[2]~11_combout\ = (\ctrb|rg_ula|regb|data_out1[5]~4_combout\ & (((\ctrb|rg_ula|regb|data_out1[2]~10_combout\)) # (!\ctrb|rg_ula|regb|data_out1[5]~3_combout\))) # (!\ctrb|rg_ula|regb|data_out1[5]~4_combout\ & 
-- (\ctrb|rg_ula|regb|data_out1[5]~3_combout\ & (\ctrb|rg_ula|regb|reg4|registro\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1[5]~4_combout\,
	datab => \ctrb|rg_ula|regb|data_out1[5]~3_combout\,
	datac => \ctrb|rg_ula|regb|reg4|registro\(2),
	datad => \ctrb|rg_ula|regb|data_out1[2]~10_combout\,
	combout => \ctrb|rg_ula|regb|data_out1[2]~11_combout\);

-- Location: LCCOMB_X22_Y13_N26
\ctrb|rg_ula|regb|data_out1[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out1\(2) = (\ctrb|rg_ula|regb|data_out1[5]~0_combout\ & ((\ctrb|rg_ula|regb|data_out1[2]~11_combout\ & (\ctrb|rg_ula|regb|reg6|registro\(2))) # (!\ctrb|rg_ula|regb|data_out1[2]~11_combout\ & 
-- ((\ctrb|rg_ula|regb|reg2|registro\(2)))))) # (!\ctrb|rg_ula|regb|data_out1[5]~0_combout\ & (((\ctrb|rg_ula|regb|data_out1[2]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1[5]~0_combout\,
	datab => \ctrb|rg_ula|regb|reg6|registro\(2),
	datac => \ctrb|rg_ula|regb|reg2|registro\(2),
	datad => \ctrb|rg_ula|regb|data_out1[2]~11_combout\,
	combout => \ctrb|rg_ula|regb|data_out1\(2));

-- Location: LCFF_X22_Y13_N19
\ctrb|rg_ula|regb|reg4|registro[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[5]~24_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg4|registro\(5));

-- Location: LCCOMB_X18_Y10_N16
\ctrb|rg_ula|regb|Equal14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|Equal14~4_combout\ = (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a11\ & 
-- \ctrb|wr_en~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a11\,
	datad => \ctrb|wr_en~0_combout\,
	combout => \ctrb|rg_ula|regb|Equal14~4_combout\);

-- Location: LCFF_X18_Y10_N9
\ctrb|rg_ula|regb|reg5|registro[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[5]~24_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg5|registro\(5));

-- Location: LCFF_X18_Y10_N3
\ctrb|rg_ula|regb|reg3|registro[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[5]~24_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg3|registro\(5));

-- Location: LCCOMB_X18_Y10_N2
\ctrb|rg_ula|regb|data_out1[5]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out1[5]~18_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ & (((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\)))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ & 
-- ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & ((\ctrb|rg_ula|regb|reg3|registro\(5)))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & (\ctrb|rg_ula|regb|reg1|registro\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg1|registro\(5),
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\,
	datac => \ctrb|rg_ula|regb|reg3|registro\(5),
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\,
	combout => \ctrb|rg_ula|regb|data_out1[5]~18_combout\);

-- Location: LCCOMB_X18_Y10_N8
\ctrb|rg_ula|regb|data_out1[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out1[5]~19_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ & ((\ctrb|rg_ula|regb|data_out1[5]~18_combout\ & (\ctrb|rg_ula|regb|reg7|registro\(5))) # (!\ctrb|rg_ula|regb|data_out1[5]~18_combout\ & 
-- ((\ctrb|rg_ula|regb|reg5|registro\(5)))))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ & (((\ctrb|rg_ula|regb|data_out1[5]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg7|registro\(5),
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\,
	datac => \ctrb|rg_ula|regb|reg5|registro\(5),
	datad => \ctrb|rg_ula|regb|data_out1[5]~18_combout\,
	combout => \ctrb|rg_ula|regb|data_out1[5]~19_combout\);

-- Location: LCCOMB_X22_Y13_N18
\ctrb|rg_ula|regb|data_out1[5]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out1[5]~20_combout\ = (\ctrb|rg_ula|regb|data_out1[5]~4_combout\ & (((\ctrb|rg_ula|regb|data_out1[5]~19_combout\)) # (!\ctrb|rg_ula|regb|data_out1[5]~3_combout\))) # (!\ctrb|rg_ula|regb|data_out1[5]~4_combout\ & 
-- (\ctrb|rg_ula|regb|data_out1[5]~3_combout\ & (\ctrb|rg_ula|regb|reg4|registro\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1[5]~4_combout\,
	datab => \ctrb|rg_ula|regb|data_out1[5]~3_combout\,
	datac => \ctrb|rg_ula|regb|reg4|registro\(5),
	datad => \ctrb|rg_ula|regb|data_out1[5]~19_combout\,
	combout => \ctrb|rg_ula|regb|data_out1[5]~20_combout\);

-- Location: LCCOMB_X22_Y13_N0
\ctrb|rg_ula|regb|data_out1[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out1\(5) = (\ctrb|rg_ula|regb|data_out1[5]~0_combout\ & ((\ctrb|rg_ula|regb|data_out1[5]~20_combout\ & (\ctrb|rg_ula|regb|reg6|registro\(5))) # (!\ctrb|rg_ula|regb|data_out1[5]~20_combout\ & 
-- ((\ctrb|rg_ula|regb|reg2|registro\(5)))))) # (!\ctrb|rg_ula|regb|data_out1[5]~0_combout\ & (((\ctrb|rg_ula|regb|data_out1[5]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg6|registro\(5),
	datab => \ctrb|rg_ula|regb|reg2|registro\(5),
	datac => \ctrb|rg_ula|regb|data_out1[5]~0_combout\,
	datad => \ctrb|rg_ula|regb|data_out1[5]~20_combout\,
	combout => \ctrb|rg_ula|regb|data_out1\(5));

-- Location: LCCOMB_X19_Y13_N28
\ctrb|rg_ula|regb|reg6|registro[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|reg6|registro[4]~feeder_combout\ = \ctrb|rg_ula|ulab|saida[4]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|ulab|saida[4]~20_combout\,
	combout => \ctrb|rg_ula|regb|reg6|registro[4]~feeder_combout\);

-- Location: LCFF_X19_Y13_N29
\ctrb|rg_ula|regb|reg6|registro[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|regb|reg6|registro[4]~feeder_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg6|registro\(4));

-- Location: LCFF_X22_Y13_N3
\ctrb|rg_ula|regb|reg2|registro[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[4]~20_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg2|registro\(4));

-- Location: LCFF_X18_Y13_N29
\ctrb|rg_ula|regb|reg3|registro[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[4]~20_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg3|registro\(4));

-- Location: LCFF_X19_Y10_N31
\ctrb|rg_ula|regb|reg5|registro[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[4]~20_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg5|registro\(4));

-- Location: LCCOMB_X18_Y13_N0
\ctrb|rg_ula|regb|data_out1[4]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out1[4]~15_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ & (((\ctrb|rg_ula|regb|reg5|registro\(4)) # (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\)))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ & (\ctrb|rg_ula|regb|reg1|registro\(4) & ((!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg1|registro\(4),
	datab => \ctrb|rg_ula|regb|reg5|registro\(4),
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\,
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\,
	combout => \ctrb|rg_ula|regb|data_out1[4]~15_combout\);

-- Location: LCCOMB_X18_Y13_N6
\ctrb|rg_ula|regb|data_out1[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out1[4]~16_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & ((\ctrb|rg_ula|regb|data_out1[4]~15_combout\ & (\ctrb|rg_ula|regb|reg7|registro\(4))) # (!\ctrb|rg_ula|regb|data_out1[4]~15_combout\ & 
-- ((\ctrb|rg_ula|regb|reg3|registro\(4)))))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & (((\ctrb|rg_ula|regb|data_out1[4]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg7|registro\(4),
	datab => \ctrb|rg_ula|regb|reg3|registro\(4),
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\,
	datad => \ctrb|rg_ula|regb|data_out1[4]~15_combout\,
	combout => \ctrb|rg_ula|regb|data_out1[4]~16_combout\);

-- Location: LCCOMB_X18_Y13_N8
\ctrb|rg_ula|regb|data_out1[4]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out1[4]~17_combout\ = (\ctrb|rg_ula|regb|data_out1[5]~4_combout\ & (((\ctrb|rg_ula|regb|data_out1[4]~16_combout\) # (!\ctrb|rg_ula|regb|data_out1[5]~3_combout\)))) # (!\ctrb|rg_ula|regb|data_out1[5]~4_combout\ & 
-- (\ctrb|rg_ula|regb|reg4|registro\(4) & (\ctrb|rg_ula|regb|data_out1[5]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg4|registro\(4),
	datab => \ctrb|rg_ula|regb|data_out1[5]~4_combout\,
	datac => \ctrb|rg_ula|regb|data_out1[5]~3_combout\,
	datad => \ctrb|rg_ula|regb|data_out1[4]~16_combout\,
	combout => \ctrb|rg_ula|regb|data_out1[4]~17_combout\);

-- Location: LCCOMB_X22_Y13_N2
\ctrb|rg_ula|regb|data_out1[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out1\(4) = (\ctrb|rg_ula|regb|data_out1[5]~0_combout\ & ((\ctrb|rg_ula|regb|data_out1[4]~17_combout\ & (\ctrb|rg_ula|regb|reg6|registro\(4))) # (!\ctrb|rg_ula|regb|data_out1[4]~17_combout\ & 
-- ((\ctrb|rg_ula|regb|reg2|registro\(4)))))) # (!\ctrb|rg_ula|regb|data_out1[5]~0_combout\ & (((\ctrb|rg_ula|regb|data_out1[4]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1[5]~0_combout\,
	datab => \ctrb|rg_ula|regb|reg6|registro\(4),
	datac => \ctrb|rg_ula|regb|reg2|registro\(4),
	datad => \ctrb|rg_ula|regb|data_out1[4]~17_combout\,
	combout => \ctrb|rg_ula|regb|data_out1\(4));

-- Location: LCCOMB_X23_Y15_N30
\ctrb|rg_ula|ramb|Decoder0~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~98_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|regb|data_out1\(4) & !\ctrb|rg_ula|regb|data_out1\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|regb|data_out1\(4),
	datad => \ctrb|rg_ula|regb|data_out1\(6),
	combout => \ctrb|rg_ula|ramb|Decoder0~98_combout\);

-- Location: LCFF_X19_Y11_N9
\ctrb|rg_ula|regb|reg2|registro[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[1]~8_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg2|registro\(1));

-- Location: LCCOMB_X18_Y8_N28
\ctrb|rg_ula|regb|Equal14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|Equal14~6_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a11\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & 
-- \ctrb|wr_en~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a11\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	datad => \ctrb|wr_en~0_combout\,
	combout => \ctrb|rg_ula|regb|Equal14~6_combout\);

-- Location: LCFF_X19_Y11_N7
\ctrb|rg_ula|regb|reg7|registro[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[1]~8_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg7|registro\(1));

-- Location: LCCOMB_X18_Y11_N26
\ctrb|rg_ula|regb|reg1|registro[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|reg1|registro[1]~feeder_combout\ = \ctrb|rg_ula|ulab|saida[1]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|ulab|saida[1]~8_combout\,
	combout => \ctrb|rg_ula|regb|reg1|registro[1]~feeder_combout\);

-- Location: LCFF_X18_Y11_N27
\ctrb|rg_ula|regb|reg1|registro[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|regb|reg1|registro[1]~feeder_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg1|registro\(1));

-- Location: LCCOMB_X18_Y11_N22
\ctrb|rg_ula|regb|data_out1[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out1[1]~6_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & ((\ctrb|rg_ula|regb|reg3|registro\(1)) # ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\)))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & (((\ctrb|rg_ula|regb|reg1|registro\(1) & !\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg3|registro\(1),
	datab => \ctrb|rg_ula|regb|reg1|registro\(1),
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\,
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\,
	combout => \ctrb|rg_ula|regb|data_out1[1]~6_combout\);

-- Location: LCCOMB_X19_Y11_N6
\ctrb|rg_ula|regb|data_out1[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out1[1]~7_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ & ((\ctrb|rg_ula|regb|data_out1[1]~6_combout\ & ((\ctrb|rg_ula|regb|reg7|registro\(1)))) # (!\ctrb|rg_ula|regb|data_out1[1]~6_combout\ & 
-- (\ctrb|rg_ula|regb|reg5|registro\(1))))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ & (((\ctrb|rg_ula|regb|data_out1[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg5|registro\(1),
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\,
	datac => \ctrb|rg_ula|regb|reg7|registro\(1),
	datad => \ctrb|rg_ula|regb|data_out1[1]~6_combout\,
	combout => \ctrb|rg_ula|regb|data_out1[1]~7_combout\);

-- Location: LCCOMB_X19_Y13_N2
\ctrb|rg_ula|regb|data_out1[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out1[1]~8_combout\ = (\ctrb|rg_ula|regb|data_out1[5]~3_combout\ & ((\ctrb|rg_ula|regb|data_out1[5]~4_combout\ & ((\ctrb|rg_ula|regb|data_out1[1]~7_combout\))) # (!\ctrb|rg_ula|regb|data_out1[5]~4_combout\ & 
-- (\ctrb|rg_ula|regb|reg4|registro\(1))))) # (!\ctrb|rg_ula|regb|data_out1[5]~3_combout\ & (((\ctrb|rg_ula|regb|data_out1[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg4|registro\(1),
	datab => \ctrb|rg_ula|regb|data_out1[5]~3_combout\,
	datac => \ctrb|rg_ula|regb|data_out1[5]~4_combout\,
	datad => \ctrb|rg_ula|regb|data_out1[1]~7_combout\,
	combout => \ctrb|rg_ula|regb|data_out1[1]~8_combout\);

-- Location: LCCOMB_X20_Y13_N30
\ctrb|rg_ula|regb|data_out1[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out1\(1) = (\ctrb|rg_ula|regb|data_out1[5]~0_combout\ & ((\ctrb|rg_ula|regb|data_out1[1]~8_combout\ & (\ctrb|rg_ula|regb|reg6|registro\(1))) # (!\ctrb|rg_ula|regb|data_out1[1]~8_combout\ & ((\ctrb|rg_ula|regb|reg2|registro\(1)))))) 
-- # (!\ctrb|rg_ula|regb|data_out1[5]~0_combout\ & (((\ctrb|rg_ula|regb|data_out1[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg6|registro\(1),
	datab => \ctrb|rg_ula|regb|reg2|registro\(1),
	datac => \ctrb|rg_ula|regb|data_out1[5]~0_combout\,
	datad => \ctrb|rg_ula|regb|data_out1[1]~8_combout\,
	combout => \ctrb|rg_ula|regb|data_out1\(1));

-- Location: LCFF_X21_Y9_N21
\ctrb|rg_ula|regb|reg6|registro[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ulab|saida[0]~64_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg6|registro\(0));

-- Location: LCFF_X22_Y13_N31
\ctrb|rg_ula|regb|reg4|registro[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[0]~64_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg4|registro\(0));

-- Location: LCFF_X21_Y11_N5
\ctrb|rg_ula|regb|reg3|registro[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[0]~64_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg3|registro\(0));

-- Location: LCFF_X21_Y11_N15
\ctrb|rg_ula|regb|reg7|registro[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[0]~64_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg7|registro\(0));

-- Location: LCFF_X18_Y9_N5
\ctrb|rg_ula|regb|reg5|registro[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[0]~64_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg5|registro\(0));

-- Location: LCCOMB_X18_Y11_N8
\ctrb|rg_ula|regb|data_out1[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out1[0]~1_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & (((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\)))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & 
-- ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ & ((\ctrb|rg_ula|regb|reg5|registro\(0)))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ & (\ctrb|rg_ula|regb|reg1|registro\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg1|registro\(0),
	datab => \ctrb|rg_ula|regb|reg5|registro\(0),
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\,
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\,
	combout => \ctrb|rg_ula|regb|data_out1[0]~1_combout\);

-- Location: LCCOMB_X21_Y11_N14
\ctrb|rg_ula|regb|data_out1[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out1[0]~2_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & ((\ctrb|rg_ula|regb|data_out1[0]~1_combout\ & ((\ctrb|rg_ula|regb|reg7|registro\(0)))) # (!\ctrb|rg_ula|regb|data_out1[0]~1_combout\ & 
-- (\ctrb|rg_ula|regb|reg3|registro\(0))))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & (((\ctrb|rg_ula|regb|data_out1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\,
	datab => \ctrb|rg_ula|regb|reg3|registro\(0),
	datac => \ctrb|rg_ula|regb|reg7|registro\(0),
	datad => \ctrb|rg_ula|regb|data_out1[0]~1_combout\,
	combout => \ctrb|rg_ula|regb|data_out1[0]~2_combout\);

-- Location: LCCOMB_X22_Y13_N30
\ctrb|rg_ula|regb|data_out1[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out1[0]~5_combout\ = (\ctrb|rg_ula|regb|data_out1[5]~4_combout\ & (((\ctrb|rg_ula|regb|data_out1[0]~2_combout\)) # (!\ctrb|rg_ula|regb|data_out1[5]~3_combout\))) # (!\ctrb|rg_ula|regb|data_out1[5]~4_combout\ & 
-- (\ctrb|rg_ula|regb|data_out1[5]~3_combout\ & (\ctrb|rg_ula|regb|reg4|registro\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1[5]~4_combout\,
	datab => \ctrb|rg_ula|regb|data_out1[5]~3_combout\,
	datac => \ctrb|rg_ula|regb|reg4|registro\(0),
	datad => \ctrb|rg_ula|regb|data_out1[0]~2_combout\,
	combout => \ctrb|rg_ula|regb|data_out1[0]~5_combout\);

-- Location: LCCOMB_X22_Y13_N24
\ctrb|rg_ula|regb|data_out1[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out1\(0) = (\ctrb|rg_ula|regb|data_out1[5]~0_combout\ & ((\ctrb|rg_ula|regb|data_out1[0]~5_combout\ & (\ctrb|rg_ula|regb|reg6|registro\(0))) # (!\ctrb|rg_ula|regb|data_out1[0]~5_combout\ & ((\ctrb|rg_ula|regb|reg2|registro\(0)))))) 
-- # (!\ctrb|rg_ula|regb|data_out1[5]~0_combout\ & (((\ctrb|rg_ula|regb|data_out1[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1[5]~0_combout\,
	datab => \ctrb|rg_ula|regb|reg6|registro\(0),
	datac => \ctrb|rg_ula|regb|reg2|registro\(0),
	datad => \ctrb|rg_ula|regb|data_out1[0]~5_combout\,
	combout => \ctrb|rg_ula|regb|data_out1\(0));

-- Location: LCCOMB_X24_Y13_N26
\ctrb|wr_en_ram~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|wr_en_ram~0_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a15\ & (\ctrb|Equal1~0_combout\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a14\ & \ctrb|ctrl|mq_est|est_atual~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a15\,
	datab => \ctrb|Equal1~0_combout\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a14\,
	datad => \ctrb|ctrl|mq_est|est_atual~regout\,
	combout => \ctrb|wr_en_ram~0_combout\);

-- Location: LCCOMB_X24_Y13_N16
\ctrb|rg_ula|ramb|Decoder0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~26_combout\ = (!\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|regb|data_out1\(0) & \ctrb|wr_en_ram~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|regb|data_out1\(0),
	datad => \ctrb|wr_en_ram~0_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~26_combout\);

-- Location: LCCOMB_X20_Y20_N2
\ctrb|rg_ula|ramb|Decoder0~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~103_combout\ = (\ctrb|rg_ula|ramb|Decoder0~98_combout\ & \ctrb|rg_ula|ramb|Decoder0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~98_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~26_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~103_combout\);

-- Location: LCFF_X16_Y17_N9
\ctrb|rg_ula|ramb|conteudo_ram[59][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[59][8]~regout\);

-- Location: LCCOMB_X13_Y15_N16
\ctrb|rg_ula|ramb|Decoder0~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~101_combout\ = (\ctrb|rg_ula|ramb|Decoder0~100_combout\ & \ctrb|rg_ula|ramb|Decoder0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Decoder0~100_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~26_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~101_combout\);

-- Location: LCFF_X13_Y15_N25
\ctrb|rg_ula|ramb|conteudo_ram[51][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[51][8]~regout\);

-- Location: LCCOMB_X24_Y13_N30
\ctrb|rg_ula|ramb|Decoder0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~11_combout\ = (!\ctrb|rg_ula|regb|data_out1\(2) & (!\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|regb|data_out1\(0) & \ctrb|wr_en_ram~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|regb|data_out1\(0),
	datad => \ctrb|wr_en_ram~0_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~11_combout\);

-- Location: LCCOMB_X24_Y19_N12
\ctrb|rg_ula|ramb|Decoder0~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~99_combout\ = (\ctrb|rg_ula|ramb|Decoder0~98_combout\ & \ctrb|rg_ula|ramb|Decoder0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Decoder0~98_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~11_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~99_combout\);

-- Location: LCFF_X20_Y19_N7
\ctrb|rg_ula|ramb|conteudo_ram[57][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[57][8]~regout\);

-- Location: LCCOMB_X23_Y11_N18
\ctrb|rg_ula|ramb|Decoder0~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~100_combout\ = (!\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|regb|data_out1\(5) & !\ctrb|rg_ula|regb|data_out1\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|regb|data_out1\(5),
	datad => \ctrb|rg_ula|regb|data_out1\(6),
	combout => \ctrb|rg_ula|ramb|Decoder0~100_combout\);

-- Location: LCCOMB_X25_Y16_N10
\ctrb|rg_ula|ramb|Decoder0~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~102_combout\ = (\ctrb|rg_ula|ramb|Decoder0~100_combout\ & \ctrb|rg_ula|ramb|Decoder0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~100_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~11_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~102_combout\);

-- Location: LCFF_X13_Y15_N31
\ctrb|rg_ula|ramb|conteudo_ram[49][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[49][8]~regout\);

-- Location: LCCOMB_X13_Y15_N30
\ctrb|rg_ula|entr1[8]~1266\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1266_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[57][8]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[49][8]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[57][8]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[49][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[8]~1266_combout\);

-- Location: LCCOMB_X13_Y15_N24
\ctrb|rg_ula|entr1[8]~1267\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1267_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[8]~1266_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[59][8]~regout\)) # (!\ctrb|rg_ula|entr1[8]~1266_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[51][8]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[8]~1266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[59][8]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[51][8]~regout\,
	datad => \ctrb|rg_ula|entr1[8]~1266_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1267_combout\);

-- Location: LCCOMB_X16_Y14_N0
\ctrb|rg_ula|ramb|conteudo_ram[43][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[43][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[43][8]~feeder_combout\);

-- Location: LCFF_X21_Y9_N3
\ctrb|rg_ula|regb|reg6|registro[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ulab|saida[3]~16_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg6|registro\(3));

-- Location: LCFF_X22_Y13_N7
\ctrb|rg_ula|regb|reg2|registro[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[3]~16_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg2|registro\(3));

-- Location: LCFF_X22_Y13_N5
\ctrb|rg_ula|regb|reg4|registro[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[3]~16_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg4|registro\(3));

-- Location: LCFF_X18_Y8_N11
\ctrb|rg_ula|regb|reg7|registro[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[3]~16_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg7|registro\(3));

-- Location: LCFF_X18_Y10_N7
\ctrb|rg_ula|regb|reg3|registro[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[3]~16_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg3|registro\(3));

-- Location: LCFF_X18_Y9_N1
\ctrb|rg_ula|regb|reg1|registro[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[3]~16_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg1|registro\(3));

-- Location: LCCOMB_X18_Y9_N0
\ctrb|rg_ula|regb|data_out1[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out1[3]~12_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & ((\ctrb|rg_ula|regb|reg3|registro\(3)) # ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\)))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & (((\ctrb|rg_ula|regb|reg1|registro\(3) & !\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\,
	datab => \ctrb|rg_ula|regb|reg3|registro\(3),
	datac => \ctrb|rg_ula|regb|reg1|registro\(3),
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\,
	combout => \ctrb|rg_ula|regb|data_out1[3]~12_combout\);

-- Location: LCCOMB_X18_Y9_N30
\ctrb|rg_ula|regb|data_out1[3]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out1[3]~13_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ & ((\ctrb|rg_ula|regb|data_out1[3]~12_combout\ & ((\ctrb|rg_ula|regb|reg7|registro\(3)))) # (!\ctrb|rg_ula|regb|data_out1[3]~12_combout\ & 
-- (\ctrb|rg_ula|regb|reg5|registro\(3))))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ & (((\ctrb|rg_ula|regb|data_out1[3]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg5|registro\(3),
	datab => \ctrb|rg_ula|regb|reg7|registro\(3),
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\,
	datad => \ctrb|rg_ula|regb|data_out1[3]~12_combout\,
	combout => \ctrb|rg_ula|regb|data_out1[3]~13_combout\);

-- Location: LCCOMB_X22_Y13_N4
\ctrb|rg_ula|regb|data_out1[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out1[3]~14_combout\ = (\ctrb|rg_ula|regb|data_out1[5]~4_combout\ & (((\ctrb|rg_ula|regb|data_out1[3]~13_combout\)) # (!\ctrb|rg_ula|regb|data_out1[5]~3_combout\))) # (!\ctrb|rg_ula|regb|data_out1[5]~4_combout\ & 
-- (\ctrb|rg_ula|regb|data_out1[5]~3_combout\ & (\ctrb|rg_ula|regb|reg4|registro\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1[5]~4_combout\,
	datab => \ctrb|rg_ula|regb|data_out1[5]~3_combout\,
	datac => \ctrb|rg_ula|regb|reg4|registro\(3),
	datad => \ctrb|rg_ula|regb|data_out1[3]~13_combout\,
	combout => \ctrb|rg_ula|regb|data_out1[3]~14_combout\);

-- Location: LCCOMB_X22_Y13_N6
\ctrb|rg_ula|regb|data_out1[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out1\(3) = (\ctrb|rg_ula|regb|data_out1[5]~0_combout\ & ((\ctrb|rg_ula|regb|data_out1[3]~14_combout\ & (\ctrb|rg_ula|regb|reg6|registro\(3))) # (!\ctrb|rg_ula|regb|data_out1[3]~14_combout\ & 
-- ((\ctrb|rg_ula|regb|reg2|registro\(3)))))) # (!\ctrb|rg_ula|regb|data_out1[5]~0_combout\ & (((\ctrb|rg_ula|regb|data_out1[3]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1[5]~0_combout\,
	datab => \ctrb|rg_ula|regb|reg6|registro\(3),
	datac => \ctrb|rg_ula|regb|reg2|registro\(3),
	datad => \ctrb|rg_ula|regb|data_out1[3]~14_combout\,
	combout => \ctrb|rg_ula|regb|data_out1\(3));

-- Location: LCCOMB_X21_Y12_N22
\ctrb|rg_ula|ramb|Decoder0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~88_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (!\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|regb|data_out1\(3) & !\ctrb|rg_ula|regb|data_out1\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|regb|data_out1\(3),
	datad => \ctrb|rg_ula|regb|data_out1\(6),
	combout => \ctrb|rg_ula|ramb|Decoder0~88_combout\);

-- Location: LCCOMB_X16_Y14_N10
\ctrb|rg_ula|ramb|Decoder0~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~91_combout\ = (\ctrb|rg_ula|ramb|Decoder0~88_combout\ & \ctrb|rg_ula|ramb|Decoder0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~88_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~26_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~91_combout\);

-- Location: LCFF_X16_Y14_N1
\ctrb|rg_ula|ramb|conteudo_ram[43][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[43][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[43][8]~regout\);

-- Location: LCCOMB_X22_Y19_N16
\ctrb|rg_ula|ramb|Decoder0~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~89_combout\ = (\ctrb|rg_ula|ramb|Decoder0~88_combout\ & \ctrb|rg_ula|ramb|Decoder0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~88_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~11_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~89_combout\);

-- Location: LCFF_X22_Y19_N31
\ctrb|rg_ula|ramb|conteudo_ram[41][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[41][8]~regout\);

-- Location: LCCOMB_X16_Y15_N22
\ctrb|rg_ula|ramb|Decoder0~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~86_combout\ = (!\ctrb|rg_ula|regb|data_out1\(4) & (!\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|regb|data_out1\(5) & !\ctrb|rg_ula|regb|data_out1\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|regb|data_out1\(5),
	datad => \ctrb|rg_ula|regb|data_out1\(6),
	combout => \ctrb|rg_ula|ramb|Decoder0~86_combout\);

-- Location: LCCOMB_X16_Y12_N30
\ctrb|rg_ula|ramb|Decoder0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~87_combout\ = (\ctrb|rg_ula|ramb|Decoder0~86_combout\ & \ctrb|rg_ula|ramb|Decoder0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~86_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~26_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~87_combout\);

-- Location: LCFF_X16_Y12_N17
\ctrb|rg_ula|ramb|conteudo_ram[35][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[35][8]~regout\);

-- Location: LCCOMB_X21_Y17_N18
\ctrb|rg_ula|ramb|Decoder0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~90_combout\ = (\ctrb|rg_ula|ramb|Decoder0~86_combout\ & \ctrb|rg_ula|ramb|Decoder0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~86_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~11_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~90_combout\);

-- Location: LCFF_X21_Y19_N11
\ctrb|rg_ula|ramb|conteudo_ram[33][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[33][8]~regout\);

-- Location: LCCOMB_X21_Y19_N10
\ctrb|rg_ula|entr1[8]~1261\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1261_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[35][8]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[33][8]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[35][8]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[33][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[8]~1261_combout\);

-- Location: LCCOMB_X22_Y19_N30
\ctrb|rg_ula|entr1[8]~1262\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1262_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[8]~1261_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[43][8]~regout\)) # (!\ctrb|rg_ula|entr1[8]~1261_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[41][8]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[8]~1261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[43][8]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[41][8]~regout\,
	datad => \ctrb|rg_ula|entr1[8]~1261_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1262_combout\);

-- Location: LCCOMB_X16_Y15_N8
\ctrb|rg_ula|ramb|Decoder0~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~94_combout\ = (!\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|regb|data_out1\(3) & (!\ctrb|rg_ula|regb|data_out1\(5) & !\ctrb|rg_ula|regb|data_out1\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|regb|data_out1\(5),
	datad => \ctrb|rg_ula|regb|data_out1\(6),
	combout => \ctrb|rg_ula|ramb|Decoder0~94_combout\);

-- Location: LCCOMB_X18_Y15_N16
\ctrb|rg_ula|ramb|Decoder0~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~97_combout\ = (\ctrb|rg_ula|ramb|Decoder0~26_combout\ & \ctrb|rg_ula|ramb|Decoder0~94_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~26_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~94_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~97_combout\);

-- Location: LCFF_X19_Y17_N31
\ctrb|rg_ula|ramb|conteudo_ram[11][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[11][8]~regout\);

-- Location: LCCOMB_X23_Y19_N2
\ctrb|rg_ula|ramb|Decoder0~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~95_combout\ = (\ctrb|rg_ula|ramb|Decoder0~11_combout\ & \ctrb|rg_ula|ramb|Decoder0~94_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Decoder0~11_combout\,
	datab => \ctrb|rg_ula|ramb|Decoder0~94_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~95_combout\);

-- Location: LCFF_X23_Y19_N1
\ctrb|rg_ula|ramb|conteudo_ram[9][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[9][8]~regout\);

-- Location: LCCOMB_X26_Y16_N16
\ctrb|rg_ula|ramb|Decoder0~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~92_combout\ = (!\ctrb|rg_ula|regb|data_out1\(5) & (!\ctrb|rg_ula|regb|data_out1\(4) & (!\ctrb|rg_ula|regb|data_out1\(3) & !\ctrb|rg_ula|regb|data_out1\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|regb|data_out1\(3),
	datad => \ctrb|rg_ula|regb|data_out1\(6),
	combout => \ctrb|rg_ula|ramb|Decoder0~92_combout\);

-- Location: LCCOMB_X24_Y17_N28
\ctrb|rg_ula|ramb|Decoder0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~96_combout\ = (\ctrb|rg_ula|ramb|Decoder0~92_combout\ & \ctrb|rg_ula|ramb|Decoder0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~92_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~11_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~96_combout\);

-- Location: LCFF_X24_Y17_N19
\ctrb|rg_ula|ramb|conteudo_ram[1][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[1][8]~regout\);

-- Location: LCCOMB_X24_Y17_N18
\ctrb|rg_ula|entr1[8]~1263\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1263_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[3][8]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[1][8]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[3][8]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[1][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[8]~1263_combout\);

-- Location: LCCOMB_X23_Y19_N0
\ctrb|rg_ula|entr1[8]~1264\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1264_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[8]~1263_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[11][8]~regout\)) # (!\ctrb|rg_ula|entr1[8]~1263_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[9][8]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[8]~1263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[11][8]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[9][8]~regout\,
	datad => \ctrb|rg_ula|entr1[8]~1263_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1264_combout\);

-- Location: LCCOMB_X23_Y19_N10
\ctrb|rg_ula|entr1[8]~1265\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1265_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|regb|data_out1\(5))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|entr1[8]~1262_combout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[8]~1264_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|entr1[8]~1262_combout\,
	datad => \ctrb|rg_ula|entr1[8]~1264_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1265_combout\);

-- Location: LCCOMB_X14_Y17_N20
\ctrb|rg_ula|ramb|Decoder0~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~83_combout\ = (\ctrb|rg_ula|ramb|Decoder0~82_combout\ & \ctrb|rg_ula|ramb|Decoder0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Decoder0~82_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~26_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~83_combout\);

-- Location: LCFF_X14_Y17_N21
\ctrb|rg_ula|ramb|conteudo_ram[19][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[19][8]~regout\);

-- Location: LCCOMB_X21_Y7_N24
\ctrb|rg_ula|ramb|Decoder0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~80_combout\ = (!\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|regb|data_out1\(3) & !\ctrb|rg_ula|regb|data_out1\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|regb|data_out1\(3),
	datad => \ctrb|rg_ula|regb|data_out1\(6),
	combout => \ctrb|rg_ula|ramb|Decoder0~80_combout\);

-- Location: LCCOMB_X22_Y8_N4
\ctrb|rg_ula|ramb|Decoder0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~85_combout\ = (\ctrb|rg_ula|ramb|Decoder0~26_combout\ & \ctrb|rg_ula|ramb|Decoder0~80_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~26_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~80_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~85_combout\);

-- Location: LCFF_X19_Y17_N5
\ctrb|rg_ula|ramb|conteudo_ram[27][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[27][8]~regout\);

-- Location: LCCOMB_X16_Y15_N16
\ctrb|rg_ula|ramb|Decoder0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~82_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (!\ctrb|rg_ula|regb|data_out1\(5) & (!\ctrb|rg_ula|regb|data_out1\(3) & !\ctrb|rg_ula|regb|data_out1\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|regb|data_out1\(3),
	datad => \ctrb|rg_ula|regb|data_out1\(6),
	combout => \ctrb|rg_ula|ramb|Decoder0~82_combout\);

-- Location: LCCOMB_X25_Y16_N8
\ctrb|rg_ula|ramb|Decoder0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~84_combout\ = (\ctrb|rg_ula|ramb|Decoder0~11_combout\ & \ctrb|rg_ula|ramb|Decoder0~82_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~11_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~82_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~84_combout\);

-- Location: LCFF_X21_Y20_N11
\ctrb|rg_ula|ramb|conteudo_ram[17][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[17][8]~regout\);

-- Location: LCCOMB_X21_Y20_N10
\ctrb|rg_ula|entr1[8]~1259\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1259_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[25][8]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[17][8]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[25][8]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[17][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[8]~1259_combout\);

-- Location: LCCOMB_X19_Y17_N4
\ctrb|rg_ula|entr1[8]~1260\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1260_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[8]~1259_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[27][8]~regout\))) # (!\ctrb|rg_ula|entr1[8]~1259_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[19][8]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[8]~1259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[19][8]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[27][8]~regout\,
	datad => \ctrb|rg_ula|entr1[8]~1259_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1260_combout\);

-- Location: LCCOMB_X20_Y14_N20
\ctrb|rg_ula|entr1[8]~1268\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1268_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[8]~1265_combout\ & (\ctrb|rg_ula|entr1[8]~1267_combout\)) # (!\ctrb|rg_ula|entr1[8]~1265_combout\ & ((\ctrb|rg_ula|entr1[8]~1260_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[8]~1265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|entr1[8]~1267_combout\,
	datac => \ctrb|rg_ula|entr1[8]~1265_combout\,
	datad => \ctrb|rg_ula|entr1[8]~1260_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1268_combout\);

-- Location: LCCOMB_X24_Y13_N2
\ctrb|rg_ula|ramb|Decoder0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~40_combout\ = (!\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|regb|data_out1\(1) & (!\ctrb|rg_ula|regb|data_out1\(0) & \ctrb|wr_en_ram~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|regb|data_out1\(0),
	datad => \ctrb|wr_en_ram~0_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~40_combout\);

-- Location: LCCOMB_X22_Y14_N8
\ctrb|rg_ula|ramb|Decoder0~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~123_combout\ = (\ctrb|rg_ula|ramb|Decoder0~80_combout\ & \ctrb|rg_ula|ramb|Decoder0~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~80_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~40_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~123_combout\);

-- Location: LCFF_X14_Y13_N23
\ctrb|rg_ula|ramb|conteudo_ram[26][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[26][8]~regout\);

-- Location: LCCOMB_X21_Y13_N10
\ctrb|rg_ula|ramb|Decoder0~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~121_combout\ = (\ctrb|rg_ula|ramb|Decoder0~40_combout\ & \ctrb|rg_ula|ramb|Decoder0~82_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Decoder0~40_combout\,
	datac => \ctrb|rg_ula|ramb|Decoder0~82_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~121_combout\);

-- Location: LCFF_X21_Y17_N15
\ctrb|rg_ula|ramb|conteudo_ram[18][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[18][8]~regout\);

-- Location: LCCOMB_X16_Y11_N8
\ctrb|rg_ula|ramb|conteudo_ram[24][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[24][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[24][8]~feeder_combout\);

-- Location: LCCOMB_X24_Y13_N4
\ctrb|rg_ula|ramb|Decoder0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~16_combout\ = (!\ctrb|rg_ula|regb|data_out1\(2) & (!\ctrb|rg_ula|regb|data_out1\(1) & (!\ctrb|rg_ula|regb|data_out1\(0) & \ctrb|wr_en_ram~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|regb|data_out1\(0),
	datad => \ctrb|wr_en_ram~0_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~16_combout\);

-- Location: LCCOMB_X16_Y11_N4
\ctrb|rg_ula|ramb|Decoder0~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~120_combout\ = (\ctrb|rg_ula|ramb|Decoder0~80_combout\ & \ctrb|rg_ula|ramb|Decoder0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Decoder0~80_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~16_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~120_combout\);

-- Location: LCFF_X16_Y11_N9
\ctrb|rg_ula|ramb|conteudo_ram[24][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[24][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[24][8]~regout\);

-- Location: LCCOMB_X22_Y17_N10
\ctrb|rg_ula|ramb|Decoder0~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~122_combout\ = (\ctrb|rg_ula|ramb|Decoder0~82_combout\ & \ctrb|rg_ula|ramb|Decoder0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Decoder0~82_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~16_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~122_combout\);

-- Location: LCFF_X21_Y17_N13
\ctrb|rg_ula|ramb|conteudo_ram[16][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[16][8]~regout\);

-- Location: LCCOMB_X21_Y17_N12
\ctrb|rg_ula|entr1[8]~1269\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1269_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[24][8]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[16][8]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[24][8]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[16][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[8]~1269_combout\);

-- Location: LCCOMB_X21_Y17_N14
\ctrb|rg_ula|entr1[8]~1270\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1270_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[8]~1269_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[26][8]~regout\)) # (!\ctrb|rg_ula|entr1[8]~1269_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[18][8]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[8]~1269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[26][8]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[18][8]~regout\,
	datad => \ctrb|rg_ula|entr1[8]~1269_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1270_combout\);

-- Location: LCCOMB_X18_Y17_N20
\ctrb|rg_ula|ramb|Decoder0~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~135_combout\ = (\ctrb|rg_ula|ramb|Decoder0~98_combout\ & \ctrb|rg_ula|ramb|Decoder0~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~98_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~40_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~135_combout\);

-- Location: LCFF_X18_Y17_N31
\ctrb|rg_ula|ramb|conteudo_ram[58][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[58][8]~regout\);

-- Location: LCCOMB_X23_Y14_N2
\ctrb|rg_ula|ramb|Decoder0~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~134_combout\ = (\ctrb|rg_ula|ramb|Decoder0~100_combout\ & \ctrb|rg_ula|ramb|Decoder0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~100_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~16_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~134_combout\);

-- Location: LCFF_X18_Y17_N1
\ctrb|rg_ula|ramb|conteudo_ram[48][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[48][8]~regout\);

-- Location: LCCOMB_X18_Y17_N0
\ctrb|rg_ula|entr1[8]~1276\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1276_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[56][8]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[48][8]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[56][8]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[48][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[8]~1276_combout\);

-- Location: LCCOMB_X18_Y17_N30
\ctrb|rg_ula|entr1[8]~1277\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1277_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[8]~1276_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[58][8]~regout\))) # (!\ctrb|rg_ula|entr1[8]~1276_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[50][8]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[8]~1276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[50][8]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[58][8]~regout\,
	datad => \ctrb|rg_ula|entr1[8]~1276_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1277_combout\);

-- Location: LCCOMB_X19_Y16_N8
\ctrb|rg_ula|ramb|conteudo_ram[40][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[40][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[40][8]~feeder_combout\);

-- Location: LCCOMB_X19_Y16_N22
\ctrb|rg_ula|ramb|Decoder0~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~125_combout\ = (\ctrb|rg_ula|ramb|Decoder0~88_combout\ & \ctrb|rg_ula|ramb|Decoder0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~88_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~16_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~125_combout\);

-- Location: LCFF_X19_Y16_N9
\ctrb|rg_ula|ramb|conteudo_ram[40][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[40][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[40][8]~regout\);

-- Location: LCCOMB_X21_Y12_N18
\ctrb|rg_ula|ramb|Decoder0~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~127_combout\ = (\ctrb|rg_ula|ramb|Decoder0~88_combout\ & \ctrb|rg_ula|ramb|Decoder0~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~88_combout\,
	datac => \ctrb|rg_ula|ramb|Decoder0~40_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~127_combout\);

-- Location: LCFF_X22_Y16_N21
\ctrb|rg_ula|ramb|conteudo_ram[42][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[42][8]~regout\);

-- Location: LCCOMB_X22_Y11_N2
\ctrb|rg_ula|ramb|Decoder0~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~126_combout\ = (\ctrb|rg_ula|ramb|Decoder0~86_combout\ & \ctrb|rg_ula|ramb|Decoder0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~86_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~16_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~126_combout\);

-- Location: LCFF_X21_Y16_N15
\ctrb|rg_ula|ramb|conteudo_ram[32][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[32][8]~regout\);

-- Location: LCCOMB_X21_Y16_N14
\ctrb|rg_ula|entr1[8]~1271\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1271_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[34][8]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[32][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[34][8]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[32][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[8]~1271_combout\);

-- Location: LCCOMB_X22_Y16_N20
\ctrb|rg_ula|entr1[8]~1272\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1272_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[8]~1271_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[42][8]~regout\))) # (!\ctrb|rg_ula|entr1[8]~1271_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[40][8]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[8]~1271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[40][8]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[42][8]~regout\,
	datad => \ctrb|rg_ula|entr1[8]~1271_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1272_combout\);

-- Location: LCCOMB_X22_Y17_N22
\ctrb|rg_ula|ramb|Decoder0~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~129_combout\ = (\ctrb|rg_ula|ramb|Decoder0~94_combout\ & \ctrb|rg_ula|ramb|Decoder0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~94_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~16_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~129_combout\);

-- Location: LCFF_X22_Y16_N31
\ctrb|rg_ula|ramb|conteudo_ram[8][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[8][8]~regout\);

-- Location: LCCOMB_X20_Y17_N2
\ctrb|rg_ula|ramb|Decoder0~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~128_combout\ = (\ctrb|rg_ula|ramb|Decoder0~92_combout\ & \ctrb|rg_ula|ramb|Decoder0~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Decoder0~92_combout\,
	datac => \ctrb|rg_ula|ramb|Decoder0~40_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~128_combout\);

-- Location: LCFF_X20_Y17_N15
\ctrb|rg_ula|ramb|conteudo_ram[2][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[2][8]~regout\);

-- Location: LCCOMB_X23_Y15_N8
\ctrb|rg_ula|ramb|Decoder0~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~130_combout\ = (\ctrb|rg_ula|ramb|Decoder0~92_combout\ & \ctrb|rg_ula|ramb|Decoder0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~92_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~16_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~130_combout\);

-- Location: LCFF_X23_Y15_N5
\ctrb|rg_ula|ramb|conteudo_ram[0][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[0][8]~regout\);

-- Location: LCCOMB_X23_Y15_N4
\ctrb|rg_ula|entr1[8]~1273\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1273_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[2][8]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[0][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[2][8]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[0][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[8]~1273_combout\);

-- Location: LCCOMB_X22_Y16_N30
\ctrb|rg_ula|entr1[8]~1274\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1274_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[8]~1273_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[10][8]~regout\)) # (!\ctrb|rg_ula|entr1[8]~1273_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[8][8]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[8]~1273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[10][8]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[8][8]~regout\,
	datad => \ctrb|rg_ula|entr1[8]~1273_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1274_combout\);

-- Location: LCCOMB_X22_Y16_N0
\ctrb|rg_ula|entr1[8]~1275\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1275_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4)) # ((\ctrb|rg_ula|entr1[8]~1272_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (!\ctrb|rg_ula|regb|data_out1\(4) & 
-- ((\ctrb|rg_ula|entr1[8]~1274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|entr1[8]~1272_combout\,
	datad => \ctrb|rg_ula|entr1[8]~1274_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1275_combout\);

-- Location: LCCOMB_X21_Y17_N30
\ctrb|rg_ula|entr1[8]~1278\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1278_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[8]~1275_combout\ & ((\ctrb|rg_ula|entr1[8]~1277_combout\))) # (!\ctrb|rg_ula|entr1[8]~1275_combout\ & (\ctrb|rg_ula|entr1[8]~1270_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[8]~1275_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|entr1[8]~1270_combout\,
	datac => \ctrb|rg_ula|entr1[8]~1277_combout\,
	datad => \ctrb|rg_ula|entr1[8]~1275_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1278_combout\);

-- Location: LCCOMB_X20_Y14_N14
\ctrb|rg_ula|entr1[8]~1279\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1279_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2)) # ((\ctrb|rg_ula|entr1[8]~1268_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (!\ctrb|rg_ula|regb|data_out1\(2) & 
-- ((\ctrb|rg_ula|entr1[8]~1278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[8]~1268_combout\,
	datad => \ctrb|rg_ula|entr1[8]~1278_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1279_combout\);

-- Location: LCCOMB_X24_Y13_N24
\ctrb|rg_ula|ramb|Decoder0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~0_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|regb|data_out1\(0) & \ctrb|wr_en_ram~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|regb|data_out1\(0),
	datad => \ctrb|wr_en_ram~0_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~0_combout\);

-- Location: LCCOMB_X15_Y17_N12
\ctrb|rg_ula|ramb|Decoder0~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~151_combout\ = (\ctrb|rg_ula|ramb|Decoder0~0_combout\ & \ctrb|rg_ula|ramb|Decoder0~98_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~0_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~98_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~151_combout\);

-- Location: LCFF_X15_Y14_N9
\ctrb|rg_ula|ramb|conteudo_ram[63][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[63][8]~regout\);

-- Location: LCCOMB_X24_Y13_N0
\ctrb|rg_ula|ramb|Decoder0~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~150_combout\ = (\ctrb|rg_ula|ramb|Decoder0~0_combout\ & \ctrb|rg_ula|ramb|Decoder0~94_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~0_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~94_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~150_combout\);

-- Location: LCFF_X14_Y12_N9
\ctrb|rg_ula|ramb|conteudo_ram[15][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[15][8]~regout\);

-- Location: LCCOMB_X14_Y12_N8
\ctrb|rg_ula|entr1[8]~1287\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1287_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[47][8]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[15][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[47][8]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[15][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[8]~1287_combout\);

-- Location: LCCOMB_X15_Y14_N8
\ctrb|rg_ula|entr1[8]~1288\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1288_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[8]~1287_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[63][8]~regout\))) # (!\ctrb|rg_ula|entr1[8]~1287_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[31][8]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[8]~1287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[31][8]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[63][8]~regout\,
	datad => \ctrb|rg_ula|entr1[8]~1287_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1288_combout\);

-- Location: LCCOMB_X16_Y18_N14
\ctrb|rg_ula|ramb|conteudo_ram[55][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[55][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[55][8]~feeder_combout\);

-- Location: LCCOMB_X16_Y18_N10
\ctrb|rg_ula|ramb|Decoder0~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~139_combout\ = (\ctrb|rg_ula|ramb|Decoder0~100_combout\ & \ctrb|rg_ula|ramb|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~100_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~0_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~139_combout\);

-- Location: LCFF_X16_Y18_N15
\ctrb|rg_ula|ramb|conteudo_ram[55][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[55][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[55][8]~regout\);

-- Location: LCCOMB_X21_Y13_N4
\ctrb|rg_ula|ramb|Decoder0~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~136_combout\ = (\ctrb|rg_ula|ramb|Decoder0~0_combout\ & \ctrb|rg_ula|ramb|Decoder0~82_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Decoder0~0_combout\,
	datac => \ctrb|rg_ula|ramb|Decoder0~82_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~136_combout\);

-- Location: LCFF_X16_Y16_N21
\ctrb|rg_ula|ramb|conteudo_ram[23][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[23][8]~regout\);

-- Location: LCCOMB_X20_Y16_N18
\ctrb|rg_ula|ramb|conteudo_ram[39][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[39][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[39][8]~feeder_combout\);

-- Location: LCCOMB_X20_Y16_N12
\ctrb|rg_ula|ramb|Decoder0~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~137_combout\ = (\ctrb|rg_ula|ramb|Decoder0~86_combout\ & \ctrb|rg_ula|ramb|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~86_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~0_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~137_combout\);

-- Location: LCFF_X20_Y16_N19
\ctrb|rg_ula|ramb|conteudo_ram[39][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[39][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[39][8]~regout\);

-- Location: LCCOMB_X20_Y17_N0
\ctrb|rg_ula|ramb|Decoder0~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~138_combout\ = (\ctrb|rg_ula|ramb|Decoder0~92_combout\ & \ctrb|rg_ula|ramb|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~92_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~0_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~138_combout\);

-- Location: LCFF_X16_Y17_N19
\ctrb|rg_ula|ramb|conteudo_ram[7][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[7][8]~regout\);

-- Location: LCCOMB_X16_Y17_N18
\ctrb|rg_ula|entr1[8]~1282\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1282_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[39][8]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[7][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[39][8]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[7][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[8]~1282_combout\);

-- Location: LCCOMB_X16_Y16_N20
\ctrb|rg_ula|entr1[8]~1283\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1283_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[8]~1282_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[55][8]~regout\)) # (!\ctrb|rg_ula|entr1[8]~1282_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[23][8]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[8]~1282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[55][8]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[23][8]~regout\,
	datad => \ctrb|rg_ula|entr1[8]~1282_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1283_combout\);

-- Location: LCCOMB_X26_Y18_N12
\ctrb|rg_ula|ramb|conteudo_ram[53][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[53][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[53][8]~feeder_combout\);

-- Location: LCCOMB_X24_Y13_N6
\ctrb|rg_ula|ramb|Decoder0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~21_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (!\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|regb|data_out1\(0) & \ctrb|wr_en_ram~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|regb|data_out1\(0),
	datad => \ctrb|wr_en_ram~0_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~21_combout\);

-- Location: LCCOMB_X26_Y18_N26
\ctrb|rg_ula|ramb|Decoder0~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~147_combout\ = (\ctrb|rg_ula|ramb|Decoder0~100_combout\ & \ctrb|rg_ula|ramb|Decoder0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~100_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~21_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~147_combout\);

-- Location: LCFF_X26_Y18_N13
\ctrb|rg_ula|ramb|conteudo_ram[53][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[53][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[53][8]~regout\);

-- Location: LCCOMB_X22_Y20_N0
\ctrb|rg_ula|ramb|Decoder0~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~144_combout\ = (\ctrb|rg_ula|ramb|Decoder0~86_combout\ & \ctrb|rg_ula|ramb|Decoder0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~86_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~21_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~144_combout\);

-- Location: LCFF_X22_Y20_N23
\ctrb|rg_ula|ramb|conteudo_ram[37][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[37][8]~regout\);

-- Location: LCCOMB_X22_Y17_N20
\ctrb|rg_ula|ramb|Decoder0~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~146_combout\ = (\ctrb|rg_ula|ramb|Decoder0~92_combout\ & \ctrb|rg_ula|ramb|Decoder0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Decoder0~92_combout\,
	datab => \ctrb|rg_ula|ramb|Decoder0~21_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~146_combout\);

-- Location: LCFF_X21_Y18_N23
\ctrb|rg_ula|ramb|conteudo_ram[5][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[5][8]~regout\);

-- Location: LCCOMB_X21_Y18_N22
\ctrb|rg_ula|entr1[8]~1284\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1284_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|ramb|conteudo_ram[21][8]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[5][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[21][8]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[5][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[8]~1284_combout\);

-- Location: LCCOMB_X22_Y20_N22
\ctrb|rg_ula|entr1[8]~1285\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1285_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[8]~1284_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[53][8]~regout\)) # (!\ctrb|rg_ula|entr1[8]~1284_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[37][8]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[8]~1284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[53][8]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[37][8]~regout\,
	datad => \ctrb|rg_ula|entr1[8]~1284_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1285_combout\);

-- Location: LCCOMB_X23_Y13_N30
\ctrb|rg_ula|entr1[8]~1286\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1286_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|regb|data_out1\(1))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|entr1[8]~1283_combout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[8]~1285_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[8]~1283_combout\,
	datad => \ctrb|rg_ula|entr1[8]~1285_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1286_combout\);

-- Location: LCCOMB_X23_Y13_N12
\ctrb|rg_ula|entr1[8]~1289\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1289_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[8]~1286_combout\ & ((\ctrb|rg_ula|entr1[8]~1288_combout\))) # (!\ctrb|rg_ula|entr1[8]~1286_combout\ & (\ctrb|rg_ula|entr1[8]~1281_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[8]~1286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[8]~1281_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|entr1[8]~1288_combout\,
	datad => \ctrb|rg_ula|entr1[8]~1286_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1289_combout\);

-- Location: LCCOMB_X24_Y13_N12
\ctrb|rg_ula|ramb|Decoder0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~35_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|regb|data_out1\(1) & (!\ctrb|rg_ula|regb|data_out1\(0) & \ctrb|wr_en_ram~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|regb|data_out1\(0),
	datad => \ctrb|wr_en_ram~0_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~35_combout\);

-- Location: LCCOMB_X21_Y12_N4
\ctrb|rg_ula|ramb|Decoder0~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~107_combout\ = (\ctrb|rg_ula|ramb|Decoder0~35_combout\ & \ctrb|rg_ula|ramb|Decoder0~88_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~35_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~88_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~107_combout\);

-- Location: LCFF_X16_Y6_N27
\ctrb|rg_ula|ramb|conteudo_ram[46][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[46][8]~regout\);

-- Location: LCCOMB_X13_Y16_N22
\ctrb|rg_ula|ramb|Decoder0~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~104_combout\ = (\ctrb|rg_ula|ramb|Decoder0~86_combout\ & \ctrb|rg_ula|ramb|Decoder0~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~86_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~35_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~104_combout\);

-- Location: LCFF_X13_Y16_N31
\ctrb|rg_ula|ramb|conteudo_ram[38][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[38][8]~regout\);

-- Location: LCCOMB_X24_Y13_N8
\ctrb|rg_ula|ramb|Decoder0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~3_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (!\ctrb|rg_ula|regb|data_out1\(1) & (!\ctrb|rg_ula|regb|data_out1\(0) & \ctrb|wr_en_ram~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|regb|data_out1\(0),
	datad => \ctrb|wr_en_ram~0_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~3_combout\);

-- Location: LCCOMB_X16_Y16_N12
\ctrb|rg_ula|ramb|Decoder0~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~106_combout\ = (\ctrb|rg_ula|ramb|Decoder0~86_combout\ & \ctrb|rg_ula|ramb|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Decoder0~86_combout\,
	datac => \ctrb|rg_ula|ramb|Decoder0~3_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~106_combout\);

-- Location: LCFF_X16_Y16_N11
\ctrb|rg_ula|ramb|conteudo_ram[36][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[36][8]~regout\);

-- Location: LCCOMB_X16_Y16_N10
\ctrb|rg_ula|entr1[8]~1249\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1249_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[38][8]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[36][8]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[38][8]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[36][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[8]~1249_combout\);

-- Location: LCCOMB_X16_Y6_N26
\ctrb|rg_ula|entr1[8]~1250\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1250_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[8]~1249_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[46][8]~regout\))) # (!\ctrb|rg_ula|entr1[8]~1249_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[44][8]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[8]~1249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[44][8]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[46][8]~regout\,
	datad => \ctrb|rg_ula|entr1[8]~1249_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1250_combout\);

-- Location: LCCOMB_X24_Y15_N24
\ctrb|rg_ula|ramb|Decoder0~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~115_combout\ = (\ctrb|rg_ula|ramb|Decoder0~94_combout\ & \ctrb|rg_ula|ramb|Decoder0~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~94_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~35_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~115_combout\);

-- Location: LCFF_X23_Y18_N13
\ctrb|rg_ula|ramb|conteudo_ram[14][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[14][8]~regout\);

-- Location: LCCOMB_X23_Y16_N0
\ctrb|rg_ula|ramb|Decoder0~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~114_combout\ = (\ctrb|rg_ula|ramb|Decoder0~3_combout\ & \ctrb|rg_ula|ramb|Decoder0~92_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~3_combout\,
	datac => \ctrb|rg_ula|ramb|Decoder0~92_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~114_combout\);

-- Location: LCFF_X23_Y16_N3
\ctrb|rg_ula|ramb|conteudo_ram[4][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[4][8]~regout\);

-- Location: LCCOMB_X23_Y16_N2
\ctrb|rg_ula|entr1[8]~1253\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1253_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[6][8]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[4][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[6][8]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[4][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[8]~1253_combout\);

-- Location: LCCOMB_X22_Y6_N12
\ctrb|rg_ula|entr1[8]~1254\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1254_combout\ = (\ctrb|rg_ula|entr1[8]~1253_combout\ & (((\ctrb|rg_ula|ramb|conteudo_ram[14][8]~regout\) # (!\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|entr1[8]~1253_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[12][8]~regout\ 
-- & ((\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[12][8]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[14][8]~regout\,
	datac => \ctrb|rg_ula|entr1[8]~1253_combout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[8]~1254_combout\);

-- Location: LCCOMB_X13_Y10_N24
\ctrb|rg_ula|ramb|Decoder0~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~109_combout\ = (\ctrb|rg_ula|ramb|Decoder0~82_combout\ & \ctrb|rg_ula|ramb|Decoder0~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~82_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~35_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~109_combout\);

-- Location: LCFF_X22_Y10_N17
\ctrb|rg_ula|ramb|conteudo_ram[22][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[22][8]~regout\);

-- Location: LCCOMB_X22_Y17_N12
\ctrb|rg_ula|ramb|Decoder0~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~110_combout\ = (\ctrb|rg_ula|ramb|Decoder0~82_combout\ & \ctrb|rg_ula|ramb|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Decoder0~82_combout\,
	datab => \ctrb|rg_ula|ramb|Decoder0~3_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~110_combout\);

-- Location: LCFF_X16_Y13_N31
\ctrb|rg_ula|ramb|conteudo_ram[20][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[20][8]~regout\);

-- Location: LCCOMB_X16_Y13_N30
\ctrb|rg_ula|entr1[8]~1251\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1251_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[28][8]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[20][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[28][8]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[20][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[8]~1251_combout\);

-- Location: LCCOMB_X22_Y10_N16
\ctrb|rg_ula|entr1[8]~1252\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1252_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[8]~1251_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[30][8]~regout\)) # (!\ctrb|rg_ula|entr1[8]~1251_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[22][8]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[8]~1251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[30][8]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[22][8]~regout\,
	datad => \ctrb|rg_ula|entr1[8]~1251_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1252_combout\);

-- Location: LCCOMB_X21_Y6_N22
\ctrb|rg_ula|entr1[8]~1255\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1255_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5)) # ((\ctrb|rg_ula|entr1[8]~1252_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (!\ctrb|rg_ula|regb|data_out1\(5) & 
-- (\ctrb|rg_ula|entr1[8]~1254_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|entr1[8]~1254_combout\,
	datad => \ctrb|rg_ula|entr1[8]~1252_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1255_combout\);

-- Location: LCCOMB_X21_Y6_N0
\ctrb|rg_ula|entr1[8]~1258\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1258_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[8]~1255_combout\ & (\ctrb|rg_ula|entr1[8]~1257_combout\)) # (!\ctrb|rg_ula|entr1[8]~1255_combout\ & ((\ctrb|rg_ula|entr1[8]~1250_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[8]~1255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[8]~1257_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|entr1[8]~1250_combout\,
	datad => \ctrb|rg_ula|entr1[8]~1255_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1258_combout\);

-- Location: LCCOMB_X20_Y14_N8
\ctrb|rg_ula|entr1[8]~1290\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1290_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[8]~1279_combout\ & (\ctrb|rg_ula|entr1[8]~1289_combout\)) # (!\ctrb|rg_ula|entr1[8]~1279_combout\ & ((\ctrb|rg_ula|entr1[8]~1258_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|entr1[8]~1279_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|entr1[8]~1279_combout\,
	datac => \ctrb|rg_ula|entr1[8]~1289_combout\,
	datad => \ctrb|rg_ula|entr1[8]~1258_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1290_combout\);

-- Location: LCCOMB_X30_Y8_N2
\ctrb|rg_ula|ramb|conteudo_ram[125][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[125][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[125][8]~feeder_combout\);

-- Location: LCCOMB_X30_Y8_N10
\ctrb|rg_ula|ramb|Decoder0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~25_combout\ = (\ctrb|rg_ula|ramb|Decoder0~1_combout\ & \ctrb|rg_ula|ramb|Decoder0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Decoder0~1_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~21_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~25_combout\);

-- Location: LCFF_X30_Y8_N3
\ctrb|rg_ula|ramb|conteudo_ram[125][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[125][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[125][8]~regout\);

-- Location: LCCOMB_X27_Y10_N30
\ctrb|rg_ula|ramb|Decoder0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~33_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|regb|data_out1\(4) & (!\ctrb|rg_ula|regb|data_out1\(3) & \ctrb|rg_ula|regb|data_out1\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|regb|data_out1\(3),
	datad => \ctrb|rg_ula|regb|data_out1\(6),
	combout => \ctrb|rg_ula|ramb|Decoder0~33_combout\);

-- Location: LCCOMB_X29_Y16_N14
\ctrb|rg_ula|ramb|Decoder0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~64_combout\ = (\ctrb|rg_ula|ramb|Decoder0~33_combout\ & \ctrb|rg_ula|ramb|Decoder0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~33_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~21_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~64_combout\);

-- Location: LCFF_X29_Y16_N27
\ctrb|rg_ula|ramb|conteudo_ram[117][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[117][8]~regout\);

-- Location: LCCOMB_X29_Y9_N26
\ctrb|rg_ula|ramb|Decoder0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~52_combout\ = (\ctrb|rg_ula|ramb|Decoder0~33_combout\ & \ctrb|rg_ula|ramb|Decoder0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Decoder0~33_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~11_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~52_combout\);

-- Location: LCFF_X29_Y9_N29
\ctrb|rg_ula|ramb|conteudo_ram[113][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[113][8]~regout\);

-- Location: LCCOMB_X29_Y9_N28
\ctrb|rg_ula|entr1[8]~1327\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1327_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[121][8]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[113][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[121][8]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[113][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[8]~1327_combout\);

-- Location: LCCOMB_X29_Y9_N18
\ctrb|rg_ula|entr1[8]~1328\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1328_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[8]~1327_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[125][8]~regout\)) # (!\ctrb|rg_ula|entr1[8]~1327_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[117][8]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[8]~1327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[125][8]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[117][8]~regout\,
	datad => \ctrb|rg_ula|entr1[8]~1327_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1328_combout\);

-- Location: LCCOMB_X32_Y14_N24
\ctrb|rg_ula|ramb|Decoder0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~48_combout\ = (\ctrb|rg_ula|ramb|Decoder0~33_combout\ & \ctrb|rg_ula|ramb|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~33_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~0_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~48_combout\);

-- Location: LCFF_X31_Y14_N13
\ctrb|rg_ula|ramb|conteudo_ram[119][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[119][8]~regout\);

-- Location: LCCOMB_X31_Y14_N10
\ctrb|rg_ula|ramb|Decoder0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~2_combout\ = (\ctrb|rg_ula|ramb|Decoder0~1_combout\ & \ctrb|rg_ula|ramb|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Decoder0~1_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~0_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~2_combout\);

-- Location: LCFF_X31_Y14_N3
\ctrb|rg_ula|ramb|conteudo_ram[127][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[127][8]~regout\);

-- Location: LCCOMB_X27_Y13_N4
\ctrb|rg_ula|ramb|Decoder0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~1_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|regb|data_out1\(4) & \ctrb|rg_ula|regb|data_out1\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|regb|data_out1\(4),
	datad => \ctrb|rg_ula|regb|data_out1\(6),
	combout => \ctrb|rg_ula|ramb|Decoder0~1_combout\);

-- Location: LCCOMB_X26_Y6_N16
\ctrb|rg_ula|ramb|Decoder0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~78_combout\ = (\ctrb|rg_ula|ramb|Decoder0~1_combout\ & \ctrb|rg_ula|ramb|Decoder0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~1_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~26_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~78_combout\);

-- Location: LCFF_X26_Y6_N7
\ctrb|rg_ula|ramb|conteudo_ram[123][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[123][8]~regout\);

-- Location: LCCOMB_X23_Y7_N0
\ctrb|rg_ula|ramb|Decoder0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~34_combout\ = (\ctrb|rg_ula|ramb|Decoder0~33_combout\ & \ctrb|rg_ula|ramb|Decoder0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~33_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~26_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~34_combout\);

-- Location: LCFF_X23_Y7_N25
\ctrb|rg_ula|ramb|conteudo_ram[115][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[115][8]~regout\);

-- Location: LCCOMB_X23_Y7_N24
\ctrb|rg_ula|entr1[8]~1334\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1334_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[123][8]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[115][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[123][8]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[115][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[8]~1334_combout\);

-- Location: LCCOMB_X31_Y14_N2
\ctrb|rg_ula|entr1[8]~1335\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1335_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[8]~1334_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[127][8]~regout\))) # (!\ctrb|rg_ula|entr1[8]~1334_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[119][8]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[8]~1334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[119][8]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[127][8]~regout\,
	datad => \ctrb|rg_ula|entr1[8]~1334_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1335_combout\);

-- Location: LCCOMB_X30_Y10_N16
\ctrb|rg_ula|ramb|Decoder0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~20_combout\ = (\ctrb|rg_ula|ramb|Decoder0~1_combout\ & \ctrb|rg_ula|ramb|Decoder0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Decoder0~1_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~16_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~20_combout\);

-- Location: LCFF_X27_Y8_N29
\ctrb|rg_ula|ramb|conteudo_ram[120][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[120][8]~regout\);

-- Location: LCCOMB_X29_Y8_N16
\ctrb|rg_ula|ramb|Decoder0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~60_combout\ = (\ctrb|rg_ula|ramb|Decoder0~33_combout\ & \ctrb|rg_ula|ramb|Decoder0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Decoder0~33_combout\,
	datab => \ctrb|rg_ula|ramb|Decoder0~16_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~60_combout\);

-- Location: LCFF_X26_Y8_N9
\ctrb|rg_ula|ramb|conteudo_ram[112][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[112][8]~regout\);

-- Location: LCCOMB_X26_Y8_N8
\ctrb|rg_ula|entr1[8]~1331\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1331_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[116][8]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[112][8]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[116][8]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[112][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[8]~1331_combout\);

-- Location: LCCOMB_X27_Y8_N28
\ctrb|rg_ula|entr1[8]~1332\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1332_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[8]~1331_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[124][8]~regout\)) # (!\ctrb|rg_ula|entr1[8]~1331_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[120][8]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[8]~1331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[124][8]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[120][8]~regout\,
	datad => \ctrb|rg_ula|entr1[8]~1331_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1332_combout\);

-- Location: LCCOMB_X26_Y12_N10
\ctrb|rg_ula|ramb|Decoder0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~77_combout\ = (\ctrb|rg_ula|ramb|Decoder0~35_combout\ & \ctrb|rg_ula|ramb|Decoder0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~35_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~1_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~77_combout\);

-- Location: LCFF_X29_Y14_N7
\ctrb|rg_ula|ramb|conteudo_ram[126][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[126][8]~regout\);

-- Location: LCCOMB_X29_Y10_N14
\ctrb|rg_ula|ramb|Decoder0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~39_combout\ = (\ctrb|rg_ula|ramb|Decoder0~33_combout\ & \ctrb|rg_ula|ramb|Decoder0~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~33_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~35_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~39_combout\);

-- Location: LCFF_X29_Y10_N9
\ctrb|rg_ula|ramb|conteudo_ram[118][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[118][8]~regout\);

-- Location: LCCOMB_X25_Y13_N6
\ctrb|rg_ula|ramb|Decoder0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~44_combout\ = (\ctrb|rg_ula|ramb|Decoder0~40_combout\ & \ctrb|rg_ula|ramb|Decoder0~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Decoder0~40_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~33_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~44_combout\);

-- Location: LCFF_X29_Y10_N11
\ctrb|rg_ula|ramb|conteudo_ram[114][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[114][8]~regout\);

-- Location: LCCOMB_X29_Y10_N10
\ctrb|rg_ula|entr1[8]~1329\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1329_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|ramb|conteudo_ram[118][8]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[114][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[118][8]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[114][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[8]~1329_combout\);

-- Location: LCCOMB_X29_Y14_N6
\ctrb|rg_ula|entr1[8]~1330\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1330_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[8]~1329_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[126][8]~regout\))) # (!\ctrb|rg_ula|entr1[8]~1329_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[122][8]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[8]~1329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[122][8]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[126][8]~regout\,
	datad => \ctrb|rg_ula|entr1[8]~1329_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1330_combout\);

-- Location: LCCOMB_X29_Y14_N0
\ctrb|rg_ula|entr1[8]~1333\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1333_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|regb|data_out1\(1))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[8]~1330_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|entr1[8]~1332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[8]~1332_combout\,
	datad => \ctrb|rg_ula|entr1[8]~1330_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1333_combout\);

-- Location: LCCOMB_X29_Y14_N22
\ctrb|rg_ula|entr1[8]~1336\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1336_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[8]~1333_combout\ & ((\ctrb|rg_ula|entr1[8]~1335_combout\))) # (!\ctrb|rg_ula|entr1[8]~1333_combout\ & (\ctrb|rg_ula|entr1[8]~1328_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[8]~1333_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|entr1[8]~1328_combout\,
	datac => \ctrb|rg_ula|entr1[8]~1335_combout\,
	datad => \ctrb|rg_ula|entr1[8]~1333_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1336_combout\);

-- Location: LCCOMB_X30_Y14_N22
\ctrb|rg_ula|ramb|Decoder0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~74_combout\ = (\ctrb|rg_ula|ramb|Decoder0~8_combout\ & \ctrb|rg_ula|ramb|Decoder0~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Decoder0~8_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~35_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~74_combout\);

-- Location: LCFF_X20_Y14_N27
\ctrb|rg_ula|ramb|conteudo_ram[78][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[78][8]~regout\);

-- Location: LCCOMB_X29_Y17_N12
\ctrb|rg_ula|ramb|conteudo_ram[79][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[79][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[79][8]~feeder_combout\);

-- Location: LCCOMB_X23_Y11_N14
\ctrb|rg_ula|ramb|Decoder0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~8_combout\ = (\ctrb|rg_ula|regb|data_out1\(6) & (!\ctrb|rg_ula|regb|data_out1\(4) & (!\ctrb|rg_ula|regb|data_out1\(5) & \ctrb|rg_ula|regb|data_out1\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(6),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|regb|data_out1\(5),
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|ramb|Decoder0~8_combout\);

-- Location: LCCOMB_X27_Y15_N28
\ctrb|rg_ula|ramb|Decoder0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~76_combout\ = (\ctrb|rg_ula|ramb|Decoder0~0_combout\ & \ctrb|rg_ula|ramb|Decoder0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~0_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~8_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~76_combout\);

-- Location: LCFF_X29_Y17_N13
\ctrb|rg_ula|ramb|conteudo_ram[79][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[79][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[79][8]~regout\);

-- Location: LCCOMB_X20_Y14_N26
\ctrb|rg_ula|entr1[8]~1324\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1324_combout\ = (\ctrb|rg_ula|entr1[8]~1323_combout\ & (((\ctrb|rg_ula|ramb|conteudo_ram[79][8]~regout\)) # (!\ctrb|rg_ula|regb|data_out1\(2)))) # (!\ctrb|rg_ula|entr1[8]~1323_combout\ & (\ctrb|rg_ula|regb|data_out1\(2) & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[78][8]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[8]~1323_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[78][8]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[79][8]~regout\,
	combout => \ctrb|rg_ula|entr1[8]~1324_combout\);

-- Location: LCCOMB_X23_Y9_N10
\ctrb|rg_ula|ramb|Decoder0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~14_combout\ = (\ctrb|rg_ula|ramb|Decoder0~8_combout\ & \ctrb|rg_ula|ramb|Decoder0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~8_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~11_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~14_combout\);

-- Location: LCFF_X23_Y9_N1
\ctrb|rg_ula|ramb|conteudo_ram[73][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[73][8]~regout\);

-- Location: LCCOMB_X32_Y15_N28
\ctrb|rg_ula|ramb|conteudo_ram[76][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[76][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[76][8]~feeder_combout\);

-- Location: LCCOMB_X32_Y15_N18
\ctrb|rg_ula|ramb|Decoder0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~9_combout\ = (\ctrb|rg_ula|ramb|Decoder0~8_combout\ & \ctrb|rg_ula|ramb|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~8_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~3_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~9_combout\);

-- Location: LCFF_X32_Y15_N29
\ctrb|rg_ula|ramb|conteudo_ram[76][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[76][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[76][8]~regout\);

-- Location: LCCOMB_X24_Y13_N22
\ctrb|rg_ula|ramb|Decoder0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~19_combout\ = (\ctrb|rg_ula|ramb|Decoder0~16_combout\ & \ctrb|rg_ula|ramb|Decoder0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~16_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~8_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~19_combout\);

-- Location: LCFF_X23_Y9_N19
\ctrb|rg_ula|ramb|conteudo_ram[72][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[72][8]~regout\);

-- Location: LCCOMB_X23_Y9_N18
\ctrb|rg_ula|entr1[8]~1318\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1318_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[76][8]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[72][8]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[76][8]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[72][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[8]~1318_combout\);

-- Location: LCCOMB_X23_Y9_N0
\ctrb|rg_ula|entr1[8]~1319\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1319_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[8]~1318_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[77][8]~regout\)) # (!\ctrb|rg_ula|entr1[8]~1318_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[73][8]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[8]~1318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[77][8]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[73][8]~regout\,
	datad => \ctrb|rg_ula|entr1[8]~1318_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1319_combout\);

-- Location: LCCOMB_X27_Y13_N28
\ctrb|rg_ula|ramb|Decoder0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~31_combout\ = (!\ctrb|rg_ula|regb|data_out1\(5) & (!\ctrb|rg_ula|regb|data_out1\(3) & (!\ctrb|rg_ula|regb|data_out1\(4) & \ctrb|rg_ula|regb|data_out1\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|regb|data_out1\(4),
	datad => \ctrb|rg_ula|regb|data_out1\(6),
	combout => \ctrb|rg_ula|ramb|Decoder0~31_combout\);

-- Location: LCCOMB_X26_Y12_N8
\ctrb|rg_ula|ramb|Decoder0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~55_combout\ = (\ctrb|rg_ula|ramb|Decoder0~31_combout\ & \ctrb|rg_ula|ramb|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~31_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~3_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~55_combout\);

-- Location: LCFF_X27_Y9_N11
\ctrb|rg_ula|ramb|conteudo_ram[68][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[68][8]~regout\);

-- Location: LCCOMB_X29_Y13_N14
\ctrb|rg_ula|ramb|Decoder0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~63_combout\ = (\ctrb|rg_ula|ramb|Decoder0~31_combout\ & \ctrb|rg_ula|ramb|Decoder0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~31_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~21_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~63_combout\);

-- Location: LCFF_X26_Y16_N27
\ctrb|rg_ula|ramb|conteudo_ram[69][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[69][8]~regout\);

-- Location: LCCOMB_X27_Y13_N8
\ctrb|rg_ula|ramb|Decoder0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~59_combout\ = (\ctrb|rg_ula|ramb|Decoder0~16_combout\ & \ctrb|rg_ula|ramb|Decoder0~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~16_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~31_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~59_combout\);

-- Location: LCFF_X27_Y13_N31
\ctrb|rg_ula|ramb|conteudo_ram[64][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[64][8]~regout\);

-- Location: LCCOMB_X27_Y13_N30
\ctrb|rg_ula|entr1[8]~1320\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1320_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[65][8]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[64][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[65][8]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[64][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[8]~1320_combout\);

-- Location: LCCOMB_X26_Y16_N26
\ctrb|rg_ula|entr1[8]~1321\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1321_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[8]~1320_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[69][8]~regout\))) # (!\ctrb|rg_ula|entr1[8]~1320_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[68][8]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[8]~1320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[68][8]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[69][8]~regout\,
	datad => \ctrb|rg_ula|entr1[8]~1320_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1321_combout\);

-- Location: LCCOMB_X20_Y14_N28
\ctrb|rg_ula|entr1[8]~1322\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1322_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1)) # ((\ctrb|rg_ula|entr1[8]~1319_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (!\ctrb|rg_ula|regb|data_out1\(1) & 
-- ((\ctrb|rg_ula|entr1[8]~1321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[8]~1319_combout\,
	datad => \ctrb|rg_ula|entr1[8]~1321_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1322_combout\);

-- Location: LCCOMB_X20_Y14_N22
\ctrb|rg_ula|entr1[8]~1325\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1325_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[8]~1322_combout\ & ((\ctrb|rg_ula|entr1[8]~1324_combout\))) # (!\ctrb|rg_ula|entr1[8]~1322_combout\ & (\ctrb|rg_ula|entr1[8]~1317_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[8]~1322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[8]~1317_combout\,
	datab => \ctrb|rg_ula|entr1[8]~1324_combout\,
	datac => \ctrb|rg_ula|regb|data_out1\(1),
	datad => \ctrb|rg_ula|entr1[8]~1322_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1325_combout\);

-- Location: LCCOMB_X25_Y11_N30
\ctrb|rg_ula|ramb|Decoder0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~6_combout\ = (!\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|regb|data_out1\(6) & \ctrb|rg_ula|regb|data_out1\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|regb|data_out1\(6),
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|ramb|Decoder0~6_combout\);

-- Location: LCCOMB_X25_Y11_N28
\ctrb|rg_ula|ramb|Decoder0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~12_combout\ = (\ctrb|rg_ula|ramb|Decoder0~6_combout\ & \ctrb|rg_ula|ramb|Decoder0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~6_combout\,
	datac => \ctrb|rg_ula|ramb|Decoder0~11_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~12_combout\);

-- Location: LCFF_X25_Y11_N17
\ctrb|rg_ula|ramb|conteudo_ram[105][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[105][8]~regout\);

-- Location: LCCOMB_X26_Y11_N8
\ctrb|rg_ula|ramb|Decoder0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~17_combout\ = (\ctrb|rg_ula|ramb|Decoder0~6_combout\ & \ctrb|rg_ula|ramb|Decoder0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Decoder0~6_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~16_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~17_combout\);

-- Location: LCFF_X26_Y11_N23
\ctrb|rg_ula|ramb|conteudo_ram[104][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[104][8]~regout\);

-- Location: LCCOMB_X26_Y11_N22
\ctrb|rg_ula|entr1[8]~1308\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1308_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[106][8]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[104][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[106][8]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[104][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[8]~1308_combout\);

-- Location: LCCOMB_X25_Y11_N16
\ctrb|rg_ula|entr1[8]~1309\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1309_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[8]~1308_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[107][8]~regout\)) # (!\ctrb|rg_ula|entr1[8]~1308_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[105][8]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[8]~1308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[107][8]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[105][8]~regout\,
	datad => \ctrb|rg_ula|entr1[8]~1308_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1309_combout\);

-- Location: LCCOMB_X29_Y7_N8
\ctrb|rg_ula|ramb|conteudo_ram[97][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[97][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[97][8]~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N22
\ctrb|rg_ula|ramb|Decoder0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~27_combout\ = (!\ctrb|rg_ula|regb|data_out1\(3) & (!\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|regb|data_out1\(5) & \ctrb|rg_ula|regb|data_out1\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|regb|data_out1\(5),
	datad => \ctrb|rg_ula|regb|data_out1\(6),
	combout => \ctrb|rg_ula|ramb|Decoder0~27_combout\);

-- Location: LCCOMB_X22_Y9_N16
\ctrb|rg_ula|ramb|Decoder0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~49_combout\ = (\ctrb|rg_ula|ramb|Decoder0~27_combout\ & \ctrb|rg_ula|ramb|Decoder0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~27_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~11_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~49_combout\);

-- Location: LCFF_X29_Y7_N9
\ctrb|rg_ula|ramb|conteudo_ram[97][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[97][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[97][8]~regout\);

-- Location: LCCOMB_X24_Y11_N16
\ctrb|rg_ula|ramb|Decoder0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~57_combout\ = (\ctrb|rg_ula|ramb|Decoder0~16_combout\ & \ctrb|rg_ula|ramb|Decoder0~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~16_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~27_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~57_combout\);

-- Location: LCFF_X26_Y15_N7
\ctrb|rg_ula|ramb|conteudo_ram[96][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[96][8]~regout\);

-- Location: LCCOMB_X26_Y15_N6
\ctrb|rg_ula|entr1[8]~1310\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1310_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[98][8]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[96][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[98][8]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[96][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[8]~1310_combout\);

-- Location: LCCOMB_X19_Y18_N2
\ctrb|rg_ula|entr1[8]~1311\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1311_combout\ = (\ctrb|rg_ula|entr1[8]~1310_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[99][8]~regout\) # ((!\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|entr1[8]~1310_combout\ & 
-- (((\ctrb|rg_ula|ramb|conteudo_ram[97][8]~regout\ & \ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[99][8]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[97][8]~regout\,
	datac => \ctrb|rg_ula|entr1[8]~1310_combout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[8]~1311_combout\);

-- Location: LCCOMB_X19_Y18_N4
\ctrb|rg_ula|entr1[8]~1312\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1312_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(2)) # ((\ctrb|rg_ula|entr1[8]~1309_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (!\ctrb|rg_ula|regb|data_out1\(2) & 
-- ((\ctrb|rg_ula|entr1[8]~1311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[8]~1309_combout\,
	datad => \ctrb|rg_ula|entr1[8]~1311_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1312_combout\);

-- Location: LCCOMB_X33_Y12_N18
\ctrb|rg_ula|ramb|conteudo_ram[103][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[103][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[103][8]~feeder_combout\);

-- Location: LCCOMB_X32_Y13_N8
\ctrb|rg_ula|ramb|Decoder0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~46_combout\ = (\ctrb|rg_ula|ramb|Decoder0~0_combout\ & \ctrb|rg_ula|ramb|Decoder0~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~0_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~27_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~46_combout\);

-- Location: LCFF_X33_Y12_N19
\ctrb|rg_ula|ramb|conteudo_ram[103][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[103][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[103][8]~regout\);

-- Location: LCCOMB_X32_Y10_N30
\ctrb|rg_ula|ramb|Decoder0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~37_combout\ = (\ctrb|rg_ula|ramb|Decoder0~27_combout\ & \ctrb|rg_ula|ramb|Decoder0~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~27_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~35_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~37_combout\);

-- Location: LCFF_X31_Y12_N19
\ctrb|rg_ula|ramb|conteudo_ram[102][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[102][8]~regout\);

-- Location: LCCOMB_X31_Y12_N18
\ctrb|rg_ula|entr1[8]~1307\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1307_combout\ = (\ctrb|rg_ula|entr1[8]~1306_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[103][8]~regout\) # ((!\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|entr1[8]~1306_combout\ & 
-- (((\ctrb|rg_ula|ramb|conteudo_ram[102][8]~regout\ & \ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[8]~1306_combout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[103][8]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[102][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[8]~1307_combout\);

-- Location: LCCOMB_X20_Y14_N10
\ctrb|rg_ula|entr1[8]~1315\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1315_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[8]~1312_combout\ & (\ctrb|rg_ula|entr1[8]~1314_combout\)) # (!\ctrb|rg_ula|entr1[8]~1312_combout\ & ((\ctrb|rg_ula|entr1[8]~1307_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[8]~1312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[8]~1314_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[8]~1312_combout\,
	datad => \ctrb|rg_ula|entr1[8]~1307_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1315_combout\);

-- Location: LCCOMB_X20_Y14_N24
\ctrb|rg_ula|entr1[8]~1326\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1326_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[8]~1315_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|entr1[8]~1325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|entr1[8]~1325_combout\,
	datac => \ctrb|rg_ula|regb|data_out1\(5),
	datad => \ctrb|rg_ula|entr1[8]~1315_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1326_combout\);

-- Location: LCCOMB_X27_Y15_N30
\ctrb|rg_ula|ramb|Decoder0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~4_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (!\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|regb|data_out1\(3) & \ctrb|rg_ula|regb|data_out1\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|regb|data_out1\(3),
	datad => \ctrb|rg_ula|regb|data_out1\(6),
	combout => \ctrb|rg_ula|ramb|Decoder0~4_combout\);

-- Location: LCCOMB_X31_Y10_N8
\ctrb|rg_ula|ramb|Decoder0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~13_combout\ = (\ctrb|rg_ula|ramb|Decoder0~11_combout\ & \ctrb|rg_ula|ramb|Decoder0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~11_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~4_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~13_combout\);

-- Location: LCFF_X31_Y10_N7
\ctrb|rg_ula|ramb|conteudo_ram[89][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[89][8]~regout\);

-- Location: LCCOMB_X31_Y11_N22
\ctrb|rg_ula|ramb|Decoder0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~5_combout\ = (\ctrb|rg_ula|ramb|Decoder0~3_combout\ & \ctrb|rg_ula|ramb|Decoder0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~3_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~4_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~5_combout\);

-- Location: LCFF_X31_Y11_N11
\ctrb|rg_ula|ramb|conteudo_ram[92][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[92][8]~regout\);

-- Location: LCCOMB_X27_Y14_N8
\ctrb|rg_ula|ramb|Decoder0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~18_combout\ = (\ctrb|rg_ula|ramb|Decoder0~4_combout\ & \ctrb|rg_ula|ramb|Decoder0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~4_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~16_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~18_combout\);

-- Location: LCFF_X27_Y14_N27
\ctrb|rg_ula|ramb|conteudo_ram[88][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[88][8]~regout\);

-- Location: LCCOMB_X27_Y14_N26
\ctrb|rg_ula|entr1[8]~1296\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1296_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[92][8]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[88][8]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[92][8]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[88][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[8]~1296_combout\);

-- Location: LCCOMB_X31_Y10_N6
\ctrb|rg_ula|entr1[8]~1297\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1297_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[8]~1296_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[93][8]~regout\)) # (!\ctrb|rg_ula|entr1[8]~1296_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[89][8]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[8]~1296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[93][8]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[89][8]~regout\,
	datad => \ctrb|rg_ula|entr1[8]~1296_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1297_combout\);

-- Location: LCCOMB_X25_Y8_N8
\ctrb|rg_ula|ramb|Decoder0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~69_combout\ = (\ctrb|rg_ula|ramb|Decoder0~4_combout\ & \ctrb|rg_ula|ramb|Decoder0~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Decoder0~4_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~35_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~69_combout\);

-- Location: LCFF_X25_Y8_N7
\ctrb|rg_ula|ramb|conteudo_ram[94][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[94][8]~regout\);

-- Location: LCCOMB_X27_Y18_N18
\ctrb|rg_ula|ramb|conteudo_ram[91][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[91][8]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(8),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[91][8]~feeder_combout\);

-- Location: LCCOMB_X24_Y15_N14
\ctrb|rg_ula|ramb|Decoder0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~70_combout\ = (\ctrb|rg_ula|ramb|Decoder0~26_combout\ & \ctrb|rg_ula|ramb|Decoder0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~26_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~4_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~70_combout\);

-- Location: LCFF_X27_Y18_N19
\ctrb|rg_ula|ramb|conteudo_ram[91][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[91][8]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[91][8]~regout\);

-- Location: LCCOMB_X25_Y14_N24
\ctrb|rg_ula|ramb|Decoder0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~71_combout\ = (\ctrb|rg_ula|ramb|Decoder0~4_combout\ & \ctrb|rg_ula|ramb|Decoder0~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~4_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~40_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~71_combout\);

-- Location: LCFF_X24_Y16_N19
\ctrb|rg_ula|ramb|conteudo_ram[90][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[90][8]~regout\);

-- Location: LCCOMB_X24_Y16_N18
\ctrb|rg_ula|entr1[8]~1303\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1303_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[91][8]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[90][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[91][8]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[90][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[8]~1303_combout\);

-- Location: LCCOMB_X25_Y8_N6
\ctrb|rg_ula|entr1[8]~1304\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1304_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[8]~1303_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[95][8]~regout\)) # (!\ctrb|rg_ula|entr1[8]~1303_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[94][8]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[8]~1303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[95][8]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[94][8]~regout\,
	datad => \ctrb|rg_ula|entr1[8]~1303_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1304_combout\);

-- Location: LCCOMB_X25_Y14_N26
\ctrb|rg_ula|ramb|Decoder0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~29_combout\ = (!\ctrb|rg_ula|regb|data_out1\(3) & (!\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|regb|data_out1\(4) & \ctrb|rg_ula|regb|data_out1\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|regb|data_out1\(4),
	datad => \ctrb|rg_ula|regb|data_out1\(6),
	combout => \ctrb|rg_ula|ramb|Decoder0~29_combout\);

-- Location: LCCOMB_X32_Y12_N2
\ctrb|rg_ula|ramb|Decoder0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~45_combout\ = (\ctrb|rg_ula|ramb|Decoder0~29_combout\ & \ctrb|rg_ula|ramb|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~29_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~0_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~45_combout\);

-- Location: LCFF_X32_Y12_N7
\ctrb|rg_ula|ramb|conteudo_ram[87][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[87][8]~regout\);

-- Location: LCCOMB_X25_Y12_N8
\ctrb|rg_ula|ramb|Decoder0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~36_combout\ = (\ctrb|rg_ula|ramb|Decoder0~29_combout\ & \ctrb|rg_ula|ramb|Decoder0~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~29_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~35_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~36_combout\);

-- Location: LCFF_X29_Y14_N25
\ctrb|rg_ula|ramb|conteudo_ram[86][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[86][8]~regout\);

-- Location: LCCOMB_X24_Y12_N24
\ctrb|rg_ula|ramb|Decoder0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~42_combout\ = (\ctrb|rg_ula|ramb|Decoder0~40_combout\ & \ctrb|rg_ula|ramb|Decoder0~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~40_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~29_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~42_combout\);

-- Location: LCFF_X24_Y12_N15
\ctrb|rg_ula|ramb|conteudo_ram[82][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[82][8]~regout\);

-- Location: LCCOMB_X24_Y12_N14
\ctrb|rg_ula|entr1[8]~1298\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1298_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[83][8]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|conteudo_ram[82][8]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[83][8]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[82][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[8]~1298_combout\);

-- Location: LCCOMB_X29_Y14_N24
\ctrb|rg_ula|entr1[8]~1299\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1299_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[8]~1298_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[87][8]~regout\)) # (!\ctrb|rg_ula|entr1[8]~1298_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[86][8]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[8]~1298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[87][8]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[86][8]~regout\,
	datad => \ctrb|rg_ula|entr1[8]~1298_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1299_combout\);

-- Location: LCCOMB_X27_Y6_N8
\ctrb|rg_ula|ramb|Decoder0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~50_combout\ = (\ctrb|rg_ula|ramb|Decoder0~29_combout\ & \ctrb|rg_ula|ramb|Decoder0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~29_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~11_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~50_combout\);

-- Location: LCFF_X27_Y6_N21
\ctrb|rg_ula|ramb|conteudo_ram[81][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[81][8]~regout\);

-- Location: LCCOMB_X23_Y7_N18
\ctrb|rg_ula|ramb|Decoder0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~61_combout\ = (\ctrb|rg_ula|ramb|Decoder0~29_combout\ & \ctrb|rg_ula|ramb|Decoder0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~29_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~21_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~61_combout\);

-- Location: LCFF_X27_Y7_N21
\ctrb|rg_ula|ramb|conteudo_ram[85][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[85][8]~regout\);

-- Location: LCCOMB_X26_Y14_N30
\ctrb|rg_ula|ramb|Decoder0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~58_combout\ = (\ctrb|rg_ula|ramb|Decoder0~29_combout\ & \ctrb|rg_ula|ramb|Decoder0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~29_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~16_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~58_combout\);

-- Location: LCFF_X26_Y14_N7
\ctrb|rg_ula|ramb|conteudo_ram[80][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(8),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[80][8]~regout\);

-- Location: LCCOMB_X26_Y14_N6
\ctrb|rg_ula|entr1[8]~1300\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1300_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[84][8]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[80][8]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[84][8]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[80][8]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[8]~1300_combout\);

-- Location: LCCOMB_X27_Y7_N20
\ctrb|rg_ula|entr1[8]~1301\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1301_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[8]~1300_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[85][8]~regout\))) # (!\ctrb|rg_ula|entr1[8]~1300_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[81][8]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[8]~1300_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[81][8]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[85][8]~regout\,
	datad => \ctrb|rg_ula|entr1[8]~1300_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1301_combout\);

-- Location: LCCOMB_X29_Y14_N2
\ctrb|rg_ula|entr1[8]~1302\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1302_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|regb|data_out1\(1))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|entr1[8]~1299_combout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[8]~1301_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[8]~1299_combout\,
	datad => \ctrb|rg_ula|entr1[8]~1301_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1302_combout\);

-- Location: LCCOMB_X29_Y14_N20
\ctrb|rg_ula|entr1[8]~1305\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1305_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[8]~1302_combout\ & ((\ctrb|rg_ula|entr1[8]~1304_combout\))) # (!\ctrb|rg_ula|entr1[8]~1302_combout\ & (\ctrb|rg_ula|entr1[8]~1297_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[8]~1302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|entr1[8]~1297_combout\,
	datac => \ctrb|rg_ula|entr1[8]~1304_combout\,
	datad => \ctrb|rg_ula|entr1[8]~1302_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1305_combout\);

-- Location: LCCOMB_X20_Y14_N6
\ctrb|rg_ula|entr1[8]~1337\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1337_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[8]~1326_combout\ & (\ctrb|rg_ula|entr1[8]~1336_combout\)) # (!\ctrb|rg_ula|entr1[8]~1326_combout\ & ((\ctrb|rg_ula|entr1[8]~1305_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[8]~1326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|entr1[8]~1336_combout\,
	datac => \ctrb|rg_ula|entr1[8]~1326_combout\,
	datad => \ctrb|rg_ula|entr1[8]~1305_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1337_combout\);

-- Location: LCCOMB_X20_Y14_N16
\ctrb|rg_ula|entr1[8]~1338\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[8]~1338_combout\ = (\ctrb|rg_ula|entr1[11]~84_combout\ & ((\ctrb|rg_ula|entr1[8]~1295_combout\ & ((\ctrb|rg_ula|entr1[8]~1337_combout\))) # (!\ctrb|rg_ula|entr1[8]~1295_combout\ & (\ctrb|rg_ula|entr1[8]~1290_combout\)))) # 
-- (!\ctrb|rg_ula|entr1[11]~84_combout\ & (\ctrb|rg_ula|entr1[8]~1295_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[11]~84_combout\,
	datab => \ctrb|rg_ula|entr1[8]~1295_combout\,
	datac => \ctrb|rg_ula|entr1[8]~1290_combout\,
	datad => \ctrb|rg_ula|entr1[8]~1337_combout\,
	combout => \ctrb|rg_ula|entr1[8]~1338_combout\);

-- Location: LCCOMB_X21_Y10_N26
\ctrb|rg_ula|ulab|saida[8]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[8]~60_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\ctrb|rg_ula|entr1[8]~1338_combout\))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & 
-- (\ctrb|rg_ula|entr0[9]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[9]~15_combout\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datad => \ctrb|rg_ula|entr1[8]~1338_combout\,
	combout => \ctrb|rg_ula|ulab|saida[8]~60_combout\);

-- Location: LCCOMB_X14_Y15_N10
\ctrb|rg_ula|ramb|conteudo_ram[56][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[56][7]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(7),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[56][7]~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N6
\ctrb|rg_ula|ramb|Decoder0~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~132_combout\ = (\ctrb|rg_ula|ramb|Decoder0~98_combout\ & \ctrb|rg_ula|ramb|Decoder0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~98_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~16_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~132_combout\);

-- Location: LCFF_X14_Y15_N11
\ctrb|rg_ula|ramb|conteudo_ram[56][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[56][7]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[56][7]~regout\);

-- Location: LCFF_X21_Y15_N25
\ctrb|rg_ula|ramb|conteudo_ram[40][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[40][7]~regout\);

-- Location: LCFF_X16_Y11_N7
\ctrb|rg_ula|ramb|conteudo_ram[24][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[24][7]~regout\);

-- Location: LCFF_X22_Y16_N9
\ctrb|rg_ula|ramb|conteudo_ram[8][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[8][7]~regout\);

-- Location: LCCOMB_X22_Y16_N8
\ctrb|rg_ula|entr1[7]~533\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~533_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[24][7]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[8][7]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[24][7]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[8][7]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[7]~533_combout\);

-- Location: LCCOMB_X21_Y15_N24
\ctrb|rg_ula|entr1[7]~534\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~534_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[7]~533_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[56][7]~regout\)) # (!\ctrb|rg_ula|entr1[7]~533_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[40][7]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[7]~533_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[56][7]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[40][7]~regout\,
	datad => \ctrb|rg_ula|entr1[7]~533_combout\,
	combout => \ctrb|rg_ula|entr1[7]~534_combout\);

-- Location: LCFF_X20_Y19_N19
\ctrb|rg_ula|ramb|conteudo_ram[57][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[57][7]~regout\);

-- Location: LCFF_X20_Y19_N1
\ctrb|rg_ula|ramb|conteudo_ram[9][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[9][7]~regout\);

-- Location: LCCOMB_X20_Y19_N0
\ctrb|rg_ula|entr1[7]~531\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~531_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[25][7]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[9][7]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[25][7]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[9][7]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[7]~531_combout\);

-- Location: LCCOMB_X20_Y19_N18
\ctrb|rg_ula|entr1[7]~532\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~532_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[7]~531_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[57][7]~regout\))) # (!\ctrb|rg_ula|entr1[7]~531_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[41][7]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[7]~531_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[41][7]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[57][7]~regout\,
	datad => \ctrb|rg_ula|entr1[7]~531_combout\,
	combout => \ctrb|rg_ula|entr1[7]~532_combout\);

-- Location: LCCOMB_X21_Y15_N22
\ctrb|rg_ula|entr1[7]~535\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~535_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|regb|data_out1\(0))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[7]~532_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|entr1[7]~534_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|entr1[7]~534_combout\,
	datad => \ctrb|rg_ula|entr1[7]~532_combout\,
	combout => \ctrb|rg_ula|entr1[7]~535_combout\);

-- Location: LCCOMB_X15_Y18_N4
\ctrb|rg_ula|ramb|Decoder0~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~143_combout\ = (\ctrb|rg_ula|ramb|Decoder0~98_combout\ & \ctrb|rg_ula|ramb|Decoder0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~98_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~21_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~143_combout\);

-- Location: LCFF_X15_Y18_N5
\ctrb|rg_ula|ramb|conteudo_ram[61][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[61][7]~regout\);

-- Location: LCCOMB_X15_Y15_N4
\ctrb|rg_ula|ramb|Decoder0~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~141_combout\ = (\ctrb|rg_ula|ramb|Decoder0~80_combout\ & \ctrb|rg_ula|ramb|Decoder0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~80_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~21_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~141_combout\);

-- Location: LCFF_X15_Y15_N23
\ctrb|rg_ula|ramb|conteudo_ram[29][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[29][7]~regout\);

-- Location: LCCOMB_X15_Y13_N16
\ctrb|rg_ula|ramb|Decoder0~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~142_combout\ = (\ctrb|rg_ula|ramb|Decoder0~21_combout\ & \ctrb|rg_ula|ramb|Decoder0~94_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~21_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~94_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~142_combout\);

-- Location: LCFF_X15_Y13_N23
\ctrb|rg_ula|ramb|conteudo_ram[13][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[13][7]~regout\);

-- Location: LCCOMB_X15_Y13_N22
\ctrb|rg_ula|entr1[7]~536\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~536_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[45][7]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[13][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[45][7]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[13][7]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[7]~536_combout\);

-- Location: LCCOMB_X15_Y15_N22
\ctrb|rg_ula|entr1[7]~537\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~537_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[7]~536_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[61][7]~regout\)) # (!\ctrb|rg_ula|entr1[7]~536_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[29][7]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[7]~536_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[61][7]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[29][7]~regout\,
	datad => \ctrb|rg_ula|entr1[7]~536_combout\,
	combout => \ctrb|rg_ula|entr1[7]~537_combout\);

-- Location: LCCOMB_X22_Y18_N6
\ctrb|rg_ula|ramb|Decoder0~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~116_combout\ = (\ctrb|rg_ula|ramb|Decoder0~98_combout\ & \ctrb|rg_ula|ramb|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~98_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~3_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~116_combout\);

-- Location: LCFF_X22_Y18_N29
\ctrb|rg_ula|ramb|conteudo_ram[60][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[60][7]~regout\);

-- Location: LCCOMB_X16_Y9_N6
\ctrb|rg_ula|ramb|Decoder0~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~105_combout\ = (\ctrb|rg_ula|ramb|Decoder0~3_combout\ & \ctrb|rg_ula|ramb|Decoder0~88_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~3_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~88_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~105_combout\);

-- Location: LCFF_X16_Y9_N9
\ctrb|rg_ula|ramb|conteudo_ram[44][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[44][7]~regout\);

-- Location: LCCOMB_X23_Y18_N14
\ctrb|rg_ula|ramb|Decoder0~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~113_combout\ = (\ctrb|rg_ula|ramb|Decoder0~94_combout\ & \ctrb|rg_ula|ramb|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~94_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~3_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~113_combout\);

-- Location: LCFF_X23_Y18_N25
\ctrb|rg_ula|ramb|conteudo_ram[12][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[12][7]~regout\);

-- Location: LCCOMB_X23_Y18_N24
\ctrb|rg_ula|entr1[7]~529\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~529_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[44][7]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[12][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[44][7]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[12][7]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[7]~529_combout\);

-- Location: LCCOMB_X22_Y18_N28
\ctrb|rg_ula|entr1[7]~530\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~530_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[7]~529_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[60][7]~regout\))) # (!\ctrb|rg_ula|entr1[7]~529_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[28][7]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[7]~529_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[28][7]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[60][7]~regout\,
	datad => \ctrb|rg_ula|entr1[7]~529_combout\,
	combout => \ctrb|rg_ula|entr1[7]~530_combout\);

-- Location: LCCOMB_X20_Y15_N16
\ctrb|rg_ula|entr1[7]~538\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~538_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[7]~535_combout\ & (\ctrb|rg_ula|entr1[7]~537_combout\)) # (!\ctrb|rg_ula|entr1[7]~535_combout\ & ((\ctrb|rg_ula|entr1[7]~530_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|entr1[7]~535_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|entr1[7]~535_combout\,
	datac => \ctrb|rg_ula|entr1[7]~537_combout\,
	datad => \ctrb|rg_ula|entr1[7]~530_combout\,
	combout => \ctrb|rg_ula|entr1[7]~538_combout\);

-- Location: LCCOMB_X14_Y14_N16
\ctrb|rg_ula|ramb|Decoder0~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~117_combout\ = (\ctrb|rg_ula|ramb|Decoder0~100_combout\ & \ctrb|rg_ula|ramb|Decoder0~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~100_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~35_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~117_combout\);

-- Location: LCFF_X14_Y16_N17
\ctrb|rg_ula|ramb|conteudo_ram[54][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[54][7]~regout\);

-- Location: LCCOMB_X18_Y16_N26
\ctrb|rg_ula|ramb|Decoder0~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~112_combout\ = (\ctrb|rg_ula|ramb|Decoder0~92_combout\ & \ctrb|rg_ula|ramb|Decoder0~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Decoder0~92_combout\,
	datab => \ctrb|rg_ula|ramb|Decoder0~35_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~112_combout\);

-- Location: LCFF_X18_Y16_N31
\ctrb|rg_ula|ramb|conteudo_ram[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[6][7]~regout\);

-- Location: LCCOMB_X18_Y16_N30
\ctrb|rg_ula|entr1[7]~541\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~541_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[38][7]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[6][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[38][7]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[6][7]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[7]~541_combout\);

-- Location: LCCOMB_X14_Y16_N16
\ctrb|rg_ula|entr1[7]~542\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~542_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[7]~541_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[54][7]~regout\))) # (!\ctrb|rg_ula|entr1[7]~541_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[22][7]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[7]~541_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[22][7]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[54][7]~regout\,
	datad => \ctrb|rg_ula|entr1[7]~541_combout\,
	combout => \ctrb|rg_ula|entr1[7]~542_combout\);

-- Location: LCFF_X20_Y17_N7
\ctrb|rg_ula|ramb|conteudo_ram[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[2][7]~regout\);

-- Location: LCCOMB_X20_Y17_N6
\ctrb|rg_ula|entr1[7]~543\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~543_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[18][7]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[2][7]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[18][7]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[2][7]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[7]~543_combout\);

-- Location: LCCOMB_X21_Y8_N10
\ctrb|rg_ula|ramb|Decoder0~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~124_combout\ = (\ctrb|rg_ula|ramb|Decoder0~40_combout\ & \ctrb|rg_ula|ramb|Decoder0~86_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~40_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~86_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~124_combout\);

-- Location: LCFF_X20_Y15_N7
\ctrb|rg_ula|ramb|conteudo_ram[34][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[34][7]~regout\);

-- Location: LCCOMB_X20_Y15_N6
\ctrb|rg_ula|entr1[7]~544\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~544_combout\ = (\ctrb|rg_ula|entr1[7]~543_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[50][7]~regout\) # ((!\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|entr1[7]~543_combout\ & (((\ctrb|rg_ula|ramb|conteudo_ram[34][7]~regout\ 
-- & \ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[50][7]~regout\,
	datab => \ctrb|rg_ula|entr1[7]~543_combout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[34][7]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[7]~544_combout\);

-- Location: LCCOMB_X20_Y15_N30
\ctrb|rg_ula|entr1[7]~545\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~545_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|regb|data_out1\(2))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|entr1[7]~542_combout\)) # (!\ctrb|rg_ula|regb|data_out1\(2) 
-- & ((\ctrb|rg_ula|entr1[7]~544_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[7]~542_combout\,
	datad => \ctrb|rg_ula|entr1[7]~544_combout\,
	combout => \ctrb|rg_ula|entr1[7]~545_combout\);

-- Location: LCFF_X16_Y18_N31
\ctrb|rg_ula|ramb|conteudo_ram[55][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[55][7]~regout\);

-- Location: LCFF_X21_Y18_N31
\ctrb|rg_ula|ramb|conteudo_ram[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[7][7]~regout\);

-- Location: LCCOMB_X21_Y18_N30
\ctrb|rg_ula|entr1[7]~546\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~546_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[39][7]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[7][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[39][7]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[7][7]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[7]~546_combout\);

-- Location: LCCOMB_X16_Y18_N30
\ctrb|rg_ula|entr1[7]~547\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~547_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[7]~546_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[55][7]~regout\))) # (!\ctrb|rg_ula|entr1[7]~546_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[23][7]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[7]~546_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[23][7]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[55][7]~regout\,
	datad => \ctrb|rg_ula|entr1[7]~546_combout\,
	combout => \ctrb|rg_ula|entr1[7]~547_combout\);

-- Location: LCFF_X14_Y17_N31
\ctrb|rg_ula|ramb|conteudo_ram[19][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[19][7]~regout\);

-- Location: LCCOMB_X18_Y14_N22
\ctrb|rg_ula|ramb|Decoder0~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~93_combout\ = (\ctrb|rg_ula|ramb|Decoder0~92_combout\ & \ctrb|rg_ula|ramb|Decoder0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~92_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~26_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~93_combout\);

-- Location: LCFF_X12_Y15_N3
\ctrb|rg_ula|ramb|conteudo_ram[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[3][7]~regout\);

-- Location: LCCOMB_X12_Y15_N2
\ctrb|rg_ula|entr1[7]~539\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~539_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[19][7]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[3][7]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[19][7]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[3][7]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[7]~539_combout\);

-- Location: LCFF_X12_Y15_N29
\ctrb|rg_ula|ramb|conteudo_ram[35][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[35][7]~regout\);

-- Location: LCCOMB_X12_Y15_N28
\ctrb|rg_ula|entr1[7]~540\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~540_combout\ = (\ctrb|rg_ula|entr1[7]~539_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[51][7]~regout\) # ((!\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|entr1[7]~539_combout\ & (((\ctrb|rg_ula|ramb|conteudo_ram[35][7]~regout\ 
-- & \ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[51][7]~regout\,
	datab => \ctrb|rg_ula|entr1[7]~539_combout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[35][7]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[7]~540_combout\);

-- Location: LCCOMB_X20_Y15_N20
\ctrb|rg_ula|entr1[7]~548\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~548_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[7]~545_combout\ & (\ctrb|rg_ula|entr1[7]~547_combout\)) # (!\ctrb|rg_ula|entr1[7]~545_combout\ & ((\ctrb|rg_ula|entr1[7]~540_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|entr1[7]~545_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|entr1[7]~545_combout\,
	datac => \ctrb|rg_ula|entr1[7]~547_combout\,
	datad => \ctrb|rg_ula|entr1[7]~540_combout\,
	combout => \ctrb|rg_ula|entr1[7]~548_combout\);

-- Location: LCCOMB_X25_Y17_N26
\ctrb|rg_ula|ramb|Decoder0~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~145_combout\ = (\ctrb|rg_ula|ramb|Decoder0~21_combout\ & \ctrb|rg_ula|ramb|Decoder0~82_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~21_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~82_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~145_combout\);

-- Location: LCFF_X25_Y17_N27
\ctrb|rg_ula|ramb|conteudo_ram[21][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[21][7]~regout\);

-- Location: LCFF_X26_Y18_N17
\ctrb|rg_ula|ramb|conteudo_ram[53][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[53][7]~regout\);

-- Location: LCCOMB_X22_Y20_N14
\ctrb|rg_ula|ramb|conteudo_ram[37][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[37][7]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(7),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[37][7]~feeder_combout\);

-- Location: LCFF_X22_Y20_N15
\ctrb|rg_ula|ramb|conteudo_ram[37][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[37][7]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[37][7]~regout\);

-- Location: LCFF_X23_Y17_N1
\ctrb|rg_ula|ramb|conteudo_ram[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[5][7]~regout\);

-- Location: LCCOMB_X23_Y17_N0
\ctrb|rg_ula|entr1[7]~556\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~556_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[37][7]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[5][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[37][7]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[5][7]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[7]~556_combout\);

-- Location: LCCOMB_X23_Y17_N30
\ctrb|rg_ula|entr1[7]~557\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~557_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[7]~556_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[53][7]~regout\))) # (!\ctrb|rg_ula|entr1[7]~556_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[21][7]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[7]~556_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[21][7]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[53][7]~regout\,
	datad => \ctrb|rg_ula|entr1[7]~556_combout\,
	combout => \ctrb|rg_ula|entr1[7]~557_combout\);

-- Location: LCFF_X24_Y14_N19
\ctrb|rg_ula|ramb|conteudo_ram[49][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[49][7]~regout\);

-- Location: LCFF_X24_Y17_N23
\ctrb|rg_ula|ramb|conteudo_ram[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[1][7]~regout\);

-- Location: LCCOMB_X24_Y17_N22
\ctrb|rg_ula|entr1[7]~549\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~549_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[17][7]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[1][7]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[17][7]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[1][7]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[7]~549_combout\);

-- Location: LCCOMB_X24_Y14_N18
\ctrb|rg_ula|entr1[7]~550\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~550_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[7]~549_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[49][7]~regout\))) # (!\ctrb|rg_ula|entr1[7]~549_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[33][7]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[7]~549_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[33][7]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[49][7]~regout\,
	datad => \ctrb|rg_ula|entr1[7]~549_combout\,
	combout => \ctrb|rg_ula|entr1[7]~550_combout\);

-- Location: LCFF_X21_Y16_N21
\ctrb|rg_ula|ramb|conteudo_ram[32][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[32][7]~regout\);

-- Location: LCFF_X22_Y18_N31
\ctrb|rg_ula|ramb|conteudo_ram[48][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[48][7]~regout\);

-- Location: LCFF_X22_Y17_N19
\ctrb|rg_ula|ramb|conteudo_ram[16][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[16][7]~regout\);

-- Location: LCFF_X23_Y17_N27
\ctrb|rg_ula|ramb|conteudo_ram[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[0][7]~regout\);

-- Location: LCCOMB_X23_Y17_N26
\ctrb|rg_ula|entr1[7]~553\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~553_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[16][7]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[0][7]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[16][7]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[0][7]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[7]~553_combout\);

-- Location: LCCOMB_X22_Y18_N30
\ctrb|rg_ula|entr1[7]~554\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~554_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[7]~553_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[48][7]~regout\))) # (!\ctrb|rg_ula|entr1[7]~553_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[32][7]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[7]~553_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[32][7]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[48][7]~regout\,
	datad => \ctrb|rg_ula|entr1[7]~553_combout\,
	combout => \ctrb|rg_ula|entr1[7]~554_combout\);

-- Location: LCCOMB_X14_Y14_N30
\ctrb|rg_ula|ramb|conteudo_ram[52][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[52][7]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(7),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[52][7]~feeder_combout\);

-- Location: LCCOMB_X23_Y14_N16
\ctrb|rg_ula|ramb|Decoder0~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~118_combout\ = (\ctrb|rg_ula|ramb|Decoder0~3_combout\ & \ctrb|rg_ula|ramb|Decoder0~100_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~3_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~100_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~118_combout\);

-- Location: LCFF_X14_Y14_N31
\ctrb|rg_ula|ramb|conteudo_ram[52][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[52][7]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[52][7]~regout\);

-- Location: LCFF_X16_Y13_N27
\ctrb|rg_ula|ramb|conteudo_ram[20][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[20][7]~regout\);

-- Location: LCFF_X16_Y16_N31
\ctrb|rg_ula|ramb|conteudo_ram[36][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[36][7]~regout\);

-- Location: LCCOMB_X16_Y13_N0
\ctrb|rg_ula|entr1[7]~551\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~551_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[36][7]~regout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[4][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[4][7]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[36][7]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(4),
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[7]~551_combout\);

-- Location: LCCOMB_X16_Y13_N26
\ctrb|rg_ula|entr1[7]~552\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~552_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[7]~551_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[52][7]~regout\)) # (!\ctrb|rg_ula|entr1[7]~551_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[20][7]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[7]~551_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[52][7]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[20][7]~regout\,
	datad => \ctrb|rg_ula|entr1[7]~551_combout\,
	combout => \ctrb|rg_ula|entr1[7]~552_combout\);

-- Location: LCCOMB_X20_Y15_N26
\ctrb|rg_ula|entr1[7]~555\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~555_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[7]~552_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|entr1[7]~554_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|entr1[7]~554_combout\,
	datac => \ctrb|rg_ula|regb|data_out1\(2),
	datad => \ctrb|rg_ula|entr1[7]~552_combout\,
	combout => \ctrb|rg_ula|entr1[7]~555_combout\);

-- Location: LCCOMB_X20_Y15_N0
\ctrb|rg_ula|entr1[7]~558\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~558_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[7]~555_combout\ & (\ctrb|rg_ula|entr1[7]~557_combout\)) # (!\ctrb|rg_ula|entr1[7]~555_combout\ & ((\ctrb|rg_ula|entr1[7]~550_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[7]~555_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|entr1[7]~557_combout\,
	datac => \ctrb|rg_ula|entr1[7]~550_combout\,
	datad => \ctrb|rg_ula|entr1[7]~555_combout\,
	combout => \ctrb|rg_ula|entr1[7]~558_combout\);

-- Location: LCCOMB_X20_Y15_N22
\ctrb|rg_ula|entr1[7]~559\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~559_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3)) # ((\ctrb|rg_ula|entr1[7]~548_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (!\ctrb|rg_ula|regb|data_out1\(3) & 
-- ((\ctrb|rg_ula|entr1[7]~558_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|entr1[7]~548_combout\,
	datad => \ctrb|rg_ula|entr1[7]~558_combout\,
	combout => \ctrb|rg_ula|entr1[7]~559_combout\);

-- Location: LCCOMB_X20_Y15_N14
\ctrb|rg_ula|entr1[7]~570\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~570_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[7]~559_combout\ & (\ctrb|rg_ula|entr1[7]~569_combout\)) # (!\ctrb|rg_ula|entr1[7]~559_combout\ & ((\ctrb|rg_ula|entr1[7]~538_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[7]~559_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[7]~569_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|entr1[7]~538_combout\,
	datad => \ctrb|rg_ula|entr1[7]~559_combout\,
	combout => \ctrb|rg_ula|entr1[7]~570_combout\);

-- Location: LCCOMB_X20_Y15_N4
\ctrb|rg_ula|entr1[7]~575\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~575_combout\ = (\ctrb|rg_ula|entr1[11]~84_combout\ & (((\ctrb|rg_ula|entr1[7]~570_combout\) # (\ctrb|rg_ula|entr1[11]~86_combout\)))) # (!\ctrb|rg_ula|entr1[11]~84_combout\ & (\ctrb|rg_ula|entr1[7]~574_combout\ & 
-- ((!\ctrb|rg_ula|entr1[11]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[7]~574_combout\,
	datab => \ctrb|rg_ula|entr1[11]~84_combout\,
	datac => \ctrb|rg_ula|entr1[7]~570_combout\,
	datad => \ctrb|rg_ula|entr1[11]~86_combout\,
	combout => \ctrb|rg_ula|entr1[7]~575_combout\);

-- Location: LCFF_X32_Y12_N17
\ctrb|rg_ula|ramb|conteudo_ram[87][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[87][7]~regout\);

-- Location: LCFF_X33_Y13_N7
\ctrb|rg_ula|ramb|conteudo_ram[119][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[119][7]~regout\);

-- Location: LCCOMB_X33_Y12_N20
\ctrb|rg_ula|ramb|conteudo_ram[103][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[103][7]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(7),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[103][7]~feeder_combout\);

-- Location: LCFF_X33_Y12_N21
\ctrb|rg_ula|ramb|conteudo_ram[103][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[103][7]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[103][7]~regout\);

-- Location: LCCOMB_X24_Y15_N4
\ctrb|rg_ula|ramb|Decoder0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~47_combout\ = (\ctrb|rg_ula|ramb|Decoder0~31_combout\ & \ctrb|rg_ula|ramb|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~31_combout\,
	datac => \ctrb|rg_ula|ramb|Decoder0~0_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~47_combout\);

-- Location: LCFF_X34_Y13_N25
\ctrb|rg_ula|ramb|conteudo_ram[71][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[71][7]~regout\);

-- Location: LCCOMB_X34_Y13_N24
\ctrb|rg_ula|entr1[7]~607\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~607_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[103][7]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[71][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[103][7]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[71][7]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[7]~607_combout\);

-- Location: LCCOMB_X33_Y13_N6
\ctrb|rg_ula|entr1[7]~608\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~608_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[7]~607_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[119][7]~regout\))) # (!\ctrb|rg_ula|entr1[7]~607_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[87][7]~regout\)))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[7]~607_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[87][7]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[119][7]~regout\,
	datad => \ctrb|rg_ula|entr1[7]~607_combout\,
	combout => \ctrb|rg_ula|entr1[7]~608_combout\);

-- Location: LCFF_X29_Y16_N15
\ctrb|rg_ula|ramb|conteudo_ram[117][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[117][7]~regout\);

-- Location: LCCOMB_X32_Y13_N6
\ctrb|rg_ula|ramb|Decoder0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~62_combout\ = (\ctrb|rg_ula|ramb|Decoder0~27_combout\ & \ctrb|rg_ula|ramb|Decoder0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~27_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~21_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~62_combout\);

-- Location: LCFF_X29_Y15_N9
\ctrb|rg_ula|ramb|conteudo_ram[101][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[101][7]~regout\);

-- Location: LCFF_X29_Y13_N17
\ctrb|rg_ula|ramb|conteudo_ram[69][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[69][7]~regout\);

-- Location: LCCOMB_X29_Y13_N16
\ctrb|rg_ula|entr1[7]~611\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~611_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|ramb|conteudo_ram[85][7]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[69][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[85][7]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[69][7]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[7]~611_combout\);

-- Location: LCCOMB_X29_Y15_N8
\ctrb|rg_ula|entr1[7]~612\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~612_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[7]~611_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[117][7]~regout\)) # (!\ctrb|rg_ula|entr1[7]~611_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[101][7]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[7]~611_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[117][7]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[101][7]~regout\,
	datad => \ctrb|rg_ula|entr1[7]~611_combout\,
	combout => \ctrb|rg_ula|entr1[7]~612_combout\);

-- Location: LCCOMB_X31_Y16_N16
\ctrb|rg_ula|ramb|conteudo_ram[109][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[109][7]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(7),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[109][7]~feeder_combout\);

-- Location: LCCOMB_X31_Y16_N10
\ctrb|rg_ula|ramb|Decoder0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~23_combout\ = (\ctrb|rg_ula|ramb|Decoder0~6_combout\ & \ctrb|rg_ula|ramb|Decoder0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~6_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~21_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~23_combout\);

-- Location: LCFF_X31_Y16_N17
\ctrb|rg_ula|ramb|conteudo_ram[109][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[109][7]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[109][7]~regout\);

-- Location: LCFF_X29_Y15_N19
\ctrb|rg_ula|ramb|conteudo_ram[125][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[125][7]~regout\);

-- Location: LCCOMB_X30_Y15_N20
\ctrb|rg_ula|ramb|Decoder0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~22_combout\ = (\ctrb|rg_ula|ramb|Decoder0~4_combout\ & \ctrb|rg_ula|ramb|Decoder0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~4_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~21_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~22_combout\);

-- Location: LCFF_X30_Y15_N19
\ctrb|rg_ula|ramb|conteudo_ram[93][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[93][7]~regout\);

-- Location: LCCOMB_X30_Y13_N18
\ctrb|rg_ula|ramb|Decoder0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~24_combout\ = (\ctrb|rg_ula|ramb|Decoder0~8_combout\ & \ctrb|rg_ula|ramb|Decoder0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~8_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~21_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~24_combout\);

-- Location: LCFF_X30_Y13_N9
\ctrb|rg_ula|ramb|conteudo_ram[77][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[77][7]~regout\);

-- Location: LCCOMB_X30_Y13_N8
\ctrb|rg_ula|entr1[7]~609\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~609_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[93][7]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[77][7]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[93][7]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[77][7]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[7]~609_combout\);

-- Location: LCCOMB_X29_Y15_N18
\ctrb|rg_ula|entr1[7]~610\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~610_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[7]~609_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[125][7]~regout\))) # (!\ctrb|rg_ula|entr1[7]~609_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[109][7]~regout\)))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[7]~609_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[109][7]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[125][7]~regout\,
	datad => \ctrb|rg_ula|entr1[7]~609_combout\,
	combout => \ctrb|rg_ula|entr1[7]~610_combout\);

-- Location: LCCOMB_X29_Y15_N26
\ctrb|rg_ula|entr1[7]~613\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~613_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1)) # ((\ctrb|rg_ula|entr1[7]~610_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (!\ctrb|rg_ula|regb|data_out1\(1) & 
-- (\ctrb|rg_ula|entr1[7]~612_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[7]~612_combout\,
	datad => \ctrb|rg_ula|entr1[7]~610_combout\,
	combout => \ctrb|rg_ula|entr1[7]~613_combout\);

-- Location: LCCOMB_X29_Y15_N20
\ctrb|rg_ula|entr1[7]~616\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~616_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[7]~613_combout\ & (\ctrb|rg_ula|entr1[7]~615_combout\)) # (!\ctrb|rg_ula|entr1[7]~613_combout\ & ((\ctrb|rg_ula|entr1[7]~608_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[7]~613_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[7]~615_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[7]~608_combout\,
	datad => \ctrb|rg_ula|entr1[7]~613_combout\,
	combout => \ctrb|rg_ula|entr1[7]~616_combout\);

-- Location: LCFF_X27_Y18_N7
\ctrb|rg_ula|ramb|conteudo_ram[91][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[91][7]~regout\);

-- Location: LCFF_X27_Y10_N7
\ctrb|rg_ula|ramb|conteudo_ram[81][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[81][7]~regout\);

-- Location: LCCOMB_X27_Y10_N6
\ctrb|rg_ula|entr1[7]~576\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~576_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[83][7]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[81][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[83][7]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[81][7]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[7]~576_combout\);

-- Location: LCCOMB_X27_Y18_N6
\ctrb|rg_ula|entr1[7]~577\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~577_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[7]~576_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[91][7]~regout\))) # (!\ctrb|rg_ula|entr1[7]~576_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[89][7]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[7]~576_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[89][7]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[91][7]~regout\,
	datad => \ctrb|rg_ula|entr1[7]~576_combout\,
	combout => \ctrb|rg_ula|entr1[7]~577_combout\);

-- Location: LCCOMB_X26_Y9_N12
\ctrb|rg_ula|ramb|conteudo_ram[67][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[67][7]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(7),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[67][7]~feeder_combout\);

-- Location: LCCOMB_X24_Y13_N20
\ctrb|rg_ula|ramb|Decoder0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~32_combout\ = (\ctrb|rg_ula|ramb|Decoder0~26_combout\ & \ctrb|rg_ula|ramb|Decoder0~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~26_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~31_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~32_combout\);

-- Location: LCFF_X26_Y9_N13
\ctrb|rg_ula|ramb|conteudo_ram[67][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[67][7]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[67][7]~regout\);

-- Location: LCCOMB_X25_Y9_N16
\ctrb|rg_ula|ramb|Decoder0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~73_combout\ = (\ctrb|rg_ula|ramb|Decoder0~8_combout\ & \ctrb|rg_ula|ramb|Decoder0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Decoder0~8_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~26_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~73_combout\);

-- Location: LCFF_X25_Y19_N27
\ctrb|rg_ula|ramb|conteudo_ram[75][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[75][7]~regout\);

-- Location: LCCOMB_X20_Y6_N8
\ctrb|rg_ula|ramb|conteudo_ram[73][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[73][7]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(7),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[73][7]~feeder_combout\);

-- Location: LCFF_X20_Y6_N9
\ctrb|rg_ula|ramb|conteudo_ram[73][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[73][7]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[73][7]~regout\);

-- Location: LCCOMB_X26_Y9_N22
\ctrb|rg_ula|ramb|Decoder0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~51_combout\ = (\ctrb|rg_ula|ramb|Decoder0~31_combout\ & \ctrb|rg_ula|ramb|Decoder0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~31_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~11_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~51_combout\);

-- Location: LCFF_X25_Y19_N1
\ctrb|rg_ula|ramb|conteudo_ram[65][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[65][7]~regout\);

-- Location: LCCOMB_X25_Y19_N0
\ctrb|rg_ula|entr1[7]~580\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~580_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[73][7]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[65][7]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[73][7]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[65][7]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[7]~580_combout\);

-- Location: LCCOMB_X25_Y19_N26
\ctrb|rg_ula|entr1[7]~581\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~581_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[7]~580_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[75][7]~regout\))) # (!\ctrb|rg_ula|entr1[7]~580_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[67][7]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[7]~580_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[67][7]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[75][7]~regout\,
	datad => \ctrb|rg_ula|entr1[7]~580_combout\,
	combout => \ctrb|rg_ula|entr1[7]~581_combout\);

-- Location: LCCOMB_X30_Y7_N0
\ctrb|rg_ula|ramb|Decoder0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~65_combout\ = (\ctrb|rg_ula|ramb|Decoder0~6_combout\ & \ctrb|rg_ula|ramb|Decoder0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~6_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~26_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~65_combout\);

-- Location: LCFF_X30_Y7_N23
\ctrb|rg_ula|ramb|conteudo_ram[107][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[107][7]~regout\);

-- Location: LCFF_X29_Y7_N15
\ctrb|rg_ula|ramb|conteudo_ram[97][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[97][7]~regout\);

-- Location: LCCOMB_X29_Y7_N14
\ctrb|rg_ula|entr1[7]~578\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~578_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[105][7]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[97][7]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[105][7]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[97][7]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[7]~578_combout\);

-- Location: LCCOMB_X30_Y7_N22
\ctrb|rg_ula|entr1[7]~579\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~579_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[7]~578_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[107][7]~regout\))) # (!\ctrb|rg_ula|entr1[7]~578_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[99][7]~regout\)))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[7]~578_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[99][7]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[107][7]~regout\,
	datad => \ctrb|rg_ula|entr1[7]~578_combout\,
	combout => \ctrb|rg_ula|entr1[7]~579_combout\);

-- Location: LCCOMB_X19_Y17_N20
\ctrb|rg_ula|entr1[7]~582\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~582_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4)) # ((\ctrb|rg_ula|entr1[7]~579_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (!\ctrb|rg_ula|regb|data_out1\(4) & 
-- (\ctrb|rg_ula|entr1[7]~581_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|entr1[7]~581_combout\,
	datad => \ctrb|rg_ula|entr1[7]~579_combout\,
	combout => \ctrb|rg_ula|entr1[7]~582_combout\);

-- Location: LCCOMB_X31_Y9_N12
\ctrb|rg_ula|ramb|conteudo_ram[121][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[121][7]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(7),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[121][7]~feeder_combout\);

-- Location: LCCOMB_X30_Y9_N12
\ctrb|rg_ula|ramb|Decoder0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~15_combout\ = (\ctrb|rg_ula|ramb|Decoder0~1_combout\ & \ctrb|rg_ula|ramb|Decoder0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Decoder0~1_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~11_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~15_combout\);

-- Location: LCFF_X31_Y9_N13
\ctrb|rg_ula|ramb|conteudo_ram[121][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[121][7]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[121][7]~regout\);

-- Location: LCFF_X26_Y6_N19
\ctrb|rg_ula|ramb|conteudo_ram[123][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[123][7]~regout\);

-- Location: LCFF_X29_Y6_N15
\ctrb|rg_ula|ramb|conteudo_ram[113][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[113][7]~regout\);

-- Location: LCCOMB_X29_Y6_N14
\ctrb|rg_ula|entr1[7]~583\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~583_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[115][7]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[113][7]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[115][7]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[113][7]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[7]~583_combout\);

-- Location: LCCOMB_X26_Y6_N18
\ctrb|rg_ula|entr1[7]~584\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~584_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[7]~583_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[123][7]~regout\))) # (!\ctrb|rg_ula|entr1[7]~583_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[121][7]~regout\)))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[7]~583_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[121][7]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[123][7]~regout\,
	datad => \ctrb|rg_ula|entr1[7]~583_combout\,
	combout => \ctrb|rg_ula|entr1[7]~584_combout\);

-- Location: LCCOMB_X19_Y17_N6
\ctrb|rg_ula|entr1[7]~585\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~585_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[7]~582_combout\ & ((\ctrb|rg_ula|entr1[7]~584_combout\))) # (!\ctrb|rg_ula|entr1[7]~582_combout\ & (\ctrb|rg_ula|entr1[7]~577_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[7]~582_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|entr1[7]~577_combout\,
	datac => \ctrb|rg_ula|entr1[7]~582_combout\,
	datad => \ctrb|rg_ula|entr1[7]~584_combout\,
	combout => \ctrb|rg_ula|entr1[7]~585_combout\);

-- Location: LCCOMB_X30_Y16_N18
\ctrb|rg_ula|ramb|conteudo_ram[110][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[110][7]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(7),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[110][7]~feeder_combout\);

-- Location: LCCOMB_X27_Y16_N20
\ctrb|rg_ula|ramb|Decoder0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~66_combout\ = (\ctrb|rg_ula|ramb|Decoder0~35_combout\ & \ctrb|rg_ula|ramb|Decoder0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Decoder0~35_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~6_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~66_combout\);

-- Location: LCFF_X30_Y16_N19
\ctrb|rg_ula|ramb|conteudo_ram[110][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[110][7]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[110][7]~regout\);

-- Location: LCFF_X31_Y12_N27
\ctrb|rg_ula|ramb|conteudo_ram[102][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[102][7]~regout\);

-- Location: LCCOMB_X24_Y13_N28
\ctrb|rg_ula|ramb|Decoder0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~54_combout\ = (\ctrb|rg_ula|ramb|Decoder0~3_combout\ & \ctrb|rg_ula|ramb|Decoder0~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~3_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~27_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~54_combout\);

-- Location: LCFF_X31_Y13_N15
\ctrb|rg_ula|ramb|conteudo_ram[100][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[100][7]~regout\);

-- Location: LCCOMB_X31_Y13_N14
\ctrb|rg_ula|entr1[7]~586\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~586_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[108][7]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[100][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[108][7]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[100][7]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[7]~586_combout\);

-- Location: LCCOMB_X31_Y12_N26
\ctrb|rg_ula|entr1[7]~587\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~587_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[7]~586_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[110][7]~regout\)) # (!\ctrb|rg_ula|entr1[7]~586_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[102][7]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[7]~586_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[110][7]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[102][7]~regout\,
	datad => \ctrb|rg_ula|entr1[7]~586_combout\,
	combout => \ctrb|rg_ula|entr1[7]~587_combout\);

-- Location: LCCOMB_X30_Y14_N20
\ctrb|rg_ula|ramb|conteudo_ram[78][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[78][7]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(7),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[78][7]~feeder_combout\);

-- Location: LCFF_X30_Y14_N21
\ctrb|rg_ula|ramb|conteudo_ram[78][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[78][7]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[78][7]~regout\);

-- Location: LCCOMB_X25_Y13_N18
\ctrb|rg_ula|ramb|Decoder0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~38_combout\ = (\ctrb|rg_ula|ramb|Decoder0~35_combout\ & \ctrb|rg_ula|ramb|Decoder0~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Decoder0~35_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~31_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~38_combout\);

-- Location: LCFF_X25_Y13_N13
\ctrb|rg_ula|ramb|conteudo_ram[70][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[70][7]~regout\);

-- Location: LCCOMB_X32_Y15_N16
\ctrb|rg_ula|ramb|conteudo_ram[76][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[76][7]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(7),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[76][7]~feeder_combout\);

-- Location: LCFF_X32_Y15_N17
\ctrb|rg_ula|ramb|conteudo_ram[76][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[76][7]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[76][7]~regout\);

-- Location: LCFF_X25_Y13_N11
\ctrb|rg_ula|ramb|conteudo_ram[68][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[68][7]~regout\);

-- Location: LCCOMB_X25_Y13_N10
\ctrb|rg_ula|entr1[7]~590\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~590_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[76][7]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[68][7]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[76][7]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[68][7]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[7]~590_combout\);

-- Location: LCCOMB_X25_Y13_N12
\ctrb|rg_ula|entr1[7]~591\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~591_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[7]~590_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[78][7]~regout\)) # (!\ctrb|rg_ula|entr1[7]~590_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[70][7]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[7]~590_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[78][7]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[70][7]~regout\,
	datad => \ctrb|rg_ula|entr1[7]~590_combout\,
	combout => \ctrb|rg_ula|entr1[7]~591_combout\);

-- Location: LCFF_X18_Y7_N31
\ctrb|rg_ula|ramb|conteudo_ram[94][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[94][7]~regout\);

-- Location: LCFF_X31_Y11_N13
\ctrb|rg_ula|ramb|conteudo_ram[92][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[92][7]~regout\);

-- Location: LCCOMB_X26_Y13_N16
\ctrb|rg_ula|ramb|Decoder0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~53_combout\ = (\ctrb|rg_ula|ramb|Decoder0~3_combout\ & \ctrb|rg_ula|ramb|Decoder0~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Decoder0~3_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~29_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~53_combout\);

-- Location: LCFF_X31_Y11_N19
\ctrb|rg_ula|ramb|conteudo_ram[84][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[84][7]~regout\);

-- Location: LCCOMB_X31_Y11_N18
\ctrb|rg_ula|entr1[7]~588\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~588_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[86][7]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[84][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[86][7]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[84][7]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[7]~588_combout\);

-- Location: LCCOMB_X31_Y11_N12
\ctrb|rg_ula|entr1[7]~589\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~589_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[7]~588_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[94][7]~regout\)) # (!\ctrb|rg_ula|entr1[7]~588_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[92][7]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[7]~588_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[94][7]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[92][7]~regout\,
	datad => \ctrb|rg_ula|entr1[7]~588_combout\,
	combout => \ctrb|rg_ula|entr1[7]~589_combout\);

-- Location: LCCOMB_X27_Y11_N30
\ctrb|rg_ula|entr1[7]~592\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~592_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5)) # ((\ctrb|rg_ula|entr1[7]~589_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (!\ctrb|rg_ula|regb|data_out1\(5) & 
-- (\ctrb|rg_ula|entr1[7]~591_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|entr1[7]~591_combout\,
	datad => \ctrb|rg_ula|entr1[7]~589_combout\,
	combout => \ctrb|rg_ula|entr1[7]~592_combout\);

-- Location: LCCOMB_X27_Y11_N0
\ctrb|rg_ula|entr1[7]~595\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~595_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[7]~592_combout\ & (\ctrb|rg_ula|entr1[7]~594_combout\)) # (!\ctrb|rg_ula|entr1[7]~592_combout\ & ((\ctrb|rg_ula|entr1[7]~587_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[7]~592_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[7]~594_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|entr1[7]~587_combout\,
	datad => \ctrb|rg_ula|entr1[7]~592_combout\,
	combout => \ctrb|rg_ula|entr1[7]~595_combout\);

-- Location: LCFF_X27_Y14_N3
\ctrb|rg_ula|ramb|conteudo_ram[88][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[88][7]~regout\);

-- Location: LCCOMB_X24_Y12_N22
\ctrb|rg_ula|ramb|conteudo_ram[82][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[82][7]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(7),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[82][7]~feeder_combout\);

-- Location: LCFF_X24_Y12_N23
\ctrb|rg_ula|ramb|conteudo_ram[82][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[82][7]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[82][7]~regout\);

-- Location: LCFF_X26_Y14_N17
\ctrb|rg_ula|ramb|conteudo_ram[80][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[80][7]~regout\);

-- Location: LCCOMB_X26_Y14_N16
\ctrb|rg_ula|entr1[7]~596\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~596_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[82][7]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[80][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[82][7]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[80][7]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[7]~596_combout\);

-- Location: LCCOMB_X27_Y14_N2
\ctrb|rg_ula|entr1[7]~597\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~597_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[7]~596_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[90][7]~regout\)) # (!\ctrb|rg_ula|entr1[7]~596_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[88][7]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[7]~596_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[90][7]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[88][7]~regout\,
	datad => \ctrb|rg_ula|entr1[7]~596_combout\,
	combout => \ctrb|rg_ula|entr1[7]~597_combout\);

-- Location: LCCOMB_X30_Y10_N30
\ctrb|rg_ula|ramb|conteudo_ram[120][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[120][7]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(7),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[120][7]~feeder_combout\);

-- Location: LCFF_X30_Y10_N31
\ctrb|rg_ula|ramb|conteudo_ram[120][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[120][7]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[120][7]~regout\);

-- Location: LCCOMB_X25_Y7_N18
\ctrb|rg_ula|ramb|Decoder0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~79_combout\ = (\ctrb|rg_ula|ramb|Decoder0~40_combout\ & \ctrb|rg_ula|ramb|Decoder0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~40_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~1_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~79_combout\);

-- Location: LCFF_X25_Y7_N5
\ctrb|rg_ula|ramb|conteudo_ram[122][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[122][7]~regout\);

-- Location: LCFF_X26_Y8_N23
\ctrb|rg_ula|ramb|conteudo_ram[112][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[112][7]~regout\);

-- Location: LCCOMB_X26_Y8_N22
\ctrb|rg_ula|entr1[7]~603\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~603_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[114][7]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[112][7]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[114][7]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[112][7]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[7]~603_combout\);

-- Location: LCCOMB_X25_Y7_N4
\ctrb|rg_ula|entr1[7]~604\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~604_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[7]~603_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[122][7]~regout\))) # (!\ctrb|rg_ula|entr1[7]~603_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[120][7]~regout\)))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[7]~603_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[120][7]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[122][7]~regout\,
	datad => \ctrb|rg_ula|entr1[7]~603_combout\,
	combout => \ctrb|rg_ula|entr1[7]~604_combout\);

-- Location: LCCOMB_X24_Y12_N28
\ctrb|rg_ula|ramb|Decoder0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~43_combout\ = (\ctrb|rg_ula|ramb|Decoder0~40_combout\ & \ctrb|rg_ula|ramb|Decoder0~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~40_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~31_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~43_combout\);

-- Location: LCFF_X27_Y13_N27
\ctrb|rg_ula|ramb|conteudo_ram[66][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[66][7]~regout\);

-- Location: LCCOMB_X23_Y13_N24
\ctrb|rg_ula|ramb|conteudo_ram[72][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[72][7]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(7),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[72][7]~feeder_combout\);

-- Location: LCFF_X23_Y13_N25
\ctrb|rg_ula|ramb|conteudo_ram[72][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[72][7]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[72][7]~regout\);

-- Location: LCFF_X27_Y13_N1
\ctrb|rg_ula|ramb|conteudo_ram[64][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[64][7]~regout\);

-- Location: LCCOMB_X27_Y13_N0
\ctrb|rg_ula|entr1[7]~600\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~600_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[72][7]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[64][7]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[72][7]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[64][7]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[7]~600_combout\);

-- Location: LCCOMB_X27_Y13_N26
\ctrb|rg_ula|entr1[7]~601\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~601_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[7]~600_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[74][7]~regout\)) # (!\ctrb|rg_ula|entr1[7]~600_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[66][7]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[7]~600_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[74][7]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[66][7]~regout\,
	datad => \ctrb|rg_ula|entr1[7]~600_combout\,
	combout => \ctrb|rg_ula|entr1[7]~601_combout\);

-- Location: LCCOMB_X24_Y11_N10
\ctrb|rg_ula|ramb|Decoder0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~67_combout\ = (\ctrb|rg_ula|ramb|Decoder0~6_combout\ & \ctrb|rg_ula|ramb|Decoder0~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~6_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~40_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~67_combout\);

-- Location: LCFF_X27_Y11_N13
\ctrb|rg_ula|ramb|conteudo_ram[106][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[106][7]~regout\);

-- Location: LCFF_X26_Y15_N11
\ctrb|rg_ula|ramb|conteudo_ram[96][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(7),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[96][7]~regout\);

-- Location: LCCOMB_X26_Y15_N10
\ctrb|rg_ula|entr1[7]~598\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~598_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[104][7]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[96][7]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[104][7]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[96][7]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[7]~598_combout\);

-- Location: LCCOMB_X27_Y11_N12
\ctrb|rg_ula|entr1[7]~599\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~599_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[7]~598_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[106][7]~regout\))) # (!\ctrb|rg_ula|entr1[7]~598_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[98][7]~regout\)))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[7]~598_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[98][7]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[106][7]~regout\,
	datad => \ctrb|rg_ula|entr1[7]~598_combout\,
	combout => \ctrb|rg_ula|entr1[7]~599_combout\);

-- Location: LCCOMB_X27_Y11_N18
\ctrb|rg_ula|entr1[7]~602\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~602_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|regb|data_out1\(5))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[7]~599_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|entr1[7]~601_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|entr1[7]~601_combout\,
	datad => \ctrb|rg_ula|entr1[7]~599_combout\,
	combout => \ctrb|rg_ula|entr1[7]~602_combout\);

-- Location: LCCOMB_X27_Y11_N24
\ctrb|rg_ula|entr1[7]~605\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~605_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[7]~602_combout\ & ((\ctrb|rg_ula|entr1[7]~604_combout\))) # (!\ctrb|rg_ula|entr1[7]~602_combout\ & (\ctrb|rg_ula|entr1[7]~597_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[7]~602_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|entr1[7]~597_combout\,
	datac => \ctrb|rg_ula|entr1[7]~604_combout\,
	datad => \ctrb|rg_ula|entr1[7]~602_combout\,
	combout => \ctrb|rg_ula|entr1[7]~605_combout\);

-- Location: LCCOMB_X20_Y15_N18
\ctrb|rg_ula|entr1[7]~606\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~606_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|regb|data_out1\(2))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|entr1[7]~595_combout\)) # (!\ctrb|rg_ula|regb|data_out1\(2) 
-- & ((\ctrb|rg_ula|entr1[7]~605_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[7]~595_combout\,
	datad => \ctrb|rg_ula|entr1[7]~605_combout\,
	combout => \ctrb|rg_ula|entr1[7]~606_combout\);

-- Location: LCCOMB_X20_Y15_N28
\ctrb|rg_ula|entr1[7]~617\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~617_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[7]~606_combout\ & (\ctrb|rg_ula|entr1[7]~616_combout\)) # (!\ctrb|rg_ula|entr1[7]~606_combout\ & ((\ctrb|rg_ula|entr1[7]~585_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[7]~606_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|entr1[7]~616_combout\,
	datac => \ctrb|rg_ula|entr1[7]~585_combout\,
	datad => \ctrb|rg_ula|entr1[7]~606_combout\,
	combout => \ctrb|rg_ula|entr1[7]~617_combout\);

-- Location: LCCOMB_X20_Y15_N10
\ctrb|rg_ula|entr1[7]~618\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[7]~618_combout\ = (\ctrb|rg_ula|entr1[11]~86_combout\ & ((\ctrb|rg_ula|entr1[7]~575_combout\ & ((\ctrb|rg_ula|entr1[7]~617_combout\))) # (!\ctrb|rg_ula|entr1[7]~575_combout\ & (\ctrb|data_in[15]~0_combout\)))) # 
-- (!\ctrb|rg_ula|entr1[11]~86_combout\ & (((\ctrb|rg_ula|entr1[7]~575_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[11]~86_combout\,
	datab => \ctrb|data_in[15]~0_combout\,
	datac => \ctrb|rg_ula|entr1[7]~575_combout\,
	datad => \ctrb|rg_ula|entr1[7]~617_combout\,
	combout => \ctrb|rg_ula|entr1[7]~618_combout\);

-- Location: LCCOMB_X18_Y9_N24
\ctrb|mux_const[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|mux_const\(0) = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a14\ & (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a15\ & ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a16~portadataout\) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a14\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a15\,
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a17\,
	combout => \ctrb|mux_const\(0));

-- Location: LCCOMB_X18_Y9_N26
\ctrb|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|Equal1~1_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a14\ & (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a16~portadataout\ & (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a15\ & 
-- !\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a14\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a15\,
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a17\,
	combout => \ctrb|Equal1~1_combout\);

-- Location: LCCOMB_X20_Y8_N6
\ctrb|rg_ula|entr1[6]~525\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[6]~525_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & ((\ctrb|Equal6~0_combout\) # ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & \ctrb|Equal1~1_combout\)))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & (((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & \ctrb|Equal1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	datab => \ctrb|Equal6~0_combout\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\,
	datad => \ctrb|Equal1~1_combout\,
	combout => \ctrb|rg_ula|entr1[6]~525_combout\);

-- Location: LCCOMB_X20_Y7_N24
\ctrb|rg_ula|regb|reg2|registro[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|reg2|registro[6]~feeder_combout\ = \ctrb|rg_ula|ulab|saida[6]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|ulab|saida[6]~28_combout\,
	combout => \ctrb|rg_ula|regb|reg2|registro[6]~feeder_combout\);

-- Location: LCFF_X20_Y7_N25
\ctrb|rg_ula|regb|reg2|registro[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|regb|reg2|registro[6]~feeder_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg2|registro\(6));

-- Location: LCCOMB_X19_Y9_N16
\ctrb|rg_ula|regb|data_out0[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[0]~0_combout\ = (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a11\ & \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a11\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	combout => \ctrb|rg_ula|regb|data_out0[0]~0_combout\);

-- Location: LCCOMB_X27_Y7_N0
\ctrb|rg_ula|regb|data_out0[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0\(6) = (\ctrb|rg_ula|regb|data_out0[6]~23_combout\ & ((\ctrb|rg_ula|regb|reg6|registro\(6)) # ((!\ctrb|rg_ula|regb|data_out0[0]~0_combout\)))) # (!\ctrb|rg_ula|regb|data_out0[6]~23_combout\ & 
-- (((\ctrb|rg_ula|regb|reg2|registro\(6) & \ctrb|rg_ula|regb|data_out0[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out0[6]~23_combout\,
	datab => \ctrb|rg_ula|regb|reg6|registro\(6),
	datac => \ctrb|rg_ula|regb|reg2|registro\(6),
	datad => \ctrb|rg_ula|regb|data_out0[0]~0_combout\,
	combout => \ctrb|rg_ula|regb|data_out0\(6));

-- Location: LCFF_X13_Y13_N23
\ctrb|rg_ula|ramb|conteudo_ram[15][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[15][6]~regout\);

-- Location: LCCOMB_X16_Y15_N2
\ctrb|rg_ula|ramb|Decoder0~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~131_combout\ = (\ctrb|rg_ula|ramb|Decoder0~94_combout\ & \ctrb|rg_ula|ramb|Decoder0~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~94_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~40_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~131_combout\);

-- Location: LCFF_X13_Y13_N13
\ctrb|rg_ula|ramb|conteudo_ram[10][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[10][6]~regout\);

-- Location: LCCOMB_X13_Y13_N12
\ctrb|rg_ula|ramb|Mux9~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~27_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[14][6]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[10][6]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[14][6]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[10][6]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|ramb|Mux9~27_combout\);

-- Location: LCCOMB_X13_Y13_N22
\ctrb|rg_ula|ramb|Mux9~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~28_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|Mux9~27_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[15][6]~regout\))) # (!\ctrb|rg_ula|ramb|Mux9~27_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[11][6]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|Mux9~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[11][6]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[15][6]~regout\,
	datad => \ctrb|rg_ula|ramb|Mux9~27_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~28_combout\);

-- Location: LCCOMB_X21_Y18_N8
\ctrb|rg_ula|ramb|conteudo_ram[5][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[5][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[5][6]~feeder_combout\);

-- Location: LCFF_X21_Y18_N9
\ctrb|rg_ula|ramb|conteudo_ram[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[5][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[5][6]~regout\);

-- Location: LCFF_X26_Y16_N31
\ctrb|rg_ula|ramb|conteudo_ram[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[4][6]~regout\);

-- Location: LCFF_X23_Y15_N1
\ctrb|rg_ula|ramb|conteudo_ram[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[0][6]~regout\);

-- Location: LCCOMB_X23_Y15_N0
\ctrb|rg_ula|ramb|Mux9~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~24_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[1][6]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[0][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[1][6]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[0][6]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|ramb|Mux9~24_combout\);

-- Location: LCCOMB_X26_Y16_N30
\ctrb|rg_ula|ramb|Mux9~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~25_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|Mux9~24_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[5][6]~regout\)) # (!\ctrb|rg_ula|ramb|Mux9~24_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[4][6]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|Mux9~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[5][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[4][6]~regout\,
	datad => \ctrb|rg_ula|ramb|Mux9~24_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~25_combout\);

-- Location: LCFF_X18_Y14_N19
\ctrb|rg_ula|ramb|conteudo_ram[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[3][6]~regout\);

-- Location: LCFF_X18_Y16_N7
\ctrb|rg_ula|ramb|conteudo_ram[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[6][6]~regout\);

-- Location: LCFF_X18_Y16_N5
\ctrb|rg_ula|ramb|conteudo_ram[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[2][6]~regout\);

-- Location: LCCOMB_X18_Y16_N4
\ctrb|rg_ula|ramb|Mux9~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~22_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[6][6]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[2][6]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[6][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[2][6]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|ramb|Mux9~22_combout\);

-- Location: LCCOMB_X18_Y14_N18
\ctrb|rg_ula|ramb|Mux9~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~23_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|Mux9~22_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[7][6]~regout\)) # (!\ctrb|rg_ula|ramb|Mux9~22_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[3][6]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|Mux9~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[7][6]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[3][6]~regout\,
	datad => \ctrb|rg_ula|ramb|Mux9~22_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~23_combout\);

-- Location: LCCOMB_X22_Y8_N8
\ctrb|rg_ula|ramb|Mux9~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~26_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3)) # ((\ctrb|rg_ula|ramb|Mux9~23_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (!\ctrb|rg_ula|regb|data_out1\(3) & 
-- (\ctrb|rg_ula|ramb|Mux9~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|Mux9~25_combout\,
	datad => \ctrb|rg_ula|ramb|Mux9~23_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~26_combout\);

-- Location: LCFF_X18_Y18_N7
\ctrb|rg_ula|ramb|conteudo_ram[12][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[12][6]~regout\);

-- Location: LCFF_X13_Y16_N21
\ctrb|rg_ula|ramb|conteudo_ram[13][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[13][6]~regout\);

-- Location: LCFF_X22_Y16_N27
\ctrb|rg_ula|ramb|conteudo_ram[8][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[8][6]~regout\);

-- Location: LCCOMB_X22_Y16_N26
\ctrb|rg_ula|ramb|Mux9~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~20_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[9][6]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[8][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[9][6]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[8][6]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|ramb|Mux9~20_combout\);

-- Location: LCCOMB_X13_Y16_N20
\ctrb|rg_ula|ramb|Mux9~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~21_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|Mux9~20_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[13][6]~regout\))) # (!\ctrb|rg_ula|ramb|Mux9~20_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[12][6]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|Mux9~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[12][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[13][6]~regout\,
	datad => \ctrb|rg_ula|ramb|Mux9~20_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~21_combout\);

-- Location: LCCOMB_X22_Y8_N14
\ctrb|rg_ula|ramb|Mux9~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~29_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|Mux9~26_combout\ & (\ctrb|rg_ula|ramb|Mux9~28_combout\)) # (!\ctrb|rg_ula|ramb|Mux9~26_combout\ & ((\ctrb|rg_ula|ramb|Mux9~21_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|Mux9~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|Mux9~28_combout\,
	datac => \ctrb|rg_ula|ramb|Mux9~26_combout\,
	datad => \ctrb|rg_ula|ramb|Mux9~21_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~29_combout\);

-- Location: LCFF_X21_Y7_N3
\ctrb|rg_ula|ramb|conteudo_ram[29][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[29][6]~regout\);

-- Location: LCFF_X21_Y7_N13
\ctrb|rg_ula|ramb|conteudo_ram[24][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[24][6]~regout\);

-- Location: LCCOMB_X21_Y7_N12
\ctrb|rg_ula|ramb|Mux9~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~12_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[25][6]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[24][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[25][6]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[24][6]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|ramb|Mux9~12_combout\);

-- Location: LCCOMB_X21_Y7_N2
\ctrb|rg_ula|ramb|Mux9~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~13_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|Mux9~12_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[29][6]~regout\))) # (!\ctrb|rg_ula|ramb|Mux9~12_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[28][6]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|Mux9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[28][6]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[29][6]~regout\,
	datad => \ctrb|rg_ula|ramb|Mux9~12_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~13_combout\);

-- Location: LCCOMB_X25_Y17_N12
\ctrb|rg_ula|ramb|conteudo_ram[21][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[21][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[21][6]~feeder_combout\);

-- Location: LCFF_X25_Y17_N13
\ctrb|rg_ula|ramb|conteudo_ram[21][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[21][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[21][6]~regout\);

-- Location: LCFF_X22_Y17_N27
\ctrb|rg_ula|ramb|conteudo_ram[20][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[20][6]~regout\);

-- Location: LCFF_X22_Y17_N1
\ctrb|rg_ula|ramb|conteudo_ram[16][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[16][6]~regout\);

-- Location: LCCOMB_X22_Y17_N0
\ctrb|rg_ula|ramb|Mux9~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~14_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[17][6]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[16][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[17][6]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[16][6]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|ramb|Mux9~14_combout\);

-- Location: LCCOMB_X22_Y17_N26
\ctrb|rg_ula|ramb|Mux9~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~15_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|Mux9~14_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[21][6]~regout\)) # (!\ctrb|rg_ula|ramb|Mux9~14_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[20][6]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|Mux9~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[21][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[20][6]~regout\,
	datad => \ctrb|rg_ula|ramb|Mux9~14_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~15_combout\);

-- Location: LCCOMB_X22_Y8_N18
\ctrb|rg_ula|ramb|Mux9~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~16_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|regb|data_out1\(3))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|Mux9~13_combout\)) # (!\ctrb|rg_ula|regb|data_out1\(3) 
-- & ((\ctrb|rg_ula|ramb|Mux9~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|Mux9~13_combout\,
	datad => \ctrb|rg_ula|ramb|Mux9~15_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~16_combout\);

-- Location: LCCOMB_X14_Y12_N4
\ctrb|rg_ula|ramb|conteudo_ram[31][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[31][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[31][6]~feeder_combout\);

-- Location: LCCOMB_X14_Y13_N22
\ctrb|rg_ula|ramb|Decoder0~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~148_combout\ = (\ctrb|rg_ula|ramb|Decoder0~80_combout\ & \ctrb|rg_ula|ramb|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~80_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~0_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~148_combout\);

-- Location: LCFF_X14_Y12_N5
\ctrb|rg_ula|ramb|conteudo_ram[31][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[31][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[31][6]~regout\);

-- Location: LCFF_X22_Y8_N21
\ctrb|rg_ula|ramb|conteudo_ram[27][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[27][6]~regout\);

-- Location: LCCOMB_X13_Y10_N20
\ctrb|rg_ula|ramb|Decoder0~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~111_combout\ = (\ctrb|rg_ula|ramb|Decoder0~80_combout\ & \ctrb|rg_ula|ramb|Decoder0~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~80_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~35_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~111_combout\);

-- Location: LCFF_X13_Y10_N27
\ctrb|rg_ula|ramb|conteudo_ram[30][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[30][6]~regout\);

-- Location: LCFF_X22_Y14_N7
\ctrb|rg_ula|ramb|conteudo_ram[26][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[26][6]~regout\);

-- Location: LCCOMB_X22_Y14_N6
\ctrb|rg_ula|ramb|Mux9~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~17_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[30][6]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[26][6]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[30][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[26][6]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|ramb|Mux9~17_combout\);

-- Location: LCCOMB_X22_Y8_N20
\ctrb|rg_ula|ramb|Mux9~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~18_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|Mux9~17_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[31][6]~regout\)) # (!\ctrb|rg_ula|ramb|Mux9~17_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[27][6]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|Mux9~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[31][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[27][6]~regout\,
	datad => \ctrb|rg_ula|ramb|Mux9~17_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~18_combout\);

-- Location: LCFF_X15_Y14_N31
\ctrb|rg_ula|ramb|conteudo_ram[23][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[23][6]~regout\);

-- Location: LCFF_X14_Y17_N3
\ctrb|rg_ula|ramb|conteudo_ram[19][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[19][6]~regout\);

-- Location: LCFF_X21_Y17_N5
\ctrb|rg_ula|ramb|conteudo_ram[18][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[18][6]~regout\);

-- Location: LCCOMB_X21_Y17_N4
\ctrb|rg_ula|ramb|Mux9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~10_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[22][6]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[18][6]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[22][6]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[18][6]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|ramb|Mux9~10_combout\);

-- Location: LCCOMB_X14_Y17_N2
\ctrb|rg_ula|ramb|Mux9~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~11_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|Mux9~10_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[23][6]~regout\)) # (!\ctrb|rg_ula|ramb|Mux9~10_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[19][6]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|Mux9~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[23][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[19][6]~regout\,
	datad => \ctrb|rg_ula|ramb|Mux9~10_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~11_combout\);

-- Location: LCCOMB_X22_Y8_N26
\ctrb|rg_ula|ramb|Mux9~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~19_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|Mux9~16_combout\ & (\ctrb|rg_ula|ramb|Mux9~18_combout\)) # (!\ctrb|rg_ula|ramb|Mux9~16_combout\ & ((\ctrb|rg_ula|ramb|Mux9~11_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|Mux9~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|Mux9~16_combout\,
	datac => \ctrb|rg_ula|ramb|Mux9~18_combout\,
	datad => \ctrb|rg_ula|ramb|Mux9~11_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~19_combout\);

-- Location: LCCOMB_X22_Y8_N0
\ctrb|rg_ula|ramb|Mux9~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~30_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|regb|data_out1\(4))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|Mux9~19_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|ramb|Mux9~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|Mux9~29_combout\,
	datad => \ctrb|rg_ula|ramb|Mux9~19_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~30_combout\);

-- Location: LCCOMB_X24_Y18_N16
\ctrb|rg_ula|ramb|Decoder0~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~119_combout\ = (\ctrb|rg_ula|ramb|Decoder0~98_combout\ & \ctrb|rg_ula|ramb|Decoder0~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~98_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~35_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~119_combout\);

-- Location: LCFF_X16_Y8_N15
\ctrb|rg_ula|ramb|conteudo_ram[62][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[62][6]~regout\);

-- Location: LCCOMB_X18_Y17_N6
\ctrb|rg_ula|ramb|conteudo_ram[58][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[58][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[58][6]~feeder_combout\);

-- Location: LCFF_X18_Y17_N7
\ctrb|rg_ula|ramb|conteudo_ram[58][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[58][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[58][6]~regout\);

-- Location: LCCOMB_X22_Y14_N10
\ctrb|rg_ula|ramb|Decoder0~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~133_combout\ = (\ctrb|rg_ula|ramb|Decoder0~100_combout\ & \ctrb|rg_ula|ramb|Decoder0~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~100_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~40_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~133_combout\);

-- Location: LCFF_X23_Y12_N25
\ctrb|rg_ula|ramb|conteudo_ram[50][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[50][6]~regout\);

-- Location: LCCOMB_X23_Y12_N24
\ctrb|rg_ula|ramb|Mux9~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~31_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[58][6]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[50][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[58][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[50][6]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|ramb|Mux9~31_combout\);

-- Location: LCCOMB_X16_Y8_N14
\ctrb|rg_ula|ramb|Mux9~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~32_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|Mux9~31_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[62][6]~regout\))) # (!\ctrb|rg_ula|ramb|Mux9~31_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[54][6]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|Mux9~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[54][6]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[62][6]~regout\,
	datad => \ctrb|rg_ula|ramb|Mux9~31_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~32_combout\);

-- Location: LCFF_X22_Y18_N1
\ctrb|rg_ula|ramb|conteudo_ram[60][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[60][6]~regout\);

-- Location: LCFF_X23_Y14_N21
\ctrb|rg_ula|ramb|conteudo_ram[52][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[52][6]~regout\);

-- Location: LCCOMB_X14_Y15_N16
\ctrb|rg_ula|ramb|conteudo_ram[56][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[56][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[56][6]~feeder_combout\);

-- Location: LCFF_X14_Y15_N17
\ctrb|rg_ula|ramb|conteudo_ram[56][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[56][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[56][6]~regout\);

-- Location: LCFF_X23_Y14_N31
\ctrb|rg_ula|ramb|conteudo_ram[48][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[48][6]~regout\);

-- Location: LCCOMB_X23_Y14_N30
\ctrb|rg_ula|ramb|Mux9~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~35_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[56][6]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[48][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[56][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[48][6]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|ramb|Mux9~35_combout\);

-- Location: LCCOMB_X23_Y14_N20
\ctrb|rg_ula|ramb|Mux9~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~36_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|Mux9~35_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[60][6]~regout\)) # (!\ctrb|rg_ula|ramb|Mux9~35_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[52][6]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|Mux9~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[60][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[52][6]~regout\,
	datad => \ctrb|rg_ula|ramb|Mux9~35_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~36_combout\);

-- Location: LCFF_X24_Y19_N23
\ctrb|rg_ula|ramb|conteudo_ram[57][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[57][6]~regout\);

-- Location: LCCOMB_X26_Y18_N0
\ctrb|rg_ula|ramb|conteudo_ram[53][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[53][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[53][6]~feeder_combout\);

-- Location: LCFF_X26_Y18_N1
\ctrb|rg_ula|ramb|conteudo_ram[53][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[53][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[53][6]~regout\);

-- Location: LCFF_X25_Y16_N3
\ctrb|rg_ula|ramb|conteudo_ram[49][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[49][6]~regout\);

-- Location: LCCOMB_X25_Y16_N2
\ctrb|rg_ula|ramb|Mux9~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~33_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[53][6]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[49][6]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[53][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[49][6]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|ramb|Mux9~33_combout\);

-- Location: LCCOMB_X24_Y19_N22
\ctrb|rg_ula|ramb|Mux9~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~34_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|Mux9~33_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[61][6]~regout\)) # (!\ctrb|rg_ula|ramb|Mux9~33_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[57][6]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|Mux9~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[61][6]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[57][6]~regout\,
	datad => \ctrb|rg_ula|ramb|Mux9~33_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~34_combout\);

-- Location: LCCOMB_X23_Y8_N0
\ctrb|rg_ula|ramb|Mux9~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~37_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(1)) # ((\ctrb|rg_ula|ramb|Mux9~34_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (!\ctrb|rg_ula|regb|data_out1\(1) & 
-- (\ctrb|rg_ula|ramb|Mux9~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|Mux9~36_combout\,
	datad => \ctrb|rg_ula|ramb|Mux9~34_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~37_combout\);

-- Location: LCFF_X15_Y14_N27
\ctrb|rg_ula|ramb|conteudo_ram[63][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[63][6]~regout\);

-- Location: LCCOMB_X13_Y15_N18
\ctrb|rg_ula|ramb|conteudo_ram[51][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[51][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[51][6]~feeder_combout\);

-- Location: LCFF_X13_Y15_N19
\ctrb|rg_ula|ramb|conteudo_ram[51][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[51][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[51][6]~regout\);

-- Location: LCCOMB_X15_Y14_N28
\ctrb|rg_ula|ramb|Mux9~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~38_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[55][6]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[51][6]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[55][6]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[51][6]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(2),
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|ramb|Mux9~38_combout\);

-- Location: LCCOMB_X15_Y14_N26
\ctrb|rg_ula|ramb|Mux9~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~39_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|Mux9~38_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[63][6]~regout\))) # (!\ctrb|rg_ula|ramb|Mux9~38_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[59][6]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|Mux9~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[59][6]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[63][6]~regout\,
	datad => \ctrb|rg_ula|ramb|Mux9~38_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~39_combout\);

-- Location: LCCOMB_X22_Y8_N30
\ctrb|rg_ula|ramb|Mux9~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~40_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|Mux9~37_combout\ & ((\ctrb|rg_ula|ramb|Mux9~39_combout\))) # (!\ctrb|rg_ula|ramb|Mux9~37_combout\ & (\ctrb|rg_ula|ramb|Mux9~32_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|Mux9~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|Mux9~32_combout\,
	datac => \ctrb|rg_ula|ramb|Mux9~37_combout\,
	datad => \ctrb|rg_ula|ramb|Mux9~39_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~40_combout\);

-- Location: LCCOMB_X21_Y8_N18
\ctrb|rg_ula|ramb|Mux9~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~41_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|Mux9~30_combout\ & ((\ctrb|rg_ula|ramb|Mux9~40_combout\))) # (!\ctrb|rg_ula|ramb|Mux9~30_combout\ & (\ctrb|rg_ula|ramb|Mux9~9_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|ramb|Mux9~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Mux9~9_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|Mux9~30_combout\,
	datad => \ctrb|rg_ula|ramb|Mux9~40_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~41_combout\);

-- Location: LCCOMB_X21_Y8_N24
\ctrb|rg_ula|entr1[6]~526\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[6]~526_combout\ = (\ctrb|rg_ula|entr1[6]~525_combout\) # ((!\ctrb|rg_ula|regb|data_out1\(6) & (\ctrb|rg_ula|entr1[11]~84_combout\ & \ctrb|rg_ula|ramb|Mux9~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(6),
	datab => \ctrb|rg_ula|entr1[11]~84_combout\,
	datac => \ctrb|rg_ula|entr1[6]~525_combout\,
	datad => \ctrb|rg_ula|ramb|Mux9~41_combout\,
	combout => \ctrb|rg_ula|entr1[6]~526_combout\);

-- Location: LCCOMB_X30_Y15_N2
\ctrb|rg_ula|ramb|conteudo_ram[93][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[93][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[93][6]~feeder_combout\);

-- Location: LCFF_X30_Y15_N3
\ctrb|rg_ula|ramb|conteudo_ram[93][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[93][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[93][6]~regout\);

-- Location: LCFF_X30_Y8_N15
\ctrb|rg_ula|ramb|conteudo_ram[125][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[125][6]~regout\);

-- Location: LCFF_X31_Y16_N5
\ctrb|rg_ula|ramb|conteudo_ram[109][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[109][6]~regout\);

-- Location: LCCOMB_X31_Y8_N20
\ctrb|rg_ula|ramb|Mux9~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~59_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[109][6]~regout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[77][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[77][6]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[109][6]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(4),
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|ramb|Mux9~59_combout\);

-- Location: LCCOMB_X30_Y8_N14
\ctrb|rg_ula|ramb|Mux9~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~60_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|Mux9~59_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[125][6]~regout\))) # (!\ctrb|rg_ula|ramb|Mux9~59_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[93][6]~regout\)))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|Mux9~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[93][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[125][6]~regout\,
	datad => \ctrb|rg_ula|ramb|Mux9~59_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~60_combout\);

-- Location: LCCOMB_X31_Y11_N0
\ctrb|rg_ula|ramb|conteudo_ram[92][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[92][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[92][6]~feeder_combout\);

-- Location: LCFF_X31_Y11_N1
\ctrb|rg_ula|ramb|conteudo_ram[92][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[92][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[92][6]~regout\);

-- Location: LCCOMB_X30_Y16_N30
\ctrb|rg_ula|ramb|conteudo_ram[108][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[108][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[108][6]~feeder_combout\);

-- Location: LCCOMB_X26_Y17_N4
\ctrb|rg_ula|ramb|Decoder0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~7_combout\ = (\ctrb|rg_ula|ramb|Decoder0~6_combout\ & \ctrb|rg_ula|ramb|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~6_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~3_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~7_combout\);

-- Location: LCFF_X30_Y16_N31
\ctrb|rg_ula|ramb|conteudo_ram[108][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[108][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[108][6]~regout\);

-- Location: LCCOMB_X29_Y12_N28
\ctrb|rg_ula|ramb|Mux9~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~54_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[108][6]~regout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[76][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[76][6]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[108][6]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(4),
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|ramb|Mux9~54_combout\);

-- Location: LCCOMB_X29_Y12_N30
\ctrb|rg_ula|ramb|Mux9~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~55_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|Mux9~54_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[124][6]~regout\)) # (!\ctrb|rg_ula|ramb|Mux9~54_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[92][6]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|Mux9~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[124][6]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[92][6]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(4),
	datad => \ctrb|rg_ula|ramb|Mux9~54_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~55_combout\);

-- Location: LCFF_X30_Y10_N29
\ctrb|rg_ula|ramb|conteudo_ram[120][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[120][6]~regout\);

-- Location: LCFF_X30_Y10_N11
\ctrb|rg_ula|ramb|conteudo_ram[72][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[72][6]~regout\);

-- Location: LCCOMB_X30_Y10_N10
\ctrb|rg_ula|ramb|Mux9~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~56_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[88][6]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[72][6]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[88][6]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[72][6]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|ramb|Mux9~56_combout\);

-- Location: LCCOMB_X30_Y10_N28
\ctrb|rg_ula|ramb|Mux9~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~57_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|Mux9~56_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[120][6]~regout\))) # (!\ctrb|rg_ula|ramb|Mux9~56_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[104][6]~regout\)))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|ramb|Mux9~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[104][6]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[120][6]~regout\,
	datad => \ctrb|rg_ula|ramb|Mux9~56_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~57_combout\);

-- Location: LCCOMB_X30_Y8_N24
\ctrb|rg_ula|ramb|Mux9~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~58_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0)) # ((\ctrb|rg_ula|ramb|Mux9~55_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (!\ctrb|rg_ula|regb|data_out1\(0) & 
-- ((\ctrb|rg_ula|ramb|Mux9~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|Mux9~55_combout\,
	datad => \ctrb|rg_ula|ramb|Mux9~57_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~58_combout\);

-- Location: LCFF_X13_Y9_N3
\ctrb|rg_ula|ramb|conteudo_ram[105][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[105][6]~regout\);

-- Location: LCFF_X29_Y9_N11
\ctrb|rg_ula|ramb|conteudo_ram[121][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[121][6]~regout\);

-- Location: LCFF_X23_Y9_N17
\ctrb|rg_ula|ramb|conteudo_ram[73][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[73][6]~regout\);

-- Location: LCCOMB_X23_Y9_N16
\ctrb|rg_ula|ramb|Mux9~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~52_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|ramb|conteudo_ram[89][6]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[73][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[89][6]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[73][6]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|ramb|Mux9~52_combout\);

-- Location: LCCOMB_X29_Y9_N10
\ctrb|rg_ula|ramb|Mux9~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~53_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|Mux9~52_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[121][6]~regout\))) # (!\ctrb|rg_ula|ramb|Mux9~52_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[105][6]~regout\)))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|ramb|Mux9~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[105][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[121][6]~regout\,
	datad => \ctrb|rg_ula|ramb|Mux9~52_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~53_combout\);

-- Location: LCCOMB_X30_Y8_N20
\ctrb|rg_ula|ramb|Mux9~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~61_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|Mux9~58_combout\ & (\ctrb|rg_ula|ramb|Mux9~60_combout\)) # (!\ctrb|rg_ula|ramb|Mux9~58_combout\ & ((\ctrb|rg_ula|ramb|Mux9~53_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|Mux9~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|Mux9~60_combout\,
	datac => \ctrb|rg_ula|ramb|Mux9~58_combout\,
	datad => \ctrb|rg_ula|ramb|Mux9~53_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~61_combout\);

-- Location: LCFF_X22_Y9_N19
\ctrb|rg_ula|ramb|conteudo_ram[97][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[97][6]~regout\);

-- Location: LCCOMB_X27_Y6_N26
\ctrb|rg_ula|ramb|conteudo_ram[81][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[81][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[81][6]~feeder_combout\);

-- Location: LCFF_X27_Y6_N27
\ctrb|rg_ula|ramb|conteudo_ram[81][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[81][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[81][6]~regout\);

-- Location: LCFF_X26_Y9_N5
\ctrb|rg_ula|ramb|conteudo_ram[65][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[65][6]~regout\);

-- Location: LCCOMB_X26_Y9_N4
\ctrb|rg_ula|ramb|Mux9~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~62_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[81][6]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[65][6]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[81][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[65][6]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|ramb|Mux9~62_combout\);

-- Location: LCCOMB_X22_Y9_N18
\ctrb|rg_ula|ramb|Mux9~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~63_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|Mux9~62_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[113][6]~regout\)) # (!\ctrb|rg_ula|ramb|Mux9~62_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[97][6]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|ramb|Mux9~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[113][6]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[97][6]~regout\,
	datad => \ctrb|rg_ula|ramb|Mux9~62_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~63_combout\);

-- Location: LCFF_X26_Y8_N15
\ctrb|rg_ula|ramb|conteudo_ram[112][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[112][6]~regout\);

-- Location: LCFF_X26_Y14_N21
\ctrb|rg_ula|ramb|conteudo_ram[80][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[80][6]~regout\);

-- Location: LCCOMB_X22_Y7_N2
\ctrb|rg_ula|ramb|Mux9~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~66_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[80][6]~regout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|ramb|conteudo_ram[64][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[64][6]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[80][6]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(5),
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|ramb|Mux9~66_combout\);

-- Location: LCCOMB_X26_Y8_N14
\ctrb|rg_ula|ramb|Mux9~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~67_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|Mux9~66_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[112][6]~regout\))) # (!\ctrb|rg_ula|ramb|Mux9~66_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[96][6]~regout\)))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|ramb|Mux9~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[96][6]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[112][6]~regout\,
	datad => \ctrb|rg_ula|ramb|Mux9~66_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~67_combout\);

-- Location: LCFF_X26_Y13_N21
\ctrb|rg_ula|ramb|conteudo_ram[84][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[84][6]~regout\);

-- Location: LCCOMB_X27_Y10_N16
\ctrb|rg_ula|ramb|Decoder0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~56_combout\ = (\ctrb|rg_ula|ramb|Decoder0~33_combout\ & \ctrb|rg_ula|ramb|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~33_combout\,
	datac => \ctrb|rg_ula|ramb|Decoder0~3_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~56_combout\);

-- Location: LCFF_X27_Y9_N19
\ctrb|rg_ula|ramb|conteudo_ram[116][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[116][6]~regout\);

-- Location: LCFF_X27_Y9_N29
\ctrb|rg_ula|ramb|conteudo_ram[68][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[68][6]~regout\);

-- Location: LCCOMB_X27_Y9_N28
\ctrb|rg_ula|ramb|Mux9~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~64_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[100][6]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[68][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[100][6]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[68][6]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|ramb|Mux9~64_combout\);

-- Location: LCCOMB_X27_Y9_N18
\ctrb|rg_ula|ramb|Mux9~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~65_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|Mux9~64_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[116][6]~regout\))) # (!\ctrb|rg_ula|ramb|Mux9~64_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[84][6]~regout\)))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|Mux9~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[84][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[116][6]~regout\,
	datad => \ctrb|rg_ula|ramb|Mux9~64_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~65_combout\);

-- Location: LCCOMB_X26_Y8_N16
\ctrb|rg_ula|ramb|Mux9~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~68_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|regb|data_out1\(2))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|Mux9~65_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|ramb|Mux9~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|Mux9~67_combout\,
	datad => \ctrb|rg_ula|ramb|Mux9~65_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~68_combout\);

-- Location: LCFF_X27_Y7_N5
\ctrb|rg_ula|ramb|conteudo_ram[85][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[85][6]~regout\);

-- Location: LCFF_X30_Y13_N13
\ctrb|rg_ula|ramb|conteudo_ram[69][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[69][6]~regout\);

-- Location: LCCOMB_X30_Y13_N12
\ctrb|rg_ula|ramb|Mux9~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~69_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[101][6]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[69][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[101][6]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[69][6]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|ramb|Mux9~69_combout\);

-- Location: LCCOMB_X27_Y7_N4
\ctrb|rg_ula|ramb|Mux9~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~70_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|Mux9~69_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[117][6]~regout\)) # (!\ctrb|rg_ula|ramb|Mux9~69_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[85][6]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|Mux9~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[117][6]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[85][6]~regout\,
	datad => \ctrb|rg_ula|ramb|Mux9~69_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~70_combout\);

-- Location: LCCOMB_X26_Y8_N18
\ctrb|rg_ula|ramb|Mux9~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~71_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|Mux9~68_combout\ & ((\ctrb|rg_ula|ramb|Mux9~70_combout\))) # (!\ctrb|rg_ula|ramb|Mux9~68_combout\ & (\ctrb|rg_ula|ramb|Mux9~63_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|Mux9~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|Mux9~63_combout\,
	datac => \ctrb|rg_ula|ramb|Mux9~68_combout\,
	datad => \ctrb|rg_ula|ramb|Mux9~70_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~71_combout\);

-- Location: LCCOMB_X26_Y8_N20
\ctrb|rg_ula|ramb|Mux9~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~72_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1)) # ((\ctrb|rg_ula|ramb|Mux9~61_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (!\ctrb|rg_ula|regb|data_out1\(1) & 
-- ((\ctrb|rg_ula|ramb|Mux9~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|Mux9~61_combout\,
	datad => \ctrb|rg_ula|ramb|Mux9~71_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~72_combout\);

-- Location: LCFF_X26_Y6_N25
\ctrb|rg_ula|ramb|conteudo_ram[123][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[123][6]~regout\);

-- Location: LCFF_X26_Y6_N23
\ctrb|rg_ula|ramb|conteudo_ram[122][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[122][6]~regout\);

-- Location: LCCOMB_X26_Y6_N22
\ctrb|rg_ula|ramb|Mux9~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~80_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[126][6]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[122][6]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[126][6]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[122][6]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|ramb|Mux9~80_combout\);

-- Location: LCCOMB_X26_Y6_N24
\ctrb|rg_ula|ramb|Mux9~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~81_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|Mux9~80_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\)) # (!\ctrb|rg_ula|ramb|Mux9~80_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[123][6]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|Mux9~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[123][6]~regout\,
	datad => \ctrb|rg_ula|ramb|Mux9~80_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~81_combout\);

-- Location: LCCOMB_X24_Y16_N24
\ctrb|rg_ula|ramb|conteudo_ram[95][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[95][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[95][6]~feeder_combout\);

-- Location: LCCOMB_X25_Y14_N30
\ctrb|rg_ula|ramb|Decoder0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~72_combout\ = (\ctrb|rg_ula|ramb|Decoder0~4_combout\ & \ctrb|rg_ula|ramb|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~4_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~0_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~72_combout\);

-- Location: LCFF_X24_Y16_N25
\ctrb|rg_ula|ramb|conteudo_ram[95][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[95][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[95][6]~regout\);

-- Location: LCFF_X23_Y10_N1
\ctrb|rg_ula|ramb|conteudo_ram[91][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[91][6]~regout\);

-- Location: LCCOMB_X25_Y8_N22
\ctrb|rg_ula|ramb|conteudo_ram[94][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[94][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[94][6]~feeder_combout\);

-- Location: LCFF_X25_Y8_N23
\ctrb|rg_ula|ramb|conteudo_ram[94][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[94][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[94][6]~regout\);

-- Location: LCFF_X23_Y10_N31
\ctrb|rg_ula|ramb|conteudo_ram[90][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[90][6]~regout\);

-- Location: LCCOMB_X23_Y10_N30
\ctrb|rg_ula|ramb|Mux9~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~75_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|ramb|conteudo_ram[94][6]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[90][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[94][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[90][6]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|ramb|Mux9~75_combout\);

-- Location: LCCOMB_X23_Y10_N0
\ctrb|rg_ula|ramb|Mux9~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~76_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|Mux9~75_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[95][6]~regout\)) # (!\ctrb|rg_ula|ramb|Mux9~75_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[91][6]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|Mux9~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[95][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[91][6]~regout\,
	datad => \ctrb|rg_ula|ramb|Mux9~75_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~76_combout\);

-- Location: LCCOMB_X25_Y14_N4
\ctrb|rg_ula|ramb|conteudo_ram[79][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[79][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[79][6]~feeder_combout\);

-- Location: LCFF_X25_Y14_N5
\ctrb|rg_ula|ramb|conteudo_ram[79][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[79][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[79][6]~regout\);

-- Location: LCFF_X30_Y14_N9
\ctrb|rg_ula|ramb|conteudo_ram[78][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[78][6]~regout\);

-- Location: LCFF_X25_Y9_N29
\ctrb|rg_ula|ramb|conteudo_ram[75][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[75][6]~regout\);

-- Location: LCCOMB_X23_Y11_N12
\ctrb|rg_ula|ramb|Decoder0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~75_combout\ = (\ctrb|rg_ula|ramb|Decoder0~8_combout\ & \ctrb|rg_ula|ramb|Decoder0~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~8_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~40_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~75_combout\);

-- Location: LCFF_X25_Y9_N3
\ctrb|rg_ula|ramb|conteudo_ram[74][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(6),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[74][6]~regout\);

-- Location: LCCOMB_X25_Y9_N2
\ctrb|rg_ula|ramb|Mux9~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~77_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[75][6]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[74][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[75][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[74][6]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|ramb|Mux9~77_combout\);

-- Location: LCCOMB_X30_Y14_N8
\ctrb|rg_ula|ramb|Mux9~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~78_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|Mux9~77_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[79][6]~regout\)) # (!\ctrb|rg_ula|ramb|Mux9~77_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[78][6]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|Mux9~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[79][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[78][6]~regout\,
	datad => \ctrb|rg_ula|ramb|Mux9~77_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~78_combout\);

-- Location: LCCOMB_X27_Y11_N26
\ctrb|rg_ula|ramb|Mux9~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~79_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5)) # ((\ctrb|rg_ula|ramb|Mux9~76_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (!\ctrb|rg_ula|regb|data_out1\(5) & 
-- ((\ctrb|rg_ula|ramb|Mux9~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|Mux9~76_combout\,
	datad => \ctrb|rg_ula|ramb|Mux9~78_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~79_combout\);

-- Location: LCCOMB_X27_Y11_N4
\ctrb|rg_ula|ramb|Mux9~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~82_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|Mux9~79_combout\ & ((\ctrb|rg_ula|ramb|Mux9~81_combout\))) # (!\ctrb|rg_ula|ramb|Mux9~79_combout\ & (\ctrb|rg_ula|ramb|Mux9~74_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|ramb|Mux9~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Mux9~74_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|Mux9~81_combout\,
	datad => \ctrb|rg_ula|ramb|Mux9~79_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~82_combout\);

-- Location: LCCOMB_X26_Y8_N10
\ctrb|rg_ula|ramb|Mux9~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Mux9~83_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|Mux9~72_combout\ & ((\ctrb|rg_ula|ramb|Mux9~82_combout\))) # (!\ctrb|rg_ula|ramb|Mux9~72_combout\ & (\ctrb|rg_ula|ramb|Mux9~51_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|Mux9~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Mux9~51_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|Mux9~72_combout\,
	datad => \ctrb|rg_ula|ramb|Mux9~82_combout\,
	combout => \ctrb|rg_ula|ramb|Mux9~83_combout\);

-- Location: LCCOMB_X21_Y8_N26
\ctrb|rg_ula|entr1[6]~527\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[6]~527_combout\ = ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a14\) # ((\ctrb|rg_ula|ramb|Mux9~83_combout\) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a15\))) # (!\ctrb|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|Equal1~0_combout\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a14\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a15\,
	datad => \ctrb|rg_ula|ramb|Mux9~83_combout\,
	combout => \ctrb|rg_ula|entr1[6]~527_combout\);

-- Location: LCCOMB_X21_Y8_N12
\ctrb|rg_ula|entr1[6]~528\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[6]~528_combout\ = (\ctrb|rg_ula|entr1[6]~526_combout\) # ((\ctrb|rg_ula|regb|data_out1\(6) & (!\ctrb|mux_const\(0) & \ctrb|rg_ula|entr1[6]~527_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(6),
	datab => \ctrb|mux_const\(0),
	datac => \ctrb|rg_ula|entr1[6]~526_combout\,
	datad => \ctrb|rg_ula|entr1[6]~527_combout\,
	combout => \ctrb|rg_ula|entr1[6]~528_combout\);

-- Location: LCFF_X18_Y13_N11
\ctrb|rg_ula|regb|reg1|registro[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[4]~20_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg1|registro\(4));

-- Location: LCCOMB_X18_Y13_N10
\ctrb|rg_ula|regb|data_out0[4]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[4]~15_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\ & (((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\)))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\ & 
-- ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & (\ctrb|rg_ula|regb|reg5|registro\(4))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & ((\ctrb|rg_ula|regb|reg1|registro\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	datab => \ctrb|rg_ula|regb|reg5|registro\(4),
	datac => \ctrb|rg_ula|regb|reg1|registro\(4),
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	combout => \ctrb|rg_ula|regb|data_out0[4]~15_combout\);

-- Location: LCCOMB_X18_Y13_N28
\ctrb|rg_ula|regb|data_out0[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[4]~16_combout\ = (\ctrb|rg_ula|regb|data_out0[4]~15_combout\ & ((\ctrb|rg_ula|regb|reg7|registro\(4)) # ((!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\)))) # (!\ctrb|rg_ula|regb|data_out0[4]~15_combout\ & 
-- (((\ctrb|rg_ula|regb|reg3|registro\(4) & \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg7|registro\(4),
	datab => \ctrb|rg_ula|regb|data_out0[4]~15_combout\,
	datac => \ctrb|rg_ula|regb|reg3|registro\(4),
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	combout => \ctrb|rg_ula|regb|data_out0[4]~16_combout\);

-- Location: LCCOMB_X18_Y8_N20
\ctrb|rg_ula|regb|data_out0[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[0]~4_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a11\) # ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a11\,
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	combout => \ctrb|rg_ula|regb|data_out0[0]~4_combout\);

-- Location: LCCOMB_X19_Y9_N30
\ctrb|rg_ula|regb|data_out0[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[0]~3_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a11\) # ((!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\ & \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a11\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	combout => \ctrb|rg_ula|regb|data_out0[0]~3_combout\);

-- Location: LCCOMB_X30_Y11_N0
\ctrb|rg_ula|regb|data_out0[4]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[4]~17_combout\ = (\ctrb|rg_ula|regb|data_out0[0]~4_combout\ & (((\ctrb|rg_ula|regb|data_out0[4]~16_combout\) # (!\ctrb|rg_ula|regb|data_out0[0]~3_combout\)))) # (!\ctrb|rg_ula|regb|data_out0[0]~4_combout\ & 
-- (\ctrb|rg_ula|regb|reg4|registro\(4) & ((\ctrb|rg_ula|regb|data_out0[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg4|registro\(4),
	datab => \ctrb|rg_ula|regb|data_out0[4]~16_combout\,
	datac => \ctrb|rg_ula|regb|data_out0[0]~4_combout\,
	datad => \ctrb|rg_ula|regb|data_out0[0]~3_combout\,
	combout => \ctrb|rg_ula|regb|data_out0[4]~17_combout\);

-- Location: LCCOMB_X30_Y11_N2
\ctrb|rg_ula|regb|data_out0[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0\(4) = (\ctrb|rg_ula|regb|data_out0[0]~0_combout\ & ((\ctrb|rg_ula|regb|data_out0[4]~17_combout\ & (\ctrb|rg_ula|regb|reg6|registro\(4))) # (!\ctrb|rg_ula|regb|data_out0[4]~17_combout\ & 
-- ((\ctrb|rg_ula|regb|reg2|registro\(4)))))) # (!\ctrb|rg_ula|regb|data_out0[0]~0_combout\ & (((\ctrb|rg_ula|regb|data_out0[4]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg6|registro\(4),
	datab => \ctrb|rg_ula|regb|reg2|registro\(4),
	datac => \ctrb|rg_ula|regb|data_out0[0]~0_combout\,
	datad => \ctrb|rg_ula|regb|data_out0[4]~17_combout\,
	combout => \ctrb|rg_ula|regb|data_out0\(4));

-- Location: LCFF_X33_Y13_N27
\ctrb|rg_ula|ramb|conteudo_ram[119][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[119][4]~regout\);

-- Location: LCFF_X34_Y14_N25
\ctrb|rg_ula|ramb|conteudo_ram[87][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[87][4]~regout\);

-- Location: LCFF_X34_Y14_N3
\ctrb|rg_ula|ramb|conteudo_ram[71][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[71][4]~regout\);

-- Location: LCCOMB_X34_Y14_N2
\ctrb|rg_ula|entr1[4]~384\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~384_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[103][4]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[71][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[103][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[71][4]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[4]~384_combout\);

-- Location: LCCOMB_X34_Y14_N24
\ctrb|rg_ula|entr1[4]~385\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~385_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[4]~384_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[119][4]~regout\)) # (!\ctrb|rg_ula|entr1[4]~384_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[87][4]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[4]~384_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[119][4]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[87][4]~regout\,
	datad => \ctrb|rg_ula|entr1[4]~384_combout\,
	combout => \ctrb|rg_ula|entr1[4]~385_combout\);

-- Location: LCFF_X29_Y16_N31
\ctrb|rg_ula|ramb|conteudo_ram[117][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[117][4]~regout\);

-- Location: LCFF_X29_Y13_N31
\ctrb|rg_ula|ramb|conteudo_ram[69][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[69][4]~regout\);

-- Location: LCCOMB_X29_Y13_N30
\ctrb|rg_ula|entr1[4]~386\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~386_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|ramb|conteudo_ram[85][4]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[69][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[85][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[69][4]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[4]~386_combout\);

-- Location: LCCOMB_X29_Y16_N30
\ctrb|rg_ula|entr1[4]~387\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~387_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[4]~386_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[117][4]~regout\))) # (!\ctrb|rg_ula|entr1[4]~386_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[101][4]~regout\)))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[4]~386_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[101][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[117][4]~regout\,
	datad => \ctrb|rg_ula|entr1[4]~386_combout\,
	combout => \ctrb|rg_ula|entr1[4]~387_combout\);

-- Location: LCCOMB_X25_Y14_N16
\ctrb|rg_ula|entr1[4]~388\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~388_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3)) # ((\ctrb|rg_ula|entr1[4]~385_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (!\ctrb|rg_ula|regb|data_out1\(3) & 
-- ((\ctrb|rg_ula|entr1[4]~387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|entr1[4]~385_combout\,
	datad => \ctrb|rg_ula|entr1[4]~387_combout\,
	combout => \ctrb|rg_ula|entr1[4]~388_combout\);

-- Location: LCFF_X32_Y14_N13
\ctrb|rg_ula|ramb|conteudo_ram[127][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\);

-- Location: LCFF_X25_Y14_N3
\ctrb|rg_ula|ramb|conteudo_ram[95][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[95][4]~regout\);

-- Location: LCCOMB_X25_Y18_N0
\ctrb|rg_ula|ramb|conteudo_ram[111][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[111][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[111][4]~feeder_combout\);

-- Location: LCCOMB_X26_Y17_N22
\ctrb|rg_ula|ramb|Decoder0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~68_combout\ = (\ctrb|rg_ula|ramb|Decoder0~0_combout\ & \ctrb|rg_ula|ramb|Decoder0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~0_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~6_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~68_combout\);

-- Location: LCFF_X25_Y18_N1
\ctrb|rg_ula|ramb|conteudo_ram[111][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[111][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[111][4]~regout\);

-- Location: LCFF_X25_Y14_N13
\ctrb|rg_ula|ramb|conteudo_ram[79][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[79][4]~regout\);

-- Location: LCCOMB_X25_Y14_N12
\ctrb|rg_ula|entr1[4]~389\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~389_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[111][4]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[79][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[111][4]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[79][4]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[4]~389_combout\);

-- Location: LCCOMB_X25_Y14_N2
\ctrb|rg_ula|entr1[4]~390\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~390_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[4]~389_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\)) # (!\ctrb|rg_ula|entr1[4]~389_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[95][4]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[4]~389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[95][4]~regout\,
	datad => \ctrb|rg_ula|entr1[4]~389_combout\,
	combout => \ctrb|rg_ula|entr1[4]~390_combout\);

-- Location: LCCOMB_X25_Y14_N6
\ctrb|rg_ula|entr1[4]~391\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~391_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[4]~388_combout\ & ((\ctrb|rg_ula|entr1[4]~390_combout\))) # (!\ctrb|rg_ula|entr1[4]~388_combout\ & (\ctrb|rg_ula|entr1[4]~383_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[4]~388_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[4]~383_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|entr1[4]~388_combout\,
	datad => \ctrb|rg_ula|entr1[4]~390_combout\,
	combout => \ctrb|rg_ula|entr1[4]~391_combout\);

-- Location: LCFF_X29_Y14_N27
\ctrb|rg_ula|ramb|conteudo_ram[126][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[126][4]~regout\);

-- Location: LCCOMB_X27_Y10_N2
\ctrb|rg_ula|ramb|conteudo_ram[116][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[116][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[116][4]~feeder_combout\);

-- Location: LCFF_X27_Y10_N3
\ctrb|rg_ula|ramb|conteudo_ram[116][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[116][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[116][4]~regout\);

-- Location: LCCOMB_X29_Y14_N28
\ctrb|rg_ula|entr1[4]~358\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~358_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[124][4]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[116][4]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[124][4]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[116][4]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(3),
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[4]~358_combout\);

-- Location: LCCOMB_X29_Y14_N26
\ctrb|rg_ula|entr1[4]~359\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~359_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[4]~358_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[126][4]~regout\))) # (!\ctrb|rg_ula|entr1[4]~358_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[118][4]~regout\)))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[4]~358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[118][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[126][4]~regout\,
	datad => \ctrb|rg_ula|entr1[4]~358_combout\,
	combout => \ctrb|rg_ula|entr1[4]~359_combout\);

-- Location: LCFF_X30_Y16_N29
\ctrb|rg_ula|ramb|conteudo_ram[110][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[110][4]~regout\);

-- Location: LCFF_X30_Y16_N23
\ctrb|rg_ula|ramb|conteudo_ram[108][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[108][4]~regout\);

-- Location: LCFF_X31_Y13_N23
\ctrb|rg_ula|ramb|conteudo_ram[100][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[100][4]~regout\);

-- Location: LCCOMB_X31_Y13_N22
\ctrb|rg_ula|entr1[4]~351\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~351_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[102][4]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[100][4]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[102][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[100][4]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[4]~351_combout\);

-- Location: LCCOMB_X30_Y16_N22
\ctrb|rg_ula|entr1[4]~352\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~352_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[4]~351_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[110][4]~regout\)) # (!\ctrb|rg_ula|entr1[4]~351_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[108][4]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[4]~351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[110][4]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[108][4]~regout\,
	datad => \ctrb|rg_ula|entr1[4]~351_combout\,
	combout => \ctrb|rg_ula|entr1[4]~352_combout\);

-- Location: LCFF_X30_Y14_N5
\ctrb|rg_ula|ramb|conteudo_ram[78][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[78][4]~regout\);

-- Location: LCFF_X25_Y13_N27
\ctrb|rg_ula|ramb|conteudo_ram[70][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[70][4]~regout\);

-- Location: LCFF_X25_Y13_N1
\ctrb|rg_ula|ramb|conteudo_ram[68][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[68][4]~regout\);

-- Location: LCCOMB_X25_Y13_N0
\ctrb|rg_ula|entr1[4]~355\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~355_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[70][4]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[68][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[70][4]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[68][4]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[4]~355_combout\);

-- Location: LCCOMB_X30_Y14_N4
\ctrb|rg_ula|entr1[4]~356\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~356_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[4]~355_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[78][4]~regout\))) # (!\ctrb|rg_ula|entr1[4]~355_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[76][4]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[4]~355_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[76][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[78][4]~regout\,
	datad => \ctrb|rg_ula|entr1[4]~355_combout\,
	combout => \ctrb|rg_ula|entr1[4]~356_combout\);

-- Location: LCFF_X25_Y12_N13
\ctrb|rg_ula|ramb|conteudo_ram[86][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[86][4]~regout\);

-- Location: LCFF_X31_Y12_N5
\ctrb|rg_ula|ramb|conteudo_ram[94][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[94][4]~regout\);

-- Location: LCFF_X26_Y13_N27
\ctrb|rg_ula|ramb|conteudo_ram[84][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[84][4]~regout\);

-- Location: LCCOMB_X26_Y13_N26
\ctrb|rg_ula|entr1[4]~353\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~353_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[92][4]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[84][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[92][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[84][4]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[4]~353_combout\);

-- Location: LCCOMB_X31_Y12_N4
\ctrb|rg_ula|entr1[4]~354\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~354_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[4]~353_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[94][4]~regout\))) # (!\ctrb|rg_ula|entr1[4]~353_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[86][4]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[4]~353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[86][4]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[94][4]~regout\,
	datad => \ctrb|rg_ula|entr1[4]~353_combout\,
	combout => \ctrb|rg_ula|entr1[4]~354_combout\);

-- Location: LCCOMB_X30_Y14_N6
\ctrb|rg_ula|entr1[4]~357\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~357_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|regb|data_out1\(4))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[4]~354_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|entr1[4]~356_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|entr1[4]~356_combout\,
	datad => \ctrb|rg_ula|entr1[4]~354_combout\,
	combout => \ctrb|rg_ula|entr1[4]~357_combout\);

-- Location: LCCOMB_X30_Y14_N24
\ctrb|rg_ula|entr1[4]~360\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~360_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[4]~357_combout\ & (\ctrb|rg_ula|entr1[4]~359_combout\)) # (!\ctrb|rg_ula|entr1[4]~357_combout\ & ((\ctrb|rg_ula|entr1[4]~352_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[4]~357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|entr1[4]~359_combout\,
	datac => \ctrb|rg_ula|entr1[4]~352_combout\,
	datad => \ctrb|rg_ula|entr1[4]~357_combout\,
	combout => \ctrb|rg_ula|entr1[4]~360_combout\);

-- Location: LCCOMB_X24_Y9_N26
\ctrb|rg_ula|ramb|Decoder0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~30_combout\ = (\ctrb|rg_ula|ramb|Decoder0~26_combout\ & \ctrb|rg_ula|ramb|Decoder0~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Decoder0~26_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~29_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~30_combout\);

-- Location: LCFF_X24_Y9_N23
\ctrb|rg_ula|ramb|conteudo_ram[83][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[83][4]~regout\);

-- Location: LCFF_X24_Y9_N13
\ctrb|rg_ula|ramb|conteudo_ram[81][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[81][4]~regout\);

-- Location: LCCOMB_X24_Y9_N12
\ctrb|rg_ula|entr1[4]~361\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~361_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[89][4]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[81][4]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[89][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[81][4]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[4]~361_combout\);

-- Location: LCCOMB_X24_Y9_N22
\ctrb|rg_ula|entr1[4]~362\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~362_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[4]~361_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[91][4]~regout\)) # (!\ctrb|rg_ula|entr1[4]~361_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[83][4]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[4]~361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[91][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[83][4]~regout\,
	datad => \ctrb|rg_ula|entr1[4]~361_combout\,
	combout => \ctrb|rg_ula|entr1[4]~362_combout\);

-- Location: LCFF_X25_Y11_N25
\ctrb|rg_ula|ramb|conteudo_ram[115][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[115][4]~regout\);

-- Location: LCFF_X29_Y9_N25
\ctrb|rg_ula|ramb|conteudo_ram[113][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[113][4]~regout\);

-- Location: LCCOMB_X29_Y9_N24
\ctrb|rg_ula|entr1[4]~368\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~368_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[121][4]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[113][4]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[121][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[113][4]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[4]~368_combout\);

-- Location: LCCOMB_X25_Y11_N24
\ctrb|rg_ula|entr1[4]~369\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~369_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[4]~368_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[123][4]~regout\)) # (!\ctrb|rg_ula|entr1[4]~368_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[115][4]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[4]~368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[123][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[115][4]~regout\,
	datad => \ctrb|rg_ula|entr1[4]~368_combout\,
	combout => \ctrb|rg_ula|entr1[4]~369_combout\);

-- Location: LCFF_X25_Y11_N5
\ctrb|rg_ula|ramb|conteudo_ram[105][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[105][4]~regout\);

-- Location: LCFF_X22_Y9_N1
\ctrb|rg_ula|ramb|conteudo_ram[97][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[97][4]~regout\);

-- Location: LCCOMB_X22_Y9_N0
\ctrb|rg_ula|entr1[4]~363\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~363_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[99][4]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[97][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[99][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[97][4]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[4]~363_combout\);

-- Location: LCCOMB_X25_Y11_N4
\ctrb|rg_ula|entr1[4]~364\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~364_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[4]~363_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[107][4]~regout\)) # (!\ctrb|rg_ula|entr1[4]~363_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[105][4]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[4]~363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[107][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[105][4]~regout\,
	datad => \ctrb|rg_ula|entr1[4]~363_combout\,
	combout => \ctrb|rg_ula|entr1[4]~364_combout\);

-- Location: LCFF_X23_Y9_N9
\ctrb|rg_ula|ramb|conteudo_ram[73][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[73][4]~regout\);

-- Location: LCFF_X25_Y9_N13
\ctrb|rg_ula|ramb|conteudo_ram[75][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[75][4]~regout\);

-- Location: LCFF_X26_Y9_N21
\ctrb|rg_ula|ramb|conteudo_ram[65][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[65][4]~regout\);

-- Location: LCCOMB_X26_Y9_N20
\ctrb|rg_ula|entr1[4]~365\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~365_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[67][4]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[65][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[67][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[65][4]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[4]~365_combout\);

-- Location: LCCOMB_X25_Y9_N12
\ctrb|rg_ula|entr1[4]~366\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~366_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[4]~365_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[75][4]~regout\))) # (!\ctrb|rg_ula|entr1[4]~365_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[73][4]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[4]~365_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[73][4]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[75][4]~regout\,
	datad => \ctrb|rg_ula|entr1[4]~365_combout\,
	combout => \ctrb|rg_ula|entr1[4]~366_combout\);

-- Location: LCCOMB_X25_Y11_N22
\ctrb|rg_ula|entr1[4]~367\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~367_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|regb|data_out1\(5))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|entr1[4]~364_combout\)) # (!\ctrb|rg_ula|regb|data_out1\(5) 
-- & ((\ctrb|rg_ula|entr1[4]~366_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|entr1[4]~364_combout\,
	datad => \ctrb|rg_ula|entr1[4]~366_combout\,
	combout => \ctrb|rg_ula|entr1[4]~367_combout\);

-- Location: LCCOMB_X25_Y11_N26
\ctrb|rg_ula|entr1[4]~370\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~370_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[4]~367_combout\ & ((\ctrb|rg_ula|entr1[4]~369_combout\))) # (!\ctrb|rg_ula|entr1[4]~367_combout\ & (\ctrb|rg_ula|entr1[4]~362_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[4]~367_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|entr1[4]~362_combout\,
	datac => \ctrb|rg_ula|entr1[4]~369_combout\,
	datad => \ctrb|rg_ula|entr1[4]~367_combout\,
	combout => \ctrb|rg_ula|entr1[4]~370_combout\);

-- Location: LCFF_X26_Y12_N23
\ctrb|rg_ula|ramb|conteudo_ram[114][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[114][4]~regout\);

-- Location: LCFF_X26_Y8_N25
\ctrb|rg_ula|ramb|conteudo_ram[112][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[112][4]~regout\);

-- Location: LCCOMB_X26_Y8_N24
\ctrb|rg_ula|entr1[4]~378\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~378_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[120][4]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[112][4]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[120][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[112][4]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[4]~378_combout\);

-- Location: LCCOMB_X26_Y12_N22
\ctrb|rg_ula|entr1[4]~379\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~379_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[4]~378_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[122][4]~regout\)) # (!\ctrb|rg_ula|entr1[4]~378_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[114][4]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[4]~378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[122][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[114][4]~regout\,
	datad => \ctrb|rg_ula|entr1[4]~378_combout\,
	combout => \ctrb|rg_ula|entr1[4]~379_combout\);

-- Location: LCFF_X21_Y14_N17
\ctrb|rg_ula|ramb|conteudo_ram[106][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[106][4]~regout\);

-- Location: LCCOMB_X24_Y11_N6
\ctrb|rg_ula|ramb|Decoder0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~41_combout\ = (\ctrb|rg_ula|ramb|Decoder0~40_combout\ & \ctrb|rg_ula|ramb|Decoder0~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Decoder0~40_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~27_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~41_combout\);

-- Location: LCFF_X24_Y11_N27
\ctrb|rg_ula|ramb|conteudo_ram[98][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[98][4]~regout\);

-- Location: LCFF_X20_Y6_N27
\ctrb|rg_ula|ramb|conteudo_ram[96][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[96][4]~regout\);

-- Location: LCCOMB_X20_Y6_N26
\ctrb|rg_ula|entr1[4]~373\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~373_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[98][4]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[96][4]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[98][4]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[96][4]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[4]~373_combout\);

-- Location: LCCOMB_X21_Y14_N16
\ctrb|rg_ula|entr1[4]~374\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~374_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[4]~373_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[106][4]~regout\))) # (!\ctrb|rg_ula|entr1[4]~373_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[104][4]~regout\)))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[4]~373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[104][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[106][4]~regout\,
	datad => \ctrb|rg_ula|entr1[4]~373_combout\,
	combout => \ctrb|rg_ula|entr1[4]~374_combout\);

-- Location: LCFF_X29_Y12_N7
\ctrb|rg_ula|ramb|conteudo_ram[74][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[74][4]~regout\);

-- Location: LCFF_X27_Y13_N21
\ctrb|rg_ula|ramb|conteudo_ram[64][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[64][4]~regout\);

-- Location: LCCOMB_X27_Y13_N20
\ctrb|rg_ula|entr1[4]~375\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~375_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[66][4]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[64][4]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[66][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[64][4]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[4]~375_combout\);

-- Location: LCCOMB_X27_Y12_N4
\ctrb|rg_ula|entr1[4]~376\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~376_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[4]~375_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[74][4]~regout\))) # (!\ctrb|rg_ula|entr1[4]~375_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[72][4]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[4]~375_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[72][4]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[74][4]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(3),
	datad => \ctrb|rg_ula|entr1[4]~375_combout\,
	combout => \ctrb|rg_ula|entr1[4]~376_combout\);

-- Location: LCCOMB_X21_Y14_N18
\ctrb|rg_ula|entr1[4]~377\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~377_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4)) # ((\ctrb|rg_ula|entr1[4]~374_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (!\ctrb|rg_ula|regb|data_out1\(4) & 
-- ((\ctrb|rg_ula|entr1[4]~376_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|entr1[4]~374_combout\,
	datad => \ctrb|rg_ula|entr1[4]~376_combout\,
	combout => \ctrb|rg_ula|entr1[4]~377_combout\);

-- Location: LCCOMB_X21_Y14_N28
\ctrb|rg_ula|entr1[4]~380\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~380_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[4]~377_combout\ & ((\ctrb|rg_ula|entr1[4]~379_combout\))) # (!\ctrb|rg_ula|entr1[4]~377_combout\ & (\ctrb|rg_ula|entr1[4]~372_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[4]~377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[4]~372_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|entr1[4]~379_combout\,
	datad => \ctrb|rg_ula|entr1[4]~377_combout\,
	combout => \ctrb|rg_ula|entr1[4]~380_combout\);

-- Location: LCCOMB_X21_Y14_N10
\ctrb|rg_ula|entr1[4]~381\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~381_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2)) # ((\ctrb|rg_ula|entr1[4]~370_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (!\ctrb|rg_ula|regb|data_out1\(2) & 
-- ((\ctrb|rg_ula|entr1[4]~380_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[4]~370_combout\,
	datad => \ctrb|rg_ula|entr1[4]~380_combout\,
	combout => \ctrb|rg_ula|entr1[4]~381_combout\);

-- Location: LCCOMB_X21_Y14_N20
\ctrb|rg_ula|entr1[4]~392\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~392_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[4]~381_combout\ & (\ctrb|rg_ula|entr1[4]~391_combout\)) # (!\ctrb|rg_ula|entr1[4]~381_combout\ & ((\ctrb|rg_ula|entr1[4]~360_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[4]~381_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|entr1[4]~391_combout\,
	datac => \ctrb|rg_ula|entr1[4]~360_combout\,
	datad => \ctrb|rg_ula|entr1[4]~381_combout\,
	combout => \ctrb|rg_ula|entr1[4]~392_combout\);

-- Location: LCFF_X21_Y7_N27
\ctrb|rg_ula|ramb|conteudo_ram[29][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[29][4]~regout\);

-- Location: LCFF_X21_Y7_N1
\ctrb|rg_ula|ramb|conteudo_ram[24][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[24][4]~regout\);

-- Location: LCCOMB_X21_Y7_N0
\ctrb|rg_ula|entr1[4]~393\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~393_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[28][4]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[24][4]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[28][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[24][4]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[4]~393_combout\);

-- Location: LCCOMB_X21_Y7_N26
\ctrb|rg_ula|entr1[4]~394\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~394_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[4]~393_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[29][4]~regout\))) # (!\ctrb|rg_ula|entr1[4]~393_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[25][4]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[4]~393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[25][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[29][4]~regout\,
	datad => \ctrb|rg_ula|entr1[4]~393_combout\,
	combout => \ctrb|rg_ula|entr1[4]~394_combout\);

-- Location: LCFF_X20_Y18_N21
\ctrb|rg_ula|ramb|conteudo_ram[23][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[23][4]~regout\);

-- Location: LCFF_X20_Y18_N23
\ctrb|rg_ula|ramb|conteudo_ram[18][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[18][4]~regout\);

-- Location: LCCOMB_X20_Y18_N22
\ctrb|rg_ula|entr1[4]~395\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~395_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[19][4]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[18][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[19][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[18][4]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[4]~395_combout\);

-- Location: LCCOMB_X20_Y18_N20
\ctrb|rg_ula|entr1[4]~396\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~396_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[4]~395_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[23][4]~regout\))) # (!\ctrb|rg_ula|entr1[4]~395_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[22][4]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[4]~395_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[22][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[23][4]~regout\,
	datad => \ctrb|rg_ula|entr1[4]~395_combout\,
	combout => \ctrb|rg_ula|entr1[4]~396_combout\);

-- Location: LCFF_X21_Y20_N7
\ctrb|rg_ula|ramb|conteudo_ram[17][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[17][4]~regout\);

-- Location: LCFF_X21_Y20_N29
\ctrb|rg_ula|ramb|conteudo_ram[16][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[16][4]~regout\);

-- Location: LCCOMB_X21_Y20_N28
\ctrb|rg_ula|entr1[4]~397\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~397_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[20][4]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[16][4]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[20][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[16][4]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[4]~397_combout\);

-- Location: LCCOMB_X21_Y20_N6
\ctrb|rg_ula|entr1[4]~398\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~398_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[4]~397_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[21][4]~regout\)) # (!\ctrb|rg_ula|entr1[4]~397_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[17][4]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[4]~397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[21][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[17][4]~regout\,
	datad => \ctrb|rg_ula|entr1[4]~397_combout\,
	combout => \ctrb|rg_ula|entr1[4]~398_combout\);

-- Location: LCCOMB_X20_Y18_N6
\ctrb|rg_ula|entr1[4]~399\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~399_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|regb|data_out1\(1))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|entr1[4]~396_combout\)) # (!\ctrb|rg_ula|regb|data_out1\(1) 
-- & ((\ctrb|rg_ula|entr1[4]~398_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[4]~396_combout\,
	datad => \ctrb|rg_ula|entr1[4]~398_combout\,
	combout => \ctrb|rg_ula|entr1[4]~399_combout\);

-- Location: LCCOMB_X20_Y18_N4
\ctrb|rg_ula|entr1[4]~402\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~402_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[4]~399_combout\ & (\ctrb|rg_ula|entr1[4]~401_combout\)) # (!\ctrb|rg_ula|entr1[4]~399_combout\ & ((\ctrb|rg_ula|entr1[4]~394_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[4]~399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[4]~401_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|entr1[4]~394_combout\,
	datad => \ctrb|rg_ula|entr1[4]~399_combout\,
	combout => \ctrb|rg_ula|entr1[4]~402_combout\);

-- Location: LCCOMB_X15_Y12_N30
\ctrb|rg_ula|ramb|conteudo_ram[46][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[46][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[46][4]~feeder_combout\);

-- Location: LCFF_X15_Y12_N31
\ctrb|rg_ula|ramb|conteudo_ram[46][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[46][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[46][4]~regout\);

-- Location: LCFF_X16_Y9_N13
\ctrb|rg_ula|ramb|conteudo_ram[44][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[44][4]~regout\);

-- Location: LCCOMB_X16_Y9_N12
\ctrb|rg_ula|entr1[4]~410\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~410_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[45][4]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[44][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[45][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[44][4]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[4]~410_combout\);

-- Location: LCCOMB_X16_Y13_N20
\ctrb|rg_ula|entr1[4]~411\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~411_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[4]~410_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[47][4]~regout\)) # (!\ctrb|rg_ula|entr1[4]~410_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[46][4]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[4]~410_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[47][4]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[46][4]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(1),
	datad => \ctrb|rg_ula|entr1[4]~410_combout\,
	combout => \ctrb|rg_ula|entr1[4]~411_combout\);

-- Location: LCFF_X16_Y14_N17
\ctrb|rg_ula|ramb|conteudo_ram[43][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[43][4]~regout\);

-- Location: LCFF_X21_Y15_N17
\ctrb|rg_ula|ramb|conteudo_ram[40][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[40][4]~regout\);

-- Location: LCCOMB_X21_Y15_N16
\ctrb|rg_ula|entr1[4]~405\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~405_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[42][4]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[40][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[42][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[40][4]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[4]~405_combout\);

-- Location: LCCOMB_X16_Y14_N16
\ctrb|rg_ula|entr1[4]~406\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~406_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[4]~405_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[43][4]~regout\))) # (!\ctrb|rg_ula|entr1[4]~405_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[41][4]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[4]~405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[41][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[43][4]~regout\,
	datad => \ctrb|rg_ula|entr1[4]~405_combout\,
	combout => \ctrb|rg_ula|entr1[4]~406_combout\);

-- Location: LCFF_X16_Y12_N23
\ctrb|rg_ula|ramb|conteudo_ram[35][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[35][4]~regout\);

-- Location: LCFF_X16_Y12_N1
\ctrb|rg_ula|ramb|conteudo_ram[33][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[33][4]~regout\);

-- Location: LCFF_X21_Y16_N19
\ctrb|rg_ula|ramb|conteudo_ram[32][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[32][4]~regout\);

-- Location: LCCOMB_X21_Y16_N18
\ctrb|rg_ula|entr1[4]~407\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~407_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[34][4]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[32][4]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[34][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[32][4]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[4]~407_combout\);

-- Location: LCCOMB_X16_Y12_N0
\ctrb|rg_ula|entr1[4]~408\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~408_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[4]~407_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[35][4]~regout\)) # (!\ctrb|rg_ula|entr1[4]~407_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[33][4]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[4]~407_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[35][4]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[33][4]~regout\,
	datad => \ctrb|rg_ula|entr1[4]~407_combout\,
	combout => \ctrb|rg_ula|entr1[4]~408_combout\);

-- Location: LCCOMB_X16_Y14_N22
\ctrb|rg_ula|entr1[4]~409\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~409_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(2)) # ((\ctrb|rg_ula|entr1[4]~406_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (!\ctrb|rg_ula|regb|data_out1\(2) & 
-- ((\ctrb|rg_ula|entr1[4]~408_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[4]~406_combout\,
	datad => \ctrb|rg_ula|entr1[4]~408_combout\,
	combout => \ctrb|rg_ula|entr1[4]~409_combout\);

-- Location: LCCOMB_X16_Y14_N4
\ctrb|rg_ula|entr1[4]~412\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~412_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[4]~409_combout\ & ((\ctrb|rg_ula|entr1[4]~411_combout\))) # (!\ctrb|rg_ula|entr1[4]~409_combout\ & (\ctrb|rg_ula|entr1[4]~404_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[4]~409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[4]~404_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[4]~411_combout\,
	datad => \ctrb|rg_ula|entr1[4]~409_combout\,
	combout => \ctrb|rg_ula|entr1[4]~412_combout\);

-- Location: LCFF_X18_Y16_N25
\ctrb|rg_ula|ramb|conteudo_ram[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[6][4]~regout\);

-- Location: LCCOMB_X18_Y14_N8
\ctrb|rg_ula|ramb|conteudo_ram[3][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[3][4]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[3][4]~feeder_combout\);

-- Location: LCFF_X18_Y14_N9
\ctrb|rg_ula|ramb|conteudo_ram[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[3][4]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[3][4]~regout\);

-- Location: LCFF_X18_Y16_N23
\ctrb|rg_ula|ramb|conteudo_ram[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[2][4]~regout\);

-- Location: LCCOMB_X18_Y16_N22
\ctrb|rg_ula|entr1[4]~413\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~413_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[3][4]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[2][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[3][4]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[2][4]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[4]~413_combout\);

-- Location: LCCOMB_X18_Y16_N24
\ctrb|rg_ula|entr1[4]~414\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~414_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[4]~413_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[7][4]~regout\)) # (!\ctrb|rg_ula|entr1[4]~413_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[6][4]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[4]~413_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[7][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[6][4]~regout\,
	datad => \ctrb|rg_ula|entr1[4]~413_combout\,
	combout => \ctrb|rg_ula|entr1[4]~414_combout\);

-- Location: LCFF_X23_Y17_N21
\ctrb|rg_ula|ramb|conteudo_ram[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[5][4]~regout\);

-- Location: LCFF_X23_Y17_N7
\ctrb|rg_ula|ramb|conteudo_ram[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[0][4]~regout\);

-- Location: LCCOMB_X23_Y17_N6
\ctrb|rg_ula|entr1[4]~417\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~417_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[1][4]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|conteudo_ram[0][4]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[1][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[0][4]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[4]~417_combout\);

-- Location: LCCOMB_X23_Y17_N20
\ctrb|rg_ula|entr1[4]~418\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~418_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[4]~417_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[5][4]~regout\))) # (!\ctrb|rg_ula|entr1[4]~417_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[4][4]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[4]~417_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[4][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[5][4]~regout\,
	datad => \ctrb|rg_ula|entr1[4]~417_combout\,
	combout => \ctrb|rg_ula|entr1[4]~418_combout\);

-- Location: LCFF_X15_Y13_N31
\ctrb|rg_ula|ramb|conteudo_ram[13][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[13][4]~regout\);

-- Location: LCFF_X22_Y16_N23
\ctrb|rg_ula|ramb|conteudo_ram[8][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(4),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[8][4]~regout\);

-- Location: LCCOMB_X22_Y16_N22
\ctrb|rg_ula|entr1[4]~415\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~415_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[12][4]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[8][4]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[12][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[8][4]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[4]~415_combout\);

-- Location: LCCOMB_X15_Y13_N30
\ctrb|rg_ula|entr1[4]~416\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~416_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[4]~415_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[13][4]~regout\))) # (!\ctrb|rg_ula|entr1[4]~415_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[9][4]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[4]~415_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[9][4]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[13][4]~regout\,
	datad => \ctrb|rg_ula|entr1[4]~415_combout\,
	combout => \ctrb|rg_ula|entr1[4]~416_combout\);

-- Location: LCCOMB_X20_Y13_N12
\ctrb|rg_ula|entr1[4]~419\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~419_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1)) # ((\ctrb|rg_ula|entr1[4]~416_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (!\ctrb|rg_ula|regb|data_out1\(1) & 
-- (\ctrb|rg_ula|entr1[4]~418_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[4]~418_combout\,
	datad => \ctrb|rg_ula|entr1[4]~416_combout\,
	combout => \ctrb|rg_ula|entr1[4]~419_combout\);

-- Location: LCCOMB_X20_Y13_N10
\ctrb|rg_ula|entr1[4]~422\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~422_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[4]~419_combout\ & (\ctrb|rg_ula|entr1[4]~421_combout\)) # (!\ctrb|rg_ula|entr1[4]~419_combout\ & ((\ctrb|rg_ula|entr1[4]~414_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[4]~419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[4]~421_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[4]~414_combout\,
	datad => \ctrb|rg_ula|entr1[4]~419_combout\,
	combout => \ctrb|rg_ula|entr1[4]~422_combout\);

-- Location: LCCOMB_X21_Y14_N30
\ctrb|rg_ula|entr1[4]~423\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~423_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4)) # ((\ctrb|rg_ula|entr1[4]~412_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (!\ctrb|rg_ula|regb|data_out1\(4) & 
-- ((\ctrb|rg_ula|entr1[4]~422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|entr1[4]~412_combout\,
	datad => \ctrb|rg_ula|entr1[4]~422_combout\,
	combout => \ctrb|rg_ula|entr1[4]~423_combout\);

-- Location: LCCOMB_X21_Y14_N12
\ctrb|rg_ula|entr1[4]~434\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~434_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[4]~423_combout\ & (\ctrb|rg_ula|entr1[4]~433_combout\)) # (!\ctrb|rg_ula|entr1[4]~423_combout\ & ((\ctrb|rg_ula|entr1[4]~402_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[4]~423_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[4]~433_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|entr1[4]~402_combout\,
	datad => \ctrb|rg_ula|entr1[4]~423_combout\,
	combout => \ctrb|rg_ula|entr1[4]~434_combout\);

-- Location: LCCOMB_X21_Y14_N22
\ctrb|rg_ula|entr1[4]~436\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~436_combout\ = (\ctrb|rg_ula|entr1[4]~435_combout\ & (((\ctrb|rg_ula|entr1[4]~434_combout\)) # (!\ctrb|rg_ula|entr1[11]~84_combout\))) # (!\ctrb|rg_ula|entr1[4]~435_combout\ & (\ctrb|rg_ula|entr1[11]~84_combout\ & 
-- (\ctrb|rg_ula|entr1[4]~392_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[4]~435_combout\,
	datab => \ctrb|rg_ula|entr1[11]~84_combout\,
	datac => \ctrb|rg_ula|entr1[4]~392_combout\,
	datad => \ctrb|rg_ula|entr1[4]~434_combout\,
	combout => \ctrb|rg_ula|entr1[4]~436_combout\);

-- Location: LCCOMB_X21_Y14_N0
\ctrb|rg_ula|entr1[4]~437\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[4]~437_combout\ = (\ctrb|Equal1~1_combout\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a7\)) # (!\ctrb|Equal1~1_combout\ & ((\ctrb|rg_ula|entr1[4]~436_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|Equal1~1_combout\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a7\,
	datad => \ctrb|rg_ula|entr1[4]~436_combout\,
	combout => \ctrb|rg_ula|entr1[4]~437_combout\);

-- Location: LCCOMB_X20_Y8_N0
\ctrb|rg_ula|entr1[0]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~85_combout\ = (!\ctrb|rg_ula|entr1[11]~84_combout\ & ((\ctrb|Equal6~0_combout\) # (!\ctrb|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|entr1[11]~84_combout\,
	datac => \ctrb|Equal6~0_combout\,
	datad => \ctrb|Equal1~1_combout\,
	combout => \ctrb|rg_ula|entr1[0]~85_combout\);

-- Location: LCCOMB_X20_Y8_N8
\ctrb|rg_ula|entr1[3]~348\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~348_combout\ = (\ctrb|rg_ula|entr1[0]~85_combout\ & ((\ctrb|rg_ula|entr1[11]~86_combout\ & ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\))) # (!\ctrb|rg_ula|entr1[11]~86_combout\ & 
-- (\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|entr1[0]~85_combout\ & (((!\ctrb|rg_ula|entr1[11]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|entr1[0]~85_combout\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\,
	datad => \ctrb|rg_ula|entr1[11]~86_combout\,
	combout => \ctrb|rg_ula|entr1[3]~348_combout\);

-- Location: LCCOMB_X29_Y15_N12
\ctrb|rg_ula|regb|data_out0[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[3]~14_combout\ = (\ctrb|rg_ula|regb|data_out0[0]~4_combout\ & ((\ctrb|rg_ula|regb|data_out0[3]~13_combout\) # ((!\ctrb|rg_ula|regb|data_out0[0]~3_combout\)))) # (!\ctrb|rg_ula|regb|data_out0[0]~4_combout\ & 
-- (((\ctrb|rg_ula|regb|reg4|registro\(3) & \ctrb|rg_ula|regb|data_out0[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out0[3]~13_combout\,
	datab => \ctrb|rg_ula|regb|reg4|registro\(3),
	datac => \ctrb|rg_ula|regb|data_out0[0]~4_combout\,
	datad => \ctrb|rg_ula|regb|data_out0[0]~3_combout\,
	combout => \ctrb|rg_ula|regb|data_out0[3]~14_combout\);

-- Location: LCCOMB_X29_Y15_N6
\ctrb|rg_ula|regb|data_out0[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0\(3) = (\ctrb|rg_ula|regb|data_out0[0]~0_combout\ & ((\ctrb|rg_ula|regb|data_out0[3]~14_combout\ & ((\ctrb|rg_ula|regb|reg6|registro\(3)))) # (!\ctrb|rg_ula|regb|data_out0[3]~14_combout\ & 
-- (\ctrb|rg_ula|regb|reg2|registro\(3))))) # (!\ctrb|rg_ula|regb|data_out0[0]~0_combout\ & (((\ctrb|rg_ula|regb|data_out0[3]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg2|registro\(3),
	datab => \ctrb|rg_ula|regb|data_out0[0]~0_combout\,
	datac => \ctrb|rg_ula|regb|reg6|registro\(3),
	datad => \ctrb|rg_ula|regb|data_out0[3]~14_combout\,
	combout => \ctrb|rg_ula|regb|data_out0\(3));

-- Location: LCFF_X32_Y15_N3
\ctrb|rg_ula|ramb|conteudo_ram[92][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[92][3]~regout\);

-- Location: LCFF_X32_Y15_N13
\ctrb|rg_ula|ramb|conteudo_ram[76][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[76][3]~regout\);

-- Location: LCCOMB_X32_Y15_N12
\ctrb|rg_ula|entr1[3]~264\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~264_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[108][3]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[76][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[108][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[76][3]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[3]~264_combout\);

-- Location: LCCOMB_X32_Y15_N2
\ctrb|rg_ula|entr1[3]~265\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~265_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[3]~264_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[124][3]~regout\)) # (!\ctrb|rg_ula|entr1[3]~264_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[92][3]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[3]~264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[124][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[92][3]~regout\,
	datad => \ctrb|rg_ula|entr1[3]~264_combout\,
	combout => \ctrb|rg_ula|entr1[3]~265_combout\);

-- Location: LCFF_X30_Y15_N23
\ctrb|rg_ula|ramb|conteudo_ram[93][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[93][3]~regout\);

-- Location: LCFF_X31_Y15_N1
\ctrb|rg_ula|ramb|conteudo_ram[109][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[109][3]~regout\);

-- Location: LCFF_X31_Y15_N31
\ctrb|rg_ula|ramb|conteudo_ram[77][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[77][3]~regout\);

-- Location: LCCOMB_X31_Y15_N30
\ctrb|rg_ula|entr1[3]~271\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~271_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[109][3]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[77][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[109][3]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[77][3]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[3]~271_combout\);

-- Location: LCCOMB_X30_Y15_N22
\ctrb|rg_ula|entr1[3]~272\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~272_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[3]~271_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[125][3]~regout\)) # (!\ctrb|rg_ula|entr1[3]~271_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[93][3]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[3]~271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[125][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[93][3]~regout\,
	datad => \ctrb|rg_ula|entr1[3]~271_combout\,
	combout => \ctrb|rg_ula|entr1[3]~272_combout\);

-- Location: LCCOMB_X31_Y9_N14
\ctrb|rg_ula|ramb|conteudo_ram[121][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[121][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[121][3]~feeder_combout\);

-- Location: LCFF_X31_Y9_N15
\ctrb|rg_ula|ramb|conteudo_ram[121][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[121][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[121][3]~regout\);

-- Location: LCFF_X23_Y9_N27
\ctrb|rg_ula|ramb|conteudo_ram[73][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[73][3]~regout\);

-- Location: LCCOMB_X23_Y9_N26
\ctrb|rg_ula|entr1[3]~266\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~266_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|ramb|conteudo_ram[89][3]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[73][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[89][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[73][3]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[3]~266_combout\);

-- Location: LCCOMB_X30_Y9_N10
\ctrb|rg_ula|entr1[3]~267\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~267_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[3]~266_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[121][3]~regout\))) # (!\ctrb|rg_ula|entr1[3]~266_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[105][3]~regout\)))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[3]~266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[105][3]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[121][3]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(5),
	datad => \ctrb|rg_ula|entr1[3]~266_combout\,
	combout => \ctrb|rg_ula|entr1[3]~267_combout\);

-- Location: LCFF_X26_Y11_N27
\ctrb|rg_ula|ramb|conteudo_ram[104][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[104][3]~regout\);

-- Location: LCFF_X27_Y14_N13
\ctrb|rg_ula|ramb|conteudo_ram[88][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[88][3]~regout\);

-- Location: LCFF_X29_Y12_N27
\ctrb|rg_ula|ramb|conteudo_ram[72][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[72][3]~regout\);

-- Location: LCCOMB_X29_Y12_N26
\ctrb|rg_ula|entr1[3]~268\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~268_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[88][3]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[72][3]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[88][3]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[72][3]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[3]~268_combout\);

-- Location: LCCOMB_X26_Y11_N26
\ctrb|rg_ula|entr1[3]~269\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~269_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[3]~268_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[120][3]~regout\)) # (!\ctrb|rg_ula|entr1[3]~268_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[104][3]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[3]~268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[120][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[104][3]~regout\,
	datad => \ctrb|rg_ula|entr1[3]~268_combout\,
	combout => \ctrb|rg_ula|entr1[3]~269_combout\);

-- Location: LCCOMB_X18_Y15_N26
\ctrb|rg_ula|entr1[3]~270\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~270_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2)) # ((\ctrb|rg_ula|entr1[3]~267_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (!\ctrb|rg_ula|regb|data_out1\(2) & 
-- ((\ctrb|rg_ula|entr1[3]~269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[3]~267_combout\,
	datad => \ctrb|rg_ula|entr1[3]~269_combout\,
	combout => \ctrb|rg_ula|entr1[3]~270_combout\);

-- Location: LCCOMB_X18_Y15_N0
\ctrb|rg_ula|entr1[3]~273\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~273_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[3]~270_combout\ & ((\ctrb|rg_ula|entr1[3]~272_combout\))) # (!\ctrb|rg_ula|entr1[3]~270_combout\ & (\ctrb|rg_ula|entr1[3]~265_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[3]~270_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|entr1[3]~265_combout\,
	datac => \ctrb|rg_ula|entr1[3]~272_combout\,
	datad => \ctrb|rg_ula|entr1[3]~270_combout\,
	combout => \ctrb|rg_ula|entr1[3]~273_combout\);

-- Location: LCFF_X22_Y9_N23
\ctrb|rg_ula|ramb|conteudo_ram[97][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[97][3]~regout\);

-- Location: LCCOMB_X27_Y6_N4
\ctrb|rg_ula|ramb|conteudo_ram[81][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[81][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[81][3]~feeder_combout\);

-- Location: LCFF_X27_Y6_N5
\ctrb|rg_ula|ramb|conteudo_ram[81][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[81][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[81][3]~regout\);

-- Location: LCFF_X26_Y9_N29
\ctrb|rg_ula|ramb|conteudo_ram[65][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[65][3]~regout\);

-- Location: LCCOMB_X26_Y9_N28
\ctrb|rg_ula|entr1[3]~284\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~284_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[81][3]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[65][3]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[81][3]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[65][3]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[3]~284_combout\);

-- Location: LCCOMB_X26_Y15_N8
\ctrb|rg_ula|entr1[3]~285\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~285_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[3]~284_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[113][3]~regout\)) # (!\ctrb|rg_ula|entr1[3]~284_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[97][3]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[3]~284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[113][3]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[97][3]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(5),
	datad => \ctrb|rg_ula|entr1[3]~284_combout\,
	combout => \ctrb|rg_ula|entr1[3]~285_combout\);

-- Location: LCCOMB_X29_Y8_N30
\ctrb|rg_ula|ramb|conteudo_ram[112][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[112][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[112][3]~feeder_combout\);

-- Location: LCFF_X29_Y8_N31
\ctrb|rg_ula|ramb|conteudo_ram[112][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[112][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[112][3]~regout\);

-- Location: LCFF_X26_Y15_N15
\ctrb|rg_ula|ramb|conteudo_ram[96][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[96][3]~regout\);

-- Location: LCFF_X27_Y13_N9
\ctrb|rg_ula|ramb|conteudo_ram[64][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[64][3]~regout\);

-- Location: LCCOMB_X26_Y15_N0
\ctrb|rg_ula|entr1[3]~288\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~288_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[80][3]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[64][3]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[80][3]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[64][3]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(4),
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[3]~288_combout\);

-- Location: LCCOMB_X26_Y15_N14
\ctrb|rg_ula|entr1[3]~289\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~289_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[3]~288_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[112][3]~regout\)) # (!\ctrb|rg_ula|entr1[3]~288_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[96][3]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[3]~288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[112][3]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[96][3]~regout\,
	datad => \ctrb|rg_ula|entr1[3]~288_combout\,
	combout => \ctrb|rg_ula|entr1[3]~289_combout\);

-- Location: LCCOMB_X27_Y10_N28
\ctrb|rg_ula|ramb|conteudo_ram[116][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[116][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[116][3]~feeder_combout\);

-- Location: LCFF_X27_Y10_N29
\ctrb|rg_ula|ramb|conteudo_ram[116][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[116][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[116][3]~regout\);

-- Location: LCFF_X27_Y15_N21
\ctrb|rg_ula|ramb|conteudo_ram[84][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[84][3]~regout\);

-- Location: LCFF_X27_Y9_N31
\ctrb|rg_ula|ramb|conteudo_ram[68][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[68][3]~regout\);

-- Location: LCCOMB_X27_Y9_N30
\ctrb|rg_ula|entr1[3]~286\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~286_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[100][3]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[68][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[100][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[68][3]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[3]~286_combout\);

-- Location: LCCOMB_X27_Y15_N20
\ctrb|rg_ula|entr1[3]~287\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~287_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[3]~286_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[116][3]~regout\)) # (!\ctrb|rg_ula|entr1[3]~286_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[84][3]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[3]~286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[116][3]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[84][3]~regout\,
	datad => \ctrb|rg_ula|entr1[3]~286_combout\,
	combout => \ctrb|rg_ula|entr1[3]~287_combout\);

-- Location: LCCOMB_X24_Y15_N10
\ctrb|rg_ula|entr1[3]~290\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~290_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0)) # ((\ctrb|rg_ula|entr1[3]~287_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (!\ctrb|rg_ula|regb|data_out1\(0) & 
-- (\ctrb|rg_ula|entr1[3]~289_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|entr1[3]~289_combout\,
	datad => \ctrb|rg_ula|entr1[3]~287_combout\,
	combout => \ctrb|rg_ula|entr1[3]~290_combout\);

-- Location: LCCOMB_X19_Y15_N4
\ctrb|rg_ula|entr1[3]~293\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~293_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[3]~290_combout\ & (\ctrb|rg_ula|entr1[3]~292_combout\)) # (!\ctrb|rg_ula|entr1[3]~290_combout\ & ((\ctrb|rg_ula|entr1[3]~285_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[3]~290_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[3]~292_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|entr1[3]~285_combout\,
	datad => \ctrb|rg_ula|entr1[3]~290_combout\,
	combout => \ctrb|rg_ula|entr1[3]~293_combout\);

-- Location: LCFF_X19_Y15_N31
\ctrb|rg_ula|ramb|conteudo_ram[114][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[114][3]~regout\);

-- Location: LCFF_X18_Y12_N9
\ctrb|rg_ula|ramb|conteudo_ram[66][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[66][3]~regout\);

-- Location: LCFF_X18_Y12_N11
\ctrb|rg_ula|ramb|conteudo_ram[82][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[82][3]~regout\);

-- Location: LCCOMB_X18_Y12_N8
\ctrb|rg_ula|entr1[3]~278\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~278_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5)) # ((\ctrb|rg_ula|ramb|conteudo_ram[82][3]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (!\ctrb|rg_ula|regb|data_out1\(5) & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[66][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[66][3]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[82][3]~regout\,
	combout => \ctrb|rg_ula|entr1[3]~278_combout\);

-- Location: LCCOMB_X19_Y15_N30
\ctrb|rg_ula|entr1[3]~279\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~279_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[3]~278_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[114][3]~regout\))) # (!\ctrb|rg_ula|entr1[3]~278_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[98][3]~regout\)))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[3]~278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[98][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[114][3]~regout\,
	datad => \ctrb|rg_ula|entr1[3]~278_combout\,
	combout => \ctrb|rg_ula|entr1[3]~279_combout\);

-- Location: LCFF_X22_Y6_N25
\ctrb|rg_ula|ramb|conteudo_ram[86][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[86][3]~regout\);

-- Location: LCFF_X23_Y6_N31
\ctrb|rg_ula|ramb|conteudo_ram[70][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[70][3]~regout\);

-- Location: LCCOMB_X23_Y6_N30
\ctrb|rg_ula|entr1[3]~276\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~276_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[102][3]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|ramb|conteudo_ram[70][3]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[102][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[70][3]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[3]~276_combout\);

-- Location: LCCOMB_X22_Y6_N24
\ctrb|rg_ula|entr1[3]~277\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~277_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[3]~276_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[118][3]~regout\)) # (!\ctrb|rg_ula|entr1[3]~276_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[86][3]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[3]~276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[118][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[86][3]~regout\,
	datad => \ctrb|rg_ula|entr1[3]~276_combout\,
	combout => \ctrb|rg_ula|entr1[3]~277_combout\);

-- Location: LCCOMB_X19_Y15_N8
\ctrb|rg_ula|entr1[3]~280\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~280_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[3]~277_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|entr1[3]~279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|entr1[3]~279_combout\,
	datac => \ctrb|rg_ula|regb|data_out1\(2),
	datad => \ctrb|rg_ula|entr1[3]~277_combout\,
	combout => \ctrb|rg_ula|entr1[3]~280_combout\);

-- Location: LCFF_X33_Y13_N29
\ctrb|rg_ula|ramb|conteudo_ram[119][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[119][3]~regout\);

-- Location: LCFF_X24_Y15_N17
\ctrb|rg_ula|ramb|conteudo_ram[71][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[71][3]~regout\);

-- Location: LCCOMB_X33_Y13_N2
\ctrb|rg_ula|entr1[3]~281\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~281_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[103][3]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|ramb|conteudo_ram[71][3]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[103][3]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[71][3]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(5),
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[3]~281_combout\);

-- Location: LCCOMB_X33_Y13_N28
\ctrb|rg_ula|entr1[3]~282\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~282_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[3]~281_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[119][3]~regout\))) # (!\ctrb|rg_ula|entr1[3]~281_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[87][3]~regout\)))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[3]~281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[87][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[119][3]~regout\,
	datad => \ctrb|rg_ula|entr1[3]~281_combout\,
	combout => \ctrb|rg_ula|entr1[3]~282_combout\);

-- Location: LCCOMB_X19_Y15_N26
\ctrb|rg_ula|entr1[3]~283\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~283_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[3]~280_combout\ & ((\ctrb|rg_ula|entr1[3]~282_combout\))) # (!\ctrb|rg_ula|entr1[3]~280_combout\ & (\ctrb|rg_ula|entr1[3]~275_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[3]~280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[3]~275_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|entr1[3]~280_combout\,
	datad => \ctrb|rg_ula|entr1[3]~282_combout\,
	combout => \ctrb|rg_ula|entr1[3]~283_combout\);

-- Location: LCCOMB_X19_Y15_N6
\ctrb|rg_ula|entr1[3]~294\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~294_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3)) # ((\ctrb|rg_ula|entr1[3]~283_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (!\ctrb|rg_ula|regb|data_out1\(3) & 
-- (\ctrb|rg_ula|entr1[3]~293_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|entr1[3]~293_combout\,
	datad => \ctrb|rg_ula|entr1[3]~283_combout\,
	combout => \ctrb|rg_ula|entr1[3]~294_combout\);

-- Location: LCCOMB_X19_Y15_N16
\ctrb|rg_ula|entr1[3]~305\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~305_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[3]~294_combout\ & (\ctrb|rg_ula|entr1[3]~304_combout\)) # (!\ctrb|rg_ula|entr1[3]~294_combout\ & ((\ctrb|rg_ula|entr1[3]~273_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[3]~294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[3]~304_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|entr1[3]~273_combout\,
	datad => \ctrb|rg_ula|entr1[3]~294_combout\,
	combout => \ctrb|rg_ula|entr1[3]~305_combout\);

-- Location: LCFF_X18_Y17_N9
\ctrb|rg_ula|ramb|conteudo_ram[58][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[58][3]~regout\);

-- Location: LCFF_X18_Y17_N3
\ctrb|rg_ula|ramb|conteudo_ram[48][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[48][3]~regout\);

-- Location: LCCOMB_X18_Y17_N2
\ctrb|rg_ula|entr1[3]~333\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~333_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[50][3]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[48][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[50][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[48][3]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[3]~333_combout\);

-- Location: LCCOMB_X18_Y17_N8
\ctrb|rg_ula|entr1[3]~334\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~334_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[3]~333_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[58][3]~regout\))) # (!\ctrb|rg_ula|entr1[3]~333_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[56][3]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[3]~333_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[56][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[58][3]~regout\,
	datad => \ctrb|rg_ula|entr1[3]~333_combout\,
	combout => \ctrb|rg_ula|entr1[3]~334_combout\);

-- Location: LCFF_X16_Y15_N27
\ctrb|rg_ula|ramb|conteudo_ram[10][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[10][3]~regout\);

-- Location: LCFF_X16_Y15_N13
\ctrb|rg_ula|ramb|conteudo_ram[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[0][3]~regout\);

-- Location: LCCOMB_X16_Y15_N12
\ctrb|rg_ula|entr1[3]~330\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~330_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[8][3]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[0][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[8][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[0][3]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[3]~330_combout\);

-- Location: LCCOMB_X16_Y15_N26
\ctrb|rg_ula|entr1[3]~331\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~331_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[3]~330_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[10][3]~regout\))) # (!\ctrb|rg_ula|entr1[3]~330_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[2][3]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[3]~330_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[2][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[10][3]~regout\,
	datad => \ctrb|rg_ula|entr1[3]~330_combout\,
	combout => \ctrb|rg_ula|entr1[3]~331_combout\);

-- Location: LCFF_X22_Y11_N13
\ctrb|rg_ula|ramb|conteudo_ram[42][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[42][3]~regout\);

-- Location: LCFF_X21_Y15_N9
\ctrb|rg_ula|ramb|conteudo_ram[40][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[40][3]~regout\);

-- Location: LCFF_X22_Y11_N7
\ctrb|rg_ula|ramb|conteudo_ram[32][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[32][3]~regout\);

-- Location: LCCOMB_X22_Y11_N6
\ctrb|rg_ula|entr1[3]~328\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~328_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[40][3]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[32][3]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[40][3]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[32][3]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[3]~328_combout\);

-- Location: LCCOMB_X22_Y11_N12
\ctrb|rg_ula|entr1[3]~329\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~329_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[3]~328_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[42][3]~regout\))) # (!\ctrb|rg_ula|entr1[3]~328_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[34][3]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[3]~328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[34][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[42][3]~regout\,
	datad => \ctrb|rg_ula|entr1[3]~328_combout\,
	combout => \ctrb|rg_ula|entr1[3]~329_combout\);

-- Location: LCCOMB_X18_Y15_N10
\ctrb|rg_ula|entr1[3]~332\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~332_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|regb|data_out1\(5))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[3]~329_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|entr1[3]~331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|entr1[3]~331_combout\,
	datad => \ctrb|rg_ula|entr1[3]~329_combout\,
	combout => \ctrb|rg_ula|entr1[3]~332_combout\);

-- Location: LCCOMB_X19_Y15_N20
\ctrb|rg_ula|entr1[3]~335\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~335_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[3]~332_combout\ & ((\ctrb|rg_ula|entr1[3]~334_combout\))) # (!\ctrb|rg_ula|entr1[3]~332_combout\ & (\ctrb|rg_ula|entr1[3]~327_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[3]~332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[3]~327_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|entr1[3]~334_combout\,
	datad => \ctrb|rg_ula|entr1[3]~332_combout\,
	combout => \ctrb|rg_ula|entr1[3]~335_combout\);

-- Location: LCFF_X13_Y16_N7
\ctrb|rg_ula|ramb|conteudo_ram[38][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[38][3]~regout\);

-- Location: LCFF_X16_Y9_N15
\ctrb|rg_ula|ramb|conteudo_ram[44][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[44][3]~regout\);

-- Location: LCFF_X16_Y16_N27
\ctrb|rg_ula|ramb|conteudo_ram[36][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[36][3]~regout\);

-- Location: LCCOMB_X16_Y16_N26
\ctrb|rg_ula|entr1[3]~316\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~316_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[44][3]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[36][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[44][3]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[36][3]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[3]~316_combout\);

-- Location: LCCOMB_X15_Y16_N16
\ctrb|rg_ula|entr1[3]~317\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~317_combout\ = (\ctrb|rg_ula|entr1[3]~316_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[46][3]~regout\) # ((!\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|entr1[3]~316_combout\ & (((\ctrb|rg_ula|ramb|conteudo_ram[38][3]~regout\ 
-- & \ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[46][3]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[38][3]~regout\,
	datac => \ctrb|rg_ula|entr1[3]~316_combout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[3]~317_combout\);

-- Location: LCCOMB_X16_Y19_N22
\ctrb|rg_ula|ramb|conteudo_ram[14][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[14][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[14][3]~feeder_combout\);

-- Location: LCFF_X16_Y19_N23
\ctrb|rg_ula|ramb|conteudo_ram[14][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[14][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[14][3]~regout\);

-- Location: LCFF_X18_Y16_N21
\ctrb|rg_ula|ramb|conteudo_ram[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[6][3]~regout\);

-- Location: LCFF_X23_Y16_N21
\ctrb|rg_ula|ramb|conteudo_ram[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[4][3]~regout\);

-- Location: LCCOMB_X23_Y16_N20
\ctrb|rg_ula|entr1[3]~320\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~320_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[12][3]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[4][3]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[12][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[4][3]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[3]~320_combout\);

-- Location: LCCOMB_X18_Y16_N20
\ctrb|rg_ula|entr1[3]~321\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~321_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[3]~320_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[14][3]~regout\)) # (!\ctrb|rg_ula|entr1[3]~320_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[6][3]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[3]~320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[14][3]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[6][3]~regout\,
	datad => \ctrb|rg_ula|entr1[3]~320_combout\,
	combout => \ctrb|rg_ula|entr1[3]~321_combout\);

-- Location: LCCOMB_X16_Y7_N24
\ctrb|rg_ula|ramb|conteudo_ram[28][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[28][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[28][3]~feeder_combout\);

-- Location: LCCOMB_X16_Y7_N26
\ctrb|rg_ula|ramb|Decoder0~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~108_combout\ = (\ctrb|rg_ula|ramb|Decoder0~80_combout\ & \ctrb|rg_ula|ramb|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~80_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~3_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~108_combout\);

-- Location: LCFF_X16_Y7_N25
\ctrb|rg_ula|ramb|conteudo_ram[28][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[28][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[28][3]~regout\);

-- Location: LCFF_X16_Y13_N23
\ctrb|rg_ula|ramb|conteudo_ram[30][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[30][3]~regout\);

-- Location: LCFF_X13_Y10_N23
\ctrb|rg_ula|ramb|conteudo_ram[22][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[22][3]~regout\);

-- Location: LCFF_X16_Y13_N29
\ctrb|rg_ula|ramb|conteudo_ram[20][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[20][3]~regout\);

-- Location: LCCOMB_X16_Y13_N28
\ctrb|rg_ula|entr1[3]~318\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~318_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[22][3]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[20][3]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[22][3]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[20][3]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[3]~318_combout\);

-- Location: LCCOMB_X16_Y13_N22
\ctrb|rg_ula|entr1[3]~319\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~319_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[3]~318_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[30][3]~regout\))) # (!\ctrb|rg_ula|entr1[3]~318_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[28][3]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[3]~318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[28][3]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[30][3]~regout\,
	datad => \ctrb|rg_ula|entr1[3]~318_combout\,
	combout => \ctrb|rg_ula|entr1[3]~319_combout\);

-- Location: LCCOMB_X18_Y16_N2
\ctrb|rg_ula|entr1[3]~322\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~322_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|regb|data_out1\(4))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[3]~319_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|entr1[3]~321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|entr1[3]~321_combout\,
	datad => \ctrb|rg_ula|entr1[3]~319_combout\,
	combout => \ctrb|rg_ula|entr1[3]~322_combout\);

-- Location: LCCOMB_X19_Y15_N18
\ctrb|rg_ula|entr1[3]~325\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~325_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[3]~322_combout\ & (\ctrb|rg_ula|entr1[3]~324_combout\)) # (!\ctrb|rg_ula|entr1[3]~322_combout\ & ((\ctrb|rg_ula|entr1[3]~317_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[3]~322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[3]~324_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|entr1[3]~317_combout\,
	datad => \ctrb|rg_ula|entr1[3]~322_combout\,
	combout => \ctrb|rg_ula|entr1[3]~325_combout\);

-- Location: LCCOMB_X19_Y15_N14
\ctrb|rg_ula|entr1[3]~336\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~336_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|regb|data_out1\(2))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[3]~325_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|entr1[3]~335_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[3]~335_combout\,
	datad => \ctrb|rg_ula|entr1[3]~325_combout\,
	combout => \ctrb|rg_ula|entr1[3]~336_combout\);

-- Location: LCFF_X14_Y12_N25
\ctrb|rg_ula|ramb|conteudo_ram[31][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[31][3]~regout\);

-- Location: LCFF_X14_Y12_N3
\ctrb|rg_ula|ramb|conteudo_ram[15][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[15][3]~regout\);

-- Location: LCCOMB_X14_Y12_N2
\ctrb|rg_ula|entr1[3]~344\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~344_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[47][3]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[15][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[47][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[15][3]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[3]~344_combout\);

-- Location: LCCOMB_X14_Y12_N24
\ctrb|rg_ula|entr1[3]~345\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~345_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[3]~344_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[63][3]~regout\)) # (!\ctrb|rg_ula|entr1[3]~344_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[31][3]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[3]~344_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[63][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[31][3]~regout\,
	datad => \ctrb|rg_ula|entr1[3]~344_combout\,
	combout => \ctrb|rg_ula|entr1[3]~345_combout\);

-- Location: LCFF_X15_Y18_N19
\ctrb|rg_ula|ramb|conteudo_ram[61][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[61][3]~regout\);

-- Location: LCFF_X15_Y13_N29
\ctrb|rg_ula|ramb|conteudo_ram[13][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[13][3]~regout\);

-- Location: LCCOMB_X15_Y13_N28
\ctrb|rg_ula|entr1[3]~339\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~339_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[29][3]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[13][3]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[29][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[13][3]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[3]~339_combout\);

-- Location: LCCOMB_X15_Y18_N18
\ctrb|rg_ula|entr1[3]~340\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~340_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[3]~339_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[61][3]~regout\))) # (!\ctrb|rg_ula|entr1[3]~339_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[45][3]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[3]~339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[45][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[61][3]~regout\,
	datad => \ctrb|rg_ula|entr1[3]~339_combout\,
	combout => \ctrb|rg_ula|entr1[3]~340_combout\);

-- Location: LCFF_X26_Y18_N7
\ctrb|rg_ula|ramb|conteudo_ram[53][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[53][3]~regout\);

-- Location: LCFF_X22_Y20_N11
\ctrb|rg_ula|ramb|conteudo_ram[37][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[37][3]~regout\);

-- Location: LCCOMB_X25_Y17_N22
\ctrb|rg_ula|ramb|conteudo_ram[21][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[21][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[21][3]~feeder_combout\);

-- Location: LCFF_X25_Y17_N23
\ctrb|rg_ula|ramb|conteudo_ram[21][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[21][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[21][3]~regout\);

-- Location: LCFF_X23_Y17_N5
\ctrb|rg_ula|ramb|conteudo_ram[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[5][3]~regout\);

-- Location: LCCOMB_X23_Y17_N4
\ctrb|rg_ula|entr1[3]~341\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~341_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[21][3]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[5][3]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[21][3]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[5][3]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[3]~341_combout\);

-- Location: LCCOMB_X22_Y20_N10
\ctrb|rg_ula|entr1[3]~342\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~342_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[3]~341_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[53][3]~regout\)) # (!\ctrb|rg_ula|entr1[3]~341_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[37][3]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[3]~341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[53][3]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[37][3]~regout\,
	datad => \ctrb|rg_ula|entr1[3]~341_combout\,
	combout => \ctrb|rg_ula|entr1[3]~342_combout\);

-- Location: LCCOMB_X20_Y18_N18
\ctrb|rg_ula|entr1[3]~343\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~343_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1)) # ((\ctrb|rg_ula|entr1[3]~340_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (!\ctrb|rg_ula|regb|data_out1\(1) & 
-- ((\ctrb|rg_ula|entr1[3]~342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[3]~340_combout\,
	datad => \ctrb|rg_ula|entr1[3]~342_combout\,
	combout => \ctrb|rg_ula|entr1[3]~343_combout\);

-- Location: LCCOMB_X20_Y18_N12
\ctrb|rg_ula|entr1[3]~346\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~346_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[3]~343_combout\ & ((\ctrb|rg_ula|entr1[3]~345_combout\))) # (!\ctrb|rg_ula|entr1[3]~343_combout\ & (\ctrb|rg_ula|entr1[3]~338_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[3]~343_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[3]~338_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[3]~345_combout\,
	datad => \ctrb|rg_ula|entr1[3]~343_combout\,
	combout => \ctrb|rg_ula|entr1[3]~346_combout\);

-- Location: LCFF_X13_Y14_N5
\ctrb|rg_ula|ramb|conteudo_ram[57][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[57][3]~regout\);

-- Location: LCFF_X13_Y14_N3
\ctrb|rg_ula|ramb|conteudo_ram[49][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[49][3]~regout\);

-- Location: LCCOMB_X13_Y14_N2
\ctrb|rg_ula|entr1[3]~313\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~313_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[51][3]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[49][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[51][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[49][3]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[3]~313_combout\);

-- Location: LCCOMB_X13_Y14_N4
\ctrb|rg_ula|entr1[3]~314\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~314_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[3]~313_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[59][3]~regout\)) # (!\ctrb|rg_ula|entr1[3]~313_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[57][3]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[3]~313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[59][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[57][3]~regout\,
	datad => \ctrb|rg_ula|entr1[3]~313_combout\,
	combout => \ctrb|rg_ula|entr1[3]~314_combout\);

-- Location: LCFF_X18_Y14_N23
\ctrb|rg_ula|ramb|conteudo_ram[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[3][3]~regout\);

-- Location: LCFF_X19_Y17_N15
\ctrb|rg_ula|ramb|conteudo_ram[11][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[11][3]~regout\);

-- Location: LCFF_X24_Y17_N25
\ctrb|rg_ula|ramb|conteudo_ram[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[1][3]~regout\);

-- Location: LCCOMB_X24_Y17_N24
\ctrb|rg_ula|entr1[3]~310\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~310_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[9][3]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[1][3]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[9][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[1][3]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[3]~310_combout\);

-- Location: LCCOMB_X19_Y17_N14
\ctrb|rg_ula|entr1[3]~311\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~311_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[3]~310_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[11][3]~regout\))) # (!\ctrb|rg_ula|entr1[3]~310_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[3][3]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[3]~310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[3][3]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[11][3]~regout\,
	datad => \ctrb|rg_ula|entr1[3]~310_combout\,
	combout => \ctrb|rg_ula|entr1[3]~311_combout\);

-- Location: LCCOMB_X16_Y12_N2
\ctrb|rg_ula|ramb|conteudo_ram[35][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[35][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[35][3]~feeder_combout\);

-- Location: LCFF_X16_Y12_N3
\ctrb|rg_ula|ramb|conteudo_ram[35][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[35][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[35][3]~regout\);

-- Location: LCFF_X16_Y14_N15
\ctrb|rg_ula|ramb|conteudo_ram[43][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[43][3]~regout\);

-- Location: LCFF_X16_Y19_N9
\ctrb|rg_ula|ramb|conteudo_ram[33][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(3),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[33][3]~regout\);

-- Location: LCCOMB_X16_Y19_N8
\ctrb|rg_ula|entr1[3]~308\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~308_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[41][3]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[33][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[41][3]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[33][3]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[3]~308_combout\);

-- Location: LCCOMB_X16_Y14_N14
\ctrb|rg_ula|entr1[3]~309\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~309_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[3]~308_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[43][3]~regout\))) # (!\ctrb|rg_ula|entr1[3]~308_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[35][3]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[3]~308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[35][3]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[43][3]~regout\,
	datad => \ctrb|rg_ula|entr1[3]~308_combout\,
	combout => \ctrb|rg_ula|entr1[3]~309_combout\);

-- Location: LCCOMB_X19_Y17_N12
\ctrb|rg_ula|entr1[3]~312\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~312_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4)) # ((\ctrb|rg_ula|entr1[3]~309_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (!\ctrb|rg_ula|regb|data_out1\(4) & 
-- (\ctrb|rg_ula|entr1[3]~311_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|entr1[3]~311_combout\,
	datad => \ctrb|rg_ula|entr1[3]~309_combout\,
	combout => \ctrb|rg_ula|entr1[3]~312_combout\);

-- Location: LCCOMB_X19_Y17_N22
\ctrb|rg_ula|entr1[3]~315\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~315_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[3]~312_combout\ & ((\ctrb|rg_ula|entr1[3]~314_combout\))) # (!\ctrb|rg_ula|entr1[3]~312_combout\ & (\ctrb|rg_ula|entr1[3]~307_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[3]~312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[3]~307_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|entr1[3]~314_combout\,
	datad => \ctrb|rg_ula|entr1[3]~312_combout\,
	combout => \ctrb|rg_ula|entr1[3]~315_combout\);

-- Location: LCCOMB_X19_Y15_N12
\ctrb|rg_ula|entr1[3]~347\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~347_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[3]~336_combout\ & (\ctrb|rg_ula|entr1[3]~346_combout\)) # (!\ctrb|rg_ula|entr1[3]~336_combout\ & ((\ctrb|rg_ula|entr1[3]~315_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|entr1[3]~336_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|entr1[3]~336_combout\,
	datac => \ctrb|rg_ula|entr1[3]~346_combout\,
	datad => \ctrb|rg_ula|entr1[3]~315_combout\,
	combout => \ctrb|rg_ula|entr1[3]~347_combout\);

-- Location: LCCOMB_X19_Y15_N10
\ctrb|rg_ula|entr1[3]~349\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~349_combout\ = (\ctrb|rg_ula|entr1[11]~84_combout\ & ((\ctrb|rg_ula|entr1[3]~348_combout\ & ((\ctrb|rg_ula|entr1[3]~347_combout\))) # (!\ctrb|rg_ula|entr1[3]~348_combout\ & (\ctrb|rg_ula|entr1[3]~305_combout\)))) # 
-- (!\ctrb|rg_ula|entr1[11]~84_combout\ & (\ctrb|rg_ula|entr1[3]~348_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[11]~84_combout\,
	datab => \ctrb|rg_ula|entr1[3]~348_combout\,
	datac => \ctrb|rg_ula|entr1[3]~305_combout\,
	datad => \ctrb|rg_ula|entr1[3]~347_combout\,
	combout => \ctrb|rg_ula|entr1[3]~349_combout\);

-- Location: LCCOMB_X19_Y15_N0
\ctrb|rg_ula|entr1[3]~350\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[3]~350_combout\ = (\ctrb|Equal1~1_combout\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a6\)) # (!\ctrb|Equal1~1_combout\ & ((\ctrb|rg_ula|entr1[3]~349_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a6\,
	datac => \ctrb|Equal1~1_combout\,
	datad => \ctrb|rg_ula|entr1[3]~349_combout\,
	combout => \ctrb|rg_ula|entr1[3]~350_combout\);

-- Location: LCCOMB_X18_Y13_N12
\ctrb|rg_ula|entr1[1]~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~174_combout\ = (\ctrb|rg_ula|entr1[0]~85_combout\ & ((\ctrb|rg_ula|entr1[11]~86_combout\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a8\)) # (!\ctrb|rg_ula|entr1[11]~86_combout\ & ((\ctrb|rg_ula|regb|data_out1\(1)))))) 
-- # (!\ctrb|rg_ula|entr1[0]~85_combout\ & (((!\ctrb|rg_ula|entr1[11]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a8\,
	datab => \ctrb|rg_ula|entr1[0]~85_combout\,
	datac => \ctrb|rg_ula|regb|data_out1\(1),
	datad => \ctrb|rg_ula|entr1[11]~86_combout\,
	combout => \ctrb|rg_ula|entr1[1]~174_combout\);

-- Location: LCCOMB_X20_Y13_N16
\ctrb|rg_ula|regb|reg6|registro[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|reg6|registro[1]~feeder_combout\ = \ctrb|rg_ula|ulab|saida[1]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|ulab|saida[1]~8_combout\,
	combout => \ctrb|rg_ula|regb|reg6|registro[1]~feeder_combout\);

-- Location: LCFF_X20_Y13_N17
\ctrb|rg_ula|regb|reg6|registro[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|regb|reg6|registro[1]~feeder_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg6|registro\(1));

-- Location: LCFF_X18_Y10_N25
\ctrb|rg_ula|regb|reg5|registro[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[1]~8_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg5|registro\(1));

-- Location: LCCOMB_X18_Y10_N24
\ctrb|rg_ula|regb|data_out0[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[1]~7_combout\ = (\ctrb|rg_ula|regb|data_out0[1]~6_combout\ & ((\ctrb|rg_ula|regb|reg7|registro\(1)) # ((!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\)))) # (!\ctrb|rg_ula|regb|data_out0[1]~6_combout\ & 
-- (((\ctrb|rg_ula|regb|reg5|registro\(1) & \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out0[1]~6_combout\,
	datab => \ctrb|rg_ula|regb|reg7|registro\(1),
	datac => \ctrb|rg_ula|regb|reg5|registro\(1),
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	combout => \ctrb|rg_ula|regb|data_out0[1]~7_combout\);

-- Location: LCCOMB_X32_Y14_N2
\ctrb|rg_ula|regb|data_out0[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[1]~8_combout\ = (\ctrb|rg_ula|regb|data_out0[0]~3_combout\ & ((\ctrb|rg_ula|regb|data_out0[0]~4_combout\ & ((\ctrb|rg_ula|regb|data_out0[1]~7_combout\))) # (!\ctrb|rg_ula|regb|data_out0[0]~4_combout\ & 
-- (\ctrb|rg_ula|regb|reg4|registro\(1))))) # (!\ctrb|rg_ula|regb|data_out0[0]~3_combout\ & (((\ctrb|rg_ula|regb|data_out0[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg4|registro\(1),
	datab => \ctrb|rg_ula|regb|data_out0[1]~7_combout\,
	datac => \ctrb|rg_ula|regb|data_out0[0]~3_combout\,
	datad => \ctrb|rg_ula|regb|data_out0[0]~4_combout\,
	combout => \ctrb|rg_ula|regb|data_out0[1]~8_combout\);

-- Location: LCCOMB_X32_Y14_N8
\ctrb|rg_ula|regb|data_out0[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0\(1) = (\ctrb|rg_ula|regb|data_out0[0]~0_combout\ & ((\ctrb|rg_ula|regb|data_out0[1]~8_combout\ & ((\ctrb|rg_ula|regb|reg6|registro\(1)))) # (!\ctrb|rg_ula|regb|data_out0[1]~8_combout\ & (\ctrb|rg_ula|regb|reg2|registro\(1))))) 
-- # (!\ctrb|rg_ula|regb|data_out0[0]~0_combout\ & (((\ctrb|rg_ula|regb|data_out0[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out0[0]~0_combout\,
	datab => \ctrb|rg_ula|regb|reg2|registro\(1),
	datac => \ctrb|rg_ula|regb|reg6|registro\(1),
	datad => \ctrb|rg_ula|regb|data_out0[1]~8_combout\,
	combout => \ctrb|rg_ula|regb|data_out0\(1));

-- Location: LCFF_X22_Y18_N25
\ctrb|rg_ula|ramb|conteudo_ram[60][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[60][1]~regout\);

-- Location: LCFF_X22_Y18_N19
\ctrb|rg_ula|ramb|conteudo_ram[48][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[48][1]~regout\);

-- Location: LCCOMB_X22_Y18_N18
\ctrb|rg_ula|entr1[1]~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~167_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[52][1]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[48][1]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[52][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[48][1]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[1]~167_combout\);

-- Location: LCCOMB_X22_Y18_N24
\ctrb|rg_ula|entr1[1]~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~168_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[1]~167_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[60][1]~regout\))) # (!\ctrb|rg_ula|entr1[1]~167_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[56][1]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[1]~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[56][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[60][1]~regout\,
	datad => \ctrb|rg_ula|entr1[1]~167_combout\,
	combout => \ctrb|rg_ula|entr1[1]~168_combout\);

-- Location: LCFF_X18_Y17_N17
\ctrb|rg_ula|ramb|conteudo_ram[58][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[58][1]~regout\);

-- Location: LCFF_X19_Y14_N3
\ctrb|rg_ula|ramb|conteudo_ram[50][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[50][1]~regout\);

-- Location: LCCOMB_X19_Y14_N2
\ctrb|rg_ula|entr1[1]~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~165_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[54][1]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[50][1]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[54][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[50][1]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[1]~165_combout\);

-- Location: LCCOMB_X18_Y17_N16
\ctrb|rg_ula|entr1[1]~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~166_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[1]~165_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[62][1]~regout\)) # (!\ctrb|rg_ula|entr1[1]~165_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[58][1]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[1]~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[62][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[58][1]~regout\,
	datad => \ctrb|rg_ula|entr1[1]~165_combout\,
	combout => \ctrb|rg_ula|entr1[1]~166_combout\);

-- Location: LCCOMB_X21_Y17_N20
\ctrb|rg_ula|entr1[1]~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~169_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(0)) # ((\ctrb|rg_ula|entr1[1]~166_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (!\ctrb|rg_ula|regb|data_out1\(0) & 
-- (\ctrb|rg_ula|entr1[1]~168_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|entr1[1]~168_combout\,
	datad => \ctrb|rg_ula|entr1[1]~166_combout\,
	combout => \ctrb|rg_ula|entr1[1]~169_combout\);

-- Location: LCCOMB_X15_Y17_N30
\ctrb|rg_ula|ramb|conteudo_ram[63][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[63][1]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(1),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[63][1]~feeder_combout\);

-- Location: LCFF_X15_Y17_N31
\ctrb|rg_ula|ramb|conteudo_ram[63][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[63][1]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[63][1]~regout\);

-- Location: LCFF_X20_Y20_N17
\ctrb|rg_ula|ramb|conteudo_ram[59][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[59][1]~regout\);

-- Location: LCFF_X15_Y15_N31
\ctrb|rg_ula|ramb|conteudo_ram[51][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[51][1]~regout\);

-- Location: LCCOMB_X15_Y15_N30
\ctrb|rg_ula|entr1[1]~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~170_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[59][1]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[51][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[59][1]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[51][1]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[1]~170_combout\);

-- Location: LCCOMB_X16_Y17_N20
\ctrb|rg_ula|entr1[1]~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~171_combout\ = (\ctrb|rg_ula|entr1[1]~170_combout\ & (((\ctrb|rg_ula|ramb|conteudo_ram[63][1]~regout\) # (!\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|entr1[1]~170_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[55][1]~regout\ & 
-- ((\ctrb|rg_ula|regb|data_out1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[55][1]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[63][1]~regout\,
	datac => \ctrb|rg_ula|entr1[1]~170_combout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[1]~171_combout\);

-- Location: LCCOMB_X21_Y17_N26
\ctrb|rg_ula|entr1[1]~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~172_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[1]~169_combout\ & ((\ctrb|rg_ula|entr1[1]~171_combout\))) # (!\ctrb|rg_ula|entr1[1]~169_combout\ & (\ctrb|rg_ula|entr1[1]~164_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[1]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[1]~164_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|entr1[1]~169_combout\,
	datad => \ctrb|rg_ula|entr1[1]~171_combout\,
	combout => \ctrb|rg_ula|entr1[1]~172_combout\);

-- Location: LCFF_X14_Y13_N19
\ctrb|rg_ula|ramb|conteudo_ram[31][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[31][1]~regout\);

-- Location: LCFF_X14_Y13_N1
\ctrb|rg_ula|ramb|conteudo_ram[26][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[26][1]~regout\);

-- Location: LCCOMB_X14_Y13_N0
\ctrb|rg_ula|entr1[1]~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~139_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[27][1]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[26][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[27][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[26][1]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[1]~139_combout\);

-- Location: LCCOMB_X14_Y13_N18
\ctrb|rg_ula|entr1[1]~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~140_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[1]~139_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[31][1]~regout\))) # (!\ctrb|rg_ula|entr1[1]~139_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[30][1]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[1]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[30][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[31][1]~regout\,
	datad => \ctrb|rg_ula|entr1[1]~139_combout\,
	combout => \ctrb|rg_ula|entr1[1]~140_combout\);

-- Location: LCFF_X21_Y13_N17
\ctrb|rg_ula|ramb|conteudo_ram[23][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[23][1]~regout\);

-- Location: LCFF_X21_Y13_N3
\ctrb|rg_ula|ramb|conteudo_ram[18][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[18][1]~regout\);

-- Location: LCCOMB_X21_Y13_N2
\ctrb|rg_ula|entr1[1]~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~134_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[19][1]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[18][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[19][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[18][1]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[1]~134_combout\);

-- Location: LCCOMB_X21_Y13_N16
\ctrb|rg_ula|entr1[1]~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~135_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[1]~134_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[23][1]~regout\))) # (!\ctrb|rg_ula|entr1[1]~134_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[22][1]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[1]~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[22][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[23][1]~regout\,
	datad => \ctrb|rg_ula|entr1[1]~134_combout\,
	combout => \ctrb|rg_ula|entr1[1]~135_combout\);

-- Location: LCFF_X21_Y20_N19
\ctrb|rg_ula|ramb|conteudo_ram[17][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[17][1]~regout\);

-- Location: LCFF_X21_Y20_N1
\ctrb|rg_ula|ramb|conteudo_ram[16][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[16][1]~regout\);

-- Location: LCCOMB_X21_Y20_N0
\ctrb|rg_ula|entr1[1]~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~136_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[20][1]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[16][1]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[20][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[16][1]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[1]~136_combout\);

-- Location: LCCOMB_X21_Y20_N18
\ctrb|rg_ula|entr1[1]~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~137_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[1]~136_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[21][1]~regout\)) # (!\ctrb|rg_ula|entr1[1]~136_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[17][1]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[1]~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[21][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[17][1]~regout\,
	datad => \ctrb|rg_ula|entr1[1]~136_combout\,
	combout => \ctrb|rg_ula|entr1[1]~137_combout\);

-- Location: LCCOMB_X21_Y13_N14
\ctrb|rg_ula|entr1[1]~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~138_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3)) # ((\ctrb|rg_ula|entr1[1]~135_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (!\ctrb|rg_ula|regb|data_out1\(3) & 
-- ((\ctrb|rg_ula|entr1[1]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|entr1[1]~135_combout\,
	datad => \ctrb|rg_ula|entr1[1]~137_combout\,
	combout => \ctrb|rg_ula|entr1[1]~138_combout\);

-- Location: LCFF_X21_Y7_N7
\ctrb|rg_ula|ramb|conteudo_ram[29][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[29][1]~regout\);

-- Location: LCFF_X21_Y7_N29
\ctrb|rg_ula|ramb|conteudo_ram[24][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[24][1]~regout\);

-- Location: LCCOMB_X21_Y7_N28
\ctrb|rg_ula|entr1[1]~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~132_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[28][1]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[24][1]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[28][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[24][1]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[1]~132_combout\);

-- Location: LCCOMB_X21_Y7_N6
\ctrb|rg_ula|entr1[1]~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~133_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[1]~132_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[29][1]~regout\))) # (!\ctrb|rg_ula|entr1[1]~132_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[25][1]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[1]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[25][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[29][1]~regout\,
	datad => \ctrb|rg_ula|entr1[1]~132_combout\,
	combout => \ctrb|rg_ula|entr1[1]~133_combout\);

-- Location: LCCOMB_X21_Y13_N8
\ctrb|rg_ula|entr1[1]~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~141_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[1]~138_combout\ & (\ctrb|rg_ula|entr1[1]~140_combout\)) # (!\ctrb|rg_ula|entr1[1]~138_combout\ & ((\ctrb|rg_ula|entr1[1]~133_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[1]~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|entr1[1]~140_combout\,
	datac => \ctrb|rg_ula|entr1[1]~138_combout\,
	datad => \ctrb|rg_ula|entr1[1]~133_combout\,
	combout => \ctrb|rg_ula|entr1[1]~141_combout\);

-- Location: LCFF_X13_Y11_N5
\ctrb|rg_ula|ramb|conteudo_ram[14][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[14][1]~regout\);

-- Location: LCFF_X13_Y13_N11
\ctrb|rg_ula|ramb|conteudo_ram[15][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[15][1]~regout\);

-- Location: LCFF_X13_Y13_N1
\ctrb|rg_ula|ramb|conteudo_ram[10][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[10][1]~regout\);

-- Location: LCCOMB_X13_Y13_N0
\ctrb|rg_ula|entr1[1]~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~159_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[11][1]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[10][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[11][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[10][1]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[1]~159_combout\);

-- Location: LCCOMB_X13_Y13_N10
\ctrb|rg_ula|entr1[1]~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~160_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[1]~159_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[15][1]~regout\))) # (!\ctrb|rg_ula|entr1[1]~159_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[14][1]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[1]~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[14][1]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[15][1]~regout\,
	datad => \ctrb|rg_ula|entr1[1]~159_combout\,
	combout => \ctrb|rg_ula|entr1[1]~160_combout\);

-- Location: LCFF_X23_Y17_N29
\ctrb|rg_ula|ramb|conteudo_ram[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[5][1]~regout\);

-- Location: LCFF_X23_Y17_N3
\ctrb|rg_ula|ramb|conteudo_ram[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[0][1]~regout\);

-- Location: LCCOMB_X23_Y17_N2
\ctrb|rg_ula|entr1[1]~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~156_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[1][1]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[0][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[1][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[0][1]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[1]~156_combout\);

-- Location: LCCOMB_X23_Y17_N28
\ctrb|rg_ula|entr1[1]~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~157_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[1]~156_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[5][1]~regout\))) # (!\ctrb|rg_ula|entr1[1]~156_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[4][1]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[1]~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[4][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[5][1]~regout\,
	datad => \ctrb|rg_ula|entr1[1]~156_combout\,
	combout => \ctrb|rg_ula|entr1[1]~157_combout\);

-- Location: LCFF_X18_Y20_N17
\ctrb|rg_ula|ramb|conteudo_ram[13][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[13][1]~regout\);

-- Location: LCFF_X19_Y20_N17
\ctrb|rg_ula|ramb|conteudo_ram[9][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[9][1]~regout\);

-- Location: LCFF_X19_Y20_N3
\ctrb|rg_ula|ramb|conteudo_ram[8][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[8][1]~regout\);

-- Location: LCCOMB_X19_Y20_N2
\ctrb|rg_ula|entr1[1]~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~154_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[12][1]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[8][1]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[12][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[8][1]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[1]~154_combout\);

-- Location: LCCOMB_X19_Y20_N16
\ctrb|rg_ula|entr1[1]~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~155_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[1]~154_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[13][1]~regout\)) # (!\ctrb|rg_ula|entr1[1]~154_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[9][1]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[1]~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[13][1]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[9][1]~regout\,
	datad => \ctrb|rg_ula|entr1[1]~154_combout\,
	combout => \ctrb|rg_ula|entr1[1]~155_combout\);

-- Location: LCCOMB_X20_Y17_N10
\ctrb|rg_ula|entr1[1]~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~158_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1)) # ((\ctrb|rg_ula|entr1[1]~155_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (!\ctrb|rg_ula|regb|data_out1\(1) & 
-- (\ctrb|rg_ula|entr1[1]~157_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[1]~157_combout\,
	datad => \ctrb|rg_ula|entr1[1]~155_combout\,
	combout => \ctrb|rg_ula|entr1[1]~158_combout\);

-- Location: LCCOMB_X20_Y17_N4
\ctrb|rg_ula|entr1[1]~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~161_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[1]~158_combout\ & ((\ctrb|rg_ula|entr1[1]~160_combout\))) # (!\ctrb|rg_ula|entr1[1]~158_combout\ & (\ctrb|rg_ula|entr1[1]~153_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[1]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[1]~153_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[1]~160_combout\,
	datad => \ctrb|rg_ula|entr1[1]~158_combout\,
	combout => \ctrb|rg_ula|entr1[1]~161_combout\);

-- Location: LCFF_X15_Y12_N25
\ctrb|rg_ula|ramb|conteudo_ram[46][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[46][1]~regout\);

-- Location: LCFF_X16_Y9_N3
\ctrb|rg_ula|ramb|conteudo_ram[44][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[44][1]~regout\);

-- Location: LCCOMB_X16_Y9_N2
\ctrb|rg_ula|entr1[1]~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~149_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[45][1]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[44][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[45][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[44][1]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[1]~149_combout\);

-- Location: LCCOMB_X20_Y16_N8
\ctrb|rg_ula|entr1[1]~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~150_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[1]~149_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[47][1]~regout\)) # (!\ctrb|rg_ula|entr1[1]~149_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[46][1]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[1]~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[47][1]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[46][1]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(1),
	datad => \ctrb|rg_ula|entr1[1]~149_combout\,
	combout => \ctrb|rg_ula|entr1[1]~150_combout\);

-- Location: LCFF_X19_Y19_N13
\ctrb|rg_ula|ramb|conteudo_ram[41][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[41][1]~regout\);

-- Location: LCFF_X19_Y16_N17
\ctrb|rg_ula|ramb|conteudo_ram[40][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[40][1]~regout\);

-- Location: LCCOMB_X19_Y16_N16
\ctrb|rg_ula|entr1[1]~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~144_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[42][1]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[40][1]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[42][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[40][1]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[1]~144_combout\);

-- Location: LCCOMB_X19_Y19_N12
\ctrb|rg_ula|entr1[1]~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~145_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[1]~144_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[43][1]~regout\)) # (!\ctrb|rg_ula|entr1[1]~144_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[41][1]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[1]~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[43][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[41][1]~regout\,
	datad => \ctrb|rg_ula|entr1[1]~144_combout\,
	combout => \ctrb|rg_ula|entr1[1]~145_combout\);

-- Location: LCFF_X21_Y19_N29
\ctrb|rg_ula|ramb|conteudo_ram[33][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[33][1]~regout\);

-- Location: LCFF_X22_Y11_N25
\ctrb|rg_ula|ramb|conteudo_ram[32][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[32][1]~regout\);

-- Location: LCCOMB_X22_Y11_N24
\ctrb|rg_ula|entr1[1]~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~146_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[34][1]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[32][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[34][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[32][1]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[1]~146_combout\);

-- Location: LCCOMB_X21_Y19_N28
\ctrb|rg_ula|entr1[1]~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~147_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[1]~146_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[35][1]~regout\)) # (!\ctrb|rg_ula|entr1[1]~146_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[33][1]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[1]~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[35][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[33][1]~regout\,
	datad => \ctrb|rg_ula|entr1[1]~146_combout\,
	combout => \ctrb|rg_ula|entr1[1]~147_combout\);

-- Location: LCCOMB_X20_Y16_N2
\ctrb|rg_ula|entr1[1]~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~148_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(2)) # ((\ctrb|rg_ula|entr1[1]~145_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (!\ctrb|rg_ula|regb|data_out1\(2) & 
-- ((\ctrb|rg_ula|entr1[1]~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[1]~145_combout\,
	datad => \ctrb|rg_ula|entr1[1]~147_combout\,
	combout => \ctrb|rg_ula|entr1[1]~148_combout\);

-- Location: LCCOMB_X20_Y16_N14
\ctrb|rg_ula|entr1[1]~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~151_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[1]~148_combout\ & ((\ctrb|rg_ula|entr1[1]~150_combout\))) # (!\ctrb|rg_ula|entr1[1]~148_combout\ & (\ctrb|rg_ula|entr1[1]~143_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[1]~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[1]~143_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[1]~150_combout\,
	datad => \ctrb|rg_ula|entr1[1]~148_combout\,
	combout => \ctrb|rg_ula|entr1[1]~151_combout\);

-- Location: LCCOMB_X21_Y13_N18
\ctrb|rg_ula|entr1[1]~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~162_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|regb|data_out1\(5))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[1]~151_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|entr1[1]~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|entr1[1]~161_combout\,
	datad => \ctrb|rg_ula|entr1[1]~151_combout\,
	combout => \ctrb|rg_ula|entr1[1]~162_combout\);

-- Location: LCCOMB_X21_Y13_N20
\ctrb|rg_ula|entr1[1]~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~173_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[1]~162_combout\ & (\ctrb|rg_ula|entr1[1]~172_combout\)) # (!\ctrb|rg_ula|entr1[1]~162_combout\ & ((\ctrb|rg_ula|entr1[1]~141_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[1]~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|entr1[1]~172_combout\,
	datac => \ctrb|rg_ula|entr1[1]~141_combout\,
	datad => \ctrb|rg_ula|entr1[1]~162_combout\,
	combout => \ctrb|rg_ula|entr1[1]~173_combout\);

-- Location: LCFF_X32_Y14_N1
\ctrb|rg_ula|ramb|conteudo_ram[127][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\);

-- Location: LCFF_X27_Y15_N1
\ctrb|rg_ula|ramb|conteudo_ram[95][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[95][1]~regout\);

-- Location: LCFF_X27_Y17_N25
\ctrb|rg_ula|ramb|conteudo_ram[111][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[111][1]~regout\);

-- Location: LCCOMB_X27_Y15_N18
\ctrb|rg_ula|entr1[1]~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~128_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[111][1]~regout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[79][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[79][1]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[111][1]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(4),
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[1]~128_combout\);

-- Location: LCCOMB_X27_Y15_N0
\ctrb|rg_ula|entr1[1]~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~129_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[1]~128_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\)) # (!\ctrb|rg_ula|entr1[1]~128_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[95][1]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[1]~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[95][1]~regout\,
	datad => \ctrb|rg_ula|entr1[1]~128_combout\,
	combout => \ctrb|rg_ula|entr1[1]~129_combout\);

-- Location: LCFF_X29_Y16_N7
\ctrb|rg_ula|ramb|conteudo_ram[117][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[117][1]~regout\);

-- Location: LCFF_X29_Y13_N23
\ctrb|rg_ula|ramb|conteudo_ram[69][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[69][1]~regout\);

-- Location: LCCOMB_X29_Y13_N22
\ctrb|rg_ula|entr1[1]~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~125_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|ramb|conteudo_ram[85][1]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[69][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[85][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[69][1]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[1]~125_combout\);

-- Location: LCCOMB_X29_Y16_N6
\ctrb|rg_ula|entr1[1]~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~126_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[1]~125_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[117][1]~regout\))) # (!\ctrb|rg_ula|entr1[1]~125_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[101][1]~regout\)))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[1]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[101][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[117][1]~regout\,
	datad => \ctrb|rg_ula|entr1[1]~125_combout\,
	combout => \ctrb|rg_ula|entr1[1]~126_combout\);

-- Location: LCFF_X33_Y13_N25
\ctrb|rg_ula|ramb|conteudo_ram[119][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[119][1]~regout\);

-- Location: LCFF_X34_Y13_N17
\ctrb|rg_ula|ramb|conteudo_ram[87][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[87][1]~regout\);

-- Location: LCFF_X34_Y13_N3
\ctrb|rg_ula|ramb|conteudo_ram[71][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[71][1]~regout\);

-- Location: LCCOMB_X34_Y13_N2
\ctrb|rg_ula|entr1[1]~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~123_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[103][1]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[71][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[103][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[71][1]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[1]~123_combout\);

-- Location: LCCOMB_X34_Y13_N16
\ctrb|rg_ula|entr1[1]~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~124_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[1]~123_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[119][1]~regout\)) # (!\ctrb|rg_ula|entr1[1]~123_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[87][1]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[1]~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[119][1]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[87][1]~regout\,
	datad => \ctrb|rg_ula|entr1[1]~123_combout\,
	combout => \ctrb|rg_ula|entr1[1]~124_combout\);

-- Location: LCCOMB_X21_Y16_N26
\ctrb|rg_ula|entr1[1]~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~127_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3)) # ((\ctrb|rg_ula|entr1[1]~124_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (!\ctrb|rg_ula|regb|data_out1\(3) & 
-- (\ctrb|rg_ula|entr1[1]~126_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|entr1[1]~126_combout\,
	datad => \ctrb|rg_ula|entr1[1]~124_combout\,
	combout => \ctrb|rg_ula|entr1[1]~127_combout\);

-- Location: LCCOMB_X21_Y16_N0
\ctrb|rg_ula|entr1[1]~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~130_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[1]~127_combout\ & ((\ctrb|rg_ula|entr1[1]~129_combout\))) # (!\ctrb|rg_ula|entr1[1]~127_combout\ & (\ctrb|rg_ula|entr1[1]~122_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[1]~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[1]~122_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|entr1[1]~129_combout\,
	datad => \ctrb|rg_ula|entr1[1]~127_combout\,
	combout => \ctrb|rg_ula|entr1[1]~130_combout\);

-- Location: LCFF_X24_Y9_N3
\ctrb|rg_ula|ramb|conteudo_ram[83][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[83][1]~regout\);

-- Location: LCFF_X24_Y9_N29
\ctrb|rg_ula|ramb|conteudo_ram[81][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[81][1]~regout\);

-- Location: LCCOMB_X24_Y9_N28
\ctrb|rg_ula|entr1[1]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~100_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[89][1]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[81][1]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[89][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[81][1]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[1]~100_combout\);

-- Location: LCCOMB_X24_Y9_N2
\ctrb|rg_ula|entr1[1]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~101_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[1]~100_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[91][1]~regout\)) # (!\ctrb|rg_ula|entr1[1]~100_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[83][1]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[1]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[91][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[83][1]~regout\,
	datad => \ctrb|rg_ula|entr1[1]~100_combout\,
	combout => \ctrb|rg_ula|entr1[1]~101_combout\);

-- Location: LCFF_X31_Y9_N11
\ctrb|rg_ula|ramb|conteudo_ram[115][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[115][1]~regout\);

-- Location: LCFF_X31_Y9_N1
\ctrb|rg_ula|ramb|conteudo_ram[121][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[121][1]~regout\);

-- Location: LCCOMB_X31_Y9_N0
\ctrb|rg_ula|entr1[1]~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~107_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[121][1]~regout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[113][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[113][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[121][1]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[1]~107_combout\);

-- Location: LCCOMB_X31_Y9_N10
\ctrb|rg_ula|entr1[1]~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~108_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[1]~107_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[123][1]~regout\)) # (!\ctrb|rg_ula|entr1[1]~107_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[115][1]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[1]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[123][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[115][1]~regout\,
	datad => \ctrb|rg_ula|entr1[1]~107_combout\,
	combout => \ctrb|rg_ula|entr1[1]~108_combout\);

-- Location: LCFF_X25_Y11_N1
\ctrb|rg_ula|ramb|conteudo_ram[105][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[105][1]~regout\);

-- Location: LCFF_X22_Y9_N5
\ctrb|rg_ula|ramb|conteudo_ram[97][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[97][1]~regout\);

-- Location: LCCOMB_X22_Y9_N4
\ctrb|rg_ula|entr1[1]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~102_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[99][1]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[97][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[99][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[97][1]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[1]~102_combout\);

-- Location: LCCOMB_X25_Y11_N0
\ctrb|rg_ula|entr1[1]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~103_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[1]~102_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[107][1]~regout\)) # (!\ctrb|rg_ula|entr1[1]~102_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[105][1]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[1]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[107][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[105][1]~regout\,
	datad => \ctrb|rg_ula|entr1[1]~102_combout\,
	combout => \ctrb|rg_ula|entr1[1]~103_combout\);

-- Location: LCFF_X23_Y9_N31
\ctrb|rg_ula|ramb|conteudo_ram[73][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[73][1]~regout\);

-- Location: LCFF_X25_Y9_N7
\ctrb|rg_ula|ramb|conteudo_ram[75][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[75][1]~regout\);

-- Location: LCFF_X26_Y9_N25
\ctrb|rg_ula|ramb|conteudo_ram[65][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[65][1]~regout\);

-- Location: LCCOMB_X26_Y9_N24
\ctrb|rg_ula|entr1[1]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~104_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[67][1]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[65][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[67][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[65][1]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[1]~104_combout\);

-- Location: LCCOMB_X25_Y9_N6
\ctrb|rg_ula|entr1[1]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~105_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[1]~104_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[75][1]~regout\))) # (!\ctrb|rg_ula|entr1[1]~104_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[73][1]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[1]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[73][1]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[75][1]~regout\,
	datad => \ctrb|rg_ula|entr1[1]~104_combout\,
	combout => \ctrb|rg_ula|entr1[1]~105_combout\);

-- Location: LCCOMB_X22_Y13_N10
\ctrb|rg_ula|entr1[1]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~106_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|regb|data_out1\(5))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|entr1[1]~103_combout\)) # (!\ctrb|rg_ula|regb|data_out1\(5) 
-- & ((\ctrb|rg_ula|entr1[1]~105_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|entr1[1]~103_combout\,
	datad => \ctrb|rg_ula|entr1[1]~105_combout\,
	combout => \ctrb|rg_ula|entr1[1]~106_combout\);

-- Location: LCCOMB_X22_Y13_N12
\ctrb|rg_ula|entr1[1]~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~109_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[1]~106_combout\ & ((\ctrb|rg_ula|entr1[1]~108_combout\))) # (!\ctrb|rg_ula|entr1[1]~106_combout\ & (\ctrb|rg_ula|entr1[1]~101_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[1]~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|entr1[1]~101_combout\,
	datac => \ctrb|rg_ula|entr1[1]~108_combout\,
	datad => \ctrb|rg_ula|entr1[1]~106_combout\,
	combout => \ctrb|rg_ula|entr1[1]~109_combout\);

-- Location: LCFF_X26_Y8_N27
\ctrb|rg_ula|ramb|conteudo_ram[114][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[114][1]~regout\);

-- Location: LCFF_X26_Y8_N29
\ctrb|rg_ula|ramb|conteudo_ram[112][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[112][1]~regout\);

-- Location: LCCOMB_X26_Y8_N28
\ctrb|rg_ula|entr1[1]~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~117_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[120][1]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[112][1]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[120][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[112][1]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[1]~117_combout\);

-- Location: LCCOMB_X26_Y8_N26
\ctrb|rg_ula|entr1[1]~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~118_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[1]~117_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[122][1]~regout\)) # (!\ctrb|rg_ula|entr1[1]~117_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[114][1]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[1]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[122][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[114][1]~regout\,
	datad => \ctrb|rg_ula|entr1[1]~117_combout\,
	combout => \ctrb|rg_ula|entr1[1]~118_combout\);

-- Location: LCCOMB_X24_Y16_N4
\ctrb|rg_ula|ramb|conteudo_ram[90][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[90][1]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(1),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[90][1]~feeder_combout\);

-- Location: LCFF_X24_Y16_N5
\ctrb|rg_ula|ramb|conteudo_ram[90][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[90][1]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[90][1]~regout\);

-- Location: LCCOMB_X26_Y14_N28
\ctrb|rg_ula|ramb|conteudo_ram[80][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[80][1]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(1),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[80][1]~feeder_combout\);

-- Location: LCFF_X26_Y14_N29
\ctrb|rg_ula|ramb|conteudo_ram[80][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[80][1]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[80][1]~regout\);

-- Location: LCCOMB_X24_Y14_N2
\ctrb|rg_ula|entr1[1]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~110_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[88][1]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[80][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[88][1]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[80][1]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(1),
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[1]~110_combout\);

-- Location: LCCOMB_X24_Y14_N4
\ctrb|rg_ula|entr1[1]~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~111_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[1]~110_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[90][1]~regout\))) # (!\ctrb|rg_ula|entr1[1]~110_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[82][1]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[1]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[82][1]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[90][1]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(1),
	datad => \ctrb|rg_ula|entr1[1]~110_combout\,
	combout => \ctrb|rg_ula|entr1[1]~111_combout\);

-- Location: LCCOMB_X23_Y13_N8
\ctrb|rg_ula|ramb|conteudo_ram[72][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[72][1]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(1),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[72][1]~feeder_combout\);

-- Location: LCFF_X23_Y13_N9
\ctrb|rg_ula|ramb|conteudo_ram[72][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[72][1]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[72][1]~regout\);

-- Location: LCFF_X23_Y11_N5
\ctrb|rg_ula|ramb|conteudo_ram[74][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[74][1]~regout\);

-- Location: LCFF_X27_Y13_N7
\ctrb|rg_ula|ramb|conteudo_ram[66][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[66][1]~regout\);

-- Location: LCCOMB_X23_Y13_N10
\ctrb|rg_ula|entr1[1]~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~114_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|regb|data_out1\(3)) # (\ctrb|rg_ula|ramb|conteudo_ram[66][1]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[64][1]~regout\ & 
-- (!\ctrb|rg_ula|regb|data_out1\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[64][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|regb|data_out1\(3),
	datad => \ctrb|rg_ula|ramb|conteudo_ram[66][1]~regout\,
	combout => \ctrb|rg_ula|entr1[1]~114_combout\);

-- Location: LCCOMB_X23_Y11_N4
\ctrb|rg_ula|entr1[1]~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~115_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[1]~114_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[74][1]~regout\))) # (!\ctrb|rg_ula|entr1[1]~114_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[72][1]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[1]~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[72][1]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[74][1]~regout\,
	datad => \ctrb|rg_ula|entr1[1]~114_combout\,
	combout => \ctrb|rg_ula|entr1[1]~115_combout\);

-- Location: LCFF_X26_Y11_N5
\ctrb|rg_ula|ramb|conteudo_ram[106][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[106][1]~regout\);

-- Location: LCFF_X26_Y11_N11
\ctrb|rg_ula|ramb|conteudo_ram[104][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[104][1]~regout\);

-- Location: LCFF_X26_Y15_N27
\ctrb|rg_ula|ramb|conteudo_ram[96][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(1),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[96][1]~regout\);

-- Location: LCCOMB_X26_Y15_N26
\ctrb|rg_ula|entr1[1]~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~112_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[98][1]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[96][1]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[98][1]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[96][1]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[1]~112_combout\);

-- Location: LCCOMB_X26_Y11_N10
\ctrb|rg_ula|entr1[1]~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~113_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[1]~112_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[106][1]~regout\)) # (!\ctrb|rg_ula|entr1[1]~112_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[104][1]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[1]~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[106][1]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[104][1]~regout\,
	datad => \ctrb|rg_ula|entr1[1]~112_combout\,
	combout => \ctrb|rg_ula|entr1[1]~113_combout\);

-- Location: LCCOMB_X23_Y11_N2
\ctrb|rg_ula|entr1[1]~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~116_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|regb|data_out1\(5))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[1]~113_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|entr1[1]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|entr1[1]~115_combout\,
	datad => \ctrb|rg_ula|entr1[1]~113_combout\,
	combout => \ctrb|rg_ula|entr1[1]~116_combout\);

-- Location: LCCOMB_X21_Y13_N28
\ctrb|rg_ula|entr1[1]~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~119_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[1]~116_combout\ & (\ctrb|rg_ula|entr1[1]~118_combout\)) # (!\ctrb|rg_ula|entr1[1]~116_combout\ & ((\ctrb|rg_ula|entr1[1]~111_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[1]~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|entr1[1]~118_combout\,
	datac => \ctrb|rg_ula|entr1[1]~111_combout\,
	datad => \ctrb|rg_ula|entr1[1]~116_combout\,
	combout => \ctrb|rg_ula|entr1[1]~119_combout\);

-- Location: LCCOMB_X21_Y13_N26
\ctrb|rg_ula|entr1[1]~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~120_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|regb|data_out1\(0))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|entr1[1]~109_combout\)) # (!\ctrb|rg_ula|regb|data_out1\(0) 
-- & ((\ctrb|rg_ula|entr1[1]~119_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|entr1[1]~109_combout\,
	datad => \ctrb|rg_ula|entr1[1]~119_combout\,
	combout => \ctrb|rg_ula|entr1[1]~120_combout\);

-- Location: LCCOMB_X21_Y13_N0
\ctrb|rg_ula|entr1[1]~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~131_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[1]~120_combout\ & ((\ctrb|rg_ula|entr1[1]~130_combout\))) # (!\ctrb|rg_ula|entr1[1]~120_combout\ & (\ctrb|rg_ula|entr1[1]~99_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[1]~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[1]~99_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[1]~130_combout\,
	datad => \ctrb|rg_ula|entr1[1]~120_combout\,
	combout => \ctrb|rg_ula|entr1[1]~131_combout\);

-- Location: LCCOMB_X21_Y13_N6
\ctrb|rg_ula|entr1[1]~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~175_combout\ = (\ctrb|rg_ula|entr1[11]~84_combout\ & ((\ctrb|rg_ula|entr1[1]~174_combout\ & (\ctrb|rg_ula|entr1[1]~173_combout\)) # (!\ctrb|rg_ula|entr1[1]~174_combout\ & ((\ctrb|rg_ula|entr1[1]~131_combout\))))) # 
-- (!\ctrb|rg_ula|entr1[11]~84_combout\ & (\ctrb|rg_ula|entr1[1]~174_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[11]~84_combout\,
	datab => \ctrb|rg_ula|entr1[1]~174_combout\,
	datac => \ctrb|rg_ula|entr1[1]~173_combout\,
	datad => \ctrb|rg_ula|entr1[1]~131_combout\,
	combout => \ctrb|rg_ula|entr1[1]~175_combout\);

-- Location: LCCOMB_X21_Y13_N12
\ctrb|rg_ula|entr1[1]~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[1]~176_combout\ = (\ctrb|Equal1~1_combout\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a4\)) # (!\ctrb|Equal1~1_combout\ & ((\ctrb|rg_ula|entr1[1]~175_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|Equal1~1_combout\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a4\,
	datad => \ctrb|rg_ula|entr1[1]~175_combout\,
	combout => \ctrb|rg_ula|entr1[1]~176_combout\);

-- Location: LCCOMB_X19_Y11_N8
\ctrb|rg_ula|entr0[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr0[0]~0_combout\ = (\ctrb|mux_PC~0_combout\ & (\ctrb|ctrl|PC|registro\(0))) # (!\ctrb|mux_PC~0_combout\ & ((\ctrb|rg_ula|regb|data_out0\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|PC|registro\(0),
	datab => \ctrb|rg_ula|regb|data_out0\(0),
	datad => \ctrb|mux_PC~0_combout\,
	combout => \ctrb|rg_ula|entr0[0]~0_combout\);

-- Location: LCCOMB_X20_Y11_N2
\ctrb|rg_ula|ulab|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add0~2_combout\ = (\ctrb|rg_ula|entr0[1]~1_combout\ & ((\ctrb|rg_ula|entr1[1]~176_combout\ & (!\ctrb|rg_ula|ulab|Add0~1\)) # (!\ctrb|rg_ula|entr1[1]~176_combout\ & (\ctrb|rg_ula|ulab|Add0~1\ & VCC)))) # (!\ctrb|rg_ula|entr0[1]~1_combout\ 
-- & ((\ctrb|rg_ula|entr1[1]~176_combout\ & ((\ctrb|rg_ula|ulab|Add0~1\) # (GND))) # (!\ctrb|rg_ula|entr1[1]~176_combout\ & (!\ctrb|rg_ula|ulab|Add0~1\))))
-- \ctrb|rg_ula|ulab|Add0~3\ = CARRY((\ctrb|rg_ula|entr0[1]~1_combout\ & (\ctrb|rg_ula|entr1[1]~176_combout\ & !\ctrb|rg_ula|ulab|Add0~1\)) # (!\ctrb|rg_ula|entr0[1]~1_combout\ & ((\ctrb|rg_ula|entr1[1]~176_combout\) # (!\ctrb|rg_ula|ulab|Add0~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[1]~1_combout\,
	datab => \ctrb|rg_ula|entr1[1]~176_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add0~1\,
	combout => \ctrb|rg_ula|ulab|Add0~2_combout\,
	cout => \ctrb|rg_ula|ulab|Add0~3\);

-- Location: LCCOMB_X20_Y11_N4
\ctrb|rg_ula|ulab|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add0~4_combout\ = ((\ctrb|rg_ula|entr1[2]~263_combout\ $ (\ctrb|rg_ula|entr0[2]~2_combout\ $ (\ctrb|rg_ula|ulab|Add0~3\)))) # (GND)
-- \ctrb|rg_ula|ulab|Add0~5\ = CARRY((\ctrb|rg_ula|entr1[2]~263_combout\ & (\ctrb|rg_ula|entr0[2]~2_combout\ & !\ctrb|rg_ula|ulab|Add0~3\)) # (!\ctrb|rg_ula|entr1[2]~263_combout\ & ((\ctrb|rg_ula|entr0[2]~2_combout\) # (!\ctrb|rg_ula|ulab|Add0~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[2]~263_combout\,
	datab => \ctrb|rg_ula|entr0[2]~2_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add0~3\,
	combout => \ctrb|rg_ula|ulab|Add0~4_combout\,
	cout => \ctrb|rg_ula|ulab|Add0~5\);

-- Location: LCCOMB_X20_Y11_N6
\ctrb|rg_ula|ulab|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add0~6_combout\ = (\ctrb|rg_ula|entr0[3]~3_combout\ & ((\ctrb|rg_ula|entr1[3]~350_combout\ & (!\ctrb|rg_ula|ulab|Add0~5\)) # (!\ctrb|rg_ula|entr1[3]~350_combout\ & (\ctrb|rg_ula|ulab|Add0~5\ & VCC)))) # (!\ctrb|rg_ula|entr0[3]~3_combout\ 
-- & ((\ctrb|rg_ula|entr1[3]~350_combout\ & ((\ctrb|rg_ula|ulab|Add0~5\) # (GND))) # (!\ctrb|rg_ula|entr1[3]~350_combout\ & (!\ctrb|rg_ula|ulab|Add0~5\))))
-- \ctrb|rg_ula|ulab|Add0~7\ = CARRY((\ctrb|rg_ula|entr0[3]~3_combout\ & (\ctrb|rg_ula|entr1[3]~350_combout\ & !\ctrb|rg_ula|ulab|Add0~5\)) # (!\ctrb|rg_ula|entr0[3]~3_combout\ & ((\ctrb|rg_ula|entr1[3]~350_combout\) # (!\ctrb|rg_ula|ulab|Add0~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[3]~3_combout\,
	datab => \ctrb|rg_ula|entr1[3]~350_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add0~5\,
	combout => \ctrb|rg_ula|ulab|Add0~6_combout\,
	cout => \ctrb|rg_ula|ulab|Add0~7\);

-- Location: LCCOMB_X20_Y11_N8
\ctrb|rg_ula|ulab|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add0~8_combout\ = ((\ctrb|rg_ula|entr0[4]~4_combout\ $ (\ctrb|rg_ula|entr1[4]~437_combout\ $ (\ctrb|rg_ula|ulab|Add0~7\)))) # (GND)
-- \ctrb|rg_ula|ulab|Add0~9\ = CARRY((\ctrb|rg_ula|entr0[4]~4_combout\ & ((!\ctrb|rg_ula|ulab|Add0~7\) # (!\ctrb|rg_ula|entr1[4]~437_combout\))) # (!\ctrb|rg_ula|entr0[4]~4_combout\ & (!\ctrb|rg_ula|entr1[4]~437_combout\ & !\ctrb|rg_ula|ulab|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[4]~4_combout\,
	datab => \ctrb|rg_ula|entr1[4]~437_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add0~7\,
	combout => \ctrb|rg_ula|ulab|Add0~8_combout\,
	cout => \ctrb|rg_ula|ulab|Add0~9\);

-- Location: LCCOMB_X20_Y11_N10
\ctrb|rg_ula|ulab|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add0~10_combout\ = (\ctrb|rg_ula|entr1[5]~524_combout\ & ((\ctrb|rg_ula|entr0[5]~5_combout\ & (!\ctrb|rg_ula|ulab|Add0~9\)) # (!\ctrb|rg_ula|entr0[5]~5_combout\ & ((\ctrb|rg_ula|ulab|Add0~9\) # (GND))))) # 
-- (!\ctrb|rg_ula|entr1[5]~524_combout\ & ((\ctrb|rg_ula|entr0[5]~5_combout\ & (\ctrb|rg_ula|ulab|Add0~9\ & VCC)) # (!\ctrb|rg_ula|entr0[5]~5_combout\ & (!\ctrb|rg_ula|ulab|Add0~9\))))
-- \ctrb|rg_ula|ulab|Add0~11\ = CARRY((\ctrb|rg_ula|entr1[5]~524_combout\ & ((!\ctrb|rg_ula|ulab|Add0~9\) # (!\ctrb|rg_ula|entr0[5]~5_combout\))) # (!\ctrb|rg_ula|entr1[5]~524_combout\ & (!\ctrb|rg_ula|entr0[5]~5_combout\ & !\ctrb|rg_ula|ulab|Add0~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[5]~524_combout\,
	datab => \ctrb|rg_ula|entr0[5]~5_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add0~9\,
	combout => \ctrb|rg_ula|ulab|Add0~10_combout\,
	cout => \ctrb|rg_ula|ulab|Add0~11\);

-- Location: LCCOMB_X20_Y11_N12
\ctrb|rg_ula|ulab|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add0~12_combout\ = ((\ctrb|rg_ula|entr0[6]~6_combout\ $ (\ctrb|rg_ula|entr1[6]~528_combout\ $ (\ctrb|rg_ula|ulab|Add0~11\)))) # (GND)
-- \ctrb|rg_ula|ulab|Add0~13\ = CARRY((\ctrb|rg_ula|entr0[6]~6_combout\ & ((!\ctrb|rg_ula|ulab|Add0~11\) # (!\ctrb|rg_ula|entr1[6]~528_combout\))) # (!\ctrb|rg_ula|entr0[6]~6_combout\ & (!\ctrb|rg_ula|entr1[6]~528_combout\ & !\ctrb|rg_ula|ulab|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[6]~6_combout\,
	datab => \ctrb|rg_ula|entr1[6]~528_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add0~11\,
	combout => \ctrb|rg_ula|ulab|Add0~12_combout\,
	cout => \ctrb|rg_ula|ulab|Add0~13\);

-- Location: LCCOMB_X20_Y11_N14
\ctrb|rg_ula|ulab|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add0~14_combout\ = (\ctrb|rg_ula|entr0[7]~7_combout\ & ((\ctrb|rg_ula|entr1[7]~618_combout\ & (!\ctrb|rg_ula|ulab|Add0~13\)) # (!\ctrb|rg_ula|entr1[7]~618_combout\ & (\ctrb|rg_ula|ulab|Add0~13\ & VCC)))) # 
-- (!\ctrb|rg_ula|entr0[7]~7_combout\ & ((\ctrb|rg_ula|entr1[7]~618_combout\ & ((\ctrb|rg_ula|ulab|Add0~13\) # (GND))) # (!\ctrb|rg_ula|entr1[7]~618_combout\ & (!\ctrb|rg_ula|ulab|Add0~13\))))
-- \ctrb|rg_ula|ulab|Add0~15\ = CARRY((\ctrb|rg_ula|entr0[7]~7_combout\ & (\ctrb|rg_ula|entr1[7]~618_combout\ & !\ctrb|rg_ula|ulab|Add0~13\)) # (!\ctrb|rg_ula|entr0[7]~7_combout\ & ((\ctrb|rg_ula|entr1[7]~618_combout\) # (!\ctrb|rg_ula|ulab|Add0~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[7]~7_combout\,
	datab => \ctrb|rg_ula|entr1[7]~618_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add0~13\,
	combout => \ctrb|rg_ula|ulab|Add0~14_combout\,
	cout => \ctrb|rg_ula|ulab|Add0~15\);

-- Location: LCCOMB_X20_Y11_N16
\ctrb|rg_ula|ulab|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add0~16_combout\ = ((\ctrb|rg_ula|entr0[8]~8_combout\ $ (\ctrb|rg_ula|entr1[8]~1338_combout\ $ (\ctrb|rg_ula|ulab|Add0~15\)))) # (GND)
-- \ctrb|rg_ula|ulab|Add0~17\ = CARRY((\ctrb|rg_ula|entr0[8]~8_combout\ & ((!\ctrb|rg_ula|ulab|Add0~15\) # (!\ctrb|rg_ula|entr1[8]~1338_combout\))) # (!\ctrb|rg_ula|entr0[8]~8_combout\ & (!\ctrb|rg_ula|entr1[8]~1338_combout\ & !\ctrb|rg_ula|ulab|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[8]~8_combout\,
	datab => \ctrb|rg_ula|entr1[8]~1338_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add0~15\,
	combout => \ctrb|rg_ula|ulab|Add0~16_combout\,
	cout => \ctrb|rg_ula|ulab|Add0~17\);

-- Location: LCCOMB_X16_Y11_N0
\ctrb|rg_ula|entr0[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr0[3]~3_combout\ = (\ctrb|mux_PC~0_combout\ & (\ctrb|ctrl|PC|registro\(3))) # (!\ctrb|mux_PC~0_combout\ & ((\ctrb|rg_ula|regb|data_out0\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|PC|registro\(3),
	datac => \ctrb|mux_PC~0_combout\,
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|entr0[3]~3_combout\);

-- Location: LCCOMB_X20_Y8_N22
\ctrb|rg_ula|entr1[2]~261\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~261_combout\ = (\ctrb|rg_ula|entr1[0]~85_combout\ & ((\ctrb|rg_ula|entr1[11]~86_combout\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\)) # (!\ctrb|rg_ula|entr1[11]~86_combout\ & ((\ctrb|rg_ula|regb|data_out1\(2)))))) 
-- # (!\ctrb|rg_ula|entr1[0]~85_combout\ & (((!\ctrb|rg_ula|entr1[11]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\,
	datab => \ctrb|rg_ula|entr1[0]~85_combout\,
	datac => \ctrb|rg_ula|regb|data_out1\(2),
	datad => \ctrb|rg_ula|entr1[11]~86_combout\,
	combout => \ctrb|rg_ula|entr1[2]~261_combout\);

-- Location: LCFF_X18_Y10_N29
\ctrb|rg_ula|regb|reg5|registro[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[2]~12_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg5|registro\(2));

-- Location: LCCOMB_X18_Y10_N28
\ctrb|rg_ula|regb|data_out0[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[2]~9_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & (((\ctrb|rg_ula|regb|reg5|registro\(2)) # (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\)))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & (\ctrb|rg_ula|regb|reg1|registro\(2) & ((!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg1|registro\(2),
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	datac => \ctrb|rg_ula|regb|reg5|registro\(2),
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	combout => \ctrb|rg_ula|regb|data_out0[2]~9_combout\);

-- Location: LCCOMB_X32_Y14_N26
\ctrb|rg_ula|regb|data_out0[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[2]~10_combout\ = (\ctrb|rg_ula|regb|data_out0[2]~9_combout\ & ((\ctrb|rg_ula|regb|reg7|registro\(2)) # ((!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\)))) # (!\ctrb|rg_ula|regb|data_out0[2]~9_combout\ & 
-- (((\ctrb|rg_ula|regb|reg3|registro\(2) & \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg7|registro\(2),
	datab => \ctrb|rg_ula|regb|reg3|registro\(2),
	datac => \ctrb|rg_ula|regb|data_out0[2]~9_combout\,
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	combout => \ctrb|rg_ula|regb|data_out0[2]~10_combout\);

-- Location: LCCOMB_X32_Y14_N20
\ctrb|rg_ula|regb|data_out0[2]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[2]~11_combout\ = (\ctrb|rg_ula|regb|data_out0[0]~3_combout\ & ((\ctrb|rg_ula|regb|data_out0[0]~4_combout\ & ((\ctrb|rg_ula|regb|data_out0[2]~10_combout\))) # (!\ctrb|rg_ula|regb|data_out0[0]~4_combout\ & 
-- (\ctrb|rg_ula|regb|reg4|registro\(2))))) # (!\ctrb|rg_ula|regb|data_out0[0]~3_combout\ & (((\ctrb|rg_ula|regb|data_out0[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg4|registro\(2),
	datab => \ctrb|rg_ula|regb|data_out0[2]~10_combout\,
	datac => \ctrb|rg_ula|regb|data_out0[0]~3_combout\,
	datad => \ctrb|rg_ula|regb|data_out0[0]~4_combout\,
	combout => \ctrb|rg_ula|regb|data_out0[2]~11_combout\);

-- Location: LCCOMB_X32_Y14_N6
\ctrb|rg_ula|regb|data_out0[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0\(2) = (\ctrb|rg_ula|regb|data_out0[0]~0_combout\ & ((\ctrb|rg_ula|regb|data_out0[2]~11_combout\ & (\ctrb|rg_ula|regb|reg6|registro\(2))) # (!\ctrb|rg_ula|regb|data_out0[2]~11_combout\ & 
-- ((\ctrb|rg_ula|regb|reg2|registro\(2)))))) # (!\ctrb|rg_ula|regb|data_out0[0]~0_combout\ & (((\ctrb|rg_ula|regb|data_out0[2]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out0[0]~0_combout\,
	datab => \ctrb|rg_ula|regb|reg6|registro\(2),
	datac => \ctrb|rg_ula|regb|data_out0[2]~11_combout\,
	datad => \ctrb|rg_ula|regb|reg2|registro\(2),
	combout => \ctrb|rg_ula|regb|data_out0\(2));

-- Location: LCFF_X15_Y14_N25
\ctrb|rg_ula|ramb|conteudo_ram[23][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[23][2]~regout\);

-- Location: LCCOMB_X16_Y6_N28
\ctrb|rg_ula|ramb|conteudo_ram[39][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[39][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[39][2]~feeder_combout\);

-- Location: LCFF_X16_Y6_N29
\ctrb|rg_ula|ramb|conteudo_ram[39][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[39][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[39][2]~regout\);

-- Location: LCFF_X16_Y17_N27
\ctrb|rg_ula|ramb|conteudo_ram[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[7][2]~regout\);

-- Location: LCCOMB_X16_Y17_N26
\ctrb|rg_ula|entr1[2]~226\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~226_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[39][2]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[7][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[39][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[7][2]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[2]~226_combout\);

-- Location: LCCOMB_X15_Y14_N24
\ctrb|rg_ula|entr1[2]~227\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~227_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[2]~226_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[55][2]~regout\)) # (!\ctrb|rg_ula|entr1[2]~226_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[23][2]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[2]~226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[55][2]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[23][2]~regout\,
	datad => \ctrb|rg_ula|entr1[2]~226_combout\,
	combout => \ctrb|rg_ula|entr1[2]~227_combout\);

-- Location: LCFF_X19_Y14_N25
\ctrb|rg_ula|ramb|conteudo_ram[35][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[35][2]~regout\);

-- Location: LCFF_X14_Y17_N5
\ctrb|rg_ula|ramb|conteudo_ram[19][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[19][2]~regout\);

-- Location: LCFF_X18_Y14_N13
\ctrb|rg_ula|ramb|conteudo_ram[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[3][2]~regout\);

-- Location: LCCOMB_X18_Y14_N12
\ctrb|rg_ula|entr1[2]~221\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~221_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[19][2]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[3][2]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[19][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[3][2]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[2]~221_combout\);

-- Location: LCCOMB_X19_Y14_N24
\ctrb|rg_ula|entr1[2]~222\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~222_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[2]~221_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[51][2]~regout\)) # (!\ctrb|rg_ula|entr1[2]~221_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[35][2]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[2]~221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[51][2]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[35][2]~regout\,
	datad => \ctrb|rg_ula|entr1[2]~221_combout\,
	combout => \ctrb|rg_ula|entr1[2]~222_combout\);

-- Location: LCFF_X19_Y14_N27
\ctrb|rg_ula|ramb|conteudo_ram[50][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[50][2]~regout\);

-- Location: LCFF_X20_Y17_N27
\ctrb|rg_ula|ramb|conteudo_ram[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[2][2]~regout\);

-- Location: LCCOMB_X20_Y17_N26
\ctrb|rg_ula|entr1[2]~223\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~223_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[18][2]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[2][2]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[18][2]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[2][2]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[2]~223_combout\);

-- Location: LCCOMB_X19_Y14_N26
\ctrb|rg_ula|entr1[2]~224\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~224_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[2]~223_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[50][2]~regout\))) # (!\ctrb|rg_ula|entr1[2]~223_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[34][2]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[2]~223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[34][2]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[50][2]~regout\,
	datad => \ctrb|rg_ula|entr1[2]~223_combout\,
	combout => \ctrb|rg_ula|entr1[2]~224_combout\);

-- Location: LCCOMB_X19_Y14_N16
\ctrb|rg_ula|entr1[2]~225\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~225_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2)) # ((\ctrb|rg_ula|entr1[2]~222_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (!\ctrb|rg_ula|regb|data_out1\(2) & 
-- ((\ctrb|rg_ula|entr1[2]~224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[2]~222_combout\,
	datad => \ctrb|rg_ula|entr1[2]~224_combout\,
	combout => \ctrb|rg_ula|entr1[2]~225_combout\);

-- Location: LCCOMB_X18_Y11_N4
\ctrb|rg_ula|entr1[2]~228\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~228_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[2]~225_combout\ & ((\ctrb|rg_ula|entr1[2]~227_combout\))) # (!\ctrb|rg_ula|entr1[2]~225_combout\ & (\ctrb|rg_ula|entr1[2]~220_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[2]~225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[2]~220_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[2]~227_combout\,
	datad => \ctrb|rg_ula|entr1[2]~225_combout\,
	combout => \ctrb|rg_ula|entr1[2]~228_combout\);

-- Location: LCCOMB_X24_Y19_N16
\ctrb|rg_ula|ramb|conteudo_ram[57][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[57][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[57][2]~feeder_combout\);

-- Location: LCFF_X24_Y19_N17
\ctrb|rg_ula|ramb|conteudo_ram[57][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[57][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[57][2]~regout\);

-- Location: LCFF_X22_Y19_N27
\ctrb|rg_ula|ramb|conteudo_ram[41][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[41][2]~regout\);

-- Location: LCCOMB_X23_Y20_N28
\ctrb|rg_ula|ramb|Decoder0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~81_combout\ = (\ctrb|rg_ula|ramb|Decoder0~80_combout\ & \ctrb|rg_ula|ramb|Decoder0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|Decoder0~80_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~11_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~81_combout\);

-- Location: LCFF_X23_Y19_N15
\ctrb|rg_ula|ramb|conteudo_ram[25][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[25][2]~regout\);

-- Location: LCFF_X22_Y19_N13
\ctrb|rg_ula|ramb|conteudo_ram[9][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[9][2]~regout\);

-- Location: LCCOMB_X22_Y19_N12
\ctrb|rg_ula|entr1[2]~229\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~229_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[25][2]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[9][2]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[25][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[9][2]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[2]~229_combout\);

-- Location: LCCOMB_X22_Y19_N26
\ctrb|rg_ula|entr1[2]~230\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~230_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[2]~229_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[57][2]~regout\)) # (!\ctrb|rg_ula|entr1[2]~229_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[41][2]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[2]~229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[57][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[41][2]~regout\,
	datad => \ctrb|rg_ula|entr1[2]~229_combout\,
	combout => \ctrb|rg_ula|entr1[2]~230_combout\);

-- Location: LCFF_X15_Y15_N9
\ctrb|rg_ula|ramb|conteudo_ram[29][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[29][2]~regout\);

-- Location: LCFF_X15_Y13_N3
\ctrb|rg_ula|ramb|conteudo_ram[13][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[13][2]~regout\);

-- Location: LCCOMB_X15_Y13_N2
\ctrb|rg_ula|entr1[2]~236\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~236_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[45][2]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[13][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[45][2]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[13][2]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[2]~236_combout\);

-- Location: LCCOMB_X15_Y15_N8
\ctrb|rg_ula|entr1[2]~237\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~237_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[2]~236_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[61][2]~regout\)) # (!\ctrb|rg_ula|entr1[2]~236_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[29][2]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[2]~236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[61][2]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[29][2]~regout\,
	datad => \ctrb|rg_ula|entr1[2]~236_combout\,
	combout => \ctrb|rg_ula|entr1[2]~237_combout\);

-- Location: LCCOMB_X22_Y18_N22
\ctrb|rg_ula|ramb|conteudo_ram[60][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[60][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[60][2]~feeder_combout\);

-- Location: LCFF_X22_Y18_N23
\ctrb|rg_ula|ramb|conteudo_ram[60][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[60][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[60][2]~regout\);

-- Location: LCFF_X18_Y18_N23
\ctrb|rg_ula|ramb|conteudo_ram[28][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[28][2]~regout\);

-- Location: LCFF_X18_Y18_N1
\ctrb|rg_ula|ramb|conteudo_ram[12][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[12][2]~regout\);

-- Location: LCCOMB_X18_Y18_N0
\ctrb|rg_ula|entr1[2]~231\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~231_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[44][2]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[12][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[44][2]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[12][2]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[2]~231_combout\);

-- Location: LCCOMB_X18_Y18_N22
\ctrb|rg_ula|entr1[2]~232\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~232_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[2]~231_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[60][2]~regout\)) # (!\ctrb|rg_ula|entr1[2]~231_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[28][2]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[2]~231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[60][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[28][2]~regout\,
	datad => \ctrb|rg_ula|entr1[2]~231_combout\,
	combout => \ctrb|rg_ula|entr1[2]~232_combout\);

-- Location: LCFF_X14_Y15_N9
\ctrb|rg_ula|ramb|conteudo_ram[56][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[56][2]~regout\);

-- Location: LCFF_X21_Y15_N19
\ctrb|rg_ula|ramb|conteudo_ram[40][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[40][2]~regout\);

-- Location: LCFF_X16_Y11_N15
\ctrb|rg_ula|ramb|conteudo_ram[24][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[24][2]~regout\);

-- Location: LCFF_X22_Y16_N11
\ctrb|rg_ula|ramb|conteudo_ram[8][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[8][2]~regout\);

-- Location: LCCOMB_X22_Y16_N10
\ctrb|rg_ula|entr1[2]~233\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~233_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[24][2]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[8][2]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[24][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[8][2]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[2]~233_combout\);

-- Location: LCCOMB_X21_Y15_N18
\ctrb|rg_ula|entr1[2]~234\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~234_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[2]~233_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[56][2]~regout\)) # (!\ctrb|rg_ula|entr1[2]~233_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[40][2]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[2]~233_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[56][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[40][2]~regout\,
	datad => \ctrb|rg_ula|entr1[2]~233_combout\,
	combout => \ctrb|rg_ula|entr1[2]~234_combout\);

-- Location: LCCOMB_X21_Y15_N28
\ctrb|rg_ula|entr1[2]~235\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~235_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0)) # ((\ctrb|rg_ula|entr1[2]~232_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (!\ctrb|rg_ula|regb|data_out1\(0) & 
-- ((\ctrb|rg_ula|entr1[2]~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|entr1[2]~232_combout\,
	datad => \ctrb|rg_ula|entr1[2]~234_combout\,
	combout => \ctrb|rg_ula|entr1[2]~235_combout\);

-- Location: LCCOMB_X21_Y15_N30
\ctrb|rg_ula|entr1[2]~238\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~238_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[2]~235_combout\ & ((\ctrb|rg_ula|entr1[2]~237_combout\))) # (!\ctrb|rg_ula|entr1[2]~235_combout\ & (\ctrb|rg_ula|entr1[2]~230_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[2]~235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|entr1[2]~230_combout\,
	datac => \ctrb|rg_ula|entr1[2]~237_combout\,
	datad => \ctrb|rg_ula|entr1[2]~235_combout\,
	combout => \ctrb|rg_ula|entr1[2]~238_combout\);

-- Location: LCCOMB_X25_Y16_N22
\ctrb|rg_ula|ramb|conteudo_ram[49][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[49][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[49][2]~feeder_combout\);

-- Location: LCFF_X25_Y16_N23
\ctrb|rg_ula|ramb|conteudo_ram[49][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[49][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[49][2]~regout\);

-- Location: LCFF_X21_Y19_N27
\ctrb|rg_ula|ramb|conteudo_ram[33][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[33][2]~regout\);

-- Location: LCCOMB_X21_Y20_N26
\ctrb|rg_ula|ramb|conteudo_ram[17][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[17][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[17][2]~feeder_combout\);

-- Location: LCFF_X21_Y20_N27
\ctrb|rg_ula|ramb|conteudo_ram[17][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[17][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[17][2]~regout\);

-- Location: LCFF_X21_Y19_N1
\ctrb|rg_ula|ramb|conteudo_ram[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[1][2]~regout\);

-- Location: LCCOMB_X21_Y19_N0
\ctrb|rg_ula|entr1[2]~239\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~239_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|ramb|conteudo_ram[17][2]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[1][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[17][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[1][2]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[2]~239_combout\);

-- Location: LCCOMB_X21_Y19_N26
\ctrb|rg_ula|entr1[2]~240\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~240_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[2]~239_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[49][2]~regout\)) # (!\ctrb|rg_ula|entr1[2]~239_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[33][2]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[2]~239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[49][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[33][2]~regout\,
	datad => \ctrb|rg_ula|entr1[2]~239_combout\,
	combout => \ctrb|rg_ula|entr1[2]~240_combout\);

-- Location: LCCOMB_X26_Y18_N8
\ctrb|rg_ula|ramb|conteudo_ram[53][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[53][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[53][2]~feeder_combout\);

-- Location: LCFF_X26_Y18_N9
\ctrb|rg_ula|ramb|conteudo_ram[53][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[53][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[53][2]~regout\);

-- Location: LCFF_X25_Y17_N9
\ctrb|rg_ula|ramb|conteudo_ram[21][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[21][2]~regout\);

-- Location: LCFF_X22_Y20_N21
\ctrb|rg_ula|ramb|conteudo_ram[37][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[37][2]~regout\);

-- Location: LCFF_X23_Y17_N23
\ctrb|rg_ula|ramb|conteudo_ram[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[5][2]~regout\);

-- Location: LCCOMB_X23_Y17_N22
\ctrb|rg_ula|entr1[2]~246\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~246_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[37][2]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[5][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[37][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[5][2]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[2]~246_combout\);

-- Location: LCCOMB_X25_Y17_N8
\ctrb|rg_ula|entr1[2]~247\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~247_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[2]~246_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[53][2]~regout\)) # (!\ctrb|rg_ula|entr1[2]~246_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[21][2]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[2]~246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[53][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[21][2]~regout\,
	datad => \ctrb|rg_ula|entr1[2]~246_combout\,
	combout => \ctrb|rg_ula|entr1[2]~247_combout\);

-- Location: LCCOMB_X22_Y17_N2
\ctrb|rg_ula|ramb|conteudo_ram[20][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[20][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[20][2]~feeder_combout\);

-- Location: LCFF_X22_Y17_N3
\ctrb|rg_ula|ramb|conteudo_ram[20][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[20][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[20][2]~regout\);

-- Location: LCFF_X23_Y16_N19
\ctrb|rg_ula|ramb|conteudo_ram[52][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[52][2]~regout\);

-- Location: LCCOMB_X16_Y16_N4
\ctrb|rg_ula|ramb|conteudo_ram[36][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[36][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[36][2]~feeder_combout\);

-- Location: LCFF_X16_Y16_N5
\ctrb|rg_ula|ramb|conteudo_ram[36][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[36][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[36][2]~regout\);

-- Location: LCFF_X23_Y16_N29
\ctrb|rg_ula|ramb|conteudo_ram[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[4][2]~regout\);

-- Location: LCCOMB_X23_Y16_N28
\ctrb|rg_ula|entr1[2]~241\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~241_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[36][2]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|ramb|conteudo_ram[4][2]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[36][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[4][2]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[2]~241_combout\);

-- Location: LCCOMB_X23_Y16_N18
\ctrb|rg_ula|entr1[2]~242\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~242_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[2]~241_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[52][2]~regout\))) # (!\ctrb|rg_ula|entr1[2]~241_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[20][2]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[2]~241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[20][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[52][2]~regout\,
	datad => \ctrb|rg_ula|entr1[2]~241_combout\,
	combout => \ctrb|rg_ula|entr1[2]~242_combout\);

-- Location: LCCOMB_X22_Y11_N0
\ctrb|rg_ula|entr1[2]~245\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~245_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0)) # (\ctrb|rg_ula|entr1[2]~242_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|entr1[2]~244_combout\ & 
-- (!\ctrb|rg_ula|regb|data_out1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[2]~244_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|regb|data_out1\(0),
	datad => \ctrb|rg_ula|entr1[2]~242_combout\,
	combout => \ctrb|rg_ula|entr1[2]~245_combout\);

-- Location: LCCOMB_X22_Y11_N22
\ctrb|rg_ula|entr1[2]~248\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~248_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[2]~245_combout\ & ((\ctrb|rg_ula|entr1[2]~247_combout\))) # (!\ctrb|rg_ula|entr1[2]~245_combout\ & (\ctrb|rg_ula|entr1[2]~240_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[2]~245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|entr1[2]~240_combout\,
	datac => \ctrb|rg_ula|entr1[2]~247_combout\,
	datad => \ctrb|rg_ula|entr1[2]~245_combout\,
	combout => \ctrb|rg_ula|entr1[2]~248_combout\);

-- Location: LCCOMB_X22_Y11_N4
\ctrb|rg_ula|entr1[2]~249\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~249_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|regb|data_out1\(3))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|entr1[2]~238_combout\)) # (!\ctrb|rg_ula|regb|data_out1\(3) 
-- & ((\ctrb|rg_ula|entr1[2]~248_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|entr1[2]~238_combout\,
	datad => \ctrb|rg_ula|entr1[2]~248_combout\,
	combout => \ctrb|rg_ula|entr1[2]~249_combout\);

-- Location: LCCOMB_X14_Y10_N0
\ctrb|rg_ula|ramb|Decoder0~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~149_combout\ = (\ctrb|rg_ula|ramb|Decoder0~88_combout\ & \ctrb|rg_ula|ramb|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~88_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~0_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~149_combout\);

-- Location: LCFF_X14_Y10_N1
\ctrb|rg_ula|ramb|conteudo_ram[47][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[47][2]~regout\);

-- Location: LCFF_X14_Y11_N1
\ctrb|rg_ula|ramb|conteudo_ram[46][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[46][2]~regout\);

-- Location: LCCOMB_X16_Y14_N24
\ctrb|rg_ula|ramb|conteudo_ram[43][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[43][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[43][2]~feeder_combout\);

-- Location: LCFF_X16_Y14_N25
\ctrb|rg_ula|ramb|conteudo_ram[43][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[43][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[43][2]~regout\);

-- Location: LCFF_X15_Y12_N11
\ctrb|rg_ula|ramb|conteudo_ram[42][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[42][2]~regout\);

-- Location: LCCOMB_X15_Y12_N10
\ctrb|rg_ula|entr1[2]~250\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~250_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[43][2]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[42][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[43][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[42][2]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[2]~250_combout\);

-- Location: LCCOMB_X14_Y11_N0
\ctrb|rg_ula|entr1[2]~251\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~251_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[2]~250_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[47][2]~regout\)) # (!\ctrb|rg_ula|entr1[2]~250_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[46][2]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[2]~250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[47][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[46][2]~regout\,
	datad => \ctrb|rg_ula|entr1[2]~250_combout\,
	combout => \ctrb|rg_ula|entr1[2]~251_combout\);

-- Location: LCCOMB_X14_Y13_N12
\ctrb|rg_ula|ramb|conteudo_ram[31][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[31][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[31][2]~feeder_combout\);

-- Location: LCFF_X14_Y13_N13
\ctrb|rg_ula|ramb|conteudo_ram[31][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[31][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[31][2]~regout\);

-- Location: LCCOMB_X13_Y10_N16
\ctrb|rg_ula|ramb|conteudo_ram[30][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[30][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[30][2]~feeder_combout\);

-- Location: LCFF_X13_Y10_N17
\ctrb|rg_ula|ramb|conteudo_ram[30][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[30][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[30][2]~regout\);

-- Location: LCCOMB_X14_Y11_N6
\ctrb|rg_ula|entr1[2]~252\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~252_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[30][2]~regout\) # (\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|ramb|conteudo_ram[26][2]~regout\ & 
-- ((!\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[26][2]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[30][2]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(2),
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[2]~252_combout\);

-- Location: LCCOMB_X14_Y11_N4
\ctrb|rg_ula|entr1[2]~253\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~253_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[2]~252_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[31][2]~regout\))) # (!\ctrb|rg_ula|entr1[2]~252_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[27][2]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[2]~252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[27][2]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[31][2]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(0),
	datad => \ctrb|rg_ula|entr1[2]~252_combout\,
	combout => \ctrb|rg_ula|entr1[2]~253_combout\);

-- Location: LCCOMB_X13_Y11_N30
\ctrb|rg_ula|ramb|conteudo_ram[14][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[14][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[14][2]~feeder_combout\);

-- Location: LCFF_X13_Y11_N31
\ctrb|rg_ula|ramb|conteudo_ram[14][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[14][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[14][2]~regout\);

-- Location: LCFF_X14_Y11_N3
\ctrb|rg_ula|ramb|conteudo_ram[15][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[15][2]~regout\);

-- Location: LCFF_X13_Y13_N25
\ctrb|rg_ula|ramb|conteudo_ram[10][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[10][2]~regout\);

-- Location: LCCOMB_X13_Y13_N24
\ctrb|rg_ula|entr1[2]~254\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~254_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[11][2]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[10][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[11][2]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[10][2]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[2]~254_combout\);

-- Location: LCCOMB_X14_Y11_N2
\ctrb|rg_ula|entr1[2]~255\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~255_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[2]~254_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[15][2]~regout\))) # (!\ctrb|rg_ula|entr1[2]~254_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[14][2]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[2]~254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[14][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[15][2]~regout\,
	datad => \ctrb|rg_ula|entr1[2]~254_combout\,
	combout => \ctrb|rg_ula|entr1[2]~255_combout\);

-- Location: LCCOMB_X14_Y11_N20
\ctrb|rg_ula|entr1[2]~256\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~256_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|regb|data_out1\(4))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|entr1[2]~253_combout\)) # (!\ctrb|rg_ula|regb|data_out1\(4) 
-- & ((\ctrb|rg_ula|entr1[2]~255_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|entr1[2]~253_combout\,
	datad => \ctrb|rg_ula|entr1[2]~255_combout\,
	combout => \ctrb|rg_ula|entr1[2]~256_combout\);

-- Location: LCFF_X15_Y17_N25
\ctrb|rg_ula|ramb|conteudo_ram[63][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[63][2]~regout\);

-- Location: LCFF_X15_Y19_N21
\ctrb|rg_ula|ramb|conteudo_ram[59][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[59][2]~regout\);

-- Location: LCCOMB_X24_Y18_N12
\ctrb|rg_ula|ramb|conteudo_ram[62][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[62][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[62][2]~feeder_combout\);

-- Location: LCFF_X24_Y18_N13
\ctrb|rg_ula|ramb|conteudo_ram[62][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[62][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[62][2]~regout\);

-- Location: LCFF_X15_Y19_N3
\ctrb|rg_ula|ramb|conteudo_ram[58][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[58][2]~regout\);

-- Location: LCCOMB_X15_Y19_N2
\ctrb|rg_ula|entr1[2]~257\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~257_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[62][2]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[58][2]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[62][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[58][2]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[2]~257_combout\);

-- Location: LCCOMB_X15_Y19_N20
\ctrb|rg_ula|entr1[2]~258\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~258_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[2]~257_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[63][2]~regout\)) # (!\ctrb|rg_ula|entr1[2]~257_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[59][2]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[2]~257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[63][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[59][2]~regout\,
	datad => \ctrb|rg_ula|entr1[2]~257_combout\,
	combout => \ctrb|rg_ula|entr1[2]~258_combout\);

-- Location: LCCOMB_X14_Y11_N18
\ctrb|rg_ula|entr1[2]~259\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~259_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[2]~256_combout\ & ((\ctrb|rg_ula|entr1[2]~258_combout\))) # (!\ctrb|rg_ula|entr1[2]~256_combout\ & (\ctrb|rg_ula|entr1[2]~251_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[2]~256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|entr1[2]~251_combout\,
	datac => \ctrb|rg_ula|entr1[2]~256_combout\,
	datad => \ctrb|rg_ula|entr1[2]~258_combout\,
	combout => \ctrb|rg_ula|entr1[2]~259_combout\);

-- Location: LCCOMB_X22_Y11_N14
\ctrb|rg_ula|entr1[2]~260\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~260_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[2]~249_combout\ & ((\ctrb|rg_ula|entr1[2]~259_combout\))) # (!\ctrb|rg_ula|entr1[2]~249_combout\ & (\ctrb|rg_ula|entr1[2]~228_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[2]~249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|entr1[2]~228_combout\,
	datac => \ctrb|rg_ula|entr1[2]~249_combout\,
	datad => \ctrb|rg_ula|entr1[2]~259_combout\,
	combout => \ctrb|rg_ula|entr1[2]~260_combout\);

-- Location: LCFF_X29_Y16_N29
\ctrb|rg_ula|ramb|conteudo_ram[111][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[111][2]~regout\);

-- Location: LCFF_X30_Y16_N25
\ctrb|rg_ula|ramb|conteudo_ram[108][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[108][2]~regout\);

-- Location: LCCOMB_X30_Y16_N24
\ctrb|rg_ula|entr1[2]~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~184_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[110][2]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[108][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[110][2]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[108][2]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[2]~184_combout\);

-- Location: LCCOMB_X29_Y16_N28
\ctrb|rg_ula|entr1[2]~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~185_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[2]~184_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[111][2]~regout\))) # (!\ctrb|rg_ula|entr1[2]~184_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[109][2]~regout\)))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[2]~184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[109][2]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[111][2]~regout\,
	datad => \ctrb|rg_ula|entr1[2]~184_combout\,
	combout => \ctrb|rg_ula|entr1[2]~185_combout\);

-- Location: LCFF_X24_Y8_N15
\ctrb|rg_ula|ramb|conteudo_ram[98][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[98][2]~regout\);

-- Location: LCFF_X23_Y8_N9
\ctrb|rg_ula|ramb|conteudo_ram[96][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[96][2]~regout\);

-- Location: LCCOMB_X23_Y8_N8
\ctrb|rg_ula|entr1[2]~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~181_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[97][2]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|conteudo_ram[96][2]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[97][2]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[96][2]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[2]~181_combout\);

-- Location: LCCOMB_X24_Y8_N14
\ctrb|rg_ula|entr1[2]~182\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~182_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[2]~181_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[99][2]~regout\)) # (!\ctrb|rg_ula|entr1[2]~181_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[98][2]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[2]~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[99][2]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[98][2]~regout\,
	datad => \ctrb|rg_ula|entr1[2]~181_combout\,
	combout => \ctrb|rg_ula|entr1[2]~182_combout\);

-- Location: LCFF_X32_Y13_N23
\ctrb|rg_ula|ramb|conteudo_ram[101][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[101][2]~regout\);

-- Location: LCFF_X31_Y13_N25
\ctrb|rg_ula|ramb|conteudo_ram[100][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[100][2]~regout\);

-- Location: LCCOMB_X31_Y13_N24
\ctrb|rg_ula|entr1[2]~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~179_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[102][2]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[100][2]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[102][2]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[100][2]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[2]~179_combout\);

-- Location: LCCOMB_X32_Y13_N22
\ctrb|rg_ula|entr1[2]~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~180_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[2]~179_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[103][2]~regout\)) # (!\ctrb|rg_ula|entr1[2]~179_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[101][2]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[2]~179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[103][2]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[101][2]~regout\,
	datad => \ctrb|rg_ula|entr1[2]~179_combout\,
	combout => \ctrb|rg_ula|entr1[2]~180_combout\);

-- Location: LCCOMB_X24_Y8_N12
\ctrb|rg_ula|entr1[2]~183\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~183_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(3)) # ((\ctrb|rg_ula|entr1[2]~180_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (!\ctrb|rg_ula|regb|data_out1\(3) & 
-- (\ctrb|rg_ula|entr1[2]~182_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|entr1[2]~182_combout\,
	datad => \ctrb|rg_ula|entr1[2]~180_combout\,
	combout => \ctrb|rg_ula|entr1[2]~183_combout\);

-- Location: LCCOMB_X24_Y8_N10
\ctrb|rg_ula|entr1[2]~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~186_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[2]~183_combout\ & ((\ctrb|rg_ula|entr1[2]~185_combout\))) # (!\ctrb|rg_ula|entr1[2]~183_combout\ & (\ctrb|rg_ula|entr1[2]~178_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[2]~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[2]~178_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|entr1[2]~185_combout\,
	datad => \ctrb|rg_ula|entr1[2]~183_combout\,
	combout => \ctrb|rg_ula|entr1[2]~186_combout\);

-- Location: LCFF_X24_Y9_N11
\ctrb|rg_ula|ramb|conteudo_ram[83][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[83][2]~regout\);

-- Location: LCFF_X24_Y12_N19
\ctrb|rg_ula|ramb|conteudo_ram[82][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[82][2]~regout\);

-- Location: LCCOMB_X24_Y12_N18
\ctrb|rg_ula|entr1[2]~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~187_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|ramb|conteudo_ram[86][2]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[82][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[86][2]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[82][2]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[2]~187_combout\);

-- Location: LCCOMB_X24_Y9_N10
\ctrb|rg_ula|entr1[2]~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~188_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[2]~187_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[87][2]~regout\)) # (!\ctrb|rg_ula|entr1[2]~187_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[83][2]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[2]~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[87][2]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[83][2]~regout\,
	datad => \ctrb|rg_ula|entr1[2]~187_combout\,
	combout => \ctrb|rg_ula|entr1[2]~188_combout\);

-- Location: LCFF_X30_Y15_N17
\ctrb|rg_ula|ramb|conteudo_ram[93][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[93][2]~regout\);

-- Location: LCFF_X27_Y14_N25
\ctrb|rg_ula|ramb|conteudo_ram[92][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[92][2]~regout\);

-- Location: LCCOMB_X31_Y10_N20
\ctrb|rg_ula|ramb|conteudo_ram[89][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[89][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[89][2]~feeder_combout\);

-- Location: LCFF_X31_Y10_N21
\ctrb|rg_ula|ramb|conteudo_ram[89][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[89][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[89][2]~regout\);

-- Location: LCFF_X27_Y14_N11
\ctrb|rg_ula|ramb|conteudo_ram[88][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[88][2]~regout\);

-- Location: LCCOMB_X27_Y14_N10
\ctrb|rg_ula|entr1[2]~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~189_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[89][2]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[88][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[89][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[88][2]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[2]~189_combout\);

-- Location: LCCOMB_X27_Y14_N24
\ctrb|rg_ula|entr1[2]~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~190_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[2]~189_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[93][2]~regout\)) # (!\ctrb|rg_ula|entr1[2]~189_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[92][2]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[2]~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[93][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[92][2]~regout\,
	datad => \ctrb|rg_ula|entr1[2]~189_combout\,
	combout => \ctrb|rg_ula|entr1[2]~190_combout\);

-- Location: LCCOMB_X26_Y13_N4
\ctrb|rg_ula|ramb|conteudo_ram[84][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[84][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[84][2]~feeder_combout\);

-- Location: LCFF_X26_Y13_N5
\ctrb|rg_ula|ramb|conteudo_ram[84][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[84][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[84][2]~regout\);

-- Location: LCFF_X27_Y7_N29
\ctrb|rg_ula|ramb|conteudo_ram[85][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[85][2]~regout\);

-- Location: LCCOMB_X27_Y6_N30
\ctrb|rg_ula|ramb|conteudo_ram[81][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[81][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[81][2]~feeder_combout\);

-- Location: LCFF_X27_Y6_N31
\ctrb|rg_ula|ramb|conteudo_ram[81][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[81][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[81][2]~regout\);

-- Location: LCFF_X27_Y7_N19
\ctrb|rg_ula|ramb|conteudo_ram[80][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[80][2]~regout\);

-- Location: LCCOMB_X27_Y7_N18
\ctrb|rg_ula|entr1[2]~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~191_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[81][2]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[80][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[81][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[80][2]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[2]~191_combout\);

-- Location: LCCOMB_X27_Y7_N28
\ctrb|rg_ula|entr1[2]~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~192_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[2]~191_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[85][2]~regout\))) # (!\ctrb|rg_ula|entr1[2]~191_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[84][2]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[2]~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[84][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[85][2]~regout\,
	datad => \ctrb|rg_ula|entr1[2]~191_combout\,
	combout => \ctrb|rg_ula|entr1[2]~192_combout\);

-- Location: LCCOMB_X23_Y11_N10
\ctrb|rg_ula|entr1[2]~193\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~193_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1)) # ((\ctrb|rg_ula|entr1[2]~190_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (!\ctrb|rg_ula|regb|data_out1\(1) & 
-- ((\ctrb|rg_ula|entr1[2]~192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[2]~190_combout\,
	datad => \ctrb|rg_ula|entr1[2]~192_combout\,
	combout => \ctrb|rg_ula|entr1[2]~193_combout\);

-- Location: LCCOMB_X23_Y11_N16
\ctrb|rg_ula|entr1[2]~196\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~196_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[2]~193_combout\ & (\ctrb|rg_ula|entr1[2]~195_combout\)) # (!\ctrb|rg_ula|entr1[2]~193_combout\ & ((\ctrb|rg_ula|entr1[2]~188_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[2]~193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[2]~195_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[2]~188_combout\,
	datad => \ctrb|rg_ula|entr1[2]~193_combout\,
	combout => \ctrb|rg_ula|entr1[2]~196_combout\);

-- Location: LCCOMB_X25_Y9_N20
\ctrb|rg_ula|ramb|conteudo_ram[75][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[75][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[75][2]~feeder_combout\);

-- Location: LCFF_X25_Y9_N21
\ctrb|rg_ula|ramb|conteudo_ram[75][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[75][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[75][2]~regout\);

-- Location: LCFF_X23_Y11_N9
\ctrb|rg_ula|ramb|conteudo_ram[79][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[79][2]~regout\);

-- Location: LCFF_X23_Y11_N7
\ctrb|rg_ula|ramb|conteudo_ram[74][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[74][2]~regout\);

-- Location: LCCOMB_X30_Y14_N16
\ctrb|rg_ula|ramb|conteudo_ram[78][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[78][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[78][2]~feeder_combout\);

-- Location: LCFF_X30_Y14_N17
\ctrb|rg_ula|ramb|conteudo_ram[78][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[78][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[78][2]~regout\);

-- Location: LCCOMB_X23_Y11_N6
\ctrb|rg_ula|entr1[2]~204\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~204_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|regb|data_out1\(2))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[78][2]~regout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|ramb|conteudo_ram[74][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[74][2]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[78][2]~regout\,
	combout => \ctrb|rg_ula|entr1[2]~204_combout\);

-- Location: LCCOMB_X23_Y11_N8
\ctrb|rg_ula|entr1[2]~205\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~205_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[2]~204_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[79][2]~regout\))) # (!\ctrb|rg_ula|entr1[2]~204_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[75][2]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[2]~204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[75][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[79][2]~regout\,
	datad => \ctrb|rg_ula|entr1[2]~204_combout\,
	combout => \ctrb|rg_ula|entr1[2]~205_combout\);

-- Location: LCFF_X30_Y13_N29
\ctrb|rg_ula|ramb|conteudo_ram[77][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[77][2]~regout\);

-- Location: LCFF_X23_Y13_N21
\ctrb|rg_ula|ramb|conteudo_ram[72][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[72][2]~regout\);

-- Location: LCCOMB_X23_Y13_N20
\ctrb|rg_ula|entr1[2]~197\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~197_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[73][2]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[72][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[73][2]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[72][2]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[2]~197_combout\);

-- Location: LCCOMB_X30_Y13_N28
\ctrb|rg_ula|entr1[2]~198\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~198_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[2]~197_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[77][2]~regout\))) # (!\ctrb|rg_ula|entr1[2]~197_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[76][2]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[2]~197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[76][2]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[77][2]~regout\,
	datad => \ctrb|rg_ula|entr1[2]~197_combout\,
	combout => \ctrb|rg_ula|entr1[2]~198_combout\);

-- Location: LCFF_X29_Y13_N5
\ctrb|rg_ula|ramb|conteudo_ram[69][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[69][2]~regout\);

-- Location: LCFF_X27_Y13_N3
\ctrb|rg_ula|ramb|conteudo_ram[64][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[64][2]~regout\);

-- Location: LCCOMB_X27_Y13_N2
\ctrb|rg_ula|entr1[2]~201\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~201_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[65][2]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[64][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[65][2]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[64][2]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[2]~201_combout\);

-- Location: LCCOMB_X29_Y13_N4
\ctrb|rg_ula|entr1[2]~202\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~202_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[2]~201_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[69][2]~regout\))) # (!\ctrb|rg_ula|entr1[2]~201_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[68][2]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[2]~201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[68][2]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[69][2]~regout\,
	datad => \ctrb|rg_ula|entr1[2]~201_combout\,
	combout => \ctrb|rg_ula|entr1[2]~202_combout\);

-- Location: LCFF_X24_Y15_N23
\ctrb|rg_ula|ramb|conteudo_ram[71][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[71][2]~regout\);

-- Location: LCFF_X27_Y13_N13
\ctrb|rg_ula|ramb|conteudo_ram[66][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(2),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[66][2]~regout\);

-- Location: LCCOMB_X27_Y13_N12
\ctrb|rg_ula|entr1[2]~199\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~199_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[70][2]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[66][2]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[70][2]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[66][2]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[2]~199_combout\);

-- Location: LCCOMB_X24_Y15_N22
\ctrb|rg_ula|entr1[2]~200\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~200_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[2]~199_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[71][2]~regout\))) # (!\ctrb|rg_ula|entr1[2]~199_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[67][2]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[2]~199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[67][2]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[71][2]~regout\,
	datad => \ctrb|rg_ula|entr1[2]~199_combout\,
	combout => \ctrb|rg_ula|entr1[2]~200_combout\);

-- Location: LCCOMB_X20_Y13_N28
\ctrb|rg_ula|entr1[2]~203\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~203_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|regb|data_out1\(1))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[2]~200_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|entr1[2]~202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[2]~202_combout\,
	datad => \ctrb|rg_ula|entr1[2]~200_combout\,
	combout => \ctrb|rg_ula|entr1[2]~203_combout\);

-- Location: LCCOMB_X20_Y13_N22
\ctrb|rg_ula|entr1[2]~206\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~206_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[2]~203_combout\ & (\ctrb|rg_ula|entr1[2]~205_combout\)) # (!\ctrb|rg_ula|entr1[2]~203_combout\ & ((\ctrb|rg_ula|entr1[2]~198_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[2]~203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|entr1[2]~205_combout\,
	datac => \ctrb|rg_ula|entr1[2]~198_combout\,
	datad => \ctrb|rg_ula|entr1[2]~203_combout\,
	combout => \ctrb|rg_ula|entr1[2]~206_combout\);

-- Location: LCCOMB_X23_Y11_N26
\ctrb|rg_ula|entr1[2]~207\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~207_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5)) # ((\ctrb|rg_ula|entr1[2]~196_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (!\ctrb|rg_ula|regb|data_out1\(5) & 
-- ((\ctrb|rg_ula|entr1[2]~206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|entr1[2]~196_combout\,
	datad => \ctrb|rg_ula|entr1[2]~206_combout\,
	combout => \ctrb|rg_ula|entr1[2]~207_combout\);

-- Location: LCCOMB_X23_Y11_N24
\ctrb|rg_ula|entr1[2]~218\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~218_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[2]~207_combout\ & (\ctrb|rg_ula|entr1[2]~217_combout\)) # (!\ctrb|rg_ula|entr1[2]~207_combout\ & ((\ctrb|rg_ula|entr1[2]~186_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[2]~207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[2]~217_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|entr1[2]~186_combout\,
	datad => \ctrb|rg_ula|entr1[2]~207_combout\,
	combout => \ctrb|rg_ula|entr1[2]~218_combout\);

-- Location: LCCOMB_X22_Y11_N20
\ctrb|rg_ula|entr1[2]~262\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~262_combout\ = (\ctrb|rg_ula|entr1[11]~84_combout\ & ((\ctrb|rg_ula|entr1[2]~261_combout\ & (\ctrb|rg_ula|entr1[2]~260_combout\)) # (!\ctrb|rg_ula|entr1[2]~261_combout\ & ((\ctrb|rg_ula|entr1[2]~218_combout\))))) # 
-- (!\ctrb|rg_ula|entr1[11]~84_combout\ & (\ctrb|rg_ula|entr1[2]~261_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[11]~84_combout\,
	datab => \ctrb|rg_ula|entr1[2]~261_combout\,
	datac => \ctrb|rg_ula|entr1[2]~260_combout\,
	datad => \ctrb|rg_ula|entr1[2]~218_combout\,
	combout => \ctrb|rg_ula|entr1[2]~262_combout\);

-- Location: LCCOMB_X21_Y11_N2
\ctrb|rg_ula|entr1[2]~263\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[2]~263_combout\ = (\ctrb|Equal1~1_combout\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a5\)) # (!\ctrb|Equal1~1_combout\ & ((\ctrb|rg_ula|entr1[2]~262_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a5\,
	datac => \ctrb|Equal1~1_combout\,
	datad => \ctrb|rg_ula|entr1[2]~262_combout\,
	combout => \ctrb|rg_ula|entr1[2]~263_combout\);

-- Location: LCCOMB_X20_Y8_N28
\ctrb|rg_ula|entr1[0]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~87_combout\ = (\ctrb|rg_ula|entr1[0]~85_combout\ & ((\ctrb|rg_ula|entr1[11]~86_combout\ & ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a7\))) # (!\ctrb|rg_ula|entr1[11]~86_combout\ & (\ctrb|rg_ula|regb|data_out1\(0))))) 
-- # (!\ctrb|rg_ula|entr1[0]~85_combout\ & (((!\ctrb|rg_ula|entr1[11]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|entr1[0]~85_combout\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a7\,
	datad => \ctrb|rg_ula|entr1[11]~86_combout\,
	combout => \ctrb|rg_ula|entr1[0]~87_combout\);

-- Location: LCFF_X16_Y11_N5
\ctrb|rg_ula|ramb|conteudo_ram[24][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[24][0]~regout\);

-- Location: LCFF_X22_Y14_N19
\ctrb|rg_ula|ramb|conteudo_ram[26][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[26][0]~regout\);

-- Location: LCFF_X21_Y13_N25
\ctrb|rg_ula|ramb|conteudo_ram[18][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[18][0]~regout\);

-- Location: LCFF_X22_Y14_N29
\ctrb|rg_ula|ramb|conteudo_ram[16][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[16][0]~regout\);

-- Location: LCCOMB_X22_Y14_N28
\ctrb|rg_ula|entr1[0]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~62_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[18][0]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[16][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[18][0]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[16][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[0]~62_combout\);

-- Location: LCCOMB_X22_Y14_N18
\ctrb|rg_ula|entr1[0]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~63_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[0]~62_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[26][0]~regout\))) # (!\ctrb|rg_ula|entr1[0]~62_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[24][0]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[0]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[24][0]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[26][0]~regout\,
	datad => \ctrb|rg_ula|entr1[0]~62_combout\,
	combout => \ctrb|rg_ula|entr1[0]~63_combout\);

-- Location: LCFF_X18_Y17_N27
\ctrb|rg_ula|ramb|conteudo_ram[58][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[58][0]~regout\);

-- Location: LCFF_X18_Y17_N29
\ctrb|rg_ula|ramb|conteudo_ram[48][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[48][0]~regout\);

-- Location: LCCOMB_X18_Y17_N28
\ctrb|rg_ula|entr1[0]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~69_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[50][0]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[48][0]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[50][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[48][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[0]~69_combout\);

-- Location: LCCOMB_X18_Y17_N26
\ctrb|rg_ula|entr1[0]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~70_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[0]~69_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[58][0]~regout\))) # (!\ctrb|rg_ula|entr1[0]~69_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[56][0]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[0]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[56][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[58][0]~regout\,
	datad => \ctrb|rg_ula|entr1[0]~69_combout\,
	combout => \ctrb|rg_ula|entr1[0]~70_combout\);

-- Location: LCFF_X21_Y12_N21
\ctrb|rg_ula|ramb|conteudo_ram[42][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[42][0]~regout\);

-- Location: LCFF_X21_Y16_N29
\ctrb|rg_ula|ramb|conteudo_ram[32][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[32][0]~regout\);

-- Location: LCCOMB_X21_Y16_N28
\ctrb|rg_ula|entr1[0]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~64_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[40][0]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[32][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[40][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[32][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[0]~64_combout\);

-- Location: LCCOMB_X21_Y12_N20
\ctrb|rg_ula|entr1[0]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~65_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[0]~64_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[42][0]~regout\))) # (!\ctrb|rg_ula|entr1[0]~64_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[34][0]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[0]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[34][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[42][0]~regout\,
	datad => \ctrb|rg_ula|entr1[0]~64_combout\,
	combout => \ctrb|rg_ula|entr1[0]~65_combout\);

-- Location: LCFF_X16_Y15_N31
\ctrb|rg_ula|ramb|conteudo_ram[10][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[10][0]~regout\);

-- Location: LCFF_X16_Y15_N1
\ctrb|rg_ula|ramb|conteudo_ram[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[0][0]~regout\);

-- Location: LCCOMB_X16_Y15_N0
\ctrb|rg_ula|entr1[0]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~66_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[8][0]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[0][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[8][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[0][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[0]~66_combout\);

-- Location: LCCOMB_X16_Y15_N30
\ctrb|rg_ula|entr1[0]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~67_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[0]~66_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[10][0]~regout\))) # (!\ctrb|rg_ula|entr1[0]~66_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[2][0]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[0]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[2][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[10][0]~regout\,
	datad => \ctrb|rg_ula|entr1[0]~66_combout\,
	combout => \ctrb|rg_ula|entr1[0]~67_combout\);

-- Location: LCCOMB_X21_Y12_N2
\ctrb|rg_ula|entr1[0]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~68_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4)) # ((\ctrb|rg_ula|entr1[0]~65_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (!\ctrb|rg_ula|regb|data_out1\(4) & 
-- ((\ctrb|rg_ula|entr1[0]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|entr1[0]~65_combout\,
	datad => \ctrb|rg_ula|entr1[0]~67_combout\,
	combout => \ctrb|rg_ula|entr1[0]~68_combout\);

-- Location: LCCOMB_X21_Y12_N0
\ctrb|rg_ula|entr1[0]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~71_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[0]~68_combout\ & ((\ctrb|rg_ula|entr1[0]~70_combout\))) # (!\ctrb|rg_ula|entr1[0]~68_combout\ & (\ctrb|rg_ula|entr1[0]~63_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[0]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|entr1[0]~63_combout\,
	datac => \ctrb|rg_ula|entr1[0]~70_combout\,
	datad => \ctrb|rg_ula|entr1[0]~68_combout\,
	combout => \ctrb|rg_ula|entr1[0]~71_combout\);

-- Location: LCCOMB_X21_Y12_N14
\ctrb|rg_ula|entr1[0]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~72_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[0]~61_combout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((!\ctrb|rg_ula|regb|data_out1\(0) & 
-- \ctrb|rg_ula|entr1[0]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[0]~61_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|regb|data_out1\(0),
	datad => \ctrb|rg_ula|entr1[0]~71_combout\,
	combout => \ctrb|rg_ula|entr1[0]~72_combout\);

-- Location: LCFF_X19_Y17_N29
\ctrb|rg_ula|ramb|conteudo_ram[11][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[11][0]~regout\);

-- Location: LCFF_X24_Y17_N9
\ctrb|rg_ula|ramb|conteudo_ram[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[1][0]~regout\);

-- Location: LCCOMB_X24_Y17_N8
\ctrb|rg_ula|entr1[0]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~46_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[9][0]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[1][0]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[9][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[1][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[0]~46_combout\);

-- Location: LCCOMB_X19_Y17_N28
\ctrb|rg_ula|entr1[0]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~47_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[0]~46_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[11][0]~regout\))) # (!\ctrb|rg_ula|entr1[0]~46_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[3][0]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[0]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[3][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[11][0]~regout\,
	datad => \ctrb|rg_ula|entr1[0]~46_combout\,
	combout => \ctrb|rg_ula|entr1[0]~47_combout\);

-- Location: LCFF_X16_Y12_N13
\ctrb|rg_ula|ramb|conteudo_ram[35][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[35][0]~regout\);

-- Location: LCFF_X22_Y19_N9
\ctrb|rg_ula|ramb|conteudo_ram[41][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[41][0]~regout\);

-- Location: LCFF_X16_Y12_N19
\ctrb|rg_ula|ramb|conteudo_ram[33][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[33][0]~regout\);

-- Location: LCCOMB_X16_Y12_N18
\ctrb|rg_ula|entr1[0]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~44_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[41][0]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[33][0]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[41][0]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[33][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[0]~44_combout\);

-- Location: LCCOMB_X16_Y12_N12
\ctrb|rg_ula|entr1[0]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~45_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[0]~44_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[43][0]~regout\)) # (!\ctrb|rg_ula|entr1[0]~44_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[35][0]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[0]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[43][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[35][0]~regout\,
	datad => \ctrb|rg_ula|entr1[0]~44_combout\,
	combout => \ctrb|rg_ula|entr1[0]~45_combout\);

-- Location: LCCOMB_X18_Y12_N16
\ctrb|rg_ula|entr1[0]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~48_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|regb|data_out1\(5))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[0]~45_combout\))) # (!\ctrb|rg_ula|regb|data_out1\(5) 
-- & (\ctrb|rg_ula|entr1[0]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|entr1[0]~47_combout\,
	datad => \ctrb|rg_ula|entr1[0]~45_combout\,
	combout => \ctrb|rg_ula|entr1[0]~48_combout\);

-- Location: LCFF_X16_Y17_N17
\ctrb|rg_ula|ramb|conteudo_ram[59][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[59][0]~regout\);

-- Location: LCFF_X24_Y14_N1
\ctrb|rg_ula|ramb|conteudo_ram[51][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[51][0]~regout\);

-- Location: LCFF_X24_Y14_N27
\ctrb|rg_ula|ramb|conteudo_ram[49][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[49][0]~regout\);

-- Location: LCCOMB_X24_Y14_N26
\ctrb|rg_ula|entr1[0]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~49_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[51][0]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[49][0]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[51][0]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[49][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[0]~49_combout\);

-- Location: LCCOMB_X16_Y17_N16
\ctrb|rg_ula|entr1[0]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~50_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[0]~49_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[59][0]~regout\))) # (!\ctrb|rg_ula|entr1[0]~49_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[57][0]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[0]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[57][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[59][0]~regout\,
	datad => \ctrb|rg_ula|entr1[0]~49_combout\,
	combout => \ctrb|rg_ula|entr1[0]~50_combout\);

-- Location: LCCOMB_X18_Y12_N6
\ctrb|rg_ula|entr1[0]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~51_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[0]~48_combout\ & ((\ctrb|rg_ula|entr1[0]~50_combout\))) # (!\ctrb|rg_ula|entr1[0]~48_combout\ & (\ctrb|rg_ula|entr1[0]~43_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[0]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[0]~43_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|entr1[0]~48_combout\,
	datad => \ctrb|rg_ula|entr1[0]~50_combout\,
	combout => \ctrb|rg_ula|entr1[0]~51_combout\);

-- Location: LCFF_X14_Y12_N13
\ctrb|rg_ula|ramb|conteudo_ram[31][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[31][0]~regout\);

-- Location: LCFF_X14_Y12_N11
\ctrb|rg_ula|ramb|conteudo_ram[15][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[15][0]~regout\);

-- Location: LCCOMB_X14_Y12_N10
\ctrb|rg_ula|entr1[0]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~80_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[47][0]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[15][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[47][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[15][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[0]~80_combout\);

-- Location: LCCOMB_X14_Y12_N12
\ctrb|rg_ula|entr1[0]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~81_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[0]~80_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[63][0]~regout\)) # (!\ctrb|rg_ula|entr1[0]~80_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[31][0]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[0]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[63][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[31][0]~regout\,
	datad => \ctrb|rg_ula|entr1[0]~80_combout\,
	combout => \ctrb|rg_ula|entr1[0]~81_combout\);

-- Location: LCFF_X15_Y18_N13
\ctrb|rg_ula|ramb|conteudo_ram[61][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[61][0]~regout\);

-- Location: LCCOMB_X15_Y10_N26
\ctrb|rg_ula|ramb|Decoder0~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~140_combout\ = (\ctrb|rg_ula|ramb|Decoder0~88_combout\ & \ctrb|rg_ula|ramb|Decoder0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~88_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~21_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~140_combout\);

-- Location: LCFF_X15_Y10_N9
\ctrb|rg_ula|ramb|conteudo_ram[45][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[45][0]~regout\);

-- Location: LCFF_X15_Y13_N25
\ctrb|rg_ula|ramb|conteudo_ram[13][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[13][0]~regout\);

-- Location: LCCOMB_X15_Y13_N24
\ctrb|rg_ula|entr1[0]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~75_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[29][0]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[13][0]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[29][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[13][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[0]~75_combout\);

-- Location: LCCOMB_X15_Y10_N8
\ctrb|rg_ula|entr1[0]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~76_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[0]~75_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[61][0]~regout\)) # (!\ctrb|rg_ula|entr1[0]~75_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[45][0]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[0]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[61][0]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[45][0]~regout\,
	datad => \ctrb|rg_ula|entr1[0]~75_combout\,
	combout => \ctrb|rg_ula|entr1[0]~76_combout\);

-- Location: LCFF_X22_Y20_N17
\ctrb|rg_ula|ramb|conteudo_ram[37][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[37][0]~regout\);

-- Location: LCFF_X25_Y15_N5
\ctrb|rg_ula|ramb|conteudo_ram[53][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[53][0]~regout\);

-- Location: LCFF_X25_Y17_N29
\ctrb|rg_ula|ramb|conteudo_ram[21][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[21][0]~regout\);

-- Location: LCFF_X23_Y17_N17
\ctrb|rg_ula|ramb|conteudo_ram[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[5][0]~regout\);

-- Location: LCCOMB_X23_Y17_N16
\ctrb|rg_ula|entr1[0]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~77_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[21][0]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[5][0]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[21][0]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[5][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[0]~77_combout\);

-- Location: LCCOMB_X25_Y15_N4
\ctrb|rg_ula|entr1[0]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~78_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[0]~77_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[53][0]~regout\))) # (!\ctrb|rg_ula|entr1[0]~77_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[37][0]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[0]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[37][0]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[53][0]~regout\,
	datad => \ctrb|rg_ula|entr1[0]~77_combout\,
	combout => \ctrb|rg_ula|entr1[0]~78_combout\);

-- Location: LCCOMB_X24_Y12_N16
\ctrb|rg_ula|entr1[0]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~79_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|regb|data_out1\(3))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|entr1[0]~76_combout\)) # (!\ctrb|rg_ula|regb|data_out1\(3) & 
-- ((\ctrb|rg_ula|entr1[0]~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|entr1[0]~76_combout\,
	datad => \ctrb|rg_ula|entr1[0]~78_combout\,
	combout => \ctrb|rg_ula|entr1[0]~79_combout\);

-- Location: LCFF_X16_Y18_N25
\ctrb|rg_ula|ramb|conteudo_ram[55][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[55][0]~regout\);

-- Location: LCCOMB_X15_Y20_N12
\ctrb|rg_ula|ramb|conteudo_ram[39][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[39][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[39][0]~feeder_combout\);

-- Location: LCFF_X15_Y20_N13
\ctrb|rg_ula|ramb|conteudo_ram[39][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[39][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[39][0]~regout\);

-- Location: LCFF_X16_Y17_N11
\ctrb|rg_ula|ramb|conteudo_ram[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[7][0]~regout\);

-- Location: LCCOMB_X16_Y17_N10
\ctrb|rg_ula|entr1[0]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~73_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[39][0]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[7][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[39][0]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[7][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[0]~73_combout\);

-- Location: LCCOMB_X16_Y18_N24
\ctrb|rg_ula|entr1[0]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~74_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[0]~73_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[55][0]~regout\))) # (!\ctrb|rg_ula|entr1[0]~73_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[23][0]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[0]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[23][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[55][0]~regout\,
	datad => \ctrb|rg_ula|entr1[0]~73_combout\,
	combout => \ctrb|rg_ula|entr1[0]~74_combout\);

-- Location: LCCOMB_X24_Y12_N2
\ctrb|rg_ula|entr1[0]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~82_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[0]~79_combout\ & (\ctrb|rg_ula|entr1[0]~81_combout\)) # (!\ctrb|rg_ula|entr1[0]~79_combout\ & ((\ctrb|rg_ula|entr1[0]~74_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[0]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|entr1[0]~81_combout\,
	datac => \ctrb|rg_ula|entr1[0]~79_combout\,
	datad => \ctrb|rg_ula|entr1[0]~74_combout\,
	combout => \ctrb|rg_ula|entr1[0]~82_combout\);

-- Location: LCCOMB_X21_Y12_N16
\ctrb|rg_ula|entr1[0]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~83_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[0]~72_combout\ & ((\ctrb|rg_ula|entr1[0]~82_combout\))) # (!\ctrb|rg_ula|entr1[0]~72_combout\ & (\ctrb|rg_ula|entr1[0]~51_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|entr1[0]~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|entr1[0]~72_combout\,
	datac => \ctrb|rg_ula|entr1[0]~51_combout\,
	datad => \ctrb|rg_ula|entr1[0]~82_combout\,
	combout => \ctrb|rg_ula|entr1[0]~83_combout\);

-- Location: LCFF_X32_Y15_N9
\ctrb|rg_ula|ramb|conteudo_ram[92][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[92][0]~regout\);

-- Location: LCFF_X32_Y15_N31
\ctrb|rg_ula|ramb|conteudo_ram[76][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[76][0]~regout\);

-- Location: LCCOMB_X32_Y15_N30
\ctrb|rg_ula|entr1[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~0_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[108][0]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[76][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[108][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[76][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[0]~0_combout\);

-- Location: LCCOMB_X32_Y15_N8
\ctrb|rg_ula|entr1[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~1_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[0]~0_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[124][0]~regout\)) # (!\ctrb|rg_ula|entr1[0]~0_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[92][0]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[124][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[92][0]~regout\,
	datad => \ctrb|rg_ula|entr1[0]~0_combout\,
	combout => \ctrb|rg_ula|entr1[0]~1_combout\);

-- Location: LCFF_X30_Y10_N17
\ctrb|rg_ula|ramb|conteudo_ram[120][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[120][0]~regout\);

-- Location: LCCOMB_X27_Y14_N16
\ctrb|rg_ula|ramb|conteudo_ram[88][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[88][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[88][0]~feeder_combout\);

-- Location: LCFF_X27_Y14_N17
\ctrb|rg_ula|ramb|conteudo_ram[88][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[88][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[88][0]~regout\);

-- Location: LCFF_X29_Y12_N21
\ctrb|rg_ula|ramb|conteudo_ram[72][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[72][0]~regout\);

-- Location: LCCOMB_X29_Y12_N20
\ctrb|rg_ula|entr1[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~4_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[88][0]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[72][0]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[88][0]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[72][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[0]~4_combout\);

-- Location: LCCOMB_X29_Y12_N10
\ctrb|rg_ula|entr1[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~5_combout\ = (\ctrb|rg_ula|entr1[0]~4_combout\ & (((\ctrb|rg_ula|ramb|conteudo_ram[120][0]~regout\) # (!\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|entr1[0]~4_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[104][0]~regout\ & 
-- ((\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[104][0]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[120][0]~regout\,
	datac => \ctrb|rg_ula|entr1[0]~4_combout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[0]~5_combout\);

-- Location: LCFF_X27_Y12_N19
\ctrb|rg_ula|ramb|conteudo_ram[105][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[105][0]~regout\);

-- Location: LCFF_X23_Y9_N21
\ctrb|rg_ula|ramb|conteudo_ram[73][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[73][0]~regout\);

-- Location: LCCOMB_X23_Y9_N20
\ctrb|rg_ula|entr1[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~2_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|ramb|conteudo_ram[89][0]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[73][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[89][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[73][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[0]~2_combout\);

-- Location: LCCOMB_X27_Y12_N18
\ctrb|rg_ula|entr1[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~3_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[0]~2_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[121][0]~regout\)) # (!\ctrb|rg_ula|entr1[0]~2_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[105][0]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[121][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[105][0]~regout\,
	datad => \ctrb|rg_ula|entr1[0]~2_combout\,
	combout => \ctrb|rg_ula|entr1[0]~3_combout\);

-- Location: LCCOMB_X27_Y12_N12
\ctrb|rg_ula|entr1[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~6_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2)) # ((\ctrb|rg_ula|entr1[0]~3_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (!\ctrb|rg_ula|regb|data_out1\(2) & 
-- (\ctrb|rg_ula|entr1[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[0]~5_combout\,
	datad => \ctrb|rg_ula|entr1[0]~3_combout\,
	combout => \ctrb|rg_ula|entr1[0]~6_combout\);

-- Location: LCFF_X30_Y15_N9
\ctrb|rg_ula|ramb|conteudo_ram[93][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[93][0]~regout\);

-- Location: LCFF_X30_Y13_N1
\ctrb|rg_ula|ramb|conteudo_ram[77][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[77][0]~regout\);

-- Location: LCCOMB_X30_Y13_N0
\ctrb|rg_ula|entr1[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~7_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[109][0]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[77][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[109][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[77][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[0]~7_combout\);

-- Location: LCCOMB_X30_Y15_N8
\ctrb|rg_ula|entr1[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~8_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[0]~7_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[125][0]~regout\)) # (!\ctrb|rg_ula|entr1[0]~7_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[93][0]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[125][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[93][0]~regout\,
	datad => \ctrb|rg_ula|entr1[0]~7_combout\,
	combout => \ctrb|rg_ula|entr1[0]~8_combout\);

-- Location: LCCOMB_X22_Y12_N20
\ctrb|rg_ula|entr1[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~9_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[0]~6_combout\ & ((\ctrb|rg_ula|entr1[0]~8_combout\))) # (!\ctrb|rg_ula|entr1[0]~6_combout\ & (\ctrb|rg_ula|entr1[0]~1_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|entr1[0]~1_combout\,
	datac => \ctrb|rg_ula|entr1[0]~6_combout\,
	datad => \ctrb|rg_ula|entr1[0]~8_combout\,
	combout => \ctrb|rg_ula|entr1[0]~9_combout\);

-- Location: LCFF_X29_Y10_N21
\ctrb|rg_ula|ramb|conteudo_ram[118][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[118][0]~regout\);

-- Location: LCFF_X25_Y12_N25
\ctrb|rg_ula|ramb|conteudo_ram[86][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[86][0]~regout\);

-- Location: LCCOMB_X25_Y12_N24
\ctrb|rg_ula|entr1[0]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~13_combout\ = (\ctrb|rg_ula|entr1[0]~12_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[118][0]~regout\) # ((!\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|entr1[0]~12_combout\ & (((\ctrb|rg_ula|ramb|conteudo_ram[86][0]~regout\ & 
-- \ctrb|rg_ula|regb|data_out1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[0]~12_combout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[118][0]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[86][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[0]~13_combout\);

-- Location: LCFF_X25_Y12_N23
\ctrb|rg_ula|ramb|conteudo_ram[114][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[114][0]~regout\);

-- Location: LCFF_X18_Y12_N29
\ctrb|rg_ula|ramb|conteudo_ram[82][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[82][0]~regout\);

-- Location: LCFF_X18_Y12_N27
\ctrb|rg_ula|ramb|conteudo_ram[66][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[66][0]~regout\);

-- Location: LCCOMB_X18_Y12_N26
\ctrb|rg_ula|entr1[0]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~14_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[82][0]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[66][0]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[82][0]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[66][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[0]~14_combout\);

-- Location: LCCOMB_X25_Y12_N22
\ctrb|rg_ula|entr1[0]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~15_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[0]~14_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[114][0]~regout\))) # (!\ctrb|rg_ula|entr1[0]~14_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[98][0]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[98][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[114][0]~regout\,
	datad => \ctrb|rg_ula|entr1[0]~14_combout\,
	combout => \ctrb|rg_ula|entr1[0]~15_combout\);

-- Location: LCCOMB_X25_Y12_N20
\ctrb|rg_ula|entr1[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~16_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0)) # ((\ctrb|rg_ula|entr1[0]~13_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (!\ctrb|rg_ula|regb|data_out1\(0) & 
-- ((\ctrb|rg_ula|entr1[0]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|entr1[0]~13_combout\,
	datad => \ctrb|rg_ula|entr1[0]~15_combout\,
	combout => \ctrb|rg_ula|entr1[0]~16_combout\);

-- Location: LCFF_X32_Y12_N21
\ctrb|rg_ula|ramb|conteudo_ram[87][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[87][0]~regout\);

-- Location: LCFF_X32_Y12_N27
\ctrb|rg_ula|ramb|conteudo_ram[71][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[71][0]~regout\);

-- Location: LCCOMB_X32_Y12_N26
\ctrb|rg_ula|entr1[0]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~17_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[103][0]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[71][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[103][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[71][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[0]~17_combout\);

-- Location: LCCOMB_X32_Y12_N20
\ctrb|rg_ula|entr1[0]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~18_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[0]~17_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[119][0]~regout\)) # (!\ctrb|rg_ula|entr1[0]~17_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[87][0]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[119][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[87][0]~regout\,
	datad => \ctrb|rg_ula|entr1[0]~17_combout\,
	combout => \ctrb|rg_ula|entr1[0]~18_combout\);

-- Location: LCCOMB_X25_Y12_N10
\ctrb|rg_ula|entr1[0]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~19_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[0]~16_combout\ & ((\ctrb|rg_ula|entr1[0]~18_combout\))) # (!\ctrb|rg_ula|entr1[0]~16_combout\ & (\ctrb|rg_ula|entr1[0]~11_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[0]~11_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|entr1[0]~16_combout\,
	datad => \ctrb|rg_ula|entr1[0]~18_combout\,
	combout => \ctrb|rg_ula|entr1[0]~19_combout\);

-- Location: LCFF_X22_Y9_N25
\ctrb|rg_ula|ramb|conteudo_ram[97][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[97][0]~regout\);

-- Location: LCFF_X27_Y6_N25
\ctrb|rg_ula|ramb|conteudo_ram[81][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[81][0]~regout\);

-- Location: LCFF_X26_Y9_N17
\ctrb|rg_ula|ramb|conteudo_ram[65][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[65][0]~regout\);

-- Location: LCCOMB_X26_Y9_N16
\ctrb|rg_ula|entr1[0]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~20_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[81][0]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[65][0]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[81][0]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[65][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[0]~20_combout\);

-- Location: LCCOMB_X22_Y9_N24
\ctrb|rg_ula|entr1[0]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~21_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[0]~20_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[113][0]~regout\)) # (!\ctrb|rg_ula|entr1[0]~20_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[97][0]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[113][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[97][0]~regout\,
	datad => \ctrb|rg_ula|entr1[0]~20_combout\,
	combout => \ctrb|rg_ula|entr1[0]~21_combout\);

-- Location: LCFF_X20_Y6_N29
\ctrb|rg_ula|ramb|conteudo_ram[96][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[96][0]~regout\);

-- Location: LCFF_X26_Y14_N9
\ctrb|rg_ula|ramb|conteudo_ram[80][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[80][0]~regout\);

-- Location: LCFF_X21_Y6_N21
\ctrb|rg_ula|ramb|conteudo_ram[64][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[64][0]~regout\);

-- Location: LCCOMB_X21_Y6_N20
\ctrb|rg_ula|entr1[0]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~24_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[80][0]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[64][0]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[80][0]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[64][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[0]~24_combout\);

-- Location: LCCOMB_X20_Y6_N28
\ctrb|rg_ula|entr1[0]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~25_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[0]~24_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[112][0]~regout\)) # (!\ctrb|rg_ula|entr1[0]~24_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[96][0]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[0]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[112][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[96][0]~regout\,
	datad => \ctrb|rg_ula|entr1[0]~24_combout\,
	combout => \ctrb|rg_ula|entr1[0]~25_combout\);

-- Location: LCFF_X27_Y9_N23
\ctrb|rg_ula|ramb|conteudo_ram[116][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[116][0]~regout\);

-- Location: LCFF_X27_Y9_N13
\ctrb|rg_ula|ramb|conteudo_ram[68][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[68][0]~regout\);

-- Location: LCCOMB_X27_Y9_N12
\ctrb|rg_ula|entr1[0]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~22_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[100][0]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[68][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[100][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[68][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[0]~22_combout\);

-- Location: LCCOMB_X27_Y9_N22
\ctrb|rg_ula|entr1[0]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~23_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[0]~22_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[116][0]~regout\))) # (!\ctrb|rg_ula|entr1[0]~22_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[84][0]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[0]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[84][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[116][0]~regout\,
	datad => \ctrb|rg_ula|entr1[0]~22_combout\,
	combout => \ctrb|rg_ula|entr1[0]~23_combout\);

-- Location: LCCOMB_X22_Y13_N14
\ctrb|rg_ula|entr1[0]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~26_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|regb|data_out1\(2))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[0]~23_combout\))) # (!\ctrb|rg_ula|regb|data_out1\(2) 
-- & (\ctrb|rg_ula|entr1[0]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[0]~25_combout\,
	datad => \ctrb|rg_ula|entr1[0]~23_combout\,
	combout => \ctrb|rg_ula|entr1[0]~26_combout\);

-- Location: LCFF_X22_Y9_N11
\ctrb|rg_ula|ramb|conteudo_ram[85][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[85][0]~regout\);

-- Location: LCFF_X26_Y16_N29
\ctrb|rg_ula|ramb|conteudo_ram[69][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[69][0]~regout\);

-- Location: LCCOMB_X26_Y16_N28
\ctrb|rg_ula|entr1[0]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~27_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[101][0]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[69][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[101][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[69][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[0]~27_combout\);

-- Location: LCCOMB_X22_Y9_N10
\ctrb|rg_ula|entr1[0]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~28_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[0]~27_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[117][0]~regout\)) # (!\ctrb|rg_ula|entr1[0]~27_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[85][0]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[0]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[117][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[85][0]~regout\,
	datad => \ctrb|rg_ula|entr1[0]~27_combout\,
	combout => \ctrb|rg_ula|entr1[0]~28_combout\);

-- Location: LCCOMB_X22_Y13_N16
\ctrb|rg_ula|entr1[0]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~29_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[0]~26_combout\ & ((\ctrb|rg_ula|entr1[0]~28_combout\))) # (!\ctrb|rg_ula|entr1[0]~26_combout\ & (\ctrb|rg_ula|entr1[0]~21_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[0]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|entr1[0]~21_combout\,
	datac => \ctrb|rg_ula|entr1[0]~26_combout\,
	datad => \ctrb|rg_ula|entr1[0]~28_combout\,
	combout => \ctrb|rg_ula|entr1[0]~29_combout\);

-- Location: LCCOMB_X21_Y12_N24
\ctrb|rg_ula|entr1[0]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~30_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3)) # ((\ctrb|rg_ula|entr1[0]~19_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (!\ctrb|rg_ula|regb|data_out1\(3) & 
-- ((\ctrb|rg_ula|entr1[0]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|entr1[0]~19_combout\,
	datad => \ctrb|rg_ula|entr1[0]~29_combout\,
	combout => \ctrb|rg_ula|entr1[0]~30_combout\);

-- Location: LCFF_X25_Y18_N13
\ctrb|rg_ula|ramb|conteudo_ram[111][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[111][0]~regout\);

-- Location: LCFF_X27_Y12_N11
\ctrb|rg_ula|ramb|conteudo_ram[106][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[106][0]~regout\);

-- Location: LCCOMB_X27_Y12_N10
\ctrb|rg_ula|entr1[0]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~31_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[110][0]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[106][0]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[110][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[106][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[0]~31_combout\);

-- Location: LCCOMB_X25_Y14_N8
\ctrb|rg_ula|entr1[0]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~32_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[0]~31_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[111][0]~regout\))) # (!\ctrb|rg_ula|entr1[0]~31_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[107][0]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[0]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[107][0]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[111][0]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(0),
	datad => \ctrb|rg_ula|entr1[0]~31_combout\,
	combout => \ctrb|rg_ula|entr1[0]~32_combout\);

-- Location: LCFF_X26_Y12_N25
\ctrb|rg_ula|ramb|conteudo_ram[126][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[126][0]~regout\);

-- Location: LCCOMB_X26_Y6_N4
\ctrb|rg_ula|ramb|conteudo_ram[123][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[123][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[123][0]~feeder_combout\);

-- Location: LCFF_X26_Y6_N5
\ctrb|rg_ula|ramb|conteudo_ram[123][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[123][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[123][0]~regout\);

-- Location: LCFF_X25_Y7_N1
\ctrb|rg_ula|ramb|conteudo_ram[122][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[122][0]~regout\);

-- Location: LCCOMB_X25_Y7_N0
\ctrb|rg_ula|entr1[0]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~38_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[123][0]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[122][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[123][0]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[122][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[0]~38_combout\);

-- Location: LCCOMB_X26_Y12_N24
\ctrb|rg_ula|entr1[0]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~39_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[0]~38_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[127][0]~regout\)) # (!\ctrb|rg_ula|entr1[0]~38_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[126][0]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[0]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][0]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[126][0]~regout\,
	datad => \ctrb|rg_ula|entr1[0]~38_combout\,
	combout => \ctrb|rg_ula|entr1[0]~39_combout\);

-- Location: LCCOMB_X25_Y9_N4
\ctrb|rg_ula|ramb|conteudo_ram[75][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[75][0]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(0),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[75][0]~feeder_combout\);

-- Location: LCFF_X25_Y9_N5
\ctrb|rg_ula|ramb|conteudo_ram[75][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[75][0]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[75][0]~regout\);

-- Location: LCFF_X23_Y11_N31
\ctrb|rg_ula|ramb|conteudo_ram[79][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[79][0]~regout\);

-- Location: LCFF_X30_Y14_N13
\ctrb|rg_ula|ramb|conteudo_ram[78][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[78][0]~regout\);

-- Location: LCFF_X23_Y11_N1
\ctrb|rg_ula|ramb|conteudo_ram[74][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[74][0]~regout\);

-- Location: LCCOMB_X23_Y11_N0
\ctrb|rg_ula|entr1[0]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~35_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|ramb|conteudo_ram[78][0]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[74][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[78][0]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[74][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[0]~35_combout\);

-- Location: LCCOMB_X23_Y11_N30
\ctrb|rg_ula|entr1[0]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~36_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[0]~35_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[79][0]~regout\))) # (!\ctrb|rg_ula|entr1[0]~35_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[75][0]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[0]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[75][0]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[79][0]~regout\,
	datad => \ctrb|rg_ula|entr1[0]~35_combout\,
	combout => \ctrb|rg_ula|entr1[0]~36_combout\);

-- Location: LCFF_X25_Y8_N25
\ctrb|rg_ula|ramb|conteudo_ram[94][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[94][0]~regout\);

-- Location: LCFF_X26_Y14_N23
\ctrb|rg_ula|ramb|conteudo_ram[90][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[90][0]~regout\);

-- Location: LCCOMB_X26_Y14_N22
\ctrb|rg_ula|entr1[0]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~33_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[91][0]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[90][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[91][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[90][0]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[0]~33_combout\);

-- Location: LCCOMB_X25_Y8_N24
\ctrb|rg_ula|entr1[0]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~34_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[0]~33_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[95][0]~regout\)) # (!\ctrb|rg_ula|entr1[0]~33_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[94][0]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[0]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[95][0]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[94][0]~regout\,
	datad => \ctrb|rg_ula|entr1[0]~33_combout\,
	combout => \ctrb|rg_ula|entr1[0]~34_combout\);

-- Location: LCCOMB_X25_Y14_N28
\ctrb|rg_ula|entr1[0]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~37_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5)) # ((\ctrb|rg_ula|entr1[0]~34_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (!\ctrb|rg_ula|regb|data_out1\(5) & 
-- (\ctrb|rg_ula|entr1[0]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|entr1[0]~36_combout\,
	datad => \ctrb|rg_ula|entr1[0]~34_combout\,
	combout => \ctrb|rg_ula|entr1[0]~37_combout\);

-- Location: LCCOMB_X25_Y14_N22
\ctrb|rg_ula|entr1[0]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~40_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[0]~37_combout\ & ((\ctrb|rg_ula|entr1[0]~39_combout\))) # (!\ctrb|rg_ula|entr1[0]~37_combout\ & (\ctrb|rg_ula|entr1[0]~32_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[0]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|entr1[0]~32_combout\,
	datac => \ctrb|rg_ula|entr1[0]~39_combout\,
	datad => \ctrb|rg_ula|entr1[0]~37_combout\,
	combout => \ctrb|rg_ula|entr1[0]~40_combout\);

-- Location: LCCOMB_X21_Y12_N26
\ctrb|rg_ula|entr1[0]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~41_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[0]~30_combout\ & ((\ctrb|rg_ula|entr1[0]~40_combout\))) # (!\ctrb|rg_ula|entr1[0]~30_combout\ & (\ctrb|rg_ula|entr1[0]~9_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[0]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|entr1[0]~9_combout\,
	datac => \ctrb|rg_ula|entr1[0]~30_combout\,
	datad => \ctrb|rg_ula|entr1[0]~40_combout\,
	combout => \ctrb|rg_ula|entr1[0]~41_combout\);

-- Location: LCCOMB_X21_Y12_N30
\ctrb|rg_ula|entr1[0]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~88_combout\ = (\ctrb|rg_ula|entr1[11]~84_combout\ & ((\ctrb|rg_ula|entr1[0]~87_combout\ & (\ctrb|rg_ula|entr1[0]~83_combout\)) # (!\ctrb|rg_ula|entr1[0]~87_combout\ & ((\ctrb|rg_ula|entr1[0]~41_combout\))))) # 
-- (!\ctrb|rg_ula|entr1[11]~84_combout\ & (\ctrb|rg_ula|entr1[0]~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[11]~84_combout\,
	datab => \ctrb|rg_ula|entr1[0]~87_combout\,
	datac => \ctrb|rg_ula|entr1[0]~83_combout\,
	datad => \ctrb|rg_ula|entr1[0]~41_combout\,
	combout => \ctrb|rg_ula|entr1[0]~88_combout\);

-- Location: LCCOMB_X21_Y12_N28
\ctrb|rg_ula|entr1[0]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[0]~89_combout\ = (\ctrb|Equal1~1_combout\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a3\)) # (!\ctrb|Equal1~1_combout\ & ((\ctrb|rg_ula|entr1[0]~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|Equal1~1_combout\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a3\,
	datad => \ctrb|rg_ula|entr1[0]~88_combout\,
	combout => \ctrb|rg_ula|entr1[0]~89_combout\);

-- Location: LCCOMB_X20_Y12_N0
\ctrb|rg_ula|ulab|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add1~0_combout\ = (\ctrb|rg_ula|entr0[0]~0_combout\ & (\ctrb|rg_ula|entr1[0]~89_combout\ $ (VCC))) # (!\ctrb|rg_ula|entr0[0]~0_combout\ & (\ctrb|rg_ula|entr1[0]~89_combout\ & VCC))
-- \ctrb|rg_ula|ulab|Add1~1\ = CARRY((\ctrb|rg_ula|entr0[0]~0_combout\ & \ctrb|rg_ula|entr1[0]~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[0]~0_combout\,
	datab => \ctrb|rg_ula|entr1[0]~89_combout\,
	datad => VCC,
	combout => \ctrb|rg_ula|ulab|Add1~0_combout\,
	cout => \ctrb|rg_ula|ulab|Add1~1\);

-- Location: LCCOMB_X20_Y12_N2
\ctrb|rg_ula|ulab|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add1~2_combout\ = (\ctrb|rg_ula|entr0[1]~1_combout\ & ((\ctrb|rg_ula|entr1[1]~176_combout\ & (\ctrb|rg_ula|ulab|Add1~1\ & VCC)) # (!\ctrb|rg_ula|entr1[1]~176_combout\ & (!\ctrb|rg_ula|ulab|Add1~1\)))) # (!\ctrb|rg_ula|entr0[1]~1_combout\ 
-- & ((\ctrb|rg_ula|entr1[1]~176_combout\ & (!\ctrb|rg_ula|ulab|Add1~1\)) # (!\ctrb|rg_ula|entr1[1]~176_combout\ & ((\ctrb|rg_ula|ulab|Add1~1\) # (GND)))))
-- \ctrb|rg_ula|ulab|Add1~3\ = CARRY((\ctrb|rg_ula|entr0[1]~1_combout\ & (!\ctrb|rg_ula|entr1[1]~176_combout\ & !\ctrb|rg_ula|ulab|Add1~1\)) # (!\ctrb|rg_ula|entr0[1]~1_combout\ & ((!\ctrb|rg_ula|ulab|Add1~1\) # (!\ctrb|rg_ula|entr1[1]~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[1]~1_combout\,
	datab => \ctrb|rg_ula|entr1[1]~176_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add1~1\,
	combout => \ctrb|rg_ula|ulab|Add1~2_combout\,
	cout => \ctrb|rg_ula|ulab|Add1~3\);

-- Location: LCCOMB_X20_Y12_N4
\ctrb|rg_ula|ulab|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add1~4_combout\ = ((\ctrb|rg_ula|entr0[2]~2_combout\ $ (\ctrb|rg_ula|entr1[2]~263_combout\ $ (!\ctrb|rg_ula|ulab|Add1~3\)))) # (GND)
-- \ctrb|rg_ula|ulab|Add1~5\ = CARRY((\ctrb|rg_ula|entr0[2]~2_combout\ & ((\ctrb|rg_ula|entr1[2]~263_combout\) # (!\ctrb|rg_ula|ulab|Add1~3\))) # (!\ctrb|rg_ula|entr0[2]~2_combout\ & (\ctrb|rg_ula|entr1[2]~263_combout\ & !\ctrb|rg_ula|ulab|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[2]~2_combout\,
	datab => \ctrb|rg_ula|entr1[2]~263_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add1~3\,
	combout => \ctrb|rg_ula|ulab|Add1~4_combout\,
	cout => \ctrb|rg_ula|ulab|Add1~5\);

-- Location: LCCOMB_X20_Y12_N6
\ctrb|rg_ula|ulab|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add1~6_combout\ = (\ctrb|rg_ula|entr1[3]~350_combout\ & ((\ctrb|rg_ula|entr0[3]~3_combout\ & (\ctrb|rg_ula|ulab|Add1~5\ & VCC)) # (!\ctrb|rg_ula|entr0[3]~3_combout\ & (!\ctrb|rg_ula|ulab|Add1~5\)))) # (!\ctrb|rg_ula|entr1[3]~350_combout\ 
-- & ((\ctrb|rg_ula|entr0[3]~3_combout\ & (!\ctrb|rg_ula|ulab|Add1~5\)) # (!\ctrb|rg_ula|entr0[3]~3_combout\ & ((\ctrb|rg_ula|ulab|Add1~5\) # (GND)))))
-- \ctrb|rg_ula|ulab|Add1~7\ = CARRY((\ctrb|rg_ula|entr1[3]~350_combout\ & (!\ctrb|rg_ula|entr0[3]~3_combout\ & !\ctrb|rg_ula|ulab|Add1~5\)) # (!\ctrb|rg_ula|entr1[3]~350_combout\ & ((!\ctrb|rg_ula|ulab|Add1~5\) # (!\ctrb|rg_ula|entr0[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[3]~350_combout\,
	datab => \ctrb|rg_ula|entr0[3]~3_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add1~5\,
	combout => \ctrb|rg_ula|ulab|Add1~6_combout\,
	cout => \ctrb|rg_ula|ulab|Add1~7\);

-- Location: LCCOMB_X20_Y12_N8
\ctrb|rg_ula|ulab|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add1~8_combout\ = ((\ctrb|rg_ula|entr0[4]~4_combout\ $ (\ctrb|rg_ula|entr1[4]~437_combout\ $ (!\ctrb|rg_ula|ulab|Add1~7\)))) # (GND)
-- \ctrb|rg_ula|ulab|Add1~9\ = CARRY((\ctrb|rg_ula|entr0[4]~4_combout\ & ((\ctrb|rg_ula|entr1[4]~437_combout\) # (!\ctrb|rg_ula|ulab|Add1~7\))) # (!\ctrb|rg_ula|entr0[4]~4_combout\ & (\ctrb|rg_ula|entr1[4]~437_combout\ & !\ctrb|rg_ula|ulab|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[4]~4_combout\,
	datab => \ctrb|rg_ula|entr1[4]~437_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add1~7\,
	combout => \ctrb|rg_ula|ulab|Add1~8_combout\,
	cout => \ctrb|rg_ula|ulab|Add1~9\);

-- Location: LCCOMB_X20_Y12_N10
\ctrb|rg_ula|ulab|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add1~10_combout\ = (\ctrb|rg_ula|entr1[5]~524_combout\ & ((\ctrb|rg_ula|entr0[5]~5_combout\ & (\ctrb|rg_ula|ulab|Add1~9\ & VCC)) # (!\ctrb|rg_ula|entr0[5]~5_combout\ & (!\ctrb|rg_ula|ulab|Add1~9\)))) # 
-- (!\ctrb|rg_ula|entr1[5]~524_combout\ & ((\ctrb|rg_ula|entr0[5]~5_combout\ & (!\ctrb|rg_ula|ulab|Add1~9\)) # (!\ctrb|rg_ula|entr0[5]~5_combout\ & ((\ctrb|rg_ula|ulab|Add1~9\) # (GND)))))
-- \ctrb|rg_ula|ulab|Add1~11\ = CARRY((\ctrb|rg_ula|entr1[5]~524_combout\ & (!\ctrb|rg_ula|entr0[5]~5_combout\ & !\ctrb|rg_ula|ulab|Add1~9\)) # (!\ctrb|rg_ula|entr1[5]~524_combout\ & ((!\ctrb|rg_ula|ulab|Add1~9\) # (!\ctrb|rg_ula|entr0[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[5]~524_combout\,
	datab => \ctrb|rg_ula|entr0[5]~5_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add1~9\,
	combout => \ctrb|rg_ula|ulab|Add1~10_combout\,
	cout => \ctrb|rg_ula|ulab|Add1~11\);

-- Location: LCCOMB_X20_Y12_N12
\ctrb|rg_ula|ulab|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add1~12_combout\ = ((\ctrb|rg_ula|entr0[6]~6_combout\ $ (\ctrb|rg_ula|entr1[6]~528_combout\ $ (!\ctrb|rg_ula|ulab|Add1~11\)))) # (GND)
-- \ctrb|rg_ula|ulab|Add1~13\ = CARRY((\ctrb|rg_ula|entr0[6]~6_combout\ & ((\ctrb|rg_ula|entr1[6]~528_combout\) # (!\ctrb|rg_ula|ulab|Add1~11\))) # (!\ctrb|rg_ula|entr0[6]~6_combout\ & (\ctrb|rg_ula|entr1[6]~528_combout\ & !\ctrb|rg_ula|ulab|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[6]~6_combout\,
	datab => \ctrb|rg_ula|entr1[6]~528_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add1~11\,
	combout => \ctrb|rg_ula|ulab|Add1~12_combout\,
	cout => \ctrb|rg_ula|ulab|Add1~13\);

-- Location: LCCOMB_X20_Y12_N14
\ctrb|rg_ula|ulab|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add1~14_combout\ = (\ctrb|rg_ula|entr0[7]~7_combout\ & ((\ctrb|rg_ula|entr1[7]~618_combout\ & (\ctrb|rg_ula|ulab|Add1~13\ & VCC)) # (!\ctrb|rg_ula|entr1[7]~618_combout\ & (!\ctrb|rg_ula|ulab|Add1~13\)))) # 
-- (!\ctrb|rg_ula|entr0[7]~7_combout\ & ((\ctrb|rg_ula|entr1[7]~618_combout\ & (!\ctrb|rg_ula|ulab|Add1~13\)) # (!\ctrb|rg_ula|entr1[7]~618_combout\ & ((\ctrb|rg_ula|ulab|Add1~13\) # (GND)))))
-- \ctrb|rg_ula|ulab|Add1~15\ = CARRY((\ctrb|rg_ula|entr0[7]~7_combout\ & (!\ctrb|rg_ula|entr1[7]~618_combout\ & !\ctrb|rg_ula|ulab|Add1~13\)) # (!\ctrb|rg_ula|entr0[7]~7_combout\ & ((!\ctrb|rg_ula|ulab|Add1~13\) # (!\ctrb|rg_ula|entr1[7]~618_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[7]~7_combout\,
	datab => \ctrb|rg_ula|entr1[7]~618_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add1~13\,
	combout => \ctrb|rg_ula|ulab|Add1~14_combout\,
	cout => \ctrb|rg_ula|ulab|Add1~15\);

-- Location: LCCOMB_X20_Y12_N16
\ctrb|rg_ula|ulab|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add1~16_combout\ = ((\ctrb|rg_ula|entr0[8]~8_combout\ $ (\ctrb|rg_ula|entr1[8]~1338_combout\ $ (!\ctrb|rg_ula|ulab|Add1~15\)))) # (GND)
-- \ctrb|rg_ula|ulab|Add1~17\ = CARRY((\ctrb|rg_ula|entr0[8]~8_combout\ & ((\ctrb|rg_ula|entr1[8]~1338_combout\) # (!\ctrb|rg_ula|ulab|Add1~15\))) # (!\ctrb|rg_ula|entr0[8]~8_combout\ & (\ctrb|rg_ula|entr1[8]~1338_combout\ & !\ctrb|rg_ula|ulab|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[8]~8_combout\,
	datab => \ctrb|rg_ula|entr1[8]~1338_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add1~15\,
	combout => \ctrb|rg_ula|ulab|Add1~16_combout\,
	cout => \ctrb|rg_ula|ulab|Add1~17\);

-- Location: LCCOMB_X21_Y9_N18
\ctrb|rg_ula|ulab|saida[8]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[8]~61_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & ((\ctrb|rg_ula|entr0[8]~8_combout\) # ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\)))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & (((!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & \ctrb|rg_ula|ulab|Add1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[8]~8_combout\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datad => \ctrb|rg_ula|ulab|Add1~16_combout\,
	combout => \ctrb|rg_ula|ulab|saida[8]~61_combout\);

-- Location: LCCOMB_X21_Y9_N0
\ctrb|rg_ula|ulab|saida[8]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[8]~62_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\ctrb|rg_ula|ulab|saida[8]~61_combout\ & (\ctrb|rg_ula|entr0[7]~7_combout\)) # (!\ctrb|rg_ula|ulab|saida[8]~61_combout\ & 
-- ((\ctrb|rg_ula|ulab|Add0~16_combout\))))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & (((\ctrb|rg_ula|ulab|saida[8]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[7]~7_combout\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datac => \ctrb|rg_ula|ulab|Add0~16_combout\,
	datad => \ctrb|rg_ula|ulab|saida[8]~61_combout\,
	combout => \ctrb|rg_ula|ulab|saida[8]~62_combout\);

-- Location: LCCOMB_X21_Y9_N14
\ctrb|rg_ula|ulab|saida[8]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[8]~63_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & (\ctrb|rg_ula|ulab|saida[8]~60_combout\))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & (((\ctrb|rg_ula|ulab|saida[8]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\,
	datac => \ctrb|rg_ula|ulab|saida[8]~60_combout\,
	datad => \ctrb|rg_ula|ulab|saida[8]~62_combout\,
	combout => \ctrb|rg_ula|ulab|saida[8]~63_combout\);

-- Location: LCCOMB_X20_Y7_N8
\ctrb|rg_ula|regb|reg2|registro[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|reg2|registro[8]~feeder_combout\ = \ctrb|rg_ula|ulab|saida[8]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|ulab|saida[8]~63_combout\,
	combout => \ctrb|rg_ula|regb|reg2|registro[8]~feeder_combout\);

-- Location: LCFF_X20_Y7_N9
\ctrb|rg_ula|regb|reg2|registro[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|regb|reg2|registro[8]~feeder_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg2|registro\(8));

-- Location: LCFF_X21_Y9_N15
\ctrb|rg_ula|regb|reg4|registro[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ulab|saida[8]~63_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg4|registro\(8));

-- Location: LCFF_X18_Y10_N15
\ctrb|rg_ula|regb|reg3|registro[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[8]~63_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg3|registro\(8));

-- Location: LCCOMB_X18_Y11_N0
\ctrb|rg_ula|regb|reg1|registro[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|reg1|registro[8]~feeder_combout\ = \ctrb|rg_ula|ulab|saida[8]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|ulab|saida[8]~63_combout\,
	combout => \ctrb|rg_ula|regb|reg1|registro[8]~feeder_combout\);

-- Location: LCFF_X18_Y11_N1
\ctrb|rg_ula|regb|reg1|registro[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|regb|reg1|registro[8]~feeder_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg1|registro\(8));

-- Location: LCFF_X18_Y10_N1
\ctrb|rg_ula|regb|reg5|registro[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[8]~63_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg5|registro\(8));

-- Location: LCCOMB_X18_Y10_N0
\ctrb|rg_ula|regb|data_out0[8]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[8]~27_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\ & (((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\)))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\ & 
-- ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & ((\ctrb|rg_ula|regb|reg5|registro\(8)))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & (\ctrb|rg_ula|regb|reg1|registro\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	datab => \ctrb|rg_ula|regb|reg1|registro\(8),
	datac => \ctrb|rg_ula|regb|reg5|registro\(8),
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	combout => \ctrb|rg_ula|regb|data_out0[8]~27_combout\);

-- Location: LCCOMB_X15_Y9_N30
\ctrb|rg_ula|regb|data_out0[8]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[8]~28_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\ & ((\ctrb|rg_ula|regb|data_out0[8]~27_combout\ & (\ctrb|rg_ula|regb|reg7|registro\(8))) # (!\ctrb|rg_ula|regb|data_out0[8]~27_combout\ & 
-- ((\ctrb|rg_ula|regb|reg3|registro\(8)))))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\ & (((\ctrb|rg_ula|regb|data_out0[8]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg7|registro\(8),
	datab => \ctrb|rg_ula|regb|reg3|registro\(8),
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	datad => \ctrb|rg_ula|regb|data_out0[8]~27_combout\,
	combout => \ctrb|rg_ula|regb|data_out0[8]~28_combout\);

-- Location: LCCOMB_X15_Y9_N20
\ctrb|rg_ula|regb|data_out0[8]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[8]~29_combout\ = (\ctrb|rg_ula|regb|data_out0[0]~3_combout\ & ((\ctrb|rg_ula|regb|data_out0[0]~4_combout\ & ((\ctrb|rg_ula|regb|data_out0[8]~28_combout\))) # (!\ctrb|rg_ula|regb|data_out0[0]~4_combout\ & 
-- (\ctrb|rg_ula|regb|reg4|registro\(8))))) # (!\ctrb|rg_ula|regb|data_out0[0]~3_combout\ & (((\ctrb|rg_ula|regb|data_out0[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out0[0]~3_combout\,
	datab => \ctrb|rg_ula|regb|reg4|registro\(8),
	datac => \ctrb|rg_ula|regb|data_out0[0]~4_combout\,
	datad => \ctrb|rg_ula|regb|data_out0[8]~28_combout\,
	combout => \ctrb|rg_ula|regb|data_out0[8]~29_combout\);

-- Location: LCCOMB_X15_Y9_N2
\ctrb|rg_ula|regb|data_out0[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0\(8) = (\ctrb|rg_ula|regb|data_out0[8]~29_combout\ & ((\ctrb|rg_ula|regb|reg6|registro\(8)) # ((!\ctrb|rg_ula|regb|data_out0[0]~0_combout\)))) # (!\ctrb|rg_ula|regb|data_out0[8]~29_combout\ & 
-- (((\ctrb|rg_ula|regb|reg2|registro\(8) & \ctrb|rg_ula|regb|data_out0[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg6|registro\(8),
	datab => \ctrb|rg_ula|regb|reg2|registro\(8),
	datac => \ctrb|rg_ula|regb|data_out0[8]~29_combout\,
	datad => \ctrb|rg_ula|regb|data_out0[0]~0_combout\,
	combout => \ctrb|rg_ula|regb|data_out0\(8));

-- Location: LCCOMB_X18_Y12_N12
\ctrb|rg_ula|entr0[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr0[8]~8_combout\ = (\ctrb|mux_PC~0_combout\ & (\ctrb|ctrl|PC|registro\(6))) # (!\ctrb|mux_PC~0_combout\ & ((\ctrb|rg_ula|regb|data_out0\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|ctrl|PC|registro\(6),
	datac => \ctrb|rg_ula|regb|data_out0\(8),
	datad => \ctrb|mux_PC~0_combout\,
	combout => \ctrb|rg_ula|entr0[8]~8_combout\);

-- Location: LCCOMB_X19_Y9_N12
\ctrb|rg_ula|ulab|saida[7]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[7]~29_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\ctrb|rg_ula|entr1[7]~618_combout\))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & 
-- (\ctrb|rg_ula|entr0[8]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \ctrb|rg_ula|entr0[8]~8_combout\,
	datad => \ctrb|rg_ula|entr1[7]~618_combout\,
	combout => \ctrb|rg_ula|ulab|saida[7]~29_combout\);

-- Location: LCCOMB_X18_Y12_N30
\ctrb|rg_ula|entr0[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr0[6]~6_combout\ = (\ctrb|mux_PC~0_combout\ & (\ctrb|ctrl|PC|registro\(6))) # (!\ctrb|mux_PC~0_combout\ & ((\ctrb|rg_ula|regb|data_out0\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|mux_PC~0_combout\,
	datab => \ctrb|ctrl|PC|registro\(6),
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|entr0[6]~6_combout\);

-- Location: LCCOMB_X19_Y9_N0
\ctrb|rg_ula|ulab|saida[7]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[7]~30_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\)) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & 
-- ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\ctrb|rg_ula|ulab|Add0~14_combout\))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & (\ctrb|rg_ula|ulab|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datac => \ctrb|rg_ula|ulab|Add1~14_combout\,
	datad => \ctrb|rg_ula|ulab|Add0~14_combout\,
	combout => \ctrb|rg_ula|ulab|saida[7]~30_combout\);

-- Location: LCCOMB_X19_Y9_N26
\ctrb|rg_ula|ulab|saida[7]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[7]~31_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & ((\ctrb|rg_ula|ulab|saida[7]~30_combout\ & ((\ctrb|rg_ula|entr0[6]~6_combout\))) # (!\ctrb|rg_ula|ulab|saida[7]~30_combout\ & 
-- (\ctrb|rg_ula|entr0[7]~7_combout\)))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & (((\ctrb|rg_ula|ulab|saida[7]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datab => \ctrb|rg_ula|entr0[7]~7_combout\,
	datac => \ctrb|rg_ula|entr0[6]~6_combout\,
	datad => \ctrb|rg_ula|ulab|saida[7]~30_combout\,
	combout => \ctrb|rg_ula|ulab|saida[7]~31_combout\);

-- Location: LCCOMB_X19_Y9_N14
\ctrb|rg_ula|ulab|saida[7]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[7]~32_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & (\ctrb|rg_ula|ulab|saida[7]~29_combout\))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & (((\ctrb|rg_ula|ulab|saida[7]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datab => \ctrb|rg_ula|ulab|saida[7]~29_combout\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\,
	datad => \ctrb|rg_ula|ulab|saida[7]~31_combout\,
	combout => \ctrb|rg_ula|ulab|saida[7]~32_combout\);

-- Location: LCFF_X16_Y9_N7
\ctrb|rg_ula|regb|reg6|registro[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[7]~32_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg6|registro\(7));

-- Location: LCCOMB_X20_Y9_N8
\ctrb|rg_ula|regb|reg4|registro[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|reg4|registro[7]~feeder_combout\ = \ctrb|rg_ula|ulab|saida[7]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|ulab|saida[7]~32_combout\,
	combout => \ctrb|rg_ula|regb|reg4|registro[7]~feeder_combout\);

-- Location: LCFF_X20_Y9_N9
\ctrb|rg_ula|regb|reg4|registro[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|regb|reg4|registro[7]~feeder_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg4|registro\(7));

-- Location: LCFF_X18_Y9_N23
\ctrb|rg_ula|regb|reg1|registro[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[7]~32_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg1|registro\(7));

-- Location: LCCOMB_X18_Y7_N4
\ctrb|rg_ula|regb|data_out0[7]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[7]~24_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & (((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\)))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & 
-- ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\ & (\ctrb|rg_ula|regb|reg3|registro\(7))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\ & ((\ctrb|rg_ula|regb|reg1|registro\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg3|registro\(7),
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	datad => \ctrb|rg_ula|regb|reg1|registro\(7),
	combout => \ctrb|rg_ula|regb|data_out0[7]~24_combout\);

-- Location: LCCOMB_X18_Y7_N10
\ctrb|rg_ula|regb|reg7|registro[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|reg7|registro[7]~feeder_combout\ = \ctrb|rg_ula|ulab|saida[7]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|ulab|saida[7]~32_combout\,
	combout => \ctrb|rg_ula|regb|reg7|registro[7]~feeder_combout\);

-- Location: LCFF_X18_Y7_N11
\ctrb|rg_ula|regb|reg7|registro[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|regb|reg7|registro[7]~feeder_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg7|registro\(7));

-- Location: LCCOMB_X18_Y7_N0
\ctrb|rg_ula|regb|data_out0[7]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[7]~25_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & ((\ctrb|rg_ula|regb|data_out0[7]~24_combout\ & ((\ctrb|rg_ula|regb|reg7|registro\(7)))) # (!\ctrb|rg_ula|regb|data_out0[7]~24_combout\ & 
-- (\ctrb|rg_ula|regb|reg5|registro\(7))))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & (((\ctrb|rg_ula|regb|data_out0[7]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg5|registro\(7),
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	datac => \ctrb|rg_ula|regb|data_out0[7]~24_combout\,
	datad => \ctrb|rg_ula|regb|reg7|registro\(7),
	combout => \ctrb|rg_ula|regb|data_out0[7]~25_combout\);

-- Location: LCCOMB_X18_Y7_N14
\ctrb|rg_ula|regb|data_out0[7]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[7]~26_combout\ = (\ctrb|rg_ula|regb|data_out0[0]~3_combout\ & ((\ctrb|rg_ula|regb|data_out0[0]~4_combout\ & ((\ctrb|rg_ula|regb|data_out0[7]~25_combout\))) # (!\ctrb|rg_ula|regb|data_out0[0]~4_combout\ & 
-- (\ctrb|rg_ula|regb|reg4|registro\(7))))) # (!\ctrb|rg_ula|regb|data_out0[0]~3_combout\ & (\ctrb|rg_ula|regb|data_out0[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out0[0]~3_combout\,
	datab => \ctrb|rg_ula|regb|data_out0[0]~4_combout\,
	datac => \ctrb|rg_ula|regb|reg4|registro\(7),
	datad => \ctrb|rg_ula|regb|data_out0[7]~25_combout\,
	combout => \ctrb|rg_ula|regb|data_out0[7]~26_combout\);

-- Location: LCCOMB_X18_Y7_N20
\ctrb|rg_ula|regb|data_out0[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0\(7) = (\ctrb|rg_ula|regb|data_out0[7]~26_combout\ & (((\ctrb|rg_ula|regb|reg6|registro\(7)) # (!\ctrb|rg_ula|regb|data_out0[0]~0_combout\)))) # (!\ctrb|rg_ula|regb|data_out0[7]~26_combout\ & (\ctrb|rg_ula|regb|reg2|registro\(7) 
-- & ((\ctrb|rg_ula|regb|data_out0[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg2|registro\(7),
	datab => \ctrb|rg_ula|regb|reg6|registro\(7),
	datac => \ctrb|rg_ula|regb|data_out0[7]~26_combout\,
	datad => \ctrb|rg_ula|regb|data_out0[0]~0_combout\,
	combout => \ctrb|rg_ula|regb|data_out0\(7));

-- Location: LCCOMB_X19_Y13_N30
\ctrb|rg_ula|entr0[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr0[7]~7_combout\ = (\ctrb|mux_PC~0_combout\ & (\ctrb|ctrl|PC|registro\(6))) # (!\ctrb|mux_PC~0_combout\ & ((\ctrb|rg_ula|regb|data_out0\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|ctrl|PC|registro\(6),
	datac => \ctrb|rg_ula|regb|data_out0\(7),
	datad => \ctrb|mux_PC~0_combout\,
	combout => \ctrb|rg_ula|entr0[7]~7_combout\);

-- Location: LCCOMB_X21_Y9_N24
\ctrb|rg_ula|ulab|saida[6]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[6]~25_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\ctrb|rg_ula|entr1[6]~528_combout\))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & 
-- (\ctrb|rg_ula|entr0[7]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datac => \ctrb|rg_ula|entr0[7]~7_combout\,
	datad => \ctrb|rg_ula|entr1[6]~528_combout\,
	combout => \ctrb|rg_ula|ulab|saida[6]~25_combout\);

-- Location: LCCOMB_X21_Y9_N22
\ctrb|rg_ula|ulab|saida[6]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[6]~26_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\) # ((\ctrb|rg_ula|ulab|Add0~12_combout\)))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & (\ctrb|rg_ula|ulab|Add1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datac => \ctrb|rg_ula|ulab|Add1~12_combout\,
	datad => \ctrb|rg_ula|ulab|Add0~12_combout\,
	combout => \ctrb|rg_ula|ulab|saida[6]~26_combout\);

-- Location: LCCOMB_X21_Y9_N28
\ctrb|rg_ula|ulab|saida[6]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[6]~27_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & ((\ctrb|rg_ula|ulab|saida[6]~26_combout\ & ((\ctrb|rg_ula|entr0[5]~5_combout\))) # (!\ctrb|rg_ula|ulab|saida[6]~26_combout\ & 
-- (\ctrb|rg_ula|entr0[6]~6_combout\)))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & (((\ctrb|rg_ula|ulab|saida[6]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datab => \ctrb|rg_ula|entr0[6]~6_combout\,
	datac => \ctrb|rg_ula|entr0[5]~5_combout\,
	datad => \ctrb|rg_ula|ulab|saida[6]~26_combout\,
	combout => \ctrb|rg_ula|ulab|saida[6]~27_combout\);

-- Location: LCCOMB_X21_Y9_N16
\ctrb|rg_ula|ulab|saida[6]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[6]~28_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & (\ctrb|rg_ula|ulab|saida[6]~25_combout\))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & (((\ctrb|rg_ula|ulab|saida[6]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\,
	datac => \ctrb|rg_ula|ulab|saida[6]~25_combout\,
	datad => \ctrb|rg_ula|ulab|saida[6]~27_combout\,
	combout => \ctrb|rg_ula|ulab|saida[6]~28_combout\);

-- Location: LCFF_X20_Y9_N27
\ctrb|ctrl|PC|registro[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|ctrl|PC|registro[6]~19_combout\,
	sdata => \ctrb|rg_ula|ulab|saida[6]~28_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => \ctrb|wr_end_mem_s~1_combout\,
	ena => \ctrb|ctrl|mq_est|est_atual~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|ctrl|PC|registro\(6));

-- Location: LCCOMB_X20_Y7_N14
\ctrb|rg_ula|entr1[5]~522\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~522_combout\ = (\ctrb|rg_ula|entr1[0]~85_combout\ & ((\ctrb|rg_ula|entr1[11]~86_combout\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\)) # (!\ctrb|rg_ula|entr1[11]~86_combout\ & 
-- ((\ctrb|rg_ula|regb|data_out1\(5)))))) # (!\ctrb|rg_ula|entr1[0]~85_combout\ & (((!\ctrb|rg_ula|entr1[11]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[0]~85_combout\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	datac => \ctrb|rg_ula|regb|data_out1\(5),
	datad => \ctrb|rg_ula|entr1[11]~86_combout\,
	combout => \ctrb|rg_ula|entr1[5]~522_combout\);

-- Location: LCFF_X25_Y18_N11
\ctrb|rg_ula|ramb|conteudo_ram[111][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[111][5]~regout\);

-- Location: LCFF_X26_Y18_N31
\ctrb|rg_ula|ramb|conteudo_ram[108][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[108][5]~regout\);

-- Location: LCCOMB_X26_Y18_N30
\ctrb|rg_ula|entr1[5]~445\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~445_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[110][5]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[108][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[110][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[108][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[5]~445_combout\);

-- Location: LCCOMB_X25_Y18_N10
\ctrb|rg_ula|entr1[5]~446\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~446_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[5]~445_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[111][5]~regout\))) # (!\ctrb|rg_ula|entr1[5]~445_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[109][5]~regout\)))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[5]~445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[109][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[111][5]~regout\,
	datad => \ctrb|rg_ula|entr1[5]~445_combout\,
	combout => \ctrb|rg_ula|entr1[5]~446_combout\);

-- Location: LCCOMB_X24_Y7_N14
\ctrb|rg_ula|ramb|Decoder0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~28_combout\ = (\ctrb|rg_ula|ramb|Decoder0~27_combout\ & \ctrb|rg_ula|ramb|Decoder0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|Decoder0~27_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~26_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~28_combout\);

-- Location: LCFF_X24_Y7_N25
\ctrb|rg_ula|ramb|conteudo_ram[99][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[99][5]~regout\);

-- Location: LCFF_X24_Y11_N15
\ctrb|rg_ula|ramb|conteudo_ram[98][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[98][5]~regout\);

-- Location: LCCOMB_X22_Y9_N30
\ctrb|rg_ula|ramb|conteudo_ram[97][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[97][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[97][5]~feeder_combout\);

-- Location: LCFF_X22_Y9_N31
\ctrb|rg_ula|ramb|conteudo_ram[97][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[97][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[97][5]~regout\);

-- Location: LCFF_X23_Y8_N3
\ctrb|rg_ula|ramb|conteudo_ram[96][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[96][5]~regout\);

-- Location: LCCOMB_X23_Y8_N2
\ctrb|rg_ula|entr1[5]~442\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~442_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[97][5]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|conteudo_ram[96][5]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[97][5]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[96][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[5]~442_combout\);

-- Location: LCCOMB_X24_Y11_N14
\ctrb|rg_ula|entr1[5]~443\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~443_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[5]~442_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[99][5]~regout\)) # (!\ctrb|rg_ula|entr1[5]~442_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[98][5]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[5]~442_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[99][5]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[98][5]~regout\,
	datad => \ctrb|rg_ula|entr1[5]~442_combout\,
	combout => \ctrb|rg_ula|entr1[5]~443_combout\);

-- Location: LCCOMB_X32_Y13_N0
\ctrb|rg_ula|ramb|conteudo_ram[103][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[103][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[103][5]~feeder_combout\);

-- Location: LCFF_X32_Y13_N1
\ctrb|rg_ula|ramb|conteudo_ram[103][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[103][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[103][5]~regout\);

-- Location: LCFF_X31_Y13_N3
\ctrb|rg_ula|ramb|conteudo_ram[100][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[100][5]~regout\);

-- Location: LCCOMB_X31_Y13_N2
\ctrb|rg_ula|entr1[5]~440\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~440_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[102][5]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[100][5]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[102][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[100][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[5]~440_combout\);

-- Location: LCCOMB_X31_Y13_N0
\ctrb|rg_ula|entr1[5]~441\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~441_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[5]~440_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[103][5]~regout\))) # (!\ctrb|rg_ula|entr1[5]~440_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[101][5]~regout\)))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[5]~440_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[101][5]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[103][5]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(0),
	datad => \ctrb|rg_ula|entr1[5]~440_combout\,
	combout => \ctrb|rg_ula|entr1[5]~441_combout\);

-- Location: LCCOMB_X24_Y11_N28
\ctrb|rg_ula|entr1[5]~444\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~444_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(3)) # ((\ctrb|rg_ula|entr1[5]~441_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (!\ctrb|rg_ula|regb|data_out1\(3) & 
-- (\ctrb|rg_ula|entr1[5]~443_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|entr1[5]~443_combout\,
	datad => \ctrb|rg_ula|entr1[5]~441_combout\,
	combout => \ctrb|rg_ula|entr1[5]~444_combout\);

-- Location: LCCOMB_X24_Y11_N2
\ctrb|rg_ula|entr1[5]~447\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~447_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[5]~444_combout\ & ((\ctrb|rg_ula|entr1[5]~446_combout\))) # (!\ctrb|rg_ula|entr1[5]~444_combout\ & (\ctrb|rg_ula|entr1[5]~439_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[5]~444_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[5]~439_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|entr1[5]~446_combout\,
	datad => \ctrb|rg_ula|entr1[5]~444_combout\,
	combout => \ctrb|rg_ula|entr1[5]~447_combout\);

-- Location: LCFF_X31_Y14_N31
\ctrb|rg_ula|ramb|conteudo_ram[127][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\);

-- Location: LCFF_X23_Y7_N23
\ctrb|rg_ula|ramb|conteudo_ram[123][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[123][5]~regout\);

-- Location: LCFF_X31_Y14_N1
\ctrb|rg_ula|ramb|conteudo_ram[119][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[119][5]~regout\);

-- Location: LCFF_X23_Y7_N17
\ctrb|rg_ula|ramb|conteudo_ram[115][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[115][5]~regout\);

-- Location: LCCOMB_X23_Y7_N16
\ctrb|rg_ula|entr1[5]~476\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~476_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[119][5]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[115][5]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[119][5]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[115][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[5]~476_combout\);

-- Location: LCCOMB_X23_Y7_N22
\ctrb|rg_ula|entr1[5]~477\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~477_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[5]~476_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\)) # (!\ctrb|rg_ula|entr1[5]~476_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[123][5]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[5]~476_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[123][5]~regout\,
	datad => \ctrb|rg_ula|entr1[5]~476_combout\,
	combout => \ctrb|rg_ula|entr1[5]~477_combout\);

-- Location: LCFF_X26_Y12_N31
\ctrb|rg_ula|ramb|conteudo_ram[126][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[126][5]~regout\);

-- Location: LCFF_X26_Y12_N1
\ctrb|rg_ula|ramb|conteudo_ram[114][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[114][5]~regout\);

-- Location: LCCOMB_X26_Y12_N0
\ctrb|rg_ula|entr1[5]~469\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~469_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[122][5]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[114][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[122][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[114][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[5]~469_combout\);

-- Location: LCCOMB_X26_Y12_N30
\ctrb|rg_ula|entr1[5]~470\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~470_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[5]~469_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[126][5]~regout\))) # (!\ctrb|rg_ula|entr1[5]~469_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[118][5]~regout\)))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[5]~469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[118][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[126][5]~regout\,
	datad => \ctrb|rg_ula|entr1[5]~469_combout\,
	combout => \ctrb|rg_ula|entr1[5]~470_combout\);

-- Location: LCCOMB_X30_Y8_N22
\ctrb|rg_ula|ramb|conteudo_ram[125][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[125][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[125][5]~feeder_combout\);

-- Location: LCFF_X30_Y8_N23
\ctrb|rg_ula|ramb|conteudo_ram[125][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[125][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[125][5]~regout\);

-- Location: LCFF_X29_Y11_N25
\ctrb|rg_ula|ramb|conteudo_ram[121][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[121][5]~regout\);

-- Location: LCFF_X30_Y15_N1
\ctrb|rg_ula|ramb|conteudo_ram[117][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[117][5]~regout\);

-- Location: LCFF_X29_Y11_N3
\ctrb|rg_ula|ramb|conteudo_ram[113][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[113][5]~regout\);

-- Location: LCCOMB_X29_Y11_N2
\ctrb|rg_ula|entr1[5]~471\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~471_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[117][5]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[113][5]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[117][5]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[113][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[5]~471_combout\);

-- Location: LCCOMB_X29_Y11_N24
\ctrb|rg_ula|entr1[5]~472\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~472_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[5]~471_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[125][5]~regout\)) # (!\ctrb|rg_ula|entr1[5]~471_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[121][5]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[5]~471_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[125][5]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[121][5]~regout\,
	datad => \ctrb|rg_ula|entr1[5]~471_combout\,
	combout => \ctrb|rg_ula|entr1[5]~472_combout\);

-- Location: LCFF_X30_Y11_N25
\ctrb|rg_ula|ramb|conteudo_ram[116][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[116][5]~regout\);

-- Location: LCCOMB_X30_Y10_N0
\ctrb|rg_ula|ramb|conteudo_ram[120][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[120][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[120][5]~feeder_combout\);

-- Location: LCFF_X30_Y10_N1
\ctrb|rg_ula|ramb|conteudo_ram[120][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[120][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[120][5]~regout\);

-- Location: LCFF_X30_Y11_N23
\ctrb|rg_ula|ramb|conteudo_ram[112][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[112][5]~regout\);

-- Location: LCCOMB_X30_Y11_N22
\ctrb|rg_ula|entr1[5]~473\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~473_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[120][5]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[112][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[120][5]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[112][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[5]~473_combout\);

-- Location: LCCOMB_X30_Y11_N24
\ctrb|rg_ula|entr1[5]~474\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~474_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[5]~473_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[124][5]~regout\)) # (!\ctrb|rg_ula|entr1[5]~473_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[116][5]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[5]~473_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[124][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[116][5]~regout\,
	datad => \ctrb|rg_ula|entr1[5]~473_combout\,
	combout => \ctrb|rg_ula|entr1[5]~474_combout\);

-- Location: LCCOMB_X24_Y11_N0
\ctrb|rg_ula|entr1[5]~475\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~475_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|regb|data_out1\(0))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|entr1[5]~472_combout\)) # (!\ctrb|rg_ula|regb|data_out1\(0) 
-- & ((\ctrb|rg_ula|entr1[5]~474_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|entr1[5]~472_combout\,
	datad => \ctrb|rg_ula|entr1[5]~474_combout\,
	combout => \ctrb|rg_ula|entr1[5]~475_combout\);

-- Location: LCCOMB_X24_Y11_N30
\ctrb|rg_ula|entr1[5]~478\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~478_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[5]~475_combout\ & (\ctrb|rg_ula|entr1[5]~477_combout\)) # (!\ctrb|rg_ula|entr1[5]~475_combout\ & ((\ctrb|rg_ula|entr1[5]~470_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[5]~475_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|entr1[5]~477_combout\,
	datac => \ctrb|rg_ula|entr1[5]~470_combout\,
	datad => \ctrb|rg_ula|entr1[5]~475_combout\,
	combout => \ctrb|rg_ula|entr1[5]~478_combout\);

-- Location: LCCOMB_X32_Y12_N0
\ctrb|rg_ula|ramb|conteudo_ram[87][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[87][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[87][5]~feeder_combout\);

-- Location: LCFF_X32_Y12_N1
\ctrb|rg_ula|ramb|conteudo_ram[87][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[87][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[87][5]~regout\);

-- Location: LCFF_X24_Y12_N31
\ctrb|rg_ula|ramb|conteudo_ram[82][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[82][5]~regout\);

-- Location: LCCOMB_X24_Y12_N30
\ctrb|rg_ula|entr1[5]~448\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~448_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|ramb|conteudo_ram[86][5]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[82][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[86][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[82][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[5]~448_combout\);

-- Location: LCCOMB_X20_Y13_N8
\ctrb|rg_ula|entr1[5]~449\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~449_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[5]~448_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[87][5]~regout\))) # (!\ctrb|rg_ula|entr1[5]~448_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[83][5]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[5]~448_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[83][5]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[87][5]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(0),
	datad => \ctrb|rg_ula|entr1[5]~448_combout\,
	combout => \ctrb|rg_ula|entr1[5]~449_combout\);

-- Location: LCFF_X27_Y18_N17
\ctrb|rg_ula|ramb|conteudo_ram[91][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[91][5]~regout\);

-- Location: LCFF_X24_Y16_N7
\ctrb|rg_ula|ramb|conteudo_ram[95][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[95][5]~regout\);

-- Location: LCCOMB_X24_Y16_N6
\ctrb|rg_ula|entr1[5]~456\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~456_combout\ = (\ctrb|rg_ula|entr1[5]~455_combout\ & (((\ctrb|rg_ula|ramb|conteudo_ram[95][5]~regout\) # (!\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|entr1[5]~455_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[91][5]~regout\ & 
-- ((\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[5]~455_combout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[91][5]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[95][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[5]~456_combout\);

-- Location: LCCOMB_X22_Y9_N12
\ctrb|rg_ula|ramb|conteudo_ram[85][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[85][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[85][5]~feeder_combout\);

-- Location: LCFF_X22_Y9_N13
\ctrb|rg_ula|ramb|conteudo_ram[85][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[85][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[85][5]~regout\);

-- Location: LCFF_X26_Y13_N9
\ctrb|rg_ula|ramb|conteudo_ram[84][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[84][5]~regout\);

-- Location: LCFF_X26_Y14_N19
\ctrb|rg_ula|ramb|conteudo_ram[80][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[80][5]~regout\);

-- Location: LCCOMB_X26_Y14_N18
\ctrb|rg_ula|entr1[5]~452\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~452_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[81][5]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[80][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[81][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[80][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[5]~452_combout\);

-- Location: LCCOMB_X26_Y13_N8
\ctrb|rg_ula|entr1[5]~453\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~453_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[5]~452_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[85][5]~regout\)) # (!\ctrb|rg_ula|entr1[5]~452_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[84][5]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[5]~452_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[85][5]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[84][5]~regout\,
	datad => \ctrb|rg_ula|entr1[5]~452_combout\,
	combout => \ctrb|rg_ula|entr1[5]~453_combout\);

-- Location: LCFF_X30_Y15_N7
\ctrb|rg_ula|ramb|conteudo_ram[93][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[93][5]~regout\);

-- Location: LCFF_X27_Y14_N21
\ctrb|rg_ula|ramb|conteudo_ram[92][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[92][5]~regout\);

-- Location: LCCOMB_X31_Y10_N10
\ctrb|rg_ula|ramb|conteudo_ram[89][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[89][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[89][5]~feeder_combout\);

-- Location: LCFF_X31_Y10_N11
\ctrb|rg_ula|ramb|conteudo_ram[89][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[89][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[89][5]~regout\);

-- Location: LCFF_X27_Y14_N23
\ctrb|rg_ula|ramb|conteudo_ram[88][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[88][5]~regout\);

-- Location: LCCOMB_X27_Y14_N22
\ctrb|rg_ula|entr1[5]~450\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~450_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[89][5]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[88][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[89][5]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[88][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[5]~450_combout\);

-- Location: LCCOMB_X27_Y14_N20
\ctrb|rg_ula|entr1[5]~451\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~451_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[5]~450_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[93][5]~regout\)) # (!\ctrb|rg_ula|entr1[5]~450_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[92][5]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[5]~450_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[93][5]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[92][5]~regout\,
	datad => \ctrb|rg_ula|entr1[5]~450_combout\,
	combout => \ctrb|rg_ula|entr1[5]~451_combout\);

-- Location: LCCOMB_X20_Y13_N26
\ctrb|rg_ula|entr1[5]~454\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~454_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1)) # ((\ctrb|rg_ula|entr1[5]~451_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (!\ctrb|rg_ula|regb|data_out1\(1) & 
-- (\ctrb|rg_ula|entr1[5]~453_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[5]~453_combout\,
	datad => \ctrb|rg_ula|entr1[5]~451_combout\,
	combout => \ctrb|rg_ula|entr1[5]~454_combout\);

-- Location: LCCOMB_X20_Y13_N24
\ctrb|rg_ula|entr1[5]~457\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~457_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[5]~454_combout\ & ((\ctrb|rg_ula|entr1[5]~456_combout\))) # (!\ctrb|rg_ula|entr1[5]~454_combout\ & (\ctrb|rg_ula|entr1[5]~449_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[5]~454_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|entr1[5]~449_combout\,
	datac => \ctrb|rg_ula|entr1[5]~456_combout\,
	datad => \ctrb|rg_ula|entr1[5]~454_combout\,
	combout => \ctrb|rg_ula|entr1[5]~457_combout\);

-- Location: LCFF_X25_Y15_N31
\ctrb|rg_ula|ramb|conteudo_ram[76][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[76][5]~regout\);

-- Location: LCCOMB_X30_Y13_N20
\ctrb|rg_ula|ramb|conteudo_ram[77][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[77][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[77][5]~feeder_combout\);

-- Location: LCFF_X30_Y13_N21
\ctrb|rg_ula|ramb|conteudo_ram[77][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[77][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[77][5]~regout\);

-- Location: LCFF_X23_Y13_N19
\ctrb|rg_ula|ramb|conteudo_ram[72][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[72][5]~regout\);

-- Location: LCCOMB_X23_Y13_N18
\ctrb|rg_ula|entr1[5]~458\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~458_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[73][5]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[72][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[73][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[72][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[5]~458_combout\);

-- Location: LCCOMB_X26_Y13_N14
\ctrb|rg_ula|entr1[5]~459\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~459_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[5]~458_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[77][5]~regout\))) # (!\ctrb|rg_ula|entr1[5]~458_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[76][5]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[5]~458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[76][5]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[77][5]~regout\,
	datad => \ctrb|rg_ula|entr1[5]~458_combout\,
	combout => \ctrb|rg_ula|entr1[5]~459_combout\);

-- Location: LCFF_X29_Y17_N19
\ctrb|rg_ula|ramb|conteudo_ram[79][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[79][5]~regout\);

-- Location: LCCOMB_X30_Y14_N14
\ctrb|rg_ula|ramb|conteudo_ram[78][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[78][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[78][5]~feeder_combout\);

-- Location: LCFF_X30_Y14_N15
\ctrb|rg_ula|ramb|conteudo_ram[78][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[78][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[78][5]~regout\);

-- Location: LCFF_X29_Y17_N1
\ctrb|rg_ula|ramb|conteudo_ram[74][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[74][5]~regout\);

-- Location: LCCOMB_X29_Y17_N0
\ctrb|rg_ula|entr1[5]~465\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~465_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[78][5]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[74][5]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[78][5]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[74][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[5]~465_combout\);

-- Location: LCCOMB_X29_Y17_N18
\ctrb|rg_ula|entr1[5]~466\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~466_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[5]~465_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[79][5]~regout\))) # (!\ctrb|rg_ula|entr1[5]~465_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[75][5]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[5]~465_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[75][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[79][5]~regout\,
	datad => \ctrb|rg_ula|entr1[5]~465_combout\,
	combout => \ctrb|rg_ula|entr1[5]~466_combout\);

-- Location: LCFF_X29_Y13_N21
\ctrb|rg_ula|ramb|conteudo_ram[69][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[69][5]~regout\);

-- Location: LCFF_X25_Y13_N9
\ctrb|rg_ula|ramb|conteudo_ram[68][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[68][5]~regout\);

-- Location: LCFF_X27_Y13_N15
\ctrb|rg_ula|ramb|conteudo_ram[64][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[64][5]~regout\);

-- Location: LCCOMB_X27_Y13_N14
\ctrb|rg_ula|entr1[5]~462\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~462_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[65][5]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[64][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[65][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[64][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[5]~462_combout\);

-- Location: LCCOMB_X25_Y13_N8
\ctrb|rg_ula|entr1[5]~463\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~463_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[5]~462_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[69][5]~regout\)) # (!\ctrb|rg_ula|entr1[5]~462_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[68][5]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[5]~462_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[69][5]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[68][5]~regout\,
	datad => \ctrb|rg_ula|entr1[5]~462_combout\,
	combout => \ctrb|rg_ula|entr1[5]~463_combout\);

-- Location: LCFF_X24_Y15_N1
\ctrb|rg_ula|ramb|conteudo_ram[67][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[67][5]~regout\);

-- Location: LCFF_X25_Y10_N5
\ctrb|rg_ula|ramb|conteudo_ram[66][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[66][5]~regout\);

-- Location: LCCOMB_X25_Y10_N4
\ctrb|rg_ula|entr1[5]~460\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~460_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[70][5]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[66][5]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[70][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[66][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[5]~460_combout\);

-- Location: LCCOMB_X24_Y15_N0
\ctrb|rg_ula|entr1[5]~461\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~461_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[5]~460_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[71][5]~regout\)) # (!\ctrb|rg_ula|entr1[5]~460_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[67][5]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[5]~460_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[71][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[67][5]~regout\,
	datad => \ctrb|rg_ula|entr1[5]~460_combout\,
	combout => \ctrb|rg_ula|entr1[5]~461_combout\);

-- Location: LCCOMB_X25_Y13_N2
\ctrb|rg_ula|entr1[5]~464\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~464_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3)) # ((\ctrb|rg_ula|entr1[5]~461_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (!\ctrb|rg_ula|regb|data_out1\(3) & 
-- (\ctrb|rg_ula|entr1[5]~463_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|entr1[5]~463_combout\,
	datad => \ctrb|rg_ula|entr1[5]~461_combout\,
	combout => \ctrb|rg_ula|entr1[5]~464_combout\);

-- Location: LCCOMB_X25_Y13_N20
\ctrb|rg_ula|entr1[5]~467\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~467_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[5]~464_combout\ & ((\ctrb|rg_ula|entr1[5]~466_combout\))) # (!\ctrb|rg_ula|entr1[5]~464_combout\ & (\ctrb|rg_ula|entr1[5]~459_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[5]~464_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|entr1[5]~459_combout\,
	datac => \ctrb|rg_ula|entr1[5]~466_combout\,
	datad => \ctrb|rg_ula|entr1[5]~464_combout\,
	combout => \ctrb|rg_ula|entr1[5]~467_combout\);

-- Location: LCCOMB_X20_Y13_N6
\ctrb|rg_ula|entr1[5]~468\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~468_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|regb|data_out1\(4))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|entr1[5]~457_combout\)) # (!\ctrb|rg_ula|regb|data_out1\(4) 
-- & ((\ctrb|rg_ula|entr1[5]~467_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|entr1[5]~457_combout\,
	datad => \ctrb|rg_ula|entr1[5]~467_combout\,
	combout => \ctrb|rg_ula|entr1[5]~468_combout\);

-- Location: LCCOMB_X20_Y13_N20
\ctrb|rg_ula|entr1[5]~479\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~479_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[5]~468_combout\ & ((\ctrb|rg_ula|entr1[5]~478_combout\))) # (!\ctrb|rg_ula|entr1[5]~468_combout\ & (\ctrb|rg_ula|entr1[5]~447_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[5]~468_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|entr1[5]~447_combout\,
	datac => \ctrb|rg_ula|entr1[5]~478_combout\,
	datad => \ctrb|rg_ula|entr1[5]~468_combout\,
	combout => \ctrb|rg_ula|entr1[5]~479_combout\);

-- Location: LCFF_X16_Y18_N7
\ctrb|rg_ula|ramb|conteudo_ram[55][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[55][5]~regout\);

-- Location: LCFF_X21_Y18_N7
\ctrb|rg_ula|ramb|conteudo_ram[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[7][5]~regout\);

-- Location: LCCOMB_X21_Y18_N6
\ctrb|rg_ula|entr1[5]~487\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~487_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[39][5]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[7][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[39][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[7][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[5]~487_combout\);

-- Location: LCCOMB_X16_Y18_N6
\ctrb|rg_ula|entr1[5]~488\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~488_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[5]~487_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[55][5]~regout\))) # (!\ctrb|rg_ula|entr1[5]~487_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[23][5]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[5]~487_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[23][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[55][5]~regout\,
	datad => \ctrb|rg_ula|entr1[5]~487_combout\,
	combout => \ctrb|rg_ula|entr1[5]~488_combout\);

-- Location: LCFF_X13_Y10_N25
\ctrb|rg_ula|ramb|conteudo_ram[22][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[22][5]~regout\);

-- Location: LCFF_X14_Y14_N7
\ctrb|rg_ula|ramb|conteudo_ram[54][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[54][5]~regout\);

-- Location: LCFF_X18_Y16_N29
\ctrb|rg_ula|ramb|conteudo_ram[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[6][5]~regout\);

-- Location: LCCOMB_X18_Y16_N28
\ctrb|rg_ula|entr1[5]~480\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~480_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[38][5]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[6][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[38][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[6][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[5]~480_combout\);

-- Location: LCCOMB_X14_Y14_N6
\ctrb|rg_ula|entr1[5]~481\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~481_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[5]~480_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[54][5]~regout\))) # (!\ctrb|rg_ula|entr1[5]~480_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[22][5]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[5]~480_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[22][5]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[54][5]~regout\,
	datad => \ctrb|rg_ula|entr1[5]~480_combout\,
	combout => \ctrb|rg_ula|entr1[5]~481_combout\);

-- Location: LCCOMB_X19_Y14_N22
\ctrb|rg_ula|entr1[5]~489\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~489_combout\ = (\ctrb|rg_ula|entr1[5]~486_combout\ & (((\ctrb|rg_ula|entr1[5]~488_combout\)) # (!\ctrb|rg_ula|regb|data_out1\(2)))) # (!\ctrb|rg_ula|entr1[5]~486_combout\ & (\ctrb|rg_ula|regb|data_out1\(2) & 
-- ((\ctrb|rg_ula|entr1[5]~481_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[5]~486_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[5]~488_combout\,
	datad => \ctrb|rg_ula|entr1[5]~481_combout\,
	combout => \ctrb|rg_ula|entr1[5]~489_combout\);

-- Location: LCFF_X15_Y12_N29
\ctrb|rg_ula|ramb|conteudo_ram[46][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[46][5]~regout\);

-- Location: LCCOMB_X16_Y14_N6
\ctrb|rg_ula|ramb|conteudo_ram[43][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[43][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[43][5]~feeder_combout\);

-- Location: LCFF_X16_Y14_N7
\ctrb|rg_ula|ramb|conteudo_ram[43][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[43][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[43][5]~regout\);

-- Location: LCFF_X15_Y12_N23
\ctrb|rg_ula|ramb|conteudo_ram[42][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[42][5]~regout\);

-- Location: LCCOMB_X15_Y12_N22
\ctrb|rg_ula|entr1[5]~511\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~511_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[43][5]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[42][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[43][5]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[42][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[5]~511_combout\);

-- Location: LCCOMB_X15_Y12_N28
\ctrb|rg_ula|entr1[5]~512\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~512_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[5]~511_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[47][5]~regout\)) # (!\ctrb|rg_ula|entr1[5]~511_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[46][5]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[5]~511_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[47][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[46][5]~regout\,
	datad => \ctrb|rg_ula|entr1[5]~511_combout\,
	combout => \ctrb|rg_ula|entr1[5]~512_combout\);

-- Location: LCFF_X15_Y17_N19
\ctrb|rg_ula|ramb|conteudo_ram[63][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[63][5]~regout\);

-- Location: LCFF_X18_Y17_N25
\ctrb|rg_ula|ramb|conteudo_ram[58][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[58][5]~regout\);

-- Location: LCCOMB_X18_Y17_N24
\ctrb|rg_ula|entr1[5]~518\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~518_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[62][5]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[58][5]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[62][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[58][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[5]~518_combout\);

-- Location: LCCOMB_X15_Y17_N18
\ctrb|rg_ula|entr1[5]~519\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~519_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[5]~518_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[63][5]~regout\))) # (!\ctrb|rg_ula|entr1[5]~518_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[59][5]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[5]~518_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[59][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[63][5]~regout\,
	datad => \ctrb|rg_ula|entr1[5]~518_combout\,
	combout => \ctrb|rg_ula|entr1[5]~519_combout\);

-- Location: LCCOMB_X13_Y11_N2
\ctrb|rg_ula|ramb|conteudo_ram[14][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[14][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[14][5]~feeder_combout\);

-- Location: LCFF_X13_Y11_N3
\ctrb|rg_ula|ramb|conteudo_ram[14][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[14][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[14][5]~regout\);

-- Location: LCFF_X13_Y13_N21
\ctrb|rg_ula|ramb|conteudo_ram[15][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[15][5]~regout\);

-- Location: LCFF_X13_Y13_N7
\ctrb|rg_ula|ramb|conteudo_ram[10][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[10][5]~regout\);

-- Location: LCCOMB_X13_Y13_N6
\ctrb|rg_ula|entr1[5]~515\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~515_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[11][5]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[10][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[11][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[10][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[5]~515_combout\);

-- Location: LCCOMB_X13_Y13_N20
\ctrb|rg_ula|entr1[5]~516\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~516_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[5]~515_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[15][5]~regout\))) # (!\ctrb|rg_ula|entr1[5]~515_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[14][5]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[5]~515_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[14][5]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[15][5]~regout\,
	datad => \ctrb|rg_ula|entr1[5]~515_combout\,
	combout => \ctrb|rg_ula|entr1[5]~516_combout\);

-- Location: LCFF_X14_Y13_N5
\ctrb|rg_ula|ramb|conteudo_ram[31][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[31][5]~regout\);

-- Location: LCFF_X14_Y13_N27
\ctrb|rg_ula|ramb|conteudo_ram[26][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[26][5]~regout\);

-- Location: LCCOMB_X14_Y13_N26
\ctrb|rg_ula|entr1[5]~513\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~513_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[30][5]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[26][5]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[30][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[26][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[5]~513_combout\);

-- Location: LCCOMB_X14_Y13_N4
\ctrb|rg_ula|entr1[5]~514\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~514_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[5]~513_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[31][5]~regout\))) # (!\ctrb|rg_ula|entr1[5]~513_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[27][5]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[5]~513_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[27][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[31][5]~regout\,
	datad => \ctrb|rg_ula|entr1[5]~513_combout\,
	combout => \ctrb|rg_ula|entr1[5]~514_combout\);

-- Location: LCCOMB_X13_Y13_N2
\ctrb|rg_ula|entr1[5]~517\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~517_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|regb|data_out1\(4))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[5]~514_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|entr1[5]~516_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|entr1[5]~516_combout\,
	datad => \ctrb|rg_ula|entr1[5]~514_combout\,
	combout => \ctrb|rg_ula|entr1[5]~517_combout\);

-- Location: LCCOMB_X19_Y14_N14
\ctrb|rg_ula|entr1[5]~520\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~520_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[5]~517_combout\ & ((\ctrb|rg_ula|entr1[5]~519_combout\))) # (!\ctrb|rg_ula|entr1[5]~517_combout\ & (\ctrb|rg_ula|entr1[5]~512_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[5]~517_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|entr1[5]~512_combout\,
	datac => \ctrb|rg_ula|entr1[5]~519_combout\,
	datad => \ctrb|rg_ula|entr1[5]~517_combout\,
	combout => \ctrb|rg_ula|entr1[5]~520_combout\);

-- Location: LCFF_X25_Y15_N17
\ctrb|rg_ula|ramb|conteudo_ram[53][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[53][5]~regout\);

-- Location: LCFF_X21_Y18_N1
\ctrb|rg_ula|ramb|conteudo_ram[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[5][5]~regout\);

-- Location: LCCOMB_X21_Y18_N0
\ctrb|rg_ula|entr1[5]~507\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~507_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[37][5]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[5][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[37][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[5][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[5]~507_combout\);

-- Location: LCCOMB_X25_Y15_N16
\ctrb|rg_ula|entr1[5]~508\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~508_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[5]~507_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[53][5]~regout\))) # (!\ctrb|rg_ula|entr1[5]~507_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[21][5]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[5]~507_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[21][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[53][5]~regout\,
	datad => \ctrb|rg_ula|entr1[5]~507_combout\,
	combout => \ctrb|rg_ula|entr1[5]~508_combout\);

-- Location: LCCOMB_X22_Y17_N4
\ctrb|rg_ula|ramb|conteudo_ram[20][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[20][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[20][5]~feeder_combout\);

-- Location: LCFF_X22_Y17_N5
\ctrb|rg_ula|ramb|conteudo_ram[20][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[20][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[20][5]~regout\);

-- Location: LCFF_X23_Y16_N7
\ctrb|rg_ula|ramb|conteudo_ram[52][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[52][5]~regout\);

-- Location: LCCOMB_X16_Y16_N22
\ctrb|rg_ula|ramb|conteudo_ram[36][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[36][5]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(5),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[36][5]~feeder_combout\);

-- Location: LCFF_X16_Y16_N23
\ctrb|rg_ula|ramb|conteudo_ram[36][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[36][5]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[36][5]~regout\);

-- Location: LCFF_X23_Y16_N13
\ctrb|rg_ula|ramb|conteudo_ram[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[4][5]~regout\);

-- Location: LCCOMB_X23_Y16_N12
\ctrb|rg_ula|entr1[5]~502\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~502_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[36][5]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|ramb|conteudo_ram[4][5]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[36][5]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[4][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[5]~502_combout\);

-- Location: LCCOMB_X23_Y16_N6
\ctrb|rg_ula|entr1[5]~503\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~503_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[5]~502_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[52][5]~regout\))) # (!\ctrb|rg_ula|entr1[5]~502_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[20][5]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[5]~502_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[20][5]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[52][5]~regout\,
	datad => \ctrb|rg_ula|entr1[5]~502_combout\,
	combout => \ctrb|rg_ula|entr1[5]~503_combout\);

-- Location: LCFF_X23_Y14_N15
\ctrb|rg_ula|ramb|conteudo_ram[48][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[48][5]~regout\);

-- Location: LCFF_X23_Y15_N15
\ctrb|rg_ula|ramb|conteudo_ram[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[0][5]~regout\);

-- Location: LCCOMB_X23_Y15_N14
\ctrb|rg_ula|entr1[5]~504\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~504_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[16][5]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[0][5]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[16][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[0][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[5]~504_combout\);

-- Location: LCCOMB_X23_Y14_N14
\ctrb|rg_ula|entr1[5]~505\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~505_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[5]~504_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[48][5]~regout\))) # (!\ctrb|rg_ula|entr1[5]~504_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[32][5]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[5]~504_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[32][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[48][5]~regout\,
	datad => \ctrb|rg_ula|entr1[5]~504_combout\,
	combout => \ctrb|rg_ula|entr1[5]~505_combout\);

-- Location: LCCOMB_X24_Y14_N22
\ctrb|rg_ula|entr1[5]~506\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~506_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|regb|data_out1\(2))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|entr1[5]~503_combout\)) # (!\ctrb|rg_ula|regb|data_out1\(2) 
-- & ((\ctrb|rg_ula|entr1[5]~505_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[5]~503_combout\,
	datad => \ctrb|rg_ula|entr1[5]~505_combout\,
	combout => \ctrb|rg_ula|entr1[5]~506_combout\);

-- Location: LCCOMB_X24_Y14_N20
\ctrb|rg_ula|entr1[5]~509\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~509_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[5]~506_combout\ & ((\ctrb|rg_ula|entr1[5]~508_combout\))) # (!\ctrb|rg_ula|entr1[5]~506_combout\ & (\ctrb|rg_ula|entr1[5]~501_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[5]~506_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[5]~501_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|entr1[5]~508_combout\,
	datad => \ctrb|rg_ula|entr1[5]~506_combout\,
	combout => \ctrb|rg_ula|entr1[5]~509_combout\);

-- Location: LCFF_X24_Y19_N25
\ctrb|rg_ula|ramb|conteudo_ram[57][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[57][5]~regout\);

-- Location: LCFF_X22_Y19_N23
\ctrb|rg_ula|ramb|conteudo_ram[41][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[41][5]~regout\);

-- Location: LCFF_X23_Y19_N25
\ctrb|rg_ula|ramb|conteudo_ram[25][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[25][5]~regout\);

-- Location: LCFF_X22_Y19_N29
\ctrb|rg_ula|ramb|conteudo_ram[9][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[9][5]~regout\);

-- Location: LCCOMB_X22_Y19_N28
\ctrb|rg_ula|entr1[5]~490\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~490_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[25][5]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[9][5]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[25][5]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[9][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[5]~490_combout\);

-- Location: LCCOMB_X22_Y19_N22
\ctrb|rg_ula|entr1[5]~491\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~491_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[5]~490_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[57][5]~regout\)) # (!\ctrb|rg_ula|entr1[5]~490_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[41][5]~regout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[5]~490_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[57][5]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[41][5]~regout\,
	datad => \ctrb|rg_ula|entr1[5]~490_combout\,
	combout => \ctrb|rg_ula|entr1[5]~491_combout\);

-- Location: LCFF_X15_Y13_N19
\ctrb|rg_ula|ramb|conteudo_ram[61][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[61][5]~regout\);

-- Location: LCFF_X15_Y13_N13
\ctrb|rg_ula|ramb|conteudo_ram[13][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[13][5]~regout\);

-- Location: LCCOMB_X15_Y13_N12
\ctrb|rg_ula|entr1[5]~497\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~497_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[45][5]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[13][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[45][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[13][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[5]~497_combout\);

-- Location: LCCOMB_X15_Y13_N18
\ctrb|rg_ula|entr1[5]~498\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~498_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[5]~497_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[61][5]~regout\))) # (!\ctrb|rg_ula|entr1[5]~497_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[29][5]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[5]~497_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[29][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[61][5]~regout\,
	datad => \ctrb|rg_ula|entr1[5]~497_combout\,
	combout => \ctrb|rg_ula|entr1[5]~498_combout\);

-- Location: LCFF_X22_Y18_N3
\ctrb|rg_ula|ramb|conteudo_ram[60][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[60][5]~regout\);

-- Location: LCFF_X23_Y18_N29
\ctrb|rg_ula|ramb|conteudo_ram[12][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[12][5]~regout\);

-- Location: LCCOMB_X23_Y18_N28
\ctrb|rg_ula|entr1[5]~492\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~492_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[44][5]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[12][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[44][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[12][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[5]~492_combout\);

-- Location: LCCOMB_X22_Y18_N2
\ctrb|rg_ula|entr1[5]~493\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~493_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[5]~492_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[60][5]~regout\))) # (!\ctrb|rg_ula|entr1[5]~492_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[28][5]~regout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[5]~492_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[28][5]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[60][5]~regout\,
	datad => \ctrb|rg_ula|entr1[5]~492_combout\,
	combout => \ctrb|rg_ula|entr1[5]~493_combout\);

-- Location: LCFF_X21_Y15_N11
\ctrb|rg_ula|ramb|conteudo_ram[40][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[40][5]~regout\);

-- Location: LCFF_X14_Y15_N23
\ctrb|rg_ula|ramb|conteudo_ram[56][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(5),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[56][5]~regout\);

-- Location: LCCOMB_X14_Y15_N22
\ctrb|rg_ula|entr1[5]~495\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~495_combout\ = (\ctrb|rg_ula|entr1[5]~494_combout\ & (((\ctrb|rg_ula|ramb|conteudo_ram[56][5]~regout\) # (!\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|entr1[5]~494_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[40][5]~regout\ & 
-- ((\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[5]~494_combout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[40][5]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[56][5]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[5]~495_combout\);

-- Location: LCCOMB_X18_Y15_N12
\ctrb|rg_ula|entr1[5]~496\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~496_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|regb|data_out1\(2))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|entr1[5]~493_combout\)) # (!\ctrb|rg_ula|regb|data_out1\(2) 
-- & ((\ctrb|rg_ula|entr1[5]~495_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[5]~493_combout\,
	datad => \ctrb|rg_ula|entr1[5]~495_combout\,
	combout => \ctrb|rg_ula|entr1[5]~496_combout\);

-- Location: LCCOMB_X18_Y15_N18
\ctrb|rg_ula|entr1[5]~499\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~499_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[5]~496_combout\ & ((\ctrb|rg_ula|entr1[5]~498_combout\))) # (!\ctrb|rg_ula|entr1[5]~496_combout\ & (\ctrb|rg_ula|entr1[5]~491_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[5]~496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|entr1[5]~491_combout\,
	datac => \ctrb|rg_ula|entr1[5]~498_combout\,
	datad => \ctrb|rg_ula|entr1[5]~496_combout\,
	combout => \ctrb|rg_ula|entr1[5]~499_combout\);

-- Location: LCCOMB_X19_Y14_N0
\ctrb|rg_ula|entr1[5]~510\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~510_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|regb|data_out1\(3))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[5]~499_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|entr1[5]~509_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|entr1[5]~509_combout\,
	datad => \ctrb|rg_ula|entr1[5]~499_combout\,
	combout => \ctrb|rg_ula|entr1[5]~510_combout\);

-- Location: LCCOMB_X19_Y14_N12
\ctrb|rg_ula|entr1[5]~521\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~521_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[5]~510_combout\ & ((\ctrb|rg_ula|entr1[5]~520_combout\))) # (!\ctrb|rg_ula|entr1[5]~510_combout\ & (\ctrb|rg_ula|entr1[5]~489_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[5]~510_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|entr1[5]~489_combout\,
	datac => \ctrb|rg_ula|entr1[5]~520_combout\,
	datad => \ctrb|rg_ula|entr1[5]~510_combout\,
	combout => \ctrb|rg_ula|entr1[5]~521_combout\);

-- Location: LCCOMB_X20_Y13_N14
\ctrb|rg_ula|entr1[5]~523\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~523_combout\ = (\ctrb|rg_ula|entr1[11]~84_combout\ & ((\ctrb|rg_ula|entr1[5]~522_combout\ & ((\ctrb|rg_ula|entr1[5]~521_combout\))) # (!\ctrb|rg_ula|entr1[5]~522_combout\ & (\ctrb|rg_ula|entr1[5]~479_combout\)))) # 
-- (!\ctrb|rg_ula|entr1[11]~84_combout\ & (\ctrb|rg_ula|entr1[5]~522_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[11]~84_combout\,
	datab => \ctrb|rg_ula|entr1[5]~522_combout\,
	datac => \ctrb|rg_ula|entr1[5]~479_combout\,
	datad => \ctrb|rg_ula|entr1[5]~521_combout\,
	combout => \ctrb|rg_ula|entr1[5]~523_combout\);

-- Location: LCCOMB_X19_Y11_N10
\ctrb|rg_ula|entr1[5]~524\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[5]~524_combout\ = (\ctrb|Equal1~1_combout\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a8\)) # (!\ctrb|Equal1~1_combout\ & ((\ctrb|rg_ula|entr1[5]~523_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|Equal1~1_combout\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a8\,
	datad => \ctrb|rg_ula|entr1[5]~523_combout\,
	combout => \ctrb|rg_ula|entr1[5]~524_combout\);

-- Location: LCCOMB_X19_Y10_N30
\ctrb|rg_ula|ulab|saida[5]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[5]~21_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & (\ctrb|rg_ula|entr1[5]~524_combout\)) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & 
-- ((\ctrb|rg_ula|entr0[6]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \ctrb|rg_ula|entr1[5]~524_combout\,
	datad => \ctrb|rg_ula|entr0[6]~6_combout\,
	combout => \ctrb|rg_ula|ulab|saida[5]~21_combout\);

-- Location: LCCOMB_X19_Y12_N18
\ctrb|rg_ula|ulab|saida[5]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[5]~22_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\)) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & ((\ctrb|rg_ula|entr0[5]~5_combout\))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & 
-- (\ctrb|rg_ula|ulab|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datac => \ctrb|rg_ula|ulab|Add1~10_combout\,
	datad => \ctrb|rg_ula|entr0[5]~5_combout\,
	combout => \ctrb|rg_ula|ulab|saida[5]~22_combout\);

-- Location: LCCOMB_X19_Y12_N16
\ctrb|rg_ula|ulab|saida[5]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[5]~23_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\ctrb|rg_ula|ulab|saida[5]~22_combout\ & (\ctrb|rg_ula|entr0[4]~4_combout\)) # (!\ctrb|rg_ula|ulab|saida[5]~22_combout\ & 
-- ((\ctrb|rg_ula|ulab|Add0~10_combout\))))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & (((\ctrb|rg_ula|ulab|saida[5]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[4]~4_combout\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datac => \ctrb|rg_ula|ulab|Add0~10_combout\,
	datad => \ctrb|rg_ula|ulab|saida[5]~22_combout\,
	combout => \ctrb|rg_ula|ulab|saida[5]~23_combout\);

-- Location: LCCOMB_X19_Y10_N18
\ctrb|rg_ula|ulab|saida[5]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[5]~24_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & (\ctrb|rg_ula|ulab|saida[5]~21_combout\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & (((\ctrb|rg_ula|ulab|saida[5]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\,
	datab => \ctrb|rg_ula|ulab|saida[5]~21_combout\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datad => \ctrb|rg_ula|ulab|saida[5]~23_combout\,
	combout => \ctrb|rg_ula|ulab|saida[5]~24_combout\);

-- Location: LCCOMB_X22_Y13_N8
\ctrb|rg_ula|regb|reg2|registro[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|reg2|registro[5]~feeder_combout\ = \ctrb|rg_ula|ulab|saida[5]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|ulab|saida[5]~24_combout\,
	combout => \ctrb|rg_ula|regb|reg2|registro[5]~feeder_combout\);

-- Location: LCFF_X22_Y13_N9
\ctrb|rg_ula|regb|reg2|registro[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|regb|reg2|registro[5]~feeder_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg2|registro\(5));

-- Location: LCCOMB_X18_Y7_N28
\ctrb|rg_ula|regb|reg7|registro[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|reg7|registro[5]~feeder_combout\ = \ctrb|rg_ula|ulab|saida[5]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|ulab|saida[5]~24_combout\,
	combout => \ctrb|rg_ula|regb|reg7|registro[5]~feeder_combout\);

-- Location: LCFF_X18_Y7_N29
\ctrb|rg_ula|regb|reg7|registro[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|regb|reg7|registro[5]~feeder_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg7|registro\(5));

-- Location: LCCOMB_X18_Y11_N24
\ctrb|rg_ula|regb|data_out0[5]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[5]~18_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & (((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\)))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & 
-- ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\ & ((\ctrb|rg_ula|regb|reg3|registro\(5)))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\ & (\ctrb|rg_ula|regb|reg1|registro\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg1|registro\(5),
	datab => \ctrb|rg_ula|regb|reg3|registro\(5),
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	combout => \ctrb|rg_ula|regb|data_out0[5]~18_combout\);

-- Location: LCCOMB_X18_Y7_N18
\ctrb|rg_ula|regb|data_out0[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[5]~19_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & ((\ctrb|rg_ula|regb|data_out0[5]~18_combout\ & ((\ctrb|rg_ula|regb|reg7|registro\(5)))) # (!\ctrb|rg_ula|regb|data_out0[5]~18_combout\ & 
-- (\ctrb|rg_ula|regb|reg5|registro\(5))))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & (((\ctrb|rg_ula|regb|data_out0[5]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg5|registro\(5),
	datab => \ctrb|rg_ula|regb|reg7|registro\(5),
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	datad => \ctrb|rg_ula|regb|data_out0[5]~18_combout\,
	combout => \ctrb|rg_ula|regb|data_out0[5]~19_combout\);

-- Location: LCCOMB_X18_Y8_N2
\ctrb|rg_ula|regb|data_out0[5]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[5]~20_combout\ = (\ctrb|rg_ula|regb|data_out0[0]~4_combout\ & (((\ctrb|rg_ula|regb|data_out0[5]~19_combout\) # (!\ctrb|rg_ula|regb|data_out0[0]~3_combout\)))) # (!\ctrb|rg_ula|regb|data_out0[0]~4_combout\ & 
-- (\ctrb|rg_ula|regb|reg4|registro\(5) & ((\ctrb|rg_ula|regb|data_out0[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out0[0]~4_combout\,
	datab => \ctrb|rg_ula|regb|reg4|registro\(5),
	datac => \ctrb|rg_ula|regb|data_out0[5]~19_combout\,
	datad => \ctrb|rg_ula|regb|data_out0[0]~3_combout\,
	combout => \ctrb|rg_ula|regb|data_out0[5]~20_combout\);

-- Location: LCCOMB_X16_Y8_N8
\ctrb|rg_ula|regb|data_out0[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0\(5) = (\ctrb|rg_ula|regb|data_out0[0]~0_combout\ & ((\ctrb|rg_ula|regb|data_out0[5]~20_combout\ & (\ctrb|rg_ula|regb|reg6|registro\(5))) # (!\ctrb|rg_ula|regb|data_out0[5]~20_combout\ & 
-- ((\ctrb|rg_ula|regb|reg2|registro\(5)))))) # (!\ctrb|rg_ula|regb|data_out0[0]~0_combout\ & (((\ctrb|rg_ula|regb|data_out0[5]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg6|registro\(5),
	datab => \ctrb|rg_ula|regb|reg2|registro\(5),
	datac => \ctrb|rg_ula|regb|data_out0[0]~0_combout\,
	datad => \ctrb|rg_ula|regb|data_out0[5]~20_combout\,
	combout => \ctrb|rg_ula|regb|data_out0\(5));

-- Location: LCCOMB_X18_Y12_N10
\ctrb|rg_ula|entr0[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr0[5]~5_combout\ = (\ctrb|mux_PC~0_combout\ & (\ctrb|ctrl|PC|registro\(5))) # (!\ctrb|mux_PC~0_combout\ & ((\ctrb|rg_ula|regb|data_out0\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|PC|registro\(5),
	datab => \ctrb|rg_ula|regb|data_out0\(5),
	datad => \ctrb|mux_PC~0_combout\,
	combout => \ctrb|rg_ula|entr0[5]~5_combout\);

-- Location: LCCOMB_X21_Y14_N26
\ctrb|rg_ula|ulab|saida[4]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[4]~17_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\ctrb|rg_ula|entr1[4]~437_combout\))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & 
-- (\ctrb|rg_ula|entr0[5]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datac => \ctrb|rg_ula|entr0[5]~5_combout\,
	datad => \ctrb|rg_ula|entr1[4]~437_combout\,
	combout => \ctrb|rg_ula|ulab|saida[4]~17_combout\);

-- Location: LCCOMB_X19_Y12_N12
\ctrb|rg_ula|entr0[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr0[4]~4_combout\ = (\ctrb|mux_PC~0_combout\ & (\ctrb|ctrl|PC|registro\(4))) # (!\ctrb|mux_PC~0_combout\ & ((\ctrb|rg_ula|regb|data_out0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|mux_PC~0_combout\,
	datac => \ctrb|ctrl|PC|registro\(4),
	datad => \ctrb|rg_ula|regb|data_out0\(4),
	combout => \ctrb|rg_ula|entr0[4]~4_combout\);

-- Location: LCCOMB_X20_Y9_N30
\ctrb|rg_ula|ulab|saida[4]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[4]~18_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\) # ((\ctrb|rg_ula|ulab|Add0~8_combout\)))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & (\ctrb|rg_ula|ulab|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datac => \ctrb|rg_ula|ulab|Add1~8_combout\,
	datad => \ctrb|rg_ula|ulab|Add0~8_combout\,
	combout => \ctrb|rg_ula|ulab|saida[4]~18_combout\);

-- Location: LCCOMB_X20_Y9_N12
\ctrb|rg_ula|ulab|saida[4]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[4]~19_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & ((\ctrb|rg_ula|ulab|saida[4]~18_combout\ & (\ctrb|rg_ula|entr0[3]~3_combout\)) # (!\ctrb|rg_ula|ulab|saida[4]~18_combout\ & 
-- ((\ctrb|rg_ula|entr0[4]~4_combout\))))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & (((\ctrb|rg_ula|ulab|saida[4]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[3]~3_combout\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datac => \ctrb|rg_ula|entr0[4]~4_combout\,
	datad => \ctrb|rg_ula|ulab|saida[4]~18_combout\,
	combout => \ctrb|rg_ula|ulab|saida[4]~19_combout\);

-- Location: LCCOMB_X20_Y9_N10
\ctrb|rg_ula|ulab|saida[4]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[4]~20_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & (\ctrb|rg_ula|ulab|saida[4]~17_combout\))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & (((\ctrb|rg_ula|ulab|saida[4]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datac => \ctrb|rg_ula|ulab|saida[4]~17_combout\,
	datad => \ctrb|rg_ula|ulab|saida[4]~19_combout\,
	combout => \ctrb|rg_ula|ulab|saida[4]~20_combout\);

-- Location: LCFF_X20_Y9_N23
\ctrb|ctrl|PC|registro[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|ctrl|PC|registro[4]~15_combout\,
	sdata => \ctrb|rg_ula|ulab|saida[4]~20_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => \ctrb|wr_end_mem_s~1_combout\,
	ena => \ctrb|ctrl|mq_est|est_atual~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|ctrl|PC|registro\(4));

-- Location: LCCOMB_X21_Y9_N4
\ctrb|rg_ula|ulab|saida[3]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[3]~13_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\ctrb|rg_ula|entr1[3]~350_combout\))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & 
-- (\ctrb|rg_ula|entr0[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[4]~4_combout\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datad => \ctrb|rg_ula|entr1[3]~350_combout\,
	combout => \ctrb|rg_ula|ulab|saida[3]~13_combout\);

-- Location: LCCOMB_X21_Y11_N6
\ctrb|rg_ula|ulab|saida[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[3]~14_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & (((\ctrb|rg_ula|entr0[2]~2_combout\) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\)))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & (\ctrb|rg_ula|entr0[3]~3_combout\ & ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \ctrb|rg_ula|entr0[3]~3_combout\,
	datac => \ctrb|rg_ula|entr0[2]~2_combout\,
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	combout => \ctrb|rg_ula|ulab|saida[3]~14_combout\);

-- Location: LCCOMB_X21_Y9_N26
\ctrb|rg_ula|ulab|saida[3]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[3]~15_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & (\ctrb|rg_ula|ulab|saida[3]~14_combout\)) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & ((\ctrb|rg_ula|ulab|saida[3]~14_combout\ & 
-- (\ctrb|rg_ula|ulab|Add0~6_combout\)) # (!\ctrb|rg_ula|ulab|saida[3]~14_combout\ & ((\ctrb|rg_ula|ulab|Add1~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datab => \ctrb|rg_ula|ulab|saida[3]~14_combout\,
	datac => \ctrb|rg_ula|ulab|Add0~6_combout\,
	datad => \ctrb|rg_ula|ulab|Add1~6_combout\,
	combout => \ctrb|rg_ula|ulab|saida[3]~15_combout\);

-- Location: LCCOMB_X21_Y9_N2
\ctrb|rg_ula|ulab|saida[3]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[3]~16_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & (\ctrb|rg_ula|ulab|saida[3]~13_combout\))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & (((\ctrb|rg_ula|ulab|saida[3]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\,
	datac => \ctrb|rg_ula|ulab|saida[3]~13_combout\,
	datad => \ctrb|rg_ula|ulab|saida[3]~15_combout\,
	combout => \ctrb|rg_ula|ulab|saida[3]~16_combout\);

-- Location: LCFF_X20_Y9_N21
\ctrb|ctrl|PC|registro[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|ctrl|PC|registro[3]~13_combout\,
	sdata => \ctrb|rg_ula|ulab|saida[3]~16_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => \ctrb|wr_end_mem_s~1_combout\,
	ena => \ctrb|ctrl|mq_est|est_atual~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|ctrl|PC|registro\(3));

-- Location: LCCOMB_X18_Y9_N6
\ctrb|mux_PC~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|mux_PC~0_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a16~portadataout\ & (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a15\ & !\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a15\,
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a17\,
	combout => \ctrb|mux_PC~0_combout\);

-- Location: LCCOMB_X18_Y11_N18
\ctrb|rg_ula|entr0[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr0[2]~2_combout\ = (\ctrb|mux_PC~0_combout\ & (\ctrb|ctrl|PC|registro\(2))) # (!\ctrb|mux_PC~0_combout\ & ((\ctrb|rg_ula|regb|data_out0\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|mux_PC~0_combout\,
	datac => \ctrb|ctrl|PC|registro\(2),
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|entr0[2]~2_combout\);

-- Location: LCCOMB_X21_Y11_N8
\ctrb|rg_ula|ulab|saida[2]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[2]~11_combout\ = (\ctrb|rg_ula|ulab|saida[2]~10_combout\ & ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\) # ((\ctrb|rg_ula|ulab|Add0~4_combout\)))) # (!\ctrb|rg_ula|ulab|saida[2]~10_combout\ & 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & ((\ctrb|rg_ula|ulab|Add1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ulab|saida[2]~10_combout\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datac => \ctrb|rg_ula|ulab|Add0~4_combout\,
	datad => \ctrb|rg_ula|ulab|Add1~4_combout\,
	combout => \ctrb|rg_ula|ulab|saida[2]~11_combout\);

-- Location: LCCOMB_X21_Y11_N12
\ctrb|rg_ula|ulab|saida[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[2]~9_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & (\ctrb|rg_ula|entr1[2]~263_combout\)) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & 
-- ((\ctrb|rg_ula|entr0[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|entr1[2]~263_combout\,
	datac => \ctrb|rg_ula|entr0[3]~3_combout\,
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	combout => \ctrb|rg_ula|ulab|saida[2]~9_combout\);

-- Location: LCCOMB_X21_Y11_N0
\ctrb|rg_ula|ulab|saida[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[2]~12_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & ((\ctrb|rg_ula|ulab|saida[2]~9_combout\)))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & (((\ctrb|rg_ula|ulab|saida[2]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datac => \ctrb|rg_ula|ulab|saida[2]~11_combout\,
	datad => \ctrb|rg_ula|ulab|saida[2]~9_combout\,
	combout => \ctrb|rg_ula|ulab|saida[2]~12_combout\);

-- Location: LCFF_X20_Y9_N19
\ctrb|ctrl|PC|registro[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|ctrl|PC|registro[2]~11_combout\,
	sdata => \ctrb|rg_ula|ulab|saida[2]~12_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => \ctrb|wr_end_mem_s~1_combout\,
	ena => \ctrb|ctrl|mq_est|est_atual~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|ctrl|PC|registro\(2));

-- Location: LCCOMB_X19_Y11_N14
\ctrb|rg_ula|ulab|saida[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[1]~5_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\ctrb|rg_ula|entr1[1]~176_combout\))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & 
-- (\ctrb|rg_ula|entr0[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \ctrb|rg_ula|entr0[2]~2_combout\,
	datac => \ctrb|rg_ula|entr1[1]~176_combout\,
	combout => \ctrb|rg_ula|ulab|saida[1]~5_combout\);

-- Location: LCCOMB_X18_Y12_N4
\ctrb|rg_ula|entr0[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr0[1]~1_combout\ = (\ctrb|mux_PC~0_combout\ & (\ctrb|ctrl|PC|registro\(1))) # (!\ctrb|mux_PC~0_combout\ & ((\ctrb|rg_ula|regb|data_out0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|PC|registro\(1),
	datab => \ctrb|rg_ula|regb|data_out0\(1),
	datad => \ctrb|mux_PC~0_combout\,
	combout => \ctrb|rg_ula|entr0[1]~1_combout\);

-- Location: LCCOMB_X19_Y11_N12
\ctrb|rg_ula|ulab|saida[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[1]~6_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\) # ((\ctrb|rg_ula|ulab|Add0~2_combout\)))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & (\ctrb|rg_ula|ulab|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datac => \ctrb|rg_ula|ulab|Add1~2_combout\,
	datad => \ctrb|rg_ula|ulab|Add0~2_combout\,
	combout => \ctrb|rg_ula|ulab|saida[1]~6_combout\);

-- Location: LCCOMB_X19_Y11_N2
\ctrb|rg_ula|ulab|saida[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[1]~7_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & ((\ctrb|rg_ula|ulab|saida[1]~6_combout\ & (\ctrb|rg_ula|entr0[0]~0_combout\)) # (!\ctrb|rg_ula|ulab|saida[1]~6_combout\ & 
-- ((\ctrb|rg_ula|entr0[1]~1_combout\))))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & (((\ctrb|rg_ula|ulab|saida[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[0]~0_combout\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datac => \ctrb|rg_ula|entr0[1]~1_combout\,
	datad => \ctrb|rg_ula|ulab|saida[1]~6_combout\,
	combout => \ctrb|rg_ula|ulab|saida[1]~7_combout\);

-- Location: LCCOMB_X19_Y11_N4
\ctrb|rg_ula|ulab|saida[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[1]~8_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & (\ctrb|rg_ula|ulab|saida[1]~5_combout\))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & (((\ctrb|rg_ula|ulab|saida[1]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datac => \ctrb|rg_ula|ulab|saida[1]~5_combout\,
	datad => \ctrb|rg_ula|ulab|saida[1]~7_combout\,
	combout => \ctrb|rg_ula|ulab|saida[1]~8_combout\);

-- Location: LCFF_X20_Y9_N17
\ctrb|ctrl|PC|registro[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|ctrl|PC|registro[1]~9_combout\,
	sdata => \ctrb|rg_ula|ulab|saida[1]~8_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => \ctrb|wr_end_mem_s~1_combout\,
	ena => \ctrb|ctrl|mq_est|est_atual~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|ctrl|PC|registro\(1));

-- Location: LCCOMB_X20_Y10_N2
\ctrb|branch~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|branch~1_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a3\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a6\ & (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a5\ & 
-- \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a4\))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a3\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a5\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a6\ $ 
-- (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a6\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a3\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a5\,
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a4\,
	combout => \ctrb|branch~1_combout\);

-- Location: LCCOMB_X20_Y10_N8
\ctrb|branch~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|branch~0_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a6\ & (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a5\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a3\ $ 
-- (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a4\)))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a6\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a3\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a5\ 
-- & !\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a6\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a3\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a5\,
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a4\,
	combout => \ctrb|branch~0_combout\);

-- Location: LCCOMB_X19_Y7_N26
\ctrb|rg_ula|regb|reg2|registro[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|reg2|registro[15]~feeder_combout\ = \ctrb|rg_ula|ulab|saida[15]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|ulab|saida[15]~66_combout\,
	combout => \ctrb|rg_ula|regb|reg2|registro[15]~feeder_combout\);

-- Location: LCFF_X19_Y7_N27
\ctrb|rg_ula|regb|reg2|registro[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|regb|reg2|registro[15]~feeder_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg2|registro\(15));

-- Location: LCFF_X21_Y9_N13
\ctrb|rg_ula|regb|reg4|registro[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[15]~66_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg4|registro\(15));

-- Location: LCFF_X19_Y10_N1
\ctrb|rg_ula|regb|reg1|registro[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[15]~66_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg1|registro\(15));

-- Location: LCFF_X18_Y10_N23
\ctrb|rg_ula|regb|reg3|registro[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[15]~66_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg3|registro\(15));

-- Location: LCCOMB_X18_Y10_N22
\ctrb|rg_ula|regb|data_out0[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[15]~30_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\ & (((\ctrb|rg_ula|regb|reg3|registro\(15)) # (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\)))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\ & (\ctrb|rg_ula|regb|reg1|registro\(15) & ((!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	datab => \ctrb|rg_ula|regb|reg1|registro\(15),
	datac => \ctrb|rg_ula|regb|reg3|registro\(15),
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	combout => \ctrb|rg_ula|regb|data_out0[15]~30_combout\);

-- Location: LCFF_X20_Y10_N17
\ctrb|rg_ula|regb|reg7|registro[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ulab|saida[15]~66_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg7|registro\(15));

-- Location: LCCOMB_X19_Y9_N8
\ctrb|rg_ula|regb|data_out0[15]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[15]~31_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & ((\ctrb|rg_ula|regb|data_out0[15]~30_combout\ & ((\ctrb|rg_ula|regb|reg7|registro\(15)))) # (!\ctrb|rg_ula|regb|data_out0[15]~30_combout\ & 
-- (\ctrb|rg_ula|regb|reg5|registro\(15))))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & (((\ctrb|rg_ula|regb|data_out0[15]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg5|registro\(15),
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	datac => \ctrb|rg_ula|regb|data_out0[15]~30_combout\,
	datad => \ctrb|rg_ula|regb|reg7|registro\(15),
	combout => \ctrb|rg_ula|regb|data_out0[15]~31_combout\);

-- Location: LCCOMB_X19_Y9_N22
\ctrb|rg_ula|regb|data_out0[15]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[15]~32_combout\ = (\ctrb|rg_ula|regb|data_out0[0]~4_combout\ & (((\ctrb|rg_ula|regb|data_out0[15]~31_combout\) # (!\ctrb|rg_ula|regb|data_out0[0]~3_combout\)))) # (!\ctrb|rg_ula|regb|data_out0[0]~4_combout\ & 
-- (\ctrb|rg_ula|regb|reg4|registro\(15) & ((\ctrb|rg_ula|regb|data_out0[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out0[0]~4_combout\,
	datab => \ctrb|rg_ula|regb|reg4|registro\(15),
	datac => \ctrb|rg_ula|regb|data_out0[15]~31_combout\,
	datad => \ctrb|rg_ula|regb|data_out0[0]~3_combout\,
	combout => \ctrb|rg_ula|regb|data_out0[15]~32_combout\);

-- Location: LCCOMB_X19_Y7_N2
\ctrb|rg_ula|regb|data_out0[15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0\(15) = (\ctrb|rg_ula|regb|data_out0[0]~0_combout\ & ((\ctrb|rg_ula|regb|data_out0[15]~32_combout\ & (\ctrb|rg_ula|regb|reg6|registro\(15))) # (!\ctrb|rg_ula|regb|data_out0[15]~32_combout\ & 
-- ((\ctrb|rg_ula|regb|reg2|registro\(15)))))) # (!\ctrb|rg_ula|regb|data_out0[0]~0_combout\ & (((\ctrb|rg_ula|regb|data_out0[15]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg6|registro\(15),
	datab => \ctrb|rg_ula|regb|reg2|registro\(15),
	datac => \ctrb|rg_ula|regb|data_out0[0]~0_combout\,
	datad => \ctrb|rg_ula|regb|data_out0[15]~32_combout\,
	combout => \ctrb|rg_ula|regb|data_out0\(15));

-- Location: LCCOMB_X19_Y13_N8
\ctrb|rg_ula|entr0[15]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr0[15]~9_combout\ = (\ctrb|mux_PC~0_combout\ & (\ctrb|ctrl|PC|registro\(6))) # (!\ctrb|mux_PC~0_combout\ & ((\ctrb|rg_ula|regb|data_out0\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|mux_PC~0_combout\,
	datab => \ctrb|ctrl|PC|registro\(6),
	datad => \ctrb|rg_ula|regb|data_out0\(15),
	combout => \ctrb|rg_ula|entr0[15]~9_combout\);

-- Location: LCCOMB_X19_Y13_N24
\ctrb|rg_ula|ulab|saida[14]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[14]~36_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & (\ctrb|rg_ula|entr1[14]~798_combout\)) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & 
-- ((\ctrb|rg_ula|entr0[15]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[14]~798_combout\,
	datab => \ctrb|rg_ula|entr0[15]~9_combout\,
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	combout => \ctrb|rg_ula|ulab|saida[14]~36_combout\);

-- Location: LCCOMB_X19_Y13_N26
\ctrb|rg_ula|entr0[14]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr0[14]~10_combout\ = (\ctrb|mux_PC~0_combout\ & (\ctrb|ctrl|PC|registro\(6))) # (!\ctrb|mux_PC~0_combout\ & ((\ctrb|rg_ula|regb|data_out0\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|ctrl|PC|registro\(6),
	datac => \ctrb|rg_ula|regb|data_out0\(14),
	datad => \ctrb|mux_PC~0_combout\,
	combout => \ctrb|rg_ula|entr0[14]~10_combout\);

-- Location: LCFF_X33_Y13_N5
\ctrb|rg_ula|ramb|conteudo_ram[119][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[119][13]~regout\);

-- Location: LCCOMB_X31_Y17_N12
\ctrb|rg_ula|ramb|conteudo_ram[111][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[111][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[111][13]~feeder_combout\);

-- Location: LCFF_X31_Y17_N13
\ctrb|rg_ula|ramb|conteudo_ram[111][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[111][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[111][13]~regout\);

-- Location: LCFF_X32_Y13_N15
\ctrb|rg_ula|ramb|conteudo_ram[103][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[103][13]~regout\);

-- Location: LCCOMB_X32_Y13_N14
\ctrb|rg_ula|entr1[13]~884\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~884_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[111][13]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[103][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[111][13]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[103][13]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[13]~884_combout\);

-- Location: LCCOMB_X33_Y13_N4
\ctrb|rg_ula|entr1[13]~885\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~885_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[13]~884_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[127][13]~regout\)) # (!\ctrb|rg_ula|entr1[13]~884_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[119][13]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[13]~884_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[127][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[119][13]~regout\,
	datad => \ctrb|rg_ula|entr1[13]~884_combout\,
	combout => \ctrb|rg_ula|entr1[13]~885_combout\);

-- Location: LCCOMB_X24_Y6_N6
\ctrb|rg_ula|ramb|conteudo_ram[95][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[95][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[95][13]~feeder_combout\);

-- Location: LCFF_X24_Y6_N7
\ctrb|rg_ula|ramb|conteudo_ram[95][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[95][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[95][13]~regout\);

-- Location: LCFF_X26_Y7_N5
\ctrb|rg_ula|ramb|conteudo_ram[79][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[79][13]~regout\);

-- Location: LCFF_X30_Y7_N5
\ctrb|rg_ula|ramb|conteudo_ram[71][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[71][13]~regout\);

-- Location: LCCOMB_X30_Y7_N4
\ctrb|rg_ula|entr1[13]~877\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~877_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|ramb|conteudo_ram[87][13]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[71][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[87][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[71][13]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[13]~877_combout\);

-- Location: LCCOMB_X26_Y7_N4
\ctrb|rg_ula|entr1[13]~878\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~878_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[13]~877_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[95][13]~regout\)) # (!\ctrb|rg_ula|entr1[13]~877_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[79][13]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[13]~877_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[95][13]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[79][13]~regout\,
	datad => \ctrb|rg_ula|entr1[13]~877_combout\,
	combout => \ctrb|rg_ula|entr1[13]~878_combout\);

-- Location: LCFF_X27_Y7_N15
\ctrb|rg_ula|ramb|conteudo_ram[85][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[85][13]~regout\);

-- Location: LCFF_X30_Y13_N15
\ctrb|rg_ula|ramb|conteudo_ram[77][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[77][13]~regout\);

-- Location: LCFF_X29_Y13_N13
\ctrb|rg_ula|ramb|conteudo_ram[69][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[69][13]~regout\);

-- Location: LCCOMB_X29_Y13_N12
\ctrb|rg_ula|entr1[13]~881\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~881_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[77][13]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[69][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[77][13]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[69][13]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[13]~881_combout\);

-- Location: LCCOMB_X27_Y7_N14
\ctrb|rg_ula|entr1[13]~882\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~882_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[13]~881_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[93][13]~regout\)) # (!\ctrb|rg_ula|entr1[13]~881_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[85][13]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[13]~881_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[93][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[85][13]~regout\,
	datad => \ctrb|rg_ula|entr1[13]~881_combout\,
	combout => \ctrb|rg_ula|entr1[13]~882_combout\);

-- Location: LCCOMB_X29_Y16_N20
\ctrb|rg_ula|ramb|conteudo_ram[117][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[117][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[117][13]~feeder_combout\);

-- Location: LCFF_X29_Y16_N21
\ctrb|rg_ula|ramb|conteudo_ram[117][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[117][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[117][13]~regout\);

-- Location: LCFF_X31_Y7_N29
\ctrb|rg_ula|ramb|conteudo_ram[101][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[101][13]~regout\);

-- Location: LCCOMB_X31_Y7_N28
\ctrb|rg_ula|entr1[13]~879\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~879_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[109][13]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[101][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[109][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[101][13]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[13]~879_combout\);

-- Location: LCCOMB_X26_Y7_N18
\ctrb|rg_ula|entr1[13]~880\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~880_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[13]~879_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[125][13]~regout\)) # (!\ctrb|rg_ula|entr1[13]~879_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[117][13]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[13]~879_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[125][13]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[117][13]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(4),
	datad => \ctrb|rg_ula|entr1[13]~879_combout\,
	combout => \ctrb|rg_ula|entr1[13]~880_combout\);

-- Location: LCCOMB_X26_Y7_N12
\ctrb|rg_ula|entr1[13]~883\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~883_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|regb|data_out1\(5))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[13]~880_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|entr1[13]~882_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|entr1[13]~882_combout\,
	datad => \ctrb|rg_ula|entr1[13]~880_combout\,
	combout => \ctrb|rg_ula|entr1[13]~883_combout\);

-- Location: LCCOMB_X26_Y7_N14
\ctrb|rg_ula|entr1[13]~886\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~886_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[13]~883_combout\ & (\ctrb|rg_ula|entr1[13]~885_combout\)) # (!\ctrb|rg_ula|entr1[13]~883_combout\ & ((\ctrb|rg_ula|entr1[13]~878_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[13]~883_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|entr1[13]~885_combout\,
	datac => \ctrb|rg_ula|entr1[13]~878_combout\,
	datad => \ctrb|rg_ula|entr1[13]~883_combout\,
	combout => \ctrb|rg_ula|entr1[13]~886_combout\);

-- Location: LCFF_X24_Y11_N5
\ctrb|rg_ula|ramb|conteudo_ram[106][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[106][13]~regout\);

-- Location: LCFF_X24_Y11_N23
\ctrb|rg_ula|ramb|conteudo_ram[98][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[98][13]~regout\);

-- Location: LCCOMB_X24_Y11_N22
\ctrb|rg_ula|entr1[13]~873\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~873_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|ramb|conteudo_ram[114][13]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[98][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[114][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[98][13]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[13]~873_combout\);

-- Location: LCCOMB_X24_Y11_N4
\ctrb|rg_ula|entr1[13]~874\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~874_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[13]~873_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[122][13]~regout\)) # (!\ctrb|rg_ula|entr1[13]~873_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[106][13]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[13]~873_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[122][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[106][13]~regout\,
	datad => \ctrb|rg_ula|entr1[13]~873_combout\,
	combout => \ctrb|rg_ula|entr1[13]~874_combout\);

-- Location: LCCOMB_X24_Y16_N28
\ctrb|rg_ula|ramb|conteudo_ram[90][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[90][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[90][13]~feeder_combout\);

-- Location: LCFF_X24_Y16_N29
\ctrb|rg_ula|ramb|conteudo_ram[90][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[90][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[90][13]~regout\);

-- Location: LCFF_X25_Y10_N21
\ctrb|rg_ula|ramb|conteudo_ram[74][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[74][13]~regout\);

-- Location: LCFF_X25_Y10_N3
\ctrb|rg_ula|ramb|conteudo_ram[66][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[66][13]~regout\);

-- Location: LCCOMB_X25_Y10_N2
\ctrb|rg_ula|entr1[13]~866\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~866_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[82][13]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[66][13]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[82][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[66][13]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[13]~866_combout\);

-- Location: LCCOMB_X25_Y10_N20
\ctrb|rg_ula|entr1[13]~867\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~867_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[13]~866_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[90][13]~regout\)) # (!\ctrb|rg_ula|entr1[13]~866_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[74][13]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[13]~866_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[90][13]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[74][13]~regout\,
	datad => \ctrb|rg_ula|entr1[13]~866_combout\,
	combout => \ctrb|rg_ula|entr1[13]~867_combout\);

-- Location: LCFF_X30_Y10_N25
\ctrb|rg_ula|ramb|conteudo_ram[120][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[120][13]~regout\);

-- Location: LCFF_X26_Y11_N19
\ctrb|rg_ula|ramb|conteudo_ram[104][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[104][13]~regout\);

-- Location: LCFF_X26_Y15_N21
\ctrb|rg_ula|ramb|conteudo_ram[96][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[96][13]~regout\);

-- Location: LCCOMB_X26_Y15_N20
\ctrb|rg_ula|entr1[13]~868\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~868_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[112][13]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[96][13]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[112][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[96][13]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[13]~868_combout\);

-- Location: LCCOMB_X26_Y11_N18
\ctrb|rg_ula|entr1[13]~869\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~869_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[13]~868_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[120][13]~regout\)) # (!\ctrb|rg_ula|entr1[13]~868_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[104][13]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[13]~868_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[120][13]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[104][13]~regout\,
	datad => \ctrb|rg_ula|entr1[13]~868_combout\,
	combout => \ctrb|rg_ula|entr1[13]~869_combout\);

-- Location: LCCOMB_X25_Y10_N0
\ctrb|rg_ula|entr1[13]~872\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~872_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|regb|data_out1\(1)) # (\ctrb|rg_ula|entr1[13]~869_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|entr1[13]~871_combout\ & 
-- (!\ctrb|rg_ula|regb|data_out1\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[13]~871_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|regb|data_out1\(1),
	datad => \ctrb|rg_ula|entr1[13]~869_combout\,
	combout => \ctrb|rg_ula|entr1[13]~872_combout\);

-- Location: LCCOMB_X25_Y10_N14
\ctrb|rg_ula|entr1[13]~875\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~875_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[13]~872_combout\ & (\ctrb|rg_ula|entr1[13]~874_combout\)) # (!\ctrb|rg_ula|entr1[13]~872_combout\ & ((\ctrb|rg_ula|entr1[13]~867_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[13]~872_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|entr1[13]~874_combout\,
	datac => \ctrb|rg_ula|entr1[13]~867_combout\,
	datad => \ctrb|rg_ula|entr1[13]~872_combout\,
	combout => \ctrb|rg_ula|entr1[13]~875_combout\);

-- Location: LCFF_X27_Y6_N3
\ctrb|rg_ula|ramb|conteudo_ram[83][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[83][13]~regout\);

-- Location: LCFF_X27_Y6_N13
\ctrb|rg_ula|ramb|conteudo_ram[81][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[81][13]~regout\);

-- Location: LCCOMB_X27_Y6_N12
\ctrb|rg_ula|entr1[13]~858\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~858_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[89][13]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[81][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[89][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[81][13]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[13]~858_combout\);

-- Location: LCCOMB_X27_Y6_N2
\ctrb|rg_ula|entr1[13]~859\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~859_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[13]~858_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[91][13]~regout\)) # (!\ctrb|rg_ula|entr1[13]~858_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[83][13]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[13]~858_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[91][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[83][13]~regout\,
	datad => \ctrb|rg_ula|entr1[13]~858_combout\,
	combout => \ctrb|rg_ula|entr1[13]~859_combout\);

-- Location: LCCOMB_X24_Y7_N20
\ctrb|rg_ula|ramb|conteudo_ram[67][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[67][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[67][13]~feeder_combout\);

-- Location: LCFF_X24_Y7_N21
\ctrb|rg_ula|ramb|conteudo_ram[67][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[67][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[67][13]~regout\);

-- Location: LCFF_X26_Y7_N7
\ctrb|rg_ula|ramb|conteudo_ram[75][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[75][13]~regout\);

-- Location: LCFF_X26_Y9_N9
\ctrb|rg_ula|ramb|conteudo_ram[65][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[65][13]~regout\);

-- Location: LCCOMB_X26_Y9_N8
\ctrb|rg_ula|entr1[13]~860\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~860_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[73][13]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[65][13]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[73][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[65][13]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[13]~860_combout\);

-- Location: LCCOMB_X26_Y7_N6
\ctrb|rg_ula|entr1[13]~861\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~861_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[13]~860_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[75][13]~regout\))) # (!\ctrb|rg_ula|entr1[13]~860_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[67][13]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[13]~860_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[67][13]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[75][13]~regout\,
	datad => \ctrb|rg_ula|entr1[13]~860_combout\,
	combout => \ctrb|rg_ula|entr1[13]~861_combout\);

-- Location: LCCOMB_X26_Y7_N20
\ctrb|rg_ula|entr1[13]~862\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~862_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5)) # ((\ctrb|rg_ula|entr1[13]~859_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (!\ctrb|rg_ula|regb|data_out1\(5) & 
-- ((\ctrb|rg_ula|entr1[13]~861_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|entr1[13]~859_combout\,
	datad => \ctrb|rg_ula|entr1[13]~861_combout\,
	combout => \ctrb|rg_ula|entr1[13]~862_combout\);

-- Location: LCCOMB_X26_Y6_N20
\ctrb|rg_ula|ramb|conteudo_ram[123][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[123][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[123][13]~feeder_combout\);

-- Location: LCFF_X26_Y6_N21
\ctrb|rg_ula|ramb|conteudo_ram[123][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[123][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[123][13]~regout\);

-- Location: LCFF_X31_Y7_N5
\ctrb|rg_ula|ramb|conteudo_ram[115][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[115][13]~regout\);

-- Location: LCCOMB_X29_Y11_N12
\ctrb|rg_ula|ramb|conteudo_ram[113][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[113][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[113][13]~feeder_combout\);

-- Location: LCFF_X29_Y11_N13
\ctrb|rg_ula|ramb|conteudo_ram[113][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[113][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[113][13]~regout\);

-- Location: LCCOMB_X31_Y7_N2
\ctrb|rg_ula|entr1[13]~863\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~863_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[121][13]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[113][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[121][13]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[113][13]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(1),
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[13]~863_combout\);

-- Location: LCCOMB_X31_Y7_N4
\ctrb|rg_ula|entr1[13]~864\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~864_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[13]~863_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[123][13]~regout\)) # (!\ctrb|rg_ula|entr1[13]~863_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[115][13]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[13]~863_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[123][13]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[115][13]~regout\,
	datad => \ctrb|rg_ula|entr1[13]~863_combout\,
	combout => \ctrb|rg_ula|entr1[13]~864_combout\);

-- Location: LCCOMB_X26_Y7_N2
\ctrb|rg_ula|entr1[13]~865\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~865_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[13]~862_combout\ & ((\ctrb|rg_ula|entr1[13]~864_combout\))) # (!\ctrb|rg_ula|entr1[13]~862_combout\ & (\ctrb|rg_ula|entr1[13]~857_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[13]~862_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[13]~857_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|entr1[13]~862_combout\,
	datad => \ctrb|rg_ula|entr1[13]~864_combout\,
	combout => \ctrb|rg_ula|entr1[13]~865_combout\);

-- Location: LCCOMB_X25_Y10_N28
\ctrb|rg_ula|entr1[13]~876\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~876_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2)) # ((\ctrb|rg_ula|entr1[13]~865_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (!\ctrb|rg_ula|regb|data_out1\(2) & 
-- (\ctrb|rg_ula|entr1[13]~875_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[13]~875_combout\,
	datad => \ctrb|rg_ula|entr1[13]~865_combout\,
	combout => \ctrb|rg_ula|entr1[13]~876_combout\);

-- Location: LCCOMB_X25_Y10_N26
\ctrb|rg_ula|entr1[13]~887\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~887_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[13]~876_combout\ & ((\ctrb|rg_ula|entr1[13]~886_combout\))) # (!\ctrb|rg_ula|entr1[13]~876_combout\ & (\ctrb|rg_ula|entr1[13]~855_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[13]~876_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[13]~855_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[13]~886_combout\,
	datad => \ctrb|rg_ula|entr1[13]~876_combout\,
	combout => \ctrb|rg_ula|entr1[13]~887_combout\);

-- Location: LCFF_X18_Y8_N15
\ctrb|rg_ula|regb|reg4|registro[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[13]~43_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg4|registro\(13));

-- Location: LCFF_X18_Y8_N1
\ctrb|rg_ula|regb|reg7|registro[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[13]~43_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg7|registro\(13));

-- Location: LCFF_X19_Y9_N11
\ctrb|rg_ula|regb|reg3|registro[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[13]~43_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg3|registro\(13));

-- Location: LCCOMB_X19_Y9_N10
\ctrb|rg_ula|entr1[13]~841\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~841_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & (((\ctrb|rg_ula|regb|reg3|registro\(13)) # (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\)))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\ & (\ctrb|rg_ula|regb|reg1|registro\(13) & ((!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg1|registro\(13),
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a9\,
	datac => \ctrb|rg_ula|regb|reg3|registro\(13),
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\,
	combout => \ctrb|rg_ula|entr1[13]~841_combout\);

-- Location: LCCOMB_X18_Y8_N0
\ctrb|rg_ula|entr1[13]~842\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~842_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ & ((\ctrb|rg_ula|entr1[13]~841_combout\ & ((\ctrb|rg_ula|regb|reg7|registro\(13)))) # (!\ctrb|rg_ula|entr1[13]~841_combout\ & 
-- (\ctrb|rg_ula|regb|reg5|registro\(13))))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\ & (((\ctrb|rg_ula|entr1[13]~841_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg5|registro\(13),
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\,
	datac => \ctrb|rg_ula|regb|reg7|registro\(13),
	datad => \ctrb|rg_ula|entr1[13]~841_combout\,
	combout => \ctrb|rg_ula|entr1[13]~842_combout\);

-- Location: LCCOMB_X18_Y8_N14
\ctrb|rg_ula|entr1[13]~843\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~843_combout\ = (\ctrb|rg_ula|regb|data_out1[5]~3_combout\ & ((\ctrb|rg_ula|regb|data_out1[5]~4_combout\ & ((\ctrb|rg_ula|entr1[13]~842_combout\))) # (!\ctrb|rg_ula|regb|data_out1[5]~4_combout\ & 
-- (\ctrb|rg_ula|regb|reg4|registro\(13))))) # (!\ctrb|rg_ula|regb|data_out1[5]~3_combout\ & (\ctrb|rg_ula|regb|data_out1[5]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1[5]~3_combout\,
	datab => \ctrb|rg_ula|regb|data_out1[5]~4_combout\,
	datac => \ctrb|rg_ula|regb|reg4|registro\(13),
	datad => \ctrb|rg_ula|entr1[13]~842_combout\,
	combout => \ctrb|rg_ula|entr1[13]~843_combout\);

-- Location: LCCOMB_X19_Y7_N28
\ctrb|rg_ula|entr1[13]~844\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~844_combout\ = (\ctrb|rg_ula|regb|data_out1[5]~0_combout\ & ((\ctrb|rg_ula|entr1[13]~843_combout\ & (\ctrb|rg_ula|regb|reg6|registro\(13))) # (!\ctrb|rg_ula|entr1[13]~843_combout\ & ((\ctrb|rg_ula|regb|reg2|registro\(13)))))) # 
-- (!\ctrb|rg_ula|regb|data_out1[5]~0_combout\ & (((\ctrb|rg_ula|entr1[13]~843_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg6|registro\(13),
	datab => \ctrb|rg_ula|regb|data_out1[5]~0_combout\,
	datac => \ctrb|rg_ula|entr1[13]~843_combout\,
	datad => \ctrb|rg_ula|regb|reg2|registro\(13),
	combout => \ctrb|rg_ula|entr1[13]~844_combout\);

-- Location: LCFF_X15_Y15_N13
\ctrb|rg_ula|ramb|conteudo_ram[51][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[51][13]~regout\);

-- Location: LCFF_X18_Y14_N7
\ctrb|rg_ula|ramb|conteudo_ram[19][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[19][13]~regout\);

-- Location: LCCOMB_X16_Y12_N6
\ctrb|rg_ula|ramb|conteudo_ram[35][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[35][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[35][13]~feeder_combout\);

-- Location: LCFF_X16_Y12_N7
\ctrb|rg_ula|ramb|conteudo_ram[35][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[35][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[35][13]~regout\);

-- Location: LCFF_X18_Y14_N29
\ctrb|rg_ula|ramb|conteudo_ram[3][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[3][13]~regout\);

-- Location: LCCOMB_X18_Y14_N28
\ctrb|rg_ula|entr1[13]~801\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~801_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[35][13]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[3][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[35][13]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[3][13]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[13]~801_combout\);

-- Location: LCCOMB_X18_Y14_N6
\ctrb|rg_ula|entr1[13]~802\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~802_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[13]~801_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[51][13]~regout\)) # (!\ctrb|rg_ula|entr1[13]~801_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[19][13]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[13]~801_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[51][13]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[19][13]~regout\,
	datad => \ctrb|rg_ula|entr1[13]~801_combout\,
	combout => \ctrb|rg_ula|entr1[13]~802_combout\);

-- Location: LCFF_X16_Y10_N3
\ctrb|rg_ula|ramb|conteudo_ram[50][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[50][13]~regout\);

-- Location: LCFF_X16_Y10_N29
\ctrb|rg_ula|ramb|conteudo_ram[2][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[2][13]~regout\);

-- Location: LCCOMB_X21_Y8_N8
\ctrb|rg_ula|ramb|conteudo_ram[34][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[34][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[34][13]~feeder_combout\);

-- Location: LCFF_X21_Y8_N9
\ctrb|rg_ula|ramb|conteudo_ram[34][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[34][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[34][13]~regout\);

-- Location: LCCOMB_X16_Y10_N28
\ctrb|rg_ula|entr1[13]~803\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~803_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4)) # ((\ctrb|rg_ula|ramb|conteudo_ram[34][13]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (!\ctrb|rg_ula|regb|data_out1\(4) & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[2][13]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[2][13]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[34][13]~regout\,
	combout => \ctrb|rg_ula|entr1[13]~803_combout\);

-- Location: LCCOMB_X16_Y10_N2
\ctrb|rg_ula|entr1[13]~804\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~804_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[13]~803_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[50][13]~regout\))) # (!\ctrb|rg_ula|entr1[13]~803_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[18][13]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[13]~803_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[18][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[50][13]~regout\,
	datad => \ctrb|rg_ula|entr1[13]~803_combout\,
	combout => \ctrb|rg_ula|entr1[13]~804_combout\);

-- Location: LCCOMB_X16_Y10_N8
\ctrb|rg_ula|entr1[13]~805\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~805_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|regb|data_out1\(0))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|entr1[13]~802_combout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[13]~804_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|entr1[13]~802_combout\,
	datad => \ctrb|rg_ula|entr1[13]~804_combout\,
	combout => \ctrb|rg_ula|entr1[13]~805_combout\);

-- Location: LCCOMB_X13_Y10_N28
\ctrb|rg_ula|ramb|conteudo_ram[22][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[22][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[22][13]~feeder_combout\);

-- Location: LCFF_X13_Y10_N29
\ctrb|rg_ula|ramb|conteudo_ram[22][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[22][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[22][13]~regout\);

-- Location: LCFF_X14_Y14_N25
\ctrb|rg_ula|ramb|conteudo_ram[54][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[54][13]~regout\);

-- Location: LCFF_X13_Y16_N19
\ctrb|rg_ula|ramb|conteudo_ram[38][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[38][13]~regout\);

-- Location: LCFF_X14_Y18_N17
\ctrb|rg_ula|ramb|conteudo_ram[6][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[6][13]~regout\);

-- Location: LCCOMB_X14_Y18_N16
\ctrb|rg_ula|entr1[13]~799\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~799_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[38][13]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[6][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[38][13]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[6][13]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[13]~799_combout\);

-- Location: LCCOMB_X14_Y14_N24
\ctrb|rg_ula|entr1[13]~800\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~800_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[13]~799_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[54][13]~regout\))) # (!\ctrb|rg_ula|entr1[13]~799_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[22][13]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[13]~799_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[22][13]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[54][13]~regout\,
	datad => \ctrb|rg_ula|entr1[13]~799_combout\,
	combout => \ctrb|rg_ula|entr1[13]~800_combout\);

-- Location: LCCOMB_X16_Y10_N14
\ctrb|rg_ula|entr1[13]~808\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~808_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[13]~805_combout\ & (\ctrb|rg_ula|entr1[13]~807_combout\)) # (!\ctrb|rg_ula|entr1[13]~805_combout\ & ((\ctrb|rg_ula|entr1[13]~800_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[13]~805_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[13]~807_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[13]~805_combout\,
	datad => \ctrb|rg_ula|entr1[13]~800_combout\,
	combout => \ctrb|rg_ula|entr1[13]~808_combout\);

-- Location: LCFF_X25_Y16_N11
\ctrb|rg_ula|ramb|conteudo_ram[17][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[17][13]~regout\);

-- Location: LCFF_X24_Y17_N11
\ctrb|rg_ula|ramb|conteudo_ram[1][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[1][13]~regout\);

-- Location: LCCOMB_X24_Y17_N10
\ctrb|rg_ula|entr1[13]~819\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~819_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[33][13]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[1][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[33][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[1][13]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[13]~819_combout\);

-- Location: LCCOMB_X16_Y10_N30
\ctrb|rg_ula|entr1[13]~820\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~820_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[13]~819_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[49][13]~regout\)) # (!\ctrb|rg_ula|entr1[13]~819_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[17][13]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[13]~819_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[49][13]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[17][13]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(4),
	datad => \ctrb|rg_ula|entr1[13]~819_combout\,
	combout => \ctrb|rg_ula|entr1[13]~820_combout\);

-- Location: LCFF_X22_Y21_N3
\ctrb|rg_ula|ramb|conteudo_ram[53][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[53][13]~regout\);

-- Location: LCFF_X22_Y21_N1
\ctrb|rg_ula|ramb|conteudo_ram[5][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[5][13]~regout\);

-- Location: LCCOMB_X22_Y20_N2
\ctrb|rg_ula|ramb|conteudo_ram[37][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[37][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[37][13]~feeder_combout\);

-- Location: LCFF_X22_Y20_N3
\ctrb|rg_ula|ramb|conteudo_ram[37][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[37][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[37][13]~regout\);

-- Location: LCCOMB_X22_Y21_N0
\ctrb|rg_ula|entr1[13]~826\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~826_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4)) # ((\ctrb|rg_ula|ramb|conteudo_ram[37][13]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (!\ctrb|rg_ula|regb|data_out1\(4) & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[5][13]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[5][13]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[37][13]~regout\,
	combout => \ctrb|rg_ula|entr1[13]~826_combout\);

-- Location: LCCOMB_X22_Y21_N2
\ctrb|rg_ula|entr1[13]~827\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~827_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[13]~826_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[53][13]~regout\))) # (!\ctrb|rg_ula|entr1[13]~826_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[21][13]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[13]~826_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[21][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[53][13]~regout\,
	datad => \ctrb|rg_ula|entr1[13]~826_combout\,
	combout => \ctrb|rg_ula|entr1[13]~827_combout\);

-- Location: LCFF_X22_Y17_N23
\ctrb|rg_ula|ramb|conteudo_ram[16][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[16][13]~regout\);

-- Location: LCFF_X23_Y15_N19
\ctrb|rg_ula|ramb|conteudo_ram[0][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[0][13]~regout\);

-- Location: LCCOMB_X23_Y15_N18
\ctrb|rg_ula|entr1[13]~823\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~823_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[32][13]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[0][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[32][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[0][13]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[13]~823_combout\);

-- Location: LCCOMB_X16_Y10_N24
\ctrb|rg_ula|entr1[13]~824\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~824_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[13]~823_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[48][13]~regout\)) # (!\ctrb|rg_ula|entr1[13]~823_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[16][13]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[13]~823_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[48][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[16][13]~regout\,
	datad => \ctrb|rg_ula|entr1[13]~823_combout\,
	combout => \ctrb|rg_ula|entr1[13]~824_combout\);

-- Location: LCFF_X23_Y14_N27
\ctrb|rg_ula|ramb|conteudo_ram[52][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[52][13]~regout\);

-- Location: LCCOMB_X21_Y16_N4
\ctrb|rg_ula|ramb|conteudo_ram[36][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[36][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[36][13]~feeder_combout\);

-- Location: LCFF_X21_Y16_N5
\ctrb|rg_ula|ramb|conteudo_ram[36][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[36][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[36][13]~regout\);

-- Location: LCFF_X23_Y16_N27
\ctrb|rg_ula|ramb|conteudo_ram[4][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[4][13]~regout\);

-- Location: LCCOMB_X23_Y16_N26
\ctrb|rg_ula|entr1[13]~821\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~821_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[36][13]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|ramb|conteudo_ram[4][13]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[36][13]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[4][13]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[13]~821_combout\);

-- Location: LCCOMB_X23_Y14_N26
\ctrb|rg_ula|entr1[13]~822\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~822_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[13]~821_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[52][13]~regout\))) # (!\ctrb|rg_ula|entr1[13]~821_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[20][13]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[13]~821_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[20][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[52][13]~regout\,
	datad => \ctrb|rg_ula|entr1[13]~821_combout\,
	combout => \ctrb|rg_ula|entr1[13]~822_combout\);

-- Location: LCCOMB_X16_Y10_N18
\ctrb|rg_ula|entr1[13]~825\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~825_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0)) # ((\ctrb|rg_ula|entr1[13]~822_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (!\ctrb|rg_ula|regb|data_out1\(0) & 
-- (\ctrb|rg_ula|entr1[13]~824_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|entr1[13]~824_combout\,
	datad => \ctrb|rg_ula|entr1[13]~822_combout\,
	combout => \ctrb|rg_ula|entr1[13]~825_combout\);

-- Location: LCCOMB_X16_Y10_N20
\ctrb|rg_ula|entr1[13]~828\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~828_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[13]~825_combout\ & ((\ctrb|rg_ula|entr1[13]~827_combout\))) # (!\ctrb|rg_ula|entr1[13]~825_combout\ & (\ctrb|rg_ula|entr1[13]~820_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[13]~825_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|entr1[13]~820_combout\,
	datac => \ctrb|rg_ula|entr1[13]~827_combout\,
	datad => \ctrb|rg_ula|entr1[13]~825_combout\,
	combout => \ctrb|rg_ula|entr1[13]~828_combout\);

-- Location: LCCOMB_X24_Y19_N18
\ctrb|rg_ula|ramb|conteudo_ram[57][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[57][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[57][13]~feeder_combout\);

-- Location: LCFF_X24_Y19_N19
\ctrb|rg_ula|ramb|conteudo_ram[57][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[57][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[57][13]~regout\);

-- Location: LCFF_X23_Y19_N7
\ctrb|rg_ula|ramb|conteudo_ram[25][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[25][13]~regout\);

-- Location: LCCOMB_X22_Y19_N20
\ctrb|rg_ula|ramb|conteudo_ram[41][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[41][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[41][13]~feeder_combout\);

-- Location: LCFF_X22_Y19_N21
\ctrb|rg_ula|ramb|conteudo_ram[41][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[41][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[41][13]~regout\);

-- Location: LCFF_X23_Y19_N29
\ctrb|rg_ula|ramb|conteudo_ram[9][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[9][13]~regout\);

-- Location: LCCOMB_X23_Y19_N28
\ctrb|rg_ula|entr1[13]~809\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~809_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[41][13]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[9][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[41][13]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[9][13]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[13]~809_combout\);

-- Location: LCCOMB_X23_Y19_N6
\ctrb|rg_ula|entr1[13]~810\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~810_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[13]~809_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[57][13]~regout\)) # (!\ctrb|rg_ula|entr1[13]~809_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[25][13]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[13]~809_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[57][13]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[25][13]~regout\,
	datad => \ctrb|rg_ula|entr1[13]~809_combout\,
	combout => \ctrb|rg_ula|entr1[13]~810_combout\);

-- Location: LCFF_X15_Y18_N21
\ctrb|rg_ula|ramb|conteudo_ram[61][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[61][13]~regout\);

-- Location: LCFF_X15_Y15_N7
\ctrb|rg_ula|ramb|conteudo_ram[29][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[29][13]~regout\);

-- Location: LCFF_X15_Y13_N1
\ctrb|rg_ula|ramb|conteudo_ram[13][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[13][13]~regout\);

-- Location: LCCOMB_X15_Y13_N0
\ctrb|rg_ula|entr1[13]~816\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~816_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[45][13]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[13][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[45][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[13][13]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[13]~816_combout\);

-- Location: LCCOMB_X15_Y15_N6
\ctrb|rg_ula|entr1[13]~817\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~817_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[13]~816_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[61][13]~regout\)) # (!\ctrb|rg_ula|entr1[13]~816_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[29][13]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[13]~816_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[61][13]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[29][13]~regout\,
	datad => \ctrb|rg_ula|entr1[13]~816_combout\,
	combout => \ctrb|rg_ula|entr1[13]~817_combout\);

-- Location: LCFF_X22_Y18_N21
\ctrb|rg_ula|ramb|conteudo_ram[60][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[60][13]~regout\);

-- Location: LCFF_X18_Y18_N11
\ctrb|rg_ula|ramb|conteudo_ram[12][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[12][13]~regout\);

-- Location: LCCOMB_X18_Y18_N10
\ctrb|rg_ula|entr1[13]~811\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~811_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[28][13]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[12][13]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[28][13]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[12][13]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[13]~811_combout\);

-- Location: LCCOMB_X18_Y18_N8
\ctrb|rg_ula|entr1[13]~812\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~812_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[13]~811_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[60][13]~regout\))) # (!\ctrb|rg_ula|entr1[13]~811_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[44][13]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[13]~811_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[44][13]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[60][13]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(5),
	datad => \ctrb|rg_ula|entr1[13]~811_combout\,
	combout => \ctrb|rg_ula|entr1[13]~812_combout\);

-- Location: LCCOMB_X19_Y16_N2
\ctrb|rg_ula|ramb|conteudo_ram[40][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[40][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[40][13]~feeder_combout\);

-- Location: LCFF_X19_Y16_N3
\ctrb|rg_ula|ramb|conteudo_ram[40][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[40][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[40][13]~regout\);

-- Location: LCFF_X14_Y15_N5
\ctrb|rg_ula|ramb|conteudo_ram[56][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[56][13]~regout\);

-- Location: LCCOMB_X16_Y11_N18
\ctrb|rg_ula|ramb|conteudo_ram[24][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[24][13]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[24][13]~feeder_combout\);

-- Location: LCFF_X16_Y11_N19
\ctrb|rg_ula|ramb|conteudo_ram[24][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[24][13]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[24][13]~regout\);

-- Location: LCFF_X14_Y15_N3
\ctrb|rg_ula|ramb|conteudo_ram[8][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(13),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[8][13]~regout\);

-- Location: LCCOMB_X14_Y15_N2
\ctrb|rg_ula|entr1[13]~813\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~813_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[24][13]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[8][13]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[24][13]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[8][13]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[13]~813_combout\);

-- Location: LCCOMB_X14_Y15_N4
\ctrb|rg_ula|entr1[13]~814\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~814_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[13]~813_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[56][13]~regout\))) # (!\ctrb|rg_ula|entr1[13]~813_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[40][13]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[13]~813_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[40][13]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[56][13]~regout\,
	datad => \ctrb|rg_ula|entr1[13]~813_combout\,
	combout => \ctrb|rg_ula|entr1[13]~814_combout\);

-- Location: LCCOMB_X15_Y10_N22
\ctrb|rg_ula|entr1[13]~815\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~815_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0)) # ((\ctrb|rg_ula|entr1[13]~812_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (!\ctrb|rg_ula|regb|data_out1\(0) & 
-- ((\ctrb|rg_ula|entr1[13]~814_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|entr1[13]~812_combout\,
	datad => \ctrb|rg_ula|entr1[13]~814_combout\,
	combout => \ctrb|rg_ula|entr1[13]~815_combout\);

-- Location: LCCOMB_X16_Y10_N0
\ctrb|rg_ula|entr1[13]~818\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~818_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[13]~815_combout\ & ((\ctrb|rg_ula|entr1[13]~817_combout\))) # (!\ctrb|rg_ula|entr1[13]~815_combout\ & (\ctrb|rg_ula|entr1[13]~810_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[13]~815_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|entr1[13]~810_combout\,
	datac => \ctrb|rg_ula|entr1[13]~817_combout\,
	datad => \ctrb|rg_ula|entr1[13]~815_combout\,
	combout => \ctrb|rg_ula|entr1[13]~818_combout\);

-- Location: LCCOMB_X16_Y10_N10
\ctrb|rg_ula|entr1[13]~829\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~829_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1)) # ((\ctrb|rg_ula|entr1[13]~818_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (!\ctrb|rg_ula|regb|data_out1\(1) & 
-- (\ctrb|rg_ula|entr1[13]~828_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[13]~828_combout\,
	datad => \ctrb|rg_ula|entr1[13]~818_combout\,
	combout => \ctrb|rg_ula|entr1[13]~829_combout\);

-- Location: LCCOMB_X16_Y10_N4
\ctrb|rg_ula|entr1[13]~840\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~840_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[13]~829_combout\ & (\ctrb|rg_ula|entr1[13]~839_combout\)) # (!\ctrb|rg_ula|entr1[13]~829_combout\ & ((\ctrb|rg_ula|entr1[13]~808_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[13]~829_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[13]~839_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[13]~808_combout\,
	datad => \ctrb|rg_ula|entr1[13]~829_combout\,
	combout => \ctrb|rg_ula|entr1[13]~840_combout\);

-- Location: LCCOMB_X21_Y10_N18
\ctrb|rg_ula|entr1[13]~845\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~845_combout\ = (\ctrb|rg_ula|entr1[11]~86_combout\ & (\ctrb|rg_ula|entr1[11]~84_combout\)) # (!\ctrb|rg_ula|entr1[11]~86_combout\ & ((\ctrb|rg_ula|entr1[11]~84_combout\ & ((\ctrb|rg_ula|entr1[13]~840_combout\))) # 
-- (!\ctrb|rg_ula|entr1[11]~84_combout\ & (\ctrb|rg_ula|entr1[13]~844_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[11]~86_combout\,
	datab => \ctrb|rg_ula|entr1[11]~84_combout\,
	datac => \ctrb|rg_ula|entr1[13]~844_combout\,
	datad => \ctrb|rg_ula|entr1[13]~840_combout\,
	combout => \ctrb|rg_ula|entr1[13]~845_combout\);

-- Location: LCCOMB_X21_Y10_N20
\ctrb|rg_ula|entr1[13]~888\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[13]~888_combout\ = (\ctrb|rg_ula|entr1[11]~86_combout\ & ((\ctrb|rg_ula|entr1[13]~845_combout\ & ((\ctrb|rg_ula|entr1[13]~887_combout\))) # (!\ctrb|rg_ula|entr1[13]~845_combout\ & (\ctrb|data_in[15]~0_combout\)))) # 
-- (!\ctrb|rg_ula|entr1[11]~86_combout\ & (((\ctrb|rg_ula|entr1[13]~845_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[11]~86_combout\,
	datab => \ctrb|data_in[15]~0_combout\,
	datac => \ctrb|rg_ula|entr1[13]~887_combout\,
	datad => \ctrb|rg_ula|entr1[13]~845_combout\,
	combout => \ctrb|rg_ula|entr1[13]~888_combout\);

-- Location: LCCOMB_X21_Y10_N24
\ctrb|rg_ula|ulab|saida[13]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[13]~40_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\ctrb|rg_ula|entr1[13]~888_combout\))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & 
-- (\ctrb|rg_ula|entr0[14]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \ctrb|rg_ula|entr0[14]~10_combout\,
	datad => \ctrb|rg_ula|entr1[13]~888_combout\,
	combout => \ctrb|rg_ula|ulab|saida[13]~40_combout\);

-- Location: LCFF_X14_Y8_N17
\ctrb|rg_ula|ramb|conteudo_ram[38][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[38][12]~regout\);

-- Location: LCFF_X22_Y6_N19
\ctrb|rg_ula|ramb|conteudo_ram[34][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[34][12]~regout\);

-- Location: LCCOMB_X22_Y6_N18
\ctrb|rg_ula|entr1[12]~899\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~899_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[35][12]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[34][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[35][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[34][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[12]~899_combout\);

-- Location: LCCOMB_X14_Y8_N16
\ctrb|rg_ula|entr1[12]~900\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~900_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[12]~899_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[39][12]~regout\)) # (!\ctrb|rg_ula|entr1[12]~899_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[38][12]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[12]~899_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[39][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[38][12]~regout\,
	datad => \ctrb|rg_ula|entr1[12]~899_combout\,
	combout => \ctrb|rg_ula|entr1[12]~900_combout\);

-- Location: LCFF_X15_Y12_N15
\ctrb|rg_ula|ramb|conteudo_ram[46][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[46][12]~regout\);

-- Location: LCFF_X15_Y10_N21
\ctrb|rg_ula|ramb|conteudo_ram[47][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[47][12]~regout\);

-- Location: LCFF_X15_Y9_N1
\ctrb|rg_ula|ramb|conteudo_ram[42][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[42][12]~regout\);

-- Location: LCCOMB_X15_Y9_N0
\ctrb|rg_ula|entr1[12]~906\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~906_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[43][12]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|conteudo_ram[42][12]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[43][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[42][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[12]~906_combout\);

-- Location: LCCOMB_X15_Y10_N20
\ctrb|rg_ula|entr1[12]~907\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~907_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[12]~906_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[47][12]~regout\))) # (!\ctrb|rg_ula|entr1[12]~906_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[46][12]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[12]~906_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[46][12]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[47][12]~regout\,
	datad => \ctrb|rg_ula|entr1[12]~906_combout\,
	combout => \ctrb|rg_ula|entr1[12]~907_combout\);

-- Location: LCFF_X21_Y16_N9
\ctrb|rg_ula|ramb|conteudo_ram[36][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[36][12]~regout\);

-- Location: LCFF_X21_Y16_N23
\ctrb|rg_ula|ramb|conteudo_ram[32][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[32][12]~regout\);

-- Location: LCCOMB_X21_Y16_N22
\ctrb|rg_ula|entr1[12]~903\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~903_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[33][12]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[32][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[33][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[32][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[12]~903_combout\);

-- Location: LCCOMB_X21_Y16_N8
\ctrb|rg_ula|entr1[12]~904\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~904_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[12]~903_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[37][12]~regout\)) # (!\ctrb|rg_ula|entr1[12]~903_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[36][12]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[12]~903_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[37][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[36][12]~regout\,
	datad => \ctrb|rg_ula|entr1[12]~903_combout\,
	combout => \ctrb|rg_ula|entr1[12]~904_combout\);

-- Location: LCCOMB_X16_Y9_N18
\ctrb|rg_ula|ramb|conteudo_ram[44][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[44][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[44][12]~feeder_combout\);

-- Location: LCFF_X16_Y9_N19
\ctrb|rg_ula|ramb|conteudo_ram[44][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[44][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[44][12]~regout\);

-- Location: LCFF_X15_Y10_N7
\ctrb|rg_ula|ramb|conteudo_ram[45][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[45][12]~regout\);

-- Location: LCFF_X19_Y16_N5
\ctrb|rg_ula|ramb|conteudo_ram[40][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[40][12]~regout\);

-- Location: LCCOMB_X19_Y16_N4
\ctrb|rg_ula|entr1[12]~901\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~901_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[41][12]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[40][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[41][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[40][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[12]~901_combout\);

-- Location: LCCOMB_X15_Y10_N6
\ctrb|rg_ula|entr1[12]~902\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~902_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[12]~901_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[45][12]~regout\))) # (!\ctrb|rg_ula|entr1[12]~901_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[44][12]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[12]~901_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[44][12]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[45][12]~regout\,
	datad => \ctrb|rg_ula|entr1[12]~901_combout\,
	combout => \ctrb|rg_ula|entr1[12]~902_combout\);

-- Location: LCCOMB_X20_Y10_N0
\ctrb|rg_ula|entr1[12]~905\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~905_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1)) # ((\ctrb|rg_ula|entr1[12]~902_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (!\ctrb|rg_ula|regb|data_out1\(1) & 
-- (\ctrb|rg_ula|entr1[12]~904_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[12]~904_combout\,
	datad => \ctrb|rg_ula|entr1[12]~902_combout\,
	combout => \ctrb|rg_ula|entr1[12]~905_combout\);

-- Location: LCCOMB_X19_Y8_N8
\ctrb|rg_ula|entr1[12]~908\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~908_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[12]~905_combout\ & ((\ctrb|rg_ula|entr1[12]~907_combout\))) # (!\ctrb|rg_ula|entr1[12]~905_combout\ & (\ctrb|rg_ula|entr1[12]~900_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[12]~905_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|entr1[12]~900_combout\,
	datac => \ctrb|rg_ula|entr1[12]~907_combout\,
	datad => \ctrb|rg_ula|entr1[12]~905_combout\,
	combout => \ctrb|rg_ula|entr1[12]~908_combout\);

-- Location: LCFF_X18_Y16_N19
\ctrb|rg_ula|ramb|conteudo_ram[6][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[6][12]~regout\);

-- Location: LCFF_X18_Y16_N1
\ctrb|rg_ula|ramb|conteudo_ram[2][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[2][12]~regout\);

-- Location: LCCOMB_X18_Y16_N0
\ctrb|rg_ula|entr1[12]~909\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~909_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[3][12]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|conteudo_ram[2][12]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[3][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[2][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[12]~909_combout\);

-- Location: LCCOMB_X18_Y16_N18
\ctrb|rg_ula|entr1[12]~910\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~910_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[12]~909_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[7][12]~regout\)) # (!\ctrb|rg_ula|entr1[12]~909_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[6][12]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[12]~909_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[7][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[6][12]~regout\,
	datad => \ctrb|rg_ula|entr1[12]~909_combout\,
	combout => \ctrb|rg_ula|entr1[12]~910_combout\);

-- Location: LCFF_X24_Y17_N29
\ctrb|rg_ula|ramb|conteudo_ram[1][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[1][12]~regout\);

-- Location: LCFF_X23_Y17_N9
\ctrb|rg_ula|ramb|conteudo_ram[5][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[5][12]~regout\);

-- Location: LCCOMB_X23_Y17_N8
\ctrb|rg_ula|entr1[12]~914\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~914_combout\ = (\ctrb|rg_ula|entr1[12]~913_combout\ & (((\ctrb|rg_ula|ramb|conteudo_ram[5][12]~regout\) # (!\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|entr1[12]~913_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[1][12]~regout\ 
-- & ((\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[12]~913_combout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[1][12]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[5][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[12]~914_combout\);

-- Location: LCFF_X23_Y20_N31
\ctrb|rg_ula|ramb|conteudo_ram[9][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[9][12]~regout\);

-- Location: LCFF_X19_Y20_N13
\ctrb|rg_ula|ramb|conteudo_ram[8][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[8][12]~regout\);

-- Location: LCCOMB_X19_Y20_N12
\ctrb|rg_ula|entr1[12]~911\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~911_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[12][12]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[8][12]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[12][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[8][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[12]~911_combout\);

-- Location: LCCOMB_X23_Y20_N30
\ctrb|rg_ula|entr1[12]~912\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~912_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[12]~911_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[13][12]~regout\)) # (!\ctrb|rg_ula|entr1[12]~911_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[9][12]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[12]~911_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[13][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[9][12]~regout\,
	datad => \ctrb|rg_ula|entr1[12]~911_combout\,
	combout => \ctrb|rg_ula|entr1[12]~912_combout\);

-- Location: LCCOMB_X23_Y13_N2
\ctrb|rg_ula|entr1[12]~915\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~915_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1)) # ((\ctrb|rg_ula|entr1[12]~912_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (!\ctrb|rg_ula|regb|data_out1\(1) & 
-- (\ctrb|rg_ula|entr1[12]~914_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[12]~914_combout\,
	datad => \ctrb|rg_ula|entr1[12]~912_combout\,
	combout => \ctrb|rg_ula|entr1[12]~915_combout\);

-- Location: LCCOMB_X23_Y13_N16
\ctrb|rg_ula|entr1[12]~918\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~918_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[12]~915_combout\ & (\ctrb|rg_ula|entr1[12]~917_combout\)) # (!\ctrb|rg_ula|entr1[12]~915_combout\ & ((\ctrb|rg_ula|entr1[12]~910_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[12]~915_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[12]~917_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[12]~910_combout\,
	datad => \ctrb|rg_ula|entr1[12]~915_combout\,
	combout => \ctrb|rg_ula|entr1[12]~918_combout\);

-- Location: LCCOMB_X19_Y8_N14
\ctrb|rg_ula|entr1[12]~919\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~919_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4)) # ((\ctrb|rg_ula|entr1[12]~908_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (!\ctrb|rg_ula|regb|data_out1\(4) & 
-- ((\ctrb|rg_ula|entr1[12]~918_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|entr1[12]~908_combout\,
	datad => \ctrb|rg_ula|entr1[12]~918_combout\,
	combout => \ctrb|rg_ula|entr1[12]~919_combout\);

-- Location: LCFF_X18_Y17_N13
\ctrb|rg_ula|ramb|conteudo_ram[58][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[58][12]~regout\);

-- Location: LCFF_X22_Y15_N9
\ctrb|rg_ula|ramb|conteudo_ram[50][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[50][12]~regout\);

-- Location: LCFF_X22_Y15_N11
\ctrb|rg_ula|ramb|conteudo_ram[48][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[48][12]~regout\);

-- Location: LCCOMB_X22_Y15_N10
\ctrb|rg_ula|entr1[12]~924\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~924_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[56][12]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[48][12]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[56][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[48][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[12]~924_combout\);

-- Location: LCCOMB_X22_Y15_N8
\ctrb|rg_ula|entr1[12]~925\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~925_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[12]~924_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[58][12]~regout\)) # (!\ctrb|rg_ula|entr1[12]~924_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[50][12]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[12]~924_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[58][12]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[50][12]~regout\,
	datad => \ctrb|rg_ula|entr1[12]~924_combout\,
	combout => \ctrb|rg_ula|entr1[12]~925_combout\);

-- Location: LCFF_X13_Y15_N21
\ctrb|rg_ula|ramb|conteudo_ram[51][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[51][12]~regout\);

-- Location: LCFF_X13_Y15_N3
\ctrb|rg_ula|ramb|conteudo_ram[49][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[49][12]~regout\);

-- Location: LCCOMB_X13_Y15_N2
\ctrb|rg_ula|entr1[12]~922\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~922_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[57][12]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[49][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[57][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[49][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[12]~922_combout\);

-- Location: LCCOMB_X13_Y15_N20
\ctrb|rg_ula|entr1[12]~923\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~923_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[12]~922_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[59][12]~regout\)) # (!\ctrb|rg_ula|entr1[12]~922_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[51][12]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[12]~922_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[59][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[51][12]~regout\,
	datad => \ctrb|rg_ula|entr1[12]~922_combout\,
	combout => \ctrb|rg_ula|entr1[12]~923_combout\);

-- Location: LCCOMB_X22_Y15_N28
\ctrb|rg_ula|entr1[12]~926\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~926_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|regb|data_out1\(0))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[12]~923_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|entr1[12]~925_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|entr1[12]~925_combout\,
	datad => \ctrb|rg_ula|entr1[12]~923_combout\,
	combout => \ctrb|rg_ula|entr1[12]~926_combout\);

-- Location: LCCOMB_X15_Y17_N20
\ctrb|rg_ula|ramb|conteudo_ram[63][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[63][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[63][12]~feeder_combout\);

-- Location: LCFF_X15_Y17_N21
\ctrb|rg_ula|ramb|conteudo_ram[63][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[63][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[63][12]~regout\);

-- Location: LCFF_X26_Y19_N29
\ctrb|rg_ula|ramb|conteudo_ram[53][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[53][12]~regout\);

-- Location: LCCOMB_X26_Y19_N28
\ctrb|rg_ula|entr1[12]~927\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~927_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[61][12]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[53][12]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[61][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[53][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[12]~927_combout\);

-- Location: LCCOMB_X23_Y19_N18
\ctrb|rg_ula|entr1[12]~928\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~928_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[12]~927_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[63][12]~regout\))) # (!\ctrb|rg_ula|entr1[12]~927_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[55][12]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[12]~927_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[55][12]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[63][12]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(1),
	datad => \ctrb|rg_ula|entr1[12]~927_combout\,
	combout => \ctrb|rg_ula|entr1[12]~928_combout\);

-- Location: LCCOMB_X22_Y15_N14
\ctrb|rg_ula|entr1[12]~929\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~929_combout\ = (\ctrb|rg_ula|entr1[12]~926_combout\ & (((\ctrb|rg_ula|entr1[12]~928_combout\) # (!\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|entr1[12]~926_combout\ & (\ctrb|rg_ula|entr1[12]~921_combout\ & 
-- (\ctrb|rg_ula|regb|data_out1\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[12]~921_combout\,
	datab => \ctrb|rg_ula|entr1[12]~926_combout\,
	datac => \ctrb|rg_ula|regb|data_out1\(2),
	datad => \ctrb|rg_ula|entr1[12]~928_combout\,
	combout => \ctrb|rg_ula|entr1[12]~929_combout\);

-- Location: LCCOMB_X19_Y8_N4
\ctrb|rg_ula|entr1[12]~930\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~930_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[12]~919_combout\ & ((\ctrb|rg_ula|entr1[12]~929_combout\))) # (!\ctrb|rg_ula|entr1[12]~919_combout\ & (\ctrb|rg_ula|entr1[12]~898_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[12]~919_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[12]~898_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|entr1[12]~919_combout\,
	datad => \ctrb|rg_ula|entr1[12]~929_combout\,
	combout => \ctrb|rg_ula|entr1[12]~930_combout\);

-- Location: LCFF_X26_Y10_N1
\ctrb|rg_ula|ramb|conteudo_ram[126][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[126][12]~regout\);

-- Location: LCFF_X25_Y7_N23
\ctrb|rg_ula|ramb|conteudo_ram[122][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[122][12]~regout\);

-- Location: LCFF_X26_Y10_N3
\ctrb|rg_ula|ramb|conteudo_ram[90][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[90][12]~regout\);

-- Location: LCCOMB_X26_Y10_N2
\ctrb|rg_ula|entr1[12]~969\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~969_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[122][12]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[90][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[122][12]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[90][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[12]~969_combout\);

-- Location: LCCOMB_X26_Y10_N0
\ctrb|rg_ula|entr1[12]~970\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~970_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[12]~969_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[126][12]~regout\))) # (!\ctrb|rg_ula|entr1[12]~969_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[94][12]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[12]~969_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[94][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[126][12]~regout\,
	datad => \ctrb|rg_ula|entr1[12]~969_combout\,
	combout => \ctrb|rg_ula|entr1[12]~970_combout\);

-- Location: LCFF_X30_Y16_N9
\ctrb|rg_ula|ramb|conteudo_ram[110][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[110][12]~regout\);

-- Location: LCFF_X30_Y14_N29
\ctrb|rg_ula|ramb|conteudo_ram[78][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[78][12]~regout\);

-- Location: LCFF_X30_Y14_N3
\ctrb|rg_ula|ramb|conteudo_ram[74][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[74][12]~regout\);

-- Location: LCCOMB_X30_Y14_N2
\ctrb|rg_ula|entr1[12]~971\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~971_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[106][12]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[74][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[106][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[74][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[12]~971_combout\);

-- Location: LCCOMB_X30_Y14_N28
\ctrb|rg_ula|entr1[12]~972\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~972_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[12]~971_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[110][12]~regout\)) # (!\ctrb|rg_ula|entr1[12]~971_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[78][12]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[12]~971_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[110][12]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[78][12]~regout\,
	datad => \ctrb|rg_ula|entr1[12]~971_combout\,
	combout => \ctrb|rg_ula|entr1[12]~972_combout\);

-- Location: LCCOMB_X27_Y11_N14
\ctrb|rg_ula|entr1[12]~973\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~973_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[12]~970_combout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[12]~972_combout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|entr1[12]~970_combout\,
	datac => \ctrb|rg_ula|entr1[12]~972_combout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[12]~973_combout\);

-- Location: LCCOMB_X27_Y17_N20
\ctrb|rg_ula|ramb|conteudo_ram[111][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[111][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[111][12]~feeder_combout\);

-- Location: LCFF_X27_Y17_N21
\ctrb|rg_ula|ramb|conteudo_ram[111][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[111][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[111][12]~regout\);

-- Location: LCFF_X26_Y7_N29
\ctrb|rg_ula|ramb|conteudo_ram[79][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[79][12]~regout\);

-- Location: LCFF_X26_Y7_N31
\ctrb|rg_ula|ramb|conteudo_ram[75][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[75][12]~regout\);

-- Location: LCCOMB_X30_Y7_N6
\ctrb|rg_ula|ramb|conteudo_ram[107][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[107][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[107][12]~feeder_combout\);

-- Location: LCFF_X30_Y7_N7
\ctrb|rg_ula|ramb|conteudo_ram[107][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[107][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[107][12]~regout\);

-- Location: LCCOMB_X26_Y7_N30
\ctrb|rg_ula|entr1[12]~967\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~967_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|regb|data_out1\(5))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[107][12]~regout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[75][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[75][12]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[107][12]~regout\,
	combout => \ctrb|rg_ula|entr1[12]~967_combout\);

-- Location: LCCOMB_X26_Y7_N28
\ctrb|rg_ula|entr1[12]~968\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~968_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[12]~967_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[111][12]~regout\)) # (!\ctrb|rg_ula|entr1[12]~967_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[79][12]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[12]~967_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[111][12]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[79][12]~regout\,
	datad => \ctrb|rg_ula|entr1[12]~967_combout\,
	combout => \ctrb|rg_ula|entr1[12]~968_combout\);

-- Location: LCCOMB_X27_Y11_N8
\ctrb|rg_ula|entr1[12]~976\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~976_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[12]~973_combout\ & (\ctrb|rg_ula|entr1[12]~975_combout\)) # (!\ctrb|rg_ula|entr1[12]~973_combout\ & ((\ctrb|rg_ula|entr1[12]~968_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[12]~973_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[12]~975_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|entr1[12]~973_combout\,
	datad => \ctrb|rg_ula|entr1[12]~968_combout\,
	combout => \ctrb|rg_ula|entr1[12]~976_combout\);

-- Location: LCFF_X24_Y8_N31
\ctrb|rg_ula|ramb|conteudo_ram[114][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[114][12]~regout\);

-- Location: LCFF_X18_Y12_N31
\ctrb|rg_ula|ramb|conteudo_ram[82][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[82][12]~regout\);

-- Location: LCFF_X18_Y12_N25
\ctrb|rg_ula|ramb|conteudo_ram[66][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[66][12]~regout\);

-- Location: LCCOMB_X18_Y12_N24
\ctrb|rg_ula|entr1[12]~940\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~940_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[82][12]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[66][12]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[82][12]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[66][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[12]~940_combout\);

-- Location: LCCOMB_X24_Y8_N30
\ctrb|rg_ula|entr1[12]~941\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~941_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[12]~940_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[114][12]~regout\))) # (!\ctrb|rg_ula|entr1[12]~940_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[98][12]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[12]~940_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[98][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[114][12]~regout\,
	datad => \ctrb|rg_ula|entr1[12]~940_combout\,
	combout => \ctrb|rg_ula|entr1[12]~941_combout\);

-- Location: LCFF_X24_Y7_N19
\ctrb|rg_ula|ramb|conteudo_ram[99][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[99][12]~regout\);

-- Location: LCFF_X24_Y7_N29
\ctrb|rg_ula|ramb|conteudo_ram[67][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[67][12]~regout\);

-- Location: LCCOMB_X24_Y7_N28
\ctrb|rg_ula|entr1[12]~938\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~938_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|ramb|conteudo_ram[83][12]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[67][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[83][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[67][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[12]~938_combout\);

-- Location: LCCOMB_X24_Y7_N18
\ctrb|rg_ula|entr1[12]~939\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~939_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[12]~938_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[115][12]~regout\)) # (!\ctrb|rg_ula|entr1[12]~938_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[99][12]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[12]~938_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[115][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[99][12]~regout\,
	datad => \ctrb|rg_ula|entr1[12]~938_combout\,
	combout => \ctrb|rg_ula|entr1[12]~939_combout\);

-- Location: LCCOMB_X23_Y8_N28
\ctrb|rg_ula|entr1[12]~942\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~942_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[12]~939_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|entr1[12]~941_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|entr1[12]~941_combout\,
	datac => \ctrb|rg_ula|regb|data_out1\(0),
	datad => \ctrb|rg_ula|entr1[12]~939_combout\,
	combout => \ctrb|rg_ula|entr1[12]~942_combout\);

-- Location: LCFF_X23_Y6_N7
\ctrb|rg_ula|ramb|conteudo_ram[118][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[118][12]~regout\);

-- Location: LCFF_X23_Y6_N13
\ctrb|rg_ula|ramb|conteudo_ram[70][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[70][12]~regout\);

-- Location: LCCOMB_X23_Y6_N12
\ctrb|rg_ula|entr1[12]~936\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~936_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[102][12]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|ramb|conteudo_ram[70][12]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[102][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[70][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[12]~936_combout\);

-- Location: LCCOMB_X23_Y6_N6
\ctrb|rg_ula|entr1[12]~937\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~937_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[12]~936_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[118][12]~regout\))) # (!\ctrb|rg_ula|entr1[12]~936_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[86][12]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[12]~936_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[86][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[118][12]~regout\,
	datad => \ctrb|rg_ula|entr1[12]~936_combout\,
	combout => \ctrb|rg_ula|entr1[12]~937_combout\);

-- Location: LCFF_X31_Y14_N11
\ctrb|rg_ula|ramb|conteudo_ram[119][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[119][12]~regout\);

-- Location: LCFF_X32_Y12_N11
\ctrb|rg_ula|ramb|conteudo_ram[87][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[87][12]~regout\);

-- Location: LCCOMB_X32_Y12_N10
\ctrb|rg_ula|entr1[12]~944\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~944_combout\ = (\ctrb|rg_ula|entr1[12]~943_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[119][12]~regout\) # ((!\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|entr1[12]~943_combout\ & 
-- (((\ctrb|rg_ula|ramb|conteudo_ram[87][12]~regout\ & \ctrb|rg_ula|regb|data_out1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[12]~943_combout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[119][12]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[87][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[12]~944_combout\);

-- Location: LCCOMB_X23_Y8_N26
\ctrb|rg_ula|entr1[12]~945\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~945_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[12]~942_combout\ & ((\ctrb|rg_ula|entr1[12]~944_combout\))) # (!\ctrb|rg_ula|entr1[12]~942_combout\ & (\ctrb|rg_ula|entr1[12]~937_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|entr1[12]~942_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|entr1[12]~942_combout\,
	datac => \ctrb|rg_ula|entr1[12]~937_combout\,
	datad => \ctrb|rg_ula|entr1[12]~944_combout\,
	combout => \ctrb|rg_ula|entr1[12]~945_combout\);

-- Location: LCFF_X30_Y15_N11
\ctrb|rg_ula|ramb|conteudo_ram[93][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[93][12]~regout\);

-- Location: LCCOMB_X31_Y16_N8
\ctrb|rg_ula|ramb|conteudo_ram[109][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[109][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[109][12]~feeder_combout\);

-- Location: LCFF_X31_Y16_N9
\ctrb|rg_ula|ramb|conteudo_ram[109][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[109][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[109][12]~regout\);

-- Location: LCFF_X30_Y13_N5
\ctrb|rg_ula|ramb|conteudo_ram[77][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[77][12]~regout\);

-- Location: LCCOMB_X30_Y13_N4
\ctrb|rg_ula|entr1[12]~953\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~953_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[109][12]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[77][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[109][12]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[77][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[12]~953_combout\);

-- Location: LCCOMB_X30_Y15_N10
\ctrb|rg_ula|entr1[12]~954\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~954_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[12]~953_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[125][12]~regout\)) # (!\ctrb|rg_ula|entr1[12]~953_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[93][12]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[12]~953_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[125][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[93][12]~regout\,
	datad => \ctrb|rg_ula|entr1[12]~953_combout\,
	combout => \ctrb|rg_ula|entr1[12]~954_combout\);

-- Location: LCFF_X25_Y11_N11
\ctrb|rg_ula|ramb|conteudo_ram[105][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[105][12]~regout\);

-- Location: LCFF_X23_Y9_N3
\ctrb|rg_ula|ramb|conteudo_ram[73][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[73][12]~regout\);

-- Location: LCCOMB_X23_Y9_N2
\ctrb|rg_ula|entr1[12]~946\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~946_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|ramb|conteudo_ram[89][12]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[73][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[89][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[73][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[12]~946_combout\);

-- Location: LCCOMB_X25_Y11_N10
\ctrb|rg_ula|entr1[12]~947\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~947_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[12]~946_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[121][12]~regout\)) # (!\ctrb|rg_ula|entr1[12]~946_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[105][12]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[12]~946_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[121][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[105][12]~regout\,
	datad => \ctrb|rg_ula|entr1[12]~946_combout\,
	combout => \ctrb|rg_ula|entr1[12]~947_combout\);

-- Location: LCCOMB_X26_Y11_N16
\ctrb|rg_ula|ramb|conteudo_ram[104][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[104][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[104][12]~feeder_combout\);

-- Location: LCFF_X26_Y11_N17
\ctrb|rg_ula|ramb|conteudo_ram[104][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[104][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[104][12]~regout\);

-- Location: LCFF_X30_Y10_N9
\ctrb|rg_ula|ramb|conteudo_ram[120][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[120][12]~regout\);

-- Location: LCCOMB_X27_Y14_N28
\ctrb|rg_ula|ramb|conteudo_ram[88][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[88][12]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(12),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[88][12]~feeder_combout\);

-- Location: LCFF_X27_Y14_N29
\ctrb|rg_ula|ramb|conteudo_ram[88][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[88][12]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[88][12]~regout\);

-- Location: LCFF_X30_Y10_N3
\ctrb|rg_ula|ramb|conteudo_ram[72][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[72][12]~regout\);

-- Location: LCCOMB_X30_Y10_N2
\ctrb|rg_ula|entr1[12]~950\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~950_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|ramb|conteudo_ram[88][12]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[72][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[88][12]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[72][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[12]~950_combout\);

-- Location: LCCOMB_X30_Y10_N8
\ctrb|rg_ula|entr1[12]~951\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~951_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[12]~950_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[120][12]~regout\))) # (!\ctrb|rg_ula|entr1[12]~950_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[104][12]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[12]~950_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[104][12]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[120][12]~regout\,
	datad => \ctrb|rg_ula|entr1[12]~950_combout\,
	combout => \ctrb|rg_ula|entr1[12]~951_combout\);

-- Location: LCFF_X31_Y11_N3
\ctrb|rg_ula|ramb|conteudo_ram[92][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[92][12]~regout\);

-- Location: LCFF_X32_Y15_N23
\ctrb|rg_ula|ramb|conteudo_ram[76][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(12),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[76][12]~regout\);

-- Location: LCCOMB_X32_Y15_N22
\ctrb|rg_ula|entr1[12]~948\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~948_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[108][12]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[76][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[108][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[76][12]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[12]~948_combout\);

-- Location: LCCOMB_X31_Y11_N2
\ctrb|rg_ula|entr1[12]~949\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~949_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[12]~948_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[124][12]~regout\)) # (!\ctrb|rg_ula|entr1[12]~948_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[92][12]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[12]~948_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[124][12]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[92][12]~regout\,
	datad => \ctrb|rg_ula|entr1[12]~948_combout\,
	combout => \ctrb|rg_ula|entr1[12]~949_combout\);

-- Location: LCCOMB_X23_Y8_N12
\ctrb|rg_ula|entr1[12]~952\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~952_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0)) # ((\ctrb|rg_ula|entr1[12]~949_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (!\ctrb|rg_ula|regb|data_out1\(0) & 
-- (\ctrb|rg_ula|entr1[12]~951_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|entr1[12]~951_combout\,
	datad => \ctrb|rg_ula|entr1[12]~949_combout\,
	combout => \ctrb|rg_ula|entr1[12]~952_combout\);

-- Location: LCCOMB_X23_Y8_N18
\ctrb|rg_ula|entr1[12]~955\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~955_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[12]~952_combout\ & (\ctrb|rg_ula|entr1[12]~954_combout\)) # (!\ctrb|rg_ula|entr1[12]~952_combout\ & ((\ctrb|rg_ula|entr1[12]~947_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[12]~952_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|entr1[12]~954_combout\,
	datac => \ctrb|rg_ula|entr1[12]~947_combout\,
	datad => \ctrb|rg_ula|entr1[12]~952_combout\,
	combout => \ctrb|rg_ula|entr1[12]~955_combout\);

-- Location: LCCOMB_X23_Y8_N24
\ctrb|rg_ula|entr1[12]~966\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~966_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(1)) # (\ctrb|rg_ula|entr1[12]~955_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|entr1[12]~965_combout\ & 
-- (!\ctrb|rg_ula|regb|data_out1\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[12]~965_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|regb|data_out1\(1),
	datad => \ctrb|rg_ula|entr1[12]~955_combout\,
	combout => \ctrb|rg_ula|entr1[12]~966_combout\);

-- Location: LCCOMB_X19_Y8_N2
\ctrb|rg_ula|entr1[12]~977\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~977_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[12]~966_combout\ & (\ctrb|rg_ula|entr1[12]~976_combout\)) # (!\ctrb|rg_ula|entr1[12]~966_combout\ & ((\ctrb|rg_ula|entr1[12]~945_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[12]~966_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|entr1[12]~976_combout\,
	datac => \ctrb|rg_ula|entr1[12]~945_combout\,
	datad => \ctrb|rg_ula|entr1[12]~966_combout\,
	combout => \ctrb|rg_ula|entr1[12]~977_combout\);

-- Location: LCCOMB_X19_Y8_N24
\ctrb|rg_ula|entr1[12]~978\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[12]~978_combout\ = (\ctrb|rg_ula|entr1[12]~935_combout\ & (((\ctrb|rg_ula|entr1[12]~977_combout\)) # (!\ctrb|rg_ula|entr1[11]~84_combout\))) # (!\ctrb|rg_ula|entr1[12]~935_combout\ & (\ctrb|rg_ula|entr1[11]~84_combout\ & 
-- (\ctrb|rg_ula|entr1[12]~930_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[12]~935_combout\,
	datab => \ctrb|rg_ula|entr1[11]~84_combout\,
	datac => \ctrb|rg_ula|entr1[12]~930_combout\,
	datad => \ctrb|rg_ula|entr1[12]~977_combout\,
	combout => \ctrb|rg_ula|entr1[12]~978_combout\);

-- Location: LCCOMB_X19_Y10_N22
\ctrb|rg_ula|ulab|saida[12]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[12]~44_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\ctrb|rg_ula|entr1[12]~978_combout\))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & 
-- (\ctrb|rg_ula|entr0[13]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[13]~11_combout\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datad => \ctrb|rg_ula|entr1[12]~978_combout\,
	combout => \ctrb|rg_ula|ulab|saida[12]~44_combout\);

-- Location: LCFF_X30_Y18_N7
\ctrb|rg_ula|ramb|conteudo_ram[109][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[109][11]~regout\);

-- Location: LCFF_X30_Y18_N1
\ctrb|rg_ula|ramb|conteudo_ram[108][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[108][11]~regout\);

-- Location: LCCOMB_X30_Y18_N0
\ctrb|rg_ula|entr1[11]~1033\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1033_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[110][11]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[108][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[110][11]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[108][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[11]~1033_combout\);

-- Location: LCCOMB_X30_Y18_N6
\ctrb|rg_ula|entr1[11]~1034\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1034_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[11]~1033_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[111][11]~regout\)) # (!\ctrb|rg_ula|entr1[11]~1033_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[109][11]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[11]~1033_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[111][11]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[109][11]~regout\,
	datad => \ctrb|rg_ula|entr1[11]~1033_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1034_combout\);

-- Location: LCFF_X32_Y13_N9
\ctrb|rg_ula|ramb|conteudo_ram[101][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[101][11]~regout\);

-- Location: LCFF_X32_Y13_N25
\ctrb|rg_ula|ramb|conteudo_ram[103][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[103][11]~regout\);

-- Location: LCFF_X32_Y10_N25
\ctrb|rg_ula|ramb|conteudo_ram[102][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[102][11]~regout\);

-- Location: LCFF_X31_Y13_N9
\ctrb|rg_ula|ramb|conteudo_ram[100][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[100][11]~regout\);

-- Location: LCCOMB_X31_Y13_N8
\ctrb|rg_ula|entr1[11]~1026\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1026_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[102][11]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[100][11]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[102][11]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[100][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[11]~1026_combout\);

-- Location: LCCOMB_X32_Y13_N24
\ctrb|rg_ula|entr1[11]~1027\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1027_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[11]~1026_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[103][11]~regout\))) # (!\ctrb|rg_ula|entr1[11]~1026_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[101][11]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[11]~1026_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[101][11]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[103][11]~regout\,
	datad => \ctrb|rg_ula|entr1[11]~1026_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1027_combout\);

-- Location: LCFF_X24_Y7_N7
\ctrb|rg_ula|ramb|conteudo_ram[99][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[99][11]~regout\);

-- Location: LCFF_X26_Y15_N23
\ctrb|rg_ula|ramb|conteudo_ram[96][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[96][11]~regout\);

-- Location: LCCOMB_X26_Y15_N22
\ctrb|rg_ula|entr1[11]~1030\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1030_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[98][11]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[96][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[98][11]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[96][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[11]~1030_combout\);

-- Location: LCCOMB_X27_Y15_N10
\ctrb|rg_ula|entr1[11]~1031\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1031_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[11]~1030_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[99][11]~regout\))) # (!\ctrb|rg_ula|entr1[11]~1030_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[97][11]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[11]~1030_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[97][11]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[99][11]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(0),
	datad => \ctrb|rg_ula|entr1[11]~1030_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1031_combout\);

-- Location: LCFF_X30_Y7_N29
\ctrb|rg_ula|ramb|conteudo_ram[107][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[107][11]~regout\);

-- Location: LCFF_X24_Y11_N7
\ctrb|rg_ula|ramb|conteudo_ram[106][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[106][11]~regout\);

-- Location: LCFF_X26_Y11_N25
\ctrb|rg_ula|ramb|conteudo_ram[104][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[104][11]~regout\);

-- Location: LCCOMB_X26_Y11_N24
\ctrb|rg_ula|entr1[11]~1028\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1028_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[106][11]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[104][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[106][11]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[104][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[11]~1028_combout\);

-- Location: LCCOMB_X30_Y7_N28
\ctrb|rg_ula|entr1[11]~1029\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1029_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[11]~1028_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[107][11]~regout\))) # (!\ctrb|rg_ula|entr1[11]~1028_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[105][11]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[11]~1028_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[105][11]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[107][11]~regout\,
	datad => \ctrb|rg_ula|entr1[11]~1028_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1029_combout\);

-- Location: LCCOMB_X26_Y10_N30
\ctrb|rg_ula|entr1[11]~1032\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1032_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[11]~1029_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|entr1[11]~1031_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|entr1[11]~1031_combout\,
	datac => \ctrb|rg_ula|entr1[11]~1029_combout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[11]~1032_combout\);

-- Location: LCCOMB_X26_Y10_N4
\ctrb|rg_ula|entr1[11]~1035\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1035_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[11]~1032_combout\ & (\ctrb|rg_ula|entr1[11]~1034_combout\)) # (!\ctrb|rg_ula|entr1[11]~1032_combout\ & ((\ctrb|rg_ula|entr1[11]~1027_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[11]~1032_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|entr1[11]~1034_combout\,
	datac => \ctrb|rg_ula|entr1[11]~1027_combout\,
	datad => \ctrb|rg_ula|entr1[11]~1032_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1035_combout\);

-- Location: LCFF_X26_Y7_N25
\ctrb|rg_ula|ramb|conteudo_ram[79][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[79][11]~regout\);

-- Location: LCFF_X25_Y9_N1
\ctrb|rg_ula|ramb|conteudo_ram[75][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[75][11]~regout\);

-- Location: LCFF_X25_Y9_N27
\ctrb|rg_ula|ramb|conteudo_ram[74][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[74][11]~regout\);

-- Location: LCCOMB_X25_Y9_N26
\ctrb|rg_ula|entr1[11]~1053\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1053_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|ramb|conteudo_ram[78][11]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[74][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[78][11]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[74][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[11]~1053_combout\);

-- Location: LCCOMB_X25_Y9_N0
\ctrb|rg_ula|entr1[11]~1054\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1054_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[11]~1053_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[79][11]~regout\)) # (!\ctrb|rg_ula|entr1[11]~1053_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[75][11]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[11]~1053_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[79][11]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[75][11]~regout\,
	datad => \ctrb|rg_ula|entr1[11]~1053_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1054_combout\);

-- Location: LCFF_X32_Y15_N1
\ctrb|rg_ula|ramb|conteudo_ram[76][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[76][11]~regout\);

-- Location: LCFF_X23_Y9_N15
\ctrb|rg_ula|ramb|conteudo_ram[72][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[72][11]~regout\);

-- Location: LCCOMB_X23_Y9_N14
\ctrb|rg_ula|entr1[11]~1048\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1048_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[76][11]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[72][11]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[76][11]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[72][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[11]~1048_combout\);

-- Location: LCFF_X23_Y9_N25
\ctrb|rg_ula|ramb|conteudo_ram[73][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[73][11]~regout\);

-- Location: LCCOMB_X23_Y9_N24
\ctrb|rg_ula|entr1[11]~1049\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1049_combout\ = (\ctrb|rg_ula|entr1[11]~1048_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[77][11]~regout\) # ((!\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|entr1[11]~1048_combout\ & 
-- (((\ctrb|rg_ula|ramb|conteudo_ram[73][11]~regout\ & \ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[77][11]~regout\,
	datab => \ctrb|rg_ula|entr1[11]~1048_combout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[73][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[11]~1049_combout\);

-- Location: LCFF_X29_Y13_N7
\ctrb|rg_ula|ramb|conteudo_ram[69][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[69][11]~regout\);

-- Location: LCFF_X29_Y13_N29
\ctrb|rg_ula|ramb|conteudo_ram[64][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[64][11]~regout\);

-- Location: LCCOMB_X29_Y13_N28
\ctrb|rg_ula|entr1[11]~1050\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1050_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|ramb|conteudo_ram[68][11]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[64][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[68][11]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[64][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[11]~1050_combout\);

-- Location: LCCOMB_X29_Y13_N6
\ctrb|rg_ula|entr1[11]~1051\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1051_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[11]~1050_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[69][11]~regout\))) # (!\ctrb|rg_ula|entr1[11]~1050_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[65][11]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[11]~1050_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[65][11]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[69][11]~regout\,
	datad => \ctrb|rg_ula|entr1[11]~1050_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1051_combout\);

-- Location: LCCOMB_X26_Y10_N28
\ctrb|rg_ula|entr1[11]~1052\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1052_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1)) # ((\ctrb|rg_ula|entr1[11]~1049_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (!\ctrb|rg_ula|regb|data_out1\(1) & 
-- ((\ctrb|rg_ula|entr1[11]~1051_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[11]~1049_combout\,
	datad => \ctrb|rg_ula|entr1[11]~1051_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1052_combout\);

-- Location: LCCOMB_X26_Y10_N14
\ctrb|rg_ula|entr1[11]~1055\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1055_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[11]~1052_combout\ & ((\ctrb|rg_ula|entr1[11]~1054_combout\))) # (!\ctrb|rg_ula|entr1[11]~1052_combout\ & (\ctrb|rg_ula|entr1[11]~1047_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[11]~1052_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[11]~1047_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[11]~1054_combout\,
	datad => \ctrb|rg_ula|entr1[11]~1052_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1055_combout\);

-- Location: LCFF_X25_Y8_N19
\ctrb|rg_ula|ramb|conteudo_ram[94][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[94][11]~regout\);

-- Location: LCFF_X26_Y10_N17
\ctrb|rg_ula|ramb|conteudo_ram[90][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[90][11]~regout\);

-- Location: LCCOMB_X25_Y6_N2
\ctrb|rg_ula|entr1[11]~1043\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1043_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[91][11]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|conteudo_ram[90][11]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[91][11]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[90][11]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(0),
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[11]~1043_combout\);

-- Location: LCCOMB_X25_Y6_N0
\ctrb|rg_ula|entr1[11]~1044\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1044_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[11]~1043_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[95][11]~regout\)) # (!\ctrb|rg_ula|entr1[11]~1043_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[94][11]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[11]~1043_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[95][11]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[94][11]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(2),
	datad => \ctrb|rg_ula|entr1[11]~1043_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1044_combout\);

-- Location: LCFF_X30_Y17_N13
\ctrb|rg_ula|ramb|conteudo_ram[93][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[93][11]~regout\);

-- Location: LCFF_X30_Y17_N3
\ctrb|rg_ula|ramb|conteudo_ram[88][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[88][11]~regout\);

-- Location: LCCOMB_X30_Y17_N2
\ctrb|rg_ula|entr1[11]~1038\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1038_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[92][11]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[88][11]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[92][11]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[88][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[11]~1038_combout\);

-- Location: LCCOMB_X30_Y17_N12
\ctrb|rg_ula|entr1[11]~1039\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1039_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[11]~1038_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[93][11]~regout\))) # (!\ctrb|rg_ula|entr1[11]~1038_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[89][11]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[11]~1038_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[89][11]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[93][11]~regout\,
	datad => \ctrb|rg_ula|entr1[11]~1038_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1039_combout\);

-- Location: LCCOMB_X27_Y6_N16
\ctrb|rg_ula|ramb|conteudo_ram[81][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[81][11]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(11),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[81][11]~feeder_combout\);

-- Location: LCFF_X27_Y6_N17
\ctrb|rg_ula|ramb|conteudo_ram[81][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[81][11]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[81][11]~regout\);

-- Location: LCFF_X27_Y7_N7
\ctrb|rg_ula|ramb|conteudo_ram[85][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[85][11]~regout\);

-- Location: LCCOMB_X26_Y13_N12
\ctrb|rg_ula|ramb|conteudo_ram[84][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[84][11]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(11),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[84][11]~feeder_combout\);

-- Location: LCFF_X26_Y13_N13
\ctrb|rg_ula|ramb|conteudo_ram[84][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[84][11]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[84][11]~regout\);

-- Location: LCFF_X27_Y7_N13
\ctrb|rg_ula|ramb|conteudo_ram[80][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[80][11]~regout\);

-- Location: LCCOMB_X27_Y7_N12
\ctrb|rg_ula|entr1[11]~1040\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1040_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[84][11]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[80][11]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[84][11]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[80][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[11]~1040_combout\);

-- Location: LCCOMB_X27_Y7_N6
\ctrb|rg_ula|entr1[11]~1041\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1041_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[11]~1040_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[85][11]~regout\))) # (!\ctrb|rg_ula|entr1[11]~1040_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[81][11]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[11]~1040_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[81][11]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[85][11]~regout\,
	datad => \ctrb|rg_ula|entr1[11]~1040_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1041_combout\);

-- Location: LCCOMB_X26_Y10_N26
\ctrb|rg_ula|entr1[11]~1042\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1042_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1)) # ((\ctrb|rg_ula|entr1[11]~1039_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (!\ctrb|rg_ula|regb|data_out1\(1) & 
-- ((\ctrb|rg_ula|entr1[11]~1041_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[11]~1039_combout\,
	datad => \ctrb|rg_ula|entr1[11]~1041_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1042_combout\);

-- Location: LCCOMB_X26_Y10_N10
\ctrb|rg_ula|entr1[11]~1045\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1045_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[11]~1042_combout\ & ((\ctrb|rg_ula|entr1[11]~1044_combout\))) # (!\ctrb|rg_ula|entr1[11]~1042_combout\ & (\ctrb|rg_ula|entr1[11]~1037_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[11]~1042_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[11]~1037_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[11]~1044_combout\,
	datad => \ctrb|rg_ula|entr1[11]~1042_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1045_combout\);

-- Location: LCCOMB_X26_Y10_N8
\ctrb|rg_ula|entr1[11]~1056\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1056_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|regb|data_out1\(4))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[11]~1045_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|entr1[11]~1055_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|entr1[11]~1055_combout\,
	datad => \ctrb|rg_ula|entr1[11]~1045_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1056_combout\);

-- Location: LCFF_X33_Y13_N13
\ctrb|rg_ula|ramb|conteudo_ram[119][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[119][11]~regout\);

-- Location: LCFF_X33_Y13_N11
\ctrb|rg_ula|ramb|conteudo_ram[114][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[114][11]~regout\);

-- Location: LCCOMB_X33_Y13_N10
\ctrb|rg_ula|entr1[11]~1057\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1057_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[115][11]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[114][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[115][11]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[114][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[11]~1057_combout\);

-- Location: LCCOMB_X33_Y13_N12
\ctrb|rg_ula|entr1[11]~1058\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1058_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[11]~1057_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[119][11]~regout\))) # (!\ctrb|rg_ula|entr1[11]~1057_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[118][11]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[11]~1057_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[118][11]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[119][11]~regout\,
	datad => \ctrb|rg_ula|entr1[11]~1057_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1058_combout\);

-- Location: LCFF_X29_Y16_N25
\ctrb|rg_ula|ramb|conteudo_ram[117][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[117][11]~regout\);

-- Location: LCFF_X27_Y10_N13
\ctrb|rg_ula|ramb|conteudo_ram[116][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[116][11]~regout\);

-- Location: LCFF_X29_Y8_N3
\ctrb|rg_ula|ramb|conteudo_ram[112][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[112][11]~regout\);

-- Location: LCCOMB_X29_Y8_N2
\ctrb|rg_ula|entr1[11]~1061\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1061_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[113][11]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[112][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[113][11]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[112][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[11]~1061_combout\);

-- Location: LCCOMB_X27_Y10_N12
\ctrb|rg_ula|entr1[11]~1062\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1062_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[11]~1061_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[117][11]~regout\)) # (!\ctrb|rg_ula|entr1[11]~1061_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[116][11]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[11]~1061_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[117][11]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[116][11]~regout\,
	datad => \ctrb|rg_ula|entr1[11]~1061_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1062_combout\);

-- Location: LCCOMB_X27_Y8_N4
\ctrb|rg_ula|ramb|conteudo_ram[124][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[124][11]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(11),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[124][11]~feeder_combout\);

-- Location: LCCOMB_X27_Y8_N18
\ctrb|rg_ula|ramb|Decoder0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|Decoder0~10_combout\ = (\ctrb|rg_ula|ramb|Decoder0~3_combout\ & \ctrb|rg_ula|ramb|Decoder0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|Decoder0~3_combout\,
	datad => \ctrb|rg_ula|ramb|Decoder0~1_combout\,
	combout => \ctrb|rg_ula|ramb|Decoder0~10_combout\);

-- Location: LCFF_X27_Y8_N5
\ctrb|rg_ula|ramb|conteudo_ram[124][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[124][11]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[124][11]~regout\);

-- Location: LCFF_X30_Y8_N1
\ctrb|rg_ula|ramb|conteudo_ram[125][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[125][11]~regout\);

-- Location: LCFF_X31_Y8_N7
\ctrb|rg_ula|ramb|conteudo_ram[121][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[121][11]~regout\);

-- Location: LCFF_X30_Y8_N19
\ctrb|rg_ula|ramb|conteudo_ram[120][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[120][11]~regout\);

-- Location: LCCOMB_X30_Y8_N18
\ctrb|rg_ula|entr1[11]~1059\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1059_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[121][11]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[120][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[121][11]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[120][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[11]~1059_combout\);

-- Location: LCCOMB_X30_Y8_N0
\ctrb|rg_ula|entr1[11]~1060\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1060_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[11]~1059_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[125][11]~regout\))) # (!\ctrb|rg_ula|entr1[11]~1059_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[124][11]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[11]~1059_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[124][11]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[125][11]~regout\,
	datad => \ctrb|rg_ula|entr1[11]~1059_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1060_combout\);

-- Location: LCCOMB_X26_Y10_N18
\ctrb|rg_ula|entr1[11]~1063\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1063_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1)) # ((\ctrb|rg_ula|entr1[11]~1060_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (!\ctrb|rg_ula|regb|data_out1\(1) & 
-- (\ctrb|rg_ula|entr1[11]~1062_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[11]~1062_combout\,
	datad => \ctrb|rg_ula|entr1[11]~1060_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1063_combout\);

-- Location: LCCOMB_X26_Y10_N6
\ctrb|rg_ula|entr1[11]~1066\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1066_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[11]~1063_combout\ & (\ctrb|rg_ula|entr1[11]~1065_combout\)) # (!\ctrb|rg_ula|entr1[11]~1063_combout\ & ((\ctrb|rg_ula|entr1[11]~1058_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[11]~1063_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[11]~1065_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[11]~1058_combout\,
	datad => \ctrb|rg_ula|entr1[11]~1063_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1066_combout\);

-- Location: LCCOMB_X26_Y10_N20
\ctrb|rg_ula|entr1[11]~1067\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1067_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[11]~1056_combout\ & ((\ctrb|rg_ula|entr1[11]~1066_combout\))) # (!\ctrb|rg_ula|entr1[11]~1056_combout\ & (\ctrb|rg_ula|entr1[11]~1035_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[11]~1056_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|entr1[11]~1035_combout\,
	datac => \ctrb|rg_ula|entr1[11]~1056_combout\,
	datad => \ctrb|rg_ula|entr1[11]~1066_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1067_combout\);

-- Location: LCFF_X19_Y13_N1
\ctrb|rg_ula|regb|reg4|registro[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[11]~51_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg4|registro\(11));

-- Location: LCFF_X19_Y12_N23
\ctrb|rg_ula|regb|reg7|registro[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ulab|saida[11]~51_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg7|registro\(11));

-- Location: LCFF_X19_Y9_N5
\ctrb|rg_ula|regb|reg5|registro[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[11]~51_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg5|registro\(11));

-- Location: LCCOMB_X19_Y9_N4
\ctrb|rg_ula|entr1[11]~1022\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1022_combout\ = (\ctrb|rg_ula|entr1[11]~1021_combout\ & ((\ctrb|rg_ula|regb|reg7|registro\(11)) # ((!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\)))) # (!\ctrb|rg_ula|entr1[11]~1021_combout\ & 
-- (((\ctrb|rg_ula|regb|reg5|registro\(11) & \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[11]~1021_combout\,
	datab => \ctrb|rg_ula|regb|reg7|registro\(11),
	datac => \ctrb|rg_ula|regb|reg5|registro\(11),
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\,
	combout => \ctrb|rg_ula|entr1[11]~1022_combout\);

-- Location: LCCOMB_X19_Y13_N22
\ctrb|rg_ula|entr1[11]~1023\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1023_combout\ = (\ctrb|rg_ula|regb|data_out1[5]~4_combout\ & (((\ctrb|rg_ula|entr1[11]~1022_combout\) # (!\ctrb|rg_ula|regb|data_out1[5]~3_combout\)))) # (!\ctrb|rg_ula|regb|data_out1[5]~4_combout\ & 
-- (\ctrb|rg_ula|regb|reg4|registro\(11) & ((\ctrb|rg_ula|regb|data_out1[5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1[5]~4_combout\,
	datab => \ctrb|rg_ula|regb|reg4|registro\(11),
	datac => \ctrb|rg_ula|entr1[11]~1022_combout\,
	datad => \ctrb|rg_ula|regb|data_out1[5]~3_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1023_combout\);

-- Location: LCCOMB_X19_Y13_N16
\ctrb|rg_ula|entr1[11]~1024\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1024_combout\ = (\ctrb|rg_ula|regb|data_out1[5]~0_combout\ & ((\ctrb|rg_ula|entr1[11]~1023_combout\ & ((\ctrb|rg_ula|regb|reg6|registro\(11)))) # (!\ctrb|rg_ula|entr1[11]~1023_combout\ & (\ctrb|rg_ula|regb|reg2|registro\(11))))) # 
-- (!\ctrb|rg_ula|regb|data_out1[5]~0_combout\ & (((\ctrb|rg_ula|entr1[11]~1023_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg2|registro\(11),
	datab => \ctrb|rg_ula|regb|reg6|registro\(11),
	datac => \ctrb|rg_ula|regb|data_out1[5]~0_combout\,
	datad => \ctrb|rg_ula|entr1[11]~1023_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1024_combout\);

-- Location: LCFF_X16_Y14_N27
\ctrb|rg_ula|ramb|conteudo_ram[43][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[43][11]~regout\);

-- Location: LCFF_X25_Y20_N23
\ctrb|rg_ula|ramb|conteudo_ram[59][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[59][11]~regout\);

-- Location: LCFF_X15_Y15_N15
\ctrb|rg_ula|ramb|conteudo_ram[51][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[51][11]~regout\);

-- Location: LCFF_X25_Y20_N1
\ctrb|rg_ula|ramb|conteudo_ram[35][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[35][11]~regout\);

-- Location: LCCOMB_X25_Y20_N0
\ctrb|rg_ula|entr1[11]~986\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~986_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|ramb|conteudo_ram[51][11]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[35][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[51][11]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[35][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[11]~986_combout\);

-- Location: LCCOMB_X25_Y20_N22
\ctrb|rg_ula|entr1[11]~987\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~987_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[11]~986_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[59][11]~regout\))) # (!\ctrb|rg_ula|entr1[11]~986_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[43][11]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[11]~986_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[43][11]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[59][11]~regout\,
	datad => \ctrb|rg_ula|entr1[11]~986_combout\,
	combout => \ctrb|rg_ula|entr1[11]~987_combout\);

-- Location: LCFF_X24_Y19_N11
\ctrb|rg_ula|ramb|conteudo_ram[57][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[57][11]~regout\);

-- Location: LCFF_X22_Y19_N1
\ctrb|rg_ula|ramb|conteudo_ram[41][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[41][11]~regout\);

-- Location: LCFF_X25_Y16_N13
\ctrb|rg_ula|ramb|conteudo_ram[49][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[49][11]~regout\);

-- Location: LCFF_X21_Y19_N15
\ctrb|rg_ula|ramb|conteudo_ram[33][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[33][11]~regout\);

-- Location: LCCOMB_X21_Y19_N14
\ctrb|rg_ula|entr1[11]~981\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~981_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[49][11]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[33][11]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[49][11]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[33][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[11]~981_combout\);

-- Location: LCCOMB_X22_Y19_N0
\ctrb|rg_ula|entr1[11]~982\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~982_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[11]~981_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[57][11]~regout\)) # (!\ctrb|rg_ula|entr1[11]~981_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[41][11]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[11]~981_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[57][11]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[41][11]~regout\,
	datad => \ctrb|rg_ula|entr1[11]~981_combout\,
	combout => \ctrb|rg_ula|entr1[11]~982_combout\);

-- Location: LCFF_X23_Y20_N27
\ctrb|rg_ula|ramb|conteudo_ram[25][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[25][11]~regout\);

-- Location: LCFF_X24_Y17_N1
\ctrb|rg_ula|ramb|conteudo_ram[1][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[1][11]~regout\);

-- Location: LCCOMB_X24_Y17_N0
\ctrb|rg_ula|entr1[11]~983\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~983_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[17][11]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[1][11]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[17][11]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[1][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[11]~983_combout\);

-- Location: LCCOMB_X23_Y20_N26
\ctrb|rg_ula|entr1[11]~984\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~984_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[11]~983_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[25][11]~regout\))) # (!\ctrb|rg_ula|entr1[11]~983_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[9][11]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[11]~983_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[9][11]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[25][11]~regout\,
	datad => \ctrb|rg_ula|entr1[11]~983_combout\,
	combout => \ctrb|rg_ula|entr1[11]~984_combout\);

-- Location: LCCOMB_X22_Y10_N2
\ctrb|rg_ula|entr1[11]~985\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~985_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(1)) # ((\ctrb|rg_ula|entr1[11]~982_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (!\ctrb|rg_ula|regb|data_out1\(1) & 
-- ((\ctrb|rg_ula|entr1[11]~984_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[11]~982_combout\,
	datad => \ctrb|rg_ula|entr1[11]~984_combout\,
	combout => \ctrb|rg_ula|entr1[11]~985_combout\);

-- Location: LCCOMB_X22_Y10_N8
\ctrb|rg_ula|entr1[11]~988\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~988_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[11]~985_combout\ & ((\ctrb|rg_ula|entr1[11]~987_combout\))) # (!\ctrb|rg_ula|entr1[11]~985_combout\ & (\ctrb|rg_ula|entr1[11]~980_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[11]~985_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[11]~980_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[11]~987_combout\,
	datad => \ctrb|rg_ula|entr1[11]~985_combout\,
	combout => \ctrb|rg_ula|entr1[11]~988_combout\);

-- Location: LCFF_X20_Y16_N27
\ctrb|rg_ula|ramb|conteudo_ram[39][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[39][11]~regout\);

-- Location: LCFF_X18_Y19_N15
\ctrb|rg_ula|ramb|conteudo_ram[7][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[7][11]~regout\);

-- Location: LCCOMB_X18_Y19_N14
\ctrb|rg_ula|entr1[11]~1010\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1010_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[15][11]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[7][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[15][11]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[7][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[11]~1010_combout\);

-- Location: LCCOMB_X18_Y19_N28
\ctrb|rg_ula|entr1[11]~1011\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1011_combout\ = (\ctrb|rg_ula|entr1[11]~1010_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[47][11]~regout\) # ((!\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|entr1[11]~1010_combout\ & 
-- (((\ctrb|rg_ula|ramb|conteudo_ram[39][11]~regout\ & \ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[47][11]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[39][11]~regout\,
	datac => \ctrb|rg_ula|entr1[11]~1010_combout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[11]~1011_combout\);

-- Location: LCCOMB_X16_Y18_N20
\ctrb|rg_ula|ramb|conteudo_ram[55][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[55][11]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(11),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[55][11]~feeder_combout\);

-- Location: LCFF_X16_Y18_N21
\ctrb|rg_ula|ramb|conteudo_ram[55][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[55][11]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[55][11]~regout\);

-- Location: LCFF_X15_Y14_N5
\ctrb|rg_ula|ramb|conteudo_ram[63][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[63][11]~regout\);

-- Location: LCFF_X15_Y14_N19
\ctrb|rg_ula|ramb|conteudo_ram[23][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[23][11]~regout\);

-- Location: LCCOMB_X15_Y14_N18
\ctrb|rg_ula|entr1[11]~1017\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1017_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[31][11]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[23][11]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[31][11]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[23][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[11]~1017_combout\);

-- Location: LCCOMB_X15_Y14_N4
\ctrb|rg_ula|entr1[11]~1018\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1018_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[11]~1017_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[63][11]~regout\))) # (!\ctrb|rg_ula|entr1[11]~1017_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[55][11]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[11]~1017_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[55][11]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[63][11]~regout\,
	datad => \ctrb|rg_ula|entr1[11]~1017_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1018_combout\);

-- Location: LCFF_X26_Y18_N19
\ctrb|rg_ula|ramb|conteudo_ram[53][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[53][11]~regout\);

-- Location: LCFF_X15_Y15_N29
\ctrb|rg_ula|ramb|conteudo_ram[29][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[29][11]~regout\);

-- Location: LCFF_X25_Y17_N1
\ctrb|rg_ula|ramb|conteudo_ram[21][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[21][11]~regout\);

-- Location: LCCOMB_X25_Y17_N0
\ctrb|rg_ula|entr1[11]~1012\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1012_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[29][11]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[21][11]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[29][11]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[21][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[11]~1012_combout\);

-- Location: LCCOMB_X26_Y18_N18
\ctrb|rg_ula|entr1[11]~1013\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1013_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[11]~1012_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[61][11]~regout\)) # (!\ctrb|rg_ula|entr1[11]~1012_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[53][11]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[11]~1012_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[61][11]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[53][11]~regout\,
	datad => \ctrb|rg_ula|entr1[11]~1012_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1013_combout\);

-- Location: LCCOMB_X15_Y20_N18
\ctrb|rg_ula|ramb|conteudo_ram[37][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[37][11]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(11),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[37][11]~feeder_combout\);

-- Location: LCFF_X15_Y20_N19
\ctrb|rg_ula|ramb|conteudo_ram[37][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[37][11]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[37][11]~regout\);

-- Location: LCFF_X15_Y10_N15
\ctrb|rg_ula|ramb|conteudo_ram[45][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[45][11]~regout\);

-- Location: LCFF_X21_Y18_N13
\ctrb|rg_ula|ramb|conteudo_ram[5][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[5][11]~regout\);

-- Location: LCCOMB_X21_Y18_N12
\ctrb|rg_ula|entr1[11]~1014\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1014_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[13][11]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[5][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[13][11]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[5][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[11]~1014_combout\);

-- Location: LCCOMB_X15_Y10_N14
\ctrb|rg_ula|entr1[11]~1015\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1015_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[11]~1014_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[45][11]~regout\))) # (!\ctrb|rg_ula|entr1[11]~1014_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[37][11]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[11]~1014_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[37][11]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[45][11]~regout\,
	datad => \ctrb|rg_ula|entr1[11]~1014_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1015_combout\);

-- Location: LCCOMB_X22_Y10_N10
\ctrb|rg_ula|entr1[11]~1016\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1016_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(1)) # ((\ctrb|rg_ula|entr1[11]~1013_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (!\ctrb|rg_ula|regb|data_out1\(1) & 
-- ((\ctrb|rg_ula|entr1[11]~1015_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[11]~1013_combout\,
	datad => \ctrb|rg_ula|entr1[11]~1015_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1016_combout\);

-- Location: LCCOMB_X22_Y10_N4
\ctrb|rg_ula|entr1[11]~1019\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1019_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[11]~1016_combout\ & ((\ctrb|rg_ula|entr1[11]~1018_combout\))) # (!\ctrb|rg_ula|entr1[11]~1016_combout\ & (\ctrb|rg_ula|entr1[11]~1011_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[11]~1016_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|entr1[11]~1011_combout\,
	datac => \ctrb|rg_ula|entr1[11]~1018_combout\,
	datad => \ctrb|rg_ula|entr1[11]~1016_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1019_combout\);

-- Location: LCCOMB_X16_Y11_N16
\ctrb|rg_ula|ramb|conteudo_ram[24][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[24][11]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(11),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[24][11]~feeder_combout\);

-- Location: LCFF_X16_Y11_N17
\ctrb|rg_ula|ramb|conteudo_ram[24][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[24][11]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[24][11]~regout\);

-- Location: LCFF_X22_Y14_N15
\ctrb|rg_ula|ramb|conteudo_ram[16][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[16][11]~regout\);

-- Location: LCCOMB_X22_Y14_N14
\ctrb|rg_ula|entr1[11]~999\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~999_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[24][11]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[16][11]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[24][11]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[16][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[11]~999_combout\);

-- Location: LCFF_X22_Y14_N17
\ctrb|rg_ula|ramb|conteudo_ram[26][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[26][11]~regout\);

-- Location: LCCOMB_X22_Y14_N16
\ctrb|rg_ula|entr1[11]~1000\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1000_combout\ = (\ctrb|rg_ula|entr1[11]~999_combout\ & (((\ctrb|rg_ula|ramb|conteudo_ram[26][11]~regout\) # (!\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|entr1[11]~999_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[18][11]~regout\ & ((\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[18][11]~regout\,
	datab => \ctrb|rg_ula|entr1[11]~999_combout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[26][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[11]~1000_combout\);

-- Location: LCFF_X15_Y9_N19
\ctrb|rg_ula|ramb|conteudo_ram[42][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[42][11]~regout\);

-- Location: LCFF_X21_Y15_N27
\ctrb|rg_ula|ramb|conteudo_ram[40][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[40][11]~regout\);

-- Location: LCCOMB_X21_Y15_N26
\ctrb|rg_ula|entr1[11]~1002\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1002_combout\ = (\ctrb|rg_ula|entr1[11]~1001_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[42][11]~regout\) # ((!\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|entr1[11]~1001_combout\ & 
-- (((\ctrb|rg_ula|ramb|conteudo_ram[40][11]~regout\ & \ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[11]~1001_combout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[42][11]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[40][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[11]~1002_combout\);

-- Location: LCFF_X18_Y15_N21
\ctrb|rg_ula|ramb|conteudo_ram[10][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[10][11]~regout\);

-- Location: LCFF_X23_Y15_N29
\ctrb|rg_ula|ramb|conteudo_ram[2][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[2][11]~regout\);

-- Location: LCFF_X22_Y16_N29
\ctrb|rg_ula|ramb|conteudo_ram[8][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[8][11]~regout\);

-- Location: LCFF_X23_Y15_N27
\ctrb|rg_ula|ramb|conteudo_ram[0][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[0][11]~regout\);

-- Location: LCCOMB_X23_Y15_N26
\ctrb|rg_ula|entr1[11]~1003\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1003_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[8][11]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[0][11]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[8][11]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[0][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[11]~1003_combout\);

-- Location: LCCOMB_X23_Y15_N28
\ctrb|rg_ula|entr1[11]~1004\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1004_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[11]~1003_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[10][11]~regout\)) # (!\ctrb|rg_ula|entr1[11]~1003_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[2][11]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[11]~1003_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[10][11]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[2][11]~regout\,
	datad => \ctrb|rg_ula|entr1[11]~1003_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1004_combout\);

-- Location: LCCOMB_X22_Y10_N12
\ctrb|rg_ula|entr1[11]~1005\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1005_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4)) # ((\ctrb|rg_ula|entr1[11]~1002_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (!\ctrb|rg_ula|regb|data_out1\(4) & 
-- ((\ctrb|rg_ula|entr1[11]~1004_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|entr1[11]~1002_combout\,
	datad => \ctrb|rg_ula|entr1[11]~1004_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1005_combout\);

-- Location: LCCOMB_X22_Y10_N14
\ctrb|rg_ula|entr1[11]~1008\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1008_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[11]~1005_combout\ & (\ctrb|rg_ula|entr1[11]~1007_combout\)) # (!\ctrb|rg_ula|entr1[11]~1005_combout\ & ((\ctrb|rg_ula|entr1[11]~1000_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[11]~1005_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[11]~1007_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|entr1[11]~1000_combout\,
	datad => \ctrb|rg_ula|entr1[11]~1005_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1008_combout\);

-- Location: LCFF_X24_Y18_N1
\ctrb|rg_ula|ramb|conteudo_ram[62][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[62][11]~regout\);

-- Location: LCFF_X14_Y14_N5
\ctrb|rg_ula|ramb|conteudo_ram[54][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[54][11]~regout\);

-- Location: LCFF_X14_Y14_N11
\ctrb|rg_ula|ramb|conteudo_ram[52][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[52][11]~regout\);

-- Location: LCCOMB_X14_Y14_N10
\ctrb|rg_ula|entr1[11]~996\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~996_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[60][11]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[52][11]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[60][11]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[52][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[11]~996_combout\);

-- Location: LCCOMB_X14_Y14_N4
\ctrb|rg_ula|entr1[11]~997\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~997_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[11]~996_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[62][11]~regout\)) # (!\ctrb|rg_ula|entr1[11]~996_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[54][11]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[11]~996_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[62][11]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[54][11]~regout\,
	datad => \ctrb|rg_ula|entr1[11]~996_combout\,
	combout => \ctrb|rg_ula|entr1[11]~997_combout\);

-- Location: LCFF_X23_Y18_N5
\ctrb|rg_ula|ramb|conteudo_ram[14][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[14][11]~regout\);

-- Location: LCFF_X23_Y18_N11
\ctrb|rg_ula|ramb|conteudo_ram[12][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[12][11]~regout\);

-- Location: LCFF_X23_Y16_N23
\ctrb|rg_ula|ramb|conteudo_ram[4][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[4][11]~regout\);

-- Location: LCCOMB_X23_Y16_N22
\ctrb|rg_ula|entr1[11]~993\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~993_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[6][11]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[4][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[6][11]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[4][11]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[11]~993_combout\);

-- Location: LCCOMB_X23_Y18_N10
\ctrb|rg_ula|entr1[11]~994\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~994_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[11]~993_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[14][11]~regout\)) # (!\ctrb|rg_ula|entr1[11]~993_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[12][11]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[11]~993_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[14][11]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[12][11]~regout\,
	datad => \ctrb|rg_ula|entr1[11]~993_combout\,
	combout => \ctrb|rg_ula|entr1[11]~994_combout\);

-- Location: LCCOMB_X15_Y12_N12
\ctrb|rg_ula|ramb|conteudo_ram[46][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[46][11]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(11),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[46][11]~feeder_combout\);

-- Location: LCFF_X15_Y12_N13
\ctrb|rg_ula|ramb|conteudo_ram[46][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[46][11]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[46][11]~regout\);

-- Location: LCFF_X16_Y9_N1
\ctrb|rg_ula|ramb|conteudo_ram[44][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(11),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[44][11]~regout\);

-- Location: LCCOMB_X13_Y16_N16
\ctrb|rg_ula|ramb|conteudo_ram[38][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[38][11]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(11),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[38][11]~feeder_combout\);

-- Location: LCFF_X13_Y16_N17
\ctrb|rg_ula|ramb|conteudo_ram[38][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[38][11]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[38][11]~regout\);

-- Location: LCCOMB_X16_Y11_N26
\ctrb|rg_ula|entr1[11]~991\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~991_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[38][11]~regout\) # (\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[36][11]~regout\ & 
-- ((!\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[36][11]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[38][11]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(1),
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[11]~991_combout\);

-- Location: LCCOMB_X16_Y9_N0
\ctrb|rg_ula|entr1[11]~992\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~992_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[11]~991_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[46][11]~regout\)) # (!\ctrb|rg_ula|entr1[11]~991_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[44][11]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[11]~991_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[46][11]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[44][11]~regout\,
	datad => \ctrb|rg_ula|entr1[11]~991_combout\,
	combout => \ctrb|rg_ula|entr1[11]~992_combout\);

-- Location: LCCOMB_X22_Y10_N28
\ctrb|rg_ula|entr1[11]~995\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~995_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4)) # ((\ctrb|rg_ula|entr1[11]~992_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (!\ctrb|rg_ula|regb|data_out1\(4) & 
-- (\ctrb|rg_ula|entr1[11]~994_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|entr1[11]~994_combout\,
	datad => \ctrb|rg_ula|entr1[11]~992_combout\,
	combout => \ctrb|rg_ula|entr1[11]~995_combout\);

-- Location: LCCOMB_X22_Y10_N18
\ctrb|rg_ula|entr1[11]~998\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~998_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[11]~995_combout\ & ((\ctrb|rg_ula|entr1[11]~997_combout\))) # (!\ctrb|rg_ula|entr1[11]~995_combout\ & (\ctrb|rg_ula|entr1[11]~990_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[11]~995_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[11]~990_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|entr1[11]~997_combout\,
	datad => \ctrb|rg_ula|entr1[11]~995_combout\,
	combout => \ctrb|rg_ula|entr1[11]~998_combout\);

-- Location: LCCOMB_X22_Y10_N0
\ctrb|rg_ula|entr1[11]~1009\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1009_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0)) # ((\ctrb|rg_ula|entr1[11]~998_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (!\ctrb|rg_ula|regb|data_out1\(0) & 
-- (\ctrb|rg_ula|entr1[11]~1008_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|entr1[11]~1008_combout\,
	datad => \ctrb|rg_ula|entr1[11]~998_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1009_combout\);

-- Location: LCCOMB_X22_Y10_N30
\ctrb|rg_ula|entr1[11]~1020\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1020_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[11]~1009_combout\ & ((\ctrb|rg_ula|entr1[11]~1019_combout\))) # (!\ctrb|rg_ula|entr1[11]~1009_combout\ & (\ctrb|rg_ula|entr1[11]~988_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[11]~1009_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|entr1[11]~988_combout\,
	datac => \ctrb|rg_ula|entr1[11]~1019_combout\,
	datad => \ctrb|rg_ula|entr1[11]~1009_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1020_combout\);

-- Location: LCCOMB_X21_Y10_N22
\ctrb|rg_ula|entr1[11]~1025\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1025_combout\ = (\ctrb|rg_ula|entr1[11]~86_combout\ & (\ctrb|rg_ula|entr1[11]~84_combout\)) # (!\ctrb|rg_ula|entr1[11]~86_combout\ & ((\ctrb|rg_ula|entr1[11]~84_combout\ & ((\ctrb|rg_ula|entr1[11]~1020_combout\))) # 
-- (!\ctrb|rg_ula|entr1[11]~84_combout\ & (\ctrb|rg_ula|entr1[11]~1024_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[11]~86_combout\,
	datab => \ctrb|rg_ula|entr1[11]~84_combout\,
	datac => \ctrb|rg_ula|entr1[11]~1024_combout\,
	datad => \ctrb|rg_ula|entr1[11]~1020_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1025_combout\);

-- Location: LCCOMB_X21_Y10_N28
\ctrb|rg_ula|entr1[11]~1068\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[11]~1068_combout\ = (\ctrb|rg_ula|entr1[11]~86_combout\ & ((\ctrb|rg_ula|entr1[11]~1025_combout\ & ((\ctrb|rg_ula|entr1[11]~1067_combout\))) # (!\ctrb|rg_ula|entr1[11]~1025_combout\ & (\ctrb|data_in[15]~0_combout\)))) # 
-- (!\ctrb|rg_ula|entr1[11]~86_combout\ & (((\ctrb|rg_ula|entr1[11]~1025_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[11]~86_combout\,
	datab => \ctrb|data_in[15]~0_combout\,
	datac => \ctrb|rg_ula|entr1[11]~1067_combout\,
	datad => \ctrb|rg_ula|entr1[11]~1025_combout\,
	combout => \ctrb|rg_ula|entr1[11]~1068_combout\);

-- Location: LCCOMB_X21_Y10_N30
\ctrb|rg_ula|ulab|saida[11]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[11]~48_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\ctrb|rg_ula|entr1[11]~1068_combout\))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & 
-- (\ctrb|rg_ula|entr0[12]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[12]~12_combout\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datad => \ctrb|rg_ula|entr1[11]~1068_combout\,
	combout => \ctrb|rg_ula|ulab|saida[11]~48_combout\);

-- Location: LCCOMB_X30_Y7_N30
\ctrb|rg_ula|ramb|conteudo_ram[107][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[107][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[107][10]~feeder_combout\);

-- Location: LCFF_X30_Y7_N31
\ctrb|rg_ula|ramb|conteudo_ram[107][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[107][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[107][10]~regout\);

-- Location: LCFF_X29_Y7_N21
\ctrb|rg_ula|ramb|conteudo_ram[99][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[99][10]~regout\);

-- Location: LCCOMB_X25_Y11_N20
\ctrb|rg_ula|ramb|conteudo_ram[105][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[105][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[105][10]~feeder_combout\);

-- Location: LCFF_X25_Y11_N21
\ctrb|rg_ula|ramb|conteudo_ram[105][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[105][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[105][10]~regout\);

-- Location: LCFF_X29_Y7_N23
\ctrb|rg_ula|ramb|conteudo_ram[97][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[97][10]~regout\);

-- Location: LCCOMB_X29_Y7_N22
\ctrb|rg_ula|entr1[10]~1118\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1118_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[105][10]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[97][10]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[105][10]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[97][10]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[10]~1118_combout\);

-- Location: LCCOMB_X29_Y7_N20
\ctrb|rg_ula|entr1[10]~1119\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1119_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[10]~1118_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[107][10]~regout\)) # (!\ctrb|rg_ula|entr1[10]~1118_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[99][10]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[10]~1118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[107][10]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[99][10]~regout\,
	datad => \ctrb|rg_ula|entr1[10]~1118_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1119_combout\);

-- Location: LCFF_X25_Y9_N17
\ctrb|rg_ula|ramb|conteudo_ram[75][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[75][10]~regout\);

-- Location: LCFF_X30_Y12_N3
\ctrb|rg_ula|ramb|conteudo_ram[67][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[67][10]~regout\);

-- Location: LCFF_X26_Y9_N11
\ctrb|rg_ula|ramb|conteudo_ram[65][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[65][10]~regout\);

-- Location: LCCOMB_X26_Y9_N10
\ctrb|rg_ula|entr1[10]~1120\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1120_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[73][10]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[65][10]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[73][10]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[65][10]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[10]~1120_combout\);

-- Location: LCCOMB_X30_Y12_N2
\ctrb|rg_ula|entr1[10]~1121\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1121_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[10]~1120_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[75][10]~regout\)) # (!\ctrb|rg_ula|entr1[10]~1120_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[67][10]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[10]~1120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[75][10]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[67][10]~regout\,
	datad => \ctrb|rg_ula|entr1[10]~1120_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1121_combout\);

-- Location: LCCOMB_X30_Y12_N28
\ctrb|rg_ula|entr1[10]~1122\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1122_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|regb|data_out1\(5))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|entr1[10]~1119_combout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[10]~1121_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|entr1[10]~1119_combout\,
	datad => \ctrb|rg_ula|entr1[10]~1121_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1122_combout\);

-- Location: LCFF_X29_Y9_N23
\ctrb|rg_ula|ramb|conteudo_ram[121][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[121][10]~regout\);

-- Location: LCFF_X23_Y7_N5
\ctrb|rg_ula|ramb|conteudo_ram[115][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[115][10]~regout\);

-- Location: LCFF_X29_Y9_N13
\ctrb|rg_ula|ramb|conteudo_ram[113][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[113][10]~regout\);

-- Location: LCCOMB_X29_Y9_N12
\ctrb|rg_ula|entr1[10]~1123\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1123_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[115][10]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[113][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[115][10]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[113][10]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[10]~1123_combout\);

-- Location: LCCOMB_X29_Y9_N22
\ctrb|rg_ula|entr1[10]~1124\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1124_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[10]~1123_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[123][10]~regout\)) # (!\ctrb|rg_ula|entr1[10]~1123_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[121][10]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[10]~1123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[123][10]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[121][10]~regout\,
	datad => \ctrb|rg_ula|entr1[10]~1123_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1124_combout\);

-- Location: LCCOMB_X27_Y18_N14
\ctrb|rg_ula|ramb|conteudo_ram[91][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[91][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[91][10]~feeder_combout\);

-- Location: LCFF_X27_Y18_N15
\ctrb|rg_ula|ramb|conteudo_ram[91][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[91][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[91][10]~regout\);

-- Location: LCFF_X31_Y10_N3
\ctrb|rg_ula|ramb|conteudo_ram[89][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[89][10]~regout\);

-- Location: LCFF_X27_Y6_N29
\ctrb|rg_ula|ramb|conteudo_ram[81][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[81][10]~regout\);

-- Location: LCCOMB_X27_Y6_N28
\ctrb|rg_ula|entr1[10]~1116\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1116_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[83][10]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[81][10]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[83][10]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[81][10]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[10]~1116_combout\);

-- Location: LCCOMB_X31_Y10_N2
\ctrb|rg_ula|entr1[10]~1117\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1117_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[10]~1116_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[91][10]~regout\)) # (!\ctrb|rg_ula|entr1[10]~1116_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[89][10]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[10]~1116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[91][10]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[89][10]~regout\,
	datad => \ctrb|rg_ula|entr1[10]~1116_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1117_combout\);

-- Location: LCCOMB_X30_Y12_N22
\ctrb|rg_ula|entr1[10]~1125\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1125_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[10]~1122_combout\ & (\ctrb|rg_ula|entr1[10]~1124_combout\)) # (!\ctrb|rg_ula|entr1[10]~1122_combout\ & ((\ctrb|rg_ula|entr1[10]~1117_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|entr1[10]~1122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|entr1[10]~1122_combout\,
	datac => \ctrb|rg_ula|entr1[10]~1124_combout\,
	datad => \ctrb|rg_ula|entr1[10]~1117_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1125_combout\);

-- Location: LCFF_X31_Y14_N17
\ctrb|rg_ula|ramb|conteudo_ram[127][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[127][10]~regout\);

-- Location: LCCOMB_X25_Y14_N20
\ctrb|rg_ula|ramb|conteudo_ram[95][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[95][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[95][10]~feeder_combout\);

-- Location: LCFF_X25_Y14_N21
\ctrb|rg_ula|ramb|conteudo_ram[95][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[95][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[95][10]~regout\);

-- Location: LCFF_X30_Y12_N27
\ctrb|rg_ula|ramb|conteudo_ram[79][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[79][10]~regout\);

-- Location: LCCOMB_X27_Y17_N22
\ctrb|rg_ula|ramb|conteudo_ram[111][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[111][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[111][10]~feeder_combout\);

-- Location: LCFF_X27_Y17_N23
\ctrb|rg_ula|ramb|conteudo_ram[111][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[111][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[111][10]~regout\);

-- Location: LCCOMB_X30_Y12_N26
\ctrb|rg_ula|entr1[10]~1154\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1154_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|regb|data_out1\(5))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[111][10]~regout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[79][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[79][10]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[111][10]~regout\,
	combout => \ctrb|rg_ula|entr1[10]~1154_combout\);

-- Location: LCCOMB_X30_Y12_N0
\ctrb|rg_ula|entr1[10]~1155\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1155_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[10]~1154_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[127][10]~regout\)) # (!\ctrb|rg_ula|entr1[10]~1154_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[95][10]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[10]~1154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][10]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[95][10]~regout\,
	datad => \ctrb|rg_ula|entr1[10]~1154_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1155_combout\);

-- Location: LCFF_X32_Y12_N9
\ctrb|rg_ula|ramb|conteudo_ram[87][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[87][10]~regout\);

-- Location: LCFF_X31_Y14_N27
\ctrb|rg_ula|ramb|conteudo_ram[119][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[119][10]~regout\);

-- Location: LCCOMB_X33_Y12_N16
\ctrb|rg_ula|ramb|conteudo_ram[103][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[103][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[103][10]~feeder_combout\);

-- Location: LCFF_X33_Y12_N17
\ctrb|rg_ula|ramb|conteudo_ram[103][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[103][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[103][10]~regout\);

-- Location: LCCOMB_X27_Y15_N16
\ctrb|rg_ula|entr1[10]~1147\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1147_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[103][10]~regout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[71][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[71][10]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[103][10]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(4),
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[10]~1147_combout\);

-- Location: LCCOMB_X31_Y14_N26
\ctrb|rg_ula|entr1[10]~1148\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1148_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[10]~1147_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[119][10]~regout\))) # (!\ctrb|rg_ula|entr1[10]~1147_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[87][10]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[10]~1147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[87][10]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[119][10]~regout\,
	datad => \ctrb|rg_ula|entr1[10]~1147_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1148_combout\);

-- Location: LCCOMB_X30_Y12_N14
\ctrb|rg_ula|entr1[10]~1156\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1156_combout\ = (\ctrb|rg_ula|entr1[10]~1153_combout\ & ((\ctrb|rg_ula|entr1[10]~1155_combout\) # ((!\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|entr1[10]~1153_combout\ & (((\ctrb|rg_ula|regb|data_out1\(1) & 
-- \ctrb|rg_ula|entr1[10]~1148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[10]~1153_combout\,
	datab => \ctrb|rg_ula|entr1[10]~1155_combout\,
	datac => \ctrb|rg_ula|regb|data_out1\(1),
	datad => \ctrb|rg_ula|entr1[10]~1148_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1156_combout\);

-- Location: LCFF_X25_Y8_N3
\ctrb|rg_ula|ramb|conteudo_ram[94][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[94][10]~regout\);

-- Location: LCFF_X25_Y12_N31
\ctrb|rg_ula|ramb|conteudo_ram[86][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[86][10]~regout\);

-- Location: LCFF_X25_Y8_N29
\ctrb|rg_ula|ramb|conteudo_ram[84][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[84][10]~regout\);

-- Location: LCCOMB_X25_Y8_N28
\ctrb|rg_ula|entr1[10]~1128\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1128_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[86][10]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[84][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[86][10]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[84][10]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[10]~1128_combout\);

-- Location: LCCOMB_X25_Y8_N2
\ctrb|rg_ula|entr1[10]~1129\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1129_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[10]~1128_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[94][10]~regout\))) # (!\ctrb|rg_ula|entr1[10]~1128_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[92][10]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[10]~1128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[92][10]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[94][10]~regout\,
	datad => \ctrb|rg_ula|entr1[10]~1128_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1129_combout\);

-- Location: LCCOMB_X30_Y14_N18
\ctrb|rg_ula|ramb|conteudo_ram[78][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[78][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[78][10]~feeder_combout\);

-- Location: LCFF_X30_Y14_N19
\ctrb|rg_ula|ramb|conteudo_ram[78][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[78][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[78][10]~regout\);

-- Location: LCFF_X25_Y13_N29
\ctrb|rg_ula|ramb|conteudo_ram[70][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[70][10]~regout\);

-- Location: LCCOMB_X32_Y15_N10
\ctrb|rg_ula|ramb|conteudo_ram[76][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[76][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[76][10]~feeder_combout\);

-- Location: LCFF_X32_Y15_N11
\ctrb|rg_ula|ramb|conteudo_ram[76][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[76][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[76][10]~regout\);

-- Location: LCFF_X25_Y13_N31
\ctrb|rg_ula|ramb|conteudo_ram[68][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[68][10]~regout\);

-- Location: LCCOMB_X25_Y13_N30
\ctrb|rg_ula|entr1[10]~1130\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1130_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[76][10]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[68][10]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[76][10]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[68][10]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[10]~1130_combout\);

-- Location: LCCOMB_X25_Y13_N28
\ctrb|rg_ula|entr1[10]~1131\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1131_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[10]~1130_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[78][10]~regout\)) # (!\ctrb|rg_ula|entr1[10]~1130_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[70][10]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[10]~1130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[78][10]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[70][10]~regout\,
	datad => \ctrb|rg_ula|entr1[10]~1130_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1131_combout\);

-- Location: LCCOMB_X26_Y12_N4
\ctrb|rg_ula|entr1[10]~1132\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1132_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|regb|data_out1\(4))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|entr1[10]~1129_combout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[10]~1131_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|entr1[10]~1129_combout\,
	datad => \ctrb|rg_ula|entr1[10]~1131_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1132_combout\);

-- Location: LCCOMB_X27_Y8_N6
\ctrb|rg_ula|ramb|conteudo_ram[124][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[124][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[124][10]~feeder_combout\);

-- Location: LCFF_X27_Y8_N7
\ctrb|rg_ula|ramb|conteudo_ram[124][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[124][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[124][10]~regout\);

-- Location: LCFF_X29_Y14_N17
\ctrb|rg_ula|ramb|conteudo_ram[126][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[126][10]~regout\);

-- Location: LCFF_X29_Y10_N13
\ctrb|rg_ula|ramb|conteudo_ram[118][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[118][10]~regout\);

-- Location: LCCOMB_X29_Y11_N28
\ctrb|rg_ula|entr1[10]~1133\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1133_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[118][10]~regout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[116][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[116][10]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[118][10]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(3),
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[10]~1133_combout\);

-- Location: LCCOMB_X29_Y14_N16
\ctrb|rg_ula|entr1[10]~1134\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1134_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[10]~1133_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[126][10]~regout\))) # (!\ctrb|rg_ula|entr1[10]~1133_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[124][10]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[10]~1133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[124][10]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[126][10]~regout\,
	datad => \ctrb|rg_ula|entr1[10]~1133_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1134_combout\);

-- Location: LCCOMB_X26_Y12_N2
\ctrb|rg_ula|entr1[10]~1135\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1135_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[10]~1132_combout\ & ((\ctrb|rg_ula|entr1[10]~1134_combout\))) # (!\ctrb|rg_ula|entr1[10]~1132_combout\ & (\ctrb|rg_ula|entr1[10]~1127_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[10]~1132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[10]~1127_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|entr1[10]~1132_combout\,
	datad => \ctrb|rg_ula|entr1[10]~1134_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1135_combout\);

-- Location: LCFF_X24_Y12_N9
\ctrb|rg_ula|ramb|conteudo_ram[66][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[66][10]~regout\);

-- Location: LCFF_X23_Y13_N5
\ctrb|rg_ula|ramb|conteudo_ram[64][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[64][10]~regout\);

-- Location: LCCOMB_X23_Y13_N4
\ctrb|rg_ula|entr1[10]~1140\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1140_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[72][10]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[64][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[72][10]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[64][10]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[10]~1140_combout\);

-- Location: LCCOMB_X24_Y12_N8
\ctrb|rg_ula|entr1[10]~1141\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1141_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[10]~1140_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[74][10]~regout\)) # (!\ctrb|rg_ula|entr1[10]~1140_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[66][10]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[10]~1140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[74][10]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[66][10]~regout\,
	datad => \ctrb|rg_ula|entr1[10]~1140_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1141_combout\);

-- Location: LCFF_X24_Y11_N9
\ctrb|rg_ula|ramb|conteudo_ram[98][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[98][10]~regout\);

-- Location: LCFF_X24_Y11_N19
\ctrb|rg_ula|ramb|conteudo_ram[106][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[106][10]~regout\);

-- Location: LCCOMB_X26_Y11_N30
\ctrb|rg_ula|ramb|conteudo_ram[104][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[104][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[104][10]~feeder_combout\);

-- Location: LCFF_X26_Y11_N31
\ctrb|rg_ula|ramb|conteudo_ram[104][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[104][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[104][10]~regout\);

-- Location: LCCOMB_X25_Y15_N20
\ctrb|rg_ula|entr1[10]~1138\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1138_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[104][10]~regout\) # (\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[96][10]~regout\ & 
-- ((!\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[96][10]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[104][10]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(3),
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[10]~1138_combout\);

-- Location: LCCOMB_X24_Y11_N18
\ctrb|rg_ula|entr1[10]~1139\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1139_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[10]~1138_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[106][10]~regout\))) # (!\ctrb|rg_ula|entr1[10]~1138_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[98][10]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[10]~1138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[98][10]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[106][10]~regout\,
	datad => \ctrb|rg_ula|entr1[10]~1138_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1139_combout\);

-- Location: LCCOMB_X25_Y10_N16
\ctrb|rg_ula|entr1[10]~1142\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1142_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|regb|data_out1\(5))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[10]~1139_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|entr1[10]~1141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|entr1[10]~1141_combout\,
	datad => \ctrb|rg_ula|entr1[10]~1139_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1142_combout\);

-- Location: LCFF_X25_Y7_N25
\ctrb|rg_ula|ramb|conteudo_ram[122][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[122][10]~regout\);

-- Location: LCFF_X30_Y10_N19
\ctrb|rg_ula|ramb|conteudo_ram[120][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[120][10]~regout\);

-- Location: LCFF_X29_Y8_N7
\ctrb|rg_ula|ramb|conteudo_ram[112][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[112][10]~regout\);

-- Location: LCCOMB_X29_Y8_N6
\ctrb|rg_ula|entr1[10]~1143\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1143_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[114][10]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[112][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[114][10]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[112][10]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[10]~1143_combout\);

-- Location: LCCOMB_X30_Y10_N18
\ctrb|rg_ula|entr1[10]~1144\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1144_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[10]~1143_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[122][10]~regout\)) # (!\ctrb|rg_ula|entr1[10]~1143_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[120][10]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[10]~1143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[122][10]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[120][10]~regout\,
	datad => \ctrb|rg_ula|entr1[10]~1143_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1144_combout\);

-- Location: LCCOMB_X25_Y10_N22
\ctrb|rg_ula|entr1[10]~1145\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1145_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[10]~1142_combout\ & ((\ctrb|rg_ula|entr1[10]~1144_combout\))) # (!\ctrb|rg_ula|entr1[10]~1142_combout\ & (\ctrb|rg_ula|entr1[10]~1137_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[10]~1142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[10]~1137_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|entr1[10]~1142_combout\,
	datad => \ctrb|rg_ula|entr1[10]~1144_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1145_combout\);

-- Location: LCCOMB_X22_Y12_N18
\ctrb|rg_ula|entr1[10]~1146\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1146_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|regb|data_out1\(2))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|entr1[10]~1135_combout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[10]~1145_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[10]~1135_combout\,
	datad => \ctrb|rg_ula|entr1[10]~1145_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1146_combout\);

-- Location: LCCOMB_X22_Y12_N24
\ctrb|rg_ula|entr1[10]~1157\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1157_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[10]~1146_combout\ & ((\ctrb|rg_ula|entr1[10]~1156_combout\))) # (!\ctrb|rg_ula|entr1[10]~1146_combout\ & (\ctrb|rg_ula|entr1[10]~1125_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[10]~1146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|entr1[10]~1125_combout\,
	datac => \ctrb|rg_ula|entr1[10]~1156_combout\,
	datad => \ctrb|rg_ula|entr1[10]~1146_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1157_combout\);

-- Location: LCCOMB_X16_Y18_N18
\ctrb|rg_ula|ramb|conteudo_ram[55][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[55][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[55][10]~feeder_combout\);

-- Location: LCFF_X16_Y18_N19
\ctrb|rg_ula|ramb|conteudo_ram[55][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[55][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[55][10]~regout\);

-- Location: LCFF_X16_Y16_N17
\ctrb|rg_ula|ramb|conteudo_ram[23][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[23][10]~regout\);

-- Location: LCFF_X20_Y16_N1
\ctrb|rg_ula|ramb|conteudo_ram[39][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[39][10]~regout\);

-- Location: LCFF_X16_Y17_N29
\ctrb|rg_ula|ramb|conteudo_ram[7][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[7][10]~regout\);

-- Location: LCCOMB_X16_Y17_N28
\ctrb|rg_ula|entr1[10]~1076\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1076_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[39][10]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[7][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[39][10]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[7][10]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[10]~1076_combout\);

-- Location: LCCOMB_X16_Y16_N16
\ctrb|rg_ula|entr1[10]~1077\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1077_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[10]~1076_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[55][10]~regout\)) # (!\ctrb|rg_ula|entr1[10]~1076_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[23][10]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[10]~1076_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[55][10]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[23][10]~regout\,
	datad => \ctrb|rg_ula|entr1[10]~1076_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1077_combout\);

-- Location: LCFF_X14_Y14_N13
\ctrb|rg_ula|ramb|conteudo_ram[54][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[54][10]~regout\);

-- Location: LCCOMB_X13_Y16_N14
\ctrb|rg_ula|ramb|conteudo_ram[38][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[38][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[38][10]~feeder_combout\);

-- Location: LCFF_X13_Y16_N15
\ctrb|rg_ula|ramb|conteudo_ram[38][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[38][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[38][10]~regout\);

-- Location: LCFF_X15_Y16_N27
\ctrb|rg_ula|ramb|conteudo_ram[6][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[6][10]~regout\);

-- Location: LCCOMB_X15_Y16_N26
\ctrb|rg_ula|entr1[10]~1071\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1071_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[38][10]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[6][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[38][10]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[6][10]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[10]~1071_combout\);

-- Location: LCCOMB_X14_Y14_N12
\ctrb|rg_ula|entr1[10]~1072\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1072_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[10]~1071_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[54][10]~regout\))) # (!\ctrb|rg_ula|entr1[10]~1071_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[22][10]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[10]~1071_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[22][10]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[54][10]~regout\,
	datad => \ctrb|rg_ula|entr1[10]~1071_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1072_combout\);

-- Location: LCFF_X22_Y12_N11
\ctrb|rg_ula|ramb|conteudo_ram[34][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[34][10]~regout\);

-- Location: LCFF_X20_Y17_N17
\ctrb|rg_ula|ramb|conteudo_ram[2][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[2][10]~regout\);

-- Location: LCCOMB_X20_Y17_N16
\ctrb|rg_ula|entr1[10]~1073\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1073_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[18][10]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[2][10]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[18][10]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[2][10]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[10]~1073_combout\);

-- Location: LCCOMB_X22_Y12_N10
\ctrb|rg_ula|entr1[10]~1074\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1074_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[10]~1073_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[50][10]~regout\)) # (!\ctrb|rg_ula|entr1[10]~1073_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[34][10]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[10]~1073_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[50][10]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[34][10]~regout\,
	datad => \ctrb|rg_ula|entr1[10]~1073_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1074_combout\);

-- Location: LCCOMB_X22_Y12_N16
\ctrb|rg_ula|entr1[10]~1075\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1075_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|regb|data_out1\(2))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|entr1[10]~1072_combout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[10]~1074_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[10]~1072_combout\,
	datad => \ctrb|rg_ula|entr1[10]~1074_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1075_combout\);

-- Location: LCFF_X13_Y15_N11
\ctrb|rg_ula|ramb|conteudo_ram[51][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[51][10]~regout\);

-- Location: LCCOMB_X18_Y14_N30
\ctrb|rg_ula|ramb|conteudo_ram[3][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[3][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[3][10]~feeder_combout\);

-- Location: LCFF_X18_Y14_N31
\ctrb|rg_ula|ramb|conteudo_ram[3][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[3][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[3][10]~regout\);

-- Location: LCCOMB_X13_Y15_N12
\ctrb|rg_ula|entr1[10]~1069\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1069_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[19][10]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[3][10]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[19][10]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[3][10]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(4),
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[10]~1069_combout\);

-- Location: LCCOMB_X13_Y15_N10
\ctrb|rg_ula|entr1[10]~1070\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1070_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[10]~1069_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[51][10]~regout\))) # (!\ctrb|rg_ula|entr1[10]~1069_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[35][10]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[10]~1069_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[35][10]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[51][10]~regout\,
	datad => \ctrb|rg_ula|entr1[10]~1069_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1070_combout\);

-- Location: LCCOMB_X22_Y12_N14
\ctrb|rg_ula|entr1[10]~1078\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1078_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[10]~1075_combout\ & (\ctrb|rg_ula|entr1[10]~1077_combout\)) # (!\ctrb|rg_ula|entr1[10]~1075_combout\ & ((\ctrb|rg_ula|entr1[10]~1070_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[10]~1075_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|entr1[10]~1077_combout\,
	datac => \ctrb|rg_ula|entr1[10]~1075_combout\,
	datad => \ctrb|rg_ula|entr1[10]~1070_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1078_combout\);

-- Location: LCFF_X15_Y17_N1
\ctrb|rg_ula|ramb|conteudo_ram[63][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[63][10]~regout\);

-- Location: LCFF_X24_Y18_N25
\ctrb|rg_ula|ramb|conteudo_ram[62][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[62][10]~regout\);

-- Location: LCFF_X20_Y20_N7
\ctrb|rg_ula|ramb|conteudo_ram[59][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[59][10]~regout\);

-- Location: LCFF_X24_Y18_N19
\ctrb|rg_ula|ramb|conteudo_ram[58][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[58][10]~regout\);

-- Location: LCCOMB_X24_Y18_N18
\ctrb|rg_ula|entr1[10]~1107\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1107_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[59][10]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[58][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[59][10]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[58][10]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[10]~1107_combout\);

-- Location: LCCOMB_X24_Y18_N24
\ctrb|rg_ula|entr1[10]~1108\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1108_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[10]~1107_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[63][10]~regout\)) # (!\ctrb|rg_ula|entr1[10]~1107_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[62][10]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[10]~1107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[63][10]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[62][10]~regout\,
	datad => \ctrb|rg_ula|entr1[10]~1107_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1108_combout\);

-- Location: LCFF_X14_Y10_N3
\ctrb|rg_ula|ramb|conteudo_ram[43][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[43][10]~regout\);

-- Location: LCFF_X15_Y12_N7
\ctrb|rg_ula|ramb|conteudo_ram[46][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[46][10]~regout\);

-- Location: LCFF_X15_Y12_N9
\ctrb|rg_ula|ramb|conteudo_ram[42][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[42][10]~regout\);

-- Location: LCCOMB_X15_Y12_N8
\ctrb|rg_ula|entr1[10]~1100\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1100_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[46][10]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[42][10]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[46][10]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[42][10]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[10]~1100_combout\);

-- Location: LCCOMB_X14_Y10_N2
\ctrb|rg_ula|entr1[10]~1101\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1101_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[10]~1100_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[47][10]~regout\)) # (!\ctrb|rg_ula|entr1[10]~1100_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[43][10]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[10]~1100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[47][10]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[43][10]~regout\,
	datad => \ctrb|rg_ula|entr1[10]~1100_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1101_combout\);

-- Location: LCFF_X20_Y11_N7
\ctrb|rg_ula|ramb|conteudo_ram[15][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[15][10]~regout\);

-- Location: LCFF_X18_Y15_N15
\ctrb|rg_ula|ramb|conteudo_ram[11][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[11][10]~regout\);

-- Location: LCCOMB_X13_Y11_N28
\ctrb|rg_ula|ramb|conteudo_ram[14][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[14][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[14][10]~feeder_combout\);

-- Location: LCFF_X13_Y11_N29
\ctrb|rg_ula|ramb|conteudo_ram[14][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[14][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[14][10]~regout\);

-- Location: LCFF_X18_Y15_N29
\ctrb|rg_ula|ramb|conteudo_ram[10][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[10][10]~regout\);

-- Location: LCCOMB_X18_Y15_N28
\ctrb|rg_ula|entr1[10]~1104\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1104_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[14][10]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[10][10]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[14][10]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[10][10]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[10]~1104_combout\);

-- Location: LCCOMB_X18_Y15_N14
\ctrb|rg_ula|entr1[10]~1105\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1105_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[10]~1104_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[15][10]~regout\)) # (!\ctrb|rg_ula|entr1[10]~1104_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[11][10]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[10]~1104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[15][10]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[11][10]~regout\,
	datad => \ctrb|rg_ula|entr1[10]~1104_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1105_combout\);

-- Location: LCFF_X15_Y17_N23
\ctrb|rg_ula|ramb|conteudo_ram[31][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[31][10]~regout\);

-- Location: LCFF_X22_Y14_N27
\ctrb|rg_ula|ramb|conteudo_ram[26][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[26][10]~regout\);

-- Location: LCCOMB_X22_Y14_N26
\ctrb|rg_ula|entr1[10]~1102\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1102_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[27][10]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[26][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[27][10]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[26][10]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[10]~1102_combout\);

-- Location: LCCOMB_X16_Y17_N30
\ctrb|rg_ula|entr1[10]~1103\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1103_combout\ = (\ctrb|rg_ula|entr1[10]~1102_combout\ & (((\ctrb|rg_ula|ramb|conteudo_ram[31][10]~regout\) # (!\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|entr1[10]~1102_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[30][10]~regout\ & ((\ctrb|rg_ula|regb|data_out1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[30][10]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[31][10]~regout\,
	datac => \ctrb|rg_ula|entr1[10]~1102_combout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[10]~1103_combout\);

-- Location: LCCOMB_X18_Y15_N2
\ctrb|rg_ula|entr1[10]~1106\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1106_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5)) # ((\ctrb|rg_ula|entr1[10]~1103_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (!\ctrb|rg_ula|regb|data_out1\(5) & 
-- (\ctrb|rg_ula|entr1[10]~1105_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|entr1[10]~1105_combout\,
	datad => \ctrb|rg_ula|entr1[10]~1103_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1106_combout\);

-- Location: LCCOMB_X18_Y15_N24
\ctrb|rg_ula|entr1[10]~1109\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1109_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[10]~1106_combout\ & (\ctrb|rg_ula|entr1[10]~1108_combout\)) # (!\ctrb|rg_ula|entr1[10]~1106_combout\ & ((\ctrb|rg_ula|entr1[10]~1101_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[10]~1106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|entr1[10]~1108_combout\,
	datac => \ctrb|rg_ula|entr1[10]~1101_combout\,
	datad => \ctrb|rg_ula|entr1[10]~1106_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1109_combout\);

-- Location: LCFF_X22_Y18_N15
\ctrb|rg_ula|ramb|conteudo_ram[60][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[60][10]~regout\);

-- Location: LCFF_X23_Y18_N31
\ctrb|rg_ula|ramb|conteudo_ram[12][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[12][10]~regout\);

-- Location: LCCOMB_X23_Y18_N30
\ctrb|rg_ula|entr1[10]~1079\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1079_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[44][10]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[12][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[44][10]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[12][10]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[10]~1079_combout\);

-- Location: LCCOMB_X22_Y18_N14
\ctrb|rg_ula|entr1[10]~1080\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1080_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[10]~1079_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[60][10]~regout\))) # (!\ctrb|rg_ula|entr1[10]~1079_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[28][10]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[10]~1079_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[28][10]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[60][10]~regout\,
	datad => \ctrb|rg_ula|entr1[10]~1079_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1080_combout\);

-- Location: LCCOMB_X14_Y15_N26
\ctrb|rg_ula|ramb|conteudo_ram[56][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[56][10]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[56][10]~feeder_combout\);

-- Location: LCFF_X14_Y15_N27
\ctrb|rg_ula|ramb|conteudo_ram[56][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[56][10]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[56][10]~regout\);

-- Location: LCFF_X19_Y16_N31
\ctrb|rg_ula|ramb|conteudo_ram[40][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[40][10]~regout\);

-- Location: LCFF_X19_Y18_N1
\ctrb|rg_ula|ramb|conteudo_ram[8][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[8][10]~regout\);

-- Location: LCCOMB_X19_Y18_N0
\ctrb|rg_ula|entr1[10]~1083\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1083_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[24][10]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[8][10]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[24][10]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[8][10]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[10]~1083_combout\);

-- Location: LCCOMB_X19_Y16_N30
\ctrb|rg_ula|entr1[10]~1084\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1084_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[10]~1083_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[56][10]~regout\)) # (!\ctrb|rg_ula|entr1[10]~1083_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[40][10]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[10]~1083_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[56][10]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[40][10]~regout\,
	datad => \ctrb|rg_ula|entr1[10]~1083_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1084_combout\);

-- Location: LCFF_X22_Y19_N7
\ctrb|rg_ula|ramb|conteudo_ram[41][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[41][10]~regout\);

-- Location: LCFF_X20_Y19_N15
\ctrb|rg_ula|ramb|conteudo_ram[57][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[57][10]~regout\);

-- Location: LCFF_X20_Y19_N13
\ctrb|rg_ula|ramb|conteudo_ram[9][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[9][10]~regout\);

-- Location: LCCOMB_X20_Y19_N12
\ctrb|rg_ula|entr1[10]~1081\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1081_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[25][10]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[9][10]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[25][10]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[9][10]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[10]~1081_combout\);

-- Location: LCCOMB_X20_Y19_N14
\ctrb|rg_ula|entr1[10]~1082\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1082_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[10]~1081_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[57][10]~regout\))) # (!\ctrb|rg_ula|entr1[10]~1081_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[41][10]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[10]~1081_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[41][10]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[57][10]~regout\,
	datad => \ctrb|rg_ula|entr1[10]~1081_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1082_combout\);

-- Location: LCCOMB_X21_Y15_N12
\ctrb|rg_ula|entr1[10]~1085\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1085_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|regb|data_out1\(0))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[10]~1082_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|entr1[10]~1084_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|entr1[10]~1084_combout\,
	datad => \ctrb|rg_ula|entr1[10]~1082_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1085_combout\);

-- Location: LCCOMB_X21_Y15_N14
\ctrb|rg_ula|entr1[10]~1088\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1088_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[10]~1085_combout\ & (\ctrb|rg_ula|entr1[10]~1087_combout\)) # (!\ctrb|rg_ula|entr1[10]~1085_combout\ & ((\ctrb|rg_ula|entr1[10]~1080_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[10]~1085_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[10]~1087_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[10]~1080_combout\,
	datad => \ctrb|rg_ula|entr1[10]~1085_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1088_combout\);

-- Location: LCFF_X25_Y17_N11
\ctrb|rg_ula|ramb|conteudo_ram[21][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[21][10]~regout\);

-- Location: LCFF_X21_Y18_N19
\ctrb|rg_ula|ramb|conteudo_ram[5][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[5][10]~regout\);

-- Location: LCCOMB_X21_Y18_N18
\ctrb|rg_ula|entr1[10]~1096\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1096_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[37][10]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[5][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[37][10]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[5][10]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[10]~1096_combout\);

-- Location: LCCOMB_X25_Y17_N10
\ctrb|rg_ula|entr1[10]~1097\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1097_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[10]~1096_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[53][10]~regout\)) # (!\ctrb|rg_ula|entr1[10]~1096_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[21][10]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[10]~1096_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[53][10]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[21][10]~regout\,
	datad => \ctrb|rg_ula|entr1[10]~1096_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1097_combout\);

-- Location: LCFF_X14_Y14_N23
\ctrb|rg_ula|ramb|conteudo_ram[52][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[52][10]~regout\);

-- Location: LCFF_X16_Y13_N17
\ctrb|rg_ula|ramb|conteudo_ram[20][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[20][10]~regout\);

-- Location: LCFF_X16_Y16_N15
\ctrb|rg_ula|ramb|conteudo_ram[36][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[36][10]~regout\);

-- Location: LCFF_X23_Y16_N25
\ctrb|rg_ula|ramb|conteudo_ram[4][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(10),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[4][10]~regout\);

-- Location: LCCOMB_X23_Y16_N24
\ctrb|rg_ula|entr1[10]~1089\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1089_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[36][10]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|ramb|conteudo_ram[4][10]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[36][10]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[4][10]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[10]~1089_combout\);

-- Location: LCCOMB_X16_Y13_N16
\ctrb|rg_ula|entr1[10]~1090\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1090_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[10]~1089_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[52][10]~regout\)) # (!\ctrb|rg_ula|entr1[10]~1089_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[20][10]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[10]~1089_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[52][10]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[20][10]~regout\,
	datad => \ctrb|rg_ula|entr1[10]~1089_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1090_combout\);

-- Location: LCCOMB_X22_Y15_N18
\ctrb|rg_ula|entr1[10]~1098\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1098_combout\ = (\ctrb|rg_ula|entr1[10]~1095_combout\ & (((\ctrb|rg_ula|entr1[10]~1097_combout\)) # (!\ctrb|rg_ula|regb|data_out1\(2)))) # (!\ctrb|rg_ula|entr1[10]~1095_combout\ & (\ctrb|rg_ula|regb|data_out1\(2) & 
-- ((\ctrb|rg_ula|entr1[10]~1090_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[10]~1095_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[10]~1097_combout\,
	datad => \ctrb|rg_ula|entr1[10]~1090_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1098_combout\);

-- Location: LCCOMB_X21_Y15_N20
\ctrb|rg_ula|entr1[10]~1099\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1099_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|regb|data_out1\(3))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|entr1[10]~1088_combout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[10]~1098_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|entr1[10]~1088_combout\,
	datad => \ctrb|rg_ula|entr1[10]~1098_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1099_combout\);

-- Location: LCCOMB_X22_Y12_N28
\ctrb|rg_ula|entr1[10]~1110\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1110_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[10]~1099_combout\ & ((\ctrb|rg_ula|entr1[10]~1109_combout\))) # (!\ctrb|rg_ula|entr1[10]~1099_combout\ & (\ctrb|rg_ula|entr1[10]~1078_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[10]~1099_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|entr1[10]~1078_combout\,
	datac => \ctrb|rg_ula|entr1[10]~1109_combout\,
	datad => \ctrb|rg_ula|entr1[10]~1099_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1110_combout\);

-- Location: LCCOMB_X22_Y12_N26
\ctrb|rg_ula|entr1[10]~1158\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[10]~1158_combout\ = (\ctrb|rg_ula|entr1[10]~1115_combout\ & (((\ctrb|rg_ula|entr1[10]~1157_combout\)) # (!\ctrb|rg_ula|entr1[11]~84_combout\))) # (!\ctrb|rg_ula|entr1[10]~1115_combout\ & (\ctrb|rg_ula|entr1[11]~84_combout\ & 
-- ((\ctrb|rg_ula|entr1[10]~1110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[10]~1115_combout\,
	datab => \ctrb|rg_ula|entr1[11]~84_combout\,
	datac => \ctrb|rg_ula|entr1[10]~1157_combout\,
	datad => \ctrb|rg_ula|entr1[10]~1110_combout\,
	combout => \ctrb|rg_ula|entr1[10]~1158_combout\);

-- Location: LCCOMB_X19_Y12_N24
\ctrb|rg_ula|ulab|saida[10]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[10]~52_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\ctrb|rg_ula|entr1[10]~1158_combout\))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & 
-- (\ctrb|rg_ula|entr0[11]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datac => \ctrb|rg_ula|entr0[11]~13_combout\,
	datad => \ctrb|rg_ula|entr1[10]~1158_combout\,
	combout => \ctrb|rg_ula|ulab|saida[10]~52_combout\);

-- Location: LCCOMB_X20_Y11_N18
\ctrb|rg_ula|ulab|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add0~18_combout\ = (\ctrb|rg_ula|entr0[9]~15_combout\ & ((\ctrb|rg_ula|entr1[9]~1248_combout\ & (!\ctrb|rg_ula|ulab|Add0~17\)) # (!\ctrb|rg_ula|entr1[9]~1248_combout\ & (\ctrb|rg_ula|ulab|Add0~17\ & VCC)))) # 
-- (!\ctrb|rg_ula|entr0[9]~15_combout\ & ((\ctrb|rg_ula|entr1[9]~1248_combout\ & ((\ctrb|rg_ula|ulab|Add0~17\) # (GND))) # (!\ctrb|rg_ula|entr1[9]~1248_combout\ & (!\ctrb|rg_ula|ulab|Add0~17\))))
-- \ctrb|rg_ula|ulab|Add0~19\ = CARRY((\ctrb|rg_ula|entr0[9]~15_combout\ & (\ctrb|rg_ula|entr1[9]~1248_combout\ & !\ctrb|rg_ula|ulab|Add0~17\)) # (!\ctrb|rg_ula|entr0[9]~15_combout\ & ((\ctrb|rg_ula|entr1[9]~1248_combout\) # (!\ctrb|rg_ula|ulab|Add0~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[9]~15_combout\,
	datab => \ctrb|rg_ula|entr1[9]~1248_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add0~17\,
	combout => \ctrb|rg_ula|ulab|Add0~18_combout\,
	cout => \ctrb|rg_ula|ulab|Add0~19\);

-- Location: LCCOMB_X20_Y12_N18
\ctrb|rg_ula|ulab|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add1~18_combout\ = (\ctrb|rg_ula|entr0[9]~15_combout\ & ((\ctrb|rg_ula|entr1[9]~1248_combout\ & (\ctrb|rg_ula|ulab|Add1~17\ & VCC)) # (!\ctrb|rg_ula|entr1[9]~1248_combout\ & (!\ctrb|rg_ula|ulab|Add1~17\)))) # 
-- (!\ctrb|rg_ula|entr0[9]~15_combout\ & ((\ctrb|rg_ula|entr1[9]~1248_combout\ & (!\ctrb|rg_ula|ulab|Add1~17\)) # (!\ctrb|rg_ula|entr1[9]~1248_combout\ & ((\ctrb|rg_ula|ulab|Add1~17\) # (GND)))))
-- \ctrb|rg_ula|ulab|Add1~19\ = CARRY((\ctrb|rg_ula|entr0[9]~15_combout\ & (!\ctrb|rg_ula|entr1[9]~1248_combout\ & !\ctrb|rg_ula|ulab|Add1~17\)) # (!\ctrb|rg_ula|entr0[9]~15_combout\ & ((!\ctrb|rg_ula|ulab|Add1~17\) # 
-- (!\ctrb|rg_ula|entr1[9]~1248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[9]~15_combout\,
	datab => \ctrb|rg_ula|entr1[9]~1248_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add1~17\,
	combout => \ctrb|rg_ula|ulab|Add1~18_combout\,
	cout => \ctrb|rg_ula|ulab|Add1~19\);

-- Location: LCCOMB_X18_Y9_N28
\ctrb|rg_ula|ulab|saida[9]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[9]~57_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\)) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & 
-- ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & (\ctrb|rg_ula|ulab|Add0~18_combout\)) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\ctrb|rg_ula|ulab|Add1~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datac => \ctrb|rg_ula|ulab|Add0~18_combout\,
	datad => \ctrb|rg_ula|ulab|Add1~18_combout\,
	combout => \ctrb|rg_ula|ulab|saida[9]~57_combout\);

-- Location: LCCOMB_X18_Y9_N18
\ctrb|rg_ula|ulab|saida[9]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[9]~58_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & ((\ctrb|rg_ula|ulab|saida[9]~57_combout\ & ((\ctrb|rg_ula|entr0[8]~8_combout\))) # (!\ctrb|rg_ula|ulab|saida[9]~57_combout\ & 
-- (\ctrb|rg_ula|entr0[9]~15_combout\)))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & (((\ctrb|rg_ula|ulab|saida[9]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[9]~15_combout\,
	datab => \ctrb|rg_ula|entr0[8]~8_combout\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datad => \ctrb|rg_ula|ulab|saida[9]~57_combout\,
	combout => \ctrb|rg_ula|ulab|saida[9]~58_combout\);

-- Location: LCCOMB_X18_Y9_N14
\ctrb|rg_ula|ulab|saida[9]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[9]~59_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & (\ctrb|rg_ula|ulab|saida[9]~56_combout\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & (((\ctrb|rg_ula|ulab|saida[9]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ulab|saida[9]~56_combout\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\,
	datad => \ctrb|rg_ula|ulab|saida[9]~58_combout\,
	combout => \ctrb|rg_ula|ulab|saida[9]~59_combout\);

-- Location: LCFF_X18_Y8_N9
\ctrb|rg_ula|regb|reg4|registro[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[9]~59_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg4|registro\(9));

-- Location: LCCOMB_X15_Y9_N14
\ctrb|rg_ula|regb|data_out0[9]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[9]~50_combout\ = (\ctrb|rg_ula|regb|data_out0[0]~4_combout\ & ((\ctrb|rg_ula|regb|data_out0[9]~49_combout\) # ((!\ctrb|rg_ula|regb|data_out0[0]~3_combout\)))) # (!\ctrb|rg_ula|regb|data_out0[0]~4_combout\ & 
-- (((\ctrb|rg_ula|regb|reg4|registro\(9) & \ctrb|rg_ula|regb|data_out0[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out0[9]~49_combout\,
	datab => \ctrb|rg_ula|regb|reg4|registro\(9),
	datac => \ctrb|rg_ula|regb|data_out0[0]~4_combout\,
	datad => \ctrb|rg_ula|regb|data_out0[0]~3_combout\,
	combout => \ctrb|rg_ula|regb|data_out0[9]~50_combout\);

-- Location: LCCOMB_X19_Y7_N18
\ctrb|rg_ula|regb|reg2|registro[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|reg2|registro[9]~feeder_combout\ = \ctrb|rg_ula|ulab|saida[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|ulab|saida[9]~59_combout\,
	combout => \ctrb|rg_ula|regb|reg2|registro[9]~feeder_combout\);

-- Location: LCFF_X19_Y7_N19
\ctrb|rg_ula|regb|reg2|registro[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|regb|reg2|registro[9]~feeder_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg2|registro\(9));

-- Location: LCCOMB_X15_Y9_N24
\ctrb|rg_ula|regb|data_out0[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0\(9) = (\ctrb|rg_ula|regb|data_out0[9]~50_combout\ & ((\ctrb|rg_ula|regb|reg6|registro\(9)) # ((!\ctrb|rg_ula|regb|data_out0[0]~0_combout\)))) # (!\ctrb|rg_ula|regb|data_out0[9]~50_combout\ & 
-- (((\ctrb|rg_ula|regb|reg2|registro\(9) & \ctrb|rg_ula|regb|data_out0[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg6|registro\(9),
	datab => \ctrb|rg_ula|regb|data_out0[9]~50_combout\,
	datac => \ctrb|rg_ula|regb|reg2|registro\(9),
	datad => \ctrb|rg_ula|regb|data_out0[0]~0_combout\,
	combout => \ctrb|rg_ula|regb|data_out0\(9));

-- Location: LCFF_X30_Y15_N31
\ctrb|rg_ula|ramb|conteudo_ram[93][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[93][9]~regout\);

-- Location: LCCOMB_X31_Y16_N20
\ctrb|rg_ula|ramb|conteudo_ram[109][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[109][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[109][9]~feeder_combout\);

-- Location: LCFF_X31_Y16_N21
\ctrb|rg_ula|ramb|conteudo_ram[109][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[109][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[109][9]~regout\);

-- Location: LCCOMB_X30_Y15_N28
\ctrb|rg_ula|entr1[9]~1223\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1223_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|ramb|conteudo_ram[109][9]~regout\) # (\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[77][9]~regout\ & 
-- ((!\ctrb|rg_ula|regb|data_out1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[77][9]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[109][9]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(5),
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[9]~1223_combout\);

-- Location: LCCOMB_X30_Y15_N30
\ctrb|rg_ula|entr1[9]~1224\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1224_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[9]~1223_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[125][9]~regout\)) # (!\ctrb|rg_ula|entr1[9]~1223_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[93][9]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[9]~1223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[125][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[93][9]~regout\,
	datad => \ctrb|rg_ula|entr1[9]~1223_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1224_combout\);

-- Location: LCCOMB_X31_Y9_N8
\ctrb|rg_ula|ramb|conteudo_ram[121][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[121][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[121][9]~feeder_combout\);

-- Location: LCFF_X31_Y9_N9
\ctrb|rg_ula|ramb|conteudo_ram[121][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[121][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[121][9]~regout\);

-- Location: LCFF_X23_Y9_N23
\ctrb|rg_ula|ramb|conteudo_ram[73][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[73][9]~regout\);

-- Location: LCCOMB_X23_Y9_N22
\ctrb|rg_ula|entr1[9]~1216\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1216_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|ramb|conteudo_ram[89][9]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[73][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[89][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[73][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[9]~1216_combout\);

-- Location: LCCOMB_X30_Y9_N2
\ctrb|rg_ula|entr1[9]~1217\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1217_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[9]~1216_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[121][9]~regout\))) # (!\ctrb|rg_ula|entr1[9]~1216_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[105][9]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[9]~1216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[105][9]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[121][9]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(5),
	datad => \ctrb|rg_ula|entr1[9]~1216_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1217_combout\);

-- Location: LCFF_X31_Y11_N21
\ctrb|rg_ula|ramb|conteudo_ram[92][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[92][9]~regout\);

-- Location: LCFF_X32_Y8_N7
\ctrb|rg_ula|ramb|conteudo_ram[76][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[76][9]~regout\);

-- Location: LCCOMB_X32_Y8_N6
\ctrb|rg_ula|entr1[9]~1218\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1218_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[108][9]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[76][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[108][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[76][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[9]~1218_combout\);

-- Location: LCCOMB_X29_Y8_N8
\ctrb|rg_ula|entr1[9]~1219\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1219_combout\ = (\ctrb|rg_ula|entr1[9]~1218_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[124][9]~regout\) # ((!\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|entr1[9]~1218_combout\ & 
-- (((\ctrb|rg_ula|ramb|conteudo_ram[92][9]~regout\ & \ctrb|rg_ula|regb|data_out1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[124][9]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[92][9]~regout\,
	datac => \ctrb|rg_ula|entr1[9]~1218_combout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[9]~1219_combout\);

-- Location: LCFF_X30_Y10_N27
\ctrb|rg_ula|ramb|conteudo_ram[120][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[120][9]~regout\);

-- Location: LCFF_X30_Y10_N13
\ctrb|rg_ula|ramb|conteudo_ram[72][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[72][9]~regout\);

-- Location: LCCOMB_X30_Y10_N12
\ctrb|rg_ula|entr1[9]~1220\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1220_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|ramb|conteudo_ram[88][9]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[72][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[88][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[72][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[9]~1220_combout\);

-- Location: LCCOMB_X30_Y10_N26
\ctrb|rg_ula|entr1[9]~1221\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1221_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[9]~1220_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[120][9]~regout\))) # (!\ctrb|rg_ula|entr1[9]~1220_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[104][9]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[9]~1220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[104][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[120][9]~regout\,
	datad => \ctrb|rg_ula|entr1[9]~1220_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1221_combout\);

-- Location: LCCOMB_X29_Y8_N10
\ctrb|rg_ula|entr1[9]~1222\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1222_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|regb|data_out1\(2))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|entr1[9]~1219_combout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[9]~1221_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[9]~1219_combout\,
	datad => \ctrb|rg_ula|entr1[9]~1221_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1222_combout\);

-- Location: LCCOMB_X29_Y8_N24
\ctrb|rg_ula|entr1[9]~1225\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1225_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[9]~1222_combout\ & (\ctrb|rg_ula|entr1[9]~1224_combout\)) # (!\ctrb|rg_ula|entr1[9]~1222_combout\ & ((\ctrb|rg_ula|entr1[9]~1217_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[9]~1222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|entr1[9]~1224_combout\,
	datac => \ctrb|rg_ula|entr1[9]~1217_combout\,
	datad => \ctrb|rg_ula|entr1[9]~1222_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1225_combout\);

-- Location: LCFF_X29_Y7_N3
\ctrb|rg_ula|ramb|conteudo_ram[97][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[97][9]~regout\);

-- Location: LCFF_X30_Y9_N17
\ctrb|rg_ula|ramb|conteudo_ram[65][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[65][9]~regout\);

-- Location: LCCOMB_X30_Y9_N16
\ctrb|rg_ula|entr1[9]~1226\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1226_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[81][9]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[65][9]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[81][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[65][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[9]~1226_combout\);

-- Location: LCCOMB_X29_Y7_N2
\ctrb|rg_ula|entr1[9]~1227\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1227_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[9]~1226_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[113][9]~regout\)) # (!\ctrb|rg_ula|entr1[9]~1226_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[97][9]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[9]~1226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[113][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[97][9]~regout\,
	datad => \ctrb|rg_ula|entr1[9]~1226_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1227_combout\);

-- Location: LCFF_X27_Y7_N23
\ctrb|rg_ula|ramb|conteudo_ram[85][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[85][9]~regout\);

-- Location: LCFF_X26_Y16_N25
\ctrb|rg_ula|ramb|conteudo_ram[69][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[69][9]~regout\);

-- Location: LCCOMB_X26_Y16_N24
\ctrb|rg_ula|entr1[9]~1233\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1233_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[101][9]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[69][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[101][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[69][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[9]~1233_combout\);

-- Location: LCCOMB_X27_Y7_N22
\ctrb|rg_ula|entr1[9]~1234\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1234_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[9]~1233_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[117][9]~regout\)) # (!\ctrb|rg_ula|entr1[9]~1233_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[85][9]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[9]~1233_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[117][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[85][9]~regout\,
	datad => \ctrb|rg_ula|entr1[9]~1233_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1234_combout\);

-- Location: LCFF_X26_Y13_N11
\ctrb|rg_ula|ramb|conteudo_ram[84][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[84][9]~regout\);

-- Location: LCFF_X27_Y9_N17
\ctrb|rg_ula|ramb|conteudo_ram[116][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[116][9]~regout\);

-- Location: LCFF_X27_Y9_N7
\ctrb|rg_ula|ramb|conteudo_ram[68][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[68][9]~regout\);

-- Location: LCCOMB_X27_Y9_N6
\ctrb|rg_ula|entr1[9]~1228\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1228_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|ramb|conteudo_ram[100][9]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|ramb|conteudo_ram[68][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[100][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[68][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[9]~1228_combout\);

-- Location: LCCOMB_X27_Y9_N16
\ctrb|rg_ula|entr1[9]~1229\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1229_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[9]~1228_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[116][9]~regout\))) # (!\ctrb|rg_ula|entr1[9]~1228_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[84][9]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[9]~1228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[84][9]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[116][9]~regout\,
	datad => \ctrb|rg_ula|entr1[9]~1228_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1229_combout\);

-- Location: LCFF_X29_Y8_N19
\ctrb|rg_ula|ramb|conteudo_ram[112][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[112][9]~regout\);

-- Location: LCCOMB_X26_Y14_N24
\ctrb|rg_ula|ramb|conteudo_ram[80][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[80][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[80][9]~feeder_combout\);

-- Location: LCFF_X26_Y14_N25
\ctrb|rg_ula|ramb|conteudo_ram[80][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[80][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[80][9]~regout\);

-- Location: LCFF_X27_Y13_N23
\ctrb|rg_ula|ramb|conteudo_ram[64][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[64][9]~regout\);

-- Location: LCCOMB_X27_Y13_N22
\ctrb|rg_ula|entr1[9]~1230\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1230_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|ramb|conteudo_ram[80][9]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[64][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[80][9]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[64][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[9]~1230_combout\);

-- Location: LCCOMB_X29_Y8_N18
\ctrb|rg_ula|entr1[9]~1231\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1231_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[9]~1230_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[112][9]~regout\))) # (!\ctrb|rg_ula|entr1[9]~1230_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[96][9]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[9]~1230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[96][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[112][9]~regout\,
	datad => \ctrb|rg_ula|entr1[9]~1230_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1231_combout\);

-- Location: LCCOMB_X29_Y8_N12
\ctrb|rg_ula|entr1[9]~1232\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1232_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|regb|data_out1\(2))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|entr1[9]~1229_combout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[9]~1231_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[9]~1229_combout\,
	datad => \ctrb|rg_ula|entr1[9]~1231_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1232_combout\);

-- Location: LCCOMB_X29_Y8_N22
\ctrb|rg_ula|entr1[9]~1235\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1235_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[9]~1232_combout\ & ((\ctrb|rg_ula|entr1[9]~1234_combout\))) # (!\ctrb|rg_ula|entr1[9]~1232_combout\ & (\ctrb|rg_ula|entr1[9]~1227_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[9]~1232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|entr1[9]~1227_combout\,
	datac => \ctrb|rg_ula|entr1[9]~1234_combout\,
	datad => \ctrb|rg_ula|entr1[9]~1232_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1235_combout\);

-- Location: LCCOMB_X29_Y8_N20
\ctrb|rg_ula|entr1[9]~1236\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1236_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1)) # ((\ctrb|rg_ula|entr1[9]~1225_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (!\ctrb|rg_ula|regb|data_out1\(1) & 
-- ((\ctrb|rg_ula|entr1[9]~1235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[9]~1225_combout\,
	datad => \ctrb|rg_ula|entr1[9]~1235_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1236_combout\);

-- Location: LCFF_X26_Y6_N11
\ctrb|rg_ula|ramb|conteudo_ram[123][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[123][9]~regout\);

-- Location: LCFF_X26_Y6_N29
\ctrb|rg_ula|ramb|conteudo_ram[122][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[122][9]~regout\);

-- Location: LCCOMB_X26_Y6_N28
\ctrb|rg_ula|entr1[9]~1244\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1244_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[126][9]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[122][9]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[126][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[122][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[9]~1244_combout\);

-- Location: LCCOMB_X26_Y6_N10
\ctrb|rg_ula|entr1[9]~1245\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1245_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[9]~1244_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[127][9]~regout\)) # (!\ctrb|rg_ula|entr1[9]~1244_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[123][9]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[9]~1244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[127][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[123][9]~regout\,
	datad => \ctrb|rg_ula|entr1[9]~1244_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1245_combout\);

-- Location: LCCOMB_X26_Y17_N16
\ctrb|rg_ula|ramb|conteudo_ram[110][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[110][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[110][9]~feeder_combout\);

-- Location: LCFF_X26_Y17_N17
\ctrb|rg_ula|ramb|conteudo_ram[110][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[110][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[110][9]~regout\);

-- Location: LCFF_X25_Y18_N5
\ctrb|rg_ula|ramb|conteudo_ram[111][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[111][9]~regout\);

-- Location: LCCOMB_X30_Y7_N8
\ctrb|rg_ula|ramb|conteudo_ram[107][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[107][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[107][9]~feeder_combout\);

-- Location: LCFF_X30_Y7_N9
\ctrb|rg_ula|ramb|conteudo_ram[107][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[107][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[107][9]~regout\);

-- Location: LCFF_X25_Y18_N3
\ctrb|rg_ula|ramb|conteudo_ram[106][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[106][9]~regout\);

-- Location: LCCOMB_X25_Y18_N2
\ctrb|rg_ula|entr1[9]~1237\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1237_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[107][9]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[106][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[107][9]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[106][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[9]~1237_combout\);

-- Location: LCCOMB_X25_Y18_N4
\ctrb|rg_ula|entr1[9]~1238\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1238_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[9]~1237_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[111][9]~regout\))) # (!\ctrb|rg_ula|entr1[9]~1237_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[110][9]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[9]~1237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[110][9]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[111][9]~regout\,
	datad => \ctrb|rg_ula|entr1[9]~1237_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1238_combout\);

-- Location: LCCOMB_X16_Y15_N24
\ctrb|rg_ula|entr1[9]~1246\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1246_combout\ = (\ctrb|rg_ula|entr1[9]~1243_combout\ & (((\ctrb|rg_ula|entr1[9]~1245_combout\)) # (!\ctrb|rg_ula|regb|data_out1\(5)))) # (!\ctrb|rg_ula|entr1[9]~1243_combout\ & (\ctrb|rg_ula|regb|data_out1\(5) & 
-- ((\ctrb|rg_ula|entr1[9]~1238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[9]~1243_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|entr1[9]~1245_combout\,
	datad => \ctrb|rg_ula|entr1[9]~1238_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1246_combout\);

-- Location: LCCOMB_X20_Y8_N24
\ctrb|rg_ula|entr1[9]~1247\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1247_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[9]~1236_combout\ & ((\ctrb|rg_ula|entr1[9]~1246_combout\))) # (!\ctrb|rg_ula|entr1[9]~1236_combout\ & (\ctrb|rg_ula|entr1[9]~1215_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[9]~1236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[9]~1215_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[9]~1236_combout\,
	datad => \ctrb|rg_ula|entr1[9]~1246_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1247_combout\);

-- Location: LCFF_X21_Y9_N9
\ctrb|rg_ula|regb|reg6|registro[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[9]~59_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg6|registro\(9));

-- Location: LCCOMB_X18_Y8_N8
\ctrb|rg_ula|entr1[9]~1203\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1203_combout\ = (\ctrb|rg_ula|regb|data_out1[5]~4_combout\ & ((\ctrb|rg_ula|entr1[9]~1202_combout\) # ((!\ctrb|rg_ula|regb|data_out1[5]~3_combout\)))) # (!\ctrb|rg_ula|regb|data_out1[5]~4_combout\ & 
-- (((\ctrb|rg_ula|regb|reg4|registro\(9) & \ctrb|rg_ula|regb|data_out1[5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[9]~1202_combout\,
	datab => \ctrb|rg_ula|regb|data_out1[5]~4_combout\,
	datac => \ctrb|rg_ula|regb|reg4|registro\(9),
	datad => \ctrb|rg_ula|regb|data_out1[5]~3_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1203_combout\);

-- Location: LCCOMB_X19_Y7_N24
\ctrb|rg_ula|entr1[9]~1204\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1204_combout\ = (\ctrb|rg_ula|regb|data_out1[5]~0_combout\ & ((\ctrb|rg_ula|entr1[9]~1203_combout\ & ((\ctrb|rg_ula|regb|reg6|registro\(9)))) # (!\ctrb|rg_ula|entr1[9]~1203_combout\ & (\ctrb|rg_ula|regb|reg2|registro\(9))))) # 
-- (!\ctrb|rg_ula|regb|data_out1[5]~0_combout\ & (((\ctrb|rg_ula|entr1[9]~1203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg2|registro\(9),
	datab => \ctrb|rg_ula|regb|data_out1[5]~0_combout\,
	datac => \ctrb|rg_ula|regb|reg6|registro\(9),
	datad => \ctrb|rg_ula|entr1[9]~1203_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1204_combout\);

-- Location: LCFF_X14_Y14_N21
\ctrb|rg_ula|ramb|conteudo_ram[54][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[54][9]~regout\);

-- Location: LCFF_X24_Y18_N29
\ctrb|rg_ula|ramb|conteudo_ram[62][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[62][9]~regout\);

-- Location: LCFF_X22_Y15_N25
\ctrb|rg_ula|ramb|conteudo_ram[50][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[50][9]~regout\);

-- Location: LCCOMB_X22_Y15_N24
\ctrb|rg_ula|entr1[9]~1190\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1190_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[58][9]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[50][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[58][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[50][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[9]~1190_combout\);

-- Location: LCCOMB_X24_Y18_N28
\ctrb|rg_ula|entr1[9]~1191\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1191_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[9]~1190_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[62][9]~regout\))) # (!\ctrb|rg_ula|entr1[9]~1190_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[54][9]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[9]~1190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[54][9]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[62][9]~regout\,
	datad => \ctrb|rg_ula|entr1[9]~1190_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1191_combout\);

-- Location: LCFF_X20_Y20_N9
\ctrb|rg_ula|ramb|conteudo_ram[59][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[59][9]~regout\);

-- Location: LCFF_X20_Y20_N19
\ctrb|rg_ula|ramb|conteudo_ram[51][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[51][9]~regout\);

-- Location: LCCOMB_X20_Y20_N18
\ctrb|rg_ula|entr1[9]~1197\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1197_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[55][9]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[51][9]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[55][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[51][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[9]~1197_combout\);

-- Location: LCCOMB_X20_Y20_N8
\ctrb|rg_ula|entr1[9]~1198\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1198_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[9]~1197_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[63][9]~regout\)) # (!\ctrb|rg_ula|entr1[9]~1197_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[59][9]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[9]~1197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[63][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[59][9]~regout\,
	datad => \ctrb|rg_ula|entr1[9]~1197_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1198_combout\);

-- Location: LCCOMB_X22_Y18_N16
\ctrb|rg_ula|ramb|conteudo_ram[60][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[60][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[60][9]~feeder_combout\);

-- Location: LCFF_X22_Y18_N17
\ctrb|rg_ula|ramb|conteudo_ram[60][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[60][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[60][9]~regout\);

-- Location: LCFF_X23_Y14_N7
\ctrb|rg_ula|ramb|conteudo_ram[52][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[52][9]~regout\);

-- Location: LCCOMB_X14_Y15_N0
\ctrb|rg_ula|ramb|conteudo_ram[56][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[56][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[56][9]~feeder_combout\);

-- Location: LCFF_X14_Y15_N1
\ctrb|rg_ula|ramb|conteudo_ram[56][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[56][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[56][9]~regout\);

-- Location: LCFF_X23_Y14_N13
\ctrb|rg_ula|ramb|conteudo_ram[48][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[48][9]~regout\);

-- Location: LCCOMB_X23_Y14_N12
\ctrb|rg_ula|entr1[9]~1194\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1194_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[56][9]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[48][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[56][9]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[48][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[9]~1194_combout\);

-- Location: LCCOMB_X23_Y14_N6
\ctrb|rg_ula|entr1[9]~1195\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1195_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[9]~1194_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[60][9]~regout\)) # (!\ctrb|rg_ula|entr1[9]~1194_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[52][9]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[9]~1194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[60][9]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[52][9]~regout\,
	datad => \ctrb|rg_ula|entr1[9]~1194_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1195_combout\);

-- Location: LCFF_X20_Y19_N21
\ctrb|rg_ula|ramb|conteudo_ram[57][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[57][9]~regout\);

-- Location: LCFF_X26_Y18_N23
\ctrb|rg_ula|ramb|conteudo_ram[53][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[53][9]~regout\);

-- Location: LCFF_X25_Y16_N7
\ctrb|rg_ula|ramb|conteudo_ram[49][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[49][9]~regout\);

-- Location: LCCOMB_X25_Y16_N6
\ctrb|rg_ula|entr1[9]~1192\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1192_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[53][9]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[49][9]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[53][9]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[49][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[9]~1192_combout\);

-- Location: LCCOMB_X20_Y19_N20
\ctrb|rg_ula|entr1[9]~1193\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1193_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[9]~1192_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[61][9]~regout\)) # (!\ctrb|rg_ula|entr1[9]~1192_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[57][9]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[9]~1192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[61][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[57][9]~regout\,
	datad => \ctrb|rg_ula|entr1[9]~1192_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1193_combout\);

-- Location: LCCOMB_X19_Y16_N0
\ctrb|rg_ula|entr1[9]~1196\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1196_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|regb|data_out1\(0))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[9]~1193_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|entr1[9]~1195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|entr1[9]~1195_combout\,
	datad => \ctrb|rg_ula|entr1[9]~1193_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1196_combout\);

-- Location: LCCOMB_X19_Y16_N18
\ctrb|rg_ula|entr1[9]~1199\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1199_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[9]~1196_combout\ & ((\ctrb|rg_ula|entr1[9]~1198_combout\))) # (!\ctrb|rg_ula|entr1[9]~1196_combout\ & (\ctrb|rg_ula|entr1[9]~1191_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[9]~1196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|entr1[9]~1191_combout\,
	datac => \ctrb|rg_ula|entr1[9]~1198_combout\,
	datad => \ctrb|rg_ula|entr1[9]~1196_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1199_combout\);

-- Location: LCCOMB_X23_Y18_N0
\ctrb|rg_ula|ramb|conteudo_ram[12][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[12][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[12][9]~feeder_combout\);

-- Location: LCFF_X23_Y18_N1
\ctrb|rg_ula|ramb|conteudo_ram[12][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[12][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[12][9]~regout\);

-- Location: LCFF_X20_Y8_N5
\ctrb|rg_ula|ramb|conteudo_ram[13][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[13][9]~regout\);

-- Location: LCFF_X22_Y16_N19
\ctrb|rg_ula|ramb|conteudo_ram[8][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[8][9]~regout\);

-- Location: LCCOMB_X22_Y16_N18
\ctrb|rg_ula|entr1[9]~1179\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1179_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[9][9]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[8][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[9][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[8][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[9]~1179_combout\);

-- Location: LCCOMB_X20_Y8_N4
\ctrb|rg_ula|entr1[9]~1180\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1180_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[9]~1179_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[13][9]~regout\))) # (!\ctrb|rg_ula|entr1[9]~1179_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[12][9]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[9]~1179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[12][9]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[13][9]~regout\,
	datad => \ctrb|rg_ula|entr1[9]~1179_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1180_combout\);

-- Location: LCFF_X13_Y13_N17
\ctrb|rg_ula|ramb|conteudo_ram[15][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[15][9]~regout\);

-- Location: LCFF_X13_Y13_N31
\ctrb|rg_ula|ramb|conteudo_ram[10][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[10][9]~regout\);

-- Location: LCCOMB_X13_Y13_N30
\ctrb|rg_ula|entr1[9]~1186\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1186_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[14][9]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[10][9]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[14][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[10][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[9]~1186_combout\);

-- Location: LCCOMB_X13_Y13_N16
\ctrb|rg_ula|entr1[9]~1187\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1187_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[9]~1186_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[15][9]~regout\))) # (!\ctrb|rg_ula|entr1[9]~1186_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[11][9]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[9]~1186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[11][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[15][9]~regout\,
	datad => \ctrb|rg_ula|entr1[9]~1186_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1187_combout\);

-- Location: LCCOMB_X21_Y18_N16
\ctrb|rg_ula|ramb|conteudo_ram[5][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[5][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[5][9]~feeder_combout\);

-- Location: LCFF_X21_Y18_N17
\ctrb|rg_ula|ramb|conteudo_ram[5][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[5][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[5][9]~regout\);

-- Location: LCFF_X26_Y16_N3
\ctrb|rg_ula|ramb|conteudo_ram[4][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[4][9]~regout\);

-- Location: LCFF_X23_Y15_N11
\ctrb|rg_ula|ramb|conteudo_ram[0][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[0][9]~regout\);

-- Location: LCCOMB_X23_Y15_N10
\ctrb|rg_ula|entr1[9]~1183\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1183_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[1][9]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[0][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[1][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[0][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[9]~1183_combout\);

-- Location: LCCOMB_X26_Y16_N2
\ctrb|rg_ula|entr1[9]~1184\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1184_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[9]~1183_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[5][9]~regout\)) # (!\ctrb|rg_ula|entr1[9]~1183_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[4][9]~regout\))))) 
-- # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[9]~1183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[5][9]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[4][9]~regout\,
	datad => \ctrb|rg_ula|entr1[9]~1183_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1184_combout\);

-- Location: LCFF_X20_Y17_N19
\ctrb|rg_ula|ramb|conteudo_ram[2][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[2][9]~regout\);

-- Location: LCCOMB_X20_Y17_N18
\ctrb|rg_ula|entr1[9]~1181\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1181_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[6][9]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[2][9]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[6][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[2][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[9]~1181_combout\);

-- Location: LCFF_X20_Y17_N21
\ctrb|rg_ula|ramb|conteudo_ram[7][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[7][9]~regout\);

-- Location: LCCOMB_X20_Y17_N20
\ctrb|rg_ula|entr1[9]~1182\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1182_combout\ = (\ctrb|rg_ula|entr1[9]~1181_combout\ & (((\ctrb|rg_ula|ramb|conteudo_ram[7][9]~regout\) # (!\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|entr1[9]~1181_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[3][9]~regout\ & 
-- ((\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[3][9]~regout\,
	datab => \ctrb|rg_ula|entr1[9]~1181_combout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[7][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[9]~1182_combout\);

-- Location: LCCOMB_X20_Y8_N30
\ctrb|rg_ula|entr1[9]~1185\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1185_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3)) # ((\ctrb|rg_ula|entr1[9]~1182_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (!\ctrb|rg_ula|regb|data_out1\(3) & 
-- (\ctrb|rg_ula|entr1[9]~1184_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|entr1[9]~1184_combout\,
	datad => \ctrb|rg_ula|entr1[9]~1182_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1185_combout\);

-- Location: LCCOMB_X20_Y8_N20
\ctrb|rg_ula|entr1[9]~1188\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1188_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[9]~1185_combout\ & ((\ctrb|rg_ula|entr1[9]~1187_combout\))) # (!\ctrb|rg_ula|entr1[9]~1185_combout\ & (\ctrb|rg_ula|entr1[9]~1180_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[9]~1185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|entr1[9]~1180_combout\,
	datac => \ctrb|rg_ula|entr1[9]~1187_combout\,
	datad => \ctrb|rg_ula|entr1[9]~1185_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1188_combout\);

-- Location: LCFF_X18_Y14_N21
\ctrb|rg_ula|ramb|conteudo_ram[19][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[19][9]~regout\);

-- Location: LCFF_X21_Y17_N17
\ctrb|rg_ula|ramb|conteudo_ram[18][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[18][9]~regout\);

-- Location: LCCOMB_X21_Y17_N16
\ctrb|rg_ula|entr1[9]~1169\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1169_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[22][9]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[18][9]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[22][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[18][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[9]~1169_combout\);

-- Location: LCCOMB_X18_Y14_N20
\ctrb|rg_ula|entr1[9]~1170\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1170_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[9]~1169_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[23][9]~regout\)) # (!\ctrb|rg_ula|entr1[9]~1169_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[19][9]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[9]~1169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[23][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[19][9]~regout\,
	datad => \ctrb|rg_ula|entr1[9]~1169_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1170_combout\);

-- Location: LCFF_X25_Y17_N21
\ctrb|rg_ula|ramb|conteudo_ram[21][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[21][9]~regout\);

-- Location: LCFF_X22_Y17_N29
\ctrb|rg_ula|ramb|conteudo_ram[20][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[20][9]~regout\);

-- Location: LCFF_X22_Y17_N31
\ctrb|rg_ula|ramb|conteudo_ram[16][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[16][9]~regout\);

-- Location: LCCOMB_X22_Y17_N30
\ctrb|rg_ula|entr1[9]~1173\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1173_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[17][9]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[16][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[17][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[16][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[9]~1173_combout\);

-- Location: LCCOMB_X22_Y17_N28
\ctrb|rg_ula|entr1[9]~1174\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1174_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[9]~1173_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[21][9]~regout\)) # (!\ctrb|rg_ula|entr1[9]~1173_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[20][9]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[9]~1173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[21][9]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[20][9]~regout\,
	datad => \ctrb|rg_ula|entr1[9]~1173_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1174_combout\);

-- Location: LCCOMB_X21_Y7_N4
\ctrb|rg_ula|entr1[9]~1175\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1175_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|entr1[9]~1172_combout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[9]~1174_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[9]~1172_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|regb|data_out1\(3),
	datad => \ctrb|rg_ula|entr1[9]~1174_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1175_combout\);

-- Location: LCCOMB_X20_Y8_N18
\ctrb|rg_ula|entr1[9]~1178\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1178_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[9]~1175_combout\ & (\ctrb|rg_ula|entr1[9]~1177_combout\)) # (!\ctrb|rg_ula|entr1[9]~1175_combout\ & ((\ctrb|rg_ula|entr1[9]~1170_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[9]~1175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[9]~1177_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|entr1[9]~1170_combout\,
	datad => \ctrb|rg_ula|entr1[9]~1175_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1178_combout\);

-- Location: LCCOMB_X20_Y8_N14
\ctrb|rg_ula|entr1[9]~1189\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1189_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|regb|data_out1\(4))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[9]~1178_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|entr1[9]~1188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|entr1[9]~1188_combout\,
	datad => \ctrb|rg_ula|entr1[9]~1178_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1189_combout\);

-- Location: LCFF_X20_Y16_N17
\ctrb|rg_ula|ramb|conteudo_ram[34][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[34][9]~regout\);

-- Location: LCFF_X21_Y16_N25
\ctrb|rg_ula|ramb|conteudo_ram[32][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[32][9]~regout\);

-- Location: LCCOMB_X21_Y16_N24
\ctrb|rg_ula|entr1[9]~1163\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1163_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|ramb|conteudo_ram[33][9]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[32][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[33][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[32][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[9]~1163_combout\);

-- Location: LCCOMB_X20_Y16_N16
\ctrb|rg_ula|entr1[9]~1164\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1164_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[9]~1163_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[35][9]~regout\)) # (!\ctrb|rg_ula|entr1[9]~1163_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[34][9]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[9]~1163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[35][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[34][9]~regout\,
	datad => \ctrb|rg_ula|entr1[9]~1163_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1164_combout\);

-- Location: LCCOMB_X22_Y20_N8
\ctrb|rg_ula|ramb|conteudo_ram[37][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[37][9]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(9),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[37][9]~feeder_combout\);

-- Location: LCFF_X22_Y20_N9
\ctrb|rg_ula|ramb|conteudo_ram[37][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[37][9]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[37][9]~regout\);

-- Location: LCFF_X20_Y16_N31
\ctrb|rg_ula|ramb|conteudo_ram[39][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[39][9]~regout\);

-- Location: LCFF_X13_Y16_N25
\ctrb|rg_ula|ramb|conteudo_ram[38][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[38][9]~regout\);

-- Location: LCFF_X16_Y16_N9
\ctrb|rg_ula|ramb|conteudo_ram[36][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[36][9]~regout\);

-- Location: LCCOMB_X16_Y16_N8
\ctrb|rg_ula|entr1[9]~1161\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1161_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[38][9]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[36][9]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[38][9]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[36][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[9]~1161_combout\);

-- Location: LCCOMB_X20_Y16_N30
\ctrb|rg_ula|entr1[9]~1162\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1162_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[9]~1161_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[39][9]~regout\))) # (!\ctrb|rg_ula|entr1[9]~1161_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[37][9]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[9]~1161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[37][9]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[39][9]~regout\,
	datad => \ctrb|rg_ula|entr1[9]~1161_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1162_combout\);

-- Location: LCCOMB_X20_Y16_N22
\ctrb|rg_ula|entr1[9]~1165\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1165_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|regb|data_out1\(2))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[9]~1162_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|entr1[9]~1164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[9]~1164_combout\,
	datad => \ctrb|rg_ula|entr1[9]~1162_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1165_combout\);

-- Location: LCFF_X19_Y16_N29
\ctrb|rg_ula|ramb|conteudo_ram[40][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[40][9]~regout\);

-- Location: LCCOMB_X19_Y16_N28
\ctrb|rg_ula|entr1[9]~1159\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1159_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[41][9]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|conteudo_ram[40][9]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[41][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[40][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[9]~1159_combout\);

-- Location: LCFF_X19_Y16_N7
\ctrb|rg_ula|ramb|conteudo_ram[43][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[43][9]~regout\);

-- Location: LCCOMB_X19_Y16_N6
\ctrb|rg_ula|entr1[9]~1160\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1160_combout\ = (\ctrb|rg_ula|entr1[9]~1159_combout\ & (((\ctrb|rg_ula|ramb|conteudo_ram[43][9]~regout\) # (!\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|entr1[9]~1159_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[42][9]~regout\ 
-- & ((\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[42][9]~regout\,
	datab => \ctrb|rg_ula|entr1[9]~1159_combout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[43][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[9]~1160_combout\);

-- Location: LCFF_X15_Y10_N13
\ctrb|rg_ula|ramb|conteudo_ram[47][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[47][9]~regout\);

-- Location: LCFF_X15_Y10_N11
\ctrb|rg_ula|ramb|conteudo_ram[45][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[45][9]~regout\);

-- Location: LCFF_X16_Y9_N29
\ctrb|rg_ula|ramb|conteudo_ram[44][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(9),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[44][9]~regout\);

-- Location: LCCOMB_X16_Y9_N28
\ctrb|rg_ula|entr1[9]~1166\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1166_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[46][9]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[44][9]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[46][9]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[44][9]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[9]~1166_combout\);

-- Location: LCCOMB_X15_Y10_N10
\ctrb|rg_ula|entr1[9]~1167\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1167_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[9]~1166_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[47][9]~regout\)) # (!\ctrb|rg_ula|entr1[9]~1166_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[45][9]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[9]~1166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[47][9]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[45][9]~regout\,
	datad => \ctrb|rg_ula|entr1[9]~1166_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1167_combout\);

-- Location: LCCOMB_X20_Y16_N24
\ctrb|rg_ula|entr1[9]~1168\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1168_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[9]~1165_combout\ & ((\ctrb|rg_ula|entr1[9]~1167_combout\))) # (!\ctrb|rg_ula|entr1[9]~1165_combout\ & (\ctrb|rg_ula|entr1[9]~1160_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|entr1[9]~1165_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|entr1[9]~1165_combout\,
	datac => \ctrb|rg_ula|entr1[9]~1160_combout\,
	datad => \ctrb|rg_ula|entr1[9]~1167_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1168_combout\);

-- Location: LCCOMB_X20_Y8_N12
\ctrb|rg_ula|entr1[9]~1200\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1200_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[9]~1189_combout\ & (\ctrb|rg_ula|entr1[9]~1199_combout\)) # (!\ctrb|rg_ula|entr1[9]~1189_combout\ & ((\ctrb|rg_ula|entr1[9]~1168_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[9]~1189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|entr1[9]~1199_combout\,
	datac => \ctrb|rg_ula|entr1[9]~1189_combout\,
	datad => \ctrb|rg_ula|entr1[9]~1168_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1200_combout\);

-- Location: LCCOMB_X20_Y8_N26
\ctrb|rg_ula|entr1[9]~1205\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1205_combout\ = (\ctrb|rg_ula|entr1[11]~86_combout\ & (\ctrb|rg_ula|entr1[11]~84_combout\)) # (!\ctrb|rg_ula|entr1[11]~86_combout\ & ((\ctrb|rg_ula|entr1[11]~84_combout\ & ((\ctrb|rg_ula|entr1[9]~1200_combout\))) # 
-- (!\ctrb|rg_ula|entr1[11]~84_combout\ & (\ctrb|rg_ula|entr1[9]~1204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[11]~86_combout\,
	datab => \ctrb|rg_ula|entr1[11]~84_combout\,
	datac => \ctrb|rg_ula|entr1[9]~1204_combout\,
	datad => \ctrb|rg_ula|entr1[9]~1200_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1205_combout\);

-- Location: LCCOMB_X20_Y8_N2
\ctrb|rg_ula|entr1[9]~1248\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[9]~1248_combout\ = (\ctrb|rg_ula|entr1[11]~86_combout\ & ((\ctrb|rg_ula|entr1[9]~1205_combout\ & ((\ctrb|rg_ula|entr1[9]~1247_combout\))) # (!\ctrb|rg_ula|entr1[9]~1205_combout\ & (\ctrb|data_in[15]~0_combout\)))) # 
-- (!\ctrb|rg_ula|entr1[11]~86_combout\ & (((\ctrb|rg_ula|entr1[9]~1205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|data_in[15]~0_combout\,
	datab => \ctrb|rg_ula|entr1[11]~86_combout\,
	datac => \ctrb|rg_ula|entr1[9]~1247_combout\,
	datad => \ctrb|rg_ula|entr1[9]~1205_combout\,
	combout => \ctrb|rg_ula|entr1[9]~1248_combout\);

-- Location: LCCOMB_X20_Y12_N20
\ctrb|rg_ula|ulab|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add1~20_combout\ = ((\ctrb|rg_ula|entr0[10]~14_combout\ $ (\ctrb|rg_ula|entr1[10]~1158_combout\ $ (!\ctrb|rg_ula|ulab|Add1~19\)))) # (GND)
-- \ctrb|rg_ula|ulab|Add1~21\ = CARRY((\ctrb|rg_ula|entr0[10]~14_combout\ & ((\ctrb|rg_ula|entr1[10]~1158_combout\) # (!\ctrb|rg_ula|ulab|Add1~19\))) # (!\ctrb|rg_ula|entr0[10]~14_combout\ & (\ctrb|rg_ula|entr1[10]~1158_combout\ & 
-- !\ctrb|rg_ula|ulab|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[10]~14_combout\,
	datab => \ctrb|rg_ula|entr1[10]~1158_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add1~19\,
	combout => \ctrb|rg_ula|ulab|Add1~20_combout\,
	cout => \ctrb|rg_ula|ulab|Add1~21\);

-- Location: LCCOMB_X20_Y11_N20
\ctrb|rg_ula|ulab|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add0~20_combout\ = ((\ctrb|rg_ula|entr1[10]~1158_combout\ $ (\ctrb|rg_ula|entr0[10]~14_combout\ $ (\ctrb|rg_ula|ulab|Add0~19\)))) # (GND)
-- \ctrb|rg_ula|ulab|Add0~21\ = CARRY((\ctrb|rg_ula|entr1[10]~1158_combout\ & (\ctrb|rg_ula|entr0[10]~14_combout\ & !\ctrb|rg_ula|ulab|Add0~19\)) # (!\ctrb|rg_ula|entr1[10]~1158_combout\ & ((\ctrb|rg_ula|entr0[10]~14_combout\) # 
-- (!\ctrb|rg_ula|ulab|Add0~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[10]~1158_combout\,
	datab => \ctrb|rg_ula|entr0[10]~14_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add0~19\,
	combout => \ctrb|rg_ula|ulab|Add0~20_combout\,
	cout => \ctrb|rg_ula|ulab|Add0~21\);

-- Location: LCCOMB_X19_Y12_N0
\ctrb|rg_ula|ulab|saida[10]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[10]~54_combout\ = (\ctrb|rg_ula|ulab|saida[10]~53_combout\ & ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\) # ((\ctrb|rg_ula|ulab|Add0~20_combout\)))) # (!\ctrb|rg_ula|ulab|saida[10]~53_combout\ & 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & (\ctrb|rg_ula|ulab|Add1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ulab|saida[10]~53_combout\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datac => \ctrb|rg_ula|ulab|Add1~20_combout\,
	datad => \ctrb|rg_ula|ulab|Add0~20_combout\,
	combout => \ctrb|rg_ula|ulab|saida[10]~54_combout\);

-- Location: LCCOMB_X19_Y12_N10
\ctrb|rg_ula|ulab|saida[10]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[10]~55_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & (\ctrb|rg_ula|ulab|saida[10]~52_combout\))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & (((\ctrb|rg_ula|ulab|saida[10]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datac => \ctrb|rg_ula|ulab|saida[10]~52_combout\,
	datad => \ctrb|rg_ula|ulab|saida[10]~54_combout\,
	combout => \ctrb|rg_ula|ulab|saida[10]~55_combout\);

-- Location: LCFF_X20_Y12_N21
\ctrb|rg_ula|regb|reg2|registro[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[10]~55_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg2|registro\(10));

-- Location: LCFF_X18_Y8_N19
\ctrb|rg_ula|regb|reg4|registro[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[10]~55_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg4|registro\(10));

-- Location: LCCOMB_X20_Y7_N18
\ctrb|rg_ula|regb|data_out0[10]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[10]~47_combout\ = (\ctrb|rg_ula|regb|data_out0[0]~4_combout\ & ((\ctrb|rg_ula|regb|data_out0[10]~46_combout\) # ((!\ctrb|rg_ula|regb|data_out0[0]~3_combout\)))) # (!\ctrb|rg_ula|regb|data_out0[0]~4_combout\ & 
-- (((\ctrb|rg_ula|regb|data_out0[0]~3_combout\ & \ctrb|rg_ula|regb|reg4|registro\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out0[10]~46_combout\,
	datab => \ctrb|rg_ula|regb|data_out0[0]~4_combout\,
	datac => \ctrb|rg_ula|regb|data_out0[0]~3_combout\,
	datad => \ctrb|rg_ula|regb|reg4|registro\(10),
	combout => \ctrb|rg_ula|regb|data_out0[10]~47_combout\);

-- Location: LCCOMB_X20_Y7_N4
\ctrb|rg_ula|regb|data_out0[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0\(10) = (\ctrb|rg_ula|regb|data_out0[0]~0_combout\ & ((\ctrb|rg_ula|regb|data_out0[10]~47_combout\ & (\ctrb|rg_ula|regb|reg6|registro\(10))) # (!\ctrb|rg_ula|regb|data_out0[10]~47_combout\ & 
-- ((\ctrb|rg_ula|regb|reg2|registro\(10)))))) # (!\ctrb|rg_ula|regb|data_out0[0]~0_combout\ & (((\ctrb|rg_ula|regb|data_out0[10]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg6|registro\(10),
	datab => \ctrb|rg_ula|regb|data_out0[0]~0_combout\,
	datac => \ctrb|rg_ula|regb|reg2|registro\(10),
	datad => \ctrb|rg_ula|regb|data_out0[10]~47_combout\,
	combout => \ctrb|rg_ula|regb|data_out0\(10));

-- Location: LCCOMB_X19_Y10_N28
\ctrb|rg_ula|entr0[10]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr0[10]~14_combout\ = (\ctrb|mux_PC~0_combout\ & (\ctrb|ctrl|PC|registro\(6))) # (!\ctrb|mux_PC~0_combout\ & ((\ctrb|rg_ula|regb|data_out0\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|mux_PC~0_combout\,
	datab => \ctrb|ctrl|PC|registro\(6),
	datad => \ctrb|rg_ula|regb|data_out0\(10),
	combout => \ctrb|rg_ula|entr0[10]~14_combout\);

-- Location: LCCOMB_X20_Y12_N22
\ctrb|rg_ula|ulab|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add1~22_combout\ = (\ctrb|rg_ula|entr1[11]~1068_combout\ & ((\ctrb|rg_ula|entr0[11]~13_combout\ & (\ctrb|rg_ula|ulab|Add1~21\ & VCC)) # (!\ctrb|rg_ula|entr0[11]~13_combout\ & (!\ctrb|rg_ula|ulab|Add1~21\)))) # 
-- (!\ctrb|rg_ula|entr1[11]~1068_combout\ & ((\ctrb|rg_ula|entr0[11]~13_combout\ & (!\ctrb|rg_ula|ulab|Add1~21\)) # (!\ctrb|rg_ula|entr0[11]~13_combout\ & ((\ctrb|rg_ula|ulab|Add1~21\) # (GND)))))
-- \ctrb|rg_ula|ulab|Add1~23\ = CARRY((\ctrb|rg_ula|entr1[11]~1068_combout\ & (!\ctrb|rg_ula|entr0[11]~13_combout\ & !\ctrb|rg_ula|ulab|Add1~21\)) # (!\ctrb|rg_ula|entr1[11]~1068_combout\ & ((!\ctrb|rg_ula|ulab|Add1~21\) # 
-- (!\ctrb|rg_ula|entr0[11]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[11]~1068_combout\,
	datab => \ctrb|rg_ula|entr0[11]~13_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add1~21\,
	combout => \ctrb|rg_ula|ulab|Add1~22_combout\,
	cout => \ctrb|rg_ula|ulab|Add1~23\);

-- Location: LCCOMB_X20_Y11_N22
\ctrb|rg_ula|ulab|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add0~22_combout\ = (\ctrb|rg_ula|entr0[11]~13_combout\ & ((\ctrb|rg_ula|entr1[11]~1068_combout\ & (!\ctrb|rg_ula|ulab|Add0~21\)) # (!\ctrb|rg_ula|entr1[11]~1068_combout\ & (\ctrb|rg_ula|ulab|Add0~21\ & VCC)))) # 
-- (!\ctrb|rg_ula|entr0[11]~13_combout\ & ((\ctrb|rg_ula|entr1[11]~1068_combout\ & ((\ctrb|rg_ula|ulab|Add0~21\) # (GND))) # (!\ctrb|rg_ula|entr1[11]~1068_combout\ & (!\ctrb|rg_ula|ulab|Add0~21\))))
-- \ctrb|rg_ula|ulab|Add0~23\ = CARRY((\ctrb|rg_ula|entr0[11]~13_combout\ & (\ctrb|rg_ula|entr1[11]~1068_combout\ & !\ctrb|rg_ula|ulab|Add0~21\)) # (!\ctrb|rg_ula|entr0[11]~13_combout\ & ((\ctrb|rg_ula|entr1[11]~1068_combout\) # 
-- (!\ctrb|rg_ula|ulab|Add0~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[11]~13_combout\,
	datab => \ctrb|rg_ula|entr1[11]~1068_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add0~21\,
	combout => \ctrb|rg_ula|ulab|Add0~22_combout\,
	cout => \ctrb|rg_ula|ulab|Add0~23\);

-- Location: LCCOMB_X19_Y12_N28
\ctrb|rg_ula|ulab|saida[11]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[11]~49_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & (((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\)))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & 
-- ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\ctrb|rg_ula|ulab|Add0~22_combout\))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & (\ctrb|rg_ula|ulab|Add1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datab => \ctrb|rg_ula|ulab|Add1~22_combout\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datad => \ctrb|rg_ula|ulab|Add0~22_combout\,
	combout => \ctrb|rg_ula|ulab|saida[11]~49_combout\);

-- Location: LCCOMB_X19_Y12_N6
\ctrb|rg_ula|ulab|saida[11]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[11]~50_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & ((\ctrb|rg_ula|ulab|saida[11]~49_combout\ & ((\ctrb|rg_ula|entr0[10]~14_combout\))) # (!\ctrb|rg_ula|ulab|saida[11]~49_combout\ & 
-- (\ctrb|rg_ula|entr0[11]~13_combout\)))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & (((\ctrb|rg_ula|ulab|saida[11]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[11]~13_combout\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datac => \ctrb|rg_ula|entr0[10]~14_combout\,
	datad => \ctrb|rg_ula|ulab|saida[11]~49_combout\,
	combout => \ctrb|rg_ula|ulab|saida[11]~50_combout\);

-- Location: LCCOMB_X19_Y12_N22
\ctrb|rg_ula|ulab|saida[11]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[11]~51_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & (\ctrb|rg_ula|ulab|saida[11]~48_combout\))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & (((\ctrb|rg_ula|ulab|saida[11]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datac => \ctrb|rg_ula|ulab|saida[11]~48_combout\,
	datad => \ctrb|rg_ula|ulab|saida[11]~50_combout\,
	combout => \ctrb|rg_ula|ulab|saida[11]~51_combout\);

-- Location: LCFF_X20_Y12_N13
\ctrb|rg_ula|regb|reg6|registro[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[11]~51_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg6|registro\(11));

-- Location: LCFF_X19_Y9_N19
\ctrb|rg_ula|regb|reg3|registro[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[11]~51_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg3|registro\(11));

-- Location: LCFF_X19_Y12_N9
\ctrb|rg_ula|regb|reg1|registro[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[11]~51_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg1|registro\(11));

-- Location: LCCOMB_X19_Y9_N18
\ctrb|rg_ula|regb|data_out0[11]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[11]~42_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\ & ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\) # ((\ctrb|rg_ula|regb|reg3|registro\(11))))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\ & (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & ((\ctrb|rg_ula|regb|reg1|registro\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	datac => \ctrb|rg_ula|regb|reg3|registro\(11),
	datad => \ctrb|rg_ula|regb|reg1|registro\(11),
	combout => \ctrb|rg_ula|regb|data_out0[11]~42_combout\);

-- Location: LCCOMB_X19_Y9_N20
\ctrb|rg_ula|regb|data_out0[11]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[11]~43_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & ((\ctrb|rg_ula|regb|data_out0[11]~42_combout\ & ((\ctrb|rg_ula|regb|reg7|registro\(11)))) # (!\ctrb|rg_ula|regb|data_out0[11]~42_combout\ & 
-- (\ctrb|rg_ula|regb|reg5|registro\(11))))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & (((\ctrb|rg_ula|regb|data_out0[11]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg5|registro\(11),
	datab => \ctrb|rg_ula|regb|reg7|registro\(11),
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	datad => \ctrb|rg_ula|regb|data_out0[11]~42_combout\,
	combout => \ctrb|rg_ula|regb|data_out0[11]~43_combout\);

-- Location: LCCOMB_X19_Y9_N2
\ctrb|rg_ula|regb|data_out0[11]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[11]~44_combout\ = (\ctrb|rg_ula|regb|data_out0[0]~4_combout\ & (((\ctrb|rg_ula|regb|data_out0[11]~43_combout\) # (!\ctrb|rg_ula|regb|data_out0[0]~3_combout\)))) # (!\ctrb|rg_ula|regb|data_out0[0]~4_combout\ & 
-- (\ctrb|rg_ula|regb|reg4|registro\(11) & ((\ctrb|rg_ula|regb|data_out0[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out0[0]~4_combout\,
	datab => \ctrb|rg_ula|regb|reg4|registro\(11),
	datac => \ctrb|rg_ula|regb|data_out0[11]~43_combout\,
	datad => \ctrb|rg_ula|regb|data_out0[0]~3_combout\,
	combout => \ctrb|rg_ula|regb|data_out0[11]~44_combout\);

-- Location: LCCOMB_X19_Y13_N6
\ctrb|rg_ula|regb|data_out0[11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0\(11) = (\ctrb|rg_ula|regb|data_out0[11]~44_combout\ & (((\ctrb|rg_ula|regb|reg6|registro\(11)) # (!\ctrb|rg_ula|regb|data_out0[0]~0_combout\)))) # (!\ctrb|rg_ula|regb|data_out0[11]~44_combout\ & 
-- (\ctrb|rg_ula|regb|reg2|registro\(11) & ((\ctrb|rg_ula|regb|data_out0[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg2|registro\(11),
	datab => \ctrb|rg_ula|regb|reg6|registro\(11),
	datac => \ctrb|rg_ula|regb|data_out0[11]~44_combout\,
	datad => \ctrb|rg_ula|regb|data_out0[0]~0_combout\,
	combout => \ctrb|rg_ula|regb|data_out0\(11));

-- Location: LCCOMB_X19_Y13_N0
\ctrb|rg_ula|entr0[11]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr0[11]~13_combout\ = (\ctrb|mux_PC~0_combout\ & (\ctrb|ctrl|PC|registro\(6))) # (!\ctrb|mux_PC~0_combout\ & ((\ctrb|rg_ula|regb|data_out0\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|mux_PC~0_combout\,
	datab => \ctrb|ctrl|PC|registro\(6),
	datad => \ctrb|rg_ula|regb|data_out0\(11),
	combout => \ctrb|rg_ula|entr0[11]~13_combout\);

-- Location: LCCOMB_X20_Y12_N24
\ctrb|rg_ula|ulab|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add1~24_combout\ = ((\ctrb|rg_ula|entr0[12]~12_combout\ $ (\ctrb|rg_ula|entr1[12]~978_combout\ $ (!\ctrb|rg_ula|ulab|Add1~23\)))) # (GND)
-- \ctrb|rg_ula|ulab|Add1~25\ = CARRY((\ctrb|rg_ula|entr0[12]~12_combout\ & ((\ctrb|rg_ula|entr1[12]~978_combout\) # (!\ctrb|rg_ula|ulab|Add1~23\))) # (!\ctrb|rg_ula|entr0[12]~12_combout\ & (\ctrb|rg_ula|entr1[12]~978_combout\ & 
-- !\ctrb|rg_ula|ulab|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[12]~12_combout\,
	datab => \ctrb|rg_ula|entr1[12]~978_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add1~23\,
	combout => \ctrb|rg_ula|ulab|Add1~24_combout\,
	cout => \ctrb|rg_ula|ulab|Add1~25\);

-- Location: LCCOMB_X20_Y11_N24
\ctrb|rg_ula|ulab|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add0~24_combout\ = ((\ctrb|rg_ula|entr1[12]~978_combout\ $ (\ctrb|rg_ula|entr0[12]~12_combout\ $ (\ctrb|rg_ula|ulab|Add0~23\)))) # (GND)
-- \ctrb|rg_ula|ulab|Add0~25\ = CARRY((\ctrb|rg_ula|entr1[12]~978_combout\ & (\ctrb|rg_ula|entr0[12]~12_combout\ & !\ctrb|rg_ula|ulab|Add0~23\)) # (!\ctrb|rg_ula|entr1[12]~978_combout\ & ((\ctrb|rg_ula|entr0[12]~12_combout\) # 
-- (!\ctrb|rg_ula|ulab|Add0~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[12]~978_combout\,
	datab => \ctrb|rg_ula|entr0[12]~12_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add0~23\,
	combout => \ctrb|rg_ula|ulab|Add0~24_combout\,
	cout => \ctrb|rg_ula|ulab|Add0~25\);

-- Location: LCCOMB_X19_Y10_N26
\ctrb|rg_ula|ulab|saida[12]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[12]~46_combout\ = (\ctrb|rg_ula|ulab|saida[12]~45_combout\ & (((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\) # (\ctrb|rg_ula|ulab|Add0~24_combout\)))) # (!\ctrb|rg_ula|ulab|saida[12]~45_combout\ & 
-- (\ctrb|rg_ula|ulab|Add1~24_combout\ & (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ulab|saida[12]~45_combout\,
	datab => \ctrb|rg_ula|ulab|Add1~24_combout\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datad => \ctrb|rg_ula|ulab|Add0~24_combout\,
	combout => \ctrb|rg_ula|ulab|saida[12]~46_combout\);

-- Location: LCCOMB_X19_Y10_N24
\ctrb|rg_ula|ulab|saida[12]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[12]~47_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & (\ctrb|rg_ula|ulab|saida[12]~44_combout\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & (((\ctrb|rg_ula|ulab|saida[12]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\,
	datab => \ctrb|rg_ula|ulab|saida[12]~44_combout\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datad => \ctrb|rg_ula|ulab|saida[12]~46_combout\,
	combout => \ctrb|rg_ula|ulab|saida[12]~47_combout\);

-- Location: LCFF_X18_Y8_N31
\ctrb|rg_ula|regb|reg4|registro[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[12]~47_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg4|registro\(12));

-- Location: LCFF_X18_Y11_N7
\ctrb|rg_ula|regb|reg1|registro[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[12]~47_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg1|registro\(12));

-- Location: LCCOMB_X18_Y8_N26
\ctrb|rg_ula|regb|data_out0[12]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[12]~39_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & ((\ctrb|rg_ula|regb|reg5|registro\(12)) # ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\)))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & (((\ctrb|rg_ula|regb|reg1|registro\(12) & !\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg5|registro\(12),
	datab => \ctrb|rg_ula|regb|reg1|registro\(12),
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	combout => \ctrb|rg_ula|regb|data_out0[12]~39_combout\);

-- Location: LCFF_X18_Y8_N25
\ctrb|rg_ula|regb|reg7|registro[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[12]~47_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg7|registro\(12));

-- Location: LCCOMB_X18_Y8_N24
\ctrb|rg_ula|regb|data_out0[12]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[12]~40_combout\ = (\ctrb|rg_ula|regb|data_out0[12]~39_combout\ & (((\ctrb|rg_ula|regb|reg7|registro\(12)) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\)))) # (!\ctrb|rg_ula|regb|data_out0[12]~39_combout\ & 
-- (\ctrb|rg_ula|regb|reg3|registro\(12) & ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg3|registro\(12),
	datab => \ctrb|rg_ula|regb|data_out0[12]~39_combout\,
	datac => \ctrb|rg_ula|regb|reg7|registro\(12),
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	combout => \ctrb|rg_ula|regb|data_out0[12]~40_combout\);

-- Location: LCCOMB_X18_Y8_N4
\ctrb|rg_ula|regb|data_out0[12]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[12]~41_combout\ = (\ctrb|rg_ula|regb|data_out0[0]~4_combout\ & (((\ctrb|rg_ula|regb|data_out0[12]~40_combout\) # (!\ctrb|rg_ula|regb|data_out0[0]~3_combout\)))) # (!\ctrb|rg_ula|regb|data_out0[0]~4_combout\ & 
-- (\ctrb|rg_ula|regb|reg4|registro\(12) & ((\ctrb|rg_ula|regb|data_out0[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out0[0]~4_combout\,
	datab => \ctrb|rg_ula|regb|reg4|registro\(12),
	datac => \ctrb|rg_ula|regb|data_out0[12]~40_combout\,
	datad => \ctrb|rg_ula|regb|data_out0[0]~3_combout\,
	combout => \ctrb|rg_ula|regb|data_out0[12]~41_combout\);

-- Location: LCCOMB_X19_Y8_N30
\ctrb|rg_ula|regb|reg2|registro[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|reg2|registro[12]~feeder_combout\ = \ctrb|rg_ula|ulab|saida[12]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|ulab|saida[12]~47_combout\,
	combout => \ctrb|rg_ula|regb|reg2|registro[12]~feeder_combout\);

-- Location: LCFF_X19_Y8_N31
\ctrb|rg_ula|regb|reg2|registro[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|regb|reg2|registro[12]~feeder_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg2|registro\(12));

-- Location: LCCOMB_X19_Y8_N18
\ctrb|rg_ula|regb|data_out0[12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0\(12) = (\ctrb|rg_ula|regb|data_out0[12]~41_combout\ & ((\ctrb|rg_ula|regb|reg6|registro\(12)) # ((!\ctrb|rg_ula|regb|data_out0[0]~0_combout\)))) # (!\ctrb|rg_ula|regb|data_out0[12]~41_combout\ & 
-- (((\ctrb|rg_ula|regb|data_out0[0]~0_combout\ & \ctrb|rg_ula|regb|reg2|registro\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg6|registro\(12),
	datab => \ctrb|rg_ula|regb|data_out0[12]~41_combout\,
	datac => \ctrb|rg_ula|regb|data_out0[0]~0_combout\,
	datad => \ctrb|rg_ula|regb|reg2|registro\(12),
	combout => \ctrb|rg_ula|regb|data_out0\(12));

-- Location: LCCOMB_X16_Y11_N24
\ctrb|rg_ula|entr0[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr0[12]~12_combout\ = (\ctrb|mux_PC~0_combout\ & ((\ctrb|ctrl|PC|registro\(6)))) # (!\ctrb|mux_PC~0_combout\ & (\ctrb|rg_ula|regb|data_out0\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|mux_PC~0_combout\,
	datac => \ctrb|rg_ula|regb|data_out0\(12),
	datad => \ctrb|ctrl|PC|registro\(6),
	combout => \ctrb|rg_ula|entr0[12]~12_combout\);

-- Location: LCCOMB_X19_Y12_N20
\ctrb|rg_ula|ulab|saida[13]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[13]~41_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & (((\ctrb|rg_ula|entr0[12]~12_combout\) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\)))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & (\ctrb|rg_ula|entr0[13]~11_combout\ & ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \ctrb|rg_ula|entr0[13]~11_combout\,
	datac => \ctrb|rg_ula|entr0[12]~12_combout\,
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	combout => \ctrb|rg_ula|ulab|saida[13]~41_combout\);

-- Location: LCCOMB_X20_Y11_N26
\ctrb|rg_ula|ulab|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add0~26_combout\ = (\ctrb|rg_ula|entr0[13]~11_combout\ & ((\ctrb|rg_ula|entr1[13]~888_combout\ & (!\ctrb|rg_ula|ulab|Add0~25\)) # (!\ctrb|rg_ula|entr1[13]~888_combout\ & (\ctrb|rg_ula|ulab|Add0~25\ & VCC)))) # 
-- (!\ctrb|rg_ula|entr0[13]~11_combout\ & ((\ctrb|rg_ula|entr1[13]~888_combout\ & ((\ctrb|rg_ula|ulab|Add0~25\) # (GND))) # (!\ctrb|rg_ula|entr1[13]~888_combout\ & (!\ctrb|rg_ula|ulab|Add0~25\))))
-- \ctrb|rg_ula|ulab|Add0~27\ = CARRY((\ctrb|rg_ula|entr0[13]~11_combout\ & (\ctrb|rg_ula|entr1[13]~888_combout\ & !\ctrb|rg_ula|ulab|Add0~25\)) # (!\ctrb|rg_ula|entr0[13]~11_combout\ & ((\ctrb|rg_ula|entr1[13]~888_combout\) # 
-- (!\ctrb|rg_ula|ulab|Add0~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[13]~11_combout\,
	datab => \ctrb|rg_ula|entr1[13]~888_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add0~25\,
	combout => \ctrb|rg_ula|ulab|Add0~26_combout\,
	cout => \ctrb|rg_ula|ulab|Add0~27\);

-- Location: LCCOMB_X19_Y12_N2
\ctrb|rg_ula|ulab|saida[13]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[13]~42_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & (((\ctrb|rg_ula|ulab|saida[13]~41_combout\)))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & 
-- ((\ctrb|rg_ula|ulab|saida[13]~41_combout\ & ((\ctrb|rg_ula|ulab|Add0~26_combout\))) # (!\ctrb|rg_ula|ulab|saida[13]~41_combout\ & (\ctrb|rg_ula|ulab|Add1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ulab|Add1~26_combout\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datac => \ctrb|rg_ula|ulab|saida[13]~41_combout\,
	datad => \ctrb|rg_ula|ulab|Add0~26_combout\,
	combout => \ctrb|rg_ula|ulab|saida[13]~42_combout\);

-- Location: LCCOMB_X19_Y12_N26
\ctrb|rg_ula|ulab|saida[13]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[13]~43_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & (\ctrb|rg_ula|ulab|saida[13]~40_combout\))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & (((\ctrb|rg_ula|ulab|saida[13]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datac => \ctrb|rg_ula|ulab|saida[13]~40_combout\,
	datad => \ctrb|rg_ula|ulab|saida[13]~42_combout\,
	combout => \ctrb|rg_ula|ulab|saida[13]~43_combout\);

-- Location: LCCOMB_X19_Y7_N0
\ctrb|rg_ula|regb|reg2|registro[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|reg2|registro[13]~feeder_combout\ = \ctrb|rg_ula|ulab|saida[13]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|ulab|saida[13]~43_combout\,
	combout => \ctrb|rg_ula|regb|reg2|registro[13]~feeder_combout\);

-- Location: LCFF_X19_Y7_N1
\ctrb|rg_ula|regb|reg2|registro[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|regb|reg2|registro[13]~feeder_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg2|registro\(13));

-- Location: LCFF_X19_Y9_N25
\ctrb|rg_ula|regb|reg5|registro[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[13]~43_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg5|registro\(13));

-- Location: LCFF_X19_Y12_N27
\ctrb|rg_ula|regb|reg1|registro[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ulab|saida[13]~43_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg1|registro\(13));

-- Location: LCCOMB_X19_Y9_N28
\ctrb|rg_ula|regb|data_out0[13]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[13]~36_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\ & ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\) # ((\ctrb|rg_ula|regb|reg3|registro\(13))))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\ & (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & (\ctrb|rg_ula|regb|reg1|registro\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	datac => \ctrb|rg_ula|regb|reg1|registro\(13),
	datad => \ctrb|rg_ula|regb|reg3|registro\(13),
	combout => \ctrb|rg_ula|regb|data_out0[13]~36_combout\);

-- Location: LCCOMB_X19_Y9_N24
\ctrb|rg_ula|regb|data_out0[13]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[13]~37_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & ((\ctrb|rg_ula|regb|data_out0[13]~36_combout\ & (\ctrb|rg_ula|regb|reg7|registro\(13))) # (!\ctrb|rg_ula|regb|data_out0[13]~36_combout\ & 
-- ((\ctrb|rg_ula|regb|reg5|registro\(13)))))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & (((\ctrb|rg_ula|regb|data_out0[13]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg7|registro\(13),
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	datac => \ctrb|rg_ula|regb|reg5|registro\(13),
	datad => \ctrb|rg_ula|regb|data_out0[13]~36_combout\,
	combout => \ctrb|rg_ula|regb|data_out0[13]~37_combout\);

-- Location: LCCOMB_X19_Y9_N6
\ctrb|rg_ula|regb|data_out0[13]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[13]~38_combout\ = (\ctrb|rg_ula|regb|data_out0[0]~4_combout\ & (((\ctrb|rg_ula|regb|data_out0[13]~37_combout\) # (!\ctrb|rg_ula|regb|data_out0[0]~3_combout\)))) # (!\ctrb|rg_ula|regb|data_out0[0]~4_combout\ & 
-- (\ctrb|rg_ula|regb|reg4|registro\(13) & ((\ctrb|rg_ula|regb|data_out0[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out0[0]~4_combout\,
	datab => \ctrb|rg_ula|regb|reg4|registro\(13),
	datac => \ctrb|rg_ula|regb|data_out0[13]~37_combout\,
	datad => \ctrb|rg_ula|regb|data_out0[0]~3_combout\,
	combout => \ctrb|rg_ula|regb|data_out0[13]~38_combout\);

-- Location: LCCOMB_X19_Y7_N6
\ctrb|rg_ula|regb|data_out0[13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0\(13) = (\ctrb|rg_ula|regb|data_out0[0]~0_combout\ & ((\ctrb|rg_ula|regb|data_out0[13]~38_combout\ & (\ctrb|rg_ula|regb|reg6|registro\(13))) # (!\ctrb|rg_ula|regb|data_out0[13]~38_combout\ & 
-- ((\ctrb|rg_ula|regb|reg2|registro\(13)))))) # (!\ctrb|rg_ula|regb|data_out0[0]~0_combout\ & (((\ctrb|rg_ula|regb|data_out0[13]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg6|registro\(13),
	datab => \ctrb|rg_ula|regb|reg2|registro\(13),
	datac => \ctrb|rg_ula|regb|data_out0[0]~0_combout\,
	datad => \ctrb|rg_ula|regb|data_out0[13]~38_combout\,
	combout => \ctrb|rg_ula|regb|data_out0\(13));

-- Location: LCCOMB_X18_Y12_N22
\ctrb|rg_ula|entr0[13]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr0[13]~11_combout\ = (\ctrb|mux_PC~0_combout\ & (\ctrb|ctrl|PC|registro\(6))) # (!\ctrb|mux_PC~0_combout\ & ((\ctrb|rg_ula|regb|data_out0\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|mux_PC~0_combout\,
	datab => \ctrb|ctrl|PC|registro\(6),
	datad => \ctrb|rg_ula|regb|data_out0\(13),
	combout => \ctrb|rg_ula|entr0[13]~11_combout\);

-- Location: LCCOMB_X19_Y13_N4
\ctrb|rg_ula|ulab|saida[14]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[14]~37_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & (\ctrb|rg_ula|entr0[13]~11_combout\)) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\ctrb|rg_ula|entr0[14]~10_combout\))))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & 
-- (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datac => \ctrb|rg_ula|entr0[13]~11_combout\,
	datad => \ctrb|rg_ula|entr0[14]~10_combout\,
	combout => \ctrb|rg_ula|ulab|saida[14]~37_combout\);

-- Location: LCFF_X16_Y7_N31
\ctrb|rg_ula|ramb|conteudo_ram[62][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[62][14]~regout\);

-- Location: LCFF_X16_Y7_N13
\ctrb|rg_ula|ramb|conteudo_ram[28][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[28][14]~regout\);

-- Location: LCCOMB_X16_Y7_N12
\ctrb|rg_ula|entr1[14]~740\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~740_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[30][14]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[28][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[30][14]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[28][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[14]~740_combout\);

-- Location: LCCOMB_X16_Y7_N30
\ctrb|rg_ula|entr1[14]~741\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~741_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[14]~740_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[62][14]~regout\))) # (!\ctrb|rg_ula|entr1[14]~740_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[60][14]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[14]~740_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[60][14]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[62][14]~regout\,
	datad => \ctrb|rg_ula|entr1[14]~740_combout\,
	combout => \ctrb|rg_ula|entr1[14]~741_combout\);

-- Location: LCCOMB_X15_Y17_N6
\ctrb|rg_ula|ramb|conteudo_ram[31][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[31][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[31][14]~feeder_combout\);

-- Location: LCFF_X15_Y17_N7
\ctrb|rg_ula|ramb|conteudo_ram[31][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[31][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[31][14]~regout\);

-- Location: LCFF_X16_Y20_N3
\ctrb|rg_ula|ramb|conteudo_ram[29][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[29][14]~regout\);

-- Location: LCCOMB_X16_Y20_N2
\ctrb|rg_ula|entr1[14]~747\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~747_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[31][14]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[29][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[31][14]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[29][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[14]~747_combout\);

-- Location: LCFF_X16_Y20_N17
\ctrb|rg_ula|ramb|conteudo_ram[61][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[61][14]~regout\);

-- Location: LCCOMB_X16_Y20_N16
\ctrb|rg_ula|entr1[14]~748\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~748_combout\ = (\ctrb|rg_ula|entr1[14]~747_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[63][14]~regout\) # ((!\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|entr1[14]~747_combout\ & 
-- (((\ctrb|rg_ula|ramb|conteudo_ram[61][14]~regout\ & \ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[63][14]~regout\,
	datab => \ctrb|rg_ula|entr1[14]~747_combout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[61][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[14]~748_combout\);

-- Location: LCFF_X20_Y20_N5
\ctrb|rg_ula|ramb|conteudo_ram[59][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[59][14]~regout\);

-- Location: LCCOMB_X22_Y8_N24
\ctrb|rg_ula|ramb|conteudo_ram[27][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[27][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[27][14]~feeder_combout\);

-- Location: LCFF_X22_Y8_N25
\ctrb|rg_ula|ramb|conteudo_ram[27][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[27][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[27][14]~regout\);

-- Location: LCFF_X23_Y20_N15
\ctrb|rg_ula|ramb|conteudo_ram[25][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[25][14]~regout\);

-- Location: LCCOMB_X23_Y20_N14
\ctrb|rg_ula|entr1[14]~742\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~742_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[27][14]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[25][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[27][14]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[25][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[14]~742_combout\);

-- Location: LCCOMB_X24_Y16_N2
\ctrb|rg_ula|entr1[14]~743\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~743_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[14]~742_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[59][14]~regout\))) # (!\ctrb|rg_ula|entr1[14]~742_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[57][14]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[14]~742_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[57][14]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[59][14]~regout\,
	datad => \ctrb|rg_ula|entr1[14]~742_combout\,
	combout => \ctrb|rg_ula|entr1[14]~743_combout\);

-- Location: LCCOMB_X14_Y15_N12
\ctrb|rg_ula|ramb|conteudo_ram[56][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[56][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[56][14]~feeder_combout\);

-- Location: LCFF_X14_Y15_N13
\ctrb|rg_ula|ramb|conteudo_ram[56][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[56][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[56][14]~regout\);

-- Location: LCFF_X16_Y11_N21
\ctrb|rg_ula|ramb|conteudo_ram[58][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[58][14]~regout\);

-- Location: LCCOMB_X16_Y11_N20
\ctrb|rg_ula|entr1[14]~745\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~745_combout\ = (\ctrb|rg_ula|entr1[14]~744_combout\ & (((\ctrb|rg_ula|ramb|conteudo_ram[58][14]~regout\) # (!\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|entr1[14]~744_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[56][14]~regout\ & ((\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[14]~744_combout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[56][14]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[58][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[14]~745_combout\);

-- Location: LCCOMB_X24_Y16_N0
\ctrb|rg_ula|entr1[14]~746\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~746_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[14]~743_combout\) # ((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((!\ctrb|rg_ula|regb|data_out1\(2) & 
-- \ctrb|rg_ula|entr1[14]~745_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|entr1[14]~743_combout\,
	datac => \ctrb|rg_ula|regb|data_out1\(2),
	datad => \ctrb|rg_ula|entr1[14]~745_combout\,
	combout => \ctrb|rg_ula|entr1[14]~746_combout\);

-- Location: LCCOMB_X24_Y16_N10
\ctrb|rg_ula|entr1[14]~749\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~749_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[14]~746_combout\ & ((\ctrb|rg_ula|entr1[14]~748_combout\))) # (!\ctrb|rg_ula|entr1[14]~746_combout\ & (\ctrb|rg_ula|entr1[14]~741_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[14]~746_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|entr1[14]~741_combout\,
	datac => \ctrb|rg_ula|entr1[14]~748_combout\,
	datad => \ctrb|rg_ula|entr1[14]~746_combout\,
	combout => \ctrb|rg_ula|entr1[14]~749_combout\);

-- Location: LCCOMB_X15_Y11_N30
\ctrb|rg_ula|ramb|conteudo_ram[54][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[54][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[54][14]~feeder_combout\);

-- Location: LCFF_X15_Y11_N31
\ctrb|rg_ula|ramb|conteudo_ram[54][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[54][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[54][14]~regout\);

-- Location: LCFF_X23_Y12_N27
\ctrb|rg_ula|ramb|conteudo_ram[50][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[50][14]~regout\);

-- Location: LCCOMB_X23_Y12_N26
\ctrb|rg_ula|entr1[14]~720\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~720_combout\ = (\ctrb|rg_ula|entr1[14]~719_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[54][14]~regout\) # ((!\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|entr1[14]~719_combout\ & 
-- (((\ctrb|rg_ula|ramb|conteudo_ram[50][14]~regout\ & \ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[14]~719_combout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[54][14]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[50][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[14]~720_combout\);

-- Location: LCFF_X14_Y17_N27
\ctrb|rg_ula|ramb|conteudo_ram[19][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[19][14]~regout\);

-- Location: LCCOMB_X14_Y17_N26
\ctrb|rg_ula|entr1[14]~726\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~726_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[23][14]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[19][14]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[23][14]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[19][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[14]~726_combout\);

-- Location: LCFF_X14_Y17_N17
\ctrb|rg_ula|ramb|conteudo_ram[55][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[55][14]~regout\);

-- Location: LCCOMB_X14_Y17_N16
\ctrb|rg_ula|entr1[14]~727\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~727_combout\ = (\ctrb|rg_ula|entr1[14]~726_combout\ & (((\ctrb|rg_ula|ramb|conteudo_ram[55][14]~regout\) # (!\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|entr1[14]~726_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[51][14]~regout\ & ((\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[51][14]~regout\,
	datab => \ctrb|rg_ula|entr1[14]~726_combout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[55][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[14]~727_combout\);

-- Location: LCFF_X23_Y14_N1
\ctrb|rg_ula|ramb|conteudo_ram[48][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[48][14]~regout\);

-- Location: LCFF_X22_Y17_N15
\ctrb|rg_ula|ramb|conteudo_ram[16][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[16][14]~regout\);

-- Location: LCCOMB_X22_Y17_N14
\ctrb|rg_ula|entr1[14]~723\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~723_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[20][14]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[16][14]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[20][14]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[16][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[14]~723_combout\);

-- Location: LCCOMB_X23_Y14_N0
\ctrb|rg_ula|entr1[14]~724\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~724_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[14]~723_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[52][14]~regout\)) # (!\ctrb|rg_ula|entr1[14]~723_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[48][14]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[14]~723_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[52][14]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[48][14]~regout\,
	datad => \ctrb|rg_ula|entr1[14]~723_combout\,
	combout => \ctrb|rg_ula|entr1[14]~724_combout\);

-- Location: LCFF_X25_Y16_N25
\ctrb|rg_ula|ramb|conteudo_ram[49][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[49][14]~regout\);

-- Location: LCFF_X25_Y16_N31
\ctrb|rg_ula|ramb|conteudo_ram[17][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[17][14]~regout\);

-- Location: LCCOMB_X25_Y16_N30
\ctrb|rg_ula|entr1[14]~721\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~721_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|ramb|conteudo_ram[21][14]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[17][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[21][14]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[17][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[14]~721_combout\);

-- Location: LCCOMB_X24_Y16_N20
\ctrb|rg_ula|entr1[14]~722\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~722_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[14]~721_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[53][14]~regout\)) # (!\ctrb|rg_ula|entr1[14]~721_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[49][14]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[14]~721_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[53][14]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[49][14]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(5),
	datad => \ctrb|rg_ula|entr1[14]~721_combout\,
	combout => \ctrb|rg_ula|entr1[14]~722_combout\);

-- Location: LCCOMB_X23_Y12_N22
\ctrb|rg_ula|entr1[14]~725\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~725_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[14]~722_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|entr1[14]~724_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|entr1[14]~724_combout\,
	datac => \ctrb|rg_ula|regb|data_out1\(0),
	datad => \ctrb|rg_ula|entr1[14]~722_combout\,
	combout => \ctrb|rg_ula|entr1[14]~725_combout\);

-- Location: LCCOMB_X23_Y12_N4
\ctrb|rg_ula|entr1[14]~728\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~728_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[14]~725_combout\ & ((\ctrb|rg_ula|entr1[14]~727_combout\))) # (!\ctrb|rg_ula|entr1[14]~725_combout\ & (\ctrb|rg_ula|entr1[14]~720_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[14]~725_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|entr1[14]~720_combout\,
	datac => \ctrb|rg_ula|entr1[14]~727_combout\,
	datad => \ctrb|rg_ula|entr1[14]~725_combout\,
	combout => \ctrb|rg_ula|entr1[14]~728_combout\);

-- Location: LCCOMB_X21_Y16_N6
\ctrb|rg_ula|ramb|conteudo_ram[32][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[32][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[32][14]~feeder_combout\);

-- Location: LCFF_X21_Y16_N7
\ctrb|rg_ula|ramb|conteudo_ram[32][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[32][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[32][14]~regout\);

-- Location: LCFF_X22_Y12_N7
\ctrb|rg_ula|ramb|conteudo_ram[34][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[34][14]~regout\);

-- Location: LCCOMB_X22_Y12_N6
\ctrb|rg_ula|entr1[14]~734\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~734_combout\ = (\ctrb|rg_ula|entr1[14]~733_combout\ & (((\ctrb|rg_ula|ramb|conteudo_ram[34][14]~regout\) # (!\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|entr1[14]~733_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[32][14]~regout\ & ((\ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[14]~733_combout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[32][14]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[34][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[14]~734_combout\);

-- Location: LCCOMB_X18_Y14_N24
\ctrb|rg_ula|ramb|conteudo_ram[3][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[3][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[3][14]~feeder_combout\);

-- Location: LCFF_X18_Y14_N25
\ctrb|rg_ula|ramb|conteudo_ram[3][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[3][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[3][14]~regout\);

-- Location: LCFF_X24_Y17_N17
\ctrb|rg_ula|ramb|conteudo_ram[1][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[1][14]~regout\);

-- Location: LCCOMB_X24_Y17_N16
\ctrb|rg_ula|entr1[14]~731\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~731_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[3][14]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[1][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[3][14]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[1][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[14]~731_combout\);

-- Location: LCFF_X16_Y12_N15
\ctrb|rg_ula|ramb|conteudo_ram[33][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[33][14]~regout\);

-- Location: LCCOMB_X16_Y12_N14
\ctrb|rg_ula|entr1[14]~732\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~732_combout\ = (\ctrb|rg_ula|entr1[14]~731_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[35][14]~regout\) # ((!\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|entr1[14]~731_combout\ & 
-- (((\ctrb|rg_ula|ramb|conteudo_ram[33][14]~regout\ & \ctrb|rg_ula|regb|data_out1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[35][14]~regout\,
	datab => \ctrb|rg_ula|entr1[14]~731_combout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[33][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(5),
	combout => \ctrb|rg_ula|entr1[14]~732_combout\);

-- Location: LCCOMB_X23_Y12_N14
\ctrb|rg_ula|entr1[14]~735\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~735_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[14]~732_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|entr1[14]~734_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|entr1[14]~734_combout\,
	datac => \ctrb|rg_ula|regb|data_out1\(0),
	datad => \ctrb|rg_ula|entr1[14]~732_combout\,
	combout => \ctrb|rg_ula|entr1[14]~735_combout\);

-- Location: LCFF_X22_Y20_N1
\ctrb|rg_ula|ramb|conteudo_ram[37][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[37][14]~regout\);

-- Location: LCFF_X22_Y20_N5
\ctrb|rg_ula|ramb|conteudo_ram[39][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[39][14]~regout\);

-- Location: LCFF_X21_Y18_N27
\ctrb|rg_ula|ramb|conteudo_ram[5][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[5][14]~regout\);

-- Location: LCCOMB_X21_Y18_N26
\ctrb|rg_ula|entr1[14]~736\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~736_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[7][14]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[5][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[7][14]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[5][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[14]~736_combout\);

-- Location: LCCOMB_X22_Y20_N4
\ctrb|rg_ula|entr1[14]~737\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~737_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[14]~736_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[39][14]~regout\))) # (!\ctrb|rg_ula|entr1[14]~736_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[37][14]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[14]~736_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[37][14]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[39][14]~regout\,
	datad => \ctrb|rg_ula|entr1[14]~736_combout\,
	combout => \ctrb|rg_ula|entr1[14]~737_combout\);

-- Location: LCFF_X13_Y12_N25
\ctrb|rg_ula|ramb|conteudo_ram[38][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[38][14]~regout\);

-- Location: LCFF_X26_Y16_N21
\ctrb|rg_ula|ramb|conteudo_ram[4][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[4][14]~regout\);

-- Location: LCCOMB_X26_Y16_N20
\ctrb|rg_ula|entr1[14]~729\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~729_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[6][14]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[4][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[6][14]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[4][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[14]~729_combout\);

-- Location: LCCOMB_X13_Y12_N24
\ctrb|rg_ula|entr1[14]~730\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~730_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[14]~729_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[38][14]~regout\))) # (!\ctrb|rg_ula|entr1[14]~729_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[36][14]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[14]~729_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[36][14]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[38][14]~regout\,
	datad => \ctrb|rg_ula|entr1[14]~729_combout\,
	combout => \ctrb|rg_ula|entr1[14]~730_combout\);

-- Location: LCCOMB_X23_Y12_N0
\ctrb|rg_ula|entr1[14]~738\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~738_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[14]~735_combout\ & (\ctrb|rg_ula|entr1[14]~737_combout\)) # (!\ctrb|rg_ula|entr1[14]~735_combout\ & ((\ctrb|rg_ula|entr1[14]~730_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|entr1[14]~735_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|entr1[14]~735_combout\,
	datac => \ctrb|rg_ula|entr1[14]~737_combout\,
	datad => \ctrb|rg_ula|entr1[14]~730_combout\,
	combout => \ctrb|rg_ula|entr1[14]~738_combout\);

-- Location: LCCOMB_X23_Y12_N30
\ctrb|rg_ula|entr1[14]~739\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~739_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(3)) # ((\ctrb|rg_ula|entr1[14]~728_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (!\ctrb|rg_ula|regb|data_out1\(3) & 
-- ((\ctrb|rg_ula|entr1[14]~738_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|entr1[14]~728_combout\,
	datad => \ctrb|rg_ula|entr1[14]~738_combout\,
	combout => \ctrb|rg_ula|entr1[14]~739_combout\);

-- Location: LCCOMB_X23_Y12_N20
\ctrb|rg_ula|entr1[14]~750\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~750_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[14]~739_combout\ & ((\ctrb|rg_ula|entr1[14]~749_combout\))) # (!\ctrb|rg_ula|entr1[14]~739_combout\ & (\ctrb|rg_ula|entr1[14]~718_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[14]~739_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[14]~718_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|entr1[14]~749_combout\,
	datad => \ctrb|rg_ula|entr1[14]~739_combout\,
	combout => \ctrb|rg_ula|entr1[14]~750_combout\);

-- Location: LCFF_X30_Y16_N5
\ctrb|rg_ula|ramb|conteudo_ram[110][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[110][14]~regout\);

-- Location: LCFF_X30_Y16_N27
\ctrb|rg_ula|ramb|conteudo_ram[108][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[108][14]~regout\);

-- Location: LCFF_X31_Y13_N21
\ctrb|rg_ula|ramb|conteudo_ram[100][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[100][14]~regout\);

-- Location: LCCOMB_X31_Y13_N20
\ctrb|rg_ula|entr1[14]~766\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~766_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[102][14]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[100][14]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[102][14]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[100][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[14]~766_combout\);

-- Location: LCCOMB_X30_Y16_N26
\ctrb|rg_ula|entr1[14]~767\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~767_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[14]~766_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[110][14]~regout\)) # (!\ctrb|rg_ula|entr1[14]~766_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[108][14]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[14]~766_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[110][14]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[108][14]~regout\,
	datad => \ctrb|rg_ula|entr1[14]~766_combout\,
	combout => \ctrb|rg_ula|entr1[14]~767_combout\);

-- Location: LCFF_X27_Y12_N15
\ctrb|rg_ula|ramb|conteudo_ram[105][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[105][14]~regout\);

-- Location: LCFF_X22_Y9_N21
\ctrb|rg_ula|ramb|conteudo_ram[97][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[97][14]~regout\);

-- Location: LCCOMB_X22_Y9_N20
\ctrb|rg_ula|entr1[14]~768\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~768_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[99][14]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[97][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[99][14]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[97][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[14]~768_combout\);

-- Location: LCCOMB_X27_Y12_N14
\ctrb|rg_ula|entr1[14]~769\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~769_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[14]~768_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[107][14]~regout\)) # (!\ctrb|rg_ula|entr1[14]~768_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[105][14]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[14]~768_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[107][14]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[105][14]~regout\,
	datad => \ctrb|rg_ula|entr1[14]~768_combout\,
	combout => \ctrb|rg_ula|entr1[14]~769_combout\);

-- Location: LCFF_X26_Y11_N9
\ctrb|rg_ula|ramb|conteudo_ram[104][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[104][14]~regout\);

-- Location: LCFF_X27_Y12_N1
\ctrb|rg_ula|ramb|conteudo_ram[106][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[106][14]~regout\);

-- Location: LCFF_X26_Y15_N5
\ctrb|rg_ula|ramb|conteudo_ram[98][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[98][14]~regout\);

-- Location: LCFF_X26_Y15_N19
\ctrb|rg_ula|ramb|conteudo_ram[96][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[96][14]~regout\);

-- Location: LCCOMB_X26_Y15_N18
\ctrb|rg_ula|entr1[14]~770\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~770_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[98][14]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[96][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[98][14]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[96][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[14]~770_combout\);

-- Location: LCCOMB_X27_Y12_N0
\ctrb|rg_ula|entr1[14]~771\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~771_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[14]~770_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[106][14]~regout\))) # (!\ctrb|rg_ula|entr1[14]~770_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[104][14]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[14]~770_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[104][14]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[106][14]~regout\,
	datad => \ctrb|rg_ula|entr1[14]~770_combout\,
	combout => \ctrb|rg_ula|entr1[14]~771_combout\);

-- Location: LCCOMB_X27_Y12_N2
\ctrb|rg_ula|entr1[14]~772\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~772_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2)) # ((\ctrb|rg_ula|entr1[14]~769_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (!\ctrb|rg_ula|regb|data_out1\(2) & 
-- ((\ctrb|rg_ula|entr1[14]~771_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[14]~769_combout\,
	datad => \ctrb|rg_ula|entr1[14]~771_combout\,
	combout => \ctrb|rg_ula|entr1[14]~772_combout\);

-- Location: LCCOMB_X27_Y12_N20
\ctrb|rg_ula|entr1[14]~775\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~775_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[14]~772_combout\ & (\ctrb|rg_ula|entr1[14]~774_combout\)) # (!\ctrb|rg_ula|entr1[14]~772_combout\ & ((\ctrb|rg_ula|entr1[14]~767_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[14]~772_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[14]~774_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[14]~767_combout\,
	datad => \ctrb|rg_ula|entr1[14]~772_combout\,
	combout => \ctrb|rg_ula|entr1[14]~775_combout\);

-- Location: LCFF_X23_Y13_N23
\ctrb|rg_ula|ramb|conteudo_ram[72][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[72][14]~regout\);

-- Location: LCFF_X23_Y13_N1
\ctrb|rg_ula|ramb|conteudo_ram[64][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[64][14]~regout\);

-- Location: LCCOMB_X23_Y13_N0
\ctrb|rg_ula|entr1[14]~780\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~780_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[68][14]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[64][14]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[68][14]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[64][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[14]~780_combout\);

-- Location: LCCOMB_X23_Y13_N22
\ctrb|rg_ula|entr1[14]~781\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~781_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[14]~780_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[76][14]~regout\)) # (!\ctrb|rg_ula|entr1[14]~780_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[72][14]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[14]~780_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[76][14]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[72][14]~regout\,
	datad => \ctrb|rg_ula|entr1[14]~780_combout\,
	combout => \ctrb|rg_ula|entr1[14]~781_combout\);

-- Location: LCCOMB_X25_Y10_N30
\ctrb|rg_ula|entr1[14]~782\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~782_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|entr1[14]~779_combout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[14]~781_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[14]~779_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|regb|data_out1\(1),
	datad => \ctrb|rg_ula|entr1[14]~781_combout\,
	combout => \ctrb|rg_ula|entr1[14]~782_combout\);

-- Location: LCFF_X30_Y13_N19
\ctrb|rg_ula|ramb|conteudo_ram[77][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[77][14]~regout\);

-- Location: LCCOMB_X29_Y13_N18
\ctrb|rg_ula|ramb|conteudo_ram[69][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[69][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[69][14]~feeder_combout\);

-- Location: LCFF_X29_Y13_N19
\ctrb|rg_ula|ramb|conteudo_ram[69][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[69][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[69][14]~regout\);

-- Location: LCFF_X30_Y9_N23
\ctrb|rg_ula|ramb|conteudo_ram[65][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[65][14]~regout\);

-- Location: LCCOMB_X30_Y9_N22
\ctrb|rg_ula|entr1[14]~776\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~776_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[69][14]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[65][14]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[69][14]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[65][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[14]~776_combout\);

-- Location: LCCOMB_X30_Y12_N20
\ctrb|rg_ula|entr1[14]~777\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~777_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[14]~776_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[77][14]~regout\))) # (!\ctrb|rg_ula|entr1[14]~776_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[73][14]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[14]~776_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[73][14]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[77][14]~regout\,
	datad => \ctrb|rg_ula|entr1[14]~776_combout\,
	combout => \ctrb|rg_ula|entr1[14]~777_combout\);

-- Location: LCCOMB_X23_Y12_N10
\ctrb|rg_ula|entr1[14]~785\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~785_combout\ = (\ctrb|rg_ula|entr1[14]~782_combout\ & ((\ctrb|rg_ula|entr1[14]~784_combout\) # ((!\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|entr1[14]~782_combout\ & (((\ctrb|rg_ula|regb|data_out1\(0) & 
-- \ctrb|rg_ula|entr1[14]~777_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[14]~784_combout\,
	datab => \ctrb|rg_ula|entr1[14]~782_combout\,
	datac => \ctrb|rg_ula|regb|data_out1\(0),
	datad => \ctrb|rg_ula|entr1[14]~777_combout\,
	combout => \ctrb|rg_ula|entr1[14]~785_combout\);

-- Location: LCCOMB_X23_Y12_N8
\ctrb|rg_ula|entr1[14]~786\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~786_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|regb|data_out1\(5))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|entr1[14]~775_combout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[14]~785_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|entr1[14]~775_combout\,
	datad => \ctrb|rg_ula|entr1[14]~785_combout\,
	combout => \ctrb|rg_ula|entr1[14]~786_combout\);

-- Location: LCFF_X27_Y14_N1
\ctrb|rg_ula|ramb|conteudo_ram[88][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[88][14]~regout\);

-- Location: LCFF_X26_Y14_N3
\ctrb|rg_ula|ramb|conteudo_ram[80][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[80][14]~regout\);

-- Location: LCCOMB_X26_Y14_N2
\ctrb|rg_ula|entr1[14]~760\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~760_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[81][14]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|conteudo_ram[80][14]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[81][14]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[80][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[14]~760_combout\);

-- Location: LCCOMB_X27_Y14_N0
\ctrb|rg_ula|entr1[14]~761\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~761_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[14]~760_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[89][14]~regout\)) # (!\ctrb|rg_ula|entr1[14]~760_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[88][14]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[14]~760_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[89][14]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[88][14]~regout\,
	datad => \ctrb|rg_ula|entr1[14]~760_combout\,
	combout => \ctrb|rg_ula|entr1[14]~761_combout\);

-- Location: LCCOMB_X22_Y14_N22
\ctrb|rg_ula|entr1[14]~762\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~762_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[14]~759_combout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((!\ctrb|rg_ula|regb|data_out1\(1) & 
-- \ctrb|rg_ula|entr1[14]~761_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[14]~759_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|regb|data_out1\(1),
	datad => \ctrb|rg_ula|entr1[14]~761_combout\,
	combout => \ctrb|rg_ula|entr1[14]~762_combout\);

-- Location: LCFF_X24_Y6_N23
\ctrb|rg_ula|ramb|conteudo_ram[86][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[86][14]~regout\);

-- Location: LCCOMB_X24_Y6_N22
\ctrb|rg_ula|entr1[14]~763\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~763_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[87][14]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|conteudo_ram[86][14]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[87][14]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[86][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[14]~763_combout\);

-- Location: LCFF_X24_Y6_N1
\ctrb|rg_ula|ramb|conteudo_ram[95][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[95][14]~regout\);

-- Location: LCCOMB_X24_Y6_N0
\ctrb|rg_ula|entr1[14]~764\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~764_combout\ = (\ctrb|rg_ula|entr1[14]~763_combout\ & (((\ctrb|rg_ula|ramb|conteudo_ram[95][14]~regout\) # (!\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|entr1[14]~763_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[94][14]~regout\ & ((\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[94][14]~regout\,
	datab => \ctrb|rg_ula|entr1[14]~763_combout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[95][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[14]~764_combout\);

-- Location: LCFF_X23_Y10_N27
\ctrb|rg_ula|ramb|conteudo_ram[91][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[91][14]~regout\);

-- Location: LCFF_X23_Y10_N25
\ctrb|rg_ula|ramb|conteudo_ram[90][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[90][14]~regout\);

-- Location: LCFF_X24_Y12_N11
\ctrb|rg_ula|ramb|conteudo_ram[82][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[82][14]~regout\);

-- Location: LCCOMB_X24_Y9_N6
\ctrb|rg_ula|ramb|conteudo_ram[83][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[83][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[83][14]~feeder_combout\);

-- Location: LCFF_X24_Y9_N7
\ctrb|rg_ula|ramb|conteudo_ram[83][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[83][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[83][14]~regout\);

-- Location: LCCOMB_X24_Y12_N10
\ctrb|rg_ula|entr1[14]~756\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~756_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(3)) # ((\ctrb|rg_ula|ramb|conteudo_ram[83][14]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (!\ctrb|rg_ula|regb|data_out1\(3) & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[82][14]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[82][14]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[83][14]~regout\,
	combout => \ctrb|rg_ula|entr1[14]~756_combout\);

-- Location: LCCOMB_X23_Y10_N24
\ctrb|rg_ula|entr1[14]~757\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~757_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[14]~756_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[91][14]~regout\)) # (!\ctrb|rg_ula|entr1[14]~756_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[90][14]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[14]~756_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[91][14]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[90][14]~regout\,
	datad => \ctrb|rg_ula|entr1[14]~756_combout\,
	combout => \ctrb|rg_ula|entr1[14]~757_combout\);

-- Location: LCCOMB_X22_Y14_N4
\ctrb|rg_ula|entr1[14]~765\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~765_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[14]~762_combout\ & (\ctrb|rg_ula|entr1[14]~764_combout\)) # (!\ctrb|rg_ula|entr1[14]~762_combout\ & ((\ctrb|rg_ula|entr1[14]~757_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|entr1[14]~762_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|entr1[14]~762_combout\,
	datac => \ctrb|rg_ula|entr1[14]~764_combout\,
	datad => \ctrb|rg_ula|entr1[14]~757_combout\,
	combout => \ctrb|rg_ula|entr1[14]~765_combout\);

-- Location: LCCOMB_X31_Y14_N18
\ctrb|rg_ula|ramb|conteudo_ram[127][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[127][14]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[127][14]~feeder_combout\);

-- Location: LCFF_X31_Y14_N19
\ctrb|rg_ula|ramb|conteudo_ram[127][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[127][14]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[127][14]~regout\);

-- Location: LCFF_X23_Y7_N31
\ctrb|rg_ula|ramb|conteudo_ram[123][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[123][14]~regout\);

-- Location: LCCOMB_X23_Y7_N30
\ctrb|rg_ula|entr1[14]~795\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~795_combout\ = (\ctrb|rg_ula|entr1[14]~794_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[127][14]~regout\) # ((!\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|entr1[14]~794_combout\ & 
-- (((\ctrb|rg_ula|ramb|conteudo_ram[123][14]~regout\ & \ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[14]~794_combout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][14]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[123][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[14]~795_combout\);

-- Location: LCFF_X31_Y8_N23
\ctrb|rg_ula|ramb|conteudo_ram[121][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[121][14]~regout\);

-- Location: LCFF_X31_Y8_N1
\ctrb|rg_ula|ramb|conteudo_ram[113][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[113][14]~regout\);

-- Location: LCCOMB_X31_Y8_N0
\ctrb|rg_ula|entr1[14]~787\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~787_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[117][14]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[113][14]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[117][14]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[113][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[14]~787_combout\);

-- Location: LCCOMB_X31_Y8_N22
\ctrb|rg_ula|entr1[14]~788\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~788_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[14]~787_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[125][14]~regout\)) # (!\ctrb|rg_ula|entr1[14]~787_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[121][14]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[14]~787_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[125][14]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[121][14]~regout\,
	datad => \ctrb|rg_ula|entr1[14]~787_combout\,
	combout => \ctrb|rg_ula|entr1[14]~788_combout\);

-- Location: LCFF_X27_Y8_N19
\ctrb|rg_ula|ramb|conteudo_ram[124][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[124][14]~regout\);

-- Location: LCFF_X30_Y10_N23
\ctrb|rg_ula|ramb|conteudo_ram[120][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[120][14]~regout\);

-- Location: LCFF_X31_Y10_N31
\ctrb|rg_ula|ramb|conteudo_ram[112][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(14),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[112][14]~regout\);

-- Location: LCCOMB_X31_Y10_N30
\ctrb|rg_ula|entr1[14]~791\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~791_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[116][14]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[112][14]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[116][14]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[112][14]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[14]~791_combout\);

-- Location: LCCOMB_X30_Y10_N22
\ctrb|rg_ula|entr1[14]~792\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~792_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[14]~791_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[124][14]~regout\)) # (!\ctrb|rg_ula|entr1[14]~791_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[120][14]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[14]~791_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[124][14]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[120][14]~regout\,
	datad => \ctrb|rg_ula|entr1[14]~791_combout\,
	combout => \ctrb|rg_ula|entr1[14]~792_combout\);

-- Location: LCCOMB_X30_Y12_N8
\ctrb|rg_ula|entr1[14]~793\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~793_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[14]~790_combout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((!\ctrb|rg_ula|regb|data_out1\(0) & 
-- \ctrb|rg_ula|entr1[14]~792_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[14]~790_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(1),
	datac => \ctrb|rg_ula|regb|data_out1\(0),
	datad => \ctrb|rg_ula|entr1[14]~792_combout\,
	combout => \ctrb|rg_ula|entr1[14]~793_combout\);

-- Location: LCCOMB_X27_Y12_N6
\ctrb|rg_ula|entr1[14]~796\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~796_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[14]~793_combout\ & (\ctrb|rg_ula|entr1[14]~795_combout\)) # (!\ctrb|rg_ula|entr1[14]~793_combout\ & ((\ctrb|rg_ula|entr1[14]~788_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[14]~793_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|entr1[14]~795_combout\,
	datac => \ctrb|rg_ula|entr1[14]~788_combout\,
	datad => \ctrb|rg_ula|entr1[14]~793_combout\,
	combout => \ctrb|rg_ula|entr1[14]~796_combout\);

-- Location: LCCOMB_X23_Y12_N18
\ctrb|rg_ula|entr1[14]~797\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~797_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[14]~786_combout\ & ((\ctrb|rg_ula|entr1[14]~796_combout\))) # (!\ctrb|rg_ula|entr1[14]~786_combout\ & (\ctrb|rg_ula|entr1[14]~765_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|entr1[14]~786_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|entr1[14]~786_combout\,
	datac => \ctrb|rg_ula|entr1[14]~765_combout\,
	datad => \ctrb|rg_ula|entr1[14]~796_combout\,
	combout => \ctrb|rg_ula|entr1[14]~797_combout\);

-- Location: LCCOMB_X23_Y12_N16
\ctrb|rg_ula|entr1[14]~798\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[14]~798_combout\ = (\ctrb|rg_ula|entr1[14]~755_combout\ & (((\ctrb|rg_ula|entr1[14]~797_combout\)) # (!\ctrb|rg_ula|entr1[11]~84_combout\))) # (!\ctrb|rg_ula|entr1[14]~755_combout\ & (\ctrb|rg_ula|entr1[11]~84_combout\ & 
-- (\ctrb|rg_ula|entr1[14]~750_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[14]~755_combout\,
	datab => \ctrb|rg_ula|entr1[11]~84_combout\,
	datac => \ctrb|rg_ula|entr1[14]~750_combout\,
	datad => \ctrb|rg_ula|entr1[14]~797_combout\,
	combout => \ctrb|rg_ula|entr1[14]~798_combout\);

-- Location: LCCOMB_X20_Y12_N28
\ctrb|rg_ula|ulab|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add1~28_combout\ = ((\ctrb|rg_ula|entr0[14]~10_combout\ $ (\ctrb|rg_ula|entr1[14]~798_combout\ $ (!\ctrb|rg_ula|ulab|Add1~27\)))) # (GND)
-- \ctrb|rg_ula|ulab|Add1~29\ = CARRY((\ctrb|rg_ula|entr0[14]~10_combout\ & ((\ctrb|rg_ula|entr1[14]~798_combout\) # (!\ctrb|rg_ula|ulab|Add1~27\))) # (!\ctrb|rg_ula|entr0[14]~10_combout\ & (\ctrb|rg_ula|entr1[14]~798_combout\ & 
-- !\ctrb|rg_ula|ulab|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[14]~10_combout\,
	datab => \ctrb|rg_ula|entr1[14]~798_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add1~27\,
	combout => \ctrb|rg_ula|ulab|Add1~28_combout\,
	cout => \ctrb|rg_ula|ulab|Add1~29\);

-- Location: LCCOMB_X20_Y11_N28
\ctrb|rg_ula|ulab|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add0~28_combout\ = ((\ctrb|rg_ula|entr0[14]~10_combout\ $ (\ctrb|rg_ula|entr1[14]~798_combout\ $ (\ctrb|rg_ula|ulab|Add0~27\)))) # (GND)
-- \ctrb|rg_ula|ulab|Add0~29\ = CARRY((\ctrb|rg_ula|entr0[14]~10_combout\ & ((!\ctrb|rg_ula|ulab|Add0~27\) # (!\ctrb|rg_ula|entr1[14]~798_combout\))) # (!\ctrb|rg_ula|entr0[14]~10_combout\ & (!\ctrb|rg_ula|entr1[14]~798_combout\ & 
-- !\ctrb|rg_ula|ulab|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[14]~10_combout\,
	datab => \ctrb|rg_ula|entr1[14]~798_combout\,
	datad => VCC,
	cin => \ctrb|rg_ula|ulab|Add0~27\,
	combout => \ctrb|rg_ula|ulab|Add0~28_combout\,
	cout => \ctrb|rg_ula|ulab|Add0~29\);

-- Location: LCCOMB_X19_Y13_N18
\ctrb|rg_ula|ulab|saida[14]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[14]~38_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & (\ctrb|rg_ula|ulab|saida[14]~37_combout\)) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & ((\ctrb|rg_ula|ulab|saida[14]~37_combout\ 
-- & ((\ctrb|rg_ula|ulab|Add0~28_combout\))) # (!\ctrb|rg_ula|ulab|saida[14]~37_combout\ & (\ctrb|rg_ula|ulab|Add1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datab => \ctrb|rg_ula|ulab|saida[14]~37_combout\,
	datac => \ctrb|rg_ula|ulab|Add1~28_combout\,
	datad => \ctrb|rg_ula|ulab|Add0~28_combout\,
	combout => \ctrb|rg_ula|ulab|saida[14]~38_combout\);

-- Location: LCCOMB_X19_Y13_N14
\ctrb|rg_ula|ulab|saida[14]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[14]~39_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & (\ctrb|rg_ula|ulab|saida[14]~36_combout\))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & (((\ctrb|rg_ula|ulab|saida[14]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\,
	datac => \ctrb|rg_ula|ulab|saida[14]~36_combout\,
	datad => \ctrb|rg_ula|ulab|saida[14]~38_combout\,
	combout => \ctrb|rg_ula|ulab|saida[14]~39_combout\);

-- Location: LCCOMB_X19_Y8_N26
\ctrb|rg_ula|regb|reg2|registro[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|reg2|registro[14]~feeder_combout\ = \ctrb|rg_ula|ulab|saida[14]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|ulab|saida[14]~39_combout\,
	combout => \ctrb|rg_ula|regb|reg2|registro[14]~feeder_combout\);

-- Location: LCFF_X19_Y8_N27
\ctrb|rg_ula|regb|reg2|registro[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|regb|reg2|registro[14]~feeder_combout\,
	aclr => \RST~clkctrl_outclk\,
	ena => \ctrb|rg_ula|regb|Equal14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg2|registro\(14));

-- Location: LCFF_X19_Y13_N25
\ctrb|rg_ula|regb|reg4|registro[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[14]~39_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg4|registro\(14));

-- Location: LCFF_X18_Y7_N23
\ctrb|rg_ula|regb|reg7|registro[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[14]~39_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg7|registro\(14));

-- Location: LCFF_X18_Y10_N5
\ctrb|rg_ula|regb|reg5|registro[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[14]~39_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg5|registro\(14));

-- Location: LCCOMB_X18_Y10_N4
\ctrb|rg_ula|regb|data_out0[14]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[14]~33_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & (((\ctrb|rg_ula|regb|reg5|registro\(14)) # (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\)))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\ & (\ctrb|rg_ula|regb|reg1|registro\(14) & ((!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg1|registro\(14),
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a13\,
	datac => \ctrb|rg_ula|regb|reg5|registro\(14),
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	combout => \ctrb|rg_ula|regb|data_out0[14]~33_combout\);

-- Location: LCCOMB_X18_Y10_N18
\ctrb|rg_ula|regb|data_out0[14]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[14]~34_combout\ = (\ctrb|rg_ula|regb|data_out0[14]~33_combout\ & (((\ctrb|rg_ula|regb|reg7|registro\(14)) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\)))) # (!\ctrb|rg_ula|regb|data_out0[14]~33_combout\ & 
-- (\ctrb|rg_ula|regb|reg3|registro\(14) & ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg3|registro\(14),
	datab => \ctrb|rg_ula|regb|reg7|registro\(14),
	datac => \ctrb|rg_ula|regb|data_out0[14]~33_combout\,
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	combout => \ctrb|rg_ula|regb|data_out0[14]~34_combout\);

-- Location: LCCOMB_X19_Y8_N12
\ctrb|rg_ula|regb|data_out0[14]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[14]~35_combout\ = (\ctrb|rg_ula|regb|data_out0[0]~4_combout\ & (((\ctrb|rg_ula|regb|data_out0[14]~34_combout\) # (!\ctrb|rg_ula|regb|data_out0[0]~3_combout\)))) # (!\ctrb|rg_ula|regb|data_out0[0]~4_combout\ & 
-- (\ctrb|rg_ula|regb|reg4|registro\(14) & (\ctrb|rg_ula|regb|data_out0[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out0[0]~4_combout\,
	datab => \ctrb|rg_ula|regb|reg4|registro\(14),
	datac => \ctrb|rg_ula|regb|data_out0[0]~3_combout\,
	datad => \ctrb|rg_ula|regb|data_out0[14]~34_combout\,
	combout => \ctrb|rg_ula|regb|data_out0[14]~35_combout\);

-- Location: LCCOMB_X19_Y8_N22
\ctrb|rg_ula|regb|data_out0[14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0\(14) = (\ctrb|rg_ula|regb|data_out0[0]~0_combout\ & ((\ctrb|rg_ula|regb|data_out0[14]~35_combout\ & (\ctrb|rg_ula|regb|reg6|registro\(14))) # (!\ctrb|rg_ula|regb|data_out0[14]~35_combout\ & 
-- ((\ctrb|rg_ula|regb|reg2|registro\(14)))))) # (!\ctrb|rg_ula|regb|data_out0[0]~0_combout\ & (((\ctrb|rg_ula|regb|data_out0[14]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg6|registro\(14),
	datab => \ctrb|rg_ula|regb|reg2|registro\(14),
	datac => \ctrb|rg_ula|regb|data_out0[0]~0_combout\,
	datad => \ctrb|rg_ula|regb|data_out0[14]~35_combout\,
	combout => \ctrb|rg_ula|regb|data_out0\(14));

-- Location: LCCOMB_X15_Y11_N24
\ctrb|rg_ula|ulab|saida[15]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[15]~33_combout\ = (!\ctrb|mux_PC~0_combout\ & ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\ctrb|rg_ula|regb|data_out0\(14)))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & (\ctrb|rg_ula|regb|data_out0\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|mux_PC~0_combout\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datac => \ctrb|rg_ula|regb|data_out0\(15),
	datad => \ctrb|rg_ula|regb|data_out0\(14),
	combout => \ctrb|rg_ula|ulab|saida[15]~33_combout\);

-- Location: LCCOMB_X16_Y11_N22
\ctrb|rg_ula|ulab|saida[15]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[15]~34_combout\ = (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & ((\ctrb|rg_ula|ulab|saida[15]~33_combout\) # ((\ctrb|ctrl|PC|registro\(6) & \ctrb|mux_PC~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|PC|registro\(6),
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\,
	datac => \ctrb|mux_PC~0_combout\,
	datad => \ctrb|rg_ula|ulab|saida[15]~33_combout\,
	combout => \ctrb|rg_ula|ulab|saida[15]~34_combout\);

-- Location: LCFF_X20_Y10_N11
\ctrb|rg_ula|regb|reg5|registro[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[15]~66_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg5|registro\(15));

-- Location: LCCOMB_X18_Y7_N12
\ctrb|rg_ula|entr1[15]~662\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~662_combout\ = (\ctrb|rg_ula|entr1[15]~661_combout\ & ((\ctrb|rg_ula|regb|reg7|registro\(15)) # ((!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\)))) # (!\ctrb|rg_ula|entr1[15]~661_combout\ & 
-- (((\ctrb|rg_ula|regb|reg5|registro\(15) & \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[15]~661_combout\,
	datab => \ctrb|rg_ula|regb|reg7|registro\(15),
	datac => \ctrb|rg_ula|regb|reg5|registro\(15),
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a10\,
	combout => \ctrb|rg_ula|entr1[15]~662_combout\);

-- Location: LCCOMB_X19_Y7_N4
\ctrb|rg_ula|entr1[15]~663\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~663_combout\ = (\ctrb|rg_ula|regb|data_out1[5]~4_combout\ & (((\ctrb|rg_ula|entr1[15]~662_combout\)) # (!\ctrb|rg_ula|regb|data_out1[5]~3_combout\))) # (!\ctrb|rg_ula|regb|data_out1[5]~4_combout\ & 
-- (\ctrb|rg_ula|regb|data_out1[5]~3_combout\ & (\ctrb|rg_ula|regb|reg4|registro\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1[5]~4_combout\,
	datab => \ctrb|rg_ula|regb|data_out1[5]~3_combout\,
	datac => \ctrb|rg_ula|regb|reg4|registro\(15),
	datad => \ctrb|rg_ula|entr1[15]~662_combout\,
	combout => \ctrb|rg_ula|entr1[15]~663_combout\);

-- Location: LCCOMB_X19_Y7_N30
\ctrb|rg_ula|entr1[15]~664\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~664_combout\ = (\ctrb|rg_ula|entr1[15]~663_combout\ & ((\ctrb|rg_ula|regb|reg6|registro\(15)) # ((!\ctrb|rg_ula|regb|data_out1[5]~0_combout\)))) # (!\ctrb|rg_ula|entr1[15]~663_combout\ & (((\ctrb|rg_ula|regb|reg2|registro\(15) & 
-- \ctrb|rg_ula|regb|data_out1[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg6|registro\(15),
	datab => \ctrb|rg_ula|regb|reg2|registro\(15),
	datac => \ctrb|rg_ula|entr1[15]~663_combout\,
	datad => \ctrb|rg_ula|regb|data_out1[5]~0_combout\,
	combout => \ctrb|rg_ula|entr1[15]~664_combout\);

-- Location: LCFF_X23_Y18_N21
\ctrb|rg_ula|ramb|conteudo_ram[14][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[14][15]~regout\);

-- Location: LCFF_X23_Y16_N5
\ctrb|rg_ula|ramb|conteudo_ram[4][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[4][15]~regout\);

-- Location: LCCOMB_X23_Y16_N4
\ctrb|rg_ula|entr1[15]~639\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~639_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[12][15]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[4][15]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[12][15]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[4][15]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[15]~639_combout\);

-- Location: LCCOMB_X24_Y14_N28
\ctrb|rg_ula|entr1[15]~640\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~640_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[15]~639_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[14][15]~regout\))) # (!\ctrb|rg_ula|entr1[15]~639_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[6][15]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[15]~639_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[6][15]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[14][15]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(1),
	datad => \ctrb|rg_ula|entr1[15]~639_combout\,
	combout => \ctrb|rg_ula|entr1[15]~640_combout\);

-- Location: LCFF_X16_Y15_N5
\ctrb|rg_ula|ramb|conteudo_ram[10][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[10][15]~regout\);

-- Location: LCFF_X22_Y16_N7
\ctrb|rg_ula|ramb|conteudo_ram[8][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[8][15]~regout\);

-- Location: LCFF_X23_Y15_N23
\ctrb|rg_ula|ramb|conteudo_ram[2][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[2][15]~regout\);

-- Location: LCFF_X23_Y15_N21
\ctrb|rg_ula|ramb|conteudo_ram[0][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[0][15]~regout\);

-- Location: LCCOMB_X23_Y15_N20
\ctrb|rg_ula|entr1[15]~643\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~643_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[2][15]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[0][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[2][15]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[0][15]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[15]~643_combout\);

-- Location: LCCOMB_X22_Y16_N6
\ctrb|rg_ula|entr1[15]~644\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~644_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[15]~643_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[10][15]~regout\)) # (!\ctrb|rg_ula|entr1[15]~643_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[8][15]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[15]~643_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[10][15]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[8][15]~regout\,
	datad => \ctrb|rg_ula|entr1[15]~643_combout\,
	combout => \ctrb|rg_ula|entr1[15]~644_combout\);

-- Location: LCFF_X19_Y17_N1
\ctrb|rg_ula|ramb|conteudo_ram[11][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[11][15]~regout\);

-- Location: LCFF_X23_Y19_N9
\ctrb|rg_ula|ramb|conteudo_ram[9][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[9][15]~regout\);

-- Location: LCCOMB_X24_Y17_N4
\ctrb|rg_ula|ramb|conteudo_ram[3][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[3][15]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(15),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[3][15]~feeder_combout\);

-- Location: LCFF_X24_Y17_N5
\ctrb|rg_ula|ramb|conteudo_ram[3][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[3][15]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[3][15]~regout\);

-- Location: LCFF_X24_Y17_N3
\ctrb|rg_ula|ramb|conteudo_ram[1][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[1][15]~regout\);

-- Location: LCCOMB_X24_Y17_N2
\ctrb|rg_ula|entr1[15]~641\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~641_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[3][15]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[1][15]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[3][15]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[1][15]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[15]~641_combout\);

-- Location: LCCOMB_X23_Y19_N8
\ctrb|rg_ula|entr1[15]~642\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~642_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[15]~641_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[11][15]~regout\)) # (!\ctrb|rg_ula|entr1[15]~641_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[9][15]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[15]~641_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[11][15]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[9][15]~regout\,
	datad => \ctrb|rg_ula|entr1[15]~641_combout\,
	combout => \ctrb|rg_ula|entr1[15]~642_combout\);

-- Location: LCCOMB_X23_Y10_N16
\ctrb|rg_ula|entr1[15]~645\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~645_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(2)) # ((\ctrb|rg_ula|entr1[15]~642_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (!\ctrb|rg_ula|regb|data_out1\(2) & 
-- (\ctrb|rg_ula|entr1[15]~644_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[15]~644_combout\,
	datad => \ctrb|rg_ula|entr1[15]~642_combout\,
	combout => \ctrb|rg_ula|entr1[15]~645_combout\);

-- Location: LCCOMB_X14_Y12_N6
\ctrb|rg_ula|ramb|conteudo_ram[15][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[15][15]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(15),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[15][15]~feeder_combout\);

-- Location: LCFF_X14_Y12_N7
\ctrb|rg_ula|ramb|conteudo_ram[15][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[15][15]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[15][15]~regout\);

-- Location: LCFF_X16_Y17_N25
\ctrb|rg_ula|ramb|conteudo_ram[7][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[7][15]~regout\);

-- Location: LCCOMB_X15_Y13_N8
\ctrb|rg_ula|ramb|conteudo_ram[13][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[13][15]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(15),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[13][15]~feeder_combout\);

-- Location: LCFF_X15_Y13_N9
\ctrb|rg_ula|ramb|conteudo_ram[13][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[13][15]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[13][15]~regout\);

-- Location: LCFF_X23_Y17_N25
\ctrb|rg_ula|ramb|conteudo_ram[5][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[5][15]~regout\);

-- Location: LCCOMB_X23_Y17_N24
\ctrb|rg_ula|entr1[15]~646\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~646_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[13][15]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|ramb|conteudo_ram[5][15]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[13][15]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[5][15]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[15]~646_combout\);

-- Location: LCCOMB_X16_Y17_N24
\ctrb|rg_ula|entr1[15]~647\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~647_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[15]~646_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[15][15]~regout\)) # (!\ctrb|rg_ula|entr1[15]~646_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[7][15]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|entr1[15]~646_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[15][15]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[7][15]~regout\,
	datad => \ctrb|rg_ula|entr1[15]~646_combout\,
	combout => \ctrb|rg_ula|entr1[15]~647_combout\);

-- Location: LCCOMB_X23_Y10_N14
\ctrb|rg_ula|entr1[15]~648\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~648_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[15]~645_combout\ & ((\ctrb|rg_ula|entr1[15]~647_combout\))) # (!\ctrb|rg_ula|entr1[15]~645_combout\ & (\ctrb|rg_ula|entr1[15]~640_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[15]~645_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|entr1[15]~640_combout\,
	datac => \ctrb|rg_ula|entr1[15]~645_combout\,
	datad => \ctrb|rg_ula|entr1[15]~647_combout\,
	combout => \ctrb|rg_ula|entr1[15]~648_combout\);

-- Location: LCFF_X21_Y7_N31
\ctrb|rg_ula|ramb|conteudo_ram[29][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[29][15]~regout\);

-- Location: LCCOMB_X12_Y10_N18
\ctrb|rg_ula|ramb|conteudo_ram[30][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[30][15]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(15),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[30][15]~feeder_combout\);

-- Location: LCFF_X12_Y10_N19
\ctrb|rg_ula|ramb|conteudo_ram[30][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[30][15]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[30][15]~regout\);

-- Location: LCFF_X16_Y7_N19
\ctrb|rg_ula|ramb|conteudo_ram[28][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[28][15]~regout\);

-- Location: LCCOMB_X16_Y7_N18
\ctrb|rg_ula|entr1[15]~636\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~636_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[30][15]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(0))))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (((\ctrb|rg_ula|ramb|conteudo_ram[28][15]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[30][15]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[28][15]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(0),
	combout => \ctrb|rg_ula|entr1[15]~636_combout\);

-- Location: LCCOMB_X21_Y7_N30
\ctrb|rg_ula|entr1[15]~637\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~637_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[15]~636_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[31][15]~regout\)) # (!\ctrb|rg_ula|entr1[15]~636_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[29][15]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[15]~636_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[31][15]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[29][15]~regout\,
	datad => \ctrb|rg_ula|entr1[15]~636_combout\,
	combout => \ctrb|rg_ula|entr1[15]~637_combout\);

-- Location: LCFF_X21_Y20_N3
\ctrb|rg_ula|ramb|conteudo_ram[17][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[17][15]~regout\);

-- Location: LCFF_X21_Y17_N23
\ctrb|rg_ula|ramb|conteudo_ram[16][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[16][15]~regout\);

-- Location: LCFF_X21_Y17_N1
\ctrb|rg_ula|ramb|conteudo_ram[18][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[18][15]~regout\);

-- Location: LCCOMB_X21_Y17_N22
\ctrb|rg_ula|entr1[15]~633\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~633_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(0)) # ((\ctrb|rg_ula|ramb|conteudo_ram[18][15]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (!\ctrb|rg_ula|regb|data_out1\(0) & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[16][15]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[16][15]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[18][15]~regout\,
	combout => \ctrb|rg_ula|entr1[15]~633_combout\);

-- Location: LCCOMB_X21_Y20_N2
\ctrb|rg_ula|entr1[15]~634\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~634_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[15]~633_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[19][15]~regout\)) # (!\ctrb|rg_ula|entr1[15]~633_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[17][15]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[15]~633_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[19][15]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[17][15]~regout\,
	datad => \ctrb|rg_ula|entr1[15]~633_combout\,
	combout => \ctrb|rg_ula|entr1[15]~634_combout\);

-- Location: LCFF_X22_Y8_N7
\ctrb|rg_ula|ramb|conteudo_ram[27][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[27][15]~regout\);

-- Location: LCFF_X16_Y11_N13
\ctrb|rg_ula|ramb|conteudo_ram[24][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[24][15]~regout\);

-- Location: LCCOMB_X15_Y11_N14
\ctrb|rg_ula|entr1[15]~631\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~631_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|ramb|conteudo_ram[25][15]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|ramb|conteudo_ram[24][15]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[25][15]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[24][15]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(0),
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[15]~631_combout\);

-- Location: LCCOMB_X15_Y11_N16
\ctrb|rg_ula|entr1[15]~632\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~632_combout\ = (\ctrb|rg_ula|entr1[15]~631_combout\ & (((\ctrb|rg_ula|ramb|conteudo_ram[27][15]~regout\) # (!\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|entr1[15]~631_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[26][15]~regout\ & ((\ctrb|rg_ula|regb|data_out1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[26][15]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[27][15]~regout\,
	datac => \ctrb|rg_ula|entr1[15]~631_combout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[15]~632_combout\);

-- Location: LCCOMB_X23_Y10_N20
\ctrb|rg_ula|entr1[15]~635\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~635_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(2)) # ((\ctrb|rg_ula|entr1[15]~632_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (!\ctrb|rg_ula|regb|data_out1\(2) & 
-- (\ctrb|rg_ula|entr1[15]~634_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[15]~634_combout\,
	datad => \ctrb|rg_ula|entr1[15]~632_combout\,
	combout => \ctrb|rg_ula|entr1[15]~635_combout\);

-- Location: LCFF_X25_Y17_N19
\ctrb|rg_ula|ramb|conteudo_ram[23][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[23][15]~regout\);

-- Location: LCFF_X25_Y17_N5
\ctrb|rg_ula|ramb|conteudo_ram[21][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[21][15]~regout\);

-- Location: LCFF_X22_Y17_N17
\ctrb|rg_ula|ramb|conteudo_ram[20][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[20][15]~regout\);

-- Location: LCCOMB_X22_Y17_N16
\ctrb|rg_ula|entr1[15]~629\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~629_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[22][15]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[20][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[22][15]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[20][15]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[15]~629_combout\);

-- Location: LCCOMB_X25_Y17_N4
\ctrb|rg_ula|entr1[15]~630\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~630_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[15]~629_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[23][15]~regout\)) # (!\ctrb|rg_ula|entr1[15]~629_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[21][15]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[15]~629_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(0),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[23][15]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[21][15]~regout\,
	datad => \ctrb|rg_ula|entr1[15]~629_combout\,
	combout => \ctrb|rg_ula|entr1[15]~630_combout\);

-- Location: LCCOMB_X23_Y10_N10
\ctrb|rg_ula|entr1[15]~638\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~638_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[15]~635_combout\ & (\ctrb|rg_ula|entr1[15]~637_combout\)) # (!\ctrb|rg_ula|entr1[15]~635_combout\ & ((\ctrb|rg_ula|entr1[15]~630_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[15]~635_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|entr1[15]~637_combout\,
	datac => \ctrb|rg_ula|entr1[15]~635_combout\,
	datad => \ctrb|rg_ula|entr1[15]~630_combout\,
	combout => \ctrb|rg_ula|entr1[15]~638_combout\);

-- Location: LCCOMB_X23_Y10_N4
\ctrb|rg_ula|entr1[15]~649\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~649_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|regb|data_out1\(4))) # (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[15]~638_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|entr1[15]~648_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(5),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|entr1[15]~648_combout\,
	datad => \ctrb|rg_ula|entr1[15]~638_combout\,
	combout => \ctrb|rg_ula|entr1[15]~649_combout\);

-- Location: LCFF_X21_Y16_N11
\ctrb|rg_ula|ramb|conteudo_ram[36][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[36][15]~regout\);

-- Location: LCFF_X21_Y16_N13
\ctrb|rg_ula|ramb|conteudo_ram[32][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[32][15]~regout\);

-- Location: LCCOMB_X21_Y16_N12
\ctrb|rg_ula|entr1[15]~623\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~623_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[40][15]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[32][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[40][15]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[32][15]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[15]~623_combout\);

-- Location: LCCOMB_X21_Y16_N10
\ctrb|rg_ula|entr1[15]~624\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~624_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[15]~623_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[44][15]~regout\)) # (!\ctrb|rg_ula|entr1[15]~623_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[36][15]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[15]~623_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[44][15]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[36][15]~regout\,
	datad => \ctrb|rg_ula|entr1[15]~623_combout\,
	combout => \ctrb|rg_ula|entr1[15]~624_combout\);

-- Location: LCFF_X15_Y8_N11
\ctrb|rg_ula|ramb|conteudo_ram[45][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[45][15]~regout\);

-- Location: LCFF_X21_Y19_N21
\ctrb|rg_ula|ramb|conteudo_ram[33][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[33][15]~regout\);

-- Location: LCCOMB_X21_Y19_N20
\ctrb|rg_ula|entr1[15]~621\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~621_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[37][15]~regout\) # ((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|ramb|conteudo_ram[33][15]~regout\ & 
-- !\ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[37][15]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[33][15]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[15]~621_combout\);

-- Location: LCCOMB_X15_Y8_N10
\ctrb|rg_ula|entr1[15]~622\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~622_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[15]~621_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[45][15]~regout\))) # (!\ctrb|rg_ula|entr1[15]~621_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[41][15]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[15]~621_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[41][15]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[45][15]~regout\,
	datad => \ctrb|rg_ula|entr1[15]~621_combout\,
	combout => \ctrb|rg_ula|entr1[15]~622_combout\);

-- Location: LCCOMB_X16_Y8_N26
\ctrb|rg_ula|entr1[15]~625\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~625_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|regb|data_out1\(0))) # (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[15]~622_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|entr1[15]~624_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|entr1[15]~624_combout\,
	datad => \ctrb|rg_ula|entr1[15]~622_combout\,
	combout => \ctrb|rg_ula|entr1[15]~625_combout\);

-- Location: LCFF_X16_Y8_N21
\ctrb|rg_ula|ramb|conteudo_ram[46][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[46][15]~regout\);

-- Location: LCFF_X21_Y8_N1
\ctrb|rg_ula|ramb|conteudo_ram[42][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[42][15]~regout\);

-- Location: LCFF_X21_Y8_N7
\ctrb|rg_ula|ramb|conteudo_ram[34][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[34][15]~regout\);

-- Location: LCCOMB_X21_Y8_N6
\ctrb|rg_ula|entr1[15]~619\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~619_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(3) & (\ctrb|rg_ula|ramb|conteudo_ram[42][15]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|ramb|conteudo_ram[34][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[42][15]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[34][15]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[15]~619_combout\);

-- Location: LCCOMB_X16_Y8_N20
\ctrb|rg_ula|entr1[15]~620\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~620_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[15]~619_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[46][15]~regout\))) # (!\ctrb|rg_ula|entr1[15]~619_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[38][15]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[15]~619_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[38][15]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[46][15]~regout\,
	datad => \ctrb|rg_ula|entr1[15]~619_combout\,
	combout => \ctrb|rg_ula|entr1[15]~620_combout\);

-- Location: LCFF_X16_Y14_N13
\ctrb|rg_ula|ramb|conteudo_ram[43][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[43][15]~regout\);

-- Location: LCFF_X20_Y16_N13
\ctrb|rg_ula|ramb|conteudo_ram[39][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[39][15]~regout\);

-- Location: LCFF_X16_Y12_N25
\ctrb|rg_ula|ramb|conteudo_ram[35][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[35][15]~regout\);

-- Location: LCCOMB_X16_Y12_N24
\ctrb|rg_ula|entr1[15]~626\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~626_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|ramb|conteudo_ram[39][15]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|ramb|conteudo_ram[35][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[39][15]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[35][15]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[15]~626_combout\);

-- Location: LCCOMB_X16_Y14_N12
\ctrb|rg_ula|entr1[15]~627\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~627_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|entr1[15]~626_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[47][15]~regout\)) # (!\ctrb|rg_ula|entr1[15]~626_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[43][15]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|entr1[15]~626_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[47][15]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(3),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[43][15]~regout\,
	datad => \ctrb|rg_ula|entr1[15]~626_combout\,
	combout => \ctrb|rg_ula|entr1[15]~627_combout\);

-- Location: LCCOMB_X16_Y8_N24
\ctrb|rg_ula|entr1[15]~628\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~628_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|entr1[15]~625_combout\ & ((\ctrb|rg_ula|entr1[15]~627_combout\))) # (!\ctrb|rg_ula|entr1[15]~625_combout\ & (\ctrb|rg_ula|entr1[15]~620_combout\)))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|entr1[15]~625_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|entr1[15]~625_combout\,
	datac => \ctrb|rg_ula|entr1[15]~620_combout\,
	datad => \ctrb|rg_ula|entr1[15]~627_combout\,
	combout => \ctrb|rg_ula|entr1[15]~628_combout\);

-- Location: LCCOMB_X20_Y10_N26
\ctrb|rg_ula|entr1[15]~660\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~660_combout\ = (\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[15]~649_combout\ & (\ctrb|rg_ula|entr1[15]~659_combout\)) # (!\ctrb|rg_ula|entr1[15]~649_combout\ & ((\ctrb|rg_ula|entr1[15]~628_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & (((\ctrb|rg_ula|entr1[15]~649_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[15]~659_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(5),
	datac => \ctrb|rg_ula|entr1[15]~649_combout\,
	datad => \ctrb|rg_ula|entr1[15]~628_combout\,
	combout => \ctrb|rg_ula|entr1[15]~660_combout\);

-- Location: LCCOMB_X20_Y10_N24
\ctrb|rg_ula|entr1[15]~665\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~665_combout\ = (\ctrb|rg_ula|entr1[11]~84_combout\ & (((\ctrb|rg_ula|entr1[11]~86_combout\) # (\ctrb|rg_ula|entr1[15]~660_combout\)))) # (!\ctrb|rg_ula|entr1[11]~84_combout\ & (\ctrb|rg_ula|entr1[15]~664_combout\ & 
-- (!\ctrb|rg_ula|entr1[11]~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[11]~84_combout\,
	datab => \ctrb|rg_ula|entr1[15]~664_combout\,
	datac => \ctrb|rg_ula|entr1[11]~86_combout\,
	datad => \ctrb|rg_ula|entr1[15]~660_combout\,
	combout => \ctrb|rg_ula|entr1[15]~665_combout\);

-- Location: LCCOMB_X21_Y6_N4
\ctrb|rg_ula|ramb|conteudo_ram[77][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[77][15]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(15),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[77][15]~feeder_combout\);

-- Location: LCFF_X21_Y6_N5
\ctrb|rg_ula|ramb|conteudo_ram[77][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[77][15]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[77][15]~regout\);

-- Location: LCFF_X31_Y10_N19
\ctrb|rg_ula|ramb|conteudo_ram[89][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[89][15]~regout\);

-- Location: LCCOMB_X21_Y6_N18
\ctrb|rg_ula|entr1[15]~666\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~666_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|ramb|conteudo_ram[89][15]~regout\) # (\ctrb|rg_ula|regb|data_out1\(2))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|ramb|conteudo_ram[73][15]~regout\ & 
-- ((!\ctrb|rg_ula|regb|data_out1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[73][15]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[89][15]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(4),
	datad => \ctrb|rg_ula|regb|data_out1\(2),
	combout => \ctrb|rg_ula|entr1[15]~666_combout\);

-- Location: LCCOMB_X21_Y6_N8
\ctrb|rg_ula|entr1[15]~667\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~667_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[15]~666_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[93][15]~regout\)) # (!\ctrb|rg_ula|entr1[15]~666_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[77][15]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[15]~666_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[93][15]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[77][15]~regout\,
	datad => \ctrb|rg_ula|entr1[15]~666_combout\,
	combout => \ctrb|rg_ula|entr1[15]~667_combout\);

-- Location: LCFF_X24_Y10_N15
\ctrb|rg_ula|ramb|conteudo_ram[90][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[90][15]~regout\);

-- Location: LCFF_X24_Y10_N1
\ctrb|rg_ula|ramb|conteudo_ram[74][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[74][15]~regout\);

-- Location: LCFF_X30_Y14_N23
\ctrb|rg_ula|ramb|conteudo_ram[78][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[78][15]~regout\);

-- Location: LCCOMB_X24_Y10_N0
\ctrb|rg_ula|entr1[15]~668\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~668_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(4)) # ((\ctrb|rg_ula|ramb|conteudo_ram[78][15]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (!\ctrb|rg_ula|regb|data_out1\(4) & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[74][15]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[74][15]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[78][15]~regout\,
	combout => \ctrb|rg_ula|entr1[15]~668_combout\);

-- Location: LCCOMB_X24_Y10_N14
\ctrb|rg_ula|entr1[15]~669\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~669_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[15]~668_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[94][15]~regout\)) # (!\ctrb|rg_ula|entr1[15]~668_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[90][15]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[15]~668_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[94][15]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[90][15]~regout\,
	datad => \ctrb|rg_ula|entr1[15]~668_combout\,
	combout => \ctrb|rg_ula|entr1[15]~669_combout\);

-- Location: LCFF_X31_Y11_N9
\ctrb|rg_ula|ramb|conteudo_ram[92][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[92][15]~regout\);

-- Location: LCFF_X25_Y15_N9
\ctrb|rg_ula|ramb|conteudo_ram[76][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[76][15]~regout\);

-- Location: LCFF_X29_Y12_N5
\ctrb|rg_ula|ramb|conteudo_ram[72][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[72][15]~regout\);

-- Location: LCCOMB_X29_Y12_N4
\ctrb|rg_ula|entr1[15]~670\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~670_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|regb|data_out1\(4))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(4) & (\ctrb|rg_ula|ramb|conteudo_ram[88][15]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|ramb|conteudo_ram[72][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[88][15]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[72][15]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(4),
	combout => \ctrb|rg_ula|entr1[15]~670_combout\);

-- Location: LCCOMB_X25_Y15_N8
\ctrb|rg_ula|entr1[15]~671\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~671_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[15]~670_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[92][15]~regout\)) # (!\ctrb|rg_ula|entr1[15]~670_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[76][15]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[15]~670_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[92][15]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[76][15]~regout\,
	datad => \ctrb|rg_ula|entr1[15]~670_combout\,
	combout => \ctrb|rg_ula|entr1[15]~671_combout\);

-- Location: LCCOMB_X24_Y10_N10
\ctrb|rg_ula|entr1[15]~672\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~672_combout\ = (\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|regb|data_out1\(0)) # ((\ctrb|rg_ula|entr1[15]~669_combout\)))) # (!\ctrb|rg_ula|regb|data_out1\(1) & (!\ctrb|rg_ula|regb|data_out1\(0) & 
-- ((\ctrb|rg_ula|entr1[15]~671_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(1),
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|entr1[15]~669_combout\,
	datad => \ctrb|rg_ula|entr1[15]~671_combout\,
	combout => \ctrb|rg_ula|entr1[15]~672_combout\);

-- Location: LCCOMB_X24_Y10_N28
\ctrb|rg_ula|entr1[15]~675\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~675_combout\ = (\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[15]~672_combout\ & (\ctrb|rg_ula|entr1[15]~674_combout\)) # (!\ctrb|rg_ula|entr1[15]~672_combout\ & ((\ctrb|rg_ula|entr1[15]~667_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (((\ctrb|rg_ula|entr1[15]~672_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[15]~674_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|entr1[15]~667_combout\,
	datad => \ctrb|rg_ula|entr1[15]~672_combout\,
	combout => \ctrb|rg_ula|entr1[15]~675_combout\);

-- Location: LCFF_X29_Y8_N17
\ctrb|rg_ula|ramb|conteudo_ram[112][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[112][15]~regout\);

-- Location: LCFF_X24_Y8_N3
\ctrb|rg_ula|ramb|conteudo_ram[114][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[114][15]~regout\);

-- Location: LCFF_X24_Y8_N21
\ctrb|rg_ula|ramb|conteudo_ram[98][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[98][15]~regout\);

-- Location: LCFF_X23_Y8_N15
\ctrb|rg_ula|ramb|conteudo_ram[96][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[96][15]~regout\);

-- Location: LCCOMB_X23_Y8_N14
\ctrb|rg_ula|entr1[15]~680\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~680_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[98][15]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[96][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[98][15]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[96][15]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[15]~680_combout\);

-- Location: LCCOMB_X24_Y8_N2
\ctrb|rg_ula|entr1[15]~681\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~681_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[15]~680_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[114][15]~regout\))) # (!\ctrb|rg_ula|entr1[15]~680_combout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[112][15]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[15]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[112][15]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[114][15]~regout\,
	datad => \ctrb|rg_ula|entr1[15]~680_combout\,
	combout => \ctrb|rg_ula|entr1[15]~681_combout\);

-- Location: LCFF_X29_Y11_N9
\ctrb|rg_ula|ramb|conteudo_ram[113][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[113][15]~regout\);

-- Location: LCFF_X22_Y9_N7
\ctrb|rg_ula|ramb|conteudo_ram[97][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[97][15]~regout\);

-- Location: LCCOMB_X22_Y9_N6
\ctrb|rg_ula|entr1[15]~678\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~678_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[99][15]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[97][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[99][15]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[97][15]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[15]~678_combout\);

-- Location: LCCOMB_X24_Y10_N26
\ctrb|rg_ula|entr1[15]~679\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~679_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[15]~678_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[115][15]~regout\)) # (!\ctrb|rg_ula|entr1[15]~678_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[113][15]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[15]~678_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[115][15]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[113][15]~regout\,
	datac => \ctrb|rg_ula|regb|data_out1\(4),
	datad => \ctrb|rg_ula|entr1[15]~678_combout\,
	combout => \ctrb|rg_ula|entr1[15]~679_combout\);

-- Location: LCCOMB_X24_Y10_N4
\ctrb|rg_ula|entr1[15]~682\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~682_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & (\ctrb|rg_ula|regb|data_out1\(0))) # (!\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(0) & ((\ctrb|rg_ula|entr1[15]~679_combout\))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(0) & (\ctrb|rg_ula|entr1[15]~681_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|entr1[15]~681_combout\,
	datad => \ctrb|rg_ula|entr1[15]~679_combout\,
	combout => \ctrb|rg_ula|entr1[15]~682_combout\);

-- Location: LCFF_X27_Y10_N11
\ctrb|rg_ula|ramb|conteudo_ram[116][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[116][15]~regout\);

-- Location: LCFF_X32_Y10_N31
\ctrb|rg_ula|ramb|conteudo_ram[102][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[102][15]~regout\);

-- Location: LCFF_X32_Y10_N29
\ctrb|rg_ula|ramb|conteudo_ram[100][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[100][15]~regout\);

-- Location: LCCOMB_X32_Y10_N28
\ctrb|rg_ula|entr1[15]~676\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~676_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|regb|data_out1\(1))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|regb|data_out1\(1) & (\ctrb|rg_ula|ramb|conteudo_ram[102][15]~regout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(1) & ((\ctrb|rg_ula|ramb|conteudo_ram[100][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(4),
	datab => \ctrb|rg_ula|ramb|conteudo_ram[102][15]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[100][15]~regout\,
	datad => \ctrb|rg_ula|regb|data_out1\(1),
	combout => \ctrb|rg_ula|entr1[15]~676_combout\);

-- Location: LCCOMB_X27_Y10_N10
\ctrb|rg_ula|entr1[15]~677\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~677_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[15]~676_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[118][15]~regout\)) # (!\ctrb|rg_ula|entr1[15]~676_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[116][15]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[15]~676_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[118][15]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[116][15]~regout\,
	datad => \ctrb|rg_ula|entr1[15]~676_combout\,
	combout => \ctrb|rg_ula|entr1[15]~677_combout\);

-- Location: LCCOMB_X24_Y10_N18
\ctrb|rg_ula|entr1[15]~685\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~685_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|entr1[15]~682_combout\ & (\ctrb|rg_ula|entr1[15]~684_combout\)) # (!\ctrb|rg_ula|entr1[15]~682_combout\ & ((\ctrb|rg_ula|entr1[15]~677_combout\))))) # 
-- (!\ctrb|rg_ula|regb|data_out1\(2) & (((\ctrb|rg_ula|entr1[15]~682_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[15]~684_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(2),
	datac => \ctrb|rg_ula|entr1[15]~682_combout\,
	datad => \ctrb|rg_ula|entr1[15]~677_combout\,
	combout => \ctrb|rg_ula|entr1[15]~685_combout\);

-- Location: LCFF_X27_Y10_N25
\ctrb|rg_ula|ramb|conteudo_ram[81][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[81][15]~regout\);

-- Location: LCFF_X26_Y9_N3
\ctrb|rg_ula|ramb|conteudo_ram[65][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[65][15]~regout\);

-- Location: LCCOMB_X26_Y16_N22
\ctrb|rg_ula|ramb|conteudo_ram[69][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[69][15]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(15),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[69][15]~feeder_combout\);

-- Location: LCFF_X26_Y16_N23
\ctrb|rg_ula|ramb|conteudo_ram[69][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[69][15]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[69][15]~regout\);

-- Location: LCCOMB_X26_Y9_N2
\ctrb|rg_ula|entr1[15]~686\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~686_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(4)) # ((\ctrb|rg_ula|ramb|conteudo_ram[69][15]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (!\ctrb|rg_ula|regb|data_out1\(4) & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[65][15]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[65][15]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[69][15]~regout\,
	combout => \ctrb|rg_ula|entr1[15]~686_combout\);

-- Location: LCCOMB_X27_Y10_N24
\ctrb|rg_ula|entr1[15]~687\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~687_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[15]~686_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[85][15]~regout\)) # (!\ctrb|rg_ula|entr1[15]~686_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[81][15]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[15]~686_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[85][15]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[81][15]~regout\,
	datad => \ctrb|rg_ula|entr1[15]~686_combout\,
	combout => \ctrb|rg_ula|entr1[15]~687_combout\);

-- Location: LCFF_X24_Y9_N1
\ctrb|rg_ula|ramb|conteudo_ram[83][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[83][15]~regout\);

-- Location: LCFF_X24_Y15_N29
\ctrb|rg_ula|ramb|conteudo_ram[67][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[67][15]~regout\);

-- Location: LCFF_X24_Y15_N27
\ctrb|rg_ula|ramb|conteudo_ram[71][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(15),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[71][15]~regout\);

-- Location: LCCOMB_X24_Y15_N28
\ctrb|rg_ula|entr1[15]~693\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~693_combout\ = (\ctrb|rg_ula|regb|data_out1\(2) & ((\ctrb|rg_ula|regb|data_out1\(4)) # ((\ctrb|rg_ula|ramb|conteudo_ram[71][15]~regout\)))) # (!\ctrb|rg_ula|regb|data_out1\(2) & (!\ctrb|rg_ula|regb|data_out1\(4) & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[67][15]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(2),
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[67][15]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[71][15]~regout\,
	combout => \ctrb|rg_ula|entr1[15]~693_combout\);

-- Location: LCCOMB_X24_Y9_N0
\ctrb|rg_ula|entr1[15]~694\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~694_combout\ = (\ctrb|rg_ula|regb|data_out1\(4) & ((\ctrb|rg_ula|entr1[15]~693_combout\ & (\ctrb|rg_ula|ramb|conteudo_ram[87][15]~regout\)) # (!\ctrb|rg_ula|entr1[15]~693_combout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[83][15]~regout\))))) # (!\ctrb|rg_ula|regb|data_out1\(4) & (((\ctrb|rg_ula|entr1[15]~693_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[87][15]~regout\,
	datab => \ctrb|rg_ula|regb|data_out1\(4),
	datac => \ctrb|rg_ula|ramb|conteudo_ram[83][15]~regout\,
	datad => \ctrb|rg_ula|entr1[15]~693_combout\,
	combout => \ctrb|rg_ula|entr1[15]~694_combout\);

-- Location: LCCOMB_X24_Y10_N22
\ctrb|rg_ula|entr1[15]~695\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~695_combout\ = (\ctrb|rg_ula|entr1[15]~692_combout\ & (((\ctrb|rg_ula|entr1[15]~694_combout\)) # (!\ctrb|rg_ula|regb|data_out1\(0)))) # (!\ctrb|rg_ula|entr1[15]~692_combout\ & (\ctrb|rg_ula|regb|data_out1\(0) & 
-- (\ctrb|rg_ula|entr1[15]~687_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[15]~692_combout\,
	datab => \ctrb|rg_ula|regb|data_out1\(0),
	datac => \ctrb|rg_ula|entr1[15]~687_combout\,
	datad => \ctrb|rg_ula|entr1[15]~694_combout\,
	combout => \ctrb|rg_ula|entr1[15]~695_combout\);

-- Location: LCCOMB_X24_Y10_N24
\ctrb|rg_ula|entr1[15]~696\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~696_combout\ = (\ctrb|rg_ula|regb|data_out1\(3) & (((\ctrb|rg_ula|regb|data_out1\(5))))) # (!\ctrb|rg_ula|regb|data_out1\(3) & ((\ctrb|rg_ula|regb|data_out1\(5) & (\ctrb|rg_ula|entr1[15]~685_combout\)) # 
-- (!\ctrb|rg_ula|regb|data_out1\(5) & ((\ctrb|rg_ula|entr1[15]~695_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out1\(3),
	datab => \ctrb|rg_ula|entr1[15]~685_combout\,
	datac => \ctrb|rg_ula|regb|data_out1\(5),
	datad => \ctrb|rg_ula|entr1[15]~695_combout\,
	combout => \ctrb|rg_ula|entr1[15]~696_combout\);

-- Location: LCCOMB_X24_Y10_N6
\ctrb|rg_ula|entr1[15]~707\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~707_combout\ = (\ctrb|rg_ula|entr1[15]~696_combout\ & ((\ctrb|rg_ula|entr1[15]~706_combout\) # ((!\ctrb|rg_ula|regb|data_out1\(3))))) # (!\ctrb|rg_ula|entr1[15]~696_combout\ & (((\ctrb|rg_ula|entr1[15]~675_combout\ & 
-- \ctrb|rg_ula|regb|data_out1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr1[15]~706_combout\,
	datab => \ctrb|rg_ula|entr1[15]~675_combout\,
	datac => \ctrb|rg_ula|entr1[15]~696_combout\,
	datad => \ctrb|rg_ula|regb|data_out1\(3),
	combout => \ctrb|rg_ula|entr1[15]~707_combout\);

-- Location: LCCOMB_X20_Y10_N6
\ctrb|rg_ula|entr1[15]~708\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|entr1[15]~708_combout\ = (\ctrb|rg_ula|entr1[11]~86_combout\ & ((\ctrb|rg_ula|entr1[15]~665_combout\ & ((\ctrb|rg_ula|entr1[15]~707_combout\))) # (!\ctrb|rg_ula|entr1[15]~665_combout\ & (\ctrb|data_in[15]~0_combout\)))) # 
-- (!\ctrb|rg_ula|entr1[11]~86_combout\ & (((\ctrb|rg_ula|entr1[15]~665_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|data_in[15]~0_combout\,
	datab => \ctrb|rg_ula|entr1[11]~86_combout\,
	datac => \ctrb|rg_ula|entr1[15]~665_combout\,
	datad => \ctrb|rg_ula|entr1[15]~707_combout\,
	combout => \ctrb|rg_ula|entr1[15]~708_combout\);

-- Location: LCCOMB_X20_Y10_N14
\ctrb|rg_ula|ulab|saida[15]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[15]~35_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\ctrb|rg_ula|entr1[15]~708_combout\))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & (\ctrb|rg_ula|entr0[15]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|entr0[15]~9_combout\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datad => \ctrb|rg_ula|entr1[15]~708_combout\,
	combout => \ctrb|rg_ula|ulab|saida[15]~35_combout\);

-- Location: LCCOMB_X20_Y11_N30
\ctrb|rg_ula|ulab|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add0~30_combout\ = \ctrb|rg_ula|entr0[15]~9_combout\ $ (\ctrb|rg_ula|ulab|Add0~29\ $ (!\ctrb|rg_ula|entr1[15]~708_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|entr0[15]~9_combout\,
	datad => \ctrb|rg_ula|entr1[15]~708_combout\,
	cin => \ctrb|rg_ula|ulab|Add0~29\,
	combout => \ctrb|rg_ula|ulab|Add0~30_combout\);

-- Location: LCCOMB_X20_Y12_N30
\ctrb|rg_ula|ulab|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Add1~30_combout\ = \ctrb|rg_ula|entr0[15]~9_combout\ $ (\ctrb|rg_ula|ulab|Add1~29\ $ (\ctrb|rg_ula|entr1[15]~708_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|entr0[15]~9_combout\,
	datad => \ctrb|rg_ula|entr1[15]~708_combout\,
	cin => \ctrb|rg_ula|ulab|Add1~29\,
	combout => \ctrb|rg_ula|ulab|Add1~30_combout\);

-- Location: LCCOMB_X20_Y10_N12
\ctrb|rg_ula|ulab|saida[15]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[15]~65_combout\ = (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & (\ctrb|rg_ula|ulab|Add0~30_combout\)) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\ctrb|rg_ula|ulab|Add1~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datac => \ctrb|rg_ula|ulab|Add0~30_combout\,
	datad => \ctrb|rg_ula|ulab|Add1~30_combout\,
	combout => \ctrb|rg_ula|ulab|saida[15]~65_combout\);

-- Location: LCCOMB_X20_Y10_N16
\ctrb|rg_ula|ulab|saida[15]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[15]~66_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & ((\ctrb|rg_ula|ulab|saida[15]~34_combout\) # ((\ctrb|rg_ula|ulab|saida[15]~35_combout\)))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & (((\ctrb|rg_ula|ulab|saida[15]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datab => \ctrb|rg_ula|ulab|saida[15]~34_combout\,
	datac => \ctrb|rg_ula|ulab|saida[15]~35_combout\,
	datad => \ctrb|rg_ula|ulab|saida[15]~65_combout\,
	combout => \ctrb|rg_ula|ulab|saida[15]~66_combout\);

-- Location: LCCOMB_X18_Y11_N30
\ctrb|aux_wr_en2~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|aux_wr_en2~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ctrb|aux_wr_en2~feeder_combout\);

-- Location: LCFF_X18_Y11_N31
\ctrb|aux_wr_en2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ctrb|ctrl|mq_est|est_atual~regout\,
	datain => \ctrb|aux_wr_en2~feeder_combout\,
	aclr => \RST~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|aux_wr_en2~regout\);

-- Location: LCCOMB_X18_Y11_N12
\ctrb|wr_en_flags[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|wr_en_flags[0]~0_combout\ = ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a16~portadataout\) # (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a17\)) # (!\ctrb|aux_wr_en2~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|aux_wr_en2~regout\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a17\,
	combout => \ctrb|wr_en_flags[0]~0_combout\);

-- Location: CLKCTRL_G1
\ctrb|wr_en_flags[0]~0clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \ctrb|wr_en_flags[0]~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \ctrb|wr_en_flags[0]~0clkctrl_outclk\);

-- Location: LCCOMB_X20_Y10_N30
\ctrb|flags_s[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|flags_s\(1) = (!\RST~combout\ & ((GLOBAL(\ctrb|wr_en_flags[0]~0clkctrl_outclk\) & (\ctrb|flags_s\(1))) # (!GLOBAL(\ctrb|wr_en_flags[0]~0clkctrl_outclk\) & ((\ctrb|rg_ula|ulab|saida[15]~66_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~combout\,
	datab => \ctrb|flags_s\(1),
	datac => \ctrb|rg_ula|ulab|saida[15]~66_combout\,
	datad => \ctrb|wr_en_flags[0]~0clkctrl_outclk\,
	combout => \ctrb|flags_s\(1));

-- Location: LCCOMB_X20_Y10_N28
\ctrb|branch~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|branch~2_combout\ = (\ctrb|flags_s\(1) & (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a5\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a4\ $ (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a3\)))) # 
-- (!\ctrb|flags_s\(1) & (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a4\ & (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a4\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a3\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a5\,
	datad => \ctrb|flags_s\(1),
	combout => \ctrb|branch~2_combout\);

-- Location: LCCOMB_X20_Y10_N10
\ctrb|branch~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|branch~3_combout\ = (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a6\ & \ctrb|branch~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a6\,
	datad => \ctrb|branch~2_combout\,
	combout => \ctrb|branch~3_combout\);

-- Location: LCCOMB_X20_Y10_N18
\ctrb|wr_end_mem_s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|wr_end_mem_s~0_combout\ = (\ctrb|branch~3_combout\) # ((\ctrb|flags_s\(2) & ((\ctrb|branch~0_combout\))) # (!\ctrb|flags_s\(2) & (\ctrb|branch~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|flags_s\(2),
	datab => \ctrb|branch~1_combout\,
	datac => \ctrb|branch~0_combout\,
	datad => \ctrb|branch~3_combout\,
	combout => \ctrb|wr_end_mem_s~0_combout\);

-- Location: LCCOMB_X20_Y9_N2
\ctrb|rg_ula|ulab|Equal6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Equal6~0_combout\ = (!\ctrb|rg_ula|ulab|saida[4]~20_combout\ & (!\ctrb|rg_ula|ulab|saida[5]~24_combout\ & (!\ctrb|rg_ula|ulab|saida[14]~39_combout\ & !\ctrb|rg_ula|ulab|saida[7]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ulab|saida[4]~20_combout\,
	datab => \ctrb|rg_ula|ulab|saida[5]~24_combout\,
	datac => \ctrb|rg_ula|ulab|saida[14]~39_combout\,
	datad => \ctrb|rg_ula|ulab|saida[7]~32_combout\,
	combout => \ctrb|rg_ula|ulab|Equal6~0_combout\);

-- Location: LCCOMB_X19_Y12_N30
\ctrb|rg_ula|ulab|Equal6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Equal6~1_combout\ = (!\ctrb|rg_ula|ulab|saida[10]~55_combout\ & (!\ctrb|rg_ula|ulab|saida[11]~51_combout\ & (!\ctrb|rg_ula|ulab|saida[13]~43_combout\ & !\ctrb|rg_ula|ulab|saida[12]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ulab|saida[10]~55_combout\,
	datab => \ctrb|rg_ula|ulab|saida[11]~51_combout\,
	datac => \ctrb|rg_ula|ulab|saida[13]~43_combout\,
	datad => \ctrb|rg_ula|ulab|saida[12]~47_combout\,
	combout => \ctrb|rg_ula|ulab|Equal6~1_combout\);

-- Location: LCCOMB_X21_Y9_N12
\ctrb|rg_ula|ulab|Equal6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Equal6~2_combout\ = (\ctrb|rg_ula|ulab|saida[0]~64_combout\) # ((\ctrb|rg_ula|ulab|saida[8]~63_combout\) # ((\ctrb|rg_ula|ulab|saida[15]~66_combout\) # (\ctrb|rg_ula|ulab|saida[2]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ulab|saida[0]~64_combout\,
	datab => \ctrb|rg_ula|ulab|saida[8]~63_combout\,
	datac => \ctrb|rg_ula|ulab|saida[15]~66_combout\,
	datad => \ctrb|rg_ula|ulab|saida[2]~12_combout\,
	combout => \ctrb|rg_ula|ulab|Equal6~2_combout\);

-- Location: LCCOMB_X21_Y9_N30
\ctrb|rg_ula|ulab|Equal6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Equal6~3_combout\ = (\ctrb|rg_ula|ulab|saida[6]~28_combout\) # ((\ctrb|rg_ula|ulab|saida[3]~16_combout\) # ((\ctrb|rg_ula|ulab|saida[9]~59_combout\) # (\ctrb|rg_ula|ulab|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ulab|saida[6]~28_combout\,
	datab => \ctrb|rg_ula|ulab|saida[3]~16_combout\,
	datac => \ctrb|rg_ula|ulab|saida[9]~59_combout\,
	datad => \ctrb|rg_ula|ulab|Equal6~2_combout\,
	combout => \ctrb|rg_ula|ulab|Equal6~3_combout\);

-- Location: LCCOMB_X20_Y9_N28
\ctrb|rg_ula|ulab|Equal6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|Equal6~4_combout\ = (!\ctrb|rg_ula|ulab|saida[1]~8_combout\ & (\ctrb|rg_ula|ulab|Equal6~0_combout\ & (\ctrb|rg_ula|ulab|Equal6~1_combout\ & !\ctrb|rg_ula|ulab|Equal6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ulab|saida[1]~8_combout\,
	datab => \ctrb|rg_ula|ulab|Equal6~0_combout\,
	datac => \ctrb|rg_ula|ulab|Equal6~1_combout\,
	datad => \ctrb|rg_ula|ulab|Equal6~3_combout\,
	combout => \ctrb|rg_ula|ulab|Equal6~4_combout\);

-- Location: LCCOMB_X20_Y9_N6
\ctrb|flags_s[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|flags_s\(0) = (!\RST~combout\ & ((GLOBAL(\ctrb|wr_en_flags[0]~0clkctrl_outclk\) & (\ctrb|flags_s\(0))) # (!GLOBAL(\ctrb|wr_en_flags[0]~0clkctrl_outclk\) & ((\ctrb|rg_ula|ulab|Equal6~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|flags_s\(0),
	datab => \RST~combout\,
	datac => \ctrb|wr_en_flags[0]~0clkctrl_outclk\,
	datad => \ctrb|rg_ula|ulab|Equal6~4_combout\,
	combout => \ctrb|flags_s\(0));

-- Location: LCCOMB_X19_Y7_N12
\ctrb|branch~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|branch~4_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a6\ & (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a3\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a4\ $ (!\ctrb|flags_s\(0))))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a6\ & ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a3\ & ((\ctrb|flags_s\(0)))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a3\ & 
-- (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a4\ & !\ctrb|flags_s\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a4\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a6\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a3\,
	datad => \ctrb|flags_s\(0),
	combout => \ctrb|branch~4_combout\);

-- Location: LCCOMB_X19_Y7_N14
\ctrb|branch~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|branch~5_combout\ = (\ctrb|branch~4_combout\ & ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a4\ & (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a5\ $ (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a3\))) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a4\ & ((!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a3\) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a5\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a4\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a5\,
	datac => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a3\,
	datad => \ctrb|branch~4_combout\,
	combout => \ctrb|branch~5_combout\);

-- Location: LCCOMB_X20_Y9_N4
\ctrb|wr_end_mem_s~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|wr_end_mem_s~1_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a16~portadataout\ & (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a15\ & ((\ctrb|wr_end_mem_s~0_combout\) # (\ctrb|branch~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a15\,
	datac => \ctrb|wr_end_mem_s~0_combout\,
	datad => \ctrb|branch~5_combout\,
	combout => \ctrb|wr_end_mem_s~1_combout\);

-- Location: LCFF_X20_Y9_N15
\ctrb|ctrl|PC|registro[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|ctrl|PC|registro[0]~7_combout\,
	sdata => \ctrb|rg_ula|ulab|saida[0]~64_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => \ctrb|wr_end_mem_s~1_combout\,
	ena => \ctrb|ctrl|mq_est|est_atual~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|ctrl|PC|registro\(0));

-- Location: LCCOMB_X21_Y9_N8
\ctrb|rg_ula|ulab|saida[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[0]~2_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & (\ctrb|rg_ula|ulab|Add0~0_combout\)) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & 
-- ((\ctrb|rg_ula|ulab|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ulab|Add0~0_combout\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datad => \ctrb|rg_ula|ulab|Add1~0_combout\,
	combout => \ctrb|rg_ula|ulab|saida[0]~2_combout\);

-- Location: LCCOMB_X19_Y11_N0
\ctrb|rg_ula|ulab|saida[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[0]~3_combout\ = (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & (\ctrb|rg_ula|entr0[1]~1_combout\)) # 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & ((\ctrb|rg_ula|entr0[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \ctrb|rg_ula|entr0[1]~1_combout\,
	datac => \ctrb|rg_ula|entr0[0]~0_combout\,
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\,
	combout => \ctrb|rg_ula|ulab|saida[0]~3_combout\);

-- Location: LCCOMB_X21_Y9_N10
\ctrb|rg_ula|ulab|saida[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[0]~4_combout\ = (\ctrb|rg_ula|ulab|saida[0]~3_combout\) # ((\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & (\ctrb|rg_ula|entr1[0]~89_combout\ & 
-- \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \ctrb|rg_ula|ulab|saida[0]~3_combout\,
	datac => \ctrb|rg_ula|entr1[0]~89_combout\,
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\,
	combout => \ctrb|rg_ula|ulab|saida[0]~4_combout\);

-- Location: LCCOMB_X21_Y9_N20
\ctrb|rg_ula|ulab|saida[0]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ulab|saida[0]~64_combout\ = (\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & (((\ctrb|rg_ula|ulab|saida[0]~4_combout\)))) # (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\ & 
-- (!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\ & (\ctrb|rg_ula|ulab|saida[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datab => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a1\,
	datac => \ctrb|rg_ula|ulab|saida[0]~2_combout\,
	datad => \ctrb|rg_ula|ulab|saida[0]~4_combout\,
	combout => \ctrb|rg_ula|ulab|saida[0]~64_combout\);

-- Location: LCFF_X22_Y13_N25
\ctrb|rg_ula|regb|reg2|registro[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|ulab|saida[0]~64_combout\,
	aclr => \RST~clkctrl_outclk\,
	sload => VCC,
	ena => \ctrb|rg_ula|regb|Equal14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|regb|reg2|registro\(0));

-- Location: LCCOMB_X21_Y11_N4
\ctrb|rg_ula|regb|data_out0[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[0]~2_combout\ = (\ctrb|rg_ula|regb|data_out0[0]~1_combout\ & ((\ctrb|rg_ula|regb|reg7|registro\(0)) # ((!\ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\)))) # (!\ctrb|rg_ula|regb|data_out0[0]~1_combout\ & 
-- (((\ctrb|rg_ula|regb|reg3|registro\(0) & \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|data_out0[0]~1_combout\,
	datab => \ctrb|rg_ula|regb|reg7|registro\(0),
	datac => \ctrb|rg_ula|regb|reg3|registro\(0),
	datad => \ctrb|ctrl|mem_rom|Mux17_rtl_0|auto_generated|ram_block1a12\,
	combout => \ctrb|rg_ula|regb|data_out0[0]~2_combout\);

-- Location: LCCOMB_X26_Y8_N12
\ctrb|rg_ula|regb|data_out0[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0[0]~5_combout\ = (\ctrb|rg_ula|regb|data_out0[0]~4_combout\ & (((\ctrb|rg_ula|regb|data_out0[0]~2_combout\) # (!\ctrb|rg_ula|regb|data_out0[0]~3_combout\)))) # (!\ctrb|rg_ula|regb|data_out0[0]~4_combout\ & 
-- (\ctrb|rg_ula|regb|reg4|registro\(0) & (\ctrb|rg_ula|regb|data_out0[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg4|registro\(0),
	datab => \ctrb|rg_ula|regb|data_out0[0]~4_combout\,
	datac => \ctrb|rg_ula|regb|data_out0[0]~3_combout\,
	datad => \ctrb|rg_ula|regb|data_out0[0]~2_combout\,
	combout => \ctrb|rg_ula|regb|data_out0[0]~5_combout\);

-- Location: LCCOMB_X27_Y12_N16
\ctrb|rg_ula|regb|data_out0[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|regb|data_out0\(0) = (\ctrb|rg_ula|regb|data_out0[0]~0_combout\ & ((\ctrb|rg_ula|regb|data_out0[0]~5_combout\ & (\ctrb|rg_ula|regb|reg6|registro\(0))) # (!\ctrb|rg_ula|regb|data_out0[0]~5_combout\ & ((\ctrb|rg_ula|regb|reg2|registro\(0)))))) 
-- # (!\ctrb|rg_ula|regb|data_out0[0]~0_combout\ & (((\ctrb|rg_ula|regb|data_out0[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|regb|reg6|registro\(0),
	datab => \ctrb|rg_ula|regb|reg2|registro\(0),
	datac => \ctrb|rg_ula|regb|data_out0[0]~0_combout\,
	datad => \ctrb|rg_ula|regb|data_out0[0]~5_combout\,
	combout => \ctrb|rg_ula|regb|data_out0\(0));

-- Location: LCFF_X31_Y14_N21
\ctrb|rg_ula|ramb|conteudo_ram[127][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	sdata => \ctrb|rg_ula|regb|data_out0\(0),
	sload => VCC,
	ena => \ctrb|rg_ula|ramb|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[127][0]~regout\);

-- Location: LCCOMB_X32_Y14_N10
\ctrb|rg_ula|ramb|conteudo_ram[127][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[127][2]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(2),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[127][2]~feeder_combout\);

-- Location: LCFF_X32_Y14_N11
\ctrb|rg_ula|ramb|conteudo_ram[127][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[127][2]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\);

-- Location: LCCOMB_X33_Y14_N12
\ctrb|rg_ula|ramb|conteudo_ram[127][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[127][3]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(3),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[127][3]~feeder_combout\);

-- Location: LCFF_X33_Y14_N13
\ctrb|rg_ula|ramb|conteudo_ram[127][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[127][3]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\);

-- Location: LCCOMB_X31_Y14_N24
\ctrb|rg_ula|ramb|conteudo_ram[127][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrb|rg_ula|ramb|conteudo_ram[127][6]~feeder_combout\ = \ctrb|rg_ula|regb|data_out0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctrb|rg_ula|regb|data_out0\(6),
	combout => \ctrb|rg_ula|ramb|conteudo_ram[127][6]~feeder_combout\);

-- Location: LCFF_X31_Y14_N25
\ctrb|rg_ula|ramb|conteudo_ram[127][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \disp_top|clk_div~clkctrl_outclk\,
	datain => \ctrb|rg_ula|ramb|conteudo_ram[127][6]~feeder_combout\,
	ena => \ctrb|rg_ula|ramb|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\);

-- Location: LCCOMB_X33_Y19_N4
\disp_top|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Mux4~4_combout\ = (\ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\ & (!\ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\ & ((!\ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\) # (!\ctrb|rg_ula|ramb|conteudo_ram[127][0]~regout\)))) # 
-- (!\ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\ & (((\ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\ & \ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][0]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\,
	combout => \disp_top|Mux4~4_combout\);

-- Location: LCCOMB_X33_Y17_N26
\disp_top|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Mux4~3_combout\ = (\ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\ & (!\ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\) # (!\ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\)))) # 
-- (!\ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\ & (((\ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\ & !\ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\,
	combout => \disp_top|Mux4~3_combout\);

-- Location: LCCOMB_X33_Y19_N14
\disp_top|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Mux4~5_combout\ = (\ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\ & (!\ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\ & (\disp_top|Mux4~4_combout\))) # (!\ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\ & (((\disp_top|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\,
	datac => \disp_top|Mux4~4_combout\,
	datad => \disp_top|Mux4~3_combout\,
	combout => \disp_top|Mux4~5_combout\);

-- Location: LCCOMB_X33_Y19_N30
\disp_top|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Mux4~0_combout\ = (\ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\ & (!\ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\) # (!\ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\)))) # 
-- (!\ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\ & (\ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\) # (!\ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\,
	combout => \disp_top|Mux4~0_combout\);

-- Location: LCCOMB_X33_Y19_N2
\disp_top|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Mux4~2_combout\ = (!\ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\ & (!\disp_top|Mux4~1_combout\)) # (!\ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\ & ((\disp_top|Mux4~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|Mux4~1_combout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\,
	datad => \disp_top|Mux4~0_combout\,
	combout => \disp_top|Mux4~2_combout\);

-- Location: LCCOMB_X33_Y19_N24
\disp_top|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Mux4~6_combout\ = (\disp_top|Mux4~2_combout\) # ((\ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\ & \disp_top|Mux4~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\,
	datac => \disp_top|Mux4~5_combout\,
	datad => \disp_top|Mux4~2_combout\,
	combout => \disp_top|Mux4~6_combout\);

-- Location: LCCOMB_X33_Y17_N18
\disp_top|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Mux5~1_combout\ = (\ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\ & (!\ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\)) # (!\ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\))))) # (!\ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\ & (\ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\ & (\ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\ $ 
-- (!\ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\,
	combout => \disp_top|Mux5~1_combout\);

-- Location: LCCOMB_X33_Y16_N2
\disp_top|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Mux5~3_combout\ = (\ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\ & (\ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\)) # (!\ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\ & ((\disp_top|Mux5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\,
	datad => \disp_top|Mux5~1_combout\,
	combout => \disp_top|Mux5~3_combout\);

-- Location: LCCOMB_X33_Y17_N16
\disp_top|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Mux5~0_combout\ = (\ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\))) # (!\ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\ & 
-- (\ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\)))) # (!\ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\ & (\ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\ $ (((!\ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\ & 
-- \ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\,
	combout => \disp_top|Mux5~0_combout\);

-- Location: LCCOMB_X33_Y16_N0
\disp_top|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Mux5~2_combout\ = (\ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\ & (\ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\ $ (!\disp_top|Mux5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\,
	datad => \disp_top|Mux5~1_combout\,
	combout => \disp_top|Mux5~2_combout\);

-- Location: LCCOMB_X33_Y16_N12
\disp_top|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Mux5~4_combout\ = (\ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\ & (!\disp_top|Mux5~3_combout\ & (\disp_top|Mux5~0_combout\ $ (!\disp_top|Mux5~2_combout\)))) # (!\ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\ & (\disp_top|Mux5~3_combout\ $ 
-- (((!\disp_top|Mux5~0_combout\ & \disp_top|Mux5~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000101000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\,
	datab => \disp_top|Mux5~3_combout\,
	datac => \disp_top|Mux5~0_combout\,
	datad => \disp_top|Mux5~2_combout\,
	combout => \disp_top|Mux5~4_combout\);

-- Location: LCCOMB_X33_Y19_N8
\disp_top|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Mux3~0_combout\ = (\ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\ & (!\ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\ & (\ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\ $ (!\ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\)))) # 
-- (!\ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\ & (\ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\ & (\ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\ & !\ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\,
	combout => \disp_top|Mux3~0_combout\);

-- Location: LCCOMB_X33_Y19_N12
\disp_top|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Mux3~3_combout\ = (!\ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\ & ((\disp_top|Mux3~2_combout\ & (!\disp_top|Mux3~0_combout\ & !\ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\)) # (!\disp_top|Mux3~2_combout\ & (\disp_top|Mux3~0_combout\ & 
-- \ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|Mux3~2_combout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\,
	datac => \disp_top|Mux3~0_combout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\,
	combout => \disp_top|Mux3~3_combout\);

-- Location: LCCOMB_X33_Y19_N6
\disp_top|H0|Display[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|H0|Display[0]~0_combout\ = (\disp_top|Mux5~4_combout\ & (((\disp_top|Mux3~3_combout\)))) # (!\disp_top|Mux5~4_combout\ & (\disp_top|Mux4~6_combout\ $ (((\ctrb|rg_ula|ramb|conteudo_ram[127][0]~regout\ & !\disp_top|Mux3~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|Mux4~6_combout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][0]~regout\,
	datac => \disp_top|Mux5~4_combout\,
	datad => \disp_top|Mux3~3_combout\,
	combout => \disp_top|H0|Display[0]~0_combout\);

-- Location: LCCOMB_X33_Y19_N16
\disp_top|H0|Display[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|H0|Display[1]~1_combout\ = (\disp_top|Mux4~6_combout\ & ((\disp_top|Mux3~3_combout\) # (\ctrb|rg_ula|ramb|conteudo_ram[127][0]~regout\ $ (\disp_top|Mux5~4_combout\)))) # (!\disp_top|Mux4~6_combout\ & (((\disp_top|Mux5~4_combout\ & 
-- \disp_top|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|Mux4~6_combout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][0]~regout\,
	datac => \disp_top|Mux5~4_combout\,
	datad => \disp_top|Mux3~3_combout\,
	combout => \disp_top|H0|Display[1]~1_combout\);

-- Location: LCCOMB_X33_Y19_N18
\disp_top|H0|Display[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|H0|Display[2]~2_combout\ = (\disp_top|Mux4~6_combout\ & (((!\disp_top|Mux3~3_combout\)))) # (!\disp_top|Mux4~6_combout\ & (((\ctrb|rg_ula|ramb|conteudo_ram[127][0]~regout\ & !\disp_top|Mux3~3_combout\)) # (!\disp_top|Mux5~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|Mux4~6_combout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][0]~regout\,
	datac => \disp_top|Mux5~4_combout\,
	datad => \disp_top|Mux3~3_combout\,
	combout => \disp_top|H0|Display[2]~2_combout\);

-- Location: LCCOMB_X33_Y19_N0
\disp_top|H0|Display[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|H0|Display[3]~3_combout\ = (\disp_top|Mux5~4_combout\ & ((\disp_top|Mux3~3_combout\) # ((\disp_top|Mux4~6_combout\ & \ctrb|rg_ula|ramb|conteudo_ram[127][0]~regout\)))) # (!\disp_top|Mux5~4_combout\ & (\disp_top|Mux4~6_combout\ $ 
-- (((\ctrb|rg_ula|ramb|conteudo_ram[127][0]~regout\ & !\disp_top|Mux3~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|Mux4~6_combout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][0]~regout\,
	datac => \disp_top|Mux5~4_combout\,
	datad => \disp_top|Mux3~3_combout\,
	combout => \disp_top|H0|Display[3]~3_combout\);

-- Location: LCCOMB_X33_Y19_N22
\disp_top|H0|Display[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|H0|Display[4]~4_combout\ = (\ctrb|rg_ula|ramb|conteudo_ram[127][0]~regout\) # ((\disp_top|Mux5~4_combout\ & ((\disp_top|Mux3~3_combout\))) # (!\disp_top|Mux5~4_combout\ & (\disp_top|Mux4~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|Mux4~6_combout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][0]~regout\,
	datac => \disp_top|Mux5~4_combout\,
	datad => \disp_top|Mux3~3_combout\,
	combout => \disp_top|H0|Display[4]~4_combout\);

-- Location: LCCOMB_X33_Y19_N28
\disp_top|H0|Display[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|H0|Display[5]~5_combout\ = (\disp_top|Mux4~6_combout\ & (!\disp_top|Mux3~3_combout\ & ((!\disp_top|Mux5~4_combout\) # (!\ctrb|rg_ula|ramb|conteudo_ram[127][0]~regout\)))) # (!\disp_top|Mux4~6_combout\ & (!\disp_top|Mux5~4_combout\ & 
-- ((\disp_top|Mux3~3_combout\) # (!\ctrb|rg_ula|ramb|conteudo_ram[127][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|Mux4~6_combout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][0]~regout\,
	datac => \disp_top|Mux5~4_combout\,
	datad => \disp_top|Mux3~3_combout\,
	combout => \disp_top|H0|Display[5]~5_combout\);

-- Location: LCCOMB_X33_Y19_N26
\disp_top|H0|Display[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|H0|Display[6]~6_combout\ = (\disp_top|Mux4~6_combout\ & ((\disp_top|Mux3~3_combout\) # ((\ctrb|rg_ula|ramb|conteudo_ram[127][0]~regout\ & \disp_top|Mux5~4_combout\)))) # (!\disp_top|Mux4~6_combout\ & ((\disp_top|Mux5~4_combout\ $ 
-- (!\disp_top|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|Mux4~6_combout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][0]~regout\,
	datac => \disp_top|Mux5~4_combout\,
	datad => \disp_top|Mux3~3_combout\,
	combout => \disp_top|H0|Display[6]~6_combout\);

-- Location: LCCOMB_X33_Y17_N30
\disp_top|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Mux0~0_combout\ = (\ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\) # ((\ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\) # (\ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\,
	combout => \disp_top|Mux0~0_combout\);

-- Location: LCCOMB_X33_Y17_N4
\disp_top|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Mux1~2_combout\ = (!\ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\ & (\ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\ & \ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\,
	combout => \disp_top|Mux1~2_combout\);

-- Location: LCCOMB_X33_Y17_N12
\disp_top|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Mux2~0_combout\ = (\ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\ & (\ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\ & \ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\)) # 
-- (!\ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\ & ((!\ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\))))) # (!\ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\ & (\ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\) # (\ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\,
	combout => \disp_top|Mux2~0_combout\);

-- Location: LCCOMB_X33_Y17_N20
\disp_top|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Mux2~2_combout\ = (!\ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\ & (!\disp_top|Mux2~1_combout\)) # (!\ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\ & ((\disp_top|Mux2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|Mux2~1_combout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\,
	datad => \disp_top|Mux2~0_combout\,
	combout => \disp_top|Mux2~2_combout\);

-- Location: LCCOMB_X33_Y17_N8
\disp_top|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Mux1~0_combout\ = (\ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\) # ((\ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\ & \ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\,
	combout => \disp_top|Mux1~0_combout\);

-- Location: LCCOMB_X34_Y17_N12
\disp_top|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|Mux1~3_combout\ = (\disp_top|Mux1~1_combout\ & (((\ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\)) # (!\ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\))) # (!\disp_top|Mux1~1_combout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\) # 
-- (\ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\ $ (!\disp_top|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|Mux1~1_combout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\,
	datad => \disp_top|Mux1~0_combout\,
	combout => \disp_top|Mux1~3_combout\);

-- Location: LCCOMB_X34_Y17_N0
\disp_top|H1|Display[0]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|H1|Display[0]~25_combout\ = (\disp_top|Mux1~2_combout\ & (\disp_top|Mux0~0_combout\ $ ((\disp_top|Mux2~2_combout\)))) # (!\disp_top|Mux1~2_combout\ & (\disp_top|Mux1~3_combout\ & (\disp_top|Mux0~0_combout\ $ (\disp_top|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|Mux0~0_combout\,
	datab => \disp_top|Mux1~2_combout\,
	datac => \disp_top|Mux2~2_combout\,
	datad => \disp_top|Mux1~3_combout\,
	combout => \disp_top|H1|Display[0]~25_combout\);

-- Location: LCCOMB_X34_Y17_N22
\disp_top|H1|Display[1]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|H1|Display[1]~26_combout\ = (\disp_top|Mux0~0_combout\ & (\disp_top|Mux2~2_combout\ $ (((!\disp_top|Mux1~2_combout\ & !\disp_top|Mux1~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|Mux0~0_combout\,
	datab => \disp_top|Mux1~2_combout\,
	datac => \disp_top|Mux2~2_combout\,
	datad => \disp_top|Mux1~3_combout\,
	combout => \disp_top|H1|Display[1]~26_combout\);

-- Location: LCCOMB_X33_Y17_N22
\disp_top|H1|Display[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|H1|Display[2]~4_combout\ = (\ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\ & ((!\ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\) # (!\ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\))) # (!\ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\ & 
-- ((\ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\,
	combout => \disp_top|H1|Display[2]~4_combout\);

-- Location: LCCOMB_X33_Y17_N28
\disp_top|H1|Display[2]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|H1|Display[2]~29_combout\ = (\ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\ & (!\ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\ & (!\ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\ & \disp_top|H1|Display[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\,
	datad => \disp_top|H1|Display[2]~4_combout\,
	combout => \disp_top|H1|Display[2]~29_combout\);

-- Location: LCCOMB_X34_Y17_N16
\disp_top|H1|Display[3]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|H1|Display[3]~27_combout\ = (\disp_top|Mux0~0_combout\ & (\disp_top|Mux2~2_combout\ $ (((\disp_top|Mux1~2_combout\) # (\disp_top|Mux1~3_combout\))))) # (!\disp_top|Mux0~0_combout\ & (\disp_top|Mux2~2_combout\ & ((\disp_top|Mux1~2_combout\) # 
-- (\disp_top|Mux1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|Mux0~0_combout\,
	datab => \disp_top|Mux1~2_combout\,
	datac => \disp_top|Mux2~2_combout\,
	datad => \disp_top|Mux1~3_combout\,
	combout => \disp_top|H1|Display[3]~27_combout\);

-- Location: LCCOMB_X34_Y17_N2
\disp_top|H1|Display[4]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|H1|Display[4]~28_combout\ = (\disp_top|Mux2~2_combout\) # ((\disp_top|Mux0~0_combout\ & ((\disp_top|Mux1~2_combout\) # (\disp_top|Mux1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disp_top|Mux0~0_combout\,
	datab => \disp_top|Mux1~2_combout\,
	datac => \disp_top|Mux2~2_combout\,
	datad => \disp_top|Mux1~3_combout\,
	combout => \disp_top|H1|Display[4]~28_combout\);

-- Location: LCCOMB_X33_Y17_N24
\disp_top|H1|Display[5]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|H1|Display[5]~31_combout\ = (\ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\) # ((\ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\) # (\ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\,
	combout => \disp_top|H1|Display[5]~31_combout\);

-- Location: LCCOMB_X33_Y17_N2
\disp_top|H1|Display[5]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|H1|Display[5]~32_combout\ = (!\ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\ & ((\ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\ & (!\disp_top|H1|Display[5]~31_combout\ & !\ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\)) # 
-- (!\ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\ & (\disp_top|H1|Display[5]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\,
	datac => \disp_top|H1|Display[5]~31_combout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\,
	combout => \disp_top|H1|Display[5]~32_combout\);

-- Location: LCCOMB_X33_Y14_N24
\disp_top|H1|Display[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|H1|Display[6]~12_combout\ = (!\ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\ & !\ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\,
	datad => \ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\,
	combout => \disp_top|H1|Display[6]~12_combout\);

-- Location: LCCOMB_X33_Y17_N10
\disp_top|H1|Display[6]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \disp_top|H1|Display[6]~30_combout\ = (!\ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\ & (!\ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\ & ((\disp_top|H1|Display[6]~12_combout\) # (!\ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\,
	datab => \ctrb|rg_ula|ramb|conteudo_ram[127][6]~regout\,
	datac => \ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\,
	datad => \disp_top|H1|Display[6]~12_combout\,
	combout => \disp_top|H1|Display[6]~30_combout\);

-- Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ctrb|rg_ula|ramb|conteudo_ram[127][0]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED(4));

-- Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ctrb|rg_ula|ramb|conteudo_ram[127][1]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED(5));

-- Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ctrb|rg_ula|ramb|conteudo_ram[127][2]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED(6));

-- Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ctrb|rg_ula|ramb|conteudo_ram[127][3]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED(7));

-- Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ctrb|rg_ula|ramb|conteudo_ram[127][4]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED(8));

-- Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ctrb|rg_ula|ramb|conteudo_ram[127][5]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED(9));

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \disp_top|H0|Display[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(0));

-- Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \disp_top|H0|Display[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(1));

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \disp_top|H0|ALT_INV_Display[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(2));

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \disp_top|H0|Display[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(3));

-- Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \disp_top|H0|Display[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(4));

-- Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \disp_top|H0|ALT_INV_Display[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(5));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \disp_top|H0|Display[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(6));

-- Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \disp_top|H1|Display[0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(0));

-- Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \disp_top|H1|Display[1]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(1));

-- Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \disp_top|H1|Display[2]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(2));

-- Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \disp_top|H1|Display[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(3));

-- Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \disp_top|H1|Display[4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(4));

-- Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \disp_top|H1|Display[5]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(5));

-- Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \disp_top|H1|Display[6]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(6));

-- Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(0));

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(1));

-- Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(2));

-- Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(3));

-- Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(4));

-- Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(5));

-- Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(6));

-- Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(0));

-- Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(1));

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(2));

-- Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(3));

-- Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(4));

-- Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(5));

-- Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(6));
END structure;


