Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Thu May 28 17:13:37 2020
| Host         : MATSRIJKEBO7966 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx
| Design       : design_2_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.541    -1448.818                   1770                17833        0.046        0.000                      0                17833        7.500        0.000                       0                  5107  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 8.750}      17.500          57.143          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -1.541    -1448.818                   1770                17355        0.046        0.000                      0                17355        7.500        0.000                       0                  5107  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               8.691        0.000                      0                  478        0.516        0.000                      0                  478  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1770  Failing Endpoints,  Worst Slack       -1.541ns,  Total Violation    -1448.818ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.541ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_27_29/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.019ns  (logic 4.713ns (26.157%)  route 13.306ns (73.843%))
  Logic Levels:           21  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=6 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 20.174 - 17.500 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.732     3.026    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X78Y38         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y38         FDCE (Prop_fdce_C_Q)         0.456     3.482 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/Q
                         net (fo=1, routed)           0.574     4.056    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5]_repN
    SLICE_X79Y39         LUT4 (Prop_lut4_I1_O)        0.124     4.180 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.580     4.760    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37_n_0
    SLICE_X79Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.884 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20/O
                         net (fo=5, routed)           0.354     5.238    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X80Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.362 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_8/O
                         net (fo=45, routed)          1.128     6.490    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4]
    SLICE_X83Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.614 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.177     7.791    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.dual_port_ram1_reg_0_31_18_23/ADDRB2
    SLICE_X82Y42         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     7.941 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.dual_port_ram1_reg_0_31_18_23/RAMB/O
                         net (fo=2, routed)           0.969     8.909    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1_0[20]
    SLICE_X80Y41         LUT6 (Prop_lut6_I2_O)        0.348     9.257 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55/O
                         net (fo=1, routed)           0.500     9.757    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55_n_0
    SLICE_X81Y41         LUT5 (Prop_lut5_I4_O)        0.124     9.881 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44/O
                         net (fo=1, routed)           0.000     9.881    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44_n_0
    SLICE_X81Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.279 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.279    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.507 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=1, routed)           0.452    10.959    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X77Y42         LUT6 (Prop_lut6_I3_O)        0.313    11.272 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=3, routed)           0.463    11.735    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X74Y41         LUT2 (Prop_lut2_I0_O)        0.124    11.859 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7/O
                         net (fo=34, routed)          0.731    12.591    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_5
    SLICE_X76Y42         LUT5 (Prop_lut5_I4_O)        0.124    12.715 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1/O
                         net (fo=4, routed)           0.320    13.034    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[2]
    SLICE_X74Y42         LUT5 (Prop_lut5_I2_O)        0.124    13.158 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[4]_i_1/O
                         net (fo=104, routed)         1.096    14.254    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/A2
    SLICE_X66Y41         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.260    14.515 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.515    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/OC
    SLICE_X66Y41         MUXF7 (Prop_muxf7_I1_O)      0.247    14.762 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/F7.B/O
                         net (fo=1, routed)           0.000    14.762    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/O0
    SLICE_X66Y41         MUXF8 (Prop_muxf8_I0_O)      0.098    14.860 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/F8/O
                         net (fo=2, routed)           0.836    15.695    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[11]_0
    SLICE_X60Y41         LUT3 (Prop_lut3_I0_O)        0.319    16.014 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_24/O
                         net (fo=1, routed)           1.228    17.242    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[0]
    SLICE_X60Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.366 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_16/O
                         net (fo=1, routed)           0.000    17.366    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_16_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.898 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables_reg[3]_i_10/CO[3]
                         net (fo=18, routed)          1.691    19.589    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X53Y44         LUT6 (Prop_lut6_I2_O)        0.124    19.713 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire_comp_1/O
                         net (fo=1, routed)           0.151    19.864    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_11_0_repN_4_alias
    SLICE_X53Y44         LUT6 (Prop_lut6_I5_O)        0.124    19.988 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_comp/O
                         net (fo=88, routed)          1.057    21.045    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_27_29/WE
    SLICE_X34Y40         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_27_29/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.494    20.174    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_27_29/WCLK
    SLICE_X34Y40         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_27_29/RAMA/CLK
                         clock pessimism              0.129    20.302    
                         clock uncertainty           -0.265    20.038    
    SLICE_X34Y40         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.505    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_27_29/RAMA
  -------------------------------------------------------------------
                         required time                         19.505    
                         arrival time                         -21.045    
  -------------------------------------------------------------------
                         slack                                 -1.541    

Slack (VIOLATED) :        -1.541ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_27_29/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.019ns  (logic 4.713ns (26.157%)  route 13.306ns (73.843%))
  Logic Levels:           21  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=6 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 20.174 - 17.500 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.732     3.026    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X78Y38         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y38         FDCE (Prop_fdce_C_Q)         0.456     3.482 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/Q
                         net (fo=1, routed)           0.574     4.056    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5]_repN
    SLICE_X79Y39         LUT4 (Prop_lut4_I1_O)        0.124     4.180 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.580     4.760    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37_n_0
    SLICE_X79Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.884 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20/O
                         net (fo=5, routed)           0.354     5.238    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X80Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.362 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_8/O
                         net (fo=45, routed)          1.128     6.490    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4]
    SLICE_X83Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.614 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.177     7.791    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.dual_port_ram1_reg_0_31_18_23/ADDRB2
    SLICE_X82Y42         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     7.941 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.dual_port_ram1_reg_0_31_18_23/RAMB/O
                         net (fo=2, routed)           0.969     8.909    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1_0[20]
    SLICE_X80Y41         LUT6 (Prop_lut6_I2_O)        0.348     9.257 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55/O
                         net (fo=1, routed)           0.500     9.757    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55_n_0
    SLICE_X81Y41         LUT5 (Prop_lut5_I4_O)        0.124     9.881 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44/O
                         net (fo=1, routed)           0.000     9.881    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44_n_0
    SLICE_X81Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.279 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.279    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.507 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=1, routed)           0.452    10.959    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X77Y42         LUT6 (Prop_lut6_I3_O)        0.313    11.272 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=3, routed)           0.463    11.735    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X74Y41         LUT2 (Prop_lut2_I0_O)        0.124    11.859 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7/O
                         net (fo=34, routed)          0.731    12.591    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_5
    SLICE_X76Y42         LUT5 (Prop_lut5_I4_O)        0.124    12.715 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1/O
                         net (fo=4, routed)           0.320    13.034    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[2]
    SLICE_X74Y42         LUT5 (Prop_lut5_I2_O)        0.124    13.158 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[4]_i_1/O
                         net (fo=104, routed)         1.096    14.254    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/A2
    SLICE_X66Y41         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.260    14.515 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.515    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/OC
    SLICE_X66Y41         MUXF7 (Prop_muxf7_I1_O)      0.247    14.762 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/F7.B/O
                         net (fo=1, routed)           0.000    14.762    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/O0
    SLICE_X66Y41         MUXF8 (Prop_muxf8_I0_O)      0.098    14.860 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/F8/O
                         net (fo=2, routed)           0.836    15.695    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[11]_0
    SLICE_X60Y41         LUT3 (Prop_lut3_I0_O)        0.319    16.014 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_24/O
                         net (fo=1, routed)           1.228    17.242    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[0]
    SLICE_X60Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.366 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_16/O
                         net (fo=1, routed)           0.000    17.366    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_16_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.898 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables_reg[3]_i_10/CO[3]
                         net (fo=18, routed)          1.691    19.589    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X53Y44         LUT6 (Prop_lut6_I2_O)        0.124    19.713 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire_comp_1/O
                         net (fo=1, routed)           0.151    19.864    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_11_0_repN_4_alias
    SLICE_X53Y44         LUT6 (Prop_lut6_I5_O)        0.124    19.988 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_comp/O
                         net (fo=88, routed)          1.057    21.045    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_27_29/WE
    SLICE_X34Y40         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_27_29/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.494    20.174    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_27_29/WCLK
    SLICE_X34Y40         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_27_29/RAMB/CLK
                         clock pessimism              0.129    20.302    
                         clock uncertainty           -0.265    20.038    
    SLICE_X34Y40         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.505    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_27_29/RAMB
  -------------------------------------------------------------------
                         required time                         19.505    
                         arrival time                         -21.045    
  -------------------------------------------------------------------
                         slack                                 -1.541    

Slack (VIOLATED) :        -1.541ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_27_29/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.019ns  (logic 4.713ns (26.157%)  route 13.306ns (73.843%))
  Logic Levels:           21  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=6 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 20.174 - 17.500 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.732     3.026    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X78Y38         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y38         FDCE (Prop_fdce_C_Q)         0.456     3.482 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/Q
                         net (fo=1, routed)           0.574     4.056    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5]_repN
    SLICE_X79Y39         LUT4 (Prop_lut4_I1_O)        0.124     4.180 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.580     4.760    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37_n_0
    SLICE_X79Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.884 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20/O
                         net (fo=5, routed)           0.354     5.238    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X80Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.362 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_8/O
                         net (fo=45, routed)          1.128     6.490    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4]
    SLICE_X83Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.614 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.177     7.791    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.dual_port_ram1_reg_0_31_18_23/ADDRB2
    SLICE_X82Y42         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     7.941 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.dual_port_ram1_reg_0_31_18_23/RAMB/O
                         net (fo=2, routed)           0.969     8.909    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1_0[20]
    SLICE_X80Y41         LUT6 (Prop_lut6_I2_O)        0.348     9.257 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55/O
                         net (fo=1, routed)           0.500     9.757    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55_n_0
    SLICE_X81Y41         LUT5 (Prop_lut5_I4_O)        0.124     9.881 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44/O
                         net (fo=1, routed)           0.000     9.881    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44_n_0
    SLICE_X81Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.279 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.279    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.507 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=1, routed)           0.452    10.959    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X77Y42         LUT6 (Prop_lut6_I3_O)        0.313    11.272 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=3, routed)           0.463    11.735    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X74Y41         LUT2 (Prop_lut2_I0_O)        0.124    11.859 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7/O
                         net (fo=34, routed)          0.731    12.591    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_5
    SLICE_X76Y42         LUT5 (Prop_lut5_I4_O)        0.124    12.715 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1/O
                         net (fo=4, routed)           0.320    13.034    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[2]
    SLICE_X74Y42         LUT5 (Prop_lut5_I2_O)        0.124    13.158 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[4]_i_1/O
                         net (fo=104, routed)         1.096    14.254    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/A2
    SLICE_X66Y41         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.260    14.515 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.515    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/OC
    SLICE_X66Y41         MUXF7 (Prop_muxf7_I1_O)      0.247    14.762 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/F7.B/O
                         net (fo=1, routed)           0.000    14.762    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/O0
    SLICE_X66Y41         MUXF8 (Prop_muxf8_I0_O)      0.098    14.860 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/F8/O
                         net (fo=2, routed)           0.836    15.695    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[11]_0
    SLICE_X60Y41         LUT3 (Prop_lut3_I0_O)        0.319    16.014 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_24/O
                         net (fo=1, routed)           1.228    17.242    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[0]
    SLICE_X60Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.366 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_16/O
                         net (fo=1, routed)           0.000    17.366    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_16_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.898 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables_reg[3]_i_10/CO[3]
                         net (fo=18, routed)          1.691    19.589    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X53Y44         LUT6 (Prop_lut6_I2_O)        0.124    19.713 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire_comp_1/O
                         net (fo=1, routed)           0.151    19.864    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_11_0_repN_4_alias
    SLICE_X53Y44         LUT6 (Prop_lut6_I5_O)        0.124    19.988 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_comp/O
                         net (fo=88, routed)          1.057    21.045    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_27_29/WE
    SLICE_X34Y40         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_27_29/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.494    20.174    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_27_29/WCLK
    SLICE_X34Y40         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_27_29/RAMC/CLK
                         clock pessimism              0.129    20.302    
                         clock uncertainty           -0.265    20.038    
    SLICE_X34Y40         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.505    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_27_29/RAMC
  -------------------------------------------------------------------
                         required time                         19.505    
                         arrival time                         -21.045    
  -------------------------------------------------------------------
                         slack                                 -1.541    

Slack (VIOLATED) :        -1.541ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_27_29/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.019ns  (logic 4.713ns (26.157%)  route 13.306ns (73.843%))
  Logic Levels:           21  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=6 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 20.174 - 17.500 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.732     3.026    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X78Y38         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y38         FDCE (Prop_fdce_C_Q)         0.456     3.482 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/Q
                         net (fo=1, routed)           0.574     4.056    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5]_repN
    SLICE_X79Y39         LUT4 (Prop_lut4_I1_O)        0.124     4.180 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.580     4.760    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37_n_0
    SLICE_X79Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.884 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20/O
                         net (fo=5, routed)           0.354     5.238    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X80Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.362 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_8/O
                         net (fo=45, routed)          1.128     6.490    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4]
    SLICE_X83Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.614 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.177     7.791    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.dual_port_ram1_reg_0_31_18_23/ADDRB2
    SLICE_X82Y42         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     7.941 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.dual_port_ram1_reg_0_31_18_23/RAMB/O
                         net (fo=2, routed)           0.969     8.909    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1_0[20]
    SLICE_X80Y41         LUT6 (Prop_lut6_I2_O)        0.348     9.257 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55/O
                         net (fo=1, routed)           0.500     9.757    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55_n_0
    SLICE_X81Y41         LUT5 (Prop_lut5_I4_O)        0.124     9.881 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44/O
                         net (fo=1, routed)           0.000     9.881    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44_n_0
    SLICE_X81Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.279 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.279    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.507 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=1, routed)           0.452    10.959    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X77Y42         LUT6 (Prop_lut6_I3_O)        0.313    11.272 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=3, routed)           0.463    11.735    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X74Y41         LUT2 (Prop_lut2_I0_O)        0.124    11.859 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7/O
                         net (fo=34, routed)          0.731    12.591    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_5
    SLICE_X76Y42         LUT5 (Prop_lut5_I4_O)        0.124    12.715 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1/O
                         net (fo=4, routed)           0.320    13.034    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[2]
    SLICE_X74Y42         LUT5 (Prop_lut5_I2_O)        0.124    13.158 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[4]_i_1/O
                         net (fo=104, routed)         1.096    14.254    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/A2
    SLICE_X66Y41         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.260    14.515 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.515    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/OC
    SLICE_X66Y41         MUXF7 (Prop_muxf7_I1_O)      0.247    14.762 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/F7.B/O
                         net (fo=1, routed)           0.000    14.762    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/O0
    SLICE_X66Y41         MUXF8 (Prop_muxf8_I0_O)      0.098    14.860 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/F8/O
                         net (fo=2, routed)           0.836    15.695    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[11]_0
    SLICE_X60Y41         LUT3 (Prop_lut3_I0_O)        0.319    16.014 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_24/O
                         net (fo=1, routed)           1.228    17.242    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[0]
    SLICE_X60Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.366 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_16/O
                         net (fo=1, routed)           0.000    17.366    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_16_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.898 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables_reg[3]_i_10/CO[3]
                         net (fo=18, routed)          1.691    19.589    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X53Y44         LUT6 (Prop_lut6_I2_O)        0.124    19.713 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire_comp_1/O
                         net (fo=1, routed)           0.151    19.864    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_11_0_repN_4_alias
    SLICE_X53Y44         LUT6 (Prop_lut6_I5_O)        0.124    19.988 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_comp/O
                         net (fo=88, routed)          1.057    21.045    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_27_29/WE
    SLICE_X34Y40         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_27_29/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.494    20.174    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_27_29/WCLK
    SLICE_X34Y40         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_27_29/RAMD/CLK
                         clock pessimism              0.129    20.302    
                         clock uncertainty           -0.265    20.038    
    SLICE_X34Y40         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.505    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_27_29/RAMD
  -------------------------------------------------------------------
                         required time                         19.505    
                         arrival time                         -21.045    
  -------------------------------------------------------------------
                         slack                                 -1.541    

Slack (VIOLATED) :        -1.532ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_27_29/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.011ns  (logic 4.713ns (26.169%)  route 13.298ns (73.831%))
  Logic Levels:           21  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=6 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 20.174 - 17.500 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.732     3.026    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X78Y38         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y38         FDCE (Prop_fdce_C_Q)         0.456     3.482 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/Q
                         net (fo=1, routed)           0.574     4.056    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5]_repN
    SLICE_X79Y39         LUT4 (Prop_lut4_I1_O)        0.124     4.180 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.580     4.760    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37_n_0
    SLICE_X79Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.884 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20/O
                         net (fo=5, routed)           0.354     5.238    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X80Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.362 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_8/O
                         net (fo=45, routed)          1.128     6.490    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4]
    SLICE_X83Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.614 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.177     7.791    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.dual_port_ram1_reg_0_31_18_23/ADDRB2
    SLICE_X82Y42         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     7.941 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.dual_port_ram1_reg_0_31_18_23/RAMB/O
                         net (fo=2, routed)           0.969     8.909    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1_0[20]
    SLICE_X80Y41         LUT6 (Prop_lut6_I2_O)        0.348     9.257 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55/O
                         net (fo=1, routed)           0.500     9.757    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55_n_0
    SLICE_X81Y41         LUT5 (Prop_lut5_I4_O)        0.124     9.881 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44/O
                         net (fo=1, routed)           0.000     9.881    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44_n_0
    SLICE_X81Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.279 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.279    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.507 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=1, routed)           0.452    10.959    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X77Y42         LUT6 (Prop_lut6_I3_O)        0.313    11.272 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=3, routed)           0.463    11.735    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X74Y41         LUT2 (Prop_lut2_I0_O)        0.124    11.859 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7/O
                         net (fo=34, routed)          0.731    12.591    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_5
    SLICE_X76Y42         LUT5 (Prop_lut5_I4_O)        0.124    12.715 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1/O
                         net (fo=4, routed)           0.320    13.034    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[2]
    SLICE_X74Y42         LUT5 (Prop_lut5_I2_O)        0.124    13.158 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[4]_i_1/O
                         net (fo=104, routed)         1.096    14.254    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/A2
    SLICE_X66Y41         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.260    14.515 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.515    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/OC
    SLICE_X66Y41         MUXF7 (Prop_muxf7_I1_O)      0.247    14.762 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/F7.B/O
                         net (fo=1, routed)           0.000    14.762    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/O0
    SLICE_X66Y41         MUXF8 (Prop_muxf8_I0_O)      0.098    14.860 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/F8/O
                         net (fo=2, routed)           0.836    15.695    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[11]_0
    SLICE_X60Y41         LUT3 (Prop_lut3_I0_O)        0.319    16.014 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_24/O
                         net (fo=1, routed)           1.228    17.242    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[0]
    SLICE_X60Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.366 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_16/O
                         net (fo=1, routed)           0.000    17.366    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_16_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.898 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables_reg[3]_i_10/CO[3]
                         net (fo=18, routed)          1.691    19.589    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X53Y44         LUT6 (Prop_lut6_I2_O)        0.124    19.713 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire_comp_1/O
                         net (fo=1, routed)           0.151    19.864    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_11_0_repN_4_alias
    SLICE_X53Y44         LUT6 (Prop_lut6_I5_O)        0.124    19.988 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_comp/O
                         net (fo=88, routed)          1.049    21.037    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_27_29/WE
    SLICE_X36Y45         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_27_29/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.495    20.174    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_27_29/WCLK
    SLICE_X36Y45         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_27_29/RAMA/CLK
                         clock pessimism              0.129    20.303    
                         clock uncertainty           -0.265    20.039    
    SLICE_X36Y45         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.506    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_27_29/RAMA
  -------------------------------------------------------------------
                         required time                         19.506    
                         arrival time                         -21.037    
  -------------------------------------------------------------------
                         slack                                 -1.532    

Slack (VIOLATED) :        -1.532ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_27_29/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.011ns  (logic 4.713ns (26.169%)  route 13.298ns (73.831%))
  Logic Levels:           21  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=6 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 20.174 - 17.500 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.732     3.026    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X78Y38         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y38         FDCE (Prop_fdce_C_Q)         0.456     3.482 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/Q
                         net (fo=1, routed)           0.574     4.056    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5]_repN
    SLICE_X79Y39         LUT4 (Prop_lut4_I1_O)        0.124     4.180 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.580     4.760    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37_n_0
    SLICE_X79Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.884 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20/O
                         net (fo=5, routed)           0.354     5.238    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X80Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.362 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_8/O
                         net (fo=45, routed)          1.128     6.490    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4]
    SLICE_X83Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.614 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.177     7.791    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.dual_port_ram1_reg_0_31_18_23/ADDRB2
    SLICE_X82Y42         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     7.941 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.dual_port_ram1_reg_0_31_18_23/RAMB/O
                         net (fo=2, routed)           0.969     8.909    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1_0[20]
    SLICE_X80Y41         LUT6 (Prop_lut6_I2_O)        0.348     9.257 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55/O
                         net (fo=1, routed)           0.500     9.757    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55_n_0
    SLICE_X81Y41         LUT5 (Prop_lut5_I4_O)        0.124     9.881 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44/O
                         net (fo=1, routed)           0.000     9.881    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44_n_0
    SLICE_X81Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.279 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.279    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.507 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=1, routed)           0.452    10.959    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X77Y42         LUT6 (Prop_lut6_I3_O)        0.313    11.272 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=3, routed)           0.463    11.735    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X74Y41         LUT2 (Prop_lut2_I0_O)        0.124    11.859 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7/O
                         net (fo=34, routed)          0.731    12.591    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_5
    SLICE_X76Y42         LUT5 (Prop_lut5_I4_O)        0.124    12.715 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1/O
                         net (fo=4, routed)           0.320    13.034    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[2]
    SLICE_X74Y42         LUT5 (Prop_lut5_I2_O)        0.124    13.158 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[4]_i_1/O
                         net (fo=104, routed)         1.096    14.254    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/A2
    SLICE_X66Y41         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.260    14.515 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.515    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/OC
    SLICE_X66Y41         MUXF7 (Prop_muxf7_I1_O)      0.247    14.762 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/F7.B/O
                         net (fo=1, routed)           0.000    14.762    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/O0
    SLICE_X66Y41         MUXF8 (Prop_muxf8_I0_O)      0.098    14.860 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/F8/O
                         net (fo=2, routed)           0.836    15.695    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[11]_0
    SLICE_X60Y41         LUT3 (Prop_lut3_I0_O)        0.319    16.014 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_24/O
                         net (fo=1, routed)           1.228    17.242    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[0]
    SLICE_X60Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.366 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_16/O
                         net (fo=1, routed)           0.000    17.366    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_16_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.898 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables_reg[3]_i_10/CO[3]
                         net (fo=18, routed)          1.691    19.589    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X53Y44         LUT6 (Prop_lut6_I2_O)        0.124    19.713 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire_comp_1/O
                         net (fo=1, routed)           0.151    19.864    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_11_0_repN_4_alias
    SLICE_X53Y44         LUT6 (Prop_lut6_I5_O)        0.124    19.988 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_comp/O
                         net (fo=88, routed)          1.049    21.037    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_27_29/WE
    SLICE_X36Y45         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_27_29/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.495    20.174    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_27_29/WCLK
    SLICE_X36Y45         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_27_29/RAMB/CLK
                         clock pessimism              0.129    20.303    
                         clock uncertainty           -0.265    20.039    
    SLICE_X36Y45         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.506    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_27_29/RAMB
  -------------------------------------------------------------------
                         required time                         19.506    
                         arrival time                         -21.037    
  -------------------------------------------------------------------
                         slack                                 -1.532    

Slack (VIOLATED) :        -1.532ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_27_29/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.011ns  (logic 4.713ns (26.169%)  route 13.298ns (73.831%))
  Logic Levels:           21  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=6 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 20.174 - 17.500 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.732     3.026    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X78Y38         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y38         FDCE (Prop_fdce_C_Q)         0.456     3.482 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/Q
                         net (fo=1, routed)           0.574     4.056    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5]_repN
    SLICE_X79Y39         LUT4 (Prop_lut4_I1_O)        0.124     4.180 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.580     4.760    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37_n_0
    SLICE_X79Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.884 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20/O
                         net (fo=5, routed)           0.354     5.238    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X80Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.362 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_8/O
                         net (fo=45, routed)          1.128     6.490    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4]
    SLICE_X83Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.614 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.177     7.791    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.dual_port_ram1_reg_0_31_18_23/ADDRB2
    SLICE_X82Y42         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     7.941 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.dual_port_ram1_reg_0_31_18_23/RAMB/O
                         net (fo=2, routed)           0.969     8.909    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1_0[20]
    SLICE_X80Y41         LUT6 (Prop_lut6_I2_O)        0.348     9.257 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55/O
                         net (fo=1, routed)           0.500     9.757    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55_n_0
    SLICE_X81Y41         LUT5 (Prop_lut5_I4_O)        0.124     9.881 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44/O
                         net (fo=1, routed)           0.000     9.881    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44_n_0
    SLICE_X81Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.279 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.279    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.507 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=1, routed)           0.452    10.959    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X77Y42         LUT6 (Prop_lut6_I3_O)        0.313    11.272 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=3, routed)           0.463    11.735    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X74Y41         LUT2 (Prop_lut2_I0_O)        0.124    11.859 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7/O
                         net (fo=34, routed)          0.731    12.591    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_5
    SLICE_X76Y42         LUT5 (Prop_lut5_I4_O)        0.124    12.715 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1/O
                         net (fo=4, routed)           0.320    13.034    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[2]
    SLICE_X74Y42         LUT5 (Prop_lut5_I2_O)        0.124    13.158 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[4]_i_1/O
                         net (fo=104, routed)         1.096    14.254    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/A2
    SLICE_X66Y41         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.260    14.515 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.515    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/OC
    SLICE_X66Y41         MUXF7 (Prop_muxf7_I1_O)      0.247    14.762 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/F7.B/O
                         net (fo=1, routed)           0.000    14.762    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/O0
    SLICE_X66Y41         MUXF8 (Prop_muxf8_I0_O)      0.098    14.860 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/F8/O
                         net (fo=2, routed)           0.836    15.695    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[11]_0
    SLICE_X60Y41         LUT3 (Prop_lut3_I0_O)        0.319    16.014 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_24/O
                         net (fo=1, routed)           1.228    17.242    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[0]
    SLICE_X60Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.366 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_16/O
                         net (fo=1, routed)           0.000    17.366    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_16_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.898 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables_reg[3]_i_10/CO[3]
                         net (fo=18, routed)          1.691    19.589    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X53Y44         LUT6 (Prop_lut6_I2_O)        0.124    19.713 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire_comp_1/O
                         net (fo=1, routed)           0.151    19.864    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_11_0_repN_4_alias
    SLICE_X53Y44         LUT6 (Prop_lut6_I5_O)        0.124    19.988 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_comp/O
                         net (fo=88, routed)          1.049    21.037    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_27_29/WE
    SLICE_X36Y45         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_27_29/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.495    20.174    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_27_29/WCLK
    SLICE_X36Y45         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_27_29/RAMC/CLK
                         clock pessimism              0.129    20.303    
                         clock uncertainty           -0.265    20.039    
    SLICE_X36Y45         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.506    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_27_29/RAMC
  -------------------------------------------------------------------
                         required time                         19.506    
                         arrival time                         -21.037    
  -------------------------------------------------------------------
                         slack                                 -1.532    

Slack (VIOLATED) :        -1.532ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_27_29/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.011ns  (logic 4.713ns (26.169%)  route 13.298ns (73.831%))
  Logic Levels:           21  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=6 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 20.174 - 17.500 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.732     3.026    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X78Y38         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y38         FDCE (Prop_fdce_C_Q)         0.456     3.482 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/Q
                         net (fo=1, routed)           0.574     4.056    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5]_repN
    SLICE_X79Y39         LUT4 (Prop_lut4_I1_O)        0.124     4.180 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.580     4.760    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37_n_0
    SLICE_X79Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.884 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20/O
                         net (fo=5, routed)           0.354     5.238    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X80Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.362 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_8/O
                         net (fo=45, routed)          1.128     6.490    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4]
    SLICE_X83Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.614 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.177     7.791    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.dual_port_ram1_reg_0_31_18_23/ADDRB2
    SLICE_X82Y42         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     7.941 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.dual_port_ram1_reg_0_31_18_23/RAMB/O
                         net (fo=2, routed)           0.969     8.909    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1_0[20]
    SLICE_X80Y41         LUT6 (Prop_lut6_I2_O)        0.348     9.257 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55/O
                         net (fo=1, routed)           0.500     9.757    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55_n_0
    SLICE_X81Y41         LUT5 (Prop_lut5_I4_O)        0.124     9.881 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44/O
                         net (fo=1, routed)           0.000     9.881    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44_n_0
    SLICE_X81Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.279 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.279    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.507 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=1, routed)           0.452    10.959    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X77Y42         LUT6 (Prop_lut6_I3_O)        0.313    11.272 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=3, routed)           0.463    11.735    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X74Y41         LUT2 (Prop_lut2_I0_O)        0.124    11.859 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7/O
                         net (fo=34, routed)          0.731    12.591    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_5
    SLICE_X76Y42         LUT5 (Prop_lut5_I4_O)        0.124    12.715 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1/O
                         net (fo=4, routed)           0.320    13.034    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[2]
    SLICE_X74Y42         LUT5 (Prop_lut5_I2_O)        0.124    13.158 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[4]_i_1/O
                         net (fo=104, routed)         1.096    14.254    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/A2
    SLICE_X66Y41         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.260    14.515 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.515    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/OC
    SLICE_X66Y41         MUXF7 (Prop_muxf7_I1_O)      0.247    14.762 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/F7.B/O
                         net (fo=1, routed)           0.000    14.762    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/O0
    SLICE_X66Y41         MUXF8 (Prop_muxf8_I0_O)      0.098    14.860 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/F8/O
                         net (fo=2, routed)           0.836    15.695    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[11]_0
    SLICE_X60Y41         LUT3 (Prop_lut3_I0_O)        0.319    16.014 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_24/O
                         net (fo=1, routed)           1.228    17.242    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[0]
    SLICE_X60Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.366 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_16/O
                         net (fo=1, routed)           0.000    17.366    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_16_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.898 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables_reg[3]_i_10/CO[3]
                         net (fo=18, routed)          1.691    19.589    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X53Y44         LUT6 (Prop_lut6_I2_O)        0.124    19.713 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire_comp_1/O
                         net (fo=1, routed)           0.151    19.864    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_11_0_repN_4_alias
    SLICE_X53Y44         LUT6 (Prop_lut6_I5_O)        0.124    19.988 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_comp/O
                         net (fo=88, routed)          1.049    21.037    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_27_29/WE
    SLICE_X36Y45         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_27_29/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.495    20.174    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_27_29/WCLK
    SLICE_X36Y45         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_27_29/RAMD/CLK
                         clock pessimism              0.129    20.303    
                         clock uncertainty           -0.265    20.039    
    SLICE_X36Y45         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.506    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_27_29/RAMD
  -------------------------------------------------------------------
                         required time                         19.506    
                         arrival time                         -21.037    
  -------------------------------------------------------------------
                         slack                                 -1.532    

Slack (VIOLATED) :        -1.531ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_24_26/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.004ns  (logic 4.713ns (26.179%)  route 13.291ns (73.821%))
  Logic Levels:           21  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=6 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 20.168 - 17.500 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.732     3.026    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X78Y38         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y38         FDCE (Prop_fdce_C_Q)         0.456     3.482 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/Q
                         net (fo=1, routed)           0.574     4.056    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5]_repN
    SLICE_X79Y39         LUT4 (Prop_lut4_I1_O)        0.124     4.180 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.580     4.760    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37_n_0
    SLICE_X79Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.884 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20/O
                         net (fo=5, routed)           0.354     5.238    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X80Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.362 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_8/O
                         net (fo=45, routed)          1.128     6.490    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4]
    SLICE_X83Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.614 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.177     7.791    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.dual_port_ram1_reg_0_31_18_23/ADDRB2
    SLICE_X82Y42         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     7.941 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.dual_port_ram1_reg_0_31_18_23/RAMB/O
                         net (fo=2, routed)           0.969     8.909    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1_0[20]
    SLICE_X80Y41         LUT6 (Prop_lut6_I2_O)        0.348     9.257 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55/O
                         net (fo=1, routed)           0.500     9.757    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55_n_0
    SLICE_X81Y41         LUT5 (Prop_lut5_I4_O)        0.124     9.881 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44/O
                         net (fo=1, routed)           0.000     9.881    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44_n_0
    SLICE_X81Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.279 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.279    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.507 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=1, routed)           0.452    10.959    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X77Y42         LUT6 (Prop_lut6_I3_O)        0.313    11.272 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=3, routed)           0.463    11.735    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X74Y41         LUT2 (Prop_lut2_I0_O)        0.124    11.859 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7/O
                         net (fo=34, routed)          0.731    12.591    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_5
    SLICE_X76Y42         LUT5 (Prop_lut5_I4_O)        0.124    12.715 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1/O
                         net (fo=4, routed)           0.320    13.034    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[2]
    SLICE_X74Y42         LUT5 (Prop_lut5_I2_O)        0.124    13.158 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[4]_i_1/O
                         net (fo=104, routed)         1.096    14.254    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/A2
    SLICE_X66Y41         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.260    14.515 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.515    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/OC
    SLICE_X66Y41         MUXF7 (Prop_muxf7_I1_O)      0.247    14.762 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/F7.B/O
                         net (fo=1, routed)           0.000    14.762    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/O0
    SLICE_X66Y41         MUXF8 (Prop_muxf8_I0_O)      0.098    14.860 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/F8/O
                         net (fo=2, routed)           0.836    15.695    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[11]_0
    SLICE_X60Y41         LUT3 (Prop_lut3_I0_O)        0.319    16.014 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_24/O
                         net (fo=1, routed)           1.228    17.242    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[0]
    SLICE_X60Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.366 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_16/O
                         net (fo=1, routed)           0.000    17.366    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_16_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.898 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables_reg[3]_i_10/CO[3]
                         net (fo=18, routed)          1.691    19.589    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X53Y44         LUT6 (Prop_lut6_I2_O)        0.124    19.713 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire_comp_1/O
                         net (fo=1, routed)           0.151    19.864    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_11_0_repN_4_alias
    SLICE_X53Y44         LUT6 (Prop_lut6_I5_O)        0.124    19.988 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_comp/O
                         net (fo=88, routed)          1.042    21.030    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_24_26/WE
    SLICE_X42Y34         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_24_26/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.489    20.168    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_24_26/WCLK
    SLICE_X42Y34         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_24_26/RAMA/CLK
                         clock pessimism              0.129    20.297    
                         clock uncertainty           -0.265    20.033    
    SLICE_X42Y34         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.500    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_24_26/RAMA
  -------------------------------------------------------------------
                         required time                         19.500    
                         arrival time                         -21.030    
  -------------------------------------------------------------------
                         slack                                 -1.531    

Slack (VIOLATED) :        -1.531ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_24_26/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.004ns  (logic 4.713ns (26.179%)  route 13.291ns (73.821%))
  Logic Levels:           21  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=6 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 20.168 - 17.500 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.732     3.026    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X78Y38         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y38         FDCE (Prop_fdce_C_Q)         0.456     3.482 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/Q
                         net (fo=1, routed)           0.574     4.056    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5]_repN
    SLICE_X79Y39         LUT4 (Prop_lut4_I1_O)        0.124     4.180 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.580     4.760    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37_n_0
    SLICE_X79Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.884 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20/O
                         net (fo=5, routed)           0.354     5.238    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X80Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.362 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_8/O
                         net (fo=45, routed)          1.128     6.490    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4]
    SLICE_X83Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.614 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.177     7.791    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.dual_port_ram1_reg_0_31_18_23/ADDRB2
    SLICE_X82Y42         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     7.941 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.dual_port_ram1_reg_0_31_18_23/RAMB/O
                         net (fo=2, routed)           0.969     8.909    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1_0[20]
    SLICE_X80Y41         LUT6 (Prop_lut6_I2_O)        0.348     9.257 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55/O
                         net (fo=1, routed)           0.500     9.757    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55_n_0
    SLICE_X81Y41         LUT5 (Prop_lut5_I4_O)        0.124     9.881 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44/O
                         net (fo=1, routed)           0.000     9.881    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44_n_0
    SLICE_X81Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.279 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.279    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.507 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=1, routed)           0.452    10.959    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X77Y42         LUT6 (Prop_lut6_I3_O)        0.313    11.272 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=3, routed)           0.463    11.735    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X74Y41         LUT2 (Prop_lut2_I0_O)        0.124    11.859 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7/O
                         net (fo=34, routed)          0.731    12.591    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_5
    SLICE_X76Y42         LUT5 (Prop_lut5_I4_O)        0.124    12.715 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1/O
                         net (fo=4, routed)           0.320    13.034    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[2]
    SLICE_X74Y42         LUT5 (Prop_lut5_I2_O)        0.124    13.158 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[4]_i_1/O
                         net (fo=104, routed)         1.096    14.254    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/A2
    SLICE_X66Y41         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.260    14.515 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.515    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/OC
    SLICE_X66Y41         MUXF7 (Prop_muxf7_I1_O)      0.247    14.762 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/F7.B/O
                         net (fo=1, routed)           0.000    14.762    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/O0
    SLICE_X66Y41         MUXF8 (Prop_muxf8_I0_O)      0.098    14.860 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0/F8/O
                         net (fo=2, routed)           0.836    15.695    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[11]_0
    SLICE_X60Y41         LUT3 (Prop_lut3_I0_O)        0.319    16.014 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_24/O
                         net (fo=1, routed)           1.228    17.242    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[0]
    SLICE_X60Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.366 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_16/O
                         net (fo=1, routed)           0.000    17.366    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_16_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.898 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables_reg[3]_i_10/CO[3]
                         net (fo=18, routed)          1.691    19.589    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X53Y44         LUT6 (Prop_lut6_I2_O)        0.124    19.713 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire_comp_1/O
                         net (fo=1, routed)           0.151    19.864    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_11_0_repN_4_alias
    SLICE_X53Y44         LUT6 (Prop_lut6_I5_O)        0.124    19.988 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_comp/O
                         net (fo=88, routed)          1.042    21.030    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_24_26/WE
    SLICE_X42Y34         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_24_26/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.489    20.168    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_24_26/WCLK
    SLICE_X42Y34         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_24_26/RAMB/CLK
                         clock pessimism              0.129    20.297    
                         clock uncertainty           -0.265    20.033    
    SLICE_X42Y34         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.500    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_24_26/RAMB
  -------------------------------------------------------------------
                         required time                         19.500    
                         arrival time                         -21.030    
  -------------------------------------------------------------------
                         slack                                 -1.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.197%)  route 0.226ns (54.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.557     0.893    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X37Y50         FDRE                                         r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][15]/Q
                         net (fo=1, routed)           0.226     1.259    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][15]
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.304 r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum[data][15]_i_1/O
                         net (fo=1, routed)           0.000     1.304    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum[data][15]_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.830     1.196    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X37Y49         FDRE                                         r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][15]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     1.258    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][15]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.019%)  route 0.240ns (62.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.584     0.920    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aclk
    SLICE_X57Y48         FDRE                                         r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[22]/Q
                         net (fo=1, routed)           0.240     1.300    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/D[20]
    SLICE_X55Y51         FDRE                                         r  design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.846     1.212    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/aclk
    SLICE_X55Y51         FDRE                                         r  design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[22]/C
                         clock pessimism             -0.030     1.182    
    SLICE_X55Y51         FDRE (Hold_fdre_C_D)         0.070     1.252    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.730%)  route 0.243ns (63.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.584     0.920    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aclk
    SLICE_X57Y48         FDRE                                         r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[23]/Q
                         net (fo=1, routed)           0.243     1.303    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/D[21]
    SLICE_X55Y51         FDRE                                         r  design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.846     1.212    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/aclk
    SLICE_X55Y51         FDRE                                         r  design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[23]/C
                         clock pessimism             -0.030     1.182    
    SLICE_X55Y51         FDRE (Hold_fdre_C_D)         0.072     1.254    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[25].bram_wrdata_int_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/bram_0/U0/bram_buff_reg_1/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.565     0.901    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y49         FDRE                                         r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[25].bram_wrdata_int_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[25].bram_wrdata_int_reg[25]/Q
                         net (fo=1, routed)           0.107     1.171    design_2_i/bram_0/U0/bram_wrdata_a[25]
    RAMB36_X2Y9          RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_1/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.873     1.239    design_2_i/bram_0/U0/bram_clk_a
    RAMB36_X2Y9          RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_1/CLKARDCLK
                         clock pessimism             -0.280     0.959    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.155     1.114    design_2_i/bram_0/U0/bram_buff_reg_1
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/bram_0/U0/bram_buff_reg_1/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.565     0.901    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y49         FDRE                                         r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/Q
                         net (fo=1, routed)           0.108     1.172    design_2_i/bram_0/U0/bram_wrdata_a[29]
    RAMB36_X2Y9          RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_1/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.873     1.239    design_2_i/bram_0/U0/bram_clk_a
    RAMB36_X2Y9          RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_1/CLKARDCLK
                         clock pessimism             -0.280     0.959    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155     1.114    design_2_i/bram_0/U0/bram_buff_reg_1
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awaddr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.470%)  route 0.257ns (64.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.584     0.920    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aclk
    SLICE_X59Y47         FDRE                                         r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[20]/Q
                         net (fo=1, routed)           0.257     1.317    design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/D[18]
    SLICE_X57Y55         FDRE                                         r  design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awaddr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.847     1.213    design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/aclk
    SLICE_X57Y55         FDRE                                         r  design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awaddr_reg[20]/C
                         clock pessimism             -0.030     1.183    
    SLICE_X57Y55         FDRE (Hold_fdre_C_D)         0.072     1.255    design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awaddr_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awaddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.161%)  route 0.260ns (64.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.583     0.919    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aclk
    SLICE_X56Y45         FDRE                                         r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[12]/Q
                         net (fo=1, routed)           0.260     1.320    design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/D[10]
    SLICE_X57Y54         FDRE                                         r  design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awaddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.847     1.213    design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/aclk
    SLICE_X57Y54         FDRE                                         r  design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awaddr_reg[12]/C
                         clock pessimism             -0.030     1.183    
    SLICE_X57Y54         FDRE (Hold_fdre_C_D)         0.070     1.253    design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awaddr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_2_i/axi_full2lite_conver_0/U0/axi_full2lite_rd_cntrl_inst/s_axi_arready_buff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/crossbar_wrap_0/U0/crossbar_inst/plasoc_crossbar_axi4_read_cntrl_inst/axi_address_read_en_buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.159%)  route 0.235ns (55.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.563     0.899    design_2_i/axi_full2lite_conver_0/U0/axi_full2lite_rd_cntrl_inst/aclk
    SLICE_X47Y49         FDRE                                         r  design_2_i/axi_full2lite_conver_0/U0/axi_full2lite_rd_cntrl_inst/s_axi_arready_buff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 f  design_2_i/axi_full2lite_conver_0/U0/axi_full2lite_rd_cntrl_inst/s_axi_arready_buff_reg/Q
                         net (fo=6, routed)           0.235     1.275    design_2_i/crossbar_wrap_0/U0/crossbar_inst/plasoc_crossbar_axi4_read_cntrl_inst/uart_m_axi_arready
    SLICE_X47Y50         LUT6 (Prop_lut6_I3_O)        0.045     1.320 r  design_2_i/crossbar_wrap_0/U0/crossbar_inst/plasoc_crossbar_axi4_read_cntrl_inst/axi_address_read_en_buff[2]_i_1/O
                         net (fo=1, routed)           0.000     1.320    design_2_i/crossbar_wrap_0/U0/crossbar_inst/plasoc_crossbar_axi4_read_cntrl_inst/axi_address_read_en_buff[2]_i_1_n_0
    SLICE_X47Y50         FDRE                                         r  design_2_i/crossbar_wrap_0/U0/crossbar_inst/plasoc_crossbar_axi4_read_cntrl_inst/axi_address_read_en_buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.825     1.191    design_2_i/crossbar_wrap_0/U0/crossbar_inst/plasoc_crossbar_axi4_read_cntrl_inst/aclk
    SLICE_X47Y50         FDRE                                         r  design_2_i/crossbar_wrap_0/U0/crossbar_inst/plasoc_crossbar_axi4_read_cntrl_inst/axi_address_read_en_buff_reg[2]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.092     1.253    design_2_i/crossbar_wrap_0/U0/crossbar_inst/plasoc_crossbar_axi4_read_cntrl_inst/axi_address_read_en_buff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.556     0.892    design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y94         FDRE                                         r  design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.056     1.088    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X36Y94         SRLC32E                                      r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.824     1.190    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y94         SRLC32E                                      r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.285     0.905    
    SLICE_X36Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.022    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.344%)  route 0.356ns (65.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.554     0.890    design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X37Y88         FDRE                                         r  design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/Q
                         net (fo=18, routed)          0.356     1.386    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_araddr[3]
    SLICE_X36Y100        LUT4 (Prop_lut4_I0_O)        0.045     1.431 r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[9].ce_out_i[9]_i_1/O
                         net (fo=1, routed)           0.000     1.431    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_15
    SLICE_X36Y100        FDRE                                         r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.911     1.277    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X36Y100        FDRE                                         r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.121     1.363    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 8.750 }
Period(ns):         17.500
Sources:            { design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         17.500      13.500     XADC_X0Y0       design_2_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.500      14.556     RAMB36_X2Y8     design_2_i/bram_0/U0/bram_buff_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.500      14.556     RAMB36_X2Y9     design_2_i/bram_0/U0/bram_buff_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         17.500      14.924     RAMB36_X2Y8     design_2_i/bram_0/U0/bram_buff_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         17.500      14.924     RAMB36_X2Y9     design_2_i/bram_0/U0/bram_buff_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         17.500      15.345     BUFGCTRL_X0Y16  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         17.500      16.500     SLICE_X40Y44    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         17.500      16.500     SLICE_X40Y46    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         17.500      16.500     SLICE_X41Y46    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         17.500      16.500     SLICE_X41Y45    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X58Y57    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_15_17/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X58Y53    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_21_23/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X58Y53    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_21_23/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X58Y53    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_21_23/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X58Y53    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_21_23/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X62Y53    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X62Y53    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X62Y53    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X62Y53    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.750       7.500      SLICE_X66Y40    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X50Y42    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_9_11/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X50Y42    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_9_11/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X50Y42    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_9_11/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X50Y42    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_9_11/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X38Y40    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X38Y40    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X66Y36    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X66Y35    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X66Y35    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X66Y35    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_12_14/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.516ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.691ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/b_busD_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.847ns  (logic 0.576ns (7.341%)  route 7.271ns (92.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 20.226 - 17.500 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.636     2.930    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456     3.386 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         2.036     5.422    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aresetn
    SLICE_X61Y52         LUT5 (Prop_lut5_I4_O)        0.120     5.542 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=465, routed)         5.234    10.777    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/mult_funcD_reg[0]_1
    SLICE_X77Y26         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/b_busD_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.546    20.226    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/aclk
    SLICE_X77Y26         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/b_busD_reg[23]/C
                         clock pessimism              0.115    20.340    
                         clock uncertainty           -0.265    20.076    
    SLICE_X77Y26         FDCE (Recov_fdce_C_CLR)     -0.608    19.468    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/b_busD_reg[23]
  -------------------------------------------------------------------
                         required time                         19.468    
                         arrival time                         -10.777    
  -------------------------------------------------------------------
                         slack                                  8.691    

Slack (MET) :             8.769ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.774ns  (logic 0.576ns (7.409%)  route 7.198ns (92.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 20.232 - 17.500 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.636     2.930    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456     3.386 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         2.036     5.422    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aresetn
    SLICE_X61Y52         LUT5 (Prop_lut5_I4_O)        0.120     5.542 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=465, routed)         5.162    10.704    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]
    SLICE_X87Y30         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.552    20.232    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aclk
    SLICE_X87Y30         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[5]/C
                         clock pessimism              0.115    20.346    
                         clock uncertainty           -0.265    20.082    
    SLICE_X87Y30         FDCE (Recov_fdce_C_CLR)     -0.608    19.474    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         19.474    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                  8.769    

Slack (MET) :             8.769ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.774ns  (logic 0.576ns (7.409%)  route 7.198ns (92.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 20.232 - 17.500 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.636     2.930    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456     3.386 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         2.036     5.422    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aresetn
    SLICE_X61Y52         LUT5 (Prop_lut5_I4_O)        0.120     5.542 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=465, routed)         5.162    10.704    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]
    SLICE_X87Y30         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.552    20.232    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aclk
    SLICE_X87Y30         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[6]/C
                         clock pessimism              0.115    20.346    
                         clock uncertainty           -0.265    20.082    
    SLICE_X87Y30         FDCE (Recov_fdce_C_CLR)     -0.608    19.474    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         19.474    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                  8.769    

Slack (MET) :             9.046ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.497ns  (logic 0.576ns (7.684%)  route 6.921ns (92.316%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 20.230 - 17.500 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.636     2.930    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456     3.386 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         2.036     5.422    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aresetn
    SLICE_X61Y52         LUT5 (Prop_lut5_I4_O)        0.120     5.542 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=465, routed)         4.884    10.427    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]
    SLICE_X83Y30         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.551    20.230    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aclk
    SLICE_X83Y30         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[11]/C
                         clock pessimism              0.115    20.345    
                         clock uncertainty           -0.265    20.081    
    SLICE_X83Y30         FDCE (Recov_fdce_C_CLR)     -0.608    19.473    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         19.473    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  9.046    

Slack (MET) :             9.046ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.497ns  (logic 0.576ns (7.684%)  route 6.921ns (92.316%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 20.230 - 17.500 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.636     2.930    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456     3.386 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         2.036     5.422    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aresetn
    SLICE_X61Y52         LUT5 (Prop_lut5_I4_O)        0.120     5.542 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=465, routed)         4.884    10.427    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]
    SLICE_X83Y30         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.551    20.230    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aclk
    SLICE_X83Y30         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[12]/C
                         clock pessimism              0.115    20.345    
                         clock uncertainty           -0.265    20.081    
    SLICE_X83Y30         FDCE (Recov_fdce_C_CLR)     -0.608    19.473    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         19.473    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  9.046    

Slack (MET) :             9.085ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aa_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.518ns  (logic 0.576ns (7.662%)  route 6.942ns (92.338%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 20.291 - 17.500 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.636     2.930    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456     3.386 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         2.036     5.422    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aresetn
    SLICE_X61Y52         LUT5 (Prop_lut5_I4_O)        0.120     5.542 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=465, routed)         4.905    10.448    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]
    SLICE_X91Y30         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aa_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.611    20.291    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aclk
    SLICE_X91Y30         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aa_reg_reg[2]/C
                         clock pessimism              0.115    20.405    
                         clock uncertainty           -0.265    20.141    
    SLICE_X91Y30         FDCE (Recov_fdce_C_CLR)     -0.608    19.533    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aa_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.533    
                         arrival time                         -10.448    
  -------------------------------------------------------------------
                         slack                                  9.085    

Slack (MET) :             9.092ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.455ns  (logic 0.576ns (7.726%)  route 6.879ns (92.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 20.236 - 17.500 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.636     2.930    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456     3.386 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         2.036     5.422    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aresetn
    SLICE_X61Y52         LUT5 (Prop_lut5_I4_O)        0.120     5.542 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=465, routed)         4.843    10.385    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]
    SLICE_X88Y33         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.556    20.236    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aclk
    SLICE_X88Y33         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[10]/C
                         clock pessimism              0.115    20.350    
                         clock uncertainty           -0.265    20.086    
    SLICE_X88Y33         FDCE (Recov_fdce_C_CLR)     -0.608    19.478    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         19.478    
                         arrival time                         -10.385    
  -------------------------------------------------------------------
                         slack                                  9.092    

Slack (MET) :             9.092ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.455ns  (logic 0.576ns (7.726%)  route 6.879ns (92.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 20.236 - 17.500 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.636     2.930    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456     3.386 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         2.036     5.422    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aresetn
    SLICE_X61Y52         LUT5 (Prop_lut5_I4_O)        0.120     5.542 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=465, routed)         4.843    10.385    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]
    SLICE_X88Y33         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.556    20.236    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aclk
    SLICE_X88Y33         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[30]/C
                         clock pessimism              0.115    20.350    
                         clock uncertainty           -0.265    20.086    
    SLICE_X88Y33         FDCE (Recov_fdce_C_CLR)     -0.608    19.478    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.478    
                         arrival time                         -10.385    
  -------------------------------------------------------------------
                         slack                                  9.092    

Slack (MET) :             9.092ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.455ns  (logic 0.576ns (7.726%)  route 6.879ns (92.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 20.236 - 17.500 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.636     2.930    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456     3.386 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         2.036     5.422    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aresetn
    SLICE_X61Y52         LUT5 (Prop_lut5_I4_O)        0.120     5.542 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=465, routed)         4.843    10.385    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]
    SLICE_X88Y33         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.556    20.236    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aclk
    SLICE_X88Y33         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[3]/C
                         clock pessimism              0.115    20.350    
                         clock uncertainty           -0.265    20.086    
    SLICE_X88Y33         FDCE (Recov_fdce_C_CLR)     -0.608    19.478    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.478    
                         arrival time                         -10.385    
  -------------------------------------------------------------------
                         slack                                  9.092    

Slack (MET) :             9.092ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.455ns  (logic 0.576ns (7.726%)  route 6.879ns (92.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 20.236 - 17.500 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.636     2.930    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456     3.386 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         2.036     5.422    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aresetn
    SLICE_X61Y52         LUT5 (Prop_lut5_I4_O)        0.120     5.542 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=465, routed)         4.843    10.385    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]
    SLICE_X88Y33         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        1.556    20.236    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aclk
    SLICE_X88Y33         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[8]/C
                         clock pessimism              0.115    20.350    
                         clock uncertainty           -0.265    20.086    
    SLICE_X88Y33         FDCE (Recov_fdce_C_CLR)     -0.608    19.478    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         19.478    
                         arrival time                         -10.385    
  -------------------------------------------------------------------
                         slack                                  9.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.186ns (26.124%)  route 0.526ns (73.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.545     0.881    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         0.109     1.131    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.176 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.417     1.593    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X59Y81         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.838     1.204    design_2_i/uart_0/U0/aclk
    SLICE_X59Y81         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[0]/C
                         clock pessimism             -0.035     1.169    
    SLICE_X59Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.077    design_2_i/uart_0/U0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.186ns (26.124%)  route 0.526ns (73.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.545     0.881    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         0.109     1.131    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.176 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.417     1.593    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X59Y81         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.838     1.204    design_2_i/uart_0/U0/aclk
    SLICE_X59Y81         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[2]/C
                         clock pessimism             -0.035     1.169    
    SLICE_X59Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.077    design_2_i/uart_0/U0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.186ns (26.124%)  route 0.526ns (73.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.545     0.881    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         0.109     1.131    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.176 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.417     1.593    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X59Y81         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.838     1.204    design_2_i/uart_0/U0/aclk
    SLICE_X59Y81         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[3]/C
                         clock pessimism             -0.035     1.169    
    SLICE_X59Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.077    design_2_i/uart_0/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.945%)  route 0.591ns (76.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.545     0.881    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         0.109     1.131    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.176 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.482     1.657    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X59Y82         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.839     1.205    design_2_i/uart_0/U0/aclk
    SLICE_X59Y82         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[1]/C
                         clock pessimism             -0.035     1.170    
    SLICE_X59Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.078    design_2_i/uart_0/U0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.945%)  route 0.591ns (76.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.545     0.881    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         0.109     1.131    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.176 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.482     1.657    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X59Y82         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.839     1.205    design_2_i/uart_0/U0/aclk
    SLICE_X59Y82         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[4]/C
                         clock pessimism             -0.035     1.170    
    SLICE_X59Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.078    design_2_i/uart_0/U0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.945%)  route 0.591ns (76.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.545     0.881    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         0.109     1.131    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.176 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.482     1.657    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X59Y82         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.839     1.205    design_2_i/uart_0/U0/aclk
    SLICE_X59Y82         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[5]/C
                         clock pessimism             -0.035     1.170    
    SLICE_X59Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.078    design_2_i/uart_0/U0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.945%)  route 0.591ns (76.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.545     0.881    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         0.109     1.131    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.176 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.482     1.657    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X59Y82         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.839     1.205    design_2_i/uart_0/U0/aclk
    SLICE_X59Y82         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[6]/C
                         clock pessimism             -0.035     1.170    
    SLICE_X59Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.078    design_2_i/uart_0/U0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.945%)  route 0.591ns (76.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.545     0.881    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         0.109     1.131    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.176 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.482     1.657    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X59Y82         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.839     1.205    design_2_i/uart_0/U0/aclk
    SLICE_X59Y82         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[8]/C
                         clock pessimism             -0.035     1.170    
    SLICE_X59Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.078    design_2_i/uart_0/U0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/uart_0/U0/one_hz_pulse_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.945%)  route 0.591ns (76.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.545     0.881    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         0.109     1.131    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.176 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.482     1.657    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X59Y82         FDCE                                         f  design_2_i/uart_0/U0/one_hz_pulse_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.839     1.205    design_2_i/uart_0/U0/aclk
    SLICE_X59Y82         FDCE                                         r  design_2_i/uart_0/U0/one_hz_pulse_reg/C
                         clock pessimism             -0.035     1.170    
    SLICE_X59Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.078    design_2_i/uart_0/U0/one_hz_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.186ns (21.730%)  route 0.670ns (78.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.545     0.881    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         0.109     1.131    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.176 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.561     1.737    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X59Y84         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5108, routed)        0.841     1.207    design_2_i/uart_0/U0/aclk
    SLICE_X59Y84         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[13]/C
                         clock pessimism             -0.035     1.172    
    SLICE_X59Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.080    design_2_i/uart_0/U0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.657    





