; ModuleID = 'data/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.o.3.bc'
source_filename = "data/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.o.3.bc"
target datalayout = "e-m:e-i64:64-i128:128-i256:256-i512:512-i1024:1024-i2048:2048-i4096:4096-n8:16:32:64-S128-v16:16-v24:32-v32:32-v48:64-v96:128-v192:256-v256:256-v512:512-v1024:1024"
target triple = "fpga64-xilinx-none"

$_ssdm_op_Write.ap_auto.i62P0A = comdat any

$_ssdm_op_Write.ap_auto.i32P0A = comdat any

$_ssdm_op_SpecTopModule = comdat any

$_ssdm_op_SpecPipeline = comdat any

$_ssdm_op_SpecMemCore = comdat any

$_ssdm_op_SpecLoopTripCount = comdat any

$_ssdm_op_SpecLoopName = comdat any

$_ssdm_op_SpecInterface = comdat any

$_ssdm_op_SpecBitsMap = comdat any

$_ssdm_op_SparseMux.ap_auto.8i1.i1.i3 = comdat any

$_ssdm_op_SparseMux.ap_auto.16i1.i1.i4 = comdat any

$_ssdm_op_Read.ap_auto.i63 = comdat any

$_ssdm_op_Read.ap_auto.i6 = comdat any

$_ssdm_op_Read.ap_auto.i32 = comdat any

$_ssdm_op_Read.ap_auto.i12 = comdat any

$_ssdm_op_Read.ap_auto.i10 = comdat any

$_ssdm_op_Read.ap_auto.i1 = comdat any

$_ssdm_op_Read.ap_auto.double = comdat any

$_ssdm_op_PartSelect.i7.i63.i32.i32 = comdat any

$_ssdm_op_PartSelect.i63.i126.i32.i32 = comdat any

$_ssdm_op_PartSelect.i63.i124.i32.i32 = comdat any

$_ssdm_op_PartSelect.i61.i124.i32.i32 = comdat any

$_ssdm_op_PartSelect.i56.i108.i32.i32 = comdat any

$_ssdm_op_PartSelect.i52.i62.i32.i32 = comdat any

$_ssdm_op_PartSelect.i49.i98.i32.i32 = comdat any

$_ssdm_op_PartSelect.i49.i63.i32.i32 = comdat any

$_ssdm_op_PartSelect.i48.i93.i32.i32 = comdat any

$_ssdm_op_PartSelect.i42.i98.i32.i32 = comdat any

$_ssdm_op_PartSelect.i4.i11.i32.i32 = comdat any

$_ssdm_op_PartSelect.i37.i75.i32.i32 = comdat any

$_ssdm_op_PartSelect.i35.i98.i32.i32 = comdat any

$_ssdm_op_PartSelect.i3.i7.i32.i32 = comdat any

$_ssdm_op_PartSelect.i3.i170.i32.i32 = comdat any

$_ssdm_op_PartSelect.i29.i60.i32.i32 = comdat any

$_ssdm_op_PartSelect.i170.i256.i32.i32 = comdat any

$_ssdm_op_PartSelect.i124.i170.i32.i32 = comdat any

$_ssdm_op_PartSelect.i11.i64.i32.i32 = comdat any

$_ssdm_op_Mux.ap_auto.4i32.i2 = comdat any

$_ssdm_op_BitSelect.i1.i64.i32 = comdat any

$_ssdm_op_BitSelect.i1.i32.i32 = comdat any

$_ssdm_op_BitSelect.i1.i170.i32 = comdat any

$_ssdm_op_BitSelect.i1.i11.i32 = comdat any

$_ssdm_op_BitConcatenate.i9.i6.i3 = comdat any

$_ssdm_op_BitConcatenate.i9.i3.i6 = comdat any

$_ssdm_op_BitConcatenate.i9.i3.i2.i3.i1 = comdat any

$_ssdm_op_BitConcatenate.i9.i2.i7 = comdat any

$_ssdm_op_BitConcatenate.i8.i1.i7 = comdat any

$_ssdm_op_BitConcatenate.i64.i1.i11.i52 = comdat any

$_ssdm_op_BitConcatenate.i63.i59.i4 = comdat any

$_ssdm_op_BitConcatenate.i63.i1.i62 = comdat any

$_ssdm_op_BitConcatenate.i62.i61.i1 = comdat any

$_ssdm_op_BitConcatenate.i6.i2.i4 = comdat any

$_ssdm_op_BitConcatenate.i53.i1.i52 = comdat any

$_ssdm_op_BitConcatenate.i4.i1.i3 = comdat any

$_ssdm_op_BitConcatenate.i32.i16.i16 = comdat any

$_ssdm_op_BitConcatenate.i32.i15.i17 = comdat any

@twiddles8_reversed8 = private unnamed_addr constant [8 x i32] [i32 0, i32 4, i32 2, i32 6, i32 1, i32 5, i32 3, i32 7], align 512
@ref_4oPi_table_256 = internal unnamed_addr constant [10 x i256] [i256 54157620742477409023451113735280473968, i256 18428883373056725475459024596439793651824491331936921676307065986443608256856, i256 24807674335876916025220943881364037032235655785459805678820732050680979940487, i256 49657426946285911516143862683954524439453209068679387659996083095802691375393, i256 28735081197238912263918043037224889742977788576962938114602108821422673809021, i256 26416323975267701614615373657884463778488778810471912373752054288695768999427, i256 17698671906220588896986889117163936587274426108877982769218980569827710780013, i256 -1901538881817016750063614551403249245877822812259027945582885686676516406178, i256 -19983814332022614214602673062907395704690615285876555462202267809922793908414, i256 -22047059367766959504004315379289636692054249736610881819683959797952897282681], align 512
@fourth_order_double_sin_cos_K4 = internal unnamed_addr constant [256 x i25] [i25 -16531043, i25 -16531705, i25 -16532983, i25 -16534891, i25 -16537467, i25 -16540649, i25 -16544504, i25 -16549006, i25 -16554119, i25 -16559898, i25 -16566298, i25 -16573307, i25 -16580998, i25 -16589336, i25 -16598292, i25 -16607904, i25 -16618122, i25 -16629021, i25 -16640531, i25 -16652669, i25 -16665473, i25 -16678884, i25 -16692935, i25 -16707644, i25 -16722965, i25 -16738944, i25 -16755535, i25 -16772731, i25 16763841, i25 16745316, i25 16726241, i25 16706461, i25 16686098, i25 16665082, i25 16643446, i25 16621190, i25 16598326, i25 16574780, i25 16550642, i25 16525902, i25 16500508, i25 16474513, i25 16447917, i25 16420636, i25 16392799, i25 16364308, i25 16335243, i25 16305520, i25 16275195, i25 16244262, i25 16212699, i25 16180542, i25 16147790, i25 16114406, i25 16080436, i25 16045859, i25 16010672, i25 15974890, i25 15938481, i25 15901498, i25 15863874, i25 15825708, i25 15786907, i25 15747556, i25 15707566, i25 15666995, i25 15625841, i25 15584117, i25 15541783, i25 15498859, i25 15455370, i25 15411260, i25 15366644, i25 15321367, i25 15275578, i25 15229183, i25 15182208, i25 15134678, i25 15086577, i25 15037885, i25 14988669, i25 14938859, i25 14888491, i25 14837560, i25 14786085, i25 14734017, i25 14681434, i25 14628280, i25 14574579, i25 14520343, i25 14465544, i25 14410211, i25 14354305, i25 14297901, i25 14240935, i25 14183446, i25 14125416, i25 14066827, i25 14007745, i25 13948116, i25 13887990, i25 13827321, i25 13766124, i25 13704427, i25 13642186, i25 13579451, i25 13516192, i25 13452445, i25 13388203, i25 13323404, i25 13258142, i25 13192361, i25 13126128, i25 13059371, i25 12992086, i25 12924380, i25 12856131, i25 12787423, i25 12718223, i25 12648563, i25 12578407, i25 12507794, i25 12436715, i25 12365133, i25 12293119, i25 12220608, i25 12147671, i25 12074265, i25 2674028, i25 2673958, i25 2673826, i25 2673600, i25 2673308, i25 2672947, i25 2672535, i25 2672014, i25 2671461, i25 2670801, i25 2670082, i25 2669271, i25 2668434, i25 2667488, i25 2666481, i25 2665413, i25 2664264, i25 2663040, i25 2661743, i25 2660371, i25 2658950, i25 2657435, i25 2655856, i25 2654231, i25 2652485, i25 2650693, i25 2648811, i25 2646910, i25 2644898, i25 2642812, i25 2640663, i25 2638457, i25 2636151, i25 2633795, i25 2631384, i25 2628877, i25 2626309, i25 2623636, i25 2620923, i25 2618152, i25 2615301, i25 2612377, i25 2609362, i25 2606328, i25 2603181, i25 2599957, i25 2596695, i25 2593365, i25 2589935, i25 2586456, i25 2582908, i25 2579292, i25 2575604, i25 2571832, i25 2568006, i25 2564114, i25 2560154, i25 2556116, i25 2552012, i25 2547852, i25 2543625, i25 2539284, i25 2534930, i25 2530467, i25 2525946, i25 2521384, i25 2516746, i25 2512013, i25 2507253, i25 2502375, i25 2497496, i25 2492491, i25 2487473, i25 2482340, i25 2477153, i25 2471922, i25 2466604, i25 2461228, i25 2455764, i25 2450272, i25 2444707, i25 2439048, i25 2433326, i25 2427572, i25 2421762, i25 2415846, i25 2409874, i25 2403850, i25 2397769, i25 2391614, i25 2385382, i25 2379102, i25 2372759, i25 2366351, i25 2359884, i25 2353347, i25 2346751, i25 2340075, i25 2333352, i25 2326587, i25 2319738, i25 2312821, i25 2305860, i25 2298831, i25 2291743, i25 2284605, i25 2277378, i25 2270109, i25 2262774, i25 2255377, i25 2247935, i25 2240420, i25 2232835, i25 2225204, i25 2217532, i25 2209785, i25 2201977, i25 2194126, i25 2186173, i25 2178226, i25 2170165, i25 2162089, i25 2153958, i25 2145735, i25 2137467, i25 2129138, i25 2120763, i25 2112321]
@fourth_order_double_sin_cos_K3 = internal unnamed_addr constant [256 x i33] [i33 94, i33 68093879, i33 136185053, i33 204271068, i33 272349462, i33 340417520, i33 408472837, i33 476512781, i33 544534733, i33 612536225, i33 680514628, i33 748467341, i33 816391962, i33 884285869, i33 952146429, i33 1019971193, i33 1087757475, i33 1155502900, i33 1223204762, i33 1290860558, i33 1358467809, i33 1426023866, i33 1493526238, i33 1560972425, i33 1628359799, i33 1695685913, i33 1762948143, i33 1830143949, i33 1897270906, i33 1964326507, i33 2031307989, i33 2098213146, i33 2165039218, i33 2231783817, i33 2298444381, i33 2365018390, i33 2431503333, i33 2497896842, i33 2564196242, i33 2630399056, i33 2696502904, i33 2762505186, i33 2828403428, i33 2894195312, i33 2959878099, i33 3025449534, i33 3090906972, i33 3156248123, i33 3221470423, i33 3286571434, i33 3351548733, i33 3416399819, i33 3481122248, i33 3545713669, i33 3610171548, i33 3674493523, i33 3738677152, i33 3802720012, i33 3866619751, i33 3930373864, i33 3993980080, i33 4057435814, i33 4120738872, i33 4183886702, i33 4246877101, i33 -4280227016, i33 -4217558803, i33 -4155055250, i33 -4092718614, i33 -4030551286, i33 -3968555661, i33 -3906733946, i33 -3845088700, i33 -3783621929, i33 -3722336247, i33 -3661233758, i33 -3600316816, i33 -3539587779, i33 -3479048870, i33 -3418702339, i33 -3358550583, i33 -3298595736, i33 -3238840105, i33 -3179285934, i33 -3119935510, i33 -3060790946, i33 -3001854632, i33 -2943128671, i33 -2884615323, i33 -2826316797, i33 -2768235235, i33 -2710372886, i33 -2652731825, i33 -2595314391, i33 -2538122596, i33 -2481158688, i33 -2424424751, i33 -2367922883, i33 -2311655346, i33 -2255624142, i33 -2199831478, i33 -2144279359, i33 -2088969909, i33 -2033905239, i33 -1979087354, i33 -1924518394, i33 -1870200362, i33 -1816135366, i33 -1762325426, i33 -1708772436, i33 -1655478583, i33 -1602445782, i33 -1549676143, i33 -1497171503, i33 -1444933832, i33 -1392965299, i33 -1341267609, i33 -1289842890, i33 -1238692993, i33 -1187819896, i33 -1137225447, i33 -1086911625, i33 -1036880296, i33 -987133267, i33 -937672537, i33 -888499855, i33 -839617182, i33 -791026288, i33 13, i33 10696164, i33 21391994, i33 32087296, i33 42781728, i33 53475001, i33 64166800, i33 74856940, i33 85544988, i33 96230813, i33 106914016, i33 117594383, i33 128271502, i33 138945247, i33 149615231, i33 160281174, i33 170942818, i33 181599880, i33 192252054, i33 202899074, i33 213540592, i33 224176415, i33 234806189, i33 245429596, i33 256046515, i33 266656492, i33 277259335, i33 287854624, i33 298442256, i33 309021862, i33 319593156, i33 330155822, i33 340709667, i33 351254328, i33 361789500, i33 372315000, i33 382830483, i33 393335737, i33 403830355, i33 414314105, i33 424786724, i33 435247950, i33 445697513, i33 456134995, i33 466560309, i33 476973093, i33 487373000, i33 497759811, i33 508133313, i33 518493116, i33 528838987, i33 539170652, i33 549487831, i33 559790282, i33 570077673, i33 580349735, i33 590606216, i33 600846844, i33 611071339, i33 621279395, i33 631470763, i33 641645268, i33 651802430, i33 661942179, i33 672064129, i33 682167977, i33 692253540, i33 702320572, i33 712368663, i33 722397745, i33 732407298, i33 742397313, i33 752367298, i33 762317190, i33 772246601, i33 782155250, i33 792042939, i33 801909383, i33 811754344, i33 821577456, i33 831378543, i33 841157397, i33 850913674, i33 860647066, i33 870357368, i33 880044408, i33 889707837, i33 899347386, i33 908962809, i33 918553878, i33 928120356, i33 937661932, i33 947178363, i33 956669428, i33 966134831, i33 975574379, i33 984987761, i33 994374802, i33 1003735171, i33 1013068618, i33 1022374971, i33 1031653946, i33 1040905260, i33 1050128717, i33 1059324053, i33 1068491008, i33 1077629412, i33 1086738937, i33 1095819371, i33 1104870496, i33 1113892015, i33 1122883749, i33 1131845468, i33 1140776879, i33 1149677734, i33 1158547865, i33 1167387019, i33 1176194925, i33 1184971460, i33 1193716188, i33 1202429107, i33 1211109799, i33 1219758116, i33 1228373904, i33 1236956837, i33 1245506725, i33 1254023316, i33 1262506420]
@fourth_order_double_sin_cos_K2 = internal unnamed_addr constant [256 x i44] [i44 -5425872400309, i44 -5425770259922, i44 -5425463842322, i44 -5424953159046, i44 -5424238229408, i44 -5423319080202, i44 -5422195746156, i44 -5420868269503, i44 -5419336700195, i44 -5417601095942, i44 -5415661522060, i44 -5413518051531, i44 -5411170765166, i44 -5408619751301, i44 -5405865105913, i44 -5402906932807, i44 -5399745343242, i44 -5396380456388, i44 -5392812398816, i44 -5389041304900, i44 -5385067316658, i44 -5380890583651, i44 -5376511263153, i44 -5371929520074, i44 -5367145526857, i44 -5362159463674, i44 -5356971518190, i44 -5351581885727, i44 -5345990769259, i44 -5340198379316, i44 -5334204933813, i44 -5328010658611, i44 -5321615786764, i44 -5315020559108, i44 -5308225223930, i44 -5301230037054, i44 -5294035261857, i44 -5286641169294, i44 -5279048037636, i44 -5271256152771, i44 -5263265808138, i44 -5255077304490, i44 -5246690950134, i44 -5238107060913, i44 -5229325959829, i44 -5220347977644, i44 -5211173452244, i44 -5201802729162, i44 -5192236161137, i44 -5182474108360, i44 -5172516938369, i44 -5162365026023, i44 -5152018753528, i44 -5141478510480, i44 -5130744693635, i44 -5119817707175, i44 -5108697962457, i44 -5097385878146, i44 -5085881880169, i44 -5074186401583, i44 -5062299882794, i44 -5050222771203, i44 -5037955521639, i44 -5025498595845, i44 -5012852462927, i44 -5000017598917, i44 -4986994487076, i44 -4973783617678, i44 -4960385488180, i44 -4946800602978, i44 -4933029473493, i44 -4919072618294, i44 -4904930562693, i44 -4890603839338, i44 -4876092987421, i44 -4861398553411, i44 -4846521090505, i44 -4831461158775, i44 -4816219325283, i44 -4800796163882, i44 -4785192255169, i44 -4769408186697, i44 -4753444552709, i44 -4737301954225, i44 -4720980998966, i44 -4704482301503, i44 -4687806482886, i44 -4670954171026, i44 -4653926000367, i44 -4636722612018, i44 -4619344653705, i44 -4601792779651, i44 -4584067650759, i44 -4566169934241, i44 -4548100304048, i44 -4529859440412, i44 -4511448030148, i44 -4492866766458, i44 -4474116348822, i44 -4455197483262, i44 -4436110881997, i44 -4416857263689, i44 -4397437353198, i44 -4377851881674, i44 -4358101586522, i44 -4338187211296, i44 -4318109505784, i44 -4297869225862, i44 -4277467133573, i44 -4256903997133, i44 -4236180590631, i44 -4215297694330, i44 -4194256094398, i44 -4173056583139, i44 -4151699958701, i44 -4130187025022, i44 -4108518592219, i44 -4086695475961, i44 -4064718497944, i44 -4042588485560, i44 -4020306272027, i44 -3997872696208, i44 -3975288602737, i44 -3952554841941, i44 -3929672269659, i44 -3906641747462, i44 -3883464142388, i44 -3860140327088, i44 -1420490072670, i44 -1420474028482, i44 -1420425896274, i44 -1420345677408, i44 -1420233374007, i44 -1420088989083, i44 -1419912526509, i44 -1419703991086, i44 -1419463388333, i44 -1419190724829, i44 -1418886007820, i44 -1418549245554, i44 -1418180447011, i44 -1417779622210, i44 -1417346781861, i44 -1416881937613, i44 -1416385101975, i44 -1415856288323, i44 -1415295510850, i44 -1414702784662, i44 -1414078125648, i44 -1413421550668, i44 -1412733077324, i44 -1412012724109, i44 -1411260510511, i44 -1410476456629, i44 -1409660583607, i44 -1408812913299, i44 -1407933468610, i44 -1407022273120, i44 -1406079351341, i44 -1405104728583, i44 -1404098431110, i44 -1403060485939, i44 -1401990920929, i44 -1400889764911, i44 -1399757047449, i44 -1398592799021, i44 -1397397050841, i44 -1396169835093, i44 -1394911184750, i44 -1393621133679, i44 -1392299716536, i44 -1390946968748, i44 -1389562926798, i44 -1388147627815, i44 -1386701109794, i44 -1385223411643, i44 -1383714573110, i44 -1382174634653, i44 -1380603637680, i44 -1379001624403, i44 -1377368637849, i44 -1375704721918, i44 -1374009921274, i44 -1372284281431, i44 -1370527848773, i44 -1368740670462, i44 -1366922794511, i44 -1365074269710, i44 -1363195145720, i44 -1361285473071, i44 -1359345302902, i44 -1357374687450, i44 -1355373679541, i44 -1353342332880, i44 -1351280702075, i44 -1349188842476, i44 -1347066810142, i44 -1344914662182, i44 -1342732456183, i44 -1340520250892, i44 -1338278105535, i44 -1336006080417, i44 -1333704236429, i44 -1331372635331, i44 -1329011339712, i44 -1326620412945, i44 -1324199919163, i44 -1321749923247, i44 -1319270490973, i44 -1316761688894, i44 -1314223584227, i44 -1311656245026, i44 -1309059740184, i44 -1306434139376, i44 -1303779512955, i44 -1301095932088, i44 -1298383468732, i44 -1295642195619, i44 -1292872186257, i44 -1290073514860, i44 -1287246256433, i44 -1284390486793, i44 -1281506282418, i44 -1278593720664, i44 -1275652879502, i44 -1272683837802, i44 -1269686675040, i44 -1266661471511, i44 -1263608308292, i44 -1260527267131, i44 -1257418430528, i44 -1254281881771, i44 -1251117704834, i44 -1247925984428, i44 -1244706806048, i44 -1241460255822, i44 -1238186420657, i44 -1234885388219, i44 -1231557246796, i44 -1228202085494, i44 -1224819994107, i44 -1221411063081, i44 -1217975383607, i44 -1214513047633, i44 -1211024147766, i44 -1207508777291, i44 -1203967030283, i44 -1200399001325, i44 -1196804785956, i44 -1193184480151, i44 -1189538180741, i44 -1185865985237, i44 -1182167991714, i44 -1178444299022, i44 -1174695006646, i44 -1170920214774], align 512
@fourth_order_double_sin_cos_K1 = internal unnamed_addr constant [256 x i52] [i52 4, i52 -10851676706762, i52 -21702944854040, i52 -32553395897720, i52 -43402621324426, i52 -54250212666989, i52 -65095761519691, i52 -75938859553766, i52 -86779098532705, i52 -97616070327630, i52 -108449366932680, i52 -119278580480375, i52 -130103303256917, i52 -140923127717619, i52 -151737646502227, i52 -162546452450191, i52 -173349138616112, i52 -184145298284922, i52 -194934524987343, i52 -205716412515076, i52 -216490554936142, i52 -227256546610179, i52 -238013982203684, i52 -248762456705278, i52 -259501565440985, i52 -270230904089417, i52 -280950068697052, i52 -291658655693400, i52 -302356261906203, i52 -313042484576622, i52 -323716921374456, i52 -334379170413141, i52 -345028830265064, i52 -355665499976537, i52 -366288779082958, i52 -376898267623880, i52 -387493566158048, i52 -398074275778447, i52 -408639998127366, i52 -419190335411328, i52 -429724890416077, i52 -440243266521592, i52 -450745067716952, i52 -461229898615255, i52 -471697364468587, i52 -482147071182733, i52 -492578625332176, i52 -502991634174770, i52 -513385705666631, i52 -523760448476837, i52 -534115472002190, i52 -544450386381908, i52 -554764802512310, i52 -565058332061440, i52 -575330587483751, i52 -585581182034612, i52 -595809729784949, i52 -606015845635712, i52 -616199145332401, i52 -626359245479552, i52 -636495763555121, i52 -646608317924958, i52 -656696527857074, i52 -666760013536094, i52 -676798396077445, i52 -686811297541722, i52 -696798340948830, i52 -706759150292243, i52 -716693350553097, i52 -726600567714378, i52 -736480428774972, i52 -746332561763668, i52 -756156595753266, i52 -765952160874389, i52 -775718888329596, i52 -785456410407081, i52 -795164360494653, i52 -804842373093495, i52 -814490083831881, i52 -824107129478957, i52 -833693147958406, i52 -843247778362036, i52 -852770660963413, i52 -862261437231391, i52 -871719749843620, i52 -881145242699948, i52 -890537560935927, i52 -899896350936066, i52 -909221260347221, i52 -918511938091817, i52 -927768034381084, i52 -936989200728241, i52 -946175089961562, i52 -955325356237545, i52 -964439655053806, i52 -973517643262170, i52 -982558979081493, i52 -991563322110587, i52 -1000530333341050, i52 -1009459675169958, i52 -1018351011412654, i52 -1027204007315339, i52 -1036018329567730, i52 -1044793646315569, i52 -1053529627173142, i52 -1062225943235710, i52 -1070882267091886, i52 -1079498272835978, i52 -1088073636080238, i52 -1096608033967065, i52 -1105101145181223, i52 -1113552649961873, i52 -1121962230114647, i52 -1130329569023581, i52 -1138654351663097, i52 -1146936264609862, i52 -1155174996054494, i52 -1163370235813448, i52 -1171521675340559, i52 -1179629007738741, i52 -1187691927771506, i52 -1195710131874484, i52 -1203683318166816, i52 -1211611186462533, i52 -1219493438281890, i52 -1227329776862554, i52 -1235119907170810, i52 -1242863535912655, i52 -1, i52 -2840969449182, i52 -5681874721827, i52 -8522651643093, i52 -11363236041617, i52 -14203563751211, i52 -17043570612584, i52 -19883192475065, i52 -22722365198365, i52 -25561024654226, i52 -28399106728245, i52 -31236547321507, i52 -34073282352378, i52 -36909247758158, i52 -39744379496883, i52 -42578613548986, i52 -45411885919044, i52 -48244132637484, i52 -51075289762332, i52 -53905293380891, i52 -56734079611505, i52 -59561584605222, i52 -62387744547571, i52 -65212495660235, i52 -68035774202741, i52 -70857516474275, i52 -73677658815278, i52 -76496137609238, i52 -79312889284326, i52 -82127850315189, i52 -84940957224587, i52 -87752146585150, i52 -90561355021025, i52 -93368519209629, i52 -96173575883349, i52 -98976461831180, i52 -101777113900497, i52 -104575468998710, i52 -107371464094990, i52 -110165036221906, i52 -112956122477174, i52 -115744660025293, i52 -118530586099287, i52 -121313838002370, i52 -124094353109570, i52 -126872068869510, i52 -129646922806024, i52 -132418852519829, i52 -135187795690215, i52 -137953690076749, i52 -140716473520879, i52 -143476083947642, i52 -146232459367327, i52 -148985537877114, i52 -151735257662766, i52 -154481557000270, i52 -157224374257468, i52 -159963647895753, i52 -162699316471677, i52 -165431318638635, i52 -168159593148471, i52 -170884078853123, i52 -173604714706324, i52 -176321439765114, i52 -179034193191600, i52 -181742914254507, i52 -184447542330796, i52 -187148016907336, i52 -189844277582519, i52 -192536264067791, i52 -195223916189415, i52 -197907173889901, i52 -200585977229781, i52 -203260266389067, i52 -205929981668965, i52 -208595063493402, i52 -211255452410633, i52 -213911089094817, i52 -216561914347642, i52 -219207869099874, i52 -221848894412916, i52 -224484931480400, i52 -227115921629796, i52 -229741806323914, i52 -232362527162478, i52 -234978025883698, i52 -237588244365836, i52 -240193124628732, i52 -242792608835348, i52 -245386639293315, i52 -247975158456462, i52 -250558108926372, i52 -253135433453890, i52 -255707074940625, i52 -258272976440530, i52 -260833081161333, i52 -263387332466144, i52 -265935673874856, i52 -268478049065745, i52 -271014401876897, i52 -273544676307717, i52 -276068816520437, i52 -278586766841576, i52 -281098471763412, i52 -283603875945479, i52 -286102924216019, i52 -288595561573435, i52 -291081733187780, i52 -293561384402183, i52 -296034460734282, i52 -298500907877725, i52 -300960671703538, i52 -303413698261594, i52 -305859933782054, i52 -308299324676759, i52 -310731817540646, i52 -313157359153176, i52 -315575896479743, i52 -317987376673044, i52 -320391747074533, i52 -322788955215716, i52 -325178948819644, i52 -327561675802200, i52 -329937084273509, i52 -332305122539334, i52 -334665739102382, i52 -337018882663694, i52 -339364502123982], align 512
@fourth_order_double_sin_cos_K0 = internal unnamed_addr constant [256 x i59] [i59 -288230376151711744, i59 288224950296334921, i59 288208672934484842, i59 288181544678994981, i59 288143566551228822, i59 288094739981041413, i59 288035066806725522, i59 287964549274942436, i59 287883190040637370, i59 287790992166939511, i59 287687959125046693, i59 287574094794094710, i59 287449403461011264, i59 287313889820354570, i59 287167558974136608, i59 287010416431631029, i59 286842468109165744, i59 286663720329900166, i59 286474179823587158, i59 286273853726319653, i59 286062749580261988, i59 285840875333365946, i59 285608239339071519, i59 285364850355992405, i59 285110717547586254, i59 284845850481809665, i59 284570259130757962, i59 284283953870289747, i59 283986945479636256, i59 283679245140995526, i59 283360864439111397, i59 283031815360837342, i59 282692110294685181, i59 282341762030358652, i59 281980783758271889, i59 281609189069052811, i59 281226991953031440, i59 280834206799713175, i59 280430848397237037, i59 280016931931818900, i59 279592472987179739, i59 279157487543958916, i59 278711991979112513, i59 278256003065296750, i59 277789537970236509, i59 277312614256078969, i59 276825249878732412, i59 276327463187190184, i59 275819272922839872, i59 275300698218757698, i59 274771758598988172, i59 274232473977809020, i59 273682864658981425, i59 273122951334985599, i59 272552755086241728, i59 271972297380316299, i59 271381600071113866, i59 270780685398054256, i59 270169575985235271, i59 269548294840580904, i59 268916865354975101, i59 268275311301381111, i59 267623656833946442, i59 266961926487093478, i59 266290145174595765, i59 265608338188640028, i59 264916531198873928, i59 264214750251439620, i59 263503021767993125, i59 262781372544709575, i59 262049829751274350, i59 261308420929860151, i59 260557173994090061, i59 259796117227986602, i59 259025279284906870, i59 258244689186463740, i59 257454376321433228, i59 256654370444648017, i59 255844701675877201, i59 255025400498692298, i59 254196497759319559, i59 253358024665478623, i59 252510012785207566, i59 251652494045674382, i59 250785500731974944, i59 249909065485917484, i59 249023221304793655, i59 248128001540136194, i59 247223439896463261, i59 246309570430009479, i59 245386427547443739, i59 244454046004573808, i59 243512460905037789, i59 242561707698982496, i59 241601822181728767, i59 240632840492423799, i59 239654799112680522, i59 238667734865204092, i59 237671684912405537, i59 236666686755002609, i59 235652778230607908, i59 234629997512304313, i59 233598383107207791, i59 232557973855017622, i59 231508808926554110, i59 230450927822283821, i59 229384370370832414, i59 228309176727485116, i59 227225387372674897, i59 226133043110458404, i59 225032185066979715, i59 223922854688921960, i59 222805093741946877, i59 221678944309122357, i59 220544448789338044, i59 219401649895709040, i59 218250590653967775, i59 217091314400844122, i59 215923864782433784, i59 214748285752555049, i59 213564621571093952, i59 212372916802337916, i59 211173216313297930, i59 209965565272019332, i59 208750009145881260, i59 207526593699884828, i59 206295364994930100, i59 205056369386081925, i59 226375608064910089, i59 226374187577511459, i59 226369926147403917, i59 226362823870851636, i59 226352880908292031, i59 226340097484331443, i59 226324473887739097, i59 226306010471439338, i59 226284707652502141, i59 226260565912131891, i59 226233585795654449, i59 226203767912502481, i59 226171112936199074, i59 226135621604339620, i59 226097294718571986, i59 226056133144574953, i59 226012137812034940, i59 225965309714621002, i59 225915649909958114, i59 225863159519598728, i59 225807839728992619, i59 225749691787455006, i59 225688717008132964, i59 225624916767970113, i59 225558292507669594, i59 225488845731655340, i59 225416578008031619, i59 225341490968540879, i59 225263586308519874, i59 225182865786854090, i59 225099331225930453, i59 225012984511588342, i59 224923827593068886, i59 224831862482962567, i59 224737091257155120, i59 224639516054771724, i59 224539139078119508, i59 224435962592628351, i59 224329988926789991, i59 224221220472095436, i59 224109659682970692, i59 223995309076710791, i59 223878171233412143, i59 223758248795903193, i59 223635544469673395, i59 223510061022800514, i59 223381801285876237, i59 223250768151930112, i59 223116964576351813, i59 222980393576811733, i59 222841058233179900, i59 222698961687443233, i59 222554107143621129, i59 222406497867679385, i59 222256137187442464, i59 222103028492504100, i59 221947175234136245, i59 221788580925196371, i59 221627249140033113, i59 221463183514390273, i59 221296387745309172, i59 221126865591029365, i59 220954620870887720, i59 220779657465215850, i59 220601979315235928, i59 220421590422954859, i59 220238494851056830, i59 220052696722794241, i59 219864200221877011, i59 219673009592360262, i59 219479129138530406, i59 219282563224789598, i59 219083316275538606, i59 218881392775058057, i59 218676797267388099, i59 218469534356206455, i59 218259608704704890, i59 218047025035464084, i59 217831788130326928, i59 217613902830270227, i59 217393374035274830, i59 217170206704194186, i59 216944405854621332, i59 216715976562754305, i59 216484923963259999, i59 216251253249136462, i59 216014969671573637, i59 215776078539812552, i59 215534585221002963, i59 215290495140059456, i59 215043813779516009, i59 214794546679379023, i59 214542699436978820, i59 214288277706819614, i59 214031287200427970, i59 213771733686199732, i59 213509622989245456, i59 213244960991234317, i59 212977753630236531, i59 212708006900564264, i59 212435726852611055, i59 212160919592689749, i59 211883591282868943, i59 211603748140807954, i59 211321396439590314, i59 211036542507555792, i59 210749192728130952, i59 210459353539658253, i59 210167031435223691, i59 209872232962482990, i59 209574964723486356, i59 209275233374501779, i59 208973045625836910, i59 208668408241659506, i59 208361328039816448, i59 208051811891651342, i59 207739866721820707, i59 207425499508108755, i59 207108717281240765, i59 206789527124695065, i59 206467936174513614, i59 206143951619111208, i59 205817580699083295, i59 205488830707012421, i59 205157708987273307, i59 204824222935836556, i59 204488380000071008, i59 204150187678544740], align 512
@empty = internal unnamed_addr constant [6 x i8] c"loop6\00"
@empty_0 = internal unnamed_addr constant [6 x i8] c"loop7\00"
@empty_1 = internal unnamed_addr constant [6 x i8] c"loop8\00"
@empty_2 = internal unnamed_addr constant [7 x i8] c"loop10\00"
@empty_3 = internal unnamed_addr constant [6 x i8] c"loop2\00"
@empty_4 = internal unnamed_addr constant [6 x i8] c"loop1\00"
@empty_5 = internal unnamed_addr constant [9 x i8] c"twiddles\00"
@empty_6 = internal unnamed_addr constant [7 x i8] c"loop11\00"
@empty_7 = internal unnamed_addr constant [6 x i8] c"loop9\00"
@empty_8 = internal unnamed_addr constant [10 x i8] c"ap_memory\00"
@empty_9 = internal unnamed_addr constant [1 x i8] zeroinitializer
@empty_10 = internal unnamed_addr constant [10 x i8] c"fft1D_512\00"
@empty_11 = internal unnamed_addr constant [6 x i8] c"loop5\00"
@empty_12 = internal unnamed_addr constant [6 x i8] c"loop4\00"
@empty_13 = internal unnamed_addr constant [6 x i8] c"loop3\00"

; Function Attrs: noinline nounwind
define internal fastcc void @twiddles8([8 x double]* noalias nocapture align 512 %a_x, [8 x double]* noalias nocapture align 512 %a_y, i6 %i, i10 %n) #0 {
entry:
  %j = alloca i4, align 1, !bitwidth !281
  %n_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %n) #2, !bitwidth !12
  %i_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %i) #2, !bitwidth !10
  %n_cast = zext i10 %n_read to i32, !bitwidth !282
  %i_cast = zext i6 %i_read to i32, !bitwidth !282
  call void (...) @_ssdm_op_SpecPipeline(i32 0, i32 0, i32 1, i32 0, [1 x i8]* @empty_9)
  %conv1 = sitofp i32 %n_cast to double, !bitwidth !30
  %conv2 = sitofp i32 %i_cast to double, !bitwidth !30
  store i4 1, i4* %j, align 1, !bitwidth !7, !dep_idx !283, !deps !284
  br label %for.inc, !bitwidth !7

for.inc:                                          ; preds = %for.inc.split, %entry
  %j_1 = load i4, i4* %j, align 1, !bitwidth !289, !dep_idx !290, !deps !291
  %icmp_ln28 = icmp eq i4 %j_1, -8, !bitwidth !296
  br i1 %icmp_ln28, label %for.end, label %for.inc.split, !llvm.loop !297, !bitwidth !7

for.inc.split:                                    ; preds = %for.inc
  %zext_ln28 = zext i4 %j_1 to i64, !bitwidth !315
  call void (...) @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7), !fpga.pragma.source !316
  call void (...) @_ssdm_op_SpecLoopName([9 x i8]* @empty_5)
  %twiddles8_reversed8_addr = getelementptr inbounds [8 x i32], [8 x i32]* @twiddles8_reversed8, i64 0, i64 %zext_ln28, !bitwidth !26
  %twiddles8_reversed8_load = load i32, i32* %twiddles8_reversed8_addr, align 4, !bitwidth !54
  %conv = sitofp i32 %twiddles8_reversed8_load to double, !bitwidth !30
  %mul = fmul double %conv, 0xC01921FB54411744, !bitwidth !30
  %div = fdiv double %mul, %conv1, !bitwidth !30
  %phi = fmul double %div, %conv2, !bitwidth !30
  %phi_x = call fastcc double @"sin_or_cos<double>"(double %phi, i1 true), !bitwidth !30
  %phi_y = call fastcc double @"sin_or_cos<double>"(double %phi, i1 false), !bitwidth !30
  %a_x_addr = getelementptr inbounds [8 x double], [8 x double]* %a_x, i64 0, i64 %zext_ln28, !bitwidth !7
  %tmp = load double, double* %a_x_addr, align 8, !bitwidth !30, !dep_idx !317, !deps !318
  %mul8 = fmul double %tmp, %phi_x, !bitwidth !30
  %a_y_addr = getelementptr inbounds [8 x double], [8 x double]* %a_y, i64 0, i64 %zext_ln28, !bitwidth !7
  %a_y_load = load double, double* %a_y_addr, align 8, !bitwidth !30, !dep_idx !321, !deps !322
  %mul1 = fmul double %a_y_load, %phi_y, !bitwidth !30
  %sub = fsub double %mul8, %mul1, !bitwidth !30
  store double %sub, double* %a_x_addr, align 8, !bitwidth !7, !dep_idx !324, !deps !325
  %mul2 = fmul double %tmp, %phi_y, !bitwidth !30
  %mul3 = fmul double %a_y_load, %phi_x, !bitwidth !30
  %add = fadd double %mul2, %mul3, !bitwidth !30
  store double %add, double* %a_y_addr, align 8, !bitwidth !7, !dep_idx !328, !deps !329
  %add_ln28 = add nuw i4 %j_1, 1, !bitwidth !289
  store i4 %add_ln28, i4* %j, align 1, !bitwidth !7, !dep_idx !331, !deps !332
  br label %for.inc, !llvm.loop !297, !bitwidth !7

for.end:                                          ; preds = %for.inc
  ret void, !bitwidth !7
}

; Function Attrs: nounwind readnone
define internal fastcc double @"sin_or_cos<double>"(double %t_in, i1 zeroext %do_cos) unnamed_addr #1 {
entry_ifconv:
  %do_cos_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %do_cos) #2, !bitwidth !296
  %t_in_read = call double @_ssdm_op_Read.ap_auto.double(double %t_in) #2, !bitwidth !30
  %data = bitcast double %t_in_read to i64, !bitwidth !30
  %din_sign = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %data, i32 63), !bitwidth !296
  %din_exp = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %data, i32 52, i32 62), !bitwidth !336
  %din_sig = trunc i64 %data to i52, !bitwidth !337
  %closepath = icmp ult i11 %din_exp, 1022, !bitwidth !296
  %Ex = add i11 %din_exp, -1021, !bitwidth !336
  %select_ln453 = select i1 %closepath, i11 %Ex, i11 0, !bitwidth !336
  %X = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %din_sig), !bitwidth !338
  %add_ln396 = add i11 %din_exp, -947, !bitwidth !336
  %addr = select i1 %closepath, i11 74, i11 %add_ln396, !bitwidth !336
  %tmp_s = call i4 @_ssdm_op_PartSelect.i4.i11.i32.i32(i11 %addr, i32 7, i32 10), !bitwidth !289
  %zext_ln397 = zext i4 %tmp_s to i64, !bitwidth !315
  %ref_4oPi_table_256_addr = getelementptr [10 x i256], [10 x i256]* @ref_4oPi_table_256, i64 0, i64 %zext_ln397, !bitwidth !56
  %table_256 = load i256, i256* %ref_4oPi_table_256_addr, align 32, !noalias !339, !bitwidth !347
  %trunc_ln398 = trunc i11 %addr to i7, !bitwidth !348
  %zext_ln398 = zext i7 %trunc_ln398 to i256, !bitwidth !349
  %shl_ln398 = shl i256 %table_256, %zext_ln398, !bitwidth !347
  %Med = call i170 @_ssdm_op_PartSelect.i170.i256.i32.i32(i256 %shl_ln398, i32 86, i32 255), !bitwidth !350
  %zext_ln468 = zext i53 %X to i170, !bitwidth !351
  %h = mul i170 %Med, %zext_ln468, !bitwidth !350
  %Mx_bits = call i124 @_ssdm_op_PartSelect.i124.i170.i32.i32(i170 %h, i32 43, i32 166), !bitwidth !352
  %k = call i3 @_ssdm_op_PartSelect.i3.i170.i32.i32(i170 %h, i32 167, i32 169), !bitwidth !353
  %tmp = call i1 @_ssdm_op_BitSelect.i1.i170.i32(i170 %h, i32 167), !bitwidth !296
  %k_1 = select i1 %closepath, i3 0, i3 %k, !bitwidth !353
  %xor_ln451 = xor i1 %closepath, true, !bitwidth !296
  %and_ln451 = and i1 %tmp, %xor_ln451, !bitwidth !296
  %Mx_bits_1 = sub i124 0, %Mx_bits, !bitwidth !352
  %Mx_bits_3 = select i1 %and_ln451, i124 %Mx_bits_1, i124 %Mx_bits, !bitwidth !352
  %tmp_2 = call i61 @_ssdm_op_PartSelect.i61.i124.i32.i32(i124 %Mx_bits_3, i32 63, i32 123), !bitwidth !354
  %t = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_2, i1 true), !bitwidth !355
  %tmp_3 = call i62 @llvm.part.select.i62(i62 %t, i32 61, i32 0), !bitwidth !355
  %tmp_4 = call i63 @_ssdm_op_BitConcatenate.i63.i1.i62(i1 true, i62 %tmp_3), !bitwidth !142
  %sext_ln75 = sext i63 %tmp_4 to i64, !bitwidth !236
  %tmp_5 = call i64 @llvm.cttz.i64(i64 %sext_ln75, i1 true) #2, !bitwidth !30
  %Mx_zeros = trunc i64 %tmp_5 to i7, !bitwidth !348
  %zext_ln505 = zext i7 %Mx_zeros to i11, !bitwidth !43
  %zext_ln504 = zext i7 %Mx_zeros to i124, !bitwidth !356
  %shl_ln504 = shl i124 %Mx_bits_3, %zext_ln504, !bitwidth !352
  %Mx = call i63 @_ssdm_op_PartSelect.i63.i124.i32.i32(i124 %shl_ln504, i32 61, i32 123), !bitwidth !142
  %Ex_1 = sub i11 %select_ln453, %zext_ln505, !bitwidth !336
  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %Ex_1, i32 10), !bitwidth !296
  %sub_ln506 = sub i11 0, %Ex_1, !bitwidth !336
  %select_ln506 = select i1 %tmp_7, i11 %sub_ln506, i11 %Ex_1, !bitwidth !336
  %zext_ln506 = zext i11 %select_ln506 to i63, !bitwidth !357
  %lshr_ln506 = lshr i63 %Mx, %zext_ln506, !bitwidth !142
  %shl_ln506 = shl i63 %Mx, %zext_ln506, !bitwidth !142
  %x_1 = select i1 %tmp_7, i63 %lshr_ln506, i63 %shl_ln506, !bitwidth !142
  %tmp_6 = call i1 @_ssdm_op_SparseMux.ap_auto.8i1.i1.i3(i3 0, i1 false, i3 1, i1 true, i3 2, i1 true, i3 3, i1 false, i3 -4, i1 false, i3 -3, i1 true, i3 -2, i1 true, i3 -1, i1 false, i1 undef, i3 %k_1), !bitwidth !296
  %xor_ln242 = xor i1 %tmp_6, true, !bitwidth !296
  %cos_basis = select i1 %do_cos_read, i1 %xor_ln242, i1 %tmp_6, !bitwidth !296
  %Mx_1 = select i1 %cos_basis, i63 -1, i63 %Mx, !bitwidth !142
  %Ex_2 = select i1 %cos_basis, i11 0, i11 %Ex_1, !bitwidth !336
  call void (...) @_ssdm_op_SpecMemCore([256 x i59]* @fourth_order_double_sin_cos_K0, i64 666, i64 34, i64 -1) #2
  call void (...) @_ssdm_op_SpecMemCore([256 x i52]* @fourth_order_double_sin_cos_K1, i64 666, i64 34, i64 -1) #2
  call void (...) @_ssdm_op_SpecMemCore([256 x i44]* @fourth_order_double_sin_cos_K2, i64 666, i64 34, i64 -1) #2
  call void (...) @_ssdm_op_SpecMemCore([256 x i33]* @fourth_order_double_sin_cos_K3, i64 666, i64 34, i64 -1) #2
  call void (...) @_ssdm_op_SpecMemCore([256 x i25]* @fourth_order_double_sin_cos_K4, i64 666, i64 34, i64 -1) #2
  %tmp_9 = call i7 @_ssdm_op_PartSelect.i7.i63.i32.i32(i63 %x_1, i32 56, i32 62), !bitwidth !348
  %B = trunc i63 %x_1 to i56, !bitwidth !358
  %B_trunc = call i49 @_ssdm_op_PartSelect.i49.i63.i32.i32(i63 %x_1, i32 7, i32 55), !bitwidth !359
  %zext_ln25 = zext i49 %B_trunc to i98, !bitwidth !360
  %mul_ln25 = mul nuw i98 %zext_ln25, %zext_ln25, !bitwidth !361
  %B_squared = call i49 @_ssdm_op_PartSelect.i49.i98.i32.i32(i98 %mul_ln25, i32 49, i32 97), !bitwidth !359
  %zext_ln25_1 = zext i49 %B_squared to i98, !bitwidth !360
  %mul_ln26 = mul nuw i98 %zext_ln25_1, %zext_ln25, !bitwidth !361
  %mul_ln27 = mul nuw i98 %zext_ln25_1, %zext_ln25_1, !bitwidth !361
  %sin_basis = select i1 %do_cos_read, i1 %tmp_6, i1 %xor_ln242, !bitwidth !296
  %A = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %sin_basis, i7 %tmp_9), !bitwidth !362
  %zext_ln32 = zext i8 %A to i64, !bitwidth !315
  %fourth_order_double_sin_cos_K0_addr = getelementptr [256 x i59], [256 x i59]* @fourth_order_double_sin_cos_K0, i64 0, i64 %zext_ln32, !bitwidth !85
  %t1 = load i59, i59* %fourth_order_double_sin_cos_K0_addr, align 8, !alias.scope !363, !noalias !370, !bitwidth !379
  %t1_1 = call i63 @_ssdm_op_BitConcatenate.i63.i59.i4(i59 %t1, i4 0), !bitwidth !142
  %zext_ln33 = zext i56 %B to i108, !bitwidth !380
  %fourth_order_double_sin_cos_K1_addr = getelementptr [256 x i52], [256 x i52]* @fourth_order_double_sin_cos_K1, i64 0, i64 %zext_ln32, !bitwidth !93
  %fourth_order_double_sin_cos_K1_load = load i52, i52* %fourth_order_double_sin_cos_K1_addr, align 8, !alias.scope !381, !noalias !384, !bitwidth !337
  %sext_ln33 = sext i52 %fourth_order_double_sin_cos_K1_load to i108, !bitwidth !387
  %mul_ln33 = mul nsw i108 %zext_ln33, %sext_ln33, !bitwidth !388
  %trunc_ln = call i56 @_ssdm_op_PartSelect.i56.i108.i32.i32(i108 %mul_ln33, i32 52, i32 107), !bitwidth !358
  %zext_ln34 = zext i49 %B_squared to i93, !bitwidth !389
  %fourth_order_double_sin_cos_K2_addr = getelementptr [256 x i44], [256 x i44]* @fourth_order_double_sin_cos_K2, i64 0, i64 %zext_ln32, !bitwidth !95
  %fourth_order_double_sin_cos_K2_load = load i44, i44* %fourth_order_double_sin_cos_K2_addr, align 8, !alias.scope !390, !noalias !393, !bitwidth !396
  %sext_ln34 = sext i44 %fourth_order_double_sin_cos_K2_load to i93, !bitwidth !397
  %mul_ln34 = mul nsw i93 %zext_ln34, %sext_ln34, !bitwidth !398
  %trunc_ln1 = call i48 @_ssdm_op_PartSelect.i48.i93.i32.i32(i93 %mul_ln34, i32 45, i32 92), !bitwidth !399
  %tmp_10 = call i42 @_ssdm_op_PartSelect.i42.i98.i32.i32(i98 %mul_ln26, i32 56, i32 97), !bitwidth !400
  %zext_ln35_1 = zext i42 %tmp_10 to i75, !bitwidth !401
  %fourth_order_double_sin_cos_K3_addr = getelementptr [256 x i33], [256 x i33]* @fourth_order_double_sin_cos_K3, i64 0, i64 %zext_ln32, !bitwidth !97
  %fourth_order_double_sin_cos_K3_load = load i33, i33* %fourth_order_double_sin_cos_K3_addr, align 8, !alias.scope !402, !noalias !405, !bitwidth !408
  %zext_ln35 = zext i33 %fourth_order_double_sin_cos_K3_load to i75, !bitwidth !401
  %mul_ln35 = mul i75 %zext_ln35_1, %zext_ln35, !bitwidth !409
  %tmp_11 = call i35 @_ssdm_op_PartSelect.i35.i98.i32.i32(i98 %mul_ln27, i32 63, i32 97), !bitwidth !410
  %zext_ln36_1 = zext i35 %tmp_11 to i60, !bitwidth !411
  %fourth_order_double_sin_cos_K4_addr = getelementptr [256 x i25], [256 x i25]* @fourth_order_double_sin_cos_K4, i64 0, i64 %zext_ln32, !bitwidth !99
  %fourth_order_double_sin_cos_K4_load = load i25, i25* %fourth_order_double_sin_cos_K4_addr, align 4, !alias.scope !412, !noalias !415, !bitwidth !418
  %zext_ln36 = zext i25 %fourth_order_double_sin_cos_K4_load to i60, !bitwidth !411
  %mul_ln36 = mul i60 %zext_ln36_1, %zext_ln36, !bitwidth !419
  %lshr_ln = call i29 @_ssdm_op_PartSelect.i29.i60.i32.i32(i60 %mul_ln36, i32 31, i32 59), !bitwidth !420
  %sext_ln37 = sext i63 %t1_1 to i64, !bitwidth !236
  %sext_ln37_1 = sext i56 %trunc_ln to i64, !bitwidth !236
  %add_ln37 = add nsw i64 %sext_ln37, %sext_ln37_1, !bitwidth !236
  %sext_ln37_2 = sext i48 %trunc_ln1 to i64, !bitwidth !236
  %add_ln37_1 = add nsw i64 %add_ln37, %sext_ln37_2, !bitwidth !236
  %tmp_12 = call i37 @_ssdm_op_PartSelect.i37.i75.i32.i32(i75 %mul_ln35, i32 38, i32 74), !bitwidth !421
  %zext_ln37_2 = zext i37 %tmp_12 to i64, !bitwidth !315
  %add_ln37_2 = add nsw i64 %add_ln37_1, %zext_ln37_2, !bitwidth !236
  %zext_ln37 = zext i29 %lshr_ln to i64, !bitwidth !315
  %add_ln37_3 = add nsw i64 %add_ln37_2, %zext_ln37, !bitwidth !236
  %zext_ln37_1 = zext i63 %Mx_1 to i126, !bitwidth !422
  %sext_ln37_3 = sext i64 %add_ln37_3 to i126, !bitwidth !423
  %mul_ln37 = mul i126 %sext_ln37_3, %zext_ln37_1, !bitwidth !424
  %result = call i63 @_ssdm_op_PartSelect.i63.i126.i32.i32(i126 %mul_ln37, i32 63, i32 125), !bitwidth !142
  %sext_ln252 = sext i11 %Ex_2 to i12, !bitwidth !425
  %sub_ln252 = sub i12 0, %sext_ln252, !bitwidth !425
  %resultf = call fastcc double @"scaled_fixed2ieee<63, 1>"(i63 %result, i12 %sub_ln252), !bitwidth !30
  %data_1 = bitcast double %resultf to i64, !bitwidth !30
  %results_sign = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %data_1, i32 63), !bitwidth !296
  %results_exp = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %data_1, i32 52, i32 62), !bitwidth !336
  %results_sig = trunc i64 %data_1 to i52, !bitwidth !337
  %index = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %din_sign, i3 %k_1), !bitwidth !289
  %tmp_8 = call i1 @_ssdm_op_SparseMux.ap_auto.16i1.i1.i4(i4 0, i1 false, i4 1, i1 false, i4 2, i1 false, i4 3, i1 true, i4 4, i1 true, i4 5, i1 true, i4 6, i1 true, i4 7, i1 false, i4 -8, i1 false, i4 -7, i1 true, i4 -6, i1 true, i4 -5, i1 true, i4 -4, i1 true, i4 -3, i1 false, i4 -2, i1 false, i4 -1, i1 false, i1 undef, i4 %index), !bitwidth !296
  %tmp_1 = call i1 @_ssdm_op_SparseMux.ap_auto.16i1.i1.i4(i4 0, i1 false, i4 1, i1 false, i4 2, i1 true, i4 3, i1 false, i4 4, i1 true, i4 5, i1 true, i4 6, i1 false, i4 7, i1 true, i4 -8, i1 true, i4 -7, i1 false, i4 -6, i1 true, i4 -5, i1 true, i4 -4, i1 false, i4 -3, i1 true, i4 -2, i1 false, i4 -1, i1 false, i1 undef, i4 %index), !bitwidth !296
  %select_ln242 = select i1 %cos_basis, i1 %tmp_8, i1 %tmp_1, !bitwidth !296
  %results_sign_1 = or i1 %select_ln242, %results_sign, !bitwidth !296
  %icmp_ln271 = icmp eq i11 %din_exp, 0, !bitwidth !296
  %icmp_ln271_1 = icmp eq i52 %din_sig, 0, !bitwidth !296
  %and_ln271 = and i1 %icmp_ln271, %icmp_ln271_1, !bitwidth !296
  %xor_ln278 = xor i1 %do_cos_read, true, !bitwidth !296
  %results_sign_3 = and i1 %din_sign, %xor_ln278, !bitwidth !296
  %select_ln259 = select i1 %do_cos_read, i11 1023, i11 0, !bitwidth !336
  %icmp_ln282 = icmp eq i11 %din_exp, -1, !bitwidth !296
  %xor_ln282 = xor i1 %icmp_ln282, true, !bitwidth !296
  %results_sign_4 = and i1 %results_sign_1, %xor_ln282, !bitwidth !296
  %results_exp_1 = select i1 %icmp_ln282, i11 -1, i11 %results_exp, !bitwidth !336
  %results_sign_5 = select i1 %and_ln271, i1 %results_sign_3, i1 %results_sign_4, !bitwidth !296
  %results_exp_2 = select i1 %and_ln271, i11 %select_ln259, i11 %results_exp_1, !bitwidth !336
  %and_ln271_1 = and i1 %icmp_ln271, %icmp_ln271_1, !bitwidth !296
  %xor_ln271 = xor i1 %and_ln271_1, true, !bitwidth !296
  %select_ln271 = select i1 %xor_ln271, i52 -1, i52 0, !bitwidth !337
  %or_ln271 = or i1 %and_ln271, %icmp_ln282, !bitwidth !296
  %results_sig_1 = select i1 %or_ln271, i52 %select_ln271, i52 %results_sig, !bitwidth !337
  %t_2 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %results_sign_5, i11 %results_exp_2, i52 %results_sig_1), !bitwidth !30
  %bitcast_ln497 = bitcast i64 %t_2 to double, !bitwidth !30
  ret double %bitcast_ln497, !bitwidth !7
}

; Function Attrs: nounwind
define internal i1 @"scaled_fixed2ieee<63, 1>_Pipeline_4"(i63 %in_val, i32 %c_0_03_reload, i32 %c_1_04_reload, i32 %c_2_05_reload, i32 %c_3_02_reload, i32* %shift_out, i62* %in_shift_out, i32* %shift_1_out, i62* %in_shift_1_out) #2 {
newFuncRoot:
  %in_shift = alloca i63, align 8, !bitwidth !426
  %shift = alloca i32, align 4, !bitwidth !427
  %i = alloca i3, align 1, !bitwidth !428
  %c_3_02_reload_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %c_3_02_reload) #2, !bitwidth !144
  %c_2_05_reload_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %c_2_05_reload) #2, !bitwidth !144
  %c_1_04_reload_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %c_1_04_reload) #2, !bitwidth !144
  %c_0_03_reload_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %c_0_03_reload) #2, !bitwidth !144
  %in_val_read = call i63 @_ssdm_op_Read.ap_auto.i63(i63 %in_val) #2, !bitwidth !142
  store i3 0, i3* %i, align 1, !bitwidth !7, !dep_idx !429, !deps !430
  store i32 0, i32* %shift, align 4, !bitwidth !7, !dep_idx !433, !deps !434
  store i63 %in_val_read, i63* %in_shift, align 8, !bitwidth !7, !dep_idx !438, !deps !439
  br label %for.body50, !bitwidth !7

for.body50.for.end62_ifconv_crit_edge.exitStub:   ; preds = %for.body50
  %shift_load_1 = load i32, i32* %shift, align 4, !bitwidth !144, !dep_idx !442, !deps !443
  call void @_ssdm_op_Write.ap_auto.i32P0A(i32* %shift_out, i32 %shift_load_1) #2, !bitwidth !7, !dep_idx !446, !deps !447
  call void @_ssdm_op_Write.ap_auto.i62P0A(i62* %in_shift_out, i62 %trunc_ln421) #2, !bitwidth !7, !dep_idx !449, !deps !450
  br label %UnifiedReturnBlock, !bitwidth !7

for.body50.split.for.end62_ifconv_crit_edge.exitStub: ; preds = %for.body50.split
  call void @_ssdm_op_Write.ap_auto.i32P0A(i32* %shift_out, i32 %shift_load) #2, !bitwidth !7, !dep_idx !452, !deps !453
  call void @_ssdm_op_Write.ap_auto.i62P0A(i62* %in_shift_out, i62 %trunc_ln421) #2, !bitwidth !7, !dep_idx !455, !deps !456
  call void @_ssdm_op_Write.ap_auto.i32P0A(i32* %shift_1_out, i32 %shift_1) #2, !bitwidth !7
  call void @_ssdm_op_Write.ap_auto.i62P0A(i62* %in_shift_1_out, i62 %trunc_ln424) #2, !bitwidth !7
  br label %UnifiedReturnBlock, !bitwidth !7

for.body50:                                       ; preds = %for.inc60, %newFuncRoot
  %in_shift_2 = load i63, i63* %in_shift, align 8, !bitwidth !142, !dep_idx !458, !deps !459
  %i_1 = load i3, i3* %i, align 1, !bitwidth !353, !dep_idx !462, !deps !463
  %trunc_ln421 = trunc i63 %in_shift_2 to i62, !bitwidth !355
  %icmp_ln421 = icmp eq i3 %i_1, -4, !bitwidth !296
  %add_ln421 = add nuw i3 %i_1, 1, !bitwidth !353
  br i1 %icmp_ln421, label %for.body50.for.end62_ifconv_crit_edge.exitStub, label %for.body50.split, !llvm.loop !466, !bitwidth !7

for.inc60:                                        ; preds = %for.body50.split
  store i3 %add_ln421, i3* %i, align 1, !bitwidth !7, !dep_idx !542, !deps !543
  store i32 %shift_1, i32* %shift, align 4, !bitwidth !7, !dep_idx !546, !deps !547
  store i63 %in_shift_3, i63* %in_shift, align 8, !bitwidth !7, !dep_idx !550, !deps !551
  br label %for.body50, !llvm.loop !466, !bitwidth !7

for.body50.split:                                 ; preds = %for.body50
  %shift_load = load i32, i32* %shift, align 4, !bitwidth !144, !dep_idx !554, !deps !555
  call void (...) @_ssdm_op_SpecPipeline(i32 -1, i32 0, i32 0, i32 0, [1 x i8]* @empty_9)
  call void (...) @_ssdm_op_SpecLoopTripCount(i64 0, i64 4, i64 2), !fpga.pragma.source !557
  %trunc_ln422 = trunc i3 %i_1 to i2, !bitwidth !558
  %tmp_2 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %c_0_03_reload_read, i32 %c_1_04_reload_read, i32 %c_2_05_reload_read, i32 %c_3_02_reload_read, i2 %trunc_ln422), !bitwidth !144
  %shift_1 = add nsw i32 %tmp_2, %shift_load, !bitwidth !144
  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_2, i32 31), !bitwidth !296
  %sub_ln423 = sub nsw i32 0, %tmp_2, !bitwidth !144
  %select_ln423 = select i1 %tmp, i32 %sub_ln423, i32 %tmp_2, !bitwidth !144
  %zext_ln423 = zext i32 %select_ln423 to i63, !bitwidth !357
  %ashr_ln423 = ashr i63 %in_shift_2, %zext_ln423, !bitwidth !142
  %shl_ln423 = shl i63 %in_shift_2, %zext_ln423, !bitwidth !142
  %in_shift_3 = select i1 %tmp, i63 %ashr_ln423, i63 %shl_ln423, !bitwidth !142
  %trunc_ln424 = trunc i63 %in_shift_3 to i62, !bitwidth !355
  %icmp_ln424 = icmp eq i32 %tmp_2, 16, !bitwidth !296
  br i1 %icmp_ln424, label %for.inc60, label %for.body50.split.for.end62_ifconv_crit_edge.exitStub, !bitwidth !7

UnifiedReturnBlock:                               ; preds = %for.body50.split.for.end62_ifconv_crit_edge.exitStub, %for.body50.for.end62_ifconv_crit_edge.exitStub
  %UnifiedRetVal = phi i1 [ true, %for.body50.for.end62_ifconv_crit_edge.exitStub ], [ false, %for.body50.split.for.end62_ifconv_crit_edge.exitStub ], !bitwidth !296
  ret i1 %UnifiedRetVal, !bitwidth !7
}

; Function Attrs: nounwind
define internal void @"scaled_fixed2ieee<63, 1>_Pipeline_3"(i32 %out_bits_0_21_reload, i32 %out_bits_1_2_reload, i32 %out_bits_2_2_reload, i32 %out_bits_3, i32* %c_2_05_out, i32* %c_1_04_out, i32* %c_0_03_out, i32* %c_3_02_out) #2 {
newFuncRoot:
  %i_1 = alloca i3, align 1, !bitwidth !428
  %c_3_02 = alloca i32, align 4, !bitwidth !26
  %c_0_03 = alloca i32, align 4, !bitwidth !26
  %c_1_04 = alloca i32, align 4, !bitwidth !26
  %c_2_05 = alloca i32, align 4, !bitwidth !26
  %out_bits_3_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %out_bits_3) #2, !bitwidth !144
  %out_bits_2_2_reload_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %out_bits_2_2_reload) #2, !bitwidth !144
  %out_bits_1_2_reload_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %out_bits_1_2_reload) #2, !bitwidth !144
  %out_bits_0_21_reload_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %out_bits_0_21_reload) #2, !bitwidth !144
  store i3 0, i3* %i_1, align 1, !bitwidth !7, !dep_idx !559, !deps !560
  br label %for.inc43, !bitwidth !7

for.body50.preheader.exitStub:                    ; preds = %for.inc43
  %c_3_02_load = load i32, i32* %c_3_02, align 4, !bitwidth !144, !dep_idx !563, !deps !564
  %c_0_03_load = load i32, i32* %c_0_03, align 4, !bitwidth !144, !dep_idx !566, !deps !567
  %c_1_04_load = load i32, i32* %c_1_04, align 4, !bitwidth !144, !dep_idx !569, !deps !570
  %c_2_05_load = load i32, i32* %c_2_05, align 4, !bitwidth !144, !dep_idx !572, !deps !573
  call void @_ssdm_op_Write.ap_auto.i32P0A(i32* %c_2_05_out, i32 %c_2_05_load) #2, !bitwidth !7
  call void @_ssdm_op_Write.ap_auto.i32P0A(i32* %c_1_04_out, i32 %c_1_04_load) #2, !bitwidth !7
  call void @_ssdm_op_Write.ap_auto.i32P0A(i32* %c_0_03_out, i32 %c_0_03_load) #2, !bitwidth !7
  call void @_ssdm_op_Write.ap_auto.i32P0A(i32* %c_3_02_out, i32 %c_3_02_load) #2, !bitwidth !7
  ret void, !bitwidth !7

for.inc43:                                        ; preds = %for.inc43.split28, %newFuncRoot
  %i = load i3, i3* %i_1, align 1, !bitwidth !353, !dep_idx !575, !deps !576
  %icmp_ln414 = icmp eq i3 %i, -4, !bitwidth !296
  %add_ln414 = add nuw i3 %i, 1, !bitwidth !353
  br i1 %icmp_ln414, label %for.body50.preheader.exitStub, label %for.inc43.split, !llvm.loop !579, !bitwidth !7

for.inc43.split28:                                ; preds = %for.inc43.split.for.inc43.split28_crit_edge, %branch11, %branch10, %for.inc43.split.for.inc43.split28_crit_edge6
  store i3 %add_ln414, i3* %i_1, align 1, !bitwidth !7, !dep_idx !584, !deps !585
  br label %for.inc43, !llvm.loop !579, !bitwidth !7

for.inc43.split:                                  ; preds = %for.inc43
  call void (...) @_ssdm_op_SpecPipeline(i32 -1, i32 0, i32 0, i32 0, [1 x i8]* @empty_9)
  call void (...) @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4), !fpga.pragma.source !557
  %trunc_ln415 = trunc i3 %i to i2, !bitwidth !558
  %x = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %out_bits_0_21_reload_read, i32 %out_bits_1_2_reload_read, i32 %out_bits_2_2_reload_read, i32 %out_bits_3_read, i2 %trunc_ln415), !bitwidth !144
  %tmp_6 = call i32 @llvm.part.select.i32(i32 %x, i32 31, i32 0), !bitwidth !144
  %c_1 = call i32 @llvm.cttz.i32(i32 %tmp_6, i1 true) #2, !bitwidth !144
  switch i2 %trunc_ln415, label %branch11 [
    i2 0, label %for.inc43.split.for.inc43.split28_crit_edge
    i2 1, label %for.inc43.split.for.inc43.split28_crit_edge6
    i2 -2, label %branch10
  ], !bitwidth !588

for.inc43.split.for.inc43.split28_crit_edge6:     ; preds = %for.inc43.split
  store i32 %c_1, i32* %c_1_04, align 4, !bitwidth !7, !dep_idx !589, !deps !590
  br label %for.inc43.split28, !bitwidth !7

branch10:                                         ; preds = %for.inc43.split
  store i32 %c_1, i32* %c_2_05, align 4, !bitwidth !7, !dep_idx !592, !deps !593
  br label %for.inc43.split28, !bitwidth !7

branch11:                                         ; preds = %for.inc43.split
  store i32 %c_1, i32* %c_3_02, align 4, !bitwidth !7, !dep_idx !595, !deps !596
  br label %for.inc43.split28, !bitwidth !7

for.inc43.split.for.inc43.split28_crit_edge:      ; preds = %for.inc43.split
  store i32 %c_1, i32* %c_0_03, align 4, !bitwidth !7, !dep_idx !598, !deps !599
  br label %for.inc43.split28, !bitwidth !7
}

; Function Attrs: nounwind
define internal void @"scaled_fixed2ieee<63, 1>_Pipeline_2"(i32 %out_bits_2_1_reload, i32 %out_bits_1_1_reload, i32 %out_bits_0_1_reload, i63 %in_val, i32* %out_bits_2_2_out, i32* %out_bits_1_2_out, i32* %out_bits_0_21_out) #2 {
newFuncRoot:
  %i = alloca i2, align 1, !bitwidth !601
  %out_bits_0_21 = alloca i32, align 4, !bitwidth !26
  %out_bits_1_2 = alloca i32, align 4, !bitwidth !26
  %out_bits_2_2 = alloca i32, align 4, !bitwidth !26
  %in_val_read = call i63 @_ssdm_op_Read.ap_auto.i63(i63 %in_val) #2, !bitwidth !142
  %out_bits_0_1_reload_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %out_bits_0_1_reload) #2, !bitwidth !144
  %out_bits_1_1_reload_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %out_bits_1_1_reload) #2, !bitwidth !144
  %out_bits_2_1_reload_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %out_bits_2_1_reload) #2, !bitwidth !144
  store i32 %out_bits_2_1_reload_read, i32* %out_bits_2_2, align 4, !bitwidth !7, !dep_idx !602, !deps !603
  store i32 %out_bits_1_1_reload_read, i32* %out_bits_1_2, align 4, !bitwidth !7, !dep_idx !606, !deps !607
  store i32 %out_bits_0_1_reload_read, i32* %out_bits_0_21, align 4, !bitwidth !7, !dep_idx !610, !deps !611
  store i2 0, i2* %i, align 1, !bitwidth !7, !dep_idx !614, !deps !615
  br label %for.inc, !bitwidth !7

for.end.exitStub:                                 ; preds = %for.inc
  %out_bits_0_21_load = load i32, i32* %out_bits_0_21, align 4, !bitwidth !144, !dep_idx !618, !deps !619
  %out_bits_1_2_load = load i32, i32* %out_bits_1_2, align 4, !bitwidth !144, !dep_idx !622, !deps !623
  %out_bits_2_2_load = load i32, i32* %out_bits_2_2, align 4, !bitwidth !144, !dep_idx !626, !deps !627
  call void @_ssdm_op_Write.ap_auto.i32P0A(i32* %out_bits_2_2_out, i32 %out_bits_2_2_load) #2, !bitwidth !7
  call void @_ssdm_op_Write.ap_auto.i32P0A(i32* %out_bits_1_2_out, i32 %out_bits_1_2_load) #2, !bitwidth !7
  call void @_ssdm_op_Write.ap_auto.i32P0A(i32* %out_bits_0_21_out, i32 %out_bits_0_21_load) #2, !bitwidth !7
  ret void, !bitwidth !7

for.inc:                                          ; preds = %for.inc.split13, %newFuncRoot
  %i_2 = load i2, i2* %i, align 1, !bitwidth !558, !dep_idx !630, !deps !631
  %icmp_ln401 = icmp eq i2 %i_2, -1, !bitwidth !296
  %i_3 = add nuw i2 %i_2, 1, !bitwidth !558
  br i1 %icmp_ln401, label %for.end.exitStub, label %for.inc.split, !llvm.loop !634, !bitwidth !7

for.inc.split13:                                  ; preds = %for.inc.split.for.inc.split13_crit_edge, %branch2, %for.inc.split.for.inc.split13_crit_edge12
  store i2 %i_3, i2* %i, align 1, !bitwidth !7, !dep_idx !639, !deps !640
  br label %for.inc, !llvm.loop !634, !bitwidth !7

for.inc.split:                                    ; preds = %for.inc
  call void (...) @_ssdm_op_SpecPipeline(i32 -1, i32 0, i32 0, i32 0, [1 x i8]* @empty_9)
  call void (...) @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3), !fpga.pragma.source !557
  %shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %i_2, i4 0), !bitwidth !10
  %sub_ln404 = sub i6 -17, %shl_ln, !bitwidth !10
  %sub_ln403 = sub i6 -2, %shl_ln, !bitwidth !10
  %icmp_ln403 = icmp ugt i6 %sub_ln404, %sub_ln403, !bitwidth !296
  %tmp = call i63 @llvm.part.select.i63(i63 %in_val_read, i32 62, i32 0), !bitwidth !142
  %sub_ln403_1 = sub i6 %sub_ln404, %sub_ln403, !bitwidth !10
  %sub_ln403_2 = sub i6 -2, %sub_ln404, !bitwidth !10
  %sub_ln403_3 = sub i6 %sub_ln403, %sub_ln404, !bitwidth !10
  %select_ln403 = select i1 %icmp_ln403, i6 %sub_ln403_1, i6 %sub_ln403_3, !bitwidth !10
  %select_ln403_1 = select i1 %icmp_ln403, i63 %tmp, i63 %in_val_read, !bitwidth !142
  %select_ln403_2 = select i1 %icmp_ln403, i6 %sub_ln403_2, i6 %sub_ln404, !bitwidth !10
  %sub_ln403_4 = sub i6 -2, %select_ln403, !bitwidth !10
  %zext_ln403 = zext i6 %select_ln403_2 to i63, !bitwidth !357
  %zext_ln403_1 = zext i6 %sub_ln403_4 to i63, !bitwidth !357
  %lshr_ln403 = lshr i63 %select_ln403_1, %zext_ln403, !bitwidth !142
  %trunc_ln403 = trunc i63 %lshr_ln403 to i16, !bitwidth !643
  %lshr_ln403_1 = lshr i63 -1, %zext_ln403_1, !bitwidth !142
  %trunc_ln403_1 = trunc i63 %lshr_ln403_1 to i16, !bitwidth !643
  %and_ln403 = and i16 %trunc_ln403, %trunc_ln403_1, !bitwidth !643
  %out_bits_1 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %and_ln403, i16 -32768), !bitwidth !144
  switch i2 %i_2, label %branch2 [
    i2 0, label %for.inc.split.for.inc.split13_crit_edge
    i2 1, label %for.inc.split.for.inc.split13_crit_edge12
  ], !bitwidth !588

for.inc.split.for.inc.split13_crit_edge12:        ; preds = %for.inc.split
  store i32 %out_bits_1, i32* %out_bits_1_2, align 4, !bitwidth !7, !dep_idx !644, !deps !645
  br label %for.inc.split13, !bitwidth !7

branch2:                                          ; preds = %for.inc.split
  store i32 %out_bits_1, i32* %out_bits_2_2, align 4, !bitwidth !7, !dep_idx !647, !deps !648
  br label %for.inc.split13, !bitwidth !7

for.inc.split.for.inc.split13_crit_edge:          ; preds = %for.inc.split
  store i32 %out_bits_1, i32* %out_bits_0_21, align 4, !bitwidth !7, !dep_idx !650, !deps !651
  br label %for.inc.split13, !bitwidth !7
}

; Function Attrs: nounwind
define internal void @"scaled_fixed2ieee<63, 1>_Pipeline_1"(i32* %out_bits_2_1_out, i32* %out_bits_1_1_out, i32* %out_bits_0_1_out) #2 {
newFuncRoot:
  %phi_ln400 = alloca i2, align 1, !bitwidth !601
  %out_bits_0_0 = alloca i32, align 4, !bitwidth !26
  %out_bits_1_0 = alloca i32, align 4, !bitwidth !26
  %out_bits_2_0 = alloca i32, align 4, !bitwidth !26
  store i2 0, i2* %phi_ln400, align 1, !bitwidth !7, !dep_idx !653, !deps !654
  br label %arrayinit.body_ifconv, !bitwidth !7

for.inc.preheader.exitStub:                       ; preds = %arrayinit.body_ifconv
  call void @_ssdm_op_Write.ap_auto.i32P0A(i32* %out_bits_2_1_out, i32 %out_bits_2_1) #2, !bitwidth !7
  call void @_ssdm_op_Write.ap_auto.i32P0A(i32* %out_bits_1_1_out, i32 %out_bits_1_1) #2, !bitwidth !7
  call void @_ssdm_op_Write.ap_auto.i32P0A(i32* %out_bits_0_1_out, i32 %out_bits_0_1) #2, !bitwidth !7
  ret void, !bitwidth !7

arrayinit.body_ifconv:                            ; preds = %arrayinit.body_ifconv, %newFuncRoot
  %phi_ln400_load = load i2, i2* %phi_ln400, align 1, !bitwidth !558, !dep_idx !657, !deps !658
  %out_bits_0_0_load = load i32, i32* %out_bits_0_0, align 4, !bitwidth !144, !dep_idx !661, !deps !662
  %out_bits_1_0_load = load i32, i32* %out_bits_1_0, align 4, !bitwidth !144, !dep_idx !664, !deps !665
  %out_bits_2_0_load = load i32, i32* %out_bits_2_0, align 4, !bitwidth !144, !dep_idx !667, !deps !668
  call void (...) @_ssdm_op_SpecPipeline(i32 -1, i32 0, i32 0, i32 0, [1 x i8]* @empty_9)
  call void (...) @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4), !fpga.pragma.source !557
  %add_ln400 = add i2 %phi_ln400_load, 1, !bitwidth !558
  %sel_tmp = icmp eq i2 %phi_ln400_load, -2, !bitwidth !296
  %out_bits_2_1 = select i1 %sel_tmp, i32 0, i32 %out_bits_2_0_load, !bitwidth !144
  %sel_tmp7 = icmp eq i2 %phi_ln400_load, 1, !bitwidth !296
  %out_bits_1_1 = select i1 %sel_tmp7, i32 0, i32 %out_bits_1_0_load, !bitwidth !144
  %sel_tmp9 = icmp eq i2 %phi_ln400_load, 0, !bitwidth !296
  %out_bits_0_1 = select i1 %sel_tmp9, i32 0, i32 %out_bits_0_0_load, !bitwidth !144
  %icmp_ln400 = icmp eq i2 %phi_ln400_load, -1, !bitwidth !296
  store i32 %out_bits_2_1, i32* %out_bits_2_0, align 4, !bitwidth !7, !dep_idx !670, !deps !671
  store i32 %out_bits_1_1, i32* %out_bits_1_0, align 4, !bitwidth !7, !dep_idx !673, !deps !674
  store i32 %out_bits_0_1, i32* %out_bits_0_0, align 4, !bitwidth !7, !dep_idx !676, !deps !677
  store i2 %add_ln400, i2* %phi_ln400, align 1, !bitwidth !7, !dep_idx !679, !deps !680
  br i1 %icmp_ln400, label %for.inc.preheader.exitStub, label %arrayinit.body_ifconv, !llvm.loop !683, !bitwidth !7
}

; Function Attrs: nounwind readnone
define internal fastcc double @"scaled_fixed2ieee<63, 1>"(i63 %in_val, i12 %prescale) #1 {
entry:
  %prescale_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %prescale) #2, !bitwidth !189
  %in_val_read = call i63 @_ssdm_op_Read.ap_auto.i63(i63 %in_val) #2, !bitwidth !142
  %in_shift_1_loc = alloca i62, i64 1, align 8, !bitwidth !150
  %shift_1_loc = alloca i32, i64 1, align 4, !bitwidth !26
  %in_shift_loc = alloca i62, i64 1, align 8, !bitwidth !150
  %shift_loc = alloca i32, i64 1, align 4, !bitwidth !26
  %c_3_02_loc = alloca i32, i64 1, align 4, !bitwidth !26
  %c_0_03_loc = alloca i32, i64 1, align 4, !bitwidth !26
  %c_1_04_loc = alloca i32, i64 1, align 4, !bitwidth !26
  %c_2_05_loc = alloca i32, i64 1, align 4, !bitwidth !26
  %out_bits_0_21_loc = alloca i32, i64 1, align 4, !bitwidth !26
  %out_bits_1_2_loc = alloca i32, i64 1, align 4, !bitwidth !26
  %out_bits_2_2_loc = alloca i32, i64 1, align 4, !bitwidth !26
  %out_bits_0_1_loc = alloca i32, i64 1, align 4, !bitwidth !26
  %out_bits_1_1_loc = alloca i32, i64 1, align 4, !bitwidth !26
  %out_bits_2_1_loc = alloca i32, i64 1, align 4, !bitwidth !26
  call void @"scaled_fixed2ieee<63, 1>_Pipeline_1"(i32* %out_bits_2_1_loc, i32* %out_bits_1_1_loc, i32* %out_bits_0_1_loc), !bitwidth !7, !dep_idx !685, !deps !686
  %out_bits_2_1_loc_load = load i32, i32* %out_bits_2_1_loc, align 4, !bitwidth !144, !dep_idx !690, !deps !691
  %out_bits_1_1_loc_load = load i32, i32* %out_bits_1_1_loc, align 4, !bitwidth !144, !dep_idx !693, !deps !691
  %out_bits_0_1_loc_load = load i32, i32* %out_bits_0_1_loc, align 4, !bitwidth !144, !dep_idx !694, !deps !691
  call void @"scaled_fixed2ieee<63, 1>_Pipeline_2"(i32 %out_bits_2_1_loc_load, i32 %out_bits_1_1_loc_load, i32 %out_bits_0_1_loc_load, i63 %in_val_read, i32* %out_bits_2_2_loc, i32* %out_bits_1_2_loc, i32* %out_bits_0_21_loc), !bitwidth !7, !dep_idx !695, !deps !696
  %out_bits_2_2_loc_load = load i32, i32* %out_bits_2_2_loc, align 4, !bitwidth !144, !dep_idx !700, !deps !701
  %out_bits_1_2_loc_load = load i32, i32* %out_bits_1_2_loc, align 4, !bitwidth !144, !dep_idx !703, !deps !701
  %out_bits_0_21_loc_load = load i32, i32* %out_bits_0_21_loc, align 4, !bitwidth !144, !dep_idx !704, !deps !701
  %trunc_ln408 = trunc i63 %in_val_read to i15, !bitwidth !705
  %out_bits_3 = call i32 @_ssdm_op_BitConcatenate.i32.i15.i17(i15 %trunc_ln408, i17 -65536), !bitwidth !144
  call void @"scaled_fixed2ieee<63, 1>_Pipeline_3"(i32 %out_bits_0_21_loc_load, i32 %out_bits_1_2_loc_load, i32 %out_bits_2_2_loc_load, i32 %out_bits_3, i32* %c_2_05_loc, i32* %c_1_04_loc, i32* %c_0_03_loc, i32* %c_3_02_loc), !bitwidth !7, !dep_idx !706, !deps !707
  %c_2_05_loc_load = load i32, i32* %c_2_05_loc, align 4, !bitwidth !144, !dep_idx !712, !deps !713
  %c_1_04_loc_load = load i32, i32* %c_1_04_loc, align 4, !bitwidth !144, !dep_idx !715, !deps !713
  %c_0_03_loc_load = load i32, i32* %c_0_03_loc, align 4, !bitwidth !144, !dep_idx !716, !deps !713
  %c_3_02_loc_load = load i32, i32* %c_3_02_loc, align 4, !bitwidth !144, !dep_idx !717, !deps !713
  %targetBlock = call i1 @"scaled_fixed2ieee<63, 1>_Pipeline_4"(i63 %in_val_read, i32 %c_0_03_loc_load, i32 %c_1_04_loc_load, i32 %c_2_05_loc_load, i32 %c_3_02_loc_load, i32* %shift_loc, i62* %in_shift_loc, i32* %shift_1_loc, i62* %in_shift_1_loc), !bitwidth !296, !dep_idx !718, !deps !719
  %shift_loc_load = load i32, i32* %shift_loc, align 4, !bitwidth !144, !dep_idx !724, !deps !725
  %in_shift_loc_load = load i62, i62* %in_shift_loc, align 8, !bitwidth !355, !dep_idx !727, !deps !725
  %shift_1_loc_load = load i32, i32* %shift_1_loc, align 4, !bitwidth !144, !dep_idx !728, !deps !725
  %in_shift_1_loc_load = load i62, i62* %in_shift_1_loc, align 8, !bitwidth !355, !dep_idx !729, !deps !725
  %select_ln421 = select i1 %targetBlock, i32 %shift_loc_load, i32 %shift_1_loc_load, !bitwidth !144
  %sub_ln432 = sub nsw i12 1023, %prescale_read, !bitwidth !189
  %sext_ln432 = sext i12 %sub_ln432 to i32, !bitwidth !730
  %newexp = sub i32 %sext_ln432, %select_ln421, !bitwidth !144
  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %newexp, i32 31), !bitwidth !296
  %icmp_ln433 = icmp eq i63 %in_val_read, 0, !bitwidth !296
  %or_ln433 = or i1 %tmp, %icmp_ln433, !bitwidth !296
  %tmp_14 = call i52 @_ssdm_op_PartSelect.i52.i62.i32.i32(i62 %in_shift_loc_load, i32 10, i32 61), !bitwidth !337
  %tmp_15 = call i52 @_ssdm_op_PartSelect.i52.i62.i32.i32(i62 %in_shift_1_loc_load, i32 10, i32 61), !bitwidth !337
  %select_ln421_1 = select i1 %targetBlock, i52 %tmp_14, i52 %tmp_15, !bitwidth !337
  %empty = trunc i32 %newexp to i11, !bitwidth !336
  %significand = select i1 %or_ln433, i52 0, i52 %select_ln421_1, !bitwidth !337
  %out_exp = select i1 %or_ln433, i11 0, i11 %empty, !bitwidth !336
  %t = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 false, i11 %out_exp, i52 %significand), !bitwidth !30
  %bitcast_ln497 = bitcast i64 %t to double, !bitwidth !30
  ret double %bitcast_ln497, !bitwidth !7
}

; Function Attrs: noinline nounwind
define internal fastcc void @loady8([8 x double]* noalias nocapture align 512 %a_y, [576 x double]* noalias nocapture align 512 %x, i10 %offset) #0 {
entry:
  call void (...) @_ssdm_op_SpecPipeline(i32 0, i32 0, i32 1, i32 0, [1 x i8]* @empty_9)
  %offset_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %offset) #2, !bitwidth !12
  %a_y_addr = getelementptr inbounds [8 x double], [8 x double]* %a_y, i64 0, i64 0, !bitwidth !7
  %zext_ln104 = zext i10 %offset_read to i64, !bitwidth !315
  %x_addr = getelementptr inbounds [576 x double], [576 x double]* %x, i64 0, i64 %zext_ln104, !bitwidth !7
  %x_load = load double, double* %x_addr, align 8, !bitwidth !30
  %add_ln105 = add i10 %offset_read, 8, !bitwidth !12
  %zext_ln105 = zext i10 %add_ln105 to i64, !bitwidth !315
  %x_addr_1 = getelementptr inbounds [576 x double], [576 x double]* %x, i64 0, i64 %zext_ln105, !bitwidth !7
  %x_load_1 = load double, double* %x_addr_1, align 8, !bitwidth !30
  %a_y_addr_1 = getelementptr inbounds [8 x double], [8 x double]* %a_y, i64 0, i64 1, !bitwidth !7
  %add_ln106 = add i10 %offset_read, 16, !bitwidth !12
  %zext_ln106 = zext i10 %add_ln106 to i64, !bitwidth !315
  %x_addr_2 = getelementptr inbounds [576 x double], [576 x double]* %x, i64 0, i64 %zext_ln106, !bitwidth !7
  %x_load_2 = load double, double* %x_addr_2, align 8, !bitwidth !30
  %a_y_addr_2 = getelementptr inbounds [8 x double], [8 x double]* %a_y, i64 0, i64 2, !bitwidth !7
  %add_ln107 = add i10 %offset_read, 24, !bitwidth !12
  %zext_ln107 = zext i10 %add_ln107 to i64, !bitwidth !315
  %x_addr_3 = getelementptr inbounds [576 x double], [576 x double]* %x, i64 0, i64 %zext_ln107, !bitwidth !7
  %x_load_3 = load double, double* %x_addr_3, align 8, !bitwidth !30
  %a_y_addr_3 = getelementptr inbounds [8 x double], [8 x double]* %a_y, i64 0, i64 3, !bitwidth !7
  %add_ln108 = add i10 %offset_read, 32, !bitwidth !12
  %zext_ln108 = zext i10 %add_ln108 to i64, !bitwidth !315
  %x_addr_4 = getelementptr inbounds [576 x double], [576 x double]* %x, i64 0, i64 %zext_ln108, !bitwidth !7
  %x_load_4 = load double, double* %x_addr_4, align 8, !bitwidth !30
  %a_y_addr_4 = getelementptr inbounds [8 x double], [8 x double]* %a_y, i64 0, i64 4, !bitwidth !7
  %add_ln109 = add i10 %offset_read, 40, !bitwidth !12
  %zext_ln109 = zext i10 %add_ln109 to i64, !bitwidth !315
  %x_addr_5 = getelementptr inbounds [576 x double], [576 x double]* %x, i64 0, i64 %zext_ln109, !bitwidth !7
  %x_load_5 = load double, double* %x_addr_5, align 8, !bitwidth !30
  %a_y_addr_5 = getelementptr inbounds [8 x double], [8 x double]* %a_y, i64 0, i64 5, !bitwidth !7
  %add_ln110 = add i10 %offset_read, 48, !bitwidth !12
  %zext_ln110 = zext i10 %add_ln110 to i64, !bitwidth !315
  %x_addr_6 = getelementptr inbounds [576 x double], [576 x double]* %x, i64 0, i64 %zext_ln110, !bitwidth !7
  %x_load_6 = load double, double* %x_addr_6, align 8, !bitwidth !30
  %a_y_addr_6 = getelementptr inbounds [8 x double], [8 x double]* %a_y, i64 0, i64 6, !bitwidth !7
  %add_ln111 = add i10 %offset_read, 56, !bitwidth !12
  %zext_ln111 = zext i10 %add_ln111 to i64, !bitwidth !315
  %x_addr_7 = getelementptr inbounds [576 x double], [576 x double]* %x, i64 0, i64 %zext_ln111, !bitwidth !7
  %x_load_7 = load double, double* %x_addr_7, align 8, !bitwidth !30
  %a_y_addr_7 = getelementptr inbounds [8 x double], [8 x double]* %a_y, i64 0, i64 7, !bitwidth !7
  store double %x_load, double* %a_y_addr, align 512, !bitwidth !7
  store double %x_load_1, double* %a_y_addr_1, align 8, !bitwidth !7
  store double %x_load_2, double* %a_y_addr_2, align 16, !bitwidth !7
  store double %x_load_3, double* %a_y_addr_3, align 8, !bitwidth !7
  store double %x_load_4, double* %a_y_addr_4, align 32, !bitwidth !7
  store double %x_load_5, double* %a_y_addr_5, align 8, !bitwidth !7
  store double %x_load_6, double* %a_y_addr_6, align 16, !bitwidth !7
  store double %x_load_7, double* %a_y_addr_7, align 8, !bitwidth !7
  ret void, !bitwidth !7
}

; Function Attrs: nounwind readnone
declare i98 @llvm.part.select.i98(i98, i32, i32) #1

; Function Attrs: nounwind readnone
declare i93 @llvm.part.select.i93(i93, i32, i32) #1

; Function Attrs: nounwind readnone
declare i75 @llvm.part.select.i75(i75, i32, i32) #1

; Function Attrs: nounwind readnone
declare i7 @llvm.part.select.i7(i7, i32, i32) #1

; Function Attrs: nounwind readnone
declare i64 @llvm.part.select.i64(i64, i32, i32) #1

; Function Attrs: nounwind readnone
declare i63 @llvm.part.select.i63(i63, i32, i32) #1

; Function Attrs: nounwind readnone
declare i62 @llvm.part.select.i62(i62, i32, i32) #1

; Function Attrs: nounwind readnone
declare i60 @llvm.part.select.i60(i60, i32, i32) #1

; Function Attrs: nounwind readnone
declare i32 @llvm.part.select.i32(i32, i32, i32) #1

; Function Attrs: nounwind readnone
declare i256 @llvm.part.select.i256(i256, i32, i32) #1

; Function Attrs: nounwind readnone
declare i170 @llvm.part.select.i170(i170, i32, i32) #1

; Function Attrs: nounwind readnone
declare i126 @llvm.part.select.i126(i126, i32, i32) #1

; Function Attrs: nounwind readnone
declare i124 @llvm.part.select.i124(i124, i32, i32) #1

; Function Attrs: nounwind readnone
declare i11 @llvm.part.select.i11(i11, i32, i32) #1

; Function Attrs: nounwind readnone
declare i108 @llvm.part.select.i108(i108, i32, i32) #1

; Function Attrs: nofree nosync nounwind readnone speculatable willreturn
declare void @llvm.dbg.value(metadata, i64, metadata) #3

; Function Attrs: nofree nosync nounwind readnone speculatable willreturn
declare void @llvm.dbg.declare(metadata, metadata) #3

; Function Attrs: nofree nosync nounwind readnone speculatable willreturn
declare i64 @llvm.cttz.i64(i64, i1 immarg) #3

; Function Attrs: nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.cttz.i32(i32, i1 immarg) #3

; Function Attrs: nounwind
define void @fft1D_512([512 x i64]* noalias %work_x, [512 x i64]* noalias %work_y) #2 {
entry:
  %tid = alloca i7, align 1, !bitwidth !731
  call void (...) @_ssdm_op_SpecPipeline(i32 0, i32 0, i32 1, i32 0, [1 x i8]* @empty_9), !fpga.pragma.source !316
  call void (...) @_ssdm_op_SpecTopModule([10 x i8]* @empty_10), !fpga.pragma.source !316
  call void (...) @_ssdm_op_SpecInterface([512 x i64]* %work_x, [10 x i8]* @empty_8, i32 0, i32 0, [1 x i8]* @empty_9, i32 -1, i32 0, [1 x i8]* @empty_9, [1 x i8]* @empty_9, [1 x i8]* @empty_9, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @empty_9, [1 x i8]* @empty_9, i32 -1, i32 0)
  call void (...) @_ssdm_op_SpecBitsMap([512 x i64]* %work_x), !map !732
  call void (...) @_ssdm_op_SpecInterface([512 x i64]* %work_y, [10 x i8]* @empty_8, i32 0, i32 0, [1 x i8]* @empty_9, i32 -1, i32 0, [1 x i8]* @empty_9, [1 x i8]* @empty_9, [1 x i8]* @empty_9, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @empty_9, [1 x i8]* @empty_9, i32 -1, i32 0)
  call void (...) @_ssdm_op_SpecBitsMap([512 x i64]* %work_y), !map !732
  %DATA_x = alloca [512 x double], i64 1, align 512, !bitwidth !7
  %DATA_y = alloca [512 x double], i64 1, align 512, !bitwidth !7
  %data_x = alloca [8 x double], i64 1, align 512, !bitwidth !7
  %data_y = alloca [8 x double], i64 1, align 512, !bitwidth !7
  %smem = alloca [576 x double], i64 1, align 512, !bitwidth !7
  %data_x_addr = getelementptr inbounds [8 x double], [8 x double]* %data_x, i64 0, i64 0, !bitwidth !7
  %data_y_addr = getelementptr inbounds [8 x double], [8 x double]* %data_y, i64 0, i64 0, !bitwidth !7
  %data_x_addr_1 = getelementptr inbounds [8 x double], [8 x double]* %data_x, i64 0, i64 1, !bitwidth !7
  %data_y_addr_1 = getelementptr inbounds [8 x double], [8 x double]* %data_y, i64 0, i64 1, !bitwidth !7
  %data_x_addr_2 = getelementptr inbounds [8 x double], [8 x double]* %data_x, i64 0, i64 2, !bitwidth !7
  %data_y_addr_2 = getelementptr inbounds [8 x double], [8 x double]* %data_y, i64 0, i64 2, !bitwidth !7
  %data_x_addr_3 = getelementptr inbounds [8 x double], [8 x double]* %data_x, i64 0, i64 3, !bitwidth !7
  %data_y_addr_3 = getelementptr inbounds [8 x double], [8 x double]* %data_y, i64 0, i64 3, !bitwidth !7
  %data_x_addr_4 = getelementptr inbounds [8 x double], [8 x double]* %data_x, i64 0, i64 4, !bitwidth !7
  %data_y_addr_4 = getelementptr inbounds [8 x double], [8 x double]* %data_y, i64 0, i64 4, !bitwidth !7
  %data_x_addr_5 = getelementptr inbounds [8 x double], [8 x double]* %data_x, i64 0, i64 5, !bitwidth !7
  %data_y_addr_5 = getelementptr inbounds [8 x double], [8 x double]* %data_y, i64 0, i64 5, !bitwidth !7
  %data_x_addr_6 = getelementptr inbounds [8 x double], [8 x double]* %data_x, i64 0, i64 6, !bitwidth !7
  %data_y_addr_6 = getelementptr inbounds [8 x double], [8 x double]* %data_y, i64 0, i64 6, !bitwidth !7
  %data_x_addr_7 = getelementptr inbounds [8 x double], [8 x double]* %data_x, i64 0, i64 7, !bitwidth !7
  %data_y_addr_7 = getelementptr inbounds [8 x double], [8 x double]* %data_y, i64 0, i64 7, !bitwidth !7
  store i7 0, i7* %tid, align 1, !bitwidth !7, !dep_idx !733, !deps !734
  br label %for.inc, !bitwidth !7

for.inc:                                          ; preds = %for.inc.split, %entry
  %tid_11 = load i7, i7* %tid, align 1, !bitwidth !348, !dep_idx !310, !deps !737
  %icmp_ln128 = icmp eq i7 %tid_11, -64, !bitwidth !296
  %add_ln128 = add nuw i7 %tid_11, 1, !bitwidth !348
  br i1 %icmp_ln128, label %for.inc481.preheader, label %for.inc.split, !llvm.loop !740, !bitwidth !7

for.inc481.preheader:                             ; preds = %for.inc
  %tid_1 = alloca i7, align 1, !bitwidth !731
  store i7 0, i7* %tid_1, align 1, !bitwidth !7, !dep_idx !751, !deps !752
  br label %for.inc481, !bitwidth !7

for.inc.split:                                    ; preds = %for.inc
  %zext_ln128 = zext i7 %tid_11 to i64, !bitwidth !315
  %zext_ln128_1 = zext i7 %tid_11 to i9, !bitwidth !755
  call void (...) @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64), !fpga.pragma.source !316
  call void (...) @_ssdm_op_SpecLoopName([6 x i8]* @empty_4)
  %work_x_addr = getelementptr [512 x i64], [512 x i64]* %work_x, i64 0, i64 %zext_ln128, !bitwidth !221
  %work_x_load = load i64, i64* %work_x_addr, align 8, !bitwidth !30, !dep_idx !756, !deps !757
  %c0_x = bitcast i64 %work_x_load to double, !bitwidth !30
  %xor_ln132 = xor i7 %tid_11, -64, !bitwidth !348
  %zext_ln132 = zext i7 %xor_ln132 to i64, !bitwidth !315
  %work_x_addr_1 = getelementptr [512 x i64], [512 x i64]* %work_x, i64 0, i64 %zext_ln132, !bitwidth !221
  %work_x_load_1 = load i64, i64* %work_x_addr_1, align 8, !bitwidth !30, !dep_idx !766, !deps !757
  %c0_x_1 = bitcast i64 %work_x_load_1 to double, !bitwidth !30
  %zext_ln133_cast = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 true, i7 %tid_11), !bitwidth !362
  %zext_ln133 = zext i8 %zext_ln133_cast to i64, !bitwidth !315
  %work_x_addr_2 = getelementptr [512 x i64], [512 x i64]* %work_x, i64 0, i64 %zext_ln133, !bitwidth !221
  %work_x_load_2 = load i64, i64* %work_x_addr_2, align 8, !bitwidth !30, !dep_idx !767, !deps !757
  %c0_x_2 = bitcast i64 %work_x_load_2 to double, !bitwidth !30
  %sext_ln134 = sext i7 %xor_ln132 to i8, !bitwidth !254
  %zext_ln134 = zext i8 %sext_ln134 to i64, !bitwidth !315
  %work_x_addr_3 = getelementptr [512 x i64], [512 x i64]* %work_x, i64 0, i64 %zext_ln134, !bitwidth !221
  %work_x_load_3 = load i64, i64* %work_x_addr_3, align 8, !bitwidth !30, !dep_idx !768, !deps !757
  %c0_x_3 = bitcast i64 %work_x_load_3 to double, !bitwidth !30
  %zext_ln135_cast = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 -2, i7 %tid_11), !bitwidth !769
  %zext_ln135 = zext i9 %zext_ln135_cast to i64, !bitwidth !315
  %work_x_addr_4 = getelementptr [512 x i64], [512 x i64]* %work_x, i64 0, i64 %zext_ln135, !bitwidth !221
  %work_x_load_4 = load i64, i64* %work_x_addr_4, align 8, !bitwidth !30, !dep_idx !770, !deps !757
  %bitcast_ln135 = bitcast i64 %work_x_load_4 to double, !bitwidth !30
  %add_ln136 = add nuw i9 %zext_ln128_1, -192, !bitwidth !234
  %zext_ln136 = zext i9 %add_ln136 to i64, !bitwidth !315
  %work_x_addr_5 = getelementptr [512 x i64], [512 x i64]* %work_x, i64 0, i64 %zext_ln136, !bitwidth !221
  %work_x_load_5 = load i64, i64* %work_x_addr_5, align 8, !bitwidth !30, !dep_idx !771, !deps !757
  %bitcast_ln136 = bitcast i64 %work_x_load_5 to double, !bitwidth !30
  %sext_ln137 = sext i8 %zext_ln133_cast to i9, !bitwidth !234
  %zext_ln137 = zext i9 %sext_ln137 to i64, !bitwidth !315
  %work_x_addr_6 = getelementptr [512 x i64], [512 x i64]* %work_x, i64 0, i64 %zext_ln137, !bitwidth !221
  %work_x_load_6 = load i64, i64* %work_x_addr_6, align 8, !bitwidth !30, !dep_idx !772, !deps !757
  %bitcast_ln137 = bitcast i64 %work_x_load_6 to double, !bitwidth !30
  %sext_ln138 = sext i7 %xor_ln132 to i9, !bitwidth !234
  %zext_ln138 = zext i9 %sext_ln138 to i64, !bitwidth !315
  %work_x_addr_7 = getelementptr [512 x i64], [512 x i64]* %work_x, i64 0, i64 %zext_ln138, !bitwidth !221
  %work_x_load_7 = load i64, i64* %work_x_addr_7, align 8, !bitwidth !30, !dep_idx !773, !deps !757
  %bitcast_ln138 = bitcast i64 %work_x_load_7 to double, !bitwidth !30
  %work_y_addr = getelementptr [512 x i64], [512 x i64]* %work_y, i64 0, i64 %zext_ln128, !bitwidth !221
  %work_y_load = load i64, i64* %work_y_addr, align 8, !bitwidth !30, !dep_idx !774, !deps !775
  %c0_y = bitcast i64 %work_y_load to double, !bitwidth !30
  %work_y_addr_1 = getelementptr [512 x i64], [512 x i64]* %work_y, i64 0, i64 %zext_ln132, !bitwidth !221
  %work_y_load_1 = load i64, i64* %work_y_addr_1, align 8, !bitwidth !30, !dep_idx !784, !deps !775
  %c0_y_1 = bitcast i64 %work_y_load_1 to double, !bitwidth !30
  %work_y_addr_2 = getelementptr [512 x i64], [512 x i64]* %work_y, i64 0, i64 %zext_ln133, !bitwidth !221
  %work_y_load_2 = load i64, i64* %work_y_addr_2, align 8, !bitwidth !30, !dep_idx !785, !deps !775
  %c0_y_2 = bitcast i64 %work_y_load_2 to double, !bitwidth !30
  %work_y_addr_3 = getelementptr [512 x i64], [512 x i64]* %work_y, i64 0, i64 %zext_ln134, !bitwidth !221
  %work_y_load_3 = load i64, i64* %work_y_addr_3, align 8, !bitwidth !30, !dep_idx !786, !deps !775
  %c0_y_3 = bitcast i64 %work_y_load_3 to double, !bitwidth !30
  %work_y_addr_4 = getelementptr [512 x i64], [512 x i64]* %work_y, i64 0, i64 %zext_ln135, !bitwidth !221
  %work_y_load_4 = load i64, i64* %work_y_addr_4, align 8, !bitwidth !30, !dep_idx !787, !deps !775
  %bitcast_ln144 = bitcast i64 %work_y_load_4 to double, !bitwidth !30
  %work_y_addr_5 = getelementptr [512 x i64], [512 x i64]* %work_y, i64 0, i64 %zext_ln136, !bitwidth !221
  %work_y_load_5 = load i64, i64* %work_y_addr_5, align 8, !bitwidth !30, !dep_idx !788, !deps !775
  %bitcast_ln145 = bitcast i64 %work_y_load_5 to double, !bitwidth !30
  %work_y_addr_6 = getelementptr [512 x i64], [512 x i64]* %work_y, i64 0, i64 %zext_ln137, !bitwidth !221
  %work_y_load_6 = load i64, i64* %work_y_addr_6, align 8, !bitwidth !30, !dep_idx !789, !deps !775
  %bitcast_ln146 = bitcast i64 %work_y_load_6 to double, !bitwidth !30
  %work_y_addr_7 = getelementptr [512 x i64], [512 x i64]* %work_y, i64 0, i64 %zext_ln138, !bitwidth !221
  %work_y_load_7 = load i64, i64* %work_y_addr_7, align 8, !bitwidth !30, !dep_idx !790, !deps !775
  %bitcast_ln147 = bitcast i64 %work_y_load_7 to double, !bitwidth !30
  %c0_x_4 = fadd double %c0_x, %bitcast_ln135, !bitwidth !30
  %c0_y_4 = fadd double %c0_y, %bitcast_ln144, !bitwidth !30
  %c0_x_8 = fsub double %c0_x, %bitcast_ln135, !bitwidth !30
  %c0_y_8 = fsub double %c0_y, %bitcast_ln144, !bitwidth !30
  %c0_x_5 = fadd double %c0_x_1, %bitcast_ln136, !bitwidth !30
  %c0_y_5 = fadd double %c0_y_1, %bitcast_ln145, !bitwidth !30
  %tmp_1 = fsub double %c0_x_1, %bitcast_ln136, !bitwidth !30
  %sub3 = fsub double %c0_y_1, %bitcast_ln145, !bitwidth !30
  %add4 = fadd double %c0_x_2, %bitcast_ln137, !bitwidth !30
  %add5 = fadd double %c0_y_2, %bitcast_ln146, !bitwidth !30
  %tmp_1_1 = fsub double %c0_x_2, %bitcast_ln137, !bitwidth !30
  %sub5 = fsub double %c0_y_2, %bitcast_ln146, !bitwidth !30
  %add6 = fadd double %c0_x_3, %bitcast_ln138, !bitwidth !30
  %add7 = fadd double %c0_y_3, %bitcast_ln147, !bitwidth !30
  %tmp_1_2 = fsub double %c0_x_3, %bitcast_ln138, !bitwidth !30
  %sub7 = fsub double %c0_y_3, %bitcast_ln147, !bitwidth !30
  %bitcast_ln150 = bitcast double %sub3 to i64, !bitwidth !30
  %xor_ln150 = xor i64 %bitcast_ln150, -9223372036854775808, !bitwidth !30
  %bitcast_ln150_1 = bitcast i64 %xor_ln150 to double, !bitwidth !30
  %sub8 = fsub double %tmp_1, %bitcast_ln150_1, !bitwidth !30
  %c0_x_9 = fmul double %sub8, 0x3FE6A09E60000000, !bitwidth !30
  %bitcast_ln150_2 = bitcast double %tmp_1 to i64, !bitwidth !30
  %xor_ln150_1 = xor i64 %bitcast_ln150_2, -9223372036854775808, !bitwidth !30
  %bitcast_ln150_3 = bitcast i64 %xor_ln150_1 to double, !bitwidth !30
  %add8 = fadd double %bitcast_ln150_3, %sub3, !bitwidth !30
  %c0_y_9 = fmul double %add8, 0x3FE6A09E60000000, !bitwidth !30
  %mul7 = fmul double %tmp_1_1, 0.000000e+00, !bitwidth !30
  %bitcast_ln150_4 = bitcast double %sub5 to i64, !bitwidth !30
  %xor_ln150_2 = xor i64 %bitcast_ln150_4, -9223372036854775808, !bitwidth !30
  %bitcast_ln150_5 = bitcast i64 %xor_ln150_2 to double, !bitwidth !30
  %sub9 = fsub double %mul7, %bitcast_ln150_5, !bitwidth !30
  %bitcast_ln150_6 = bitcast double %tmp_1_1 to i64, !bitwidth !30
  %xor_ln150_3 = xor i64 %bitcast_ln150_6, -9223372036854775808, !bitwidth !30
  %bitcast_ln150_7 = bitcast i64 %xor_ln150_3 to double, !bitwidth !30
  %mul1 = fmul double %sub5, 0.000000e+00, !bitwidth !30
  %add9 = fadd double %bitcast_ln150_7, %mul1, !bitwidth !30
  %bitcast_ln150_8 = bitcast double %tmp_1_2 to i64, !bitwidth !30
  %xor_ln150_4 = xor i64 %bitcast_ln150_8, -9223372036854775808, !bitwidth !30
  %bitcast_ln150_9 = bitcast i64 %xor_ln150_4 to double, !bitwidth !30
  %bitcast_ln150_10 = bitcast double %sub7 to i64, !bitwidth !30
  %xor_ln150_5 = xor i64 %bitcast_ln150_10, -9223372036854775808, !bitwidth !30
  %bitcast_ln150_11 = bitcast i64 %xor_ln150_5 to double, !bitwidth !30
  %sub1 = fsub double %bitcast_ln150_9, %bitcast_ln150_11, !bitwidth !30
  %mul4 = fmul double %sub1, 0x3FE6A09E60000000, !bitwidth !30
  %add1 = fadd double %bitcast_ln150_9, %bitcast_ln150_11, !bitwidth !30
  %mul6 = fmul double %add1, 0x3FE6A09E60000000, !bitwidth !30
  %c0_x_6 = fadd double %c0_x_4, %add4, !bitwidth !30
  %c0_y_6 = fadd double %c0_y_4, %add5, !bitwidth !30
  %c0_x_7 = fsub double %c0_x_4, %add4, !bitwidth !30
  %c0_y_7 = fsub double %c0_y_4, %add5, !bitwidth !30
  %add2 = fadd double %c0_x_5, %add6, !bitwidth !30
  %add3 = fadd double %c0_y_5, %add7, !bitwidth !30
  %tmp = fsub double %c0_x_5, %add6, !bitwidth !30
  %sub2 = fsub double %c0_y_5, %add7, !bitwidth !30
  %mul = fmul double %tmp, 0.000000e+00, !bitwidth !30
  %bitcast_ln150_12 = bitcast double %sub2 to i64, !bitwidth !30
  %xor_ln150_6 = xor i64 %bitcast_ln150_12, -9223372036854775808, !bitwidth !30
  %bitcast_ln150_13 = bitcast i64 %xor_ln150_6 to double, !bitwidth !30
  %sub4 = fsub double %mul, %bitcast_ln150_13, !bitwidth !30
  %bitcast_ln150_14 = bitcast double %tmp to i64, !bitwidth !30
  %xor_ln150_7 = xor i64 %bitcast_ln150_14, -9223372036854775808, !bitwidth !30
  %bitcast_ln150_15 = bitcast i64 %xor_ln150_7 to double, !bitwidth !30
  %mul2 = fmul double %sub2, 0.000000e+00, !bitwidth !30
  %sub6 = fsub double %bitcast_ln150_15, %mul2, !bitwidth !30
  %add = fadd double %c0_x_6, %add2, !bitwidth !30
  %add10 = fadd double %c0_y_6, %add3, !bitwidth !30
  %sub10 = fsub double %c0_x_6, %add2, !bitwidth !30
  %sub11 = fsub double %c0_y_6, %add3, !bitwidth !30
  %add11 = fadd double %c0_x_7, %sub4, !bitwidth !30
  %add12 = fadd double %c0_y_7, %sub6, !bitwidth !30
  %sub12 = fsub double %c0_x_7, %sub4, !bitwidth !30
  %sub13 = fsub double %c0_y_7, %sub6, !bitwidth !30
  %c0_x_11 = fadd double %c0_x_8, %sub9, !bitwidth !30
  %c0_y_11 = fadd double %c0_y_8, %add9, !bitwidth !30
  %c0_x_10 = fsub double %c0_x_8, %sub9, !bitwidth !30
  %c0_y_10 = fsub double %c0_y_8, %add9, !bitwidth !30
  %add13 = fadd double %c0_x_9, %mul4, !bitwidth !30
  %add14 = fadd double %c0_y_9, %mul6, !bitwidth !30
  %tmp_1_49 = fsub double %c0_x_9, %mul4, !bitwidth !30
  %sub14 = fsub double %c0_y_9, %mul6, !bitwidth !30
  %mul3 = fmul double %tmp_1_49, 0.000000e+00, !bitwidth !30
  %bitcast_ln150_16 = bitcast double %sub14 to i64, !bitwidth !30
  %xor_ln150_8 = xor i64 %bitcast_ln150_16, -9223372036854775808, !bitwidth !30
  %bitcast_ln150_17 = bitcast i64 %xor_ln150_8 to double, !bitwidth !30
  %sub15 = fsub double %mul3, %bitcast_ln150_17, !bitwidth !30
  %bitcast_ln150_18 = bitcast double %tmp_1_49 to i64, !bitwidth !30
  %xor_ln150_9 = xor i64 %bitcast_ln150_18, -9223372036854775808, !bitwidth !30
  %bitcast_ln150_19 = bitcast i64 %xor_ln150_9 to double, !bitwidth !30
  %mul5 = fmul double %sub14, 0.000000e+00, !bitwidth !30
  %sub16 = fsub double %bitcast_ln150_19, %mul5, !bitwidth !30
  %add15 = fadd double %c0_x_11, %add13, !bitwidth !30
  %add16 = fadd double %c0_y_11, %add14, !bitwidth !30
  %sub17 = fsub double %c0_x_11, %add13, !bitwidth !30
  %sub18 = fsub double %c0_y_11, %add14, !bitwidth !30
  %add17 = fadd double %c0_x_10, %sub15, !bitwidth !30
  %add18 = fadd double %c0_y_10, %sub16, !bitwidth !30
  %sub = fsub double %c0_x_10, %sub15, !bitwidth !30
  %sub19 = fsub double %c0_y_10, %sub16, !bitwidth !30
  %trunc_ln153 = trunc i7 %tid_11 to i6, !bitwidth !10
  %shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %trunc_ln153, i3 0), !bitwidth !769
  %zext_ln156 = zext i9 %shl_ln to i64, !bitwidth !315
  %DATA_x_addr = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln156, !bitwidth !7
  %or_ln157 = or i9 %shl_ln, 1, !bitwidth !769
  %zext_ln157 = zext i9 %or_ln157 to i64, !bitwidth !315
  %DATA_x_addr_1 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln157, !bitwidth !7
  %or_ln158 = or i9 %shl_ln, 2, !bitwidth !769
  %zext_ln158 = zext i9 %or_ln158 to i64, !bitwidth !315
  %DATA_x_addr_2 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln158, !bitwidth !7
  %or_ln159 = or i9 %shl_ln, 3, !bitwidth !769
  %zext_ln159 = zext i9 %or_ln159 to i64, !bitwidth !315
  %DATA_x_addr_3 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln159, !bitwidth !7
  %or_ln160 = or i9 %shl_ln, 4, !bitwidth !769
  %zext_ln160 = zext i9 %or_ln160 to i64, !bitwidth !315
  %DATA_x_addr_4 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln160, !bitwidth !7
  %or_ln161 = or i9 %shl_ln, 5, !bitwidth !769
  %zext_ln161 = zext i9 %or_ln161 to i64, !bitwidth !315
  %DATA_x_addr_5 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln161, !bitwidth !7
  %or_ln162 = or i9 %shl_ln, 6, !bitwidth !769
  %zext_ln162 = zext i9 %or_ln162 to i64, !bitwidth !315
  %DATA_x_addr_6 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln162, !bitwidth !7
  %or_ln163 = or i9 %shl_ln, 7, !bitwidth !769
  %zext_ln163 = zext i9 %or_ln163 to i64, !bitwidth !315
  %DATA_x_addr_7 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln163, !bitwidth !7
  %DATA_y_addr = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln156, !bitwidth !7
  %DATA_y_addr_1 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln157, !bitwidth !7
  %DATA_y_addr_2 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln158, !bitwidth !7
  %DATA_y_addr_3 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln159, !bitwidth !7
  %DATA_y_addr_4 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln160, !bitwidth !7
  %DATA_y_addr_5 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln161, !bitwidth !7
  %DATA_y_addr_6 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln162, !bitwidth !7
  store double %add, double* %data_x_addr, align 512, !bitwidth !7, !dep_idx !791, !deps !792
  store double %sub10, double* %data_x_addr_1, align 8, !bitwidth !7, !dep_idx !800, !deps !801
  store double %add11, double* %data_x_addr_2, align 16, !bitwidth !7, !dep_idx !805, !deps !806
  store double %sub12, double* %data_x_addr_3, align 8, !bitwidth !7, !dep_idx !810, !deps !811
  store double %add15, double* %data_x_addr_4, align 32, !bitwidth !7, !dep_idx !815, !deps !816
  store double %sub17, double* %data_x_addr_5, align 8, !bitwidth !7, !dep_idx !820, !deps !821
  store double %add17, double* %data_x_addr_6, align 16, !bitwidth !7, !dep_idx !825, !deps !826
  store double %sub, double* %data_x_addr_7, align 8, !bitwidth !7, !dep_idx !830, !deps !831
  store double %add10, double* %data_y_addr, align 512, !bitwidth !7, !dep_idx !835, !deps !836
  store double %sub11, double* %data_y_addr_1, align 8, !bitwidth !7, !dep_idx !846, !deps !847
  store double %add12, double* %data_y_addr_2, align 16, !bitwidth !7, !dep_idx !855, !deps !856
  store double %sub13, double* %data_y_addr_3, align 8, !bitwidth !7, !dep_idx !864, !deps !865
  store double %add16, double* %data_y_addr_4, align 32, !bitwidth !7, !dep_idx !873, !deps !874
  store double %sub18, double* %data_y_addr_5, align 8, !bitwidth !7, !dep_idx !882, !deps !883
  store double %add18, double* %data_y_addr_6, align 16, !bitwidth !7, !dep_idx !891, !deps !892
  store double %sub19, double* %data_y_addr_7, align 8, !bitwidth !7, !dep_idx !900, !deps !901
  call fastcc void @twiddles8([8 x double]* %data_x, [8 x double]* %data_y, i6 %trunc_ln153, i10 -512), !bitwidth !7, !dep_idx !909, !deps !910
  %data_x_load = load double, double* %data_x_addr, align 512, !bitwidth !30, !dep_idx !1009, !deps !1010
  store double %data_x_load, double* %DATA_x_addr, align 64, !bitwidth !7, !dep_idx !1013, !deps !1014
  %data_x_load_1 = load double, double* %data_x_addr_1, align 8, !bitwidth !30, !dep_idx !1071, !deps !1072
  store double %data_x_load_1, double* %DATA_x_addr_1, align 8, !bitwidth !7, !dep_idx !1075, !deps !1014
  %data_x_load_2 = load double, double* %data_x_addr_2, align 16, !bitwidth !30, !dep_idx !1076, !deps !1077
  store double %data_x_load_2, double* %DATA_x_addr_2, align 16, !bitwidth !7, !dep_idx !1080, !deps !1014
  %data_x_load_3 = load double, double* %data_x_addr_3, align 8, !bitwidth !30, !dep_idx !1081, !deps !1082
  store double %data_x_load_3, double* %DATA_x_addr_3, align 8, !bitwidth !7, !dep_idx !1085, !deps !1014
  %data_x_load_4 = load double, double* %data_x_addr_4, align 32, !bitwidth !30, !dep_idx !1086, !deps !1087
  store double %data_x_load_4, double* %DATA_x_addr_4, align 32, !bitwidth !7, !dep_idx !1090, !deps !1014
  %data_x_load_5 = load double, double* %data_x_addr_5, align 8, !bitwidth !30, !dep_idx !1091, !deps !1092
  store double %data_x_load_5, double* %DATA_x_addr_5, align 8, !bitwidth !7, !dep_idx !1095, !deps !1014
  %data_x_load_6 = load double, double* %data_x_addr_6, align 16, !bitwidth !30, !dep_idx !1096, !deps !1097
  store double %data_x_load_6, double* %DATA_x_addr_6, align 16, !bitwidth !7, !dep_idx !1100, !deps !1014
  %data_x_load_7 = load double, double* %data_x_addr_7, align 8, !bitwidth !30, !dep_idx !1101, !deps !1102
  store double %data_x_load_7, double* %DATA_x_addr_7, align 8, !bitwidth !7, !dep_idx !1105, !deps !1014
  %data_y_load = load double, double* %data_y_addr, align 512, !bitwidth !30, !dep_idx !1106, !deps !1107
  store double %data_y_load, double* %DATA_y_addr, align 64, !bitwidth !7, !dep_idx !1114, !deps !1115
  %data_y_load_1 = load double, double* %data_y_addr_1, align 8, !bitwidth !30, !dep_idx !1188, !deps !1189
  store double %data_y_load_1, double* %DATA_y_addr_1, align 8, !bitwidth !7, !dep_idx !1194, !deps !1115
  %data_y_load_2 = load double, double* %data_y_addr_2, align 16, !bitwidth !30, !dep_idx !1195, !deps !1196
  store double %data_y_load_2, double* %DATA_y_addr_2, align 16, !bitwidth !7, !dep_idx !1201, !deps !1115
  %data_y_load_3 = load double, double* %data_y_addr_3, align 8, !bitwidth !30, !dep_idx !1202, !deps !1203
  store double %data_y_load_3, double* %DATA_y_addr_3, align 8, !bitwidth !7, !dep_idx !1208, !deps !1115
  %data_y_load_4 = load double, double* %data_y_addr_4, align 32, !bitwidth !30, !dep_idx !1209, !deps !1210
  store double %data_y_load_4, double* %DATA_y_addr_4, align 32, !bitwidth !7, !dep_idx !1215, !deps !1115
  %data_y_load_5 = load double, double* %data_y_addr_5, align 8, !bitwidth !30, !dep_idx !1216, !deps !1217
  store double %data_y_load_5, double* %DATA_y_addr_5, align 8, !bitwidth !7, !dep_idx !1222, !deps !1115
  %data_y_load_6 = load double, double* %data_y_addr_6, align 16, !bitwidth !30, !dep_idx !1223, !deps !1224
  store double %data_y_load_6, double* %DATA_y_addr_6, align 16, !bitwidth !7, !dep_idx !1229, !deps !1115
  %data_y_load_7 = load double, double* %data_y_addr_7, align 8, !bitwidth !30, !dep_idx !1230, !deps !1231
  %DATA_y_addr_7 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln163, !bitwidth !7
  store double %data_y_load_7, double* %DATA_y_addr_7, align 8, !bitwidth !7, !dep_idx !1236, !deps !1115
  store i7 %add_ln128, i7* %tid, align 1, !bitwidth !7, !dep_idx !1237, !deps !1238
  br label %for.inc, !llvm.loop !740, !bitwidth !7

for.inc481:                                       ; preds = %for.inc481.split, %for.inc481.preheader
  %tid_12 = load i7, i7* %tid_1, align 1, !bitwidth !348, !dep_idx !1241, !deps !1242
  %icmp_ln176 = icmp eq i7 %tid_12, -64, !bitwidth !296
  %add_ln176 = add nuw i7 %tid_12, 1, !bitwidth !348
  br i1 %icmp_ln176, label %for.inc555.preheader, label %for.inc481.split, !llvm.loop !1245, !bitwidth !7

for.inc555.preheader:                             ; preds = %for.inc481
  %tid_2 = alloca i7, align 1, !bitwidth !731
  store i7 0, i7* %tid_2, align 1, !bitwidth !7, !dep_idx !1252, !deps !1253
  br label %for.inc555, !bitwidth !7

for.inc481.split:                                 ; preds = %for.inc481
  call void (...) @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64), !fpga.pragma.source !316
  call void (...) @_ssdm_op_SpecLoopName([6 x i8]* @empty_3)
  %offset = trunc i7 %tid_12 to i6, !bitwidth !10
  %zext_ln174 = zext i6 %offset to i10, !bitwidth !1256
  %zext_ln174_1 = zext i6 %offset to i8, !bitwidth !1257
  %zext_ln174_2 = zext i6 %offset to i9, !bitwidth !755
  %shl_ln1 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %offset, i3 0), !bitwidth !769
  %zext_ln181_1 = zext i9 %shl_ln1 to i64, !bitwidth !315
  %DATA_x_addr_8 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln181_1, !bitwidth !7
  %DATA_x_load = load double, double* %DATA_x_addr_8, align 64, !bitwidth !30, !dep_idx !1258, !deps !1259
  %zext_ln181 = zext i6 %offset to i64, !bitwidth !315
  %smem_addr = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln181, !bitwidth !7
  store double %DATA_x_load, double* %smem_addr, align 8, !bitwidth !7, !dep_idx !1292, !deps !1293
  %or_ln182 = or i9 %shl_ln1, 1, !bitwidth !769
  %zext_ln182_1 = zext i9 %or_ln182 to i64, !bitwidth !315
  %DATA_x_addr_9 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln182_1, !bitwidth !7
  %DATA_x_load_1 = load double, double* %DATA_x_addr_9, align 8, !bitwidth !30, !dep_idx !1336, !deps !1259
  %add_ln182 = add i9 %zext_ln174_2, -248, !bitwidth !234
  %zext_ln182 = zext i9 %add_ln182 to i64, !bitwidth !315
  %smem_addr_1 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln182, !bitwidth !7
  store double %DATA_x_load_1, double* %smem_addr_1, align 8, !bitwidth !7, !dep_idx !1337, !deps !1293
  %or_ln183 = or i9 %shl_ln1, 4, !bitwidth !769
  %zext_ln183_1 = zext i9 %or_ln183 to i64, !bitwidth !315
  %DATA_x_addr_10 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln183_1, !bitwidth !7
  %DATA_x_load_2 = load double, double* %DATA_x_addr_10, align 32, !bitwidth !30, !dep_idx !1338, !deps !1259
  %add_ln183 = add i8 %zext_ln174_1, 66, !bitwidth !254
  %zext_ln183 = zext i8 %add_ln183 to i64, !bitwidth !315
  %smem_addr_2 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln183, !bitwidth !7
  store double %DATA_x_load_2, double* %smem_addr_2, align 8, !bitwidth !7, !dep_idx !1339, !deps !1293
  %or_ln184 = or i9 %shl_ln1, 5, !bitwidth !769
  %zext_ln184_1 = zext i9 %or_ln184 to i64, !bitwidth !315
  %DATA_x_addr_11 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln184_1, !bitwidth !7
  %DATA_x_load_3 = load double, double* %DATA_x_addr_11, align 8, !bitwidth !30, !dep_idx !1340, !deps !1259
  %add_ln184 = add i9 %zext_ln174_2, -182, !bitwidth !234
  %zext_ln184 = zext i9 %add_ln184 to i64, !bitwidth !315
  %smem_addr_3 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln184, !bitwidth !7
  store double %DATA_x_load_3, double* %smem_addr_3, align 8, !bitwidth !7, !dep_idx !1341, !deps !1342
  %or_ln185 = or i9 %shl_ln1, 2, !bitwidth !769
  %zext_ln185_1 = zext i9 %or_ln185 to i64, !bitwidth !315
  %DATA_x_addr_12 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln185_1, !bitwidth !7
  %DATA_x_load_4 = load double, double* %DATA_x_addr_12, align 16, !bitwidth !30, !dep_idx !1345, !deps !1259
  %add_ln185 = add i8 %zext_ln174_1, -124, !bitwidth !254
  %zext_ln185 = zext i8 %add_ln185 to i64, !bitwidth !315
  %smem_addr_4 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln185, !bitwidth !7
  store double %DATA_x_load_4, double* %smem_addr_4, align 8, !bitwidth !7, !dep_idx !1346, !deps !1347
  %or_ln186 = or i9 %shl_ln1, 3, !bitwidth !769
  %zext_ln186 = zext i9 %or_ln186 to i64, !bitwidth !315
  %DATA_x_addr_13 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln186, !bitwidth !7
  %DATA_x_load_5 = load double, double* %DATA_x_addr_13, align 8, !bitwidth !30, !dep_idx !1352, !deps !1259
  %add_ln186 = add i8 %zext_ln174_1, -116, !bitwidth !254
  %sext_ln186 = sext i8 %add_ln186 to i9, !bitwidth !234
  %zext_ln186_1 = zext i9 %sext_ln186 to i64, !bitwidth !315
  %smem_addr_5 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln186_1, !bitwidth !7
  store double %DATA_x_load_5, double* %smem_addr_5, align 8, !bitwidth !7, !dep_idx !1353, !deps !1354
  %or_ln187 = or i9 %shl_ln1, 6, !bitwidth !769
  %zext_ln187_1 = zext i9 %or_ln187 to i64, !bitwidth !315
  %DATA_x_addr_14 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln187_1, !bitwidth !7
  %DATA_x_load_6 = load double, double* %DATA_x_addr_14, align 16, !bitwidth !30, !dep_idx !1357, !deps !1259
  %add_ln187 = add i9 %zext_ln174_2, 198, !bitwidth !234
  %zext_ln187 = zext i9 %add_ln187 to i64, !bitwidth !315
  %smem_addr_6 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln187, !bitwidth !7
  store double %DATA_x_load_6, double* %smem_addr_6, align 8, !bitwidth !7, !dep_idx !1358, !deps !1293
  %or_ln188 = or i9 %shl_ln1, 7, !bitwidth !769
  %zext_ln188_1 = zext i9 %or_ln188 to i64, !bitwidth !315
  %DATA_x_addr_15 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln188_1, !bitwidth !7
  %DATA_x_load_7 = load double, double* %DATA_x_addr_15, align 8, !bitwidth !30, !dep_idx !1359, !deps !1259
  %add_ln188 = add i10 %zext_ln174, 462, !bitwidth !250
  %zext_ln188 = zext i10 %add_ln188 to i64, !bitwidth !315
  %smem_addr_7 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln188, !bitwidth !7
  store double %DATA_x_load_7, double* %smem_addr_7, align 8, !bitwidth !7, !dep_idx !1360, !deps !1293
  store i7 %add_ln176, i7* %tid_1, align 1, !bitwidth !7, !dep_idx !1361, !deps !1362
  br label %for.inc481, !llvm.loop !1245, !bitwidth !7

for.inc555:                                       ; preds = %for.inc555.split, %for.inc555.preheader
  %tid_13 = load i7, i7* %tid_2, align 1, !bitwidth !348, !dep_idx !1365, !deps !1366
  %icmp_ln191 = icmp eq i7 %tid_13, -64, !bitwidth !296
  %add_ln191 = add nuw i7 %tid_13, 1, !bitwidth !348
  br i1 %icmp_ln191, label %for.inc629.preheader, label %for.inc555.split, !llvm.loop !1369, !bitwidth !7

for.inc629.preheader:                             ; preds = %for.inc555
  %tid_3 = alloca i7, align 1, !bitwidth !731
  store i7 0, i7* %tid_3, align 1, !bitwidth !7, !dep_idx !1376, !deps !1377
  br label %for.inc629, !bitwidth !7

for.inc555.split:                                 ; preds = %for.inc555
  call void (...) @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64), !fpga.pragma.source !316
  call void (...) @_ssdm_op_SpecLoopName([6 x i8]* @empty_13)
  %trunc_ln193 = trunc i7 %tid_13 to i3, !bitwidth !353
  %hi = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %tid_13, i32 3, i32 5), !bitwidth !353
  %zext_ln115 = zext i3 %hi to i10, !bitwidth !1256
  %or_ln = call i9 @_ssdm_op_BitConcatenate.i9.i3.i2.i3.i1(i3 %trunc_ln193, i2 0, i3 %trunc_ln193, i1 false), !bitwidth !769
  %zext_ln195 = zext i9 %or_ln to i10, !bitwidth !1256
  %offset_1 = add nuw i10 %zext_ln195, %zext_ln115, !bitwidth !1256
  %zext_ln197 = zext i10 %offset_1 to i64, !bitwidth !315
  %smem_addr_8 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln197, !bitwidth !7
  %smem_load = load double, double* %smem_addr_8, align 8, !bitwidth !30, !dep_idx !1380, !deps !1381
  %trunc_ln197 = trunc i7 %tid_13 to i6, !bitwidth !10
  %shl_ln2 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %trunc_ln197, i3 0), !bitwidth !769
  %zext_ln197_1 = zext i9 %shl_ln2 to i64, !bitwidth !315
  %DATA_x_addr_16 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln197_1, !bitwidth !7
  store double %smem_load, double* %DATA_x_addr_16, align 64, !bitwidth !7, !dep_idx !1414, !deps !1415
  %add_ln198 = add i10 %offset_1, 32, !bitwidth !250
  %zext_ln198 = zext i10 %add_ln198 to i64, !bitwidth !315
  %smem_addr_9 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln198, !bitwidth !7
  %smem_load_1 = load double, double* %smem_addr_9, align 8, !bitwidth !30, !dep_idx !1424, !deps !1381
  %or_ln198 = or i9 %shl_ln2, 4, !bitwidth !769
  %zext_ln198_1 = zext i9 %or_ln198 to i64, !bitwidth !315
  %DATA_x_addr_17 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln198_1, !bitwidth !7
  store double %smem_load_1, double* %DATA_x_addr_17, align 32, !bitwidth !7, !dep_idx !1425, !deps !1415
  %add_ln199 = add i10 %offset_1, 8, !bitwidth !250
  %zext_ln199 = zext i10 %add_ln199 to i64, !bitwidth !315
  %smem_addr_10 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln199, !bitwidth !7
  %smem_load_2 = load double, double* %smem_addr_10, align 8, !bitwidth !30, !dep_idx !1426, !deps !1381
  %or_ln199 = or i9 %shl_ln2, 1, !bitwidth !769
  %zext_ln199_1 = zext i9 %or_ln199 to i64, !bitwidth !315
  %DATA_x_addr_18 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln199_1, !bitwidth !7
  store double %smem_load_2, double* %DATA_x_addr_18, align 8, !bitwidth !7, !dep_idx !1427, !deps !1415
  %add_ln200 = add i10 %offset_1, 40, !bitwidth !250
  %zext_ln200 = zext i10 %add_ln200 to i64, !bitwidth !315
  %smem_addr_11 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln200, !bitwidth !7
  %smem_load_3 = load double, double* %smem_addr_11, align 8, !bitwidth !30, !dep_idx !1428, !deps !1381
  %or_ln200 = or i9 %shl_ln2, 5, !bitwidth !769
  %zext_ln200_1 = zext i9 %or_ln200 to i64, !bitwidth !315
  %DATA_x_addr_19 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln200_1, !bitwidth !7
  store double %smem_load_3, double* %DATA_x_addr_19, align 8, !bitwidth !7, !dep_idx !1429, !deps !1415
  %add_ln201 = add i10 %offset_1, 16, !bitwidth !250
  %zext_ln201 = zext i10 %add_ln201 to i64, !bitwidth !315
  %smem_addr_12 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln201, !bitwidth !7
  %smem_load_4 = load double, double* %smem_addr_12, align 8, !bitwidth !30, !dep_idx !1430, !deps !1381
  %or_ln201 = or i9 %shl_ln2, 2, !bitwidth !769
  %zext_ln201_1 = zext i9 %or_ln201 to i64, !bitwidth !315
  %DATA_x_addr_20 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln201_1, !bitwidth !7
  store double %smem_load_4, double* %DATA_x_addr_20, align 16, !bitwidth !7, !dep_idx !1431, !deps !1415
  %add_ln202 = add i10 %offset_1, 48, !bitwidth !250
  %zext_ln202 = zext i10 %add_ln202 to i64, !bitwidth !315
  %smem_addr_13 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln202, !bitwidth !7
  %smem_load_5 = load double, double* %smem_addr_13, align 8, !bitwidth !30, !dep_idx !1432, !deps !1381
  %or_ln202 = or i9 %shl_ln2, 6, !bitwidth !769
  %zext_ln202_1 = zext i9 %or_ln202 to i64, !bitwidth !315
  %DATA_x_addr_21 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln202_1, !bitwidth !7
  store double %smem_load_5, double* %DATA_x_addr_21, align 16, !bitwidth !7, !dep_idx !1433, !deps !1415
  %add_ln203 = add i10 %offset_1, 24, !bitwidth !250
  %zext_ln203 = zext i10 %add_ln203 to i64, !bitwidth !315
  %smem_addr_14 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln203, !bitwidth !7
  %smem_load_6 = load double, double* %smem_addr_14, align 8, !bitwidth !30, !dep_idx !1434, !deps !1381
  %or_ln203 = or i9 %shl_ln2, 3, !bitwidth !769
  %zext_ln203_1 = zext i9 %or_ln203 to i64, !bitwidth !315
  %DATA_x_addr_22 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln203_1, !bitwidth !7
  store double %smem_load_6, double* %DATA_x_addr_22, align 8, !bitwidth !7, !dep_idx !1435, !deps !1415
  %add_ln204 = add i10 %offset_1, 56, !bitwidth !250
  %zext_ln204 = zext i10 %add_ln204 to i64, !bitwidth !315
  %smem_addr_15 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln204, !bitwidth !7
  %smem_load_7 = load double, double* %smem_addr_15, align 8, !bitwidth !30, !dep_idx !1436, !deps !1381
  %or_ln204 = or i9 %shl_ln2, 7, !bitwidth !769
  %zext_ln204_1 = zext i9 %or_ln204 to i64, !bitwidth !315
  %DATA_x_addr_23 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln204_1, !bitwidth !7
  store double %smem_load_7, double* %DATA_x_addr_23, align 8, !bitwidth !7, !dep_idx !1437, !deps !1415
  store i7 %add_ln191, i7* %tid_2, align 1, !bitwidth !7, !dep_idx !1438, !deps !1439
  br label %for.inc555, !llvm.loop !1369, !bitwidth !7

for.inc629:                                       ; preds = %for.inc629.split, %for.inc629.preheader
  %tid_14 = load i7, i7* %tid_3, align 1, !bitwidth !348, !dep_idx !1442, !deps !1443
  %icmp_ln208 = icmp eq i7 %tid_14, -64, !bitwidth !296
  %add_ln208 = add nuw i7 %tid_14, 1, !bitwidth !348
  br i1 %icmp_ln208, label %for.inc720.preheader, label %for.inc629.split, !llvm.loop !1446, !bitwidth !7

for.inc720.preheader:                             ; preds = %for.inc629
  %tid_4 = alloca i7, align 1, !bitwidth !731
  store i7 0, i7* %tid_4, align 1, !bitwidth !7, !dep_idx !1453, !deps !1454
  br label %for.inc720, !bitwidth !7

for.inc629.split:                                 ; preds = %for.inc629
  call void (...) @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64), !fpga.pragma.source !316
  call void (...) @_ssdm_op_SpecLoopName([6 x i8]* @empty_12)
  %offset_2 = trunc i7 %tid_14 to i6, !bitwidth !10
  %zext_ln174_3 = zext i6 %offset_2 to i10, !bitwidth !1256
  %zext_ln174_4 = zext i6 %offset_2 to i8, !bitwidth !1257
  %zext_ln174_5 = zext i6 %offset_2 to i9, !bitwidth !755
  %shl_ln3 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %offset_2, i3 0), !bitwidth !769
  %zext_ln214_1 = zext i9 %shl_ln3 to i64, !bitwidth !315
  %DATA_y_addr_8 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln214_1, !bitwidth !7
  %DATA_y_load = load double, double* %DATA_y_addr_8, align 64, !bitwidth !30, !dep_idx !1457, !deps !1458
  %zext_ln214 = zext i6 %offset_2 to i64, !bitwidth !315
  %smem_addr_16 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln214, !bitwidth !7
  store double %DATA_y_load, double* %smem_addr_16, align 8, !bitwidth !7, !dep_idx !1491, !deps !1492
  %or_ln215 = or i9 %shl_ln3, 1, !bitwidth !769
  %zext_ln215_1 = zext i9 %or_ln215 to i64, !bitwidth !315
  %DATA_y_addr_9 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln215_1, !bitwidth !7
  %DATA_y_load_1 = load double, double* %DATA_y_addr_9, align 8, !bitwidth !30, !dep_idx !1501, !deps !1458
  %add_ln215 = add i9 %zext_ln174_5, -248, !bitwidth !234
  %zext_ln215 = zext i9 %add_ln215 to i64, !bitwidth !315
  %smem_addr_17 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln215, !bitwidth !7
  store double %DATA_y_load_1, double* %smem_addr_17, align 8, !bitwidth !7, !dep_idx !1502, !deps !1492
  %or_ln216 = or i9 %shl_ln3, 4, !bitwidth !769
  %zext_ln216_1 = zext i9 %or_ln216 to i64, !bitwidth !315
  %DATA_y_addr_10 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln216_1, !bitwidth !7
  %DATA_y_load_2 = load double, double* %DATA_y_addr_10, align 32, !bitwidth !30, !dep_idx !1503, !deps !1458
  %add_ln216 = add i8 %zext_ln174_4, 66, !bitwidth !254
  %zext_ln216 = zext i8 %add_ln216 to i64, !bitwidth !315
  %smem_addr_18 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln216, !bitwidth !7
  store double %DATA_y_load_2, double* %smem_addr_18, align 8, !bitwidth !7, !dep_idx !1504, !deps !1492
  %or_ln217 = or i9 %shl_ln3, 5, !bitwidth !769
  %zext_ln217_1 = zext i9 %or_ln217 to i64, !bitwidth !315
  %DATA_y_addr_11 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln217_1, !bitwidth !7
  %DATA_y_load_3 = load double, double* %DATA_y_addr_11, align 8, !bitwidth !30, !dep_idx !1505, !deps !1458
  %add_ln217 = add i9 %zext_ln174_5, -182, !bitwidth !234
  %zext_ln217 = zext i9 %add_ln217 to i64, !bitwidth !315
  %smem_addr_19 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln217, !bitwidth !7
  store double %DATA_y_load_3, double* %smem_addr_19, align 8, !bitwidth !7, !dep_idx !1506, !deps !1507
  %or_ln218 = or i9 %shl_ln3, 2, !bitwidth !769
  %zext_ln218_1 = zext i9 %or_ln218 to i64, !bitwidth !315
  %DATA_y_addr_12 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln218_1, !bitwidth !7
  %DATA_y_load_4 = load double, double* %DATA_y_addr_12, align 16, !bitwidth !30, !dep_idx !1509, !deps !1458
  %add_ln218 = add i8 %zext_ln174_4, -124, !bitwidth !254
  %zext_ln218 = zext i8 %add_ln218 to i64, !bitwidth !315
  %smem_addr_20 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln218, !bitwidth !7
  store double %DATA_y_load_4, double* %smem_addr_20, align 8, !bitwidth !7, !dep_idx !1510, !deps !1511
  %or_ln219 = or i9 %shl_ln3, 3, !bitwidth !769
  %zext_ln219 = zext i9 %or_ln219 to i64, !bitwidth !315
  %DATA_y_addr_13 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln219, !bitwidth !7
  %DATA_y_load_5 = load double, double* %DATA_y_addr_13, align 8, !bitwidth !30, !dep_idx !1514, !deps !1458
  %add_ln219 = add i8 %zext_ln174_4, -116, !bitwidth !254
  %sext_ln219 = sext i8 %add_ln219 to i9, !bitwidth !234
  %zext_ln219_1 = zext i9 %sext_ln219 to i64, !bitwidth !315
  %smem_addr_21 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln219_1, !bitwidth !7
  store double %DATA_y_load_5, double* %smem_addr_21, align 8, !bitwidth !7, !dep_idx !1515, !deps !1516
  %or_ln220 = or i9 %shl_ln3, 6, !bitwidth !769
  %zext_ln220_1 = zext i9 %or_ln220 to i64, !bitwidth !315
  %DATA_y_addr_14 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln220_1, !bitwidth !7
  %DATA_y_load_6 = load double, double* %DATA_y_addr_14, align 16, !bitwidth !30, !dep_idx !1518, !deps !1458
  %add_ln220 = add i9 %zext_ln174_5, 198, !bitwidth !234
  %zext_ln220 = zext i9 %add_ln220 to i64, !bitwidth !315
  %smem_addr_22 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln220, !bitwidth !7
  store double %DATA_y_load_6, double* %smem_addr_22, align 8, !bitwidth !7, !dep_idx !1519, !deps !1492
  %or_ln221 = or i9 %shl_ln3, 7, !bitwidth !769
  %zext_ln221_1 = zext i9 %or_ln221 to i64, !bitwidth !315
  %DATA_y_addr_15 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln221_1, !bitwidth !7
  %DATA_y_load_7 = load double, double* %DATA_y_addr_15, align 8, !bitwidth !30, !dep_idx !1520, !deps !1458
  %add_ln221 = add i10 %zext_ln174_3, 462, !bitwidth !250
  %zext_ln221 = zext i10 %add_ln221 to i64, !bitwidth !315
  %smem_addr_23 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln221, !bitwidth !7
  store double %DATA_y_load_7, double* %smem_addr_23, align 8, !bitwidth !7, !dep_idx !1521, !deps !1492
  store i7 %add_ln208, i7* %tid_3, align 1, !bitwidth !7, !dep_idx !1522, !deps !1523
  br label %for.inc629, !llvm.loop !1446, !bitwidth !7

for.inc720:                                       ; preds = %for.inc720.split, %for.inc720.preheader
  %tid_15 = load i7, i7* %tid_4, align 1, !bitwidth !348, !dep_idx !1526, !deps !1527
  %icmp_ln224 = icmp eq i7 %tid_15, -64, !bitwidth !296
  %add_ln224 = add nuw i7 %tid_15, 1, !bitwidth !348
  br i1 %icmp_ln224, label %for.inc1156.preheader, label %for.inc720.split, !llvm.loop !1530, !bitwidth !7

for.inc1156.preheader:                            ; preds = %for.inc720
  %tid_5 = alloca i7, align 1, !bitwidth !731
  store i7 0, i7* %tid_5, align 1, !bitwidth !7, !dep_idx !1537, !deps !1538
  br label %for.inc1156, !bitwidth !7

for.inc720.split:                                 ; preds = %for.inc720
  call void (...) @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64), !fpga.pragma.source !316
  call void (...) @_ssdm_op_SpecLoopName([6 x i8]* @empty_11)
  %trunc_ln226 = trunc i7 %tid_15 to i6, !bitwidth !10
  %shl_ln4 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %trunc_ln226, i3 0), !bitwidth !769
  %zext_ln226 = zext i9 %shl_ln4 to i64, !bitwidth !315
  %DATA_y_addr_16 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln226, !bitwidth !7
  %DATA_y_load_8 = load double, double* %DATA_y_addr_16, align 64, !bitwidth !30, !dep_idx !1541, !deps !1542
  %or_ln227 = or i9 %shl_ln4, 1, !bitwidth !769
  %zext_ln227 = zext i9 %or_ln227 to i64, !bitwidth !315
  %DATA_y_addr_17 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln227, !bitwidth !7
  %DATA_y_load_9 = load double, double* %DATA_y_addr_17, align 8, !bitwidth !30, !dep_idx !1544, !deps !1545
  %or_ln228 = or i9 %shl_ln4, 2, !bitwidth !769
  %zext_ln228 = zext i9 %or_ln228 to i64, !bitwidth !315
  %DATA_y_addr_18 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln228, !bitwidth !7
  %DATA_y_load_10 = load double, double* %DATA_y_addr_18, align 16, !bitwidth !30, !dep_idx !1547, !deps !1548
  %or_ln229 = or i9 %shl_ln4, 3, !bitwidth !769
  %zext_ln229 = zext i9 %or_ln229 to i64, !bitwidth !315
  %DATA_y_addr_19 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln229, !bitwidth !7
  %DATA_y_load_11 = load double, double* %DATA_y_addr_19, align 8, !bitwidth !30, !dep_idx !1550, !deps !1551
  %or_ln230 = or i9 %shl_ln4, 4, !bitwidth !769
  %zext_ln230 = zext i9 %or_ln230 to i64, !bitwidth !315
  %DATA_y_addr_20 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln230, !bitwidth !7
  %DATA_y_load_12 = load double, double* %DATA_y_addr_20, align 32, !bitwidth !30, !dep_idx !1553, !deps !1554
  %or_ln231 = or i9 %shl_ln4, 5, !bitwidth !769
  %zext_ln231 = zext i9 %or_ln231 to i64, !bitwidth !315
  %DATA_y_addr_21 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln231, !bitwidth !7
  %DATA_y_load_13 = load double, double* %DATA_y_addr_21, align 8, !bitwidth !30, !dep_idx !1556, !deps !1557
  %or_ln232 = or i9 %shl_ln4, 6, !bitwidth !769
  %zext_ln232 = zext i9 %or_ln232 to i64, !bitwidth !315
  %DATA_y_addr_22 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln232, !bitwidth !7
  %DATA_y_load_14 = load double, double* %DATA_y_addr_22, align 16, !bitwidth !30, !dep_idx !1559, !deps !1560
  %or_ln233 = or i9 %shl_ln4, 7, !bitwidth !769
  %zext_ln233 = zext i9 %or_ln233 to i64, !bitwidth !315
  %DATA_y_addr_23 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln233, !bitwidth !7
  %DATA_y_load_15 = load double, double* %DATA_y_addr_23, align 8, !bitwidth !30, !dep_idx !1562, !deps !1563
  %trunc_ln235 = trunc i7 %tid_15 to i3, !bitwidth !353
  %hi_1 = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %tid_15, i32 3, i32 5), !bitwidth !353
  %zext_ln115_1 = zext i3 %hi_1 to i10, !bitwidth !1256
  %or_ln1 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i2.i3.i1(i3 %trunc_ln235, i2 0, i3 %trunc_ln235, i1 false), !bitwidth !769
  %zext_ln238 = zext i9 %or_ln1 to i10, !bitwidth !1256
  %add_ln238 = add nuw i10 %zext_ln238, %zext_ln115_1, !bitwidth !1256
  store double %DATA_y_load_8, double* %data_y_addr, align 512, !bitwidth !7, !dep_idx !1565, !deps !1566
  store double %DATA_y_load_9, double* %data_y_addr_1, align 8, !bitwidth !7, !dep_idx !1573, !deps !1574
  store double %DATA_y_load_10, double* %data_y_addr_2, align 16, !bitwidth !7, !dep_idx !1578, !deps !1579
  store double %DATA_y_load_11, double* %data_y_addr_3, align 8, !bitwidth !7, !dep_idx !1583, !deps !1584
  store double %DATA_y_load_12, double* %data_y_addr_4, align 32, !bitwidth !7, !dep_idx !1588, !deps !1589
  store double %DATA_y_load_13, double* %data_y_addr_5, align 8, !bitwidth !7, !dep_idx !1593, !deps !1594
  store double %DATA_y_load_14, double* %data_y_addr_6, align 16, !bitwidth !7, !dep_idx !1598, !deps !1599
  store double %DATA_y_load_15, double* %data_y_addr_7, align 8, !bitwidth !7, !dep_idx !1603, !deps !1604
  call fastcc void @loady8([8 x double]* %data_y, [576 x double]* %smem, i10 %add_ln238), !bitwidth !7, !dep_idx !1608, !deps !1609
  %data_y_load_8 = load double, double* %data_y_addr, align 512, !bitwidth !30, !dep_idx !1618, !deps !1619
  store double %data_y_load_8, double* %DATA_y_addr_16, align 64, !bitwidth !7, !dep_idx !1623, !deps !1624
  %data_y_load_9 = load double, double* %data_y_addr_1, align 8, !bitwidth !30, !dep_idx !1634, !deps !1635
  store double %data_y_load_9, double* %DATA_y_addr_17, align 8, !bitwidth !7, !dep_idx !1638, !deps !1639
  %data_y_load_10 = load double, double* %data_y_addr_2, align 16, !bitwidth !30, !dep_idx !1641, !deps !1642
  store double %data_y_load_10, double* %DATA_y_addr_18, align 16, !bitwidth !7, !dep_idx !1645, !deps !1646
  %data_y_load_11 = load double, double* %data_y_addr_3, align 8, !bitwidth !30, !dep_idx !1648, !deps !1649
  store double %data_y_load_11, double* %DATA_y_addr_19, align 8, !bitwidth !7, !dep_idx !1652, !deps !1653
  %data_y_load_12 = load double, double* %data_y_addr_4, align 32, !bitwidth !30, !dep_idx !1655, !deps !1656
  store double %data_y_load_12, double* %DATA_y_addr_20, align 32, !bitwidth !7, !dep_idx !1659, !deps !1660
  %data_y_load_13 = load double, double* %data_y_addr_5, align 8, !bitwidth !30, !dep_idx !1662, !deps !1663
  store double %data_y_load_13, double* %DATA_y_addr_21, align 8, !bitwidth !7, !dep_idx !1666, !deps !1667
  %data_y_load_14 = load double, double* %data_y_addr_6, align 16, !bitwidth !30, !dep_idx !1669, !deps !1670
  store double %data_y_load_14, double* %DATA_y_addr_22, align 16, !bitwidth !7, !dep_idx !1673, !deps !1674
  %data_y_load_15 = load double, double* %data_y_addr_7, align 8, !bitwidth !30, !dep_idx !1676, !deps !1677
  store double %data_y_load_15, double* %DATA_y_addr_23, align 8, !bitwidth !7, !dep_idx !1680, !deps !1681
  store i7 %add_ln224, i7* %tid_4, align 1, !bitwidth !7, !dep_idx !1683, !deps !1684
  br label %for.inc720, !llvm.loop !1530, !bitwidth !7

for.inc1156:                                      ; preds = %for.inc1156.split, %for.inc1156.preheader
  %tid_16 = load i7, i7* %tid_5, align 1, !bitwidth !348, !dep_idx !1687, !deps !1688
  %icmp_ln250 = icmp eq i7 %tid_16, -64, !bitwidth !296
  %add_ln250 = add nuw i7 %tid_16, 1, !bitwidth !348
  br i1 %icmp_ln250, label %for.inc1230.preheader, label %for.inc1156.split, !llvm.loop !1691, !bitwidth !7

for.inc1230.preheader:                            ; preds = %for.inc1156
  %tid_6 = alloca i7, align 1, !bitwidth !731
  store i7 0, i7* %tid_6, align 1, !bitwidth !7, !dep_idx !1698, !deps !1699
  br label %for.inc1230, !bitwidth !7

for.inc1156.split:                                ; preds = %for.inc1156
  call void (...) @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64), !fpga.pragma.source !316
  call void (...) @_ssdm_op_SpecLoopName([6 x i8]* @empty)
  %trunc_ln252 = trunc i7 %tid_16 to i6, !bitwidth !10
  %shl_ln5 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %trunc_ln252, i3 0), !bitwidth !769
  %zext_ln252 = zext i9 %shl_ln5 to i64, !bitwidth !315
  %DATA_x_addr_24 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln252, !bitwidth !7
  %c0_x_12 = load double, double* %DATA_x_addr_24, align 64, !bitwidth !30, !dep_idx !1702, !deps !1703
  %or_ln253 = or i9 %shl_ln5, 1, !bitwidth !769
  %zext_ln253 = zext i9 %or_ln253 to i64, !bitwidth !315
  %DATA_x_addr_25 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln253, !bitwidth !7
  %c0_x_14 = load double, double* %DATA_x_addr_25, align 8, !bitwidth !30, !dep_idx !1705, !deps !1706
  %or_ln254 = or i9 %shl_ln5, 2, !bitwidth !769
  %zext_ln254 = zext i9 %or_ln254 to i64, !bitwidth !315
  %DATA_x_addr_26 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln254, !bitwidth !7
  %c0_x_16 = load double, double* %DATA_x_addr_26, align 16, !bitwidth !30, !dep_idx !1708, !deps !1709
  %or_ln255 = or i9 %shl_ln5, 3, !bitwidth !769
  %zext_ln255 = zext i9 %or_ln255 to i64, !bitwidth !315
  %DATA_x_addr_27 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln255, !bitwidth !7
  %c0_x_17 = load double, double* %DATA_x_addr_27, align 8, !bitwidth !30, !dep_idx !1711, !deps !1712
  %or_ln256 = or i9 %shl_ln5, 4, !bitwidth !769
  %zext_ln256 = zext i9 %or_ln256 to i64, !bitwidth !315
  %DATA_x_addr_28 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln256, !bitwidth !7
  %DATA_x_load_12 = load double, double* %DATA_x_addr_28, align 32, !bitwidth !30, !dep_idx !1714, !deps !1715
  %or_ln257 = or i9 %shl_ln5, 5, !bitwidth !769
  %zext_ln257 = zext i9 %or_ln257 to i64, !bitwidth !315
  %DATA_x_addr_29 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln257, !bitwidth !7
  %DATA_x_load_13 = load double, double* %DATA_x_addr_29, align 8, !bitwidth !30, !dep_idx !1717, !deps !1718
  %or_ln258 = or i9 %shl_ln5, 6, !bitwidth !769
  %zext_ln258 = zext i9 %or_ln258 to i64, !bitwidth !315
  %DATA_x_addr_30 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln258, !bitwidth !7
  %DATA_x_load_14 = load double, double* %DATA_x_addr_30, align 16, !bitwidth !30, !dep_idx !1720, !deps !1721
  %or_ln259 = or i9 %shl_ln5, 7, !bitwidth !769
  %zext_ln259 = zext i9 %or_ln259 to i64, !bitwidth !315
  %DATA_x_addr_31 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln259, !bitwidth !7
  %DATA_x_load_15 = load double, double* %DATA_x_addr_31, align 8, !bitwidth !30, !dep_idx !1723, !deps !1724
  %DATA_y_addr_24 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln252, !bitwidth !7
  %c0_y_12 = load double, double* %DATA_y_addr_24, align 64, !bitwidth !30, !dep_idx !1726, !deps !1727
  %DATA_y_addr_25 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln253, !bitwidth !7
  %c0_y_14 = load double, double* %DATA_y_addr_25, align 8, !bitwidth !30, !dep_idx !1729, !deps !1730
  %DATA_y_addr_26 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln254, !bitwidth !7
  %c0_y_16 = load double, double* %DATA_y_addr_26, align 16, !bitwidth !30, !dep_idx !1732, !deps !1733
  %DATA_y_addr_27 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln255, !bitwidth !7
  %c0_y_17 = load double, double* %DATA_y_addr_27, align 8, !bitwidth !30, !dep_idx !1735, !deps !1736
  %DATA_y_addr_28 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln256, !bitwidth !7
  %DATA_y_load_20 = load double, double* %DATA_y_addr_28, align 32, !bitwidth !30, !dep_idx !1738, !deps !1739
  %DATA_y_addr_29 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln257, !bitwidth !7
  %DATA_y_load_21 = load double, double* %DATA_y_addr_29, align 8, !bitwidth !30, !dep_idx !1741, !deps !1742
  %DATA_y_addr_30 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln258, !bitwidth !7
  %DATA_y_load_22 = load double, double* %DATA_y_addr_30, align 16, !bitwidth !30, !dep_idx !1744, !deps !1745
  %DATA_y_addr_31 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln259, !bitwidth !7
  %DATA_y_load_23 = load double, double* %DATA_y_addr_31, align 8, !bitwidth !30, !dep_idx !1747, !deps !1748
  %c0_x_21 = fadd double %c0_x_12, %DATA_x_load_12, !bitwidth !30
  %c0_y_21 = fadd double %c0_y_12, %DATA_y_load_20, !bitwidth !30
  %c0_x_13 = fsub double %c0_x_12, %DATA_x_load_12, !bitwidth !30
  %c0_y_13 = fsub double %c0_y_12, %DATA_y_load_20, !bitwidth !30
  %c0_x_15 = fadd double %c0_x_14, %DATA_x_load_13, !bitwidth !30
  %c0_y_15 = fadd double %c0_y_14, %DATA_y_load_21, !bitwidth !30
  %tmp_1_3 = fsub double %c0_x_14, %DATA_x_load_13, !bitwidth !30
  %sub20 = fsub double %c0_y_14, %DATA_y_load_21, !bitwidth !30
  %add19 = fadd double %c0_x_16, %DATA_x_load_14, !bitwidth !30
  %add20 = fadd double %c0_y_16, %DATA_y_load_22, !bitwidth !30
  %tmp_1_4 = fsub double %c0_x_16, %DATA_x_load_14, !bitwidth !30
  %sub21 = fsub double %c0_y_16, %DATA_y_load_22, !bitwidth !30
  %add21 = fadd double %c0_x_17, %DATA_x_load_15, !bitwidth !30
  %add22 = fadd double %c0_y_17, %DATA_y_load_23, !bitwidth !30
  %tmp_1_5 = fsub double %c0_x_17, %DATA_x_load_15, !bitwidth !30
  %sub22 = fsub double %c0_y_17, %DATA_y_load_23, !bitwidth !30
  %bitcast_ln271 = bitcast double %sub20 to i64, !bitwidth !30
  %xor_ln271 = xor i64 %bitcast_ln271, -9223372036854775808, !bitwidth !30
  %bitcast_ln271_1 = bitcast i64 %xor_ln271 to double, !bitwidth !30
  %sub23 = fsub double %tmp_1_3, %bitcast_ln271_1, !bitwidth !30
  %c0_x_20 = fmul double %sub23, 0x3FE6A09E60000000, !bitwidth !30
  %bitcast_ln271_2 = bitcast double %tmp_1_3 to i64, !bitwidth !30
  %xor_ln271_1 = xor i64 %bitcast_ln271_2, -9223372036854775808, !bitwidth !30
  %bitcast_ln271_3 = bitcast i64 %xor_ln271_1 to double, !bitwidth !30
  %add23 = fadd double %bitcast_ln271_3, %sub20, !bitwidth !30
  %c0_y_20 = fmul double %add23, 0x3FE6A09E60000000, !bitwidth !30
  %mul8 = fmul double %tmp_1_4, 0.000000e+00, !bitwidth !30
  %bitcast_ln271_4 = bitcast double %sub21 to i64, !bitwidth !30
  %xor_ln271_2 = xor i64 %bitcast_ln271_4, -9223372036854775808, !bitwidth !30
  %bitcast_ln271_5 = bitcast i64 %xor_ln271_2 to double, !bitwidth !30
  %sub24 = fsub double %mul8, %bitcast_ln271_5, !bitwidth !30
  %bitcast_ln271_6 = bitcast double %tmp_1_4 to i64, !bitwidth !30
  %xor_ln271_3 = xor i64 %bitcast_ln271_6, -9223372036854775808, !bitwidth !30
  %bitcast_ln271_7 = bitcast i64 %xor_ln271_3 to double, !bitwidth !30
  %mul9 = fmul double %sub21, 0.000000e+00, !bitwidth !30
  %add24 = fadd double %bitcast_ln271_7, %mul9, !bitwidth !30
  %bitcast_ln271_8 = bitcast double %tmp_1_5 to i64, !bitwidth !30
  %xor_ln271_4 = xor i64 %bitcast_ln271_8, -9223372036854775808, !bitwidth !30
  %bitcast_ln271_9 = bitcast i64 %xor_ln271_4 to double, !bitwidth !30
  %bitcast_ln271_10 = bitcast double %sub22 to i64, !bitwidth !30
  %xor_ln271_5 = xor i64 %bitcast_ln271_10, -9223372036854775808, !bitwidth !30
  %bitcast_ln271_11 = bitcast i64 %xor_ln271_5 to double, !bitwidth !30
  %sub25 = fsub double %bitcast_ln271_9, %bitcast_ln271_11, !bitwidth !30
  %mul10 = fmul double %sub25, 0x3FE6A09E60000000, !bitwidth !30
  %add25 = fadd double %bitcast_ln271_9, %bitcast_ln271_11, !bitwidth !30
  %mul11 = fmul double %add25, 0x3FE6A09E60000000, !bitwidth !30
  %c0_x_18 = fadd double %c0_x_21, %add19, !bitwidth !30
  %c0_y_18 = fadd double %c0_y_21, %add20, !bitwidth !30
  %c0_x_19 = fsub double %c0_x_21, %add19, !bitwidth !30
  %c0_y_19 = fsub double %c0_y_21, %add20, !bitwidth !30
  %add26 = fadd double %c0_x_15, %add21, !bitwidth !30
  %add27 = fadd double %c0_y_15, %add22, !bitwidth !30
  %tmp_2 = fsub double %c0_x_15, %add21, !bitwidth !30
  %sub26 = fsub double %c0_y_15, %add22, !bitwidth !30
  %mul12 = fmul double %tmp_2, 0.000000e+00, !bitwidth !30
  %bitcast_ln271_12 = bitcast double %sub26 to i64, !bitwidth !30
  %xor_ln271_6 = xor i64 %bitcast_ln271_12, -9223372036854775808, !bitwidth !30
  %bitcast_ln271_13 = bitcast i64 %xor_ln271_6 to double, !bitwidth !30
  %sub27 = fsub double %mul12, %bitcast_ln271_13, !bitwidth !30
  %bitcast_ln271_14 = bitcast double %tmp_2 to i64, !bitwidth !30
  %xor_ln271_7 = xor i64 %bitcast_ln271_14, -9223372036854775808, !bitwidth !30
  %bitcast_ln271_15 = bitcast i64 %xor_ln271_7 to double, !bitwidth !30
  %mul13 = fmul double %sub26, 0.000000e+00, !bitwidth !30
  %sub28 = fsub double %bitcast_ln271_15, %mul13, !bitwidth !30
  %add28 = fadd double %c0_x_18, %add26, !bitwidth !30
  %add29 = fadd double %c0_y_18, %add27, !bitwidth !30
  %sub29 = fsub double %c0_x_18, %add26, !bitwidth !30
  %sub30 = fsub double %c0_y_18, %add27, !bitwidth !30
  %add30 = fadd double %c0_x_19, %sub27, !bitwidth !30
  %add31 = fadd double %c0_y_19, %sub28, !bitwidth !30
  %sub31 = fsub double %c0_x_19, %sub27, !bitwidth !30
  %sub32 = fsub double %c0_y_19, %sub28, !bitwidth !30
  %c0_x_23 = fadd double %c0_x_13, %sub24, !bitwidth !30
  %c0_y_23 = fadd double %c0_y_13, %add24, !bitwidth !30
  %c0_x_22 = fsub double %c0_x_13, %sub24, !bitwidth !30
  %c0_y_22 = fsub double %c0_y_13, %add24, !bitwidth !30
  %add32 = fadd double %c0_x_20, %mul10, !bitwidth !30
  %add33 = fadd double %c0_y_20, %mul11, !bitwidth !30
  %tmp_3 = fsub double %c0_x_20, %mul10, !bitwidth !30
  %sub33 = fsub double %c0_y_20, %mul11, !bitwidth !30
  %mul14 = fmul double %tmp_3, 0.000000e+00, !bitwidth !30
  %bitcast_ln271_16 = bitcast double %sub33 to i64, !bitwidth !30
  %xor_ln271_8 = xor i64 %bitcast_ln271_16, -9223372036854775808, !bitwidth !30
  %bitcast_ln271_17 = bitcast i64 %xor_ln271_8 to double, !bitwidth !30
  %sub34 = fsub double %mul14, %bitcast_ln271_17, !bitwidth !30
  %bitcast_ln271_18 = bitcast double %tmp_3 to i64, !bitwidth !30
  %xor_ln271_9 = xor i64 %bitcast_ln271_18, -9223372036854775808, !bitwidth !30
  %bitcast_ln271_19 = bitcast i64 %xor_ln271_9 to double, !bitwidth !30
  %mul15 = fmul double %sub33, 0.000000e+00, !bitwidth !30
  %sub35 = fsub double %bitcast_ln271_19, %mul15, !bitwidth !30
  %add34 = fadd double %c0_x_23, %add32, !bitwidth !30
  %add35 = fadd double %c0_y_23, %add33, !bitwidth !30
  %sub36 = fsub double %c0_x_23, %add32, !bitwidth !30
  %sub37 = fsub double %c0_y_23, %add33, !bitwidth !30
  %add36 = fadd double %c0_x_22, %sub34, !bitwidth !30
  %add37 = fadd double %c0_y_22, %sub35, !bitwidth !30
  %sub38 = fsub double %c0_x_22, %sub34, !bitwidth !30
  %sub39 = fsub double %c0_y_22, %sub35, !bitwidth !30
  %hi_2 = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %tid_16, i32 3, i32 5), !bitwidth !353
  %zext_ln274 = zext i3 %hi_2 to i6, !bitwidth !1750
  store double %add28, double* %data_x_addr, align 512, !bitwidth !7, !dep_idx !1751, !deps !1752
  store double %sub29, double* %data_x_addr_1, align 8, !bitwidth !7, !dep_idx !1757, !deps !1758
  store double %add30, double* %data_x_addr_2, align 16, !bitwidth !7, !dep_idx !1762, !deps !1763
  store double %sub31, double* %data_x_addr_3, align 8, !bitwidth !7, !dep_idx !1767, !deps !1768
  store double %add34, double* %data_x_addr_4, align 32, !bitwidth !7, !dep_idx !1772, !deps !1773
  store double %sub36, double* %data_x_addr_5, align 8, !bitwidth !7, !dep_idx !1777, !deps !1778
  store double %add36, double* %data_x_addr_6, align 16, !bitwidth !7, !dep_idx !1782, !deps !1783
  store double %sub38, double* %data_x_addr_7, align 8, !bitwidth !7, !dep_idx !1787, !deps !1788
  store double %add29, double* %data_y_addr, align 512, !bitwidth !7, !dep_idx !1792, !deps !1793
  store double %sub30, double* %data_y_addr_1, align 8, !bitwidth !7, !dep_idx !1795, !deps !1796
  store double %add31, double* %data_y_addr_2, align 16, !bitwidth !7, !dep_idx !1798, !deps !1799
  store double %sub32, double* %data_y_addr_3, align 8, !bitwidth !7, !dep_idx !1801, !deps !1802
  store double %add35, double* %data_y_addr_4, align 32, !bitwidth !7, !dep_idx !1804, !deps !1805
  store double %sub37, double* %data_y_addr_5, align 8, !bitwidth !7, !dep_idx !1807, !deps !1808
  store double %add37, double* %data_y_addr_6, align 16, !bitwidth !7, !dep_idx !1810, !deps !1811
  store double %sub39, double* %data_y_addr_7, align 8, !bitwidth !7, !dep_idx !1813, !deps !1814
  call fastcc void @twiddles8([8 x double]* %data_x, [8 x double]* %data_y, i6 %zext_ln274, i10 64), !bitwidth !7, !dep_idx !1816, !deps !1817
  %data_x_load_8 = load double, double* %data_x_addr, align 512, !bitwidth !30, !dep_idx !1882, !deps !1883
  store double %data_x_load_8, double* %DATA_x_addr_24, align 64, !bitwidth !7, !dep_idx !1886, !deps !1887
  %data_x_load_9 = load double, double* %data_x_addr_1, align 8, !bitwidth !30, !dep_idx !1889, !deps !1890
  store double %data_x_load_9, double* %DATA_x_addr_25, align 8, !bitwidth !7, !dep_idx !1893, !deps !1894
  %data_x_load_10 = load double, double* %data_x_addr_2, align 16, !bitwidth !30, !dep_idx !1896, !deps !1897
  store double %data_x_load_10, double* %DATA_x_addr_26, align 16, !bitwidth !7, !dep_idx !1900, !deps !1901
  %data_x_load_11 = load double, double* %data_x_addr_3, align 8, !bitwidth !30, !dep_idx !1903, !deps !1904
  store double %data_x_load_11, double* %DATA_x_addr_27, align 8, !bitwidth !7, !dep_idx !1907, !deps !1908
  %data_x_load_12 = load double, double* %data_x_addr_4, align 32, !bitwidth !30, !dep_idx !1910, !deps !1911
  store double %data_x_load_12, double* %DATA_x_addr_28, align 32, !bitwidth !7, !dep_idx !1914, !deps !1915
  %data_x_load_13 = load double, double* %data_x_addr_5, align 8, !bitwidth !30, !dep_idx !1917, !deps !1918
  store double %data_x_load_13, double* %DATA_x_addr_29, align 8, !bitwidth !7, !dep_idx !1921, !deps !1922
  %data_x_load_14 = load double, double* %data_x_addr_6, align 16, !bitwidth !30, !dep_idx !1924, !deps !1925
  store double %data_x_load_14, double* %DATA_x_addr_30, align 16, !bitwidth !7, !dep_idx !1928, !deps !1929
  %data_x_load_15 = load double, double* %data_x_addr_7, align 8, !bitwidth !30, !dep_idx !1931, !deps !1932
  store double %data_x_load_15, double* %DATA_x_addr_31, align 8, !bitwidth !7, !dep_idx !1935, !deps !1936
  %data_y_load_16 = load double, double* %data_y_addr, align 512, !bitwidth !30, !dep_idx !1938, !deps !1939
  store double %data_y_load_16, double* %DATA_y_addr_24, align 64, !bitwidth !7, !dep_idx !1941, !deps !1942
  %data_y_load_17 = load double, double* %data_y_addr_1, align 8, !bitwidth !30, !dep_idx !1944, !deps !1945
  store double %data_y_load_17, double* %DATA_y_addr_25, align 8, !bitwidth !7, !dep_idx !1947, !deps !1948
  %data_y_load_18 = load double, double* %data_y_addr_2, align 16, !bitwidth !30, !dep_idx !1950, !deps !1951
  store double %data_y_load_18, double* %DATA_y_addr_26, align 16, !bitwidth !7, !dep_idx !1953, !deps !1954
  %data_y_load_19 = load double, double* %data_y_addr_3, align 8, !bitwidth !30, !dep_idx !1956, !deps !1957
  store double %data_y_load_19, double* %DATA_y_addr_27, align 8, !bitwidth !7, !dep_idx !1959, !deps !1960
  %data_y_load_20 = load double, double* %data_y_addr_4, align 32, !bitwidth !30, !dep_idx !1962, !deps !1963
  store double %data_y_load_20, double* %DATA_y_addr_28, align 32, !bitwidth !7, !dep_idx !1965, !deps !1966
  %data_y_load_21 = load double, double* %data_y_addr_5, align 8, !bitwidth !30, !dep_idx !1968, !deps !1969
  store double %data_y_load_21, double* %DATA_y_addr_29, align 8, !bitwidth !7, !dep_idx !1971, !deps !1972
  %data_y_load_22 = load double, double* %data_y_addr_6, align 16, !bitwidth !30, !dep_idx !1974, !deps !1975
  store double %data_y_load_22, double* %DATA_y_addr_30, align 16, !bitwidth !7, !dep_idx !1977, !deps !1978
  %data_y_load_23 = load double, double* %data_y_addr_7, align 8, !bitwidth !30, !dep_idx !1980, !deps !1981
  store double %data_y_load_23, double* %DATA_y_addr_31, align 8, !bitwidth !7, !dep_idx !1983, !deps !1984
  store i7 %add_ln250, i7* %tid_5, align 1, !bitwidth !7, !dep_idx !1986, !deps !1987
  br label %for.inc1156, !llvm.loop !1691, !bitwidth !7

for.inc1230:                                      ; preds = %for.inc1230.split, %for.inc1230.preheader
  %tid_17 = load i7, i7* %tid_6, align 1, !bitwidth !348, !dep_idx !1990, !deps !1991
  %icmp_ln301 = icmp eq i7 %tid_17, -64, !bitwidth !296
  %add_ln301 = add nuw i7 %tid_17, 1, !bitwidth !348
  br i1 %icmp_ln301, label %for.inc1304.preheader, label %for.inc1230.split, !llvm.loop !1994, !bitwidth !7

for.inc1304.preheader:                            ; preds = %for.inc1230
  %tid_7 = alloca i7, align 1, !bitwidth !731
  store i7 0, i7* %tid_7, align 1, !bitwidth !7, !dep_idx !2001, !deps !2002
  br label %for.inc1304, !bitwidth !7

for.inc1230.split:                                ; preds = %for.inc1230
  call void (...) @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64), !fpga.pragma.source !316
  call void (...) @_ssdm_op_SpecLoopName([6 x i8]* @empty_0)
  %offset_3 = trunc i7 %tid_17 to i6, !bitwidth !10
  %zext_ln174_6 = zext i6 %offset_3 to i10, !bitwidth !1256
  %zext_ln174_7 = zext i6 %offset_3 to i8, !bitwidth !1257
  %zext_ln174_8 = zext i6 %offset_3 to i9, !bitwidth !755
  %shl_ln6 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %offset_3, i3 0), !bitwidth !769
  %zext_ln306_1 = zext i9 %shl_ln6 to i64, !bitwidth !315
  %DATA_x_addr_32 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln306_1, !bitwidth !7
  %DATA_x_load_16 = load double, double* %DATA_x_addr_32, align 64, !bitwidth !30, !dep_idx !2005, !deps !1259
  %zext_ln306 = zext i6 %offset_3 to i64, !bitwidth !315
  %smem_addr_24 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln306, !bitwidth !7
  store double %DATA_x_load_16, double* %smem_addr_24, align 8, !bitwidth !7, !dep_idx !2006, !deps !2007
  %or_ln307 = or i9 %shl_ln6, 1, !bitwidth !769
  %zext_ln307_1 = zext i9 %or_ln307 to i64, !bitwidth !315
  %DATA_x_addr_33 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln307_1, !bitwidth !7
  %DATA_x_load_17 = load double, double* %DATA_x_addr_33, align 8, !bitwidth !30, !dep_idx !2008, !deps !1259
  %add_ln307 = add i9 %zext_ln174_8, -224, !bitwidth !234
  %zext_ln307 = zext i9 %add_ln307 to i64, !bitwidth !315
  %smem_addr_25 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln307, !bitwidth !7
  store double %DATA_x_load_17, double* %smem_addr_25, align 8, !bitwidth !7, !dep_idx !2009, !deps !2007
  %or_ln308 = or i9 %shl_ln6, 4, !bitwidth !769
  %zext_ln308_1 = zext i9 %or_ln308 to i64, !bitwidth !315
  %DATA_x_addr_34 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln308_1, !bitwidth !7
  %DATA_x_load_18 = load double, double* %DATA_x_addr_34, align 32, !bitwidth !30, !dep_idx !2010, !deps !1259
  %add_ln308 = add i8 %zext_ln174_7, 72, !bitwidth !254
  %zext_ln308 = zext i8 %add_ln308 to i64, !bitwidth !315
  %smem_addr_26 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln308, !bitwidth !7
  store double %DATA_x_load_18, double* %smem_addr_26, align 8, !bitwidth !7, !dep_idx !2011, !deps !2007
  %or_ln309 = or i9 %shl_ln6, 5, !bitwidth !769
  %zext_ln309_1 = zext i9 %or_ln309 to i64, !bitwidth !315
  %DATA_x_addr_35 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln309_1, !bitwidth !7
  %DATA_x_load_19 = load double, double* %DATA_x_addr_35, align 8, !bitwidth !30, !dep_idx !2012, !deps !1259
  %add_ln309 = add i9 %zext_ln174_8, -152, !bitwidth !234
  %zext_ln309 = zext i9 %add_ln309 to i64, !bitwidth !315
  %smem_addr_27 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln309, !bitwidth !7
  store double %DATA_x_load_19, double* %smem_addr_27, align 8, !bitwidth !7, !dep_idx !2013, !deps !2014
  %or_ln310 = or i9 %shl_ln6, 2, !bitwidth !769
  %zext_ln310_1 = zext i9 %or_ln310 to i64, !bitwidth !315
  %DATA_x_addr_36 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln310_1, !bitwidth !7
  %DATA_x_load_20 = load double, double* %DATA_x_addr_36, align 16, !bitwidth !30, !dep_idx !2017, !deps !1259
  %add_ln310 = add i8 %zext_ln174_7, -112, !bitwidth !254
  %zext_ln310 = zext i8 %add_ln310 to i64, !bitwidth !315
  %smem_addr_28 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln310, !bitwidth !7
  store double %DATA_x_load_20, double* %smem_addr_28, align 8, !bitwidth !7, !dep_idx !2018, !deps !2019
  %or_ln311 = or i9 %shl_ln6, 3, !bitwidth !769
  %zext_ln311 = zext i9 %or_ln311 to i64, !bitwidth !315
  %DATA_x_addr_37 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln311, !bitwidth !7
  %DATA_x_load_21 = load double, double* %DATA_x_addr_37, align 8, !bitwidth !30, !dep_idx !2024, !deps !1259
  %add_ln311 = add i8 %zext_ln174_7, -80, !bitwidth !254
  %sext_ln311 = sext i8 %add_ln311 to i9, !bitwidth !234
  %zext_ln311_1 = zext i9 %sext_ln311 to i64, !bitwidth !315
  %smem_addr_29 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln311_1, !bitwidth !7
  store double %DATA_x_load_21, double* %smem_addr_29, align 8, !bitwidth !7, !dep_idx !2025, !deps !2026
  %or_ln312 = or i9 %shl_ln6, 6, !bitwidth !769
  %zext_ln312_1 = zext i9 %or_ln312 to i64, !bitwidth !315
  %DATA_x_addr_38 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln312_1, !bitwidth !7
  %DATA_x_load_22 = load double, double* %DATA_x_addr_38, align 16, !bitwidth !30, !dep_idx !2029, !deps !1259
  %add_ln312 = add i9 %zext_ln174_8, 216, !bitwidth !234
  %zext_ln312 = zext i9 %add_ln312 to i64, !bitwidth !315
  %smem_addr_30 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln312, !bitwidth !7
  store double %DATA_x_load_22, double* %smem_addr_30, align 8, !bitwidth !7, !dep_idx !2030, !deps !2007
  %or_ln313 = or i9 %shl_ln6, 7, !bitwidth !769
  %zext_ln313_1 = zext i9 %or_ln313 to i64, !bitwidth !315
  %DATA_x_addr_39 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln313_1, !bitwidth !7
  %DATA_x_load_23 = load double, double* %DATA_x_addr_39, align 8, !bitwidth !30, !dep_idx !2031, !deps !1259
  %add_ln313 = add i10 %zext_ln174_6, 504, !bitwidth !250
  %zext_ln313 = zext i10 %add_ln313 to i64, !bitwidth !315
  %smem_addr_31 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln313, !bitwidth !7
  store double %DATA_x_load_23, double* %smem_addr_31, align 8, !bitwidth !7, !dep_idx !2032, !deps !2007
  store i7 %add_ln301, i7* %tid_6, align 1, !bitwidth !7, !dep_idx !2033, !deps !2034
  br label %for.inc1230, !llvm.loop !1994, !bitwidth !7

for.inc1304:                                      ; preds = %for.inc1304.split, %for.inc1304.preheader
  %tid_18 = load i7, i7* %tid_7, align 1, !bitwidth !348, !dep_idx !2037, !deps !2038
  %icmp_ln317 = icmp eq i7 %tid_18, -64, !bitwidth !296
  %add_ln317 = add nuw i7 %tid_18, 1, !bitwidth !348
  br i1 %icmp_ln317, label %for.inc1378.preheader, label %for.inc1304.split, !llvm.loop !2041, !bitwidth !7

for.inc1378.preheader:                            ; preds = %for.inc1304
  %tid_8 = alloca i7, align 1, !bitwidth !731
  store i7 0, i7* %tid_8, align 1, !bitwidth !7, !dep_idx !2048, !deps !2049
  br label %for.inc1378, !bitwidth !7

for.inc1304.split:                                ; preds = %for.inc1304
  call void (...) @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64), !fpga.pragma.source !316
  call void (...) @_ssdm_op_SpecLoopName([6 x i8]* @empty_1)
  %tmp_13 = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %tid_18, i32 3, i32 5), !bitwidth !353
  %trunc_ln321 = trunc i7 %tid_18 to i6, !bitwidth !10
  %offset_4 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %tmp_13, i6 %trunc_ln321), !bitwidth !769
  %zext_ln321 = zext i9 %offset_4 to i10, !bitwidth !1256
  %zext_ln323 = zext i9 %offset_4 to i64, !bitwidth !315
  %smem_addr_32 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln323, !bitwidth !7
  %smem_load_8 = load double, double* %smem_addr_32, align 8, !bitwidth !30, !dep_idx !2052, !deps !1381
  %shl_ln7 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %trunc_ln321, i3 0), !bitwidth !769
  %zext_ln323_1 = zext i9 %shl_ln7 to i64, !bitwidth !315
  %DATA_x_addr_40 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln323_1, !bitwidth !7
  store double %smem_load_8, double* %DATA_x_addr_40, align 64, !bitwidth !7, !dep_idx !2053, !deps !2054
  %add_ln324 = add i10 %zext_ln321, 32, !bitwidth !250
  %zext_ln324 = zext i10 %add_ln324 to i64, !bitwidth !315
  %smem_addr_33 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln324, !bitwidth !7
  %smem_load_9 = load double, double* %smem_addr_33, align 8, !bitwidth !30, !dep_idx !2055, !deps !1381
  %or_ln324 = or i9 %shl_ln7, 4, !bitwidth !769
  %zext_ln324_1 = zext i9 %or_ln324 to i64, !bitwidth !315
  %DATA_x_addr_41 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln324_1, !bitwidth !7
  store double %smem_load_9, double* %DATA_x_addr_41, align 32, !bitwidth !7, !dep_idx !2056, !deps !2054
  %add_ln325 = add i10 %zext_ln321, 8, !bitwidth !250
  %zext_ln325 = zext i10 %add_ln325 to i64, !bitwidth !315
  %smem_addr_34 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln325, !bitwidth !7
  %smem_load_10 = load double, double* %smem_addr_34, align 8, !bitwidth !30, !dep_idx !2057, !deps !1381
  %or_ln325 = or i9 %shl_ln7, 1, !bitwidth !769
  %zext_ln325_1 = zext i9 %or_ln325 to i64, !bitwidth !315
  %DATA_x_addr_42 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln325_1, !bitwidth !7
  store double %smem_load_10, double* %DATA_x_addr_42, align 8, !bitwidth !7, !dep_idx !2058, !deps !2054
  %add_ln326 = add i10 %zext_ln321, 40, !bitwidth !250
  %zext_ln326 = zext i10 %add_ln326 to i64, !bitwidth !315
  %smem_addr_35 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln326, !bitwidth !7
  %smem_load_11 = load double, double* %smem_addr_35, align 8, !bitwidth !30, !dep_idx !2059, !deps !1381
  %or_ln326 = or i9 %shl_ln7, 5, !bitwidth !769
  %zext_ln326_1 = zext i9 %or_ln326 to i64, !bitwidth !315
  %DATA_x_addr_43 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln326_1, !bitwidth !7
  store double %smem_load_11, double* %DATA_x_addr_43, align 8, !bitwidth !7, !dep_idx !2060, !deps !2054
  %add_ln327 = add i10 %zext_ln321, 16, !bitwidth !250
  %zext_ln327 = zext i10 %add_ln327 to i64, !bitwidth !315
  %smem_addr_36 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln327, !bitwidth !7
  %smem_load_12 = load double, double* %smem_addr_36, align 8, !bitwidth !30, !dep_idx !2061, !deps !1381
  %or_ln327 = or i9 %shl_ln7, 2, !bitwidth !769
  %zext_ln327_1 = zext i9 %or_ln327 to i64, !bitwidth !315
  %DATA_x_addr_44 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln327_1, !bitwidth !7
  store double %smem_load_12, double* %DATA_x_addr_44, align 16, !bitwidth !7, !dep_idx !2062, !deps !2054
  %add_ln328 = add i10 %zext_ln321, 48, !bitwidth !250
  %zext_ln328 = zext i10 %add_ln328 to i64, !bitwidth !315
  %smem_addr_37 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln328, !bitwidth !7
  %smem_load_13 = load double, double* %smem_addr_37, align 8, !bitwidth !30, !dep_idx !2063, !deps !1381
  %or_ln328 = or i9 %shl_ln7, 6, !bitwidth !769
  %zext_ln328_1 = zext i9 %or_ln328 to i64, !bitwidth !315
  %DATA_x_addr_45 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln328_1, !bitwidth !7
  store double %smem_load_13, double* %DATA_x_addr_45, align 16, !bitwidth !7, !dep_idx !2064, !deps !2054
  %add_ln329 = add i10 %zext_ln321, 24, !bitwidth !250
  %zext_ln329 = zext i10 %add_ln329 to i64, !bitwidth !315
  %smem_addr_38 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln329, !bitwidth !7
  %smem_load_14 = load double, double* %smem_addr_38, align 8, !bitwidth !30, !dep_idx !2065, !deps !1381
  %or_ln329 = or i9 %shl_ln7, 3, !bitwidth !769
  %zext_ln329_1 = zext i9 %or_ln329 to i64, !bitwidth !315
  %DATA_x_addr_46 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln329_1, !bitwidth !7
  store double %smem_load_14, double* %DATA_x_addr_46, align 8, !bitwidth !7, !dep_idx !2066, !deps !2054
  %add_ln330 = add i10 %zext_ln321, 56, !bitwidth !250
  %zext_ln330 = zext i10 %add_ln330 to i64, !bitwidth !315
  %smem_addr_39 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln330, !bitwidth !7
  %smem_load_15 = load double, double* %smem_addr_39, align 8, !bitwidth !30, !dep_idx !2067, !deps !1381
  %or_ln330 = or i9 %shl_ln7, 7, !bitwidth !769
  %zext_ln330_1 = zext i9 %or_ln330 to i64, !bitwidth !315
  %DATA_x_addr_47 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln330_1, !bitwidth !7
  store double %smem_load_15, double* %DATA_x_addr_47, align 8, !bitwidth !7, !dep_idx !2068, !deps !2054
  store i7 %add_ln317, i7* %tid_7, align 1, !bitwidth !7, !dep_idx !2069, !deps !2070
  br label %for.inc1304, !llvm.loop !2041, !bitwidth !7

for.inc1378:                                      ; preds = %for.inc1378.split, %for.inc1378.preheader
  %tid_19 = load i7, i7* %tid_8, align 1, !bitwidth !348, !dep_idx !2073, !deps !2074
  %icmp_ln334 = icmp eq i7 %tid_19, -64, !bitwidth !296
  %add_ln334 = add nuw i7 %tid_19, 1, !bitwidth !348
  br i1 %icmp_ln334, label %for.inc1470.preheader, label %for.inc1378.split, !llvm.loop !2077, !bitwidth !7

for.inc1470.preheader:                            ; preds = %for.inc1378
  %tid_9 = alloca i7, align 1, !bitwidth !731
  store i7 0, i7* %tid_9, align 1, !bitwidth !7, !dep_idx !2084, !deps !2085
  br label %for.inc1470, !bitwidth !7

for.inc1378.split:                                ; preds = %for.inc1378
  call void (...) @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64), !fpga.pragma.source !316
  call void (...) @_ssdm_op_SpecLoopName([6 x i8]* @empty_7)
  %offset_5 = trunc i7 %tid_19 to i6, !bitwidth !10
  %zext_ln174_9 = zext i6 %offset_5 to i10, !bitwidth !1256
  %zext_ln174_10 = zext i6 %offset_5 to i8, !bitwidth !1257
  %zext_ln174_11 = zext i6 %offset_5 to i9, !bitwidth !755
  %shl_ln8 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %offset_5, i3 0), !bitwidth !769
  %zext_ln340_1 = zext i9 %shl_ln8 to i64, !bitwidth !315
  %DATA_y_addr_32 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln340_1, !bitwidth !7
  %DATA_y_load_24 = load double, double* %DATA_y_addr_32, align 64, !bitwidth !30, !dep_idx !2088, !deps !1458
  %zext_ln340 = zext i6 %offset_5 to i64, !bitwidth !315
  %smem_addr_40 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln340, !bitwidth !7
  store double %DATA_y_load_24, double* %smem_addr_40, align 8, !bitwidth !7, !dep_idx !2089, !deps !2090
  %or_ln341 = or i9 %shl_ln8, 1, !bitwidth !769
  %zext_ln341_1 = zext i9 %or_ln341 to i64, !bitwidth !315
  %DATA_y_addr_33 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln341_1, !bitwidth !7
  %DATA_y_load_25 = load double, double* %DATA_y_addr_33, align 8, !bitwidth !30, !dep_idx !2091, !deps !1458
  %add_ln341 = add i9 %zext_ln174_11, -224, !bitwidth !234
  %zext_ln341 = zext i9 %add_ln341 to i64, !bitwidth !315
  %smem_addr_41 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln341, !bitwidth !7
  store double %DATA_y_load_25, double* %smem_addr_41, align 8, !bitwidth !7, !dep_idx !2092, !deps !2090
  %or_ln342 = or i9 %shl_ln8, 4, !bitwidth !769
  %zext_ln342_1 = zext i9 %or_ln342 to i64, !bitwidth !315
  %DATA_y_addr_34 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln342_1, !bitwidth !7
  %DATA_y_load_26 = load double, double* %DATA_y_addr_34, align 32, !bitwidth !30, !dep_idx !2093, !deps !1458
  %add_ln342 = add i8 %zext_ln174_10, 72, !bitwidth !254
  %zext_ln342 = zext i8 %add_ln342 to i64, !bitwidth !315
  %smem_addr_42 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln342, !bitwidth !7
  store double %DATA_y_load_26, double* %smem_addr_42, align 8, !bitwidth !7, !dep_idx !2094, !deps !2090
  %or_ln343 = or i9 %shl_ln8, 5, !bitwidth !769
  %zext_ln343_1 = zext i9 %or_ln343 to i64, !bitwidth !315
  %DATA_y_addr_35 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln343_1, !bitwidth !7
  %DATA_y_load_27 = load double, double* %DATA_y_addr_35, align 8, !bitwidth !30, !dep_idx !2095, !deps !1458
  %add_ln343 = add i9 %zext_ln174_11, -152, !bitwidth !234
  %zext_ln343 = zext i9 %add_ln343 to i64, !bitwidth !315
  %smem_addr_43 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln343, !bitwidth !7
  store double %DATA_y_load_27, double* %smem_addr_43, align 8, !bitwidth !7, !dep_idx !2096, !deps !2097
  %or_ln344 = or i9 %shl_ln8, 2, !bitwidth !769
  %zext_ln344_1 = zext i9 %or_ln344 to i64, !bitwidth !315
  %DATA_y_addr_36 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln344_1, !bitwidth !7
  %DATA_y_load_28 = load double, double* %DATA_y_addr_36, align 16, !bitwidth !30, !dep_idx !2099, !deps !1458
  %add_ln344 = add i8 %zext_ln174_10, -112, !bitwidth !254
  %zext_ln344 = zext i8 %add_ln344 to i64, !bitwidth !315
  %smem_addr_44 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln344, !bitwidth !7
  store double %DATA_y_load_28, double* %smem_addr_44, align 8, !bitwidth !7, !dep_idx !2100, !deps !2101
  %or_ln345 = or i9 %shl_ln8, 3, !bitwidth !769
  %zext_ln345 = zext i9 %or_ln345 to i64, !bitwidth !315
  %DATA_y_addr_37 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln345, !bitwidth !7
  %DATA_y_load_29 = load double, double* %DATA_y_addr_37, align 8, !bitwidth !30, !dep_idx !2104, !deps !1458
  %add_ln345 = add i8 %zext_ln174_10, -80, !bitwidth !254
  %sext_ln345 = sext i8 %add_ln345 to i9, !bitwidth !234
  %zext_ln345_1 = zext i9 %sext_ln345 to i64, !bitwidth !315
  %smem_addr_45 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln345_1, !bitwidth !7
  store double %DATA_y_load_29, double* %smem_addr_45, align 8, !bitwidth !7, !dep_idx !2105, !deps !2106
  %or_ln346 = or i9 %shl_ln8, 6, !bitwidth !769
  %zext_ln346_1 = zext i9 %or_ln346 to i64, !bitwidth !315
  %DATA_y_addr_38 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln346_1, !bitwidth !7
  %DATA_y_load_30 = load double, double* %DATA_y_addr_38, align 16, !bitwidth !30, !dep_idx !2108, !deps !1458
  %add_ln346 = add i9 %zext_ln174_11, 216, !bitwidth !234
  %zext_ln346 = zext i9 %add_ln346 to i64, !bitwidth !315
  %smem_addr_46 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln346, !bitwidth !7
  store double %DATA_y_load_30, double* %smem_addr_46, align 8, !bitwidth !7, !dep_idx !2109, !deps !2090
  %or_ln347 = or i9 %shl_ln8, 7, !bitwidth !769
  %zext_ln347_1 = zext i9 %or_ln347 to i64, !bitwidth !315
  %DATA_y_addr_39 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln347_1, !bitwidth !7
  %DATA_y_load_31 = load double, double* %DATA_y_addr_39, align 8, !bitwidth !30, !dep_idx !2110, !deps !1458
  %add_ln347 = add i10 %zext_ln174_9, 504, !bitwidth !250
  %zext_ln347 = zext i10 %add_ln347 to i64, !bitwidth !315
  %smem_addr_47 = getelementptr inbounds [576 x double], [576 x double]* %smem, i64 0, i64 %zext_ln347, !bitwidth !7
  store double %DATA_y_load_31, double* %smem_addr_47, align 8, !bitwidth !7, !dep_idx !2111, !deps !2090
  store i7 %add_ln334, i7* %tid_8, align 1, !bitwidth !7, !dep_idx !2112, !deps !2113
  br label %for.inc1378, !llvm.loop !2077, !bitwidth !7

for.inc1470:                                      ; preds = %for.inc1470.split, %for.inc1470.preheader
  %tid_20 = load i7, i7* %tid_9, align 1, !bitwidth !348, !dep_idx !2116, !deps !2117
  %icmp_ln350 = icmp eq i7 %tid_20, -64, !bitwidth !296
  %add_ln350 = add nuw i7 %tid_20, 1, !bitwidth !348
  br i1 %icmp_ln350, label %for.inc1919.preheader, label %for.inc1470.split, !llvm.loop !2120, !bitwidth !7

for.inc1919.preheader:                            ; preds = %for.inc1470
  %tid_10 = alloca i7, align 1, !bitwidth !731
  store i7 0, i7* %tid_10, align 1, !bitwidth !7, !dep_idx !2127, !deps !2128
  br label %for.inc1919, !bitwidth !7

for.inc1470.split:                                ; preds = %for.inc1470
  call void (...) @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64), !fpga.pragma.source !316
  call void (...) @_ssdm_op_SpecLoopName([7 x i8]* @empty_2)
  %trunc_ln352 = trunc i7 %tid_20 to i6, !bitwidth !10
  %shl_ln9 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %trunc_ln352, i3 0), !bitwidth !769
  %zext_ln352 = zext i9 %shl_ln9 to i64, !bitwidth !315
  %DATA_y_addr_40 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln352, !bitwidth !7
  %DATA_y_load_32 = load double, double* %DATA_y_addr_40, align 64, !bitwidth !30, !dep_idx !2131, !deps !2132
  %or_ln353 = or i9 %shl_ln9, 1, !bitwidth !769
  %zext_ln353 = zext i9 %or_ln353 to i64, !bitwidth !315
  %DATA_y_addr_41 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln353, !bitwidth !7
  %DATA_y_load_33 = load double, double* %DATA_y_addr_41, align 8, !bitwidth !30, !dep_idx !2134, !deps !2135
  %or_ln354 = or i9 %shl_ln9, 2, !bitwidth !769
  %zext_ln354 = zext i9 %or_ln354 to i64, !bitwidth !315
  %DATA_y_addr_42 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln354, !bitwidth !7
  %DATA_y_load_34 = load double, double* %DATA_y_addr_42, align 16, !bitwidth !30, !dep_idx !2137, !deps !2138
  %or_ln355 = or i9 %shl_ln9, 3, !bitwidth !769
  %zext_ln355 = zext i9 %or_ln355 to i64, !bitwidth !315
  %DATA_y_addr_43 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln355, !bitwidth !7
  %DATA_y_load_35 = load double, double* %DATA_y_addr_43, align 8, !bitwidth !30, !dep_idx !2140, !deps !2141
  %or_ln356 = or i9 %shl_ln9, 4, !bitwidth !769
  %zext_ln356 = zext i9 %or_ln356 to i64, !bitwidth !315
  %DATA_y_addr_44 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln356, !bitwidth !7
  %DATA_y_load_36 = load double, double* %DATA_y_addr_44, align 32, !bitwidth !30, !dep_idx !2143, !deps !2144
  %or_ln357 = or i9 %shl_ln9, 5, !bitwidth !769
  %zext_ln357 = zext i9 %or_ln357 to i64, !bitwidth !315
  %DATA_y_addr_45 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln357, !bitwidth !7
  %DATA_y_load_37 = load double, double* %DATA_y_addr_45, align 8, !bitwidth !30, !dep_idx !2146, !deps !2147
  %or_ln358 = or i9 %shl_ln9, 6, !bitwidth !769
  %zext_ln358 = zext i9 %or_ln358 to i64, !bitwidth !315
  %DATA_y_addr_46 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln358, !bitwidth !7
  %DATA_y_load_38 = load double, double* %DATA_y_addr_46, align 16, !bitwidth !30, !dep_idx !2149, !deps !2150
  %or_ln359 = or i9 %shl_ln9, 7, !bitwidth !769
  %zext_ln359 = zext i9 %or_ln359 to i64, !bitwidth !315
  %DATA_y_addr_47 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln359, !bitwidth !7
  %DATA_y_load_39 = load double, double* %DATA_y_addr_47, align 8, !bitwidth !30, !dep_idx !2152, !deps !2153
  %tmp_14 = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %tid_20, i32 3, i32 5), !bitwidth !353
  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %tmp_14, i6 %trunc_ln352), !bitwidth !769
  %zext_ln364 = zext i9 %tmp_s to i10, !bitwidth !1256
  store double %DATA_y_load_32, double* %data_y_addr, align 512, !bitwidth !7, !dep_idx !2155, !deps !2156
  store double %DATA_y_load_33, double* %data_y_addr_1, align 8, !bitwidth !7, !dep_idx !2159, !deps !2160
  store double %DATA_y_load_34, double* %data_y_addr_2, align 16, !bitwidth !7, !dep_idx !2162, !deps !2163
  store double %DATA_y_load_35, double* %data_y_addr_3, align 8, !bitwidth !7, !dep_idx !2165, !deps !2166
  store double %DATA_y_load_36, double* %data_y_addr_4, align 32, !bitwidth !7, !dep_idx !2168, !deps !2169
  store double %DATA_y_load_37, double* %data_y_addr_5, align 8, !bitwidth !7, !dep_idx !2171, !deps !2172
  store double %DATA_y_load_38, double* %data_y_addr_6, align 16, !bitwidth !7, !dep_idx !2174, !deps !2175
  store double %DATA_y_load_39, double* %data_y_addr_7, align 8, !bitwidth !7, !dep_idx !2177, !deps !2178
  call fastcc void @loady8([8 x double]* %data_y, [576 x double]* %smem, i10 %zext_ln364), !bitwidth !7, !dep_idx !2180, !deps !2181
  %data_y_load_24 = load double, double* %data_y_addr, align 512, !bitwidth !30, !dep_idx !2190, !deps !2191
  store double %data_y_load_24, double* %DATA_y_addr_40, align 64, !bitwidth !7, !dep_idx !2194, !deps !2195
  %data_y_load_25 = load double, double* %data_y_addr_1, align 8, !bitwidth !30, !dep_idx !2197, !deps !2198
  store double %data_y_load_25, double* %DATA_y_addr_41, align 8, !bitwidth !7, !dep_idx !2200, !deps !2201
  %data_y_load_26 = load double, double* %data_y_addr_2, align 16, !bitwidth !30, !dep_idx !2203, !deps !2204
  store double %data_y_load_26, double* %DATA_y_addr_42, align 16, !bitwidth !7, !dep_idx !2206, !deps !2207
  %data_y_load_27 = load double, double* %data_y_addr_3, align 8, !bitwidth !30, !dep_idx !2209, !deps !2210
  store double %data_y_load_27, double* %DATA_y_addr_43, align 8, !bitwidth !7, !dep_idx !2212, !deps !2213
  %data_y_load_28 = load double, double* %data_y_addr_4, align 32, !bitwidth !30, !dep_idx !2215, !deps !2216
  store double %data_y_load_28, double* %DATA_y_addr_44, align 32, !bitwidth !7, !dep_idx !2218, !deps !2219
  %data_y_load_29 = load double, double* %data_y_addr_5, align 8, !bitwidth !30, !dep_idx !2221, !deps !2222
  store double %data_y_load_29, double* %DATA_y_addr_45, align 8, !bitwidth !7, !dep_idx !2224, !deps !2225
  %data_y_load_30 = load double, double* %data_y_addr_6, align 16, !bitwidth !30, !dep_idx !2227, !deps !2228
  store double %data_y_load_30, double* %DATA_y_addr_46, align 16, !bitwidth !7, !dep_idx !2230, !deps !2231
  %data_y_load_31 = load double, double* %data_y_addr_7, align 8, !bitwidth !30, !dep_idx !2233, !deps !2234
  store double %data_y_load_31, double* %DATA_y_addr_47, align 8, !bitwidth !7, !dep_idx !2236, !deps !2237
  store i7 %add_ln350, i7* %tid_9, align 1, !bitwidth !7, !dep_idx !2239, !deps !2240
  br label %for.inc1470, !llvm.loop !2120, !bitwidth !7

for.inc1919:                                      ; preds = %for.inc1919.split, %for.inc1919.preheader
  %tid_21 = load i7, i7* %tid_10, align 1, !bitwidth !348, !dep_idx !2243, !deps !2244
  %icmp_ln376 = icmp eq i7 %tid_21, -64, !bitwidth !296
  %add_ln376 = add nuw i7 %tid_21, 1, !bitwidth !348
  br i1 %icmp_ln376, label %for.end1921, label %for.inc1919.split, !llvm.loop !2247, !bitwidth !7

for.inc1919.split:                                ; preds = %for.inc1919
  %zext_ln376 = zext i7 %tid_21 to i64, !bitwidth !315
  %zext_ln376_1 = zext i7 %tid_21 to i9, !bitwidth !755
  call void (...) @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64), !fpga.pragma.source !316
  call void (...) @_ssdm_op_SpecLoopName([7 x i8]* @empty_6)
  %trunc_ln379 = trunc i7 %tid_21 to i6, !bitwidth !10
  %shl_ln10 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %trunc_ln379, i3 0), !bitwidth !769
  %zext_ln379 = zext i9 %shl_ln10 to i64, !bitwidth !315
  %DATA_y_addr_48 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln379, !bitwidth !7
  %c0_y_24 = load double, double* %DATA_y_addr_48, align 64, !bitwidth !30, !dep_idx !2254, !deps !1458
  %or_ln380 = or i9 %shl_ln10, 1, !bitwidth !769
  %zext_ln380 = zext i9 %or_ln380 to i64, !bitwidth !315
  %DATA_y_addr_49 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln380, !bitwidth !7
  %c0_y_26 = load double, double* %DATA_y_addr_49, align 8, !bitwidth !30, !dep_idx !2255, !deps !1458
  %or_ln381 = or i9 %shl_ln10, 2, !bitwidth !769
  %zext_ln381 = zext i9 %or_ln381 to i64, !bitwidth !315
  %DATA_y_addr_50 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln381, !bitwidth !7
  %c0_y_28 = load double, double* %DATA_y_addr_50, align 16, !bitwidth !30, !dep_idx !2256, !deps !1458
  %or_ln382 = or i9 %shl_ln10, 3, !bitwidth !769
  %zext_ln382 = zext i9 %or_ln382 to i64, !bitwidth !315
  %DATA_y_addr_51 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln382, !bitwidth !7
  %c0_y_29 = load double, double* %DATA_y_addr_51, align 8, !bitwidth !30, !dep_idx !2257, !deps !1458
  %or_ln383 = or i9 %shl_ln10, 4, !bitwidth !769
  %zext_ln383 = zext i9 %or_ln383 to i64, !bitwidth !315
  %DATA_y_addr_52 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln383, !bitwidth !7
  %DATA_y_load_44 = load double, double* %DATA_y_addr_52, align 32, !bitwidth !30, !dep_idx !2258, !deps !1458
  %or_ln384 = or i9 %shl_ln10, 5, !bitwidth !769
  %zext_ln384 = zext i9 %or_ln384 to i64, !bitwidth !315
  %DATA_y_addr_53 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln384, !bitwidth !7
  %DATA_y_load_45 = load double, double* %DATA_y_addr_53, align 8, !bitwidth !30, !dep_idx !2259, !deps !1458
  %or_ln385 = or i9 %shl_ln10, 6, !bitwidth !769
  %zext_ln385 = zext i9 %or_ln385 to i64, !bitwidth !315
  %DATA_y_addr_54 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln385, !bitwidth !7
  %DATA_y_load_46 = load double, double* %DATA_y_addr_54, align 16, !bitwidth !30, !dep_idx !2260, !deps !1458
  %or_ln386 = or i9 %shl_ln10, 7, !bitwidth !769
  %zext_ln386 = zext i9 %or_ln386 to i64, !bitwidth !315
  %DATA_y_addr_55 = getelementptr inbounds [512 x double], [512 x double]* %DATA_y, i64 0, i64 %zext_ln386, !bitwidth !7
  %DATA_y_load_47 = load double, double* %DATA_y_addr_55, align 8, !bitwidth !30, !dep_idx !2261, !deps !1458
  %DATA_x_addr_48 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln379, !bitwidth !7
  %c0_x_24 = load double, double* %DATA_x_addr_48, align 64, !bitwidth !30, !dep_idx !2262, !deps !1259
  %DATA_x_addr_49 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln380, !bitwidth !7
  %c0_x_26 = load double, double* %DATA_x_addr_49, align 8, !bitwidth !30, !dep_idx !2263, !deps !1259
  %DATA_x_addr_50 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln381, !bitwidth !7
  %c0_x_28 = load double, double* %DATA_x_addr_50, align 16, !bitwidth !30, !dep_idx !2264, !deps !1259
  %DATA_x_addr_51 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln382, !bitwidth !7
  %c0_x_29 = load double, double* %DATA_x_addr_51, align 8, !bitwidth !30, !dep_idx !2265, !deps !1259
  %DATA_x_addr_52 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln383, !bitwidth !7
  %DATA_x_load_28 = load double, double* %DATA_x_addr_52, align 32, !bitwidth !30, !dep_idx !2266, !deps !1259
  %DATA_x_addr_53 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln384, !bitwidth !7
  %DATA_x_load_29 = load double, double* %DATA_x_addr_53, align 8, !bitwidth !30, !dep_idx !2267, !deps !1259
  %DATA_x_addr_54 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln385, !bitwidth !7
  %DATA_x_load_30 = load double, double* %DATA_x_addr_54, align 16, !bitwidth !30, !dep_idx !2268, !deps !1259
  %DATA_x_addr_55 = getelementptr inbounds [512 x double], [512 x double]* %DATA_x, i64 0, i64 %zext_ln386, !bitwidth !7
  %DATA_x_load_31 = load double, double* %DATA_x_addr_55, align 8, !bitwidth !30, !dep_idx !2269, !deps !1259
  %c0_x_33 = fadd double %c0_x_24, %DATA_x_load_28, !bitwidth !30
  %c0_y_33 = fadd double %c0_y_24, %DATA_y_load_44, !bitwidth !30
  %c0_x_25 = fsub double %c0_x_24, %DATA_x_load_28, !bitwidth !30
  %c0_y_25 = fsub double %c0_y_24, %DATA_y_load_44, !bitwidth !30
  %c0_x_27 = fadd double %c0_x_26, %DATA_x_load_29, !bitwidth !30
  %c0_y_27 = fadd double %c0_y_26, %DATA_y_load_45, !bitwidth !30
  %tmp_1_6 = fsub double %c0_x_26, %DATA_x_load_29, !bitwidth !30
  %sub40 = fsub double %c0_y_26, %DATA_y_load_45, !bitwidth !30
  %add38 = fadd double %c0_x_28, %DATA_x_load_30, !bitwidth !30
  %add39 = fadd double %c0_y_28, %DATA_y_load_46, !bitwidth !30
  %tmp_1_7 = fsub double %c0_x_28, %DATA_x_load_30, !bitwidth !30
  %sub41 = fsub double %c0_y_28, %DATA_y_load_46, !bitwidth !30
  %add40 = fadd double %c0_x_29, %DATA_x_load_31, !bitwidth !30
  %add41 = fadd double %c0_y_29, %DATA_y_load_47, !bitwidth !30
  %tmp_1_8 = fsub double %c0_x_29, %DATA_x_load_31, !bitwidth !30
  %sub42 = fsub double %c0_y_29, %DATA_y_load_47, !bitwidth !30
  %bitcast_ln398 = bitcast double %sub40 to i64, !bitwidth !30
  %xor_ln398 = xor i64 %bitcast_ln398, -9223372036854775808, !bitwidth !30
  %bitcast_ln398_1 = bitcast i64 %xor_ln398 to double, !bitwidth !30
  %sub43 = fsub double %tmp_1_6, %bitcast_ln398_1, !bitwidth !30
  %c0_x_32 = fmul double %sub43, 0x3FE6A09E60000000, !bitwidth !30
  %bitcast_ln398_2 = bitcast double %tmp_1_6 to i64, !bitwidth !30
  %xor_ln398_1 = xor i64 %bitcast_ln398_2, -9223372036854775808, !bitwidth !30
  %bitcast_ln398_3 = bitcast i64 %xor_ln398_1 to double, !bitwidth !30
  %add42 = fadd double %bitcast_ln398_3, %sub40, !bitwidth !30
  %c0_y_32 = fmul double %add42, 0x3FE6A09E60000000, !bitwidth !30
  %mul16 = fmul double %tmp_1_7, 0.000000e+00, !bitwidth !30
  %bitcast_ln398_4 = bitcast double %sub41 to i64, !bitwidth !30
  %xor_ln398_2 = xor i64 %bitcast_ln398_4, -9223372036854775808, !bitwidth !30
  %bitcast_ln398_5 = bitcast i64 %xor_ln398_2 to double, !bitwidth !30
  %sub44 = fsub double %mul16, %bitcast_ln398_5, !bitwidth !30
  %bitcast_ln398_6 = bitcast double %tmp_1_7 to i64, !bitwidth !30
  %xor_ln398_3 = xor i64 %bitcast_ln398_6, -9223372036854775808, !bitwidth !30
  %bitcast_ln398_7 = bitcast i64 %xor_ln398_3 to double, !bitwidth !30
  %mul17 = fmul double %sub41, 0.000000e+00, !bitwidth !30
  %add43 = fadd double %bitcast_ln398_7, %mul17, !bitwidth !30
  %bitcast_ln398_8 = bitcast double %tmp_1_8 to i64, !bitwidth !30
  %xor_ln398_4 = xor i64 %bitcast_ln398_8, -9223372036854775808, !bitwidth !30
  %bitcast_ln398_9 = bitcast i64 %xor_ln398_4 to double, !bitwidth !30
  %bitcast_ln398_10 = bitcast double %sub42 to i64, !bitwidth !30
  %xor_ln398_5 = xor i64 %bitcast_ln398_10, -9223372036854775808, !bitwidth !30
  %bitcast_ln398_11 = bitcast i64 %xor_ln398_5 to double, !bitwidth !30
  %sub45 = fsub double %bitcast_ln398_9, %bitcast_ln398_11, !bitwidth !30
  %mul18 = fmul double %sub45, 0x3FE6A09E60000000, !bitwidth !30
  %add44 = fadd double %bitcast_ln398_9, %bitcast_ln398_11, !bitwidth !30
  %mul19 = fmul double %add44, 0x3FE6A09E60000000, !bitwidth !30
  %c0_x_30 = fadd double %c0_x_33, %add38, !bitwidth !30
  %c0_y_30 = fadd double %c0_y_33, %add39, !bitwidth !30
  %c0_x_31 = fsub double %c0_x_33, %add38, !bitwidth !30
  %c0_y_31 = fsub double %c0_y_33, %add39, !bitwidth !30
  %add45 = fadd double %c0_x_27, %add40, !bitwidth !30
  %add46 = fadd double %c0_y_27, %add41, !bitwidth !30
  %tmp_4 = fsub double %c0_x_27, %add40, !bitwidth !30
  %sub46 = fsub double %c0_y_27, %add41, !bitwidth !30
  %mul20 = fmul double %tmp_4, 0.000000e+00, !bitwidth !30
  %bitcast_ln398_12 = bitcast double %sub46 to i64, !bitwidth !30
  %xor_ln398_6 = xor i64 %bitcast_ln398_12, -9223372036854775808, !bitwidth !30
  %bitcast_ln398_13 = bitcast i64 %xor_ln398_6 to double, !bitwidth !30
  %sub47 = fsub double %mul20, %bitcast_ln398_13, !bitwidth !30
  %bitcast_ln398_14 = bitcast double %tmp_4 to i64, !bitwidth !30
  %xor_ln398_7 = xor i64 %bitcast_ln398_14, -9223372036854775808, !bitwidth !30
  %bitcast_ln398_15 = bitcast i64 %xor_ln398_7 to double, !bitwidth !30
  %mul21 = fmul double %sub46, 0.000000e+00, !bitwidth !30
  %sub48 = fsub double %bitcast_ln398_15, %mul21, !bitwidth !30
  %add47 = fadd double %c0_x_30, %add45, !bitwidth !30
  %add48 = fadd double %c0_y_30, %add46, !bitwidth !30
  %sub49 = fsub double %c0_x_30, %add45, !bitwidth !30
  %sub50 = fsub double %c0_y_30, %add46, !bitwidth !30
  %add49 = fadd double %c0_x_31, %sub47, !bitwidth !30
  %add50 = fadd double %c0_y_31, %sub48, !bitwidth !30
  %sub51 = fsub double %c0_x_31, %sub47, !bitwidth !30
  %sub52 = fsub double %c0_y_31, %sub48, !bitwidth !30
  %c0_x_35 = fadd double %c0_x_25, %sub44, !bitwidth !30
  %c0_y_35 = fadd double %c0_y_25, %add43, !bitwidth !30
  %c0_x_34 = fsub double %c0_x_25, %sub44, !bitwidth !30
  %c0_y_34 = fsub double %c0_y_25, %add43, !bitwidth !30
  %add51 = fadd double %c0_x_32, %mul18, !bitwidth !30
  %add52 = fadd double %c0_y_32, %mul19, !bitwidth !30
  %tmp_5 = fsub double %c0_x_32, %mul18, !bitwidth !30
  %sub53 = fsub double %c0_y_32, %mul19, !bitwidth !30
  %mul22 = fmul double %tmp_5, 0.000000e+00, !bitwidth !30
  %bitcast_ln398_16 = bitcast double %sub53 to i64, !bitwidth !30
  %xor_ln398_8 = xor i64 %bitcast_ln398_16, -9223372036854775808, !bitwidth !30
  %bitcast_ln398_17 = bitcast i64 %xor_ln398_8 to double, !bitwidth !30
  %sub54 = fsub double %mul22, %bitcast_ln398_17, !bitwidth !30
  %bitcast_ln398_18 = bitcast double %tmp_5 to i64, !bitwidth !30
  %xor_ln398_9 = xor i64 %bitcast_ln398_18, -9223372036854775808, !bitwidth !30
  %bitcast_ln398_19 = bitcast i64 %xor_ln398_9 to double, !bitwidth !30
  %mul23 = fmul double %sub53, 0.000000e+00, !bitwidth !30
  %sub55 = fsub double %bitcast_ln398_19, %mul23, !bitwidth !30
  %add53 = fadd double %c0_x_35, %add51, !bitwidth !30
  %add54 = fadd double %c0_y_35, %add52, !bitwidth !30
  %sub56 = fsub double %c0_x_35, %add51, !bitwidth !30
  %sub57 = fsub double %c0_y_35, %add52, !bitwidth !30
  %add55 = fadd double %c0_x_34, %sub54, !bitwidth !30
  %add56 = fadd double %c0_y_34, %sub55, !bitwidth !30
  %sub58 = fsub double %c0_x_34, %sub54, !bitwidth !30
  %sub59 = fsub double %c0_y_34, %sub55, !bitwidth !30
  %bitcast_ln401 = bitcast double %add47 to i64, !bitwidth !30
  %work_x_addr_8 = getelementptr [512 x i64], [512 x i64]* %work_x, i64 0, i64 %zext_ln376, !bitwidth !221
  store i64 %bitcast_ln401, i64* %work_x_addr_8, align 8, !bitwidth !7, !dep_idx !2270, !deps !2271
  %xor_ln402 = xor i7 %tid_21, -64, !bitwidth !348
  %zext_ln402 = zext i7 %xor_ln402 to i64, !bitwidth !315
  %bitcast_ln402 = bitcast double %add53 to i64, !bitwidth !30
  %work_x_addr_9 = getelementptr [512 x i64], [512 x i64]* %work_x, i64 0, i64 %zext_ln402, !bitwidth !221
  store i64 %bitcast_ln402, i64* %work_x_addr_9, align 8, !bitwidth !7, !dep_idx !2283, !deps !2284
  %zext_ln403_cast = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 true, i7 %tid_21), !bitwidth !362
  %zext_ln403 = zext i8 %zext_ln403_cast to i64, !bitwidth !315
  %bitcast_ln403 = bitcast double %add49 to i64, !bitwidth !30
  %work_x_addr_10 = getelementptr [512 x i64], [512 x i64]* %work_x, i64 0, i64 %zext_ln403, !bitwidth !221
  store i64 %bitcast_ln403, i64* %work_x_addr_10, align 8, !bitwidth !7, !dep_idx !2288, !deps !2289
  %sext_ln404 = sext i7 %xor_ln402 to i8, !bitwidth !254
  %zext_ln404 = zext i8 %sext_ln404 to i64, !bitwidth !315
  %bitcast_ln404 = bitcast double %add55 to i64, !bitwidth !30
  %work_x_addr_11 = getelementptr [512 x i64], [512 x i64]* %work_x, i64 0, i64 %zext_ln404, !bitwidth !221
  store i64 %bitcast_ln404, i64* %work_x_addr_11, align 8, !bitwidth !7, !dep_idx !2295, !deps !2296
  %zext_ln405_cast = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 -2, i7 %tid_21), !bitwidth !769
  %zext_ln405 = zext i9 %zext_ln405_cast to i64, !bitwidth !315
  %bitcast_ln405 = bitcast double %sub49 to i64, !bitwidth !30
  %work_x_addr_12 = getelementptr [512 x i64], [512 x i64]* %work_x, i64 0, i64 %zext_ln405, !bitwidth !221
  store i64 %bitcast_ln405, i64* %work_x_addr_12, align 8, !bitwidth !7, !dep_idx !2298, !deps !2299
  %add_ln406 = add nuw i9 %zext_ln376_1, -192, !bitwidth !234
  %zext_ln406 = zext i9 %add_ln406 to i64, !bitwidth !315
  %bitcast_ln406 = bitcast double %sub56 to i64, !bitwidth !30
  %work_x_addr_13 = getelementptr [512 x i64], [512 x i64]* %work_x, i64 0, i64 %zext_ln406, !bitwidth !221
  store i64 %bitcast_ln406, i64* %work_x_addr_13, align 8, !bitwidth !7, !dep_idx !2300, !deps !2271
  %sext_ln407 = sext i8 %zext_ln403_cast to i9, !bitwidth !234
  %zext_ln407 = zext i9 %sext_ln407 to i64, !bitwidth !315
  %bitcast_ln407 = bitcast double %sub51 to i64, !bitwidth !30
  %work_x_addr_14 = getelementptr [512 x i64], [512 x i64]* %work_x, i64 0, i64 %zext_ln407, !bitwidth !221
  store i64 %bitcast_ln407, i64* %work_x_addr_14, align 8, !bitwidth !7, !dep_idx !2301, !deps !2302
  %sext_ln408 = sext i7 %xor_ln402 to i9, !bitwidth !234
  %zext_ln408 = zext i9 %sext_ln408 to i64, !bitwidth !315
  %bitcast_ln408 = bitcast double %sub58 to i64, !bitwidth !30
  %work_x_addr_15 = getelementptr [512 x i64], [512 x i64]* %work_x, i64 0, i64 %zext_ln408, !bitwidth !221
  store i64 %bitcast_ln408, i64* %work_x_addr_15, align 8, !bitwidth !7, !dep_idx !2303, !deps !2304
  %bitcast_ln410 = bitcast double %add48 to i64, !bitwidth !30
  %work_y_addr_8 = getelementptr [512 x i64], [512 x i64]* %work_y, i64 0, i64 %zext_ln376, !bitwidth !221
  store i64 %bitcast_ln410, i64* %work_y_addr_8, align 8, !bitwidth !7, !dep_idx !2305, !deps !2306
  %bitcast_ln411 = bitcast double %add54 to i64, !bitwidth !30
  %work_y_addr_9 = getelementptr [512 x i64], [512 x i64]* %work_y, i64 0, i64 %zext_ln402, !bitwidth !221
  store i64 %bitcast_ln411, i64* %work_y_addr_9, align 8, !bitwidth !7, !dep_idx !2318, !deps !2319
  %bitcast_ln412 = bitcast double %add50 to i64, !bitwidth !30
  %work_y_addr_10 = getelementptr [512 x i64], [512 x i64]* %work_y, i64 0, i64 %zext_ln403, !bitwidth !221
  store i64 %bitcast_ln412, i64* %work_y_addr_10, align 8, !bitwidth !7, !dep_idx !2322, !deps !2323
  %bitcast_ln413 = bitcast double %add56 to i64, !bitwidth !30
  %work_y_addr_11 = getelementptr [512 x i64], [512 x i64]* %work_y, i64 0, i64 %zext_ln404, !bitwidth !221
  store i64 %bitcast_ln413, i64* %work_y_addr_11, align 8, !bitwidth !7, !dep_idx !2329, !deps !2330
  %bitcast_ln414 = bitcast double %sub50 to i64, !bitwidth !30
  %work_y_addr_12 = getelementptr [512 x i64], [512 x i64]* %work_y, i64 0, i64 %zext_ln405, !bitwidth !221
  store i64 %bitcast_ln414, i64* %work_y_addr_12, align 8, !bitwidth !7, !dep_idx !2332, !deps !2333
  %bitcast_ln415 = bitcast double %sub57 to i64, !bitwidth !30
  %work_y_addr_13 = getelementptr [512 x i64], [512 x i64]* %work_y, i64 0, i64 %zext_ln406, !bitwidth !221
  store i64 %bitcast_ln415, i64* %work_y_addr_13, align 8, !bitwidth !7, !dep_idx !2334, !deps !2306
  %bitcast_ln416 = bitcast double %sub52 to i64, !bitwidth !30
  %work_y_addr_14 = getelementptr [512 x i64], [512 x i64]* %work_y, i64 0, i64 %zext_ln407, !bitwidth !221
  store i64 %bitcast_ln416, i64* %work_y_addr_14, align 8, !bitwidth !7, !dep_idx !2335, !deps !2336
  %bitcast_ln417 = bitcast double %sub59 to i64, !bitwidth !30
  %work_y_addr_15 = getelementptr [512 x i64], [512 x i64]* %work_y, i64 0, i64 %zext_ln408, !bitwidth !221
  store i64 %bitcast_ln417, i64* %work_y_addr_15, align 8, !bitwidth !7, !dep_idx !2337, !deps !2338
  store i7 %add_ln376, i7* %tid_10, align 1, !bitwidth !7, !dep_idx !2339, !deps !2340
  br label %for.inc1919, !llvm.loop !2247, !bitwidth !7

for.end1921:                                      ; preds = %for.inc1919
  ret void, !bitwidth !7
}

define weak void @_ssdm_op_Write.ap_auto.i62P0A(i62* %0, i62 %1) comdat {
entry:
  store i62 %1, i62* %0, align 8
  ret void
}

define weak void @_ssdm_op_Write.ap_auto.i32P0A(i32* %0, i32 %1) comdat {
entry:
  store i32 %1, i32* %0, align 4
  ret void
}

; Function Attrs: nounwind
define weak void @_ssdm_op_SpecTopModule(...) #2 comdat {
entry:
  ret void
}

; Function Attrs: nounwind
define weak void @_ssdm_op_SpecPipeline(...) #2 comdat {
entry:
  ret void
}

define weak void @_ssdm_op_SpecMemCore(...) comdat {
entry:
  ret void
}

; Function Attrs: nounwind
define weak void @_ssdm_op_SpecLoopTripCount(...) #2 comdat {
entry:
  ret void
}

; Function Attrs: nounwind
define weak void @_ssdm_op_SpecLoopName(...) #2 comdat {
entry:
  ret void
}

; Function Attrs: nounwind
define weak void @_ssdm_op_SpecInterface(...) #2 comdat {
entry:
  ret void
}

; Function Attrs: nounwind
define weak void @_ssdm_op_SpecBitsMap(...) #2 comdat {
entry:
  ret void
}

; Function Attrs: nounwind readnone
define weak i1 @_ssdm_op_SparseMux.ap_auto.8i1.i1.i3(i3 %0, i1 %1, i3 %2, i1 %3, i3 %4, i1 %5, i3 %6, i1 %7, i3 %8, i1 %9, i3 %10, i1 %11, i3 %12, i1 %13, i3 %14, i1 %15, i1 %16, i3 %17) #1 comdat {
entry:
  %empty = icmp eq i3 %17, %0
  br i1 %empty, label %case0, label %case0if0

case0:                                            ; preds = %case7if7, %case6if6, %case5if5, %case4if4, %case3if3, %case2if2, %case1if1, %case0if0, %entry
  %merge = phi i1 [ %1, %entry ], [ %16, %case7if7 ], [ %3, %case0if0 ], [ %5, %case1if1 ], [ %7, %case2if2 ], [ %9, %case3if3 ], [ %11, %case4if4 ], [ %13, %case5if5 ], [ %15, %case6if6 ]
  ret i1 %merge

case0if0:                                         ; preds = %entry
  %empty_50 = icmp eq i3 %17, %2
  br i1 %empty_50, label %case0, label %case1if1

case1if1:                                         ; preds = %case0if0
  %empty_51 = icmp eq i3 %17, %4
  br i1 %empty_51, label %case0, label %case2if2

case2if2:                                         ; preds = %case1if1
  %empty_52 = icmp eq i3 %17, %6
  br i1 %empty_52, label %case0, label %case3if3

case3if3:                                         ; preds = %case2if2
  %empty_53 = icmp eq i3 %17, %8
  br i1 %empty_53, label %case0, label %case4if4

case4if4:                                         ; preds = %case3if3
  %empty_54 = icmp eq i3 %17, %10
  br i1 %empty_54, label %case0, label %case5if5

case5if5:                                         ; preds = %case4if4
  %empty_55 = icmp eq i3 %17, %12
  br i1 %empty_55, label %case0, label %case6if6

case6if6:                                         ; preds = %case5if5
  %empty_56 = icmp eq i3 %17, %14
  br i1 %empty_56, label %case0, label %case7if7

case7if7:                                         ; preds = %case6if6
  br label %case0
}

; Function Attrs: nounwind readnone
define weak i1 @_ssdm_op_SparseMux.ap_auto.16i1.i1.i4(i4 %0, i1 %1, i4 %2, i1 %3, i4 %4, i1 %5, i4 %6, i1 %7, i4 %8, i1 %9, i4 %10, i1 %11, i4 %12, i1 %13, i4 %14, i1 %15, i4 %16, i1 %17, i4 %18, i1 %19, i4 %20, i1 %21, i4 %22, i1 %23, i4 %24, i1 %25, i4 %26, i1 %27, i4 %28, i1 %29, i4 %30, i1 %31, i1 %32, i4 %33) #1 comdat {
entry:
  %empty = icmp eq i4 %33, %0
  br i1 %empty, label %case0, label %case0if0

case0:                                            ; preds = %case15if15, %case14if14, %case13if13, %case12if12, %case11if11, %case10if10, %case9if9, %case8if8, %case7if7, %case6if6, %case5if5, %case4if4, %case3if3, %case2if2, %case1if1, %case0if0, %entry
  %merge = phi i1 [ %1, %entry ], [ %32, %case15if15 ], [ %3, %case0if0 ], [ %5, %case1if1 ], [ %7, %case2if2 ], [ %9, %case3if3 ], [ %11, %case4if4 ], [ %13, %case5if5 ], [ %15, %case6if6 ], [ %17, %case7if7 ], [ %19, %case8if8 ], [ %21, %case9if9 ], [ %23, %case10if10 ], [ %25, %case11if11 ], [ %27, %case12if12 ], [ %29, %case13if13 ], [ %31, %case14if14 ]
  ret i1 %merge

case0if0:                                         ; preds = %entry
  %empty_57 = icmp eq i4 %33, %2
  br i1 %empty_57, label %case0, label %case1if1

case1if1:                                         ; preds = %case0if0
  %empty_58 = icmp eq i4 %33, %4
  br i1 %empty_58, label %case0, label %case2if2

case2if2:                                         ; preds = %case1if1
  %empty_59 = icmp eq i4 %33, %6
  br i1 %empty_59, label %case0, label %case3if3

case3if3:                                         ; preds = %case2if2
  %empty_60 = icmp eq i4 %33, %8
  br i1 %empty_60, label %case0, label %case4if4

case4if4:                                         ; preds = %case3if3
  %empty_61 = icmp eq i4 %33, %10
  br i1 %empty_61, label %case0, label %case5if5

case5if5:                                         ; preds = %case4if4
  %empty_62 = icmp eq i4 %33, %12
  br i1 %empty_62, label %case0, label %case6if6

case6if6:                                         ; preds = %case5if5
  %empty_63 = icmp eq i4 %33, %14
  br i1 %empty_63, label %case0, label %case7if7

case7if7:                                         ; preds = %case6if6
  %empty_64 = icmp eq i4 %33, %16
  br i1 %empty_64, label %case0, label %case8if8

case8if8:                                         ; preds = %case7if7
  %empty_65 = icmp eq i4 %33, %18
  br i1 %empty_65, label %case0, label %case9if9

case9if9:                                         ; preds = %case8if8
  %empty_66 = icmp eq i4 %33, %20
  br i1 %empty_66, label %case0, label %case10if10

case10if10:                                       ; preds = %case9if9
  %empty_67 = icmp eq i4 %33, %22
  br i1 %empty_67, label %case0, label %case11if11

case11if11:                                       ; preds = %case10if10
  %empty_68 = icmp eq i4 %33, %24
  br i1 %empty_68, label %case0, label %case12if12

case12if12:                                       ; preds = %case11if11
  %empty_69 = icmp eq i4 %33, %26
  br i1 %empty_69, label %case0, label %case13if13

case13if13:                                       ; preds = %case12if12
  %empty_70 = icmp eq i4 %33, %28
  br i1 %empty_70, label %case0, label %case14if14

case14if14:                                       ; preds = %case13if13
  %empty_71 = icmp eq i4 %33, %30
  br i1 %empty_71, label %case0, label %case15if15

case15if15:                                       ; preds = %case14if14
  br label %case0
}

define weak i63 @_ssdm_op_Read.ap_auto.i63(i63 %0) comdat {
entry:
  ret i63 %0
}

define weak i6 @_ssdm_op_Read.ap_auto.i6(i6 %0) comdat {
entry:
  ret i6 %0
}

define weak i32 @_ssdm_op_Read.ap_auto.i32(i32 %0) comdat {
entry:
  ret i32 %0
}

define weak i12 @_ssdm_op_Read.ap_auto.i12(i12 %0) comdat {
entry:
  ret i12 %0
}

define weak i10 @_ssdm_op_Read.ap_auto.i10(i10 %0) comdat {
entry:
  ret i10 %0
}

define weak i1 @_ssdm_op_Read.ap_auto.i1(i1 %0) comdat {
entry:
  ret i1 %0
}

define weak double @_ssdm_op_Read.ap_auto.double(double %0) comdat {
entry:
  ret double %0
}

; Function Attrs: nounwind readnone
define weak i7 @_ssdm_op_PartSelect.i7.i63.i32.i32(i63 %0, i32 %1, i32 %2) #1 comdat {
entry:
  %empty = call i63 @llvm.part.select.i63(i63 %0, i32 %1, i32 %2)
  %empty_72 = trunc i63 %empty to i7
  ret i7 %empty_72
}

; Function Attrs: nounwind readnone
define weak i63 @_ssdm_op_PartSelect.i63.i126.i32.i32(i126 %0, i32 %1, i32 %2) #1 comdat {
entry:
  %empty = call i126 @llvm.part.select.i126(i126 %0, i32 %1, i32 %2)
  %empty_73 = trunc i126 %empty to i63
  ret i63 %empty_73
}

; Function Attrs: nounwind readnone
define weak i63 @_ssdm_op_PartSelect.i63.i124.i32.i32(i124 %0, i32 %1, i32 %2) #1 comdat {
entry:
  %empty = call i124 @llvm.part.select.i124(i124 %0, i32 %1, i32 %2)
  %empty_74 = trunc i124 %empty to i63
  ret i63 %empty_74
}

; Function Attrs: nounwind readnone
define weak i61 @_ssdm_op_PartSelect.i61.i124.i32.i32(i124 %0, i32 %1, i32 %2) #1 comdat {
entry:
  %empty = call i124 @llvm.part.select.i124(i124 %0, i32 %1, i32 %2)
  %empty_75 = trunc i124 %empty to i61
  ret i61 %empty_75
}

; Function Attrs: nounwind readnone
define weak i56 @_ssdm_op_PartSelect.i56.i108.i32.i32(i108 %0, i32 %1, i32 %2) #1 comdat {
entry:
  %empty = call i108 @llvm.part.select.i108(i108 %0, i32 %1, i32 %2)
  %empty_76 = trunc i108 %empty to i56
  ret i56 %empty_76
}

; Function Attrs: nounwind readnone
define weak i52 @_ssdm_op_PartSelect.i52.i62.i32.i32(i62 %0, i32 %1, i32 %2) #1 comdat {
entry:
  %empty = call i62 @llvm.part.select.i62(i62 %0, i32 %1, i32 %2)
  %empty_77 = trunc i62 %empty to i52
  ret i52 %empty_77
}

; Function Attrs: nounwind readnone
define weak i49 @_ssdm_op_PartSelect.i49.i98.i32.i32(i98 %0, i32 %1, i32 %2) #1 comdat {
entry:
  %empty = call i98 @llvm.part.select.i98(i98 %0, i32 %1, i32 %2)
  %empty_78 = trunc i98 %empty to i49
  ret i49 %empty_78
}

; Function Attrs: nounwind readnone
define weak i49 @_ssdm_op_PartSelect.i49.i63.i32.i32(i63 %0, i32 %1, i32 %2) #1 comdat {
entry:
  %empty = call i63 @llvm.part.select.i63(i63 %0, i32 %1, i32 %2)
  %empty_79 = trunc i63 %empty to i49
  ret i49 %empty_79
}

; Function Attrs: nounwind readnone
define weak i48 @_ssdm_op_PartSelect.i48.i93.i32.i32(i93 %0, i32 %1, i32 %2) #1 comdat {
entry:
  %empty = call i93 @llvm.part.select.i93(i93 %0, i32 %1, i32 %2)
  %empty_80 = trunc i93 %empty to i48
  ret i48 %empty_80
}

; Function Attrs: nounwind readnone
define weak i42 @_ssdm_op_PartSelect.i42.i98.i32.i32(i98 %0, i32 %1, i32 %2) #1 comdat {
entry:
  %empty = call i98 @llvm.part.select.i98(i98 %0, i32 %1, i32 %2)
  %empty_81 = trunc i98 %empty to i42
  ret i42 %empty_81
}

; Function Attrs: nounwind readnone
define weak i4 @_ssdm_op_PartSelect.i4.i11.i32.i32(i11 %0, i32 %1, i32 %2) #1 comdat {
entry:
  %empty = call i11 @llvm.part.select.i11(i11 %0, i32 %1, i32 %2)
  %empty_82 = trunc i11 %empty to i4
  ret i4 %empty_82
}

; Function Attrs: nounwind readnone
define weak i37 @_ssdm_op_PartSelect.i37.i75.i32.i32(i75 %0, i32 %1, i32 %2) #1 comdat {
entry:
  %empty = call i75 @llvm.part.select.i75(i75 %0, i32 %1, i32 %2)
  %empty_83 = trunc i75 %empty to i37
  ret i37 %empty_83
}

; Function Attrs: nounwind readnone
define weak i35 @_ssdm_op_PartSelect.i35.i98.i32.i32(i98 %0, i32 %1, i32 %2) #1 comdat {
entry:
  %empty = call i98 @llvm.part.select.i98(i98 %0, i32 %1, i32 %2)
  %empty_84 = trunc i98 %empty to i35
  ret i35 %empty_84
}

; Function Attrs: nounwind readnone
define weak i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %0, i32 %1, i32 %2) #1 comdat {
entry:
  %empty = call i7 @llvm.part.select.i7(i7 %0, i32 %1, i32 %2)
  %empty_85 = trunc i7 %empty to i3
  ret i3 %empty_85
}

; Function Attrs: nounwind readnone
define weak i3 @_ssdm_op_PartSelect.i3.i170.i32.i32(i170 %0, i32 %1, i32 %2) #1 comdat {
entry:
  %empty = call i170 @llvm.part.select.i170(i170 %0, i32 %1, i32 %2)
  %empty_86 = trunc i170 %empty to i3
  ret i3 %empty_86
}

; Function Attrs: nounwind readnone
define weak i29 @_ssdm_op_PartSelect.i29.i60.i32.i32(i60 %0, i32 %1, i32 %2) #1 comdat {
entry:
  %empty = call i60 @llvm.part.select.i60(i60 %0, i32 %1, i32 %2)
  %empty_87 = trunc i60 %empty to i29
  ret i29 %empty_87
}

; Function Attrs: nounwind readnone
define weak i170 @_ssdm_op_PartSelect.i170.i256.i32.i32(i256 %0, i32 %1, i32 %2) #1 comdat {
entry:
  %empty = call i256 @llvm.part.select.i256(i256 %0, i32 %1, i32 %2)
  %empty_88 = trunc i256 %empty to i170
  ret i170 %empty_88
}

; Function Attrs: nounwind readnone
define weak i124 @_ssdm_op_PartSelect.i124.i170.i32.i32(i170 %0, i32 %1, i32 %2) #1 comdat {
entry:
  %empty = call i170 @llvm.part.select.i170(i170 %0, i32 %1, i32 %2)
  %empty_89 = trunc i170 %empty to i124
  ret i124 %empty_89
}

; Function Attrs: nounwind readnone
define weak i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %0, i32 %1, i32 %2) #1 comdat {
entry:
  %empty = call i64 @llvm.part.select.i64(i64 %0, i32 %1, i32 %2)
  %empty_90 = trunc i64 %empty to i11
  ret i11 %empty_90
}

; Function Attrs: nounwind readnone
define weak i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %0, i32 %1, i32 %2, i32 %3, i2 %4) #1 comdat {
entry:
  switch i2 %4, label %case3 [
    i2 0, label %case0
    i2 1, label %case1
    i2 -2, label %case2
  ]

case0:                                            ; preds = %case3, %case2, %case1, %entry
  %merge = phi i32 [ %0, %entry ], [ %1, %case1 ], [ %2, %case2 ], [ %3, %case3 ]
  ret i32 %merge

case1:                                            ; preds = %entry
  br label %case0

case2:                                            ; preds = %entry
  br label %case0

case3:                                            ; preds = %entry
  br label %case0
}

; Function Attrs: nounwind readnone
define weak i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %0, i32 %1) #1 comdat {
entry:
  %empty = zext i32 %1 to i64
  %empty_91 = shl i64 1, %empty
  %empty_92 = and i64 %0, %empty_91
  %empty_93 = icmp ne i64 %empty_92, 0
  ret i1 %empty_93
}

; Function Attrs: nounwind readnone
define weak i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %0, i32 %1) #1 comdat {
entry:
  %empty = shl i32 1, %1
  %empty_94 = and i32 %0, %empty
  %empty_95 = icmp ne i32 %empty_94, 0
  ret i1 %empty_95
}

; Function Attrs: nounwind readnone
define weak i1 @_ssdm_op_BitSelect.i1.i170.i32(i170 %0, i32 %1) #1 comdat {
entry:
  %empty = zext i32 %1 to i170
  %empty_96 = shl i170 1, %empty
  %empty_97 = and i170 %0, %empty_96
  %empty_98 = icmp ne i170 %empty_97, 0
  ret i1 %empty_98
}

; Function Attrs: nounwind readnone
define weak i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %0, i32 %1) #1 comdat {
entry:
  %empty = trunc i32 %1 to i11
  %empty_99 = shl i11 1, %empty
  %empty_100 = and i11 %0, %empty_99
  %empty_101 = icmp ne i11 %empty_100, 0
  ret i1 %empty_101
}

; Function Attrs: nounwind readnone
define weak i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %0, i3 %1) #1 comdat {
entry:
  %empty = zext i6 %0 to i9
  %empty_102 = zext i3 %1 to i9
  %empty_103 = shl i9 %empty, 3
  %empty_104 = or i9 %empty_103, %empty_102
  ret i9 %empty_104
}

; Function Attrs: nounwind readnone
define weak i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %0, i6 %1) #1 comdat {
entry:
  %empty = zext i3 %0 to i9
  %empty_105 = zext i6 %1 to i9
  %empty_106 = shl i9 %empty, 6
  %empty_107 = or i9 %empty_106, %empty_105
  ret i9 %empty_107
}

; Function Attrs: nounwind readnone
define weak i9 @_ssdm_op_BitConcatenate.i9.i3.i2.i3.i1(i3 %0, i2 %1, i3 %2, i1 %3) #1 comdat {
entry:
  %empty = zext i3 %2 to i4
  %empty_108 = zext i1 %3 to i4
  %empty_109 = shl i4 %empty, 1
  %empty_110 = or i4 %empty_109, %empty_108
  %empty_111 = zext i2 %1 to i6
  %empty_112 = zext i4 %empty_110 to i6
  %empty_113 = shl i6 %empty_111, 4
  %empty_114 = or i6 %empty_113, %empty_112
  %empty_115 = zext i3 %0 to i9
  %empty_116 = zext i6 %empty_114 to i9
  %empty_117 = shl i9 %empty_115, 6
  %empty_118 = or i9 %empty_117, %empty_116
  ret i9 %empty_118
}

; Function Attrs: nounwind readnone
define weak i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %0, i7 %1) #1 comdat {
entry:
  %empty = zext i2 %0 to i9
  %empty_119 = zext i7 %1 to i9
  %empty_120 = shl i9 %empty, 7
  %empty_121 = or i9 %empty_120, %empty_119
  ret i9 %empty_121
}

; Function Attrs: nounwind readnone
define weak i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %0, i7 %1) #1 comdat {
entry:
  %empty = zext i1 %0 to i8
  %empty_122 = zext i7 %1 to i8
  %empty_123 = shl i8 %empty, 7
  %empty_124 = or i8 %empty_123, %empty_122
  ret i8 %empty_124
}

; Function Attrs: nounwind readnone
define weak i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %0, i11 %1, i52 %2) #1 comdat {
entry:
  %empty = zext i11 %1 to i63
  %empty_125 = zext i52 %2 to i63
  %empty_126 = shl i63 %empty, 52
  %empty_127 = or i63 %empty_126, %empty_125
  %empty_128 = zext i1 %0 to i64
  %empty_129 = zext i63 %empty_127 to i64
  %empty_130 = shl i64 %empty_128, 63
  %empty_131 = or i64 %empty_130, %empty_129
  ret i64 %empty_131
}

; Function Attrs: nounwind readnone
define weak i63 @_ssdm_op_BitConcatenate.i63.i59.i4(i59 %0, i4 %1) #1 comdat {
entry:
  %empty = zext i59 %0 to i63
  %empty_132 = zext i4 %1 to i63
  %empty_133 = shl i63 %empty, 4
  %empty_134 = or i63 %empty_133, %empty_132
  ret i63 %empty_134
}

; Function Attrs: nounwind readnone
define weak i63 @_ssdm_op_BitConcatenate.i63.i1.i62(i1 %0, i62 %1) #1 comdat {
entry:
  %empty = zext i1 %0 to i63
  %empty_135 = zext i62 %1 to i63
  %empty_136 = shl i63 %empty, 62
  %empty_137 = or i63 %empty_136, %empty_135
  ret i63 %empty_137
}

; Function Attrs: nounwind readnone
define weak i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %0, i1 %1) #1 comdat {
entry:
  %empty = zext i61 %0 to i62
  %empty_138 = zext i1 %1 to i62
  %empty_139 = shl i62 %empty, 1
  %empty_140 = or i62 %empty_139, %empty_138
  ret i62 %empty_140
}

; Function Attrs: nounwind readnone
define weak i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %0, i4 %1) #1 comdat {
entry:
  %empty = zext i2 %0 to i6
  %empty_141 = zext i4 %1 to i6
  %empty_142 = shl i6 %empty, 4
  %empty_143 = or i6 %empty_142, %empty_141
  ret i6 %empty_143
}

; Function Attrs: nounwind readnone
define weak i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 %0, i52 %1) #1 comdat {
entry:
  %empty = zext i1 %0 to i53
  %empty_144 = zext i52 %1 to i53
  %empty_145 = shl i53 %empty, 52
  %empty_146 = or i53 %empty_145, %empty_144
  ret i53 %empty_146
}

; Function Attrs: nounwind readnone
define weak i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %0, i3 %1) #1 comdat {
entry:
  %empty = zext i1 %0 to i4
  %empty_147 = zext i3 %1 to i4
  %empty_148 = shl i4 %empty, 3
  %empty_149 = or i4 %empty_148, %empty_147
  ret i4 %empty_149
}

; Function Attrs: nounwind readnone
define weak i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %0, i16 %1) #1 comdat {
entry:
  %empty = zext i16 %0 to i32
  %empty_150 = zext i16 %1 to i32
  %empty_151 = shl i32 %empty, 16
  %empty_152 = or i32 %empty_151, %empty_150
  ret i32 %empty_152
}

; Function Attrs: nounwind readnone
define weak i32 @_ssdm_op_BitConcatenate.i32.i15.i17(i15 %0, i17 %1) #1 comdat {
entry:
  %empty = zext i15 %0 to i32
  %empty_153 = zext i17 %1 to i32
  %empty_154 = shl i32 %empty, 17
  %empty_155 = or i32 %empty_154, %empty_153
  ret i32 %empty_155
}

declare void @_ssdm_SpecDependence(...)

attributes #0 = { noinline nounwind }
attributes #1 = { nounwind readnone }
attributes #2 = { nounwind }
attributes #3 = { nofree nosync nounwind readnone speculatable willreturn }

!llvm.ident = !{!0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0}
!blackbox_cfg = !{!1}
!llvm.module.flags = !{!2, !3}
!llvm.map.gv = !{}
!bitwidth_g = !{!4, !34, !139, !159, !169, !181, !186, !197, !218}

!0 = !{!"clang version 7.0.0 "}
!1 = !{}
!2 = !{i32 1, !"wchar_size", i32 4}
!3 = !{i32 7, !"reflow.full.lowering", i32 1}
!4 = !{void ([8 x double]*, [8 x double]*, i6, i10)* @twiddles8, !5}
!5 = !{!6, !8, !9, !11, !13, !15, !16, !18, !20, !22, !24, !25, !27, !29, !31, !33}
!6 = !{!"Arg", i32 0, !7}
!7 = !{i32 0, i32 0, i32 0, i32 2}
!8 = !{!"Arg", i32 1, !7}
!9 = !{!"Arg", i32 2, !10}
!10 = !{i32 6, i32 6, i32 0, i32 2}
!11 = !{!"Arg", i32 3, !12}
!12 = !{i32 10, i32 10, i32 0, i32 2}
!13 = !{i32 1, !14}
!14 = !{i32 1, i32 32, i32 0, i32 0}
!15 = !{i32 0, !14}
!16 = !{[1 x i8]* @empty_9, !17}
!17 = !{i32 0, i32 0, i32 8, i32 2}
!18 = !{i4 1, !19}
!19 = !{i32 1, i32 4, i32 0, i32 0}
!20 = !{i4 -8, !21}
!21 = !{i32 4, i32 4, i32 0, i32 1}
!22 = !{i64 7, !23}
!23 = !{i32 4, i32 64, i32 0, i32 1}
!24 = !{[9 x i8]* @empty_5, !17}
!25 = !{[8 x i32]* @twiddles8_reversed8, !26}
!26 = !{i32 0, i32 0, i32 32, i32 2}
!27 = !{i64 0, !28}
!28 = !{i32 1, i32 64, i32 0, i32 0}
!29 = !{double 0xC01921FB54411744, !30}
!30 = !{i32 64, i32 64, i32 0, i32 2}
!31 = !{i1 true, !32}
!32 = !{i32 1, i32 1, i32 0, i32 0}
!33 = !{i1 false, !32}
!34 = !{double (double, i1)* @"sin_or_cos<double>", !35}
!35 = !{!36, !37, !38, !40, !41, !42, !44, !46, !31, !48, !49, !51, !53, !55, !27, !57, !59, !61, !62, !63, !64, !65, !67, !69, !70, !15, !33, !71, !72, !74, !75, !76, !77, !79, !81, !82, !84, !86, !88, !90, !92, !94, !96, !98, !100, !101, !102, !103, !104, !105, !106, !107, !108, !110, !111, !112, !113, !114, !18, !116, !118, !119, !120, !121, !122, !20, !123, !124, !125, !126, !127, !128, !130, !132, !134, !135, !137}
!36 = !{!"Arg", i32 0, !30}
!37 = !{!"Arg", i32 1, !32}
!38 = !{i32 63, !39}
!39 = !{i32 7, i32 32, i32 0, i32 1}
!40 = !{i32 52, !39}
!41 = !{i32 62, !39}
!42 = !{i11 1022, !43}
!43 = !{i32 11, i32 11, i32 0, i32 0}
!44 = !{i11 -1021, !45}
!45 = !{i32 11, i32 11, i32 0, i32 1}
!46 = !{i11 0, !47}
!47 = !{i32 1, i32 11, i32 0, i32 0}
!48 = !{i11 -947, !45}
!49 = !{i11 74, !50}
!50 = !{i32 8, i32 11, i32 0, i32 1}
!51 = !{i32 7, !52}
!52 = !{i32 4, i32 32, i32 0, i32 1}
!53 = !{i32 10, !54}
!54 = !{i32 5, i32 32, i32 0, i32 1}
!55 = !{[10 x i256]* @ref_4oPi_table_256, !56}
!56 = !{i32 0, i32 0, i32 256, i32 2}
!57 = !{i32 86, !58}
!58 = !{i32 8, i32 32, i32 0, i32 1}
!59 = !{i32 255, !60}
!60 = !{i32 9, i32 32, i32 0, i32 1}
!61 = !{i32 43, !39}
!62 = !{i32 166, !60}
!63 = !{i32 167, !60}
!64 = !{i32 169, !60}
!65 = !{i3 0, !66}
!66 = !{i32 1, i32 3, i32 0, i32 0}
!67 = !{i124 0, !68}
!68 = !{i32 1, i32 124, i32 0, i32 0}
!69 = !{i32 123, !58}
!70 = !{i32 61, !39}
!71 = !{i3 1, !66}
!72 = !{i3 2, !73}
!73 = !{i32 3, i32 3, i32 0, i32 1}
!74 = !{i3 3, !73}
!75 = !{i3 -4, !73}
!76 = !{i3 -3, !73}
!77 = !{i3 -2, !78}
!78 = !{i32 2, i32 3, i32 0, i32 1}
!79 = !{i3 -1, !80}
!80 = !{i32 1, i32 3, i32 0, i32 1}
!81 = !{i1 undef, !32}
!82 = !{i63 -1, !83}
!83 = !{i32 1, i32 63, i32 0, i32 1}
!84 = !{[256 x i59]* @fourth_order_double_sin_cos_K0, !85}
!85 = !{i32 0, i32 0, i32 59, i32 2}
!86 = !{i64 666, !87}
!87 = !{i32 11, i32 64, i32 0, i32 1}
!88 = !{i64 34, !89}
!89 = !{i32 7, i32 64, i32 0, i32 1}
!90 = !{i64 -1, !91}
!91 = !{i32 1, i32 64, i32 0, i32 1}
!92 = !{[256 x i52]* @fourth_order_double_sin_cos_K1, !93}
!93 = !{i32 0, i32 0, i32 52, i32 2}
!94 = !{[256 x i44]* @fourth_order_double_sin_cos_K2, !95}
!95 = !{i32 0, i32 0, i32 44, i32 2}
!96 = !{[256 x i33]* @fourth_order_double_sin_cos_K3, !97}
!97 = !{i32 0, i32 0, i32 33, i32 2}
!98 = !{[256 x i25]* @fourth_order_double_sin_cos_K4, !99}
!99 = !{i32 0, i32 0, i32 25, i32 2}
!100 = !{i32 56, !39}
!101 = !{i32 55, !39}
!102 = !{i32 49, !39}
!103 = !{i32 97, !58}
!104 = !{i4 0, !19}
!105 = !{i32 107, !58}
!106 = !{i32 45, !39}
!107 = !{i32 92, !58}
!108 = !{i32 31, !109}
!109 = !{i32 6, i32 32, i32 0, i32 1}
!110 = !{i32 59, !39}
!111 = !{i32 38, !39}
!112 = !{i32 74, !58}
!113 = !{i32 125, !58}
!114 = !{i12 0, !115}
!115 = !{i32 1, i32 12, i32 0, i32 0}
!116 = !{i4 2, !117}
!117 = !{i32 3, i32 4, i32 0, i32 1}
!118 = !{i4 3, !117}
!119 = !{i4 4, !21}
!120 = !{i4 5, !21}
!121 = !{i4 6, !21}
!122 = !{i4 7, !21}
!123 = !{i4 -7, !21}
!124 = !{i4 -6, !21}
!125 = !{i4 -5, !21}
!126 = !{i4 -4, !117}
!127 = !{i4 -3, !117}
!128 = !{i4 -2, !129}
!129 = !{i32 2, i32 4, i32 0, i32 1}
!130 = !{i4 -1, !131}
!131 = !{i32 1, i32 4, i32 0, i32 1}
!132 = !{i52 0, !133}
!133 = !{i32 1, i32 52, i32 0, i32 0}
!134 = !{i11 1023, !45}
!135 = !{i11 -1, !136}
!136 = !{i32 1, i32 11, i32 0, i32 1}
!137 = !{i52 -1, !138}
!138 = !{i32 1, i32 52, i32 0, i32 1}
!139 = !{i1 (i63, i32, i32, i32, i32, i32*, i62*, i32*, i62*)* @"scaled_fixed2ieee<63, 1>_Pipeline_4", !140}
!140 = !{!141, !143, !145, !146, !147, !148, !149, !151, !152, !13, !65, !15, !75, !71, !153, !16, !27, !155, !156, !108, !158, !31, !33}
!141 = !{!"Arg", i32 0, !142}
!142 = !{i32 63, i32 63, i32 0, i32 2}
!143 = !{!"Arg", i32 1, !144}
!144 = !{i32 32, i32 32, i32 0, i32 2}
!145 = !{!"Arg", i32 2, !144}
!146 = !{!"Arg", i32 3, !144}
!147 = !{!"Arg", i32 4, !144}
!148 = !{!"Arg", i32 5, !26}
!149 = !{!"Arg", i32 6, !150}
!150 = !{i32 0, i32 0, i32 62, i32 2}
!151 = !{!"Arg", i32 7, !26}
!152 = !{!"Arg", i32 8, !150}
!153 = !{i32 -1, !154}
!154 = !{i32 1, i32 32, i32 0, i32 1}
!155 = !{i64 4, !23}
!156 = !{i64 2, !157}
!157 = !{i32 3, i32 64, i32 0, i32 1}
!158 = !{i32 16, !109}
!159 = !{void (i32, i32, i32, i32, i32*, i32*, i32*, i32*)* @"scaled_fixed2ieee<63, 1>_Pipeline_3", !160}
!160 = !{!161, !143, !145, !146, !162, !148, !163, !151, !13, !65, !75, !71, !153, !15, !16, !155, !108, !31, !164, !166, !167}
!161 = !{!"Arg", i32 0, !144}
!162 = !{!"Arg", i32 4, !26}
!163 = !{!"Arg", i32 6, !26}
!164 = !{i2 0, !165}
!165 = !{i32 1, i32 2, i32 0, i32 0}
!166 = !{i2 1, !165}
!167 = !{i2 -2, !168}
!168 = !{i32 2, i32 2, i32 0, i32 1}
!169 = !{void (i32, i32, i32, i63, i32*, i32*, i32*)* @"scaled_fixed2ieee<63, 1>_Pipeline_2", !170}
!170 = !{!161, !143, !145, !171, !162, !148, !163, !13, !164, !172, !166, !153, !15, !16, !174, !104, !175, !177, !41, !82, !179}
!171 = !{!"Arg", i32 3, !142}
!172 = !{i2 -1, !173}
!173 = !{i32 1, i32 2, i32 0, i32 1}
!174 = !{i64 3, !157}
!175 = !{i6 -17, !176}
!176 = !{i32 6, i32 6, i32 0, i32 1}
!177 = !{i6 -2, !178}
!178 = !{i32 2, i32 6, i32 0, i32 1}
!179 = !{i16 -32768, !180}
!180 = !{i32 16, i32 16, i32 0, i32 1}
!181 = !{void (i32*, i32*, i32*)* @"scaled_fixed2ieee<63, 1>_Pipeline_1", !182}
!182 = !{!183, !184, !185, !13, !164, !153, !15, !16, !155, !166, !167, !172}
!183 = !{!"Arg", i32 0, !26}
!184 = !{!"Arg", i32 1, !26}
!185 = !{!"Arg", i32 2, !26}
!186 = !{double (i63, i12)* @"scaled_fixed2ieee<63, 1>", !187}
!187 = !{!141, !188, !190, !191, !193, !108, !195, !53, !70, !132, !46, !33}
!188 = !{!"Arg", i32 1, !189}
!189 = !{i32 12, i32 12, i32 0, i32 2}
!190 = !{i64 1, !28}
!191 = !{i17 -65536, !192}
!192 = !{i32 17, i32 17, i32 0, i32 1}
!193 = !{i12 1023, !194}
!194 = !{i32 11, i32 12, i32 0, i32 1}
!195 = !{i63 0, !196}
!196 = !{i32 1, i32 63, i32 0, i32 0}
!197 = !{void ([8 x double]*, [576 x double]*, i10)* @loady8, !198}
!198 = !{!6, !8, !199, !15, !13, !16, !27, !200, !190, !202, !204, !206, !207, !208, !210, !212, !213, !214, !215, !216, !217}
!199 = !{!"Arg", i32 2, !12}
!200 = !{i10 8, !201}
!201 = !{i32 5, i32 10, i32 0, i32 1}
!202 = !{i10 16, !203}
!203 = !{i32 6, i32 10, i32 0, i32 1}
!204 = !{i64 2, !205}
!205 = !{i32 3, i32 64, i32 0, i32 0}
!206 = !{i10 24, !203}
!207 = !{i64 3, !205}
!208 = !{i10 32, !209}
!209 = !{i32 7, i32 10, i32 0, i32 1}
!210 = !{i64 4, !211}
!211 = !{i32 4, i32 64, i32 0, i32 0}
!212 = !{i10 40, !209}
!213 = !{i64 5, !211}
!214 = !{i10 48, !209}
!215 = !{i64 6, !211}
!216 = !{i10 56, !209}
!217 = !{i64 7, !211}
!218 = !{void ([512 x i64]*, [512 x i64]*)* @fft1D_512, !219}
!219 = !{!220, !222, !13, !15, !16, !223, !224, !153, !190, !27, !204, !207, !210, !213, !215, !217, !225, !227, !229, !230, !232, !31, !167, !233, !235, !237, !238, !65, !239, !241, !243, !244, !246, !247, !248, !249, !251, !252, !253, !255, !256, !257, !258, !259, !260, !261, !263, !164, !33, !208, !200, !212, !202, !214, !206, !216, !264, !265, !266, !267, !269, !270, !271, !272, !273, !274, !275, !276, !277, !278, !279, !280}
!220 = !{!"Arg", i32 0, !221}
!221 = !{i32 0, i32 0, i32 64, i32 2}
!222 = !{!"Arg", i32 1, !221}
!223 = !{[10 x i8]* @empty_10, !17}
!224 = !{[10 x i8]* @empty_8, !17}
!225 = !{i7 0, !226}
!226 = !{i32 1, i32 7, i32 0, i32 0}
!227 = !{i7 -64, !228}
!228 = !{i32 7, i32 7, i32 0, i32 1}
!229 = !{i7 1, !226}
!230 = !{i64 64, !231}
!231 = !{i32 8, i32 64, i32 0, i32 1}
!232 = !{[6 x i8]* @empty_4, !17}
!233 = !{i9 -192, !234}
!234 = !{i32 9, i32 9, i32 0, i32 1}
!235 = !{i64 -9223372036854775808, !236}
!236 = !{i32 64, i32 64, i32 0, i32 1}
!237 = !{double 0x3FE6A09E60000000, !30}
!238 = !{double 0.000000e+00, !30}
!239 = !{i9 1, !240}
!240 = !{i32 1, i32 9, i32 0, i32 0}
!241 = !{i9 2, !242}
!242 = !{i32 3, i32 9, i32 0, i32 1}
!243 = !{i9 3, !242}
!244 = !{i9 4, !245}
!245 = !{i32 4, i32 9, i32 0, i32 1}
!246 = !{i9 5, !245}
!247 = !{i9 6, !245}
!248 = !{i9 7, !245}
!249 = !{i10 -512, !250}
!250 = !{i32 10, i32 10, i32 0, i32 1}
!251 = !{[6 x i8]* @empty_3, !17}
!252 = !{i9 -248, !234}
!253 = !{i8 66, !254}
!254 = !{i32 8, i32 8, i32 0, i32 1}
!255 = !{i9 -182, !234}
!256 = !{i8 -124, !254}
!257 = !{i8 -116, !254}
!258 = !{i9 198, !234}
!259 = !{i10 462, !250}
!260 = !{[6 x i8]* @empty_13, !17}
!261 = !{i32 3, !262}
!262 = !{i32 3, i32 32, i32 0, i32 1}
!263 = !{i32 5, !52}
!264 = !{[6 x i8]* @empty_12, !17}
!265 = !{[6 x i8]* @empty_11, !17}
!266 = !{[6 x i8]* @empty, !17}
!267 = !{i10 64, !268}
!268 = !{i32 8, i32 10, i32 0, i32 1}
!269 = !{[6 x i8]* @empty_0, !17}
!270 = !{i9 -224, !234}
!271 = !{i8 72, !254}
!272 = !{i9 -152, !234}
!273 = !{i8 -112, !254}
!274 = !{i8 -80, !254}
!275 = !{i9 216, !234}
!276 = !{i10 504, !250}
!277 = !{[6 x i8]* @empty_1, !17}
!278 = !{[6 x i8]* @empty_7, !17}
!279 = !{[7 x i8]* @empty_2, !17}
!280 = !{[7 x i8]* @empty_6, !17}
!281 = !{i32 0, i32 0, i32 4, i32 1}
!282 = !{i32 32, i32 32, i32 0, i32 0}
!283 = !{i32 359}
!284 = !{!285, !287}
!285 = !{i32 357, !286}
!286 = !{!"RAW", !"indep"}
!287 = !{i32 358, !288}
!288 = !{!"WAW", !"indep"}
!289 = !{i32 4, i32 4, i32 0, i32 2}
!290 = !{i32 357}
!291 = !{!292, !294}
!292 = !{i32 359, !293}
!293 = !{!"WAR", !"indep"}
!294 = !{i32 358, !295}
!295 = !{!"WAR", !"indep", i32 1, !"*", i32 -1, i1 true}
!296 = !{i32 1, i32 1, i32 0, i32 2}
!297 = distinct !{!297, !298, !311, !312}
!298 = !{i32 36, i32 5, !299, null}
!299 = !{i32 786443, !300, i32 28, i32 14, !302, i32 0}
!300 = !{i32 786443, !301, !302}
!301 = !{i32 786478, i32 0, !302, !"twiddles8", !"twiddles8", null, !302, i32 23, !303, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, void ([8 x double]*, [8 x double]*, i6, i10)* @twiddles8, null, null, !309, i32 23}
!302 = !{i32 786473, !"data/benchmarks/transposed_fft/transposed_fft.c", !"/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS", null}
!303 = !{i32 786453, i32 0, !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, !304, i32 0, i32 0}
!304 = !{null, !305, !305, !308, !308}
!305 = !{i32 786447, null, !"", !306, i32 0, i64 64, i64 0, i32 0, i32 0, !307}
!306 = !{i32 786473, !"<unknown>", null, null}
!307 = !{i32 786468, null, !"double", null, i32 0, i64 64, i64 0, i32 0, i32 0, i32 4}
!308 = !{i32 786468, null, !"int", null, i32 0, i64 32, i64 0, i32 0, i32 0, i32 5}
!309 = !{!310}
!310 = !{i32 0}
!311 = !{!"llvm.loop.name", !"twiddles"}
!312 = !{!"llvm.loop.tripcount", i32 7, i32 7, i32 7, !"user", !313}
!313 = !{i32 29, i32 9, !314, null}
!314 = !{i32 786443, !299, !302}
!315 = !{i32 64, i32 64, i32 0, i32 0}
!316 = !{!"user"}
!317 = !{i32 362}
!318 = !{!319}
!319 = !{i32 360, !320}
!320 = !{!"WAR", !"indep", i32 1, !"=", i32 0, i1 true}
!321 = !{i32 363}
!322 = !{!323}
!323 = !{i32 361, !320}
!324 = !{i32 360}
!325 = !{!326}
!326 = !{i32 362, !327}
!327 = !{!"RAW", !"indep", i32 1, !"=", i32 0, i1 true}
!328 = !{i32 361}
!329 = !{!330}
!330 = !{i32 363, !327}
!331 = !{i32 358}
!332 = !{!333, !334}
!333 = !{i32 359, !288}
!334 = !{i32 357, !335}
!335 = !{!"RAW", !"indep", i32 1, !"*", i32 -1, i1 true}
!336 = !{i32 11, i32 11, i32 0, i32 2}
!337 = !{i32 52, i32 52, i32 0, i32 2}
!338 = !{i32 53, i32 53, i32 0, i32 2}
!339 = !{!340, !342, !344, !345, !346}
!340 = distinct !{!340, !341, !"_Z23table_lookup_4oPi_hotbmILi52ELi61EE7ap_uintIXplplmlLi2EplT_Li1ET0_Li3EEEid: %agg.result"}
!341 = distinct !{!341, !"_Z23table_lookup_4oPi_hotbmILi52ELi61EE7ap_uintIXplplmlLi2EplT_Li1ET0_Li3EEEid"}
!342 = distinct !{!342, !343, !"_Z29range_redux_payne_hanek_hotbmILi61EdLi63ELi63EEvT0_R7ap_uintILi3EER9ap_ufixedIXT1_ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EERS4_IXT2_ELi0ELS5_5ELS6_3ELi0EER6ap_intIXsr9fp_structIS0_EE8EXP_BITSEE: %k"}
!343 = distinct !{!343, !"_Z29range_redux_payne_hanek_hotbmILi61EdLi63ELi63EEvT0_R7ap_uintILi3EER9ap_ufixedIXT1_ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EERS4_IXT2_ELi0ELS5_5ELS6_3ELi0EER6ap_intIXsr9fp_structIS0_EE8EXP_BITSEE"}
!344 = distinct !{!344, !343, !"_Z29range_redux_payne_hanek_hotbmILi61EdLi63ELi63EEvT0_R7ap_uintILi3EER9ap_ufixedIXT1_ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EERS4_IXT2_ELi0ELS5_5ELS6_3ELi0EER6ap_intIXsr9fp_structIS0_EE8EXP_BITSEE: %dout"}
!345 = distinct !{!345, !343, !"_Z29range_redux_payne_hanek_hotbmILi61EdLi63ELi63EEvT0_R7ap_uintILi3EER9ap_ufixedIXT1_ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EERS4_IXT2_ELi0ELS5_5ELS6_3ELi0EER6ap_intIXsr9fp_structIS0_EE8EXP_BITSEE: %Mx"}
!346 = distinct !{!346, !343, !"_Z29range_redux_payne_hanek_hotbmILi61EdLi63ELi63EEvT0_R7ap_uintILi3EER9ap_ufixedIXT1_ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EERS4_IXT2_ELi0ELS5_5ELS6_3ELi0EER6ap_intIXsr9fp_structIS0_EE8EXP_BITSEE: %Ex"}
!347 = !{i32 256, i32 256, i32 0, i32 2}
!348 = !{i32 7, i32 7, i32 0, i32 2}
!349 = !{i32 256, i32 256, i32 0, i32 0}
!350 = !{i32 170, i32 170, i32 0, i32 2}
!351 = !{i32 170, i32 170, i32 0, i32 0}
!352 = !{i32 124, i32 124, i32 0, i32 2}
!353 = !{i32 3, i32 3, i32 0, i32 2}
!354 = !{i32 61, i32 61, i32 0, i32 2}
!355 = !{i32 62, i32 62, i32 0, i32 2}
!356 = !{i32 124, i32 124, i32 0, i32 0}
!357 = !{i32 63, i32 63, i32 0, i32 0}
!358 = !{i32 56, i32 56, i32 0, i32 2}
!359 = !{i32 49, i32 49, i32 0, i32 2}
!360 = !{i32 98, i32 98, i32 0, i32 0}
!361 = !{i32 98, i32 98, i32 0, i32 2}
!362 = !{i32 8, i32 8, i32 0, i32 2}
!363 = !{!364, !366, !368}
!364 = distinct !{!364, !365, !"_ZN13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEaSILi59ELi1ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE: %op"}
!365 = distinct !{!365, !"_ZN13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEaSILi59ELi1ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE"}
!366 = distinct !{!366, !367, !"_ZN13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi59ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE: %op"}
!367 = distinct !{!367, !"_ZN13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi59ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE"}
!368 = distinct !{!368, !369, !"_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi59ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE: %op"}
!369 = distinct !{!369, !"_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi59ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE"}
!370 = !{!371, !372, !373, !374, !376, !377, !378}
!371 = distinct !{!371, !365, !"_ZN13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEaSILi59ELi1ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE: %this"}
!372 = distinct !{!372, !367, !"_ZN13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi59ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE: %this"}
!373 = distinct !{!373, !369, !"_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi59ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE: %this"}
!374 = distinct !{!374, !375, !"_ZN6hotbm_10value_listIdE24sin_or_cos_approximationILi63ELi63EEE9ap_ufixedIXT_ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbR7ap_uintILi3EERS3_IXT_ELi0ELS4_5ELS5_3ELi0EERS3_IXT0_ELi0ELS4_5ELS5_3ELi0EER6ap_intILi11EE: %agg.result"}
!375 = distinct !{!375, !"_ZN6hotbm_10value_listIdE24sin_or_cos_approximationILi63ELi63EEE9ap_ufixedIXT_ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbR7ap_uintILi3EERS3_IXT_ELi0ELS4_5ELS5_3ELi0EERS3_IXT0_ELi0ELS4_5ELS5_3ELi0EER6ap_intILi11EE"}
!376 = distinct !{!376, !375, !"_ZN6hotbm_10value_listIdE24sin_or_cos_approximationILi63ELi63EEE9ap_ufixedIXT_ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbR7ap_uintILi3EERS3_IXT_ELi0ELS4_5ELS5_3ELi0EERS3_IXT0_ELi0ELS4_5ELS5_3ELi0EER6ap_intILi11EE: %k"}
!377 = distinct !{!377, !375, !"_ZN6hotbm_10value_listIdE24sin_or_cos_approximationILi63ELi63EEE9ap_ufixedIXT_ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbR7ap_uintILi3EERS3_IXT_ELi0ELS4_5ELS5_3ELi0EERS3_IXT0_ELi0ELS4_5ELS5_3ELi0EER6ap_intILi11EE: %x"}
!378 = distinct !{!378, !375, !"_ZN6hotbm_10value_listIdE24sin_or_cos_approximationILi63ELi63EEE9ap_ufixedIXT_ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbR7ap_uintILi3EERS3_IXT_ELi0ELS4_5ELS5_3ELi0EERS3_IXT0_ELi0ELS4_5ELS5_3ELi0EER6ap_intILi11EE: %Mx"}
!379 = !{i32 59, i32 59, i32 0, i32 2}
!380 = !{i32 108, i32 108, i32 0, i32 0}
!381 = !{!382}
!382 = distinct !{!382, !383, !"_ZNK13ap_fixed_baseILi56ELin7ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi52ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE: %op2"}
!383 = distinct !{!383, !"_ZNK13ap_fixed_baseILi56ELin7ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi52ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE"}
!384 = !{!385, !386, !374, !376, !377, !378}
!385 = distinct !{!385, !383, !"_ZNK13ap_fixed_baseILi56ELin7ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi52ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE: %agg.result"}
!386 = distinct !{!386, !383, !"_ZNK13ap_fixed_baseILi56ELin7ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi52ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE: %this"}
!387 = !{i32 108, i32 108, i32 0, i32 1}
!388 = !{i32 108, i32 108, i32 0, i32 2}
!389 = !{i32 93, i32 93, i32 0, i32 0}
!390 = !{!391}
!391 = distinct !{!391, !392, !"_ZNK13ap_fixed_baseILi49ELin14ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi44ELi0ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE: %op2"}
!392 = distinct !{!392, !"_ZNK13ap_fixed_baseILi49ELin14ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi44ELi0ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE"}
!393 = !{!394, !395, !374, !376, !377, !378}
!394 = distinct !{!394, !392, !"_ZNK13ap_fixed_baseILi49ELin14ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi44ELi0ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE: %agg.result"}
!395 = distinct !{!395, !392, !"_ZNK13ap_fixed_baseILi49ELin14ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi44ELi0ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE: %this"}
!396 = !{i32 44, i32 44, i32 0, i32 2}
!397 = !{i32 93, i32 93, i32 0, i32 1}
!398 = !{i32 93, i32 93, i32 0, i32 2}
!399 = !{i32 48, i32 48, i32 0, i32 2}
!400 = !{i32 42, i32 42, i32 0, i32 2}
!401 = !{i32 75, i32 75, i32 0, i32 0}
!402 = !{!403}
!403 = distinct !{!403, !404, !"_ZNK13ap_fixed_baseILi42ELin21ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi34ELin3ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE: %op2"}
!404 = distinct !{!404, !"_ZNK13ap_fixed_baseILi42ELin21ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi34ELin3ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE"}
!405 = !{!406, !407, !374, !376, !377, !378}
!406 = distinct !{!406, !404, !"_ZNK13ap_fixed_baseILi42ELin21ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi34ELin3ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE: %agg.result"}
!407 = distinct !{!407, !404, !"_ZNK13ap_fixed_baseILi42ELin21ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi34ELin3ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE: %this"}
!408 = !{i32 33, i32 33, i32 0, i32 2}
!409 = !{i32 75, i32 75, i32 0, i32 2}
!410 = !{i32 35, i32 35, i32 0, i32 2}
!411 = !{i32 60, i32 60, i32 0, i32 0}
!412 = !{!413}
!413 = distinct !{!413, !414, !"_ZNK13ap_fixed_baseILi35ELin28ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi26ELin4ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE: %op2"}
!414 = distinct !{!414, !"_ZNK13ap_fixed_baseILi35ELin28ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi26ELin4ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE"}
!415 = !{!416, !417, !374, !376, !377, !378}
!416 = distinct !{!416, !414, !"_ZNK13ap_fixed_baseILi35ELin28ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi26ELin4ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE: %agg.result"}
!417 = distinct !{!417, !414, !"_ZNK13ap_fixed_baseILi35ELin28ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi26ELin4ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE: %this"}
!418 = !{i32 25, i32 25, i32 0, i32 2}
!419 = !{i32 60, i32 60, i32 0, i32 2}
!420 = !{i32 29, i32 29, i32 0, i32 2}
!421 = !{i32 37, i32 37, i32 0, i32 2}
!422 = !{i32 126, i32 126, i32 0, i32 0}
!423 = !{i32 126, i32 126, i32 0, i32 1}
!424 = !{i32 126, i32 126, i32 0, i32 2}
!425 = !{i32 12, i32 12, i32 0, i32 1}
!426 = !{i32 0, i32 0, i32 63, i32 2}
!427 = !{i32 0, i32 0, i32 32, i32 1}
!428 = !{i32 0, i32 0, i32 3, i32 1}
!429 = !{i32 422}
!430 = !{!431, !432}
!431 = !{i32 414, !286}
!432 = !{i32 415, !288}
!433 = !{i32 423}
!434 = !{!435, !436, !437}
!435 = !{i32 416, !286}
!436 = !{i32 417, !286}
!437 = !{i32 418, !288}
!438 = !{i32 421}
!439 = !{!440, !441}
!440 = !{i32 419, !286}
!441 = !{i32 420, !288}
!442 = !{i32 416}
!443 = !{!444, !445}
!444 = !{i32 423, !293}
!445 = !{i32 418, !293}
!446 = !{i32 426}
!447 = !{!448}
!448 = !{i32 424, !288}
!449 = !{i32 427}
!450 = !{!451}
!451 = !{i32 425, !288}
!452 = !{i32 424}
!453 = !{!454}
!454 = !{i32 426, !288}
!455 = !{i32 425}
!456 = !{!457}
!457 = !{i32 427, !288}
!458 = !{i32 419}
!459 = !{!460, !461}
!460 = !{i32 421, !293}
!461 = !{i32 420, !295}
!462 = !{i32 414}
!463 = !{!464, !465}
!464 = !{i32 422, !293}
!465 = !{i32 415, !295}
!466 = distinct !{!466, !467, !539, !540, !541}
!467 = !{i32 421, i32 5, !468, null}
!468 = !{i32 786443, !469, i32 421, i32 5, !470, i32 0}
!469 = !{i32 786478, i32 0, !470, !"scaled_fixed2ieee<63, 1>", !"scaled_fixed2ieee<63, 1>", !"_Z17scaled_fixed2ieeeILi63ELi1EEv9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EERdi", !470, i32 389, !471, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, null, !536, null, !309, i32 390}
!470 = !{i32 786473, !"/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h", !"/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath", null}
!471 = !{i32 786453, i32 0, !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, !472, i32 0, i32 0}
!472 = !{null, !473, !535, !308}
!473 = !{i32 786451, null, !"ap_ufixed<63, 1, AP_TRN, AP_WRAP, 0>", !474, i32 187, i64 64, i64 0, i32 0, i32 4194304, null, !475, i32 0, null, !534}
!474 = !{i32 786473, !"/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/include/header_files/ap_fixed.h", !"/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath", null}
!475 = !{!476, !527}
!476 = !{i32 786460, !473, !"", !306, i32 0, i64 0, i64 0, i32 0, i32 0, !477}
!477 = !{i32 786451, null, !"ap_fixed_base<63, 1, false, AP_TRN, AP_WRAP, 0>", !478, i32 107, i64 64, i64 0, i32 0, i32 4194304, null, !479, i32 0, null, !521}
!478 = !{i32 786473, !"/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/include/header_files/etc/ap_fixed_base.h", !"/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath", null}
!479 = !{!480, !497, !499, !500, !512}
!480 = !{i32 786460, !477, !"", !306, i32 0, i64 0, i64 0, i32 0, i32 0, !481}
!481 = !{i32 786451, null, !"ssdm_int<63, false>", !482, i32 516, i64 64, i64 0, i32 0, i32 4194304, null, !483, i32 0, null, !493}
!482 = !{i32 786473, !"/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/include/header_files/etc/ap_common.h", !"/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath", null}
!483 = !{!484, !486, !490}
!484 = !{i32 786445, !481, !"V", !482, i32 518, i64 63, i64 64, i32 0, i32 0, !485}
!485 = !{i32 786468, null, !"uint63", null, i32 0, i64 63, i64 0, i32 0, i32 0, i32 7}
!486 = !{i32 786478, i32 0, !481, !"ssdm_int", !"ssdm_int", null, !482, i32 519, !487, i1 false, i1 false, i32 0, i32 0, null, i32 256, i1 false, null, null, null, !309, i32 519}
!487 = !{i32 786453, i32 0, !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, !488, i32 0, i32 0}
!488 = !{null, !489}
!489 = !{i32 786447, null, !"", !306, i32 0, i64 64, i64 0, i32 0, i32 1088, !481}
!490 = !{i32 786478, i32 0, !481, !"ssdm_int", !"ssdm_int", null, !482, i32 520, !491, i1 false, i1 false, i32 0, i32 0, null, i32 256, i1 false, null, null, null, !309, i32 520}
!491 = !{i32 786453, i32 0, !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, !492, i32 0, i32 0}
!492 = !{null, !489, !485}
!493 = !{!494, !495}
!494 = !{i32 786480, null, !"_AP_N", !308, i32 63, null, i32 0, i32 0}
!495 = !{i32 786480, null, !"_AP_S", !496, i8 0, null, i32 0, i32 0}
!496 = !{i32 786468, null, !"bool", null, i32 0, i64 8, i64 0, i32 0, i32 0, i32 2}
!497 = !{i32 786445, !477, !"width", !478, i32 110, i64 0, i64 0, i32 0, i32 4096, !498}
!498 = !{i32 786470, null, !"", !306, i32 0, i64 0, i64 0, i32 0, i32 0, !308}
!499 = !{i32 786445, !477, !"iwidth", !478, i32 111, i64 0, i64 0, i32 0, i32 4096, !498}
!500 = !{i32 786445, !477, !"qmode", !478, i32 112, i64 0, i64 0, i32 0, i32 4096, !501}
!501 = !{i32 786470, null, !"", !306, i32 0, i64 0, i64 0, i32 0, i32 0, !502}
!502 = !{i32 786436, null, !"ap_q_mode", !503, i32 51, i64 32, i64 0, i32 0, i32 0, null, !504, i32 0, null, null}
!503 = !{i32 786473, !"/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/include/header_files/etc/ap_decl.h", !"/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath", null}
!504 = !{!505, !506, !507, !508, !509, !510, !511}
!505 = !{i32 786472, !"AP_RND", i64 0}
!506 = !{i32 786472, !"AP_RND_ZERO", i64 1}
!507 = !{i32 786472, !"AP_RND_MIN_INF", i64 2}
!508 = !{i32 786472, !"AP_RND_INF", i64 3}
!509 = !{i32 786472, !"AP_RND_CONV", i64 4}
!510 = !{i32 786472, !"AP_TRN", i64 5}
!511 = !{i32 786472, !"AP_TRN_ZERO", i64 6}
!512 = !{i32 786445, !477, !"omode", !478, i32 113, i64 0, i64 0, i32 0, i32 4096, !513}
!513 = !{i32 786470, null, !"", !306, i32 0, i64 0, i64 0, i32 0, i32 0, !514}
!514 = !{i32 786436, null, !"ap_o_mode", !503, i32 73, i64 32, i64 0, i32 0, i32 0, null, !515, i32 0, null, null}
!515 = !{!516, !517, !518, !519, !520}
!516 = !{i32 786472, !"AP_SAT", i64 0}
!517 = !{i32 786472, !"AP_SAT_ZERO", i64 1}
!518 = !{i32 786472, !"AP_SAT_SYM", i64 2}
!519 = !{i32 786472, !"AP_WRAP", i64 3}
!520 = !{i32 786472, !"AP_WRAP_SM", i64 4}
!521 = !{!522, !523, !495, !524, !525, !526}
!522 = !{i32 786480, null, !"_AP_W", !308, i32 63, null, i32 0, i32 0}
!523 = !{i32 786480, null, !"_AP_I", !308, i32 1, null, i32 0, i32 0}
!524 = !{i32 786480, null, !"_AP_Q", !502, i32 5, null, i32 0, i32 0}
!525 = !{i32 786480, null, !"_AP_O", !514, i32 3, null, i32 0, i32 0}
!526 = !{i32 786480, null, !"_AP_N", !308, i32 0, null, i32 0, i32 0}
!527 = !{i32 786478, i32 0, !473, !"operator=", !"operator=", !"_ZN9ap_ufixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEaSERKS2_", !474, i32 315, !528, i1 false, i1 false, i32 0, i32 0, null, i32 256, i1 false, null, null, null, !309, i32 315}
!528 = !{i32 786453, i32 0, !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, !529, i32 0, i32 0}
!529 = !{!530, !531, !532}
!530 = !{i32 786448, null, !"", !306, i32 0, i64 64, i64 0, i32 0, i32 0, !473}
!531 = !{i32 786447, null, !"", !306, i32 0, i64 64, i64 0, i32 0, i32 1088, !473}
!532 = !{i32 786448, null, !"", !306, i32 0, i64 64, i64 0, i32 0, i32 0, !533}
!533 = !{i32 786470, null, !"", !306, i32 0, i64 0, i64 0, i32 0, i32 0, !473}
!534 = !{!522, !523, !524, !525, !526}
!535 = !{i32 786448, null, !"", !306, i32 0, i64 64, i64 0, i32 0, i32 0, !307}
!536 = !{!537, !538}
!537 = !{i32 786480, null, !"W", !308, i32 63, null, i32 0, i32 0}
!538 = !{i32 786480, null, !"I", !308, i32 1, null, i32 0, i32 0}
!539 = !{i32 427, i32 5, !468, null}
!540 = !{!"llvm.loop.tripcount", i32 0, i32 4, i32 2, !"infer-from-design"}
!541 = !{!"llvm.loop.pipeline.enable", i32 -1, i1 false, i8 -1, !"auto"}
!542 = !{i32 415}
!543 = !{!544, !545}
!544 = !{i32 422, !288}
!545 = !{i32 414, !335}
!546 = !{i32 418}
!547 = !{!548, !435, !549}
!548 = !{i32 423, !288}
!549 = !{i32 417, !335}
!550 = !{i32 420}
!551 = !{!552, !553}
!552 = !{i32 421, !288}
!553 = !{i32 419, !335}
!554 = !{i32 417}
!555 = !{!444, !556}
!556 = !{i32 418, !295}
!557 = !{!"infer-from-design"}
!558 = !{i32 2, i32 2, i32 0, i32 2}
!559 = !{i32 405}
!560 = !{!561, !562}
!561 = !{i32 403, !286}
!562 = !{i32 404, !288}
!563 = !{i32 410}
!564 = !{!565}
!565 = !{i32 406, !293}
!566 = !{i32 411}
!567 = !{!568}
!568 = !{i32 407, !293}
!569 = !{i32 412}
!570 = !{!571}
!571 = !{i32 408, !293}
!572 = !{i32 413}
!573 = !{!574}
!574 = !{i32 409, !293}
!575 = !{i32 403}
!576 = !{!577, !578}
!577 = !{i32 405, !293}
!578 = !{i32 404, !295}
!579 = distinct !{!579, !580, !582, !583, !541}
!580 = !{i32 414, i32 5, !581, null}
!581 = !{i32 786443, !469, i32 414, i32 5, !470, i32 0}
!582 = !{i32 416, i32 5, !581, null}
!583 = !{!"llvm.loop.tripcount", i32 4, i32 4, i32 4, !"infer-from-design"}
!584 = !{i32 404}
!585 = !{!586, !587}
!586 = !{i32 405, !288}
!587 = !{i32 403, !335}
!588 = !{i32 2, i32 0, i32 0, i32 2}
!589 = !{i32 408}
!590 = !{!591}
!591 = !{i32 412, !286}
!592 = !{i32 409}
!593 = !{!594}
!594 = !{i32 413, !286}
!595 = !{i32 406}
!596 = !{!597}
!597 = !{i32 410, !286}
!598 = !{i32 407}
!599 = !{!600}
!600 = !{i32 411, !286}
!601 = !{i32 0, i32 0, i32 2, i32 1}
!602 = !{i32 402}
!603 = !{!604, !605}
!604 = !{i32 391, !286}
!605 = !{i32 392, !288}
!606 = !{i32 401}
!607 = !{!608, !609}
!608 = !{i32 393, !286}
!609 = !{i32 394, !288}
!610 = !{i32 400}
!611 = !{!612, !613}
!612 = !{i32 395, !286}
!613 = !{i32 396, !288}
!614 = !{i32 399}
!615 = !{!616, !617}
!616 = !{i32 397, !286}
!617 = !{i32 398, !288}
!618 = !{i32 395}
!619 = !{!620, !621}
!620 = !{i32 400, !293}
!621 = !{i32 396, !293}
!622 = !{i32 393}
!623 = !{!624, !625}
!624 = !{i32 401, !293}
!625 = !{i32 394, !293}
!626 = !{i32 391}
!627 = !{!628, !629}
!628 = !{i32 402, !293}
!629 = !{i32 392, !293}
!630 = !{i32 397}
!631 = !{!632, !633}
!632 = !{i32 399, !293}
!633 = !{i32 398, !295}
!634 = distinct !{!634, !635, !637, !638, !541}
!635 = !{i32 401, i32 5, !636, null}
!636 = !{i32 786443, !469, i32 401, i32 5, !470, i32 0}
!637 = !{i32 406, i32 5, !636, null}
!638 = !{!"llvm.loop.tripcount", i32 3, i32 3, i32 3, !"infer-from-design"}
!639 = !{i32 398}
!640 = !{!641, !642}
!641 = !{i32 399, !288}
!642 = !{i32 397, !335}
!643 = !{i32 16, i32 16, i32 0, i32 2}
!644 = !{i32 394}
!645 = !{!646, !608}
!646 = !{i32 401, !288}
!647 = !{i32 392}
!648 = !{!649, !604}
!649 = !{i32 402, !288}
!650 = !{i32 396}
!651 = !{!652, !612}
!652 = !{i32 400, !288}
!653 = !{i32 384}
!654 = !{!655, !656}
!655 = !{i32 382, !286}
!656 = !{i32 383, !288}
!657 = !{i32 382}
!658 = !{!659, !660}
!659 = !{i32 384, !293}
!660 = !{i32 383, !295}
!661 = !{i32 390}
!662 = !{!663}
!663 = !{i32 385, !295}
!664 = !{i32 389}
!665 = !{!666}
!666 = !{i32 386, !295}
!667 = !{i32 388}
!668 = !{!669}
!669 = !{i32 387, !295}
!670 = !{i32 387}
!671 = !{!672}
!672 = !{i32 388, !335}
!673 = !{i32 386}
!674 = !{!675}
!675 = !{i32 389, !335}
!676 = !{i32 385}
!677 = !{!678}
!678 = !{i32 390, !335}
!679 = !{i32 383}
!680 = !{!681, !682}
!681 = !{i32 384, !288}
!682 = !{i32 382, !335}
!683 = distinct !{!683, !684, !583, !541}
!684 = !{!"llvm.loop.rotate.disable"}
!685 = !{i32 367}
!686 = !{!687, !688, !689}
!687 = !{i32 364, !286}
!688 = !{i32 365, !286}
!689 = !{i32 366, !286}
!690 = !{i32 364}
!691 = !{!692}
!692 = !{i32 367, !293}
!693 = !{i32 365}
!694 = !{i32 366}
!695 = !{i32 371}
!696 = !{!697, !698, !699}
!697 = !{i32 368, !286}
!698 = !{i32 369, !286}
!699 = !{i32 370, !286}
!700 = !{i32 368}
!701 = !{!702}
!702 = !{i32 371, !293}
!703 = !{i32 369}
!704 = !{i32 370}
!705 = !{i32 15, i32 15, i32 0, i32 2}
!706 = !{i32 376}
!707 = !{!708, !709, !710, !711}
!708 = !{i32 372, !286}
!709 = !{i32 373, !286}
!710 = !{i32 374, !286}
!711 = !{i32 375, !286}
!712 = !{i32 372}
!713 = !{!714}
!714 = !{i32 376, !293}
!715 = !{i32 373}
!716 = !{i32 374}
!717 = !{i32 375}
!718 = !{i32 381}
!719 = !{!720, !721, !722, !723}
!720 = !{i32 377, !286}
!721 = !{i32 378, !286}
!722 = !{i32 379, !286}
!723 = !{i32 380, !286}
!724 = !{i32 377}
!725 = !{!726}
!726 = !{i32 381, !293}
!727 = !{i32 378}
!728 = !{i32 379}
!729 = !{i32 380}
!730 = !{i32 32, i32 32, i32 0, i32 1}
!731 = !{i32 0, i32 0, i32 7, i32 1}
!732 = !{!1}
!733 = !{i32 2}
!734 = !{!735, !736}
!735 = !{i32 0, !286}
!736 = !{i32 1, !288}
!737 = !{!738, !739}
!738 = !{i32 2, !293}
!739 = !{i32 1, !295}
!740 = distinct !{!740, !741, !747, !748}
!741 = !{i32 173, i32 9, !742, null}
!742 = !{i32 786443, !743, i32 128, i32 9, !302, i32 0}
!743 = !{i32 786443, !744, !302}
!744 = !{i32 786478, i32 0, !302, !"fft1D_512", !"fft1D_512", null, !302, i32 114, !745, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, void ([512 x i64]*, [512 x i64]*)* @fft1D_512, null, null, !309, i32 114}
!745 = !{i32 786453, i32 0, !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, !746, i32 0, i32 0}
!746 = !{null, !305, !305}
!747 = !{!"llvm.loop.name", !"loop1"}
!748 = !{!"llvm.loop.tripcount", i32 64, i32 64, i32 64, !"user", !749}
!749 = !{i32 129, i32 9, !750, null}
!750 = !{i32 786443, !742, !302}
!751 = !{i32 249}
!752 = !{!753, !754}
!753 = !{i32 3, !286}
!754 = !{i32 4, !288}
!755 = !{i32 9, i32 9, i32 0, i32 0}
!756 = !{i32 341}
!757 = !{!758, !759, !760, !761, !762, !763, !764, !765}
!758 = !{i32 5, !293}
!759 = !{i32 6, !293}
!760 = !{i32 7, !293}
!761 = !{i32 8, !293}
!762 = !{i32 9, !293}
!763 = !{i32 10, !293}
!764 = !{i32 11, !293}
!765 = !{i32 12, !293}
!766 = !{i32 342}
!767 = !{i32 343}
!768 = !{i32 344}
!769 = !{i32 9, i32 9, i32 0, i32 2}
!770 = !{i32 345}
!771 = !{i32 346}
!772 = !{i32 347}
!773 = !{i32 348}
!774 = !{i32 349}
!775 = !{!776, !777, !778, !779, !780, !781, !782, !783}
!776 = !{i32 13, !293}
!777 = !{i32 14, !293}
!778 = !{i32 15, !293}
!779 = !{i32 16, !293}
!780 = !{i32 17, !293}
!781 = !{i32 18, !293}
!782 = !{i32 19, !293}
!783 = !{i32 20, !293}
!784 = !{i32 350}
!785 = !{i32 351}
!786 = !{i32 352}
!787 = !{i32 353}
!788 = !{i32 354}
!789 = !{i32 355}
!790 = !{i32 356}
!791 = !{i32 105}
!792 = !{!793, !795, !796, !797, !799}
!793 = !{i32 21, !794}
!794 = !{!"Unknown", !"indep", i32 1, !"*", i32 -1, i1 true}
!795 = !{i32 22, !335}
!796 = !{i32 23, !288}
!797 = !{i32 24, !798}
!798 = !{!"Unknown", !"indep"}
!799 = !{i32 25, !286}
!800 = !{i32 106}
!801 = !{!793, !802, !803, !797, !804}
!802 = !{i32 26, !335}
!803 = !{i32 27, !288}
!804 = !{i32 28, !286}
!805 = !{i32 107}
!806 = !{!793, !807, !808, !797, !809}
!807 = !{i32 29, !335}
!808 = !{i32 30, !288}
!809 = !{i32 31, !286}
!810 = !{i32 108}
!811 = !{!793, !812, !813, !797, !814}
!812 = !{i32 32, !335}
!813 = !{i32 33, !288}
!814 = !{i32 34, !286}
!815 = !{i32 109}
!816 = !{!793, !817, !818, !797, !819}
!817 = !{i32 35, !335}
!818 = !{i32 36, !288}
!819 = !{i32 37, !286}
!820 = !{i32 110}
!821 = !{!793, !822, !823, !797, !824}
!822 = !{i32 38, !335}
!823 = !{i32 39, !288}
!824 = !{i32 40, !286}
!825 = !{i32 111}
!826 = !{!793, !827, !828, !797, !829}
!827 = !{i32 41, !335}
!828 = !{i32 42, !288}
!829 = !{i32 43, !286}
!830 = !{i32 112}
!831 = !{!793, !832, !833, !797, !834}
!832 = !{i32 44, !335}
!833 = !{i32 45, !288}
!834 = !{i32 46, !286}
!835 = !{i32 113}
!836 = !{!793, !837, !838, !839, !840, !841, !797, !842, !843, !844, !845}
!837 = !{i32 47, !335}
!838 = !{i32 48, !288}
!839 = !{i32 49, !288}
!840 = !{i32 50, !286}
!841 = !{i32 51, !288}
!842 = !{i32 52, !286}
!843 = !{i32 53, !288}
!844 = !{i32 54, !288}
!845 = !{i32 55, !286}
!846 = !{i32 114}
!847 = !{!793, !848, !849, !839, !850, !851, !797, !852, !853, !844, !854}
!848 = !{i32 56, !335}
!849 = !{i32 57, !288}
!850 = !{i32 58, !286}
!851 = !{i32 59, !288}
!852 = !{i32 60, !286}
!853 = !{i32 61, !288}
!854 = !{i32 62, !286}
!855 = !{i32 115}
!856 = !{!793, !857, !858, !839, !859, !860, !797, !861, !862, !844, !863}
!857 = !{i32 63, !335}
!858 = !{i32 64, !288}
!859 = !{i32 65, !286}
!860 = !{i32 66, !288}
!861 = !{i32 67, !286}
!862 = !{i32 68, !288}
!863 = !{i32 69, !286}
!864 = !{i32 116}
!865 = !{!793, !866, !867, !839, !868, !869, !797, !870, !871, !844, !872}
!866 = !{i32 70, !335}
!867 = !{i32 71, !288}
!868 = !{i32 72, !286}
!869 = !{i32 73, !288}
!870 = !{i32 74, !286}
!871 = !{i32 75, !288}
!872 = !{i32 76, !286}
!873 = !{i32 117}
!874 = !{!793, !875, !876, !839, !877, !878, !797, !879, !880, !844, !881}
!875 = !{i32 77, !335}
!876 = !{i32 78, !288}
!877 = !{i32 79, !286}
!878 = !{i32 80, !288}
!879 = !{i32 81, !286}
!880 = !{i32 82, !288}
!881 = !{i32 83, !286}
!882 = !{i32 118}
!883 = !{!793, !884, !885, !839, !886, !887, !797, !888, !889, !844, !890}
!884 = !{i32 84, !335}
!885 = !{i32 85, !288}
!886 = !{i32 86, !286}
!887 = !{i32 87, !288}
!888 = !{i32 88, !286}
!889 = !{i32 89, !288}
!890 = !{i32 90, !286}
!891 = !{i32 119}
!892 = !{!793, !893, !894, !839, !895, !896, !797, !897, !898, !844, !899}
!893 = !{i32 91, !335}
!894 = !{i32 92, !288}
!895 = !{i32 93, !286}
!896 = !{i32 94, !288}
!897 = !{i32 95, !286}
!898 = !{i32 96, !288}
!899 = !{i32 97, !286}
!900 = !{i32 120}
!901 = !{!793, !902, !903, !839, !904, !905, !797, !906, !907, !844, !908}
!902 = !{i32 98, !335}
!903 = !{i32 99, !288}
!904 = !{i32 100, !286}
!905 = !{i32 101, !288}
!906 = !{i32 102, !286}
!907 = !{i32 103, !288}
!908 = !{i32 104, !286}
!909 = !{i32 21}
!910 = !{!911, !912, !913, !914, !915, !916, !917, !918, !919, !920, !921, !922, !923, !924, !925, !926, !927, !928, !929, !930, !931, !932, !933, !934, !935, !936, !937, !938, !939, !940, !941, !942, !943, !944, !945, !946, !947, !948, !949, !950, !951, !952, !953, !954, !955, !956, !957, !958, !959, !960, !961, !962, !963, !964, !965, !966, !967, !968, !969, !970, !971, !972, !973, !974, !975, !797, !976, !977, !978, !979, !980, !981, !982, !983, !984, !985, !986, !987, !988, !989, !990, !991, !992, !993, !994, !995, !996, !997, !998, !999, !1000, !1001, !1002, !1003, !1004, !1005, !1006, !1007, !1008}
!911 = !{i32 105, !794}
!912 = !{i32 106, !794}
!913 = !{i32 107, !794}
!914 = !{i32 108, !794}
!915 = !{i32 109, !794}
!916 = !{i32 110, !794}
!917 = !{i32 111, !794}
!918 = !{i32 112, !794}
!919 = !{i32 113, !794}
!920 = !{i32 114, !794}
!921 = !{i32 115, !794}
!922 = !{i32 116, !794}
!923 = !{i32 117, !794}
!924 = !{i32 118, !794}
!925 = !{i32 119, !794}
!926 = !{i32 120, !794}
!927 = !{i32 22, !794}
!928 = !{i32 26, !794}
!929 = !{i32 29, !794}
!930 = !{i32 32, !794}
!931 = !{i32 35, !794}
!932 = !{i32 38, !794}
!933 = !{i32 41, !794}
!934 = !{i32 44, !794}
!935 = !{i32 47, !794}
!936 = !{i32 56, !794}
!937 = !{i32 63, !794}
!938 = !{i32 70, !794}
!939 = !{i32 77, !794}
!940 = !{i32 84, !794}
!941 = !{i32 91, !794}
!942 = !{i32 98, !794}
!943 = !{i32 48, !798}
!944 = !{i32 57, !798}
!945 = !{i32 64, !798}
!946 = !{i32 71, !798}
!947 = !{i32 78, !798}
!948 = !{i32 85, !798}
!949 = !{i32 92, !798}
!950 = !{i32 99, !798}
!951 = !{i32 49, !798}
!952 = !{i32 50, !798}
!953 = !{i32 58, !798}
!954 = !{i32 65, !798}
!955 = !{i32 72, !798}
!956 = !{i32 79, !798}
!957 = !{i32 86, !798}
!958 = !{i32 93, !798}
!959 = !{i32 100, !798}
!960 = !{i32 23, !798}
!961 = !{i32 27, !798}
!962 = !{i32 30, !798}
!963 = !{i32 33, !798}
!964 = !{i32 36, !798}
!965 = !{i32 39, !798}
!966 = !{i32 42, !798}
!967 = !{i32 45, !798}
!968 = !{i32 51, !798}
!969 = !{i32 59, !798}
!970 = !{i32 66, !798}
!971 = !{i32 73, !798}
!972 = !{i32 80, !798}
!973 = !{i32 87, !798}
!974 = !{i32 94, !798}
!975 = !{i32 101, !798}
!976 = !{i32 25, !798}
!977 = !{i32 28, !798}
!978 = !{i32 31, !798}
!979 = !{i32 34, !798}
!980 = !{i32 37, !798}
!981 = !{i32 40, !798}
!982 = !{i32 43, !798}
!983 = !{i32 46, !798}
!984 = !{i32 52, !798}
!985 = !{i32 60, !798}
!986 = !{i32 67, !798}
!987 = !{i32 74, !798}
!988 = !{i32 81, !798}
!989 = !{i32 88, !798}
!990 = !{i32 95, !798}
!991 = !{i32 102, !798}
!992 = !{i32 53, !798}
!993 = !{i32 61, !798}
!994 = !{i32 68, !798}
!995 = !{i32 75, !798}
!996 = !{i32 82, !798}
!997 = !{i32 89, !798}
!998 = !{i32 96, !798}
!999 = !{i32 103, !798}
!1000 = !{i32 54, !798}
!1001 = !{i32 55, !798}
!1002 = !{i32 62, !798}
!1003 = !{i32 69, !798}
!1004 = !{i32 76, !798}
!1005 = !{i32 83, !798}
!1006 = !{i32 90, !798}
!1007 = !{i32 97, !798}
!1008 = !{i32 104, !798}
!1009 = !{i32 22}
!1010 = !{!1011, !793, !1012, !797}
!1011 = !{i32 105, !295}
!1012 = !{i32 23, !293}
!1013 = !{i32 252}
!1014 = !{!1015, !1016, !1017, !1018, !1019, !1020, !1021, !1022, !1023, !1024, !1025, !1026, !1027, !1028, !1029, !1030, !1031, !1032, !1033, !1034, !1035, !1036, !1037, !1038, !1039, !1040, !1041, !1042, !1043, !1044, !1045, !1046, !1047, !1048, !1049, !1050, !1051, !1052, !1053, !1054, !1055, !1056, !1057, !1058, !1059, !1060, !1061, !1062, !1063, !1064, !1065, !1066, !1067, !1068, !1069, !1070}
!1015 = !{i32 121, !286}
!1016 = !{i32 122, !286}
!1017 = !{i32 123, !286}
!1018 = !{i32 124, !286}
!1019 = !{i32 125, !286}
!1020 = !{i32 126, !286}
!1021 = !{i32 127, !286}
!1022 = !{i32 128, !286}
!1023 = !{i32 129, !288}
!1024 = !{i32 130, !288}
!1025 = !{i32 131, !288}
!1026 = !{i32 132, !288}
!1027 = !{i32 133, !288}
!1028 = !{i32 134, !288}
!1029 = !{i32 135, !288}
!1030 = !{i32 136, !288}
!1031 = !{i32 137, !286}
!1032 = !{i32 138, !286}
!1033 = !{i32 139, !286}
!1034 = !{i32 140, !286}
!1035 = !{i32 141, !286}
!1036 = !{i32 142, !286}
!1037 = !{i32 143, !286}
!1038 = !{i32 144, !286}
!1039 = !{i32 145, !288}
!1040 = !{i32 146, !288}
!1041 = !{i32 147, !288}
!1042 = !{i32 148, !288}
!1043 = !{i32 149, !288}
!1044 = !{i32 150, !288}
!1045 = !{i32 151, !288}
!1046 = !{i32 152, !288}
!1047 = !{i32 153, !286}
!1048 = !{i32 154, !286}
!1049 = !{i32 155, !286}
!1050 = !{i32 156, !286}
!1051 = !{i32 157, !286}
!1052 = !{i32 158, !286}
!1053 = !{i32 159, !286}
!1054 = !{i32 160, !286}
!1055 = !{i32 161, !288}
!1056 = !{i32 162, !288}
!1057 = !{i32 163, !288}
!1058 = !{i32 164, !288}
!1059 = !{i32 165, !288}
!1060 = !{i32 166, !288}
!1061 = !{i32 167, !288}
!1062 = !{i32 168, !288}
!1063 = !{i32 169, !286}
!1064 = !{i32 170, !286}
!1065 = !{i32 171, !286}
!1066 = !{i32 172, !286}
!1067 = !{i32 173, !286}
!1068 = !{i32 174, !286}
!1069 = !{i32 175, !286}
!1070 = !{i32 176, !286}
!1071 = !{i32 26}
!1072 = !{!1073, !793, !1074, !797}
!1073 = !{i32 106, !295}
!1074 = !{i32 27, !293}
!1075 = !{i32 253}
!1076 = !{i32 29}
!1077 = !{!1078, !793, !1079, !797}
!1078 = !{i32 107, !295}
!1079 = !{i32 30, !293}
!1080 = !{i32 254}
!1081 = !{i32 32}
!1082 = !{!1083, !793, !1084, !797}
!1083 = !{i32 108, !295}
!1084 = !{i32 33, !293}
!1085 = !{i32 255}
!1086 = !{i32 35}
!1087 = !{!1088, !793, !1089, !797}
!1088 = !{i32 109, !295}
!1089 = !{i32 36, !293}
!1090 = !{i32 256}
!1091 = !{i32 38}
!1092 = !{!1093, !793, !1094, !797}
!1093 = !{i32 110, !295}
!1094 = !{i32 39, !293}
!1095 = !{i32 257}
!1096 = !{i32 41}
!1097 = !{!1098, !793, !1099, !797}
!1098 = !{i32 111, !295}
!1099 = !{i32 42, !293}
!1100 = !{i32 258}
!1101 = !{i32 44}
!1102 = !{!1103, !793, !1104, !797}
!1103 = !{i32 112, !295}
!1104 = !{i32 45, !293}
!1105 = !{i32 259}
!1106 = !{i32 47}
!1107 = !{!1108, !793, !1109, !1110, !1111, !797, !1112, !1113}
!1108 = !{i32 113, !295}
!1109 = !{i32 48, !293}
!1110 = !{i32 49, !293}
!1111 = !{i32 51, !293}
!1112 = !{i32 53, !293}
!1113 = !{i32 54, !293}
!1114 = !{i32 314}
!1115 = !{!1116, !1117, !1118, !1119, !1120, !1121, !1122, !1123, !1124, !1125, !1126, !1127, !1128, !1129, !1130, !1131, !1132, !1133, !1134, !1135, !1136, !1137, !1138, !1139, !1140, !1141, !1142, !1143, !1144, !1145, !1146, !1147, !1148, !1149, !1150, !1151, !1152, !1153, !1154, !1155, !1156, !1157, !1158, !1159, !1160, !1161, !1162, !1163, !1164, !1165, !1166, !1167, !1168, !1169, !1170, !1171, !1172, !1173, !1174, !1175, !1176, !1177, !1178, !1179, !1180, !1181, !1182, !1183, !1184, !1185, !1186, !1187}
!1116 = !{i32 177, !286}
!1117 = !{i32 178, !286}
!1118 = !{i32 179, !286}
!1119 = !{i32 180, !286}
!1120 = !{i32 181, !286}
!1121 = !{i32 182, !286}
!1122 = !{i32 183, !286}
!1123 = !{i32 184, !286}
!1124 = !{i32 185, !286}
!1125 = !{i32 186, !286}
!1126 = !{i32 187, !286}
!1127 = !{i32 188, !286}
!1128 = !{i32 189, !286}
!1129 = !{i32 190, !286}
!1130 = !{i32 191, !286}
!1131 = !{i32 192, !286}
!1132 = !{i32 193, !288}
!1133 = !{i32 194, !288}
!1134 = !{i32 195, !288}
!1135 = !{i32 196, !288}
!1136 = !{i32 197, !288}
!1137 = !{i32 198, !288}
!1138 = !{i32 199, !288}
!1139 = !{i32 200, !288}
!1140 = !{i32 201, !286}
!1141 = !{i32 202, !286}
!1142 = !{i32 203, !286}
!1143 = !{i32 204, !286}
!1144 = !{i32 205, !286}
!1145 = !{i32 206, !286}
!1146 = !{i32 207, !286}
!1147 = !{i32 208, !286}
!1148 = !{i32 209, !288}
!1149 = !{i32 210, !288}
!1150 = !{i32 211, !288}
!1151 = !{i32 212, !288}
!1152 = !{i32 213, !288}
!1153 = !{i32 214, !288}
!1154 = !{i32 215, !288}
!1155 = !{i32 216, !288}
!1156 = !{i32 217, !286}
!1157 = !{i32 218, !286}
!1158 = !{i32 219, !286}
!1159 = !{i32 220, !286}
!1160 = !{i32 221, !286}
!1161 = !{i32 222, !286}
!1162 = !{i32 223, !286}
!1163 = !{i32 224, !286}
!1164 = !{i32 225, !286}
!1165 = !{i32 226, !286}
!1166 = !{i32 227, !286}
!1167 = !{i32 228, !286}
!1168 = !{i32 229, !286}
!1169 = !{i32 230, !286}
!1170 = !{i32 231, !286}
!1171 = !{i32 232, !286}
!1172 = !{i32 233, !288}
!1173 = !{i32 234, !288}
!1174 = !{i32 235, !288}
!1175 = !{i32 236, !288}
!1176 = !{i32 237, !288}
!1177 = !{i32 238, !288}
!1178 = !{i32 239, !288}
!1179 = !{i32 240, !288}
!1180 = !{i32 241, !286}
!1181 = !{i32 242, !286}
!1182 = !{i32 243, !286}
!1183 = !{i32 244, !286}
!1184 = !{i32 245, !286}
!1185 = !{i32 246, !286}
!1186 = !{i32 247, !286}
!1187 = !{i32 248, !286}
!1188 = !{i32 56}
!1189 = !{!1190, !793, !1191, !1110, !1192, !797, !1193, !1113}
!1190 = !{i32 114, !295}
!1191 = !{i32 57, !293}
!1192 = !{i32 59, !293}
!1193 = !{i32 61, !293}
!1194 = !{i32 315}
!1195 = !{i32 63}
!1196 = !{!1197, !793, !1198, !1110, !1199, !797, !1200, !1113}
!1197 = !{i32 115, !295}
!1198 = !{i32 64, !293}
!1199 = !{i32 66, !293}
!1200 = !{i32 68, !293}
!1201 = !{i32 316}
!1202 = !{i32 70}
!1203 = !{!1204, !793, !1205, !1110, !1206, !797, !1207, !1113}
!1204 = !{i32 116, !295}
!1205 = !{i32 71, !293}
!1206 = !{i32 73, !293}
!1207 = !{i32 75, !293}
!1208 = !{i32 317}
!1209 = !{i32 77}
!1210 = !{!1211, !793, !1212, !1110, !1213, !797, !1214, !1113}
!1211 = !{i32 117, !295}
!1212 = !{i32 78, !293}
!1213 = !{i32 80, !293}
!1214 = !{i32 82, !293}
!1215 = !{i32 318}
!1216 = !{i32 84}
!1217 = !{!1218, !793, !1219, !1110, !1220, !797, !1221, !1113}
!1218 = !{i32 118, !295}
!1219 = !{i32 85, !293}
!1220 = !{i32 87, !293}
!1221 = !{i32 89, !293}
!1222 = !{i32 319}
!1223 = !{i32 91}
!1224 = !{!1225, !793, !1226, !1110, !1227, !797, !1228, !1113}
!1225 = !{i32 119, !295}
!1226 = !{i32 92, !293}
!1227 = !{i32 94, !293}
!1228 = !{i32 96, !293}
!1229 = !{i32 320}
!1230 = !{i32 98}
!1231 = !{!1232, !793, !1233, !1110, !1234, !797, !1235, !1113}
!1232 = !{i32 120, !295}
!1233 = !{i32 99, !293}
!1234 = !{i32 101, !293}
!1235 = !{i32 103, !293}
!1236 = !{i32 321}
!1237 = !{i32 1}
!1238 = !{!1239, !1240}
!1239 = !{i32 2, !288}
!1240 = !{i32 0, !335}
!1241 = !{i32 3}
!1242 = !{!1243, !1244}
!1243 = !{i32 249, !293}
!1244 = !{i32 4, !295}
!1245 = distinct !{!1245, !1246, !1248, !1249}
!1246 = !{i32 189, i32 9, !1247, null}
!1247 = !{i32 786443, !743, i32 176, i32 9, !302, i32 0}
!1248 = !{!"llvm.loop.name", !"loop2"}
!1249 = !{!"llvm.loop.tripcount", i32 64, i32 64, i32 64, !"user", !1250}
!1250 = !{i32 177, i32 9, !1251, null}
!1251 = !{i32 786443, !1247, !302}
!1252 = !{i32 303}
!1253 = !{!1254, !1255}
!1254 = !{i32 250, !286}
!1255 = !{i32 251, !288}
!1256 = !{i32 10, i32 10, i32 0, i32 0}
!1257 = !{i32 8, i32 8, i32 0, i32 0}
!1258 = !{i32 121}
!1259 = !{!1260, !1261, !1262, !1263, !1264, !1265, !1266, !1267, !1268, !1269, !1270, !1271, !1272, !1273, !1274, !1275, !1276, !1277, !1278, !1279, !1280, !1281, !1282, !1283, !1284, !1285, !1286, !1287, !1288, !1289, !1290, !1291}
!1260 = !{i32 252, !293}
!1261 = !{i32 253, !293}
!1262 = !{i32 254, !293}
!1263 = !{i32 255, !293}
!1264 = !{i32 256, !293}
!1265 = !{i32 257, !293}
!1266 = !{i32 258, !293}
!1267 = !{i32 259, !293}
!1268 = !{i32 129, !293}
!1269 = !{i32 130, !293}
!1270 = !{i32 131, !293}
!1271 = !{i32 132, !293}
!1272 = !{i32 133, !293}
!1273 = !{i32 134, !293}
!1274 = !{i32 135, !293}
!1275 = !{i32 136, !293}
!1276 = !{i32 145, !293}
!1277 = !{i32 146, !293}
!1278 = !{i32 147, !293}
!1279 = !{i32 148, !293}
!1280 = !{i32 149, !293}
!1281 = !{i32 150, !293}
!1282 = !{i32 151, !293}
!1283 = !{i32 152, !293}
!1284 = !{i32 161, !293}
!1285 = !{i32 162, !293}
!1286 = !{i32 163, !293}
!1287 = !{i32 164, !293}
!1288 = !{i32 165, !293}
!1289 = !{i32 166, !293}
!1290 = !{i32 167, !293}
!1291 = !{i32 168, !293}
!1292 = !{i32 306}
!1293 = !{!1294, !1295, !1296, !1297, !1298, !1299, !1300, !1301, !1302, !1303, !1304, !1305, !1306, !1307, !1308, !1309, !1310, !1311, !1312, !1313, !1314, !1315, !1316, !1317, !1318, !1319, !1320, !1321, !1322, !1323, !1324, !1325, !1326, !1327, !1328, !1329, !1330, !1331, !1332, !1333, !1334, !1335}
!1294 = !{i32 260, !286}
!1295 = !{i32 261, !286}
!1296 = !{i32 262, !286}
!1297 = !{i32 263, !286}
!1298 = !{i32 264, !286}
!1299 = !{i32 265, !286}
!1300 = !{i32 266, !286}
!1301 = !{i32 267, !286}
!1302 = !{i32 268, !288}
!1303 = !{i32 269, !288}
!1304 = !{i32 270, !288}
!1305 = !{i32 271, !288}
!1306 = !{i32 272, !288}
!1307 = !{i32 273, !288}
!1308 = !{i32 274, !288}
!1309 = !{i32 275, !288}
!1310 = !{i32 49, !286}
!1311 = !{i32 276, !288}
!1312 = !{i32 277, !288}
!1313 = !{i32 278, !288}
!1314 = !{i32 279, !288}
!1315 = !{i32 280, !288}
!1316 = !{i32 281, !288}
!1317 = !{i32 282, !288}
!1318 = !{i32 283, !288}
!1319 = !{i32 284, !286}
!1320 = !{i32 285, !286}
!1321 = !{i32 286, !286}
!1322 = !{i32 287, !286}
!1323 = !{i32 288, !286}
!1324 = !{i32 289, !286}
!1325 = !{i32 290, !286}
!1326 = !{i32 291, !286}
!1327 = !{i32 292, !288}
!1328 = !{i32 293, !288}
!1329 = !{i32 294, !288}
!1330 = !{i32 295, !288}
!1331 = !{i32 296, !288}
!1332 = !{i32 297, !288}
!1333 = !{i32 298, !288}
!1334 = !{i32 299, !288}
!1335 = !{i32 54, !286}
!1336 = !{i32 122}
!1337 = !{i32 307}
!1338 = !{i32 123}
!1339 = !{i32 308}
!1340 = !{i32 124}
!1341 = !{i32 301}
!1342 = !{!1343, !1294, !1295, !1296, !1297, !1298, !1299, !1300, !1301, !1302, !1303, !1304, !1305, !1306, !1307, !1308, !1309, !1310, !1311, !1312, !1313, !1314, !1315, !1316, !1317, !1318, !1319, !1320, !1321, !1322, !1323, !1324, !1325, !1326, !1327, !1328, !1329, !1330, !1331, !1332, !1333, !1334, !1335}
!1343 = !{i32 300, !1344}
!1344 = !{!"WAW", i32 1, !">", i32 58, i1 true}
!1345 = !{i32 125}
!1346 = !{i32 300}
!1347 = !{!1348, !1350, !1294, !1295, !1296, !1297, !1298, !1299, !1300, !1301, !1302, !1303, !1304, !1305, !1306, !1307, !1308, !1309, !1310, !1311, !1312, !1313, !1314, !1315, !1316, !1317, !1318, !1319, !1320, !1321, !1322, !1323, !1324, !1325, !1326, !1327, !1328, !1329, !1330, !1331, !1332, !1333, !1334, !1335}
!1348 = !{i32 301, !1349}
!1349 = !{!"WAW", i32 1, !"<", i32 58, i1 true}
!1350 = !{i32 302, !1351}
!1351 = !{!"WAW", i32 1, !">", i32 8, i1 true}
!1352 = !{i32 126}
!1353 = !{i32 302}
!1354 = !{!1355, !1294, !1295, !1296, !1297, !1298, !1299, !1300, !1301, !1302, !1303, !1304, !1305, !1306, !1307, !1308, !1309, !1310, !1311, !1312, !1313, !1314, !1315, !1316, !1317, !1318, !1319, !1320, !1321, !1322, !1323, !1324, !1325, !1326, !1327, !1328, !1329, !1330, !1331, !1332, !1333, !1334, !1335}
!1355 = !{i32 300, !1356}
!1356 = !{!"WAW", i32 1, !"<", i32 8, i1 true}
!1357 = !{i32 127}
!1358 = !{i32 309}
!1359 = !{i32 128}
!1360 = !{i32 310}
!1361 = !{i32 4}
!1362 = !{!1363, !1364}
!1363 = !{i32 249, !288}
!1364 = !{i32 3, !335}
!1365 = !{i32 250}
!1366 = !{!1367, !1368}
!1367 = !{i32 303, !293}
!1368 = !{i32 251, !295}
!1369 = distinct !{!1369, !1370, !1372, !1373}
!1370 = !{i32 205, i32 9, !1371, null}
!1371 = !{i32 786443, !743, i32 191, i32 9, !302, i32 0}
!1372 = !{!"llvm.loop.name", !"loop3"}
!1373 = !{!"llvm.loop.tripcount", i32 64, i32 64, i32 64, !"user", !1374}
!1374 = !{i32 192, i32 9, !1375, null}
!1375 = !{i32 786443, !1371, !302}
!1376 = !{i32 311}
!1377 = !{!1378, !1379}
!1378 = !{i32 304, !286}
!1379 = !{i32 305, !288}
!1380 = !{i32 260}
!1381 = !{!1382, !1383, !1384, !1385, !1386, !1387, !1388, !1389, !1390, !1391, !1392, !1393, !1394, !1395, !1396, !1397, !1398, !1399, !1400, !1401, !1402, !1403, !1404, !1405, !1406, !1407, !1408, !1409, !1410, !1411, !1412, !1413}
!1382 = !{i32 306, !293}
!1383 = !{i32 307, !293}
!1384 = !{i32 308, !293}
!1385 = !{i32 301, !293}
!1386 = !{i32 300, !293}
!1387 = !{i32 302, !293}
!1388 = !{i32 309, !293}
!1389 = !{i32 310, !293}
!1390 = !{i32 268, !293}
!1391 = !{i32 269, !293}
!1392 = !{i32 270, !293}
!1393 = !{i32 271, !293}
!1394 = !{i32 272, !293}
!1395 = !{i32 273, !293}
!1396 = !{i32 274, !293}
!1397 = !{i32 275, !293}
!1398 = !{i32 276, !293}
!1399 = !{i32 277, !293}
!1400 = !{i32 278, !293}
!1401 = !{i32 279, !293}
!1402 = !{i32 280, !293}
!1403 = !{i32 281, !293}
!1404 = !{i32 282, !293}
!1405 = !{i32 283, !293}
!1406 = !{i32 292, !293}
!1407 = !{i32 293, !293}
!1408 = !{i32 294, !293}
!1409 = !{i32 295, !293}
!1410 = !{i32 296, !293}
!1411 = !{i32 297, !293}
!1412 = !{i32 298, !293}
!1413 = !{i32 299, !293}
!1414 = !{i32 129}
!1415 = !{!1416, !1417, !1418, !1419, !1420, !1421, !1422, !1423, !1015, !1016, !1017, !1018, !1019, !1020, !1021, !1022, !1031, !1032, !1033, !1034, !1035, !1036, !1037, !1038, !1039, !1040, !1041, !1042, !1043, !1044, !1045, !1046, !1047, !1048, !1049, !1050, !1051, !1052, !1053, !1054, !1055, !1056, !1057, !1058, !1059, !1060, !1061, !1062, !1063, !1064, !1065, !1066, !1067, !1068, !1069, !1070}
!1416 = !{i32 252, !288}
!1417 = !{i32 253, !288}
!1418 = !{i32 254, !288}
!1419 = !{i32 255, !288}
!1420 = !{i32 256, !288}
!1421 = !{i32 257, !288}
!1422 = !{i32 258, !288}
!1423 = !{i32 259, !288}
!1424 = !{i32 261}
!1425 = !{i32 130}
!1426 = !{i32 262}
!1427 = !{i32 131}
!1428 = !{i32 263}
!1429 = !{i32 132}
!1430 = !{i32 264}
!1431 = !{i32 133}
!1432 = !{i32 265}
!1433 = !{i32 134}
!1434 = !{i32 266}
!1435 = !{i32 135}
!1436 = !{i32 267}
!1437 = !{i32 136}
!1438 = !{i32 251}
!1439 = !{!1440, !1441}
!1440 = !{i32 303, !288}
!1441 = !{i32 250, !335}
!1442 = !{i32 304}
!1443 = !{!1444, !1445}
!1444 = !{i32 311, !293}
!1445 = !{i32 305, !295}
!1446 = distinct !{!1446, !1447, !1449, !1450}
!1447 = !{i32 222, i32 9, !1448, null}
!1448 = !{i32 786443, !743, i32 208, i32 9, !302, i32 0}
!1449 = !{!"llvm.loop.name", !"loop4"}
!1450 = !{!"llvm.loop.tripcount", i32 64, i32 64, i32 64, !"user", !1451}
!1451 = !{i32 209, i32 9, !1452, null}
!1452 = !{i32 786443, !1448, !302}
!1453 = !{i32 322}
!1454 = !{!1455, !1456}
!1455 = !{i32 312, !286}
!1456 = !{i32 313, !288}
!1457 = !{i32 177}
!1458 = !{!1459, !1460, !1461, !1462, !1463, !1464, !1465, !1466, !1467, !1468, !1469, !1470, !1471, !1472, !1473, !1474, !1475, !1476, !1477, !1478, !1479, !1480, !1481, !1482, !1483, !1484, !1485, !1486, !1487, !1488, !1489, !1490}
!1459 = !{i32 314, !293}
!1460 = !{i32 315, !293}
!1461 = !{i32 316, !293}
!1462 = !{i32 317, !293}
!1463 = !{i32 318, !293}
!1464 = !{i32 319, !293}
!1465 = !{i32 320, !293}
!1466 = !{i32 321, !293}
!1467 = !{i32 193, !293}
!1468 = !{i32 194, !293}
!1469 = !{i32 195, !293}
!1470 = !{i32 196, !293}
!1471 = !{i32 197, !293}
!1472 = !{i32 198, !293}
!1473 = !{i32 199, !293}
!1474 = !{i32 200, !293}
!1475 = !{i32 209, !293}
!1476 = !{i32 210, !293}
!1477 = !{i32 211, !293}
!1478 = !{i32 212, !293}
!1479 = !{i32 213, !293}
!1480 = !{i32 214, !293}
!1481 = !{i32 215, !293}
!1482 = !{i32 216, !293}
!1483 = !{i32 233, !293}
!1484 = !{i32 234, !293}
!1485 = !{i32 235, !293}
!1486 = !{i32 236, !293}
!1487 = !{i32 237, !293}
!1488 = !{i32 238, !293}
!1489 = !{i32 239, !293}
!1490 = !{i32 240, !293}
!1491 = !{i32 268}
!1492 = !{!1493, !1494, !1495, !1496, !1497, !1498, !1499, !1500, !1294, !1295, !1296, !1297, !1298, !1299, !1300, !1301, !1310, !1311, !1312, !1313, !1314, !1315, !1316, !1317, !1318, !1319, !1320, !1321, !1322, !1323, !1324, !1325, !1326, !1327, !1328, !1329, !1330, !1331, !1332, !1333, !1334, !1335}
!1493 = !{i32 306, !288}
!1494 = !{i32 307, !288}
!1495 = !{i32 308, !288}
!1496 = !{i32 301, !288}
!1497 = !{i32 300, !288}
!1498 = !{i32 302, !288}
!1499 = !{i32 309, !288}
!1500 = !{i32 310, !288}
!1501 = !{i32 178}
!1502 = !{i32 269}
!1503 = !{i32 179}
!1504 = !{i32 270}
!1505 = !{i32 180}
!1506 = !{i32 271}
!1507 = !{!1493, !1494, !1495, !1496, !1497, !1498, !1499, !1500, !1294, !1295, !1296, !1297, !1298, !1299, !1300, !1301, !1508, !1310, !1311, !1312, !1313, !1314, !1315, !1316, !1317, !1318, !1319, !1320, !1321, !1322, !1323, !1324, !1325, !1326, !1327, !1328, !1329, !1330, !1331, !1332, !1333, !1334, !1335}
!1508 = !{i32 272, !1344}
!1509 = !{i32 181}
!1510 = !{i32 272}
!1511 = !{!1493, !1494, !1495, !1496, !1497, !1498, !1499, !1500, !1294, !1295, !1296, !1297, !1298, !1299, !1300, !1301, !1512, !1513, !1310, !1311, !1312, !1313, !1314, !1315, !1316, !1317, !1318, !1319, !1320, !1321, !1322, !1323, !1324, !1325, !1326, !1327, !1328, !1329, !1330, !1331, !1332, !1333, !1334, !1335}
!1512 = !{i32 271, !1349}
!1513 = !{i32 273, !1351}
!1514 = !{i32 182}
!1515 = !{i32 273}
!1516 = !{!1493, !1494, !1495, !1496, !1497, !1498, !1499, !1500, !1294, !1295, !1296, !1297, !1298, !1299, !1300, !1301, !1517, !1310, !1311, !1312, !1313, !1314, !1315, !1316, !1317, !1318, !1319, !1320, !1321, !1322, !1323, !1324, !1325, !1326, !1327, !1328, !1329, !1330, !1331, !1332, !1333, !1334, !1335}
!1517 = !{i32 272, !1356}
!1518 = !{i32 183}
!1519 = !{i32 274}
!1520 = !{i32 184}
!1521 = !{i32 275}
!1522 = !{i32 305}
!1523 = !{!1524, !1525}
!1524 = !{i32 311, !288}
!1525 = !{i32 304, !335}
!1526 = !{i32 312}
!1527 = !{!1528, !1529}
!1528 = !{i32 322, !293}
!1529 = !{i32 313, !295}
!1530 = distinct !{!1530, !1531, !1533, !1534}
!1531 = !{i32 248, i32 9, !1532, null}
!1532 = !{i32 786443, !743, i32 224, i32 9, !302, i32 0}
!1533 = !{!"llvm.loop.name", !"loop5"}
!1534 = !{!"llvm.loop.tripcount", i32 64, i32 64, i32 64, !"user", !1535}
!1535 = !{i32 225, i32 9, !1536, null}
!1536 = !{i32 786443, !1532, !302}
!1537 = !{i32 325}
!1538 = !{!1539, !1540}
!1539 = !{i32 323, !286}
!1540 = !{i32 324, !288}
!1541 = !{i32 185}
!1542 = !{!1459, !1460, !1461, !1462, !1463, !1464, !1465, !1466, !1543, !1475, !1476, !1477, !1478, !1479, !1480, !1481, !1482, !1483, !1484, !1485, !1486, !1487, !1488, !1489, !1490}
!1543 = !{i32 193, !320}
!1544 = !{i32 186}
!1545 = !{!1459, !1460, !1461, !1462, !1463, !1464, !1465, !1466, !1546, !1475, !1476, !1477, !1478, !1479, !1480, !1481, !1482, !1483, !1484, !1485, !1486, !1487, !1488, !1489, !1490}
!1546 = !{i32 194, !320}
!1547 = !{i32 187}
!1548 = !{!1459, !1460, !1461, !1462, !1463, !1464, !1465, !1466, !1549, !1475, !1476, !1477, !1478, !1479, !1480, !1481, !1482, !1483, !1484, !1485, !1486, !1487, !1488, !1489, !1490}
!1549 = !{i32 195, !320}
!1550 = !{i32 188}
!1551 = !{!1459, !1460, !1461, !1462, !1463, !1464, !1465, !1466, !1552, !1475, !1476, !1477, !1478, !1479, !1480, !1481, !1482, !1483, !1484, !1485, !1486, !1487, !1488, !1489, !1490}
!1552 = !{i32 196, !320}
!1553 = !{i32 189}
!1554 = !{!1459, !1460, !1461, !1462, !1463, !1464, !1465, !1466, !1555, !1475, !1476, !1477, !1478, !1479, !1480, !1481, !1482, !1483, !1484, !1485, !1486, !1487, !1488, !1489, !1490}
!1555 = !{i32 197, !320}
!1556 = !{i32 190}
!1557 = !{!1459, !1460, !1461, !1462, !1463, !1464, !1465, !1466, !1558, !1475, !1476, !1477, !1478, !1479, !1480, !1481, !1482, !1483, !1484, !1485, !1486, !1487, !1488, !1489, !1490}
!1558 = !{i32 198, !320}
!1559 = !{i32 191}
!1560 = !{!1459, !1460, !1461, !1462, !1463, !1464, !1465, !1466, !1561, !1475, !1476, !1477, !1478, !1479, !1480, !1481, !1482, !1483, !1484, !1485, !1486, !1487, !1488, !1489, !1490}
!1561 = !{i32 199, !320}
!1562 = !{i32 192}
!1563 = !{!1459, !1460, !1461, !1462, !1463, !1464, !1465, !1466, !1564, !1475, !1476, !1477, !1478, !1479, !1480, !1481, !1482, !1483, !1484, !1485, !1486, !1487, !1488, !1489, !1490}
!1564 = !{i32 200, !320}
!1565 = !{i32 48}
!1566 = !{!1567, !1568, !1569, !1570, !1572, !841, !797, !842, !843, !844, !845}
!1567 = !{i32 113, !288}
!1568 = !{i32 21, !798}
!1569 = !{i32 47, !286}
!1570 = !{i32 49, !1571}
!1571 = !{!"WAW", !"indep", i32 1, !"*", i32 -1, i1 true}
!1572 = !{i32 50, !335}
!1573 = !{i32 57}
!1574 = !{!1575, !1568, !1576, !1570, !1577, !851, !797, !852, !853, !844, !854}
!1575 = !{i32 114, !288}
!1576 = !{i32 56, !286}
!1577 = !{i32 58, !335}
!1578 = !{i32 64}
!1579 = !{!1580, !1568, !1581, !1570, !1582, !860, !797, !861, !862, !844, !863}
!1580 = !{i32 115, !288}
!1581 = !{i32 63, !286}
!1582 = !{i32 65, !335}
!1583 = !{i32 71}
!1584 = !{!1585, !1568, !1586, !1570, !1587, !869, !797, !870, !871, !844, !872}
!1585 = !{i32 116, !288}
!1586 = !{i32 70, !286}
!1587 = !{i32 72, !335}
!1588 = !{i32 78}
!1589 = !{!1590, !1568, !1591, !1570, !1592, !878, !797, !879, !880, !844, !881}
!1590 = !{i32 117, !288}
!1591 = !{i32 77, !286}
!1592 = !{i32 79, !335}
!1593 = !{i32 85}
!1594 = !{!1595, !1568, !1596, !1570, !1597, !887, !797, !888, !889, !844, !890}
!1595 = !{i32 118, !288}
!1596 = !{i32 84, !286}
!1597 = !{i32 86, !335}
!1598 = !{i32 92}
!1599 = !{!1600, !1568, !1601, !1570, !1602, !896, !797, !897, !898, !844, !899}
!1600 = !{i32 119, !288}
!1601 = !{i32 91, !286}
!1602 = !{i32 93, !335}
!1603 = !{i32 99}
!1604 = !{!1605, !1568, !1606, !1570, !1607, !905, !797, !906, !907, !844, !908}
!1605 = !{i32 120, !288}
!1606 = !{i32 98, !286}
!1607 = !{i32 100, !335}
!1608 = !{i32 49}
!1609 = !{!1567, !1575, !1580, !1585, !1590, !1595, !1600, !1605, !1568, !1569, !1576, !1581, !1586, !1591, !1596, !1601, !1606, !1382, !1383, !1384, !1385, !1386, !1387, !1388, !1389, !1390, !1391, !1392, !1393, !1394, !1395, !1396, !1397, !1610, !1611, !1612, !1613, !1614, !1615, !1616, !1617, !1572, !1577, !1582, !1587, !1592, !1597, !1602, !1607, !841, !851, !860, !869, !878, !887, !896, !905, !797, !842, !852, !861, !870, !879, !888, !897, !906, !1398, !1399, !1400, !1401, !1402, !1403, !1404, !1405, !1406, !1407, !1408, !1409, !1410, !1411, !1412, !1413, !843, !853, !862, !871, !880, !889, !898, !907, !844, !845, !854, !863, !872, !881, !890, !899, !908}
!1610 = !{i32 48, !1571}
!1611 = !{i32 57, !1571}
!1612 = !{i32 64, !1571}
!1613 = !{i32 71, !1571}
!1614 = !{i32 78, !1571}
!1615 = !{i32 85, !1571}
!1616 = !{i32 92, !1571}
!1617 = !{i32 99, !1571}
!1618 = !{i32 50}
!1619 = !{!1620, !1568, !1621, !1622, !1111, !797, !1112, !1113}
!1620 = !{i32 113, !293}
!1621 = !{i32 48, !295}
!1622 = !{i32 49, !295}
!1623 = !{i32 193}
!1624 = !{!1625, !1626, !1627, !1628, !1629, !1630, !1631, !1632, !1116, !1117, !1118, !1119, !1120, !1121, !1122, !1123, !1633, !1140, !1141, !1142, !1143, !1144, !1145, !1146, !1147, !1148, !1149, !1150, !1151, !1152, !1153, !1154, !1155, !1156, !1157, !1158, !1159, !1160, !1161, !1162, !1163, !1164, !1165, !1166, !1167, !1168, !1169, !1170, !1171, !1172, !1173, !1174, !1175, !1176, !1177, !1178, !1179, !1180, !1181, !1182, !1183, !1184, !1185, !1186, !1187}
!1625 = !{i32 314, !288}
!1626 = !{i32 315, !288}
!1627 = !{i32 316, !288}
!1628 = !{i32 317, !288}
!1629 = !{i32 318, !288}
!1630 = !{i32 319, !288}
!1631 = !{i32 320, !288}
!1632 = !{i32 321, !288}
!1633 = !{i32 185, !327}
!1634 = !{i32 58}
!1635 = !{!1636, !1568, !1637, !1622, !1192, !797, !1193, !1113}
!1636 = !{i32 114, !293}
!1637 = !{i32 57, !295}
!1638 = !{i32 194}
!1639 = !{!1625, !1626, !1627, !1628, !1629, !1630, !1631, !1632, !1116, !1117, !1118, !1119, !1120, !1121, !1122, !1123, !1640, !1140, !1141, !1142, !1143, !1144, !1145, !1146, !1147, !1148, !1149, !1150, !1151, !1152, !1153, !1154, !1155, !1156, !1157, !1158, !1159, !1160, !1161, !1162, !1163, !1164, !1165, !1166, !1167, !1168, !1169, !1170, !1171, !1172, !1173, !1174, !1175, !1176, !1177, !1178, !1179, !1180, !1181, !1182, !1183, !1184, !1185, !1186, !1187}
!1640 = !{i32 186, !327}
!1641 = !{i32 65}
!1642 = !{!1643, !1568, !1644, !1622, !1199, !797, !1200, !1113}
!1643 = !{i32 115, !293}
!1644 = !{i32 64, !295}
!1645 = !{i32 195}
!1646 = !{!1625, !1626, !1627, !1628, !1629, !1630, !1631, !1632, !1116, !1117, !1118, !1119, !1120, !1121, !1122, !1123, !1647, !1140, !1141, !1142, !1143, !1144, !1145, !1146, !1147, !1148, !1149, !1150, !1151, !1152, !1153, !1154, !1155, !1156, !1157, !1158, !1159, !1160, !1161, !1162, !1163, !1164, !1165, !1166, !1167, !1168, !1169, !1170, !1171, !1172, !1173, !1174, !1175, !1176, !1177, !1178, !1179, !1180, !1181, !1182, !1183, !1184, !1185, !1186, !1187}
!1647 = !{i32 187, !327}
!1648 = !{i32 72}
!1649 = !{!1650, !1568, !1651, !1622, !1206, !797, !1207, !1113}
!1650 = !{i32 116, !293}
!1651 = !{i32 71, !295}
!1652 = !{i32 196}
!1653 = !{!1625, !1626, !1627, !1628, !1629, !1630, !1631, !1632, !1116, !1117, !1118, !1119, !1120, !1121, !1122, !1123, !1654, !1140, !1141, !1142, !1143, !1144, !1145, !1146, !1147, !1148, !1149, !1150, !1151, !1152, !1153, !1154, !1155, !1156, !1157, !1158, !1159, !1160, !1161, !1162, !1163, !1164, !1165, !1166, !1167, !1168, !1169, !1170, !1171, !1172, !1173, !1174, !1175, !1176, !1177, !1178, !1179, !1180, !1181, !1182, !1183, !1184, !1185, !1186, !1187}
!1654 = !{i32 188, !327}
!1655 = !{i32 79}
!1656 = !{!1657, !1568, !1658, !1622, !1213, !797, !1214, !1113}
!1657 = !{i32 117, !293}
!1658 = !{i32 78, !295}
!1659 = !{i32 197}
!1660 = !{!1625, !1626, !1627, !1628, !1629, !1630, !1631, !1632, !1116, !1117, !1118, !1119, !1120, !1121, !1122, !1123, !1661, !1140, !1141, !1142, !1143, !1144, !1145, !1146, !1147, !1148, !1149, !1150, !1151, !1152, !1153, !1154, !1155, !1156, !1157, !1158, !1159, !1160, !1161, !1162, !1163, !1164, !1165, !1166, !1167, !1168, !1169, !1170, !1171, !1172, !1173, !1174, !1175, !1176, !1177, !1178, !1179, !1180, !1181, !1182, !1183, !1184, !1185, !1186, !1187}
!1661 = !{i32 189, !327}
!1662 = !{i32 86}
!1663 = !{!1664, !1568, !1665, !1622, !1220, !797, !1221, !1113}
!1664 = !{i32 118, !293}
!1665 = !{i32 85, !295}
!1666 = !{i32 198}
!1667 = !{!1625, !1626, !1627, !1628, !1629, !1630, !1631, !1632, !1116, !1117, !1118, !1119, !1120, !1121, !1122, !1123, !1668, !1140, !1141, !1142, !1143, !1144, !1145, !1146, !1147, !1148, !1149, !1150, !1151, !1152, !1153, !1154, !1155, !1156, !1157, !1158, !1159, !1160, !1161, !1162, !1163, !1164, !1165, !1166, !1167, !1168, !1169, !1170, !1171, !1172, !1173, !1174, !1175, !1176, !1177, !1178, !1179, !1180, !1181, !1182, !1183, !1184, !1185, !1186, !1187}
!1668 = !{i32 190, !327}
!1669 = !{i32 93}
!1670 = !{!1671, !1568, !1672, !1622, !1227, !797, !1228, !1113}
!1671 = !{i32 119, !293}
!1672 = !{i32 92, !295}
!1673 = !{i32 199}
!1674 = !{!1625, !1626, !1627, !1628, !1629, !1630, !1631, !1632, !1116, !1117, !1118, !1119, !1120, !1121, !1122, !1123, !1675, !1140, !1141, !1142, !1143, !1144, !1145, !1146, !1147, !1148, !1149, !1150, !1151, !1152, !1153, !1154, !1155, !1156, !1157, !1158, !1159, !1160, !1161, !1162, !1163, !1164, !1165, !1166, !1167, !1168, !1169, !1170, !1171, !1172, !1173, !1174, !1175, !1176, !1177, !1178, !1179, !1180, !1181, !1182, !1183, !1184, !1185, !1186, !1187}
!1675 = !{i32 191, !327}
!1676 = !{i32 100}
!1677 = !{!1678, !1568, !1679, !1622, !1234, !797, !1235, !1113}
!1678 = !{i32 120, !293}
!1679 = !{i32 99, !295}
!1680 = !{i32 200}
!1681 = !{!1625, !1626, !1627, !1628, !1629, !1630, !1631, !1632, !1116, !1117, !1118, !1119, !1120, !1121, !1122, !1123, !1682, !1140, !1141, !1142, !1143, !1144, !1145, !1146, !1147, !1148, !1149, !1150, !1151, !1152, !1153, !1154, !1155, !1156, !1157, !1158, !1159, !1160, !1161, !1162, !1163, !1164, !1165, !1166, !1167, !1168, !1169, !1170, !1171, !1172, !1173, !1174, !1175, !1176, !1177, !1178, !1179, !1180, !1181, !1182, !1183, !1184, !1185, !1186, !1187}
!1682 = !{i32 192, !327}
!1683 = !{i32 313}
!1684 = !{!1685, !1686}
!1685 = !{i32 322, !288}
!1686 = !{i32 312, !335}
!1687 = !{i32 323}
!1688 = !{!1689, !1690}
!1689 = !{i32 325, !293}
!1690 = !{i32 324, !295}
!1691 = distinct !{!1691, !1692, !1694, !1695}
!1692 = !{i32 297, i32 9, !1693, null}
!1693 = !{i32 786443, !743, i32 250, i32 9, !302, i32 0}
!1694 = !{!"llvm.loop.name", !"loop6"}
!1695 = !{!"llvm.loop.tripcount", i32 64, i32 64, i32 64, !"user", !1696}
!1696 = !{i32 251, i32 9, !1697, null}
!1697 = !{i32 786443, !1693, !302}
!1698 = !{i32 328}
!1699 = !{!1700, !1701}
!1700 = !{i32 326, !286}
!1701 = !{i32 327, !288}
!1702 = !{i32 137}
!1703 = !{!1260, !1261, !1262, !1263, !1264, !1265, !1266, !1267, !1268, !1269, !1270, !1271, !1272, !1273, !1274, !1275, !1704, !1284, !1285, !1286, !1287, !1288, !1289, !1290, !1291}
!1704 = !{i32 145, !320}
!1705 = !{i32 138}
!1706 = !{!1260, !1261, !1262, !1263, !1264, !1265, !1266, !1267, !1268, !1269, !1270, !1271, !1272, !1273, !1274, !1275, !1707, !1284, !1285, !1286, !1287, !1288, !1289, !1290, !1291}
!1707 = !{i32 146, !320}
!1708 = !{i32 139}
!1709 = !{!1260, !1261, !1262, !1263, !1264, !1265, !1266, !1267, !1268, !1269, !1270, !1271, !1272, !1273, !1274, !1275, !1710, !1284, !1285, !1286, !1287, !1288, !1289, !1290, !1291}
!1710 = !{i32 147, !320}
!1711 = !{i32 140}
!1712 = !{!1260, !1261, !1262, !1263, !1264, !1265, !1266, !1267, !1268, !1269, !1270, !1271, !1272, !1273, !1274, !1275, !1713, !1284, !1285, !1286, !1287, !1288, !1289, !1290, !1291}
!1713 = !{i32 148, !320}
!1714 = !{i32 141}
!1715 = !{!1260, !1261, !1262, !1263, !1264, !1265, !1266, !1267, !1268, !1269, !1270, !1271, !1272, !1273, !1274, !1275, !1716, !1284, !1285, !1286, !1287, !1288, !1289, !1290, !1291}
!1716 = !{i32 149, !320}
!1717 = !{i32 142}
!1718 = !{!1260, !1261, !1262, !1263, !1264, !1265, !1266, !1267, !1268, !1269, !1270, !1271, !1272, !1273, !1274, !1275, !1719, !1284, !1285, !1286, !1287, !1288, !1289, !1290, !1291}
!1719 = !{i32 150, !320}
!1720 = !{i32 143}
!1721 = !{!1260, !1261, !1262, !1263, !1264, !1265, !1266, !1267, !1268, !1269, !1270, !1271, !1272, !1273, !1274, !1275, !1722, !1284, !1285, !1286, !1287, !1288, !1289, !1290, !1291}
!1722 = !{i32 151, !320}
!1723 = !{i32 144}
!1724 = !{!1260, !1261, !1262, !1263, !1264, !1265, !1266, !1267, !1268, !1269, !1270, !1271, !1272, !1273, !1274, !1275, !1725, !1284, !1285, !1286, !1287, !1288, !1289, !1290, !1291}
!1725 = !{i32 152, !320}
!1726 = !{i32 201}
!1727 = !{!1459, !1460, !1461, !1462, !1463, !1464, !1465, !1466, !1467, !1468, !1469, !1470, !1471, !1472, !1473, !1474, !1728, !1483, !1484, !1485, !1486, !1487, !1488, !1489, !1490}
!1728 = !{i32 209, !320}
!1729 = !{i32 202}
!1730 = !{!1459, !1460, !1461, !1462, !1463, !1464, !1465, !1466, !1467, !1468, !1469, !1470, !1471, !1472, !1473, !1474, !1731, !1483, !1484, !1485, !1486, !1487, !1488, !1489, !1490}
!1731 = !{i32 210, !320}
!1732 = !{i32 203}
!1733 = !{!1459, !1460, !1461, !1462, !1463, !1464, !1465, !1466, !1467, !1468, !1469, !1470, !1471, !1472, !1473, !1474, !1734, !1483, !1484, !1485, !1486, !1487, !1488, !1489, !1490}
!1734 = !{i32 211, !320}
!1735 = !{i32 204}
!1736 = !{!1459, !1460, !1461, !1462, !1463, !1464, !1465, !1466, !1467, !1468, !1469, !1470, !1471, !1472, !1473, !1474, !1737, !1483, !1484, !1485, !1486, !1487, !1488, !1489, !1490}
!1737 = !{i32 212, !320}
!1738 = !{i32 205}
!1739 = !{!1459, !1460, !1461, !1462, !1463, !1464, !1465, !1466, !1467, !1468, !1469, !1470, !1471, !1472, !1473, !1474, !1740, !1483, !1484, !1485, !1486, !1487, !1488, !1489, !1490}
!1740 = !{i32 213, !320}
!1741 = !{i32 206}
!1742 = !{!1459, !1460, !1461, !1462, !1463, !1464, !1465, !1466, !1467, !1468, !1469, !1470, !1471, !1472, !1473, !1474, !1743, !1483, !1484, !1485, !1486, !1487, !1488, !1489, !1490}
!1743 = !{i32 214, !320}
!1744 = !{i32 207}
!1745 = !{!1459, !1460, !1461, !1462, !1463, !1464, !1465, !1466, !1467, !1468, !1469, !1470, !1471, !1472, !1473, !1474, !1746, !1483, !1484, !1485, !1486, !1487, !1488, !1489, !1490}
!1746 = !{i32 215, !320}
!1747 = !{i32 208}
!1748 = !{!1459, !1460, !1461, !1462, !1463, !1464, !1465, !1466, !1467, !1468, !1469, !1470, !1471, !1472, !1473, !1474, !1749, !1483, !1484, !1485, !1486, !1487, !1488, !1489, !1490}
!1749 = !{i32 216, !320}
!1750 = !{i32 6, i32 6, i32 0, i32 0}
!1751 = !{i32 23}
!1752 = !{!1753, !1568, !1754, !1755, !1756}
!1753 = !{i32 105, !288}
!1754 = !{i32 22, !286}
!1755 = !{i32 24, !794}
!1756 = !{i32 25, !335}
!1757 = !{i32 27}
!1758 = !{!1759, !1568, !1760, !1755, !1761}
!1759 = !{i32 106, !288}
!1760 = !{i32 26, !286}
!1761 = !{i32 28, !335}
!1762 = !{i32 30}
!1763 = !{!1764, !1568, !1765, !1755, !1766}
!1764 = !{i32 107, !288}
!1765 = !{i32 29, !286}
!1766 = !{i32 31, !335}
!1767 = !{i32 33}
!1768 = !{!1769, !1568, !1770, !1755, !1771}
!1769 = !{i32 108, !288}
!1770 = !{i32 32, !286}
!1771 = !{i32 34, !335}
!1772 = !{i32 36}
!1773 = !{!1774, !1568, !1775, !1755, !1776}
!1774 = !{i32 109, !288}
!1775 = !{i32 35, !286}
!1776 = !{i32 37, !335}
!1777 = !{i32 39}
!1778 = !{!1779, !1568, !1780, !1755, !1781}
!1779 = !{i32 110, !288}
!1780 = !{i32 38, !286}
!1781 = !{i32 40, !335}
!1782 = !{i32 42}
!1783 = !{!1784, !1568, !1785, !1755, !1786}
!1784 = !{i32 111, !288}
!1785 = !{i32 41, !286}
!1786 = !{i32 43, !335}
!1787 = !{i32 45}
!1788 = !{!1789, !1568, !1790, !1755, !1791}
!1789 = !{i32 112, !288}
!1790 = !{i32 44, !286}
!1791 = !{i32 46, !335}
!1792 = !{i32 51}
!1793 = !{!1567, !1568, !1569, !838, !839, !840, !1755, !1794, !843, !844, !845}
!1794 = !{i32 52, !335}
!1795 = !{i32 59}
!1796 = !{!1575, !1568, !1576, !849, !839, !850, !1755, !1797, !853, !844, !854}
!1797 = !{i32 60, !335}
!1798 = !{i32 66}
!1799 = !{!1580, !1568, !1581, !858, !839, !859, !1755, !1800, !862, !844, !863}
!1800 = !{i32 67, !335}
!1801 = !{i32 73}
!1802 = !{!1585, !1568, !1586, !867, !839, !868, !1755, !1803, !871, !844, !872}
!1803 = !{i32 74, !335}
!1804 = !{i32 80}
!1805 = !{!1590, !1568, !1591, !876, !839, !877, !1755, !1806, !880, !844, !881}
!1806 = !{i32 81, !335}
!1807 = !{i32 87}
!1808 = !{!1595, !1568, !1596, !885, !839, !886, !1755, !1809, !889, !844, !890}
!1809 = !{i32 88, !335}
!1810 = !{i32 94}
!1811 = !{!1600, !1568, !1601, !894, !839, !895, !1755, !1812, !898, !844, !899}
!1812 = !{i32 95, !335}
!1813 = !{i32 101}
!1814 = !{!1605, !1568, !1606, !903, !839, !904, !1755, !1815, !907, !844, !908}
!1815 = !{i32 102, !335}
!1816 = !{i32 24}
!1817 = !{!1818, !1819, !1820, !1821, !1822, !1823, !1824, !1825, !1826, !1827, !1828, !1829, !1830, !1831, !1832, !1833, !1568, !1834, !1835, !1836, !1837, !1838, !1839, !1840, !1841, !1842, !1843, !1844, !1845, !1846, !1847, !1848, !1849, !943, !944, !945, !946, !947, !948, !949, !950, !951, !952, !953, !954, !955, !956, !957, !958, !959, !1850, !1851, !1852, !1853, !1854, !1855, !1856, !1857, !1858, !1859, !1860, !1861, !1862, !1863, !1864, !1865, !1866, !1867, !1868, !1869, !1870, !1871, !1872, !1873, !1874, !1875, !1876, !1877, !1878, !1879, !1880, !1881, !992, !993, !994, !995, !996, !997, !998, !999, !1000, !1001, !1002, !1003, !1004, !1005, !1006, !1007, !1008}
!1818 = !{i32 105, !798}
!1819 = !{i32 106, !798}
!1820 = !{i32 107, !798}
!1821 = !{i32 108, !798}
!1822 = !{i32 109, !798}
!1823 = !{i32 110, !798}
!1824 = !{i32 111, !798}
!1825 = !{i32 112, !798}
!1826 = !{i32 113, !798}
!1827 = !{i32 114, !798}
!1828 = !{i32 115, !798}
!1829 = !{i32 116, !798}
!1830 = !{i32 117, !798}
!1831 = !{i32 118, !798}
!1832 = !{i32 119, !798}
!1833 = !{i32 120, !798}
!1834 = !{i32 22, !798}
!1835 = !{i32 26, !798}
!1836 = !{i32 29, !798}
!1837 = !{i32 32, !798}
!1838 = !{i32 35, !798}
!1839 = !{i32 38, !798}
!1840 = !{i32 41, !798}
!1841 = !{i32 44, !798}
!1842 = !{i32 47, !798}
!1843 = !{i32 56, !798}
!1844 = !{i32 63, !798}
!1845 = !{i32 70, !798}
!1846 = !{i32 77, !798}
!1847 = !{i32 84, !798}
!1848 = !{i32 91, !798}
!1849 = !{i32 98, !798}
!1850 = !{i32 23, !794}
!1851 = !{i32 27, !794}
!1852 = !{i32 30, !794}
!1853 = !{i32 33, !794}
!1854 = !{i32 36, !794}
!1855 = !{i32 39, !794}
!1856 = !{i32 42, !794}
!1857 = !{i32 45, !794}
!1858 = !{i32 51, !794}
!1859 = !{i32 59, !794}
!1860 = !{i32 66, !794}
!1861 = !{i32 73, !794}
!1862 = !{i32 80, !794}
!1863 = !{i32 87, !794}
!1864 = !{i32 94, !794}
!1865 = !{i32 101, !794}
!1866 = !{i32 25, !794}
!1867 = !{i32 28, !794}
!1868 = !{i32 31, !794}
!1869 = !{i32 34, !794}
!1870 = !{i32 37, !794}
!1871 = !{i32 40, !794}
!1872 = !{i32 43, !794}
!1873 = !{i32 46, !794}
!1874 = !{i32 52, !794}
!1875 = !{i32 60, !794}
!1876 = !{i32 67, !794}
!1877 = !{i32 74, !794}
!1878 = !{i32 81, !794}
!1879 = !{i32 88, !794}
!1880 = !{i32 95, !794}
!1881 = !{i32 102, !794}
!1882 = !{i32 25}
!1883 = !{!1884, !1568, !1885, !1755}
!1884 = !{i32 105, !293}
!1885 = !{i32 23, !295}
!1886 = !{i32 145}
!1887 = !{!1416, !1417, !1418, !1419, !1420, !1421, !1422, !1423, !1015, !1016, !1017, !1018, !1019, !1020, !1021, !1022, !1023, !1024, !1025, !1026, !1027, !1028, !1029, !1030, !1888, !1047, !1048, !1049, !1050, !1051, !1052, !1053, !1054, !1055, !1056, !1057, !1058, !1059, !1060, !1061, !1062, !1063, !1064, !1065, !1066, !1067, !1068, !1069, !1070}
!1888 = !{i32 137, !327}
!1889 = !{i32 28}
!1890 = !{!1891, !1568, !1892, !1755}
!1891 = !{i32 106, !293}
!1892 = !{i32 27, !295}
!1893 = !{i32 146}
!1894 = !{!1416, !1417, !1418, !1419, !1420, !1421, !1422, !1423, !1015, !1016, !1017, !1018, !1019, !1020, !1021, !1022, !1023, !1024, !1025, !1026, !1027, !1028, !1029, !1030, !1895, !1047, !1048, !1049, !1050, !1051, !1052, !1053, !1054, !1055, !1056, !1057, !1058, !1059, !1060, !1061, !1062, !1063, !1064, !1065, !1066, !1067, !1068, !1069, !1070}
!1895 = !{i32 138, !327}
!1896 = !{i32 31}
!1897 = !{!1898, !1568, !1899, !1755}
!1898 = !{i32 107, !293}
!1899 = !{i32 30, !295}
!1900 = !{i32 147}
!1901 = !{!1416, !1417, !1418, !1419, !1420, !1421, !1422, !1423, !1015, !1016, !1017, !1018, !1019, !1020, !1021, !1022, !1023, !1024, !1025, !1026, !1027, !1028, !1029, !1030, !1902, !1047, !1048, !1049, !1050, !1051, !1052, !1053, !1054, !1055, !1056, !1057, !1058, !1059, !1060, !1061, !1062, !1063, !1064, !1065, !1066, !1067, !1068, !1069, !1070}
!1902 = !{i32 139, !327}
!1903 = !{i32 34}
!1904 = !{!1905, !1568, !1906, !1755}
!1905 = !{i32 108, !293}
!1906 = !{i32 33, !295}
!1907 = !{i32 148}
!1908 = !{!1416, !1417, !1418, !1419, !1420, !1421, !1422, !1423, !1015, !1016, !1017, !1018, !1019, !1020, !1021, !1022, !1023, !1024, !1025, !1026, !1027, !1028, !1029, !1030, !1909, !1047, !1048, !1049, !1050, !1051, !1052, !1053, !1054, !1055, !1056, !1057, !1058, !1059, !1060, !1061, !1062, !1063, !1064, !1065, !1066, !1067, !1068, !1069, !1070}
!1909 = !{i32 140, !327}
!1910 = !{i32 37}
!1911 = !{!1912, !1568, !1913, !1755}
!1912 = !{i32 109, !293}
!1913 = !{i32 36, !295}
!1914 = !{i32 149}
!1915 = !{!1416, !1417, !1418, !1419, !1420, !1421, !1422, !1423, !1015, !1016, !1017, !1018, !1019, !1020, !1021, !1022, !1023, !1024, !1025, !1026, !1027, !1028, !1029, !1030, !1916, !1047, !1048, !1049, !1050, !1051, !1052, !1053, !1054, !1055, !1056, !1057, !1058, !1059, !1060, !1061, !1062, !1063, !1064, !1065, !1066, !1067, !1068, !1069, !1070}
!1916 = !{i32 141, !327}
!1917 = !{i32 40}
!1918 = !{!1919, !1568, !1920, !1755}
!1919 = !{i32 110, !293}
!1920 = !{i32 39, !295}
!1921 = !{i32 150}
!1922 = !{!1416, !1417, !1418, !1419, !1420, !1421, !1422, !1423, !1015, !1016, !1017, !1018, !1019, !1020, !1021, !1022, !1023, !1024, !1025, !1026, !1027, !1028, !1029, !1030, !1923, !1047, !1048, !1049, !1050, !1051, !1052, !1053, !1054, !1055, !1056, !1057, !1058, !1059, !1060, !1061, !1062, !1063, !1064, !1065, !1066, !1067, !1068, !1069, !1070}
!1923 = !{i32 142, !327}
!1924 = !{i32 43}
!1925 = !{!1926, !1568, !1927, !1755}
!1926 = !{i32 111, !293}
!1927 = !{i32 42, !295}
!1928 = !{i32 151}
!1929 = !{!1416, !1417, !1418, !1419, !1420, !1421, !1422, !1423, !1015, !1016, !1017, !1018, !1019, !1020, !1021, !1022, !1023, !1024, !1025, !1026, !1027, !1028, !1029, !1030, !1930, !1047, !1048, !1049, !1050, !1051, !1052, !1053, !1054, !1055, !1056, !1057, !1058, !1059, !1060, !1061, !1062, !1063, !1064, !1065, !1066, !1067, !1068, !1069, !1070}
!1930 = !{i32 143, !327}
!1931 = !{i32 46}
!1932 = !{!1933, !1568, !1934, !1755}
!1933 = !{i32 112, !293}
!1934 = !{i32 45, !295}
!1935 = !{i32 152}
!1936 = !{!1416, !1417, !1418, !1419, !1420, !1421, !1422, !1423, !1015, !1016, !1017, !1018, !1019, !1020, !1021, !1022, !1023, !1024, !1025, !1026, !1027, !1028, !1029, !1030, !1937, !1047, !1048, !1049, !1050, !1051, !1052, !1053, !1054, !1055, !1056, !1057, !1058, !1059, !1060, !1061, !1062, !1063, !1064, !1065, !1066, !1067, !1068, !1069, !1070}
!1937 = !{i32 144, !327}
!1938 = !{i32 52}
!1939 = !{!1620, !1568, !1109, !1110, !1940, !1755, !1112, !1113}
!1940 = !{i32 51, !295}
!1941 = !{i32 209}
!1942 = !{!1625, !1626, !1627, !1628, !1629, !1630, !1631, !1632, !1116, !1117, !1118, !1119, !1120, !1121, !1122, !1123, !1124, !1125, !1126, !1127, !1128, !1129, !1130, !1131, !1132, !1133, !1134, !1135, !1136, !1137, !1138, !1139, !1943, !1156, !1157, !1158, !1159, !1160, !1161, !1162, !1163, !1164, !1165, !1166, !1167, !1168, !1169, !1170, !1171, !1172, !1173, !1174, !1175, !1176, !1177, !1178, !1179, !1180, !1181, !1182, !1183, !1184, !1185, !1186, !1187}
!1943 = !{i32 201, !327}
!1944 = !{i32 60}
!1945 = !{!1636, !1568, !1191, !1110, !1946, !1755, !1193, !1113}
!1946 = !{i32 59, !295}
!1947 = !{i32 210}
!1948 = !{!1625, !1626, !1627, !1628, !1629, !1630, !1631, !1632, !1116, !1117, !1118, !1119, !1120, !1121, !1122, !1123, !1124, !1125, !1126, !1127, !1128, !1129, !1130, !1131, !1132, !1133, !1134, !1135, !1136, !1137, !1138, !1139, !1949, !1156, !1157, !1158, !1159, !1160, !1161, !1162, !1163, !1164, !1165, !1166, !1167, !1168, !1169, !1170, !1171, !1172, !1173, !1174, !1175, !1176, !1177, !1178, !1179, !1180, !1181, !1182, !1183, !1184, !1185, !1186, !1187}
!1949 = !{i32 202, !327}
!1950 = !{i32 67}
!1951 = !{!1643, !1568, !1198, !1110, !1952, !1755, !1200, !1113}
!1952 = !{i32 66, !295}
!1953 = !{i32 211}
!1954 = !{!1625, !1626, !1627, !1628, !1629, !1630, !1631, !1632, !1116, !1117, !1118, !1119, !1120, !1121, !1122, !1123, !1124, !1125, !1126, !1127, !1128, !1129, !1130, !1131, !1132, !1133, !1134, !1135, !1136, !1137, !1138, !1139, !1955, !1156, !1157, !1158, !1159, !1160, !1161, !1162, !1163, !1164, !1165, !1166, !1167, !1168, !1169, !1170, !1171, !1172, !1173, !1174, !1175, !1176, !1177, !1178, !1179, !1180, !1181, !1182, !1183, !1184, !1185, !1186, !1187}
!1955 = !{i32 203, !327}
!1956 = !{i32 74}
!1957 = !{!1650, !1568, !1205, !1110, !1958, !1755, !1207, !1113}
!1958 = !{i32 73, !295}
!1959 = !{i32 212}
!1960 = !{!1625, !1626, !1627, !1628, !1629, !1630, !1631, !1632, !1116, !1117, !1118, !1119, !1120, !1121, !1122, !1123, !1124, !1125, !1126, !1127, !1128, !1129, !1130, !1131, !1132, !1133, !1134, !1135, !1136, !1137, !1138, !1139, !1961, !1156, !1157, !1158, !1159, !1160, !1161, !1162, !1163, !1164, !1165, !1166, !1167, !1168, !1169, !1170, !1171, !1172, !1173, !1174, !1175, !1176, !1177, !1178, !1179, !1180, !1181, !1182, !1183, !1184, !1185, !1186, !1187}
!1961 = !{i32 204, !327}
!1962 = !{i32 81}
!1963 = !{!1657, !1568, !1212, !1110, !1964, !1755, !1214, !1113}
!1964 = !{i32 80, !295}
!1965 = !{i32 213}
!1966 = !{!1625, !1626, !1627, !1628, !1629, !1630, !1631, !1632, !1116, !1117, !1118, !1119, !1120, !1121, !1122, !1123, !1124, !1125, !1126, !1127, !1128, !1129, !1130, !1131, !1132, !1133, !1134, !1135, !1136, !1137, !1138, !1139, !1967, !1156, !1157, !1158, !1159, !1160, !1161, !1162, !1163, !1164, !1165, !1166, !1167, !1168, !1169, !1170, !1171, !1172, !1173, !1174, !1175, !1176, !1177, !1178, !1179, !1180, !1181, !1182, !1183, !1184, !1185, !1186, !1187}
!1967 = !{i32 205, !327}
!1968 = !{i32 88}
!1969 = !{!1664, !1568, !1219, !1110, !1970, !1755, !1221, !1113}
!1970 = !{i32 87, !295}
!1971 = !{i32 214}
!1972 = !{!1625, !1626, !1627, !1628, !1629, !1630, !1631, !1632, !1116, !1117, !1118, !1119, !1120, !1121, !1122, !1123, !1124, !1125, !1126, !1127, !1128, !1129, !1130, !1131, !1132, !1133, !1134, !1135, !1136, !1137, !1138, !1139, !1973, !1156, !1157, !1158, !1159, !1160, !1161, !1162, !1163, !1164, !1165, !1166, !1167, !1168, !1169, !1170, !1171, !1172, !1173, !1174, !1175, !1176, !1177, !1178, !1179, !1180, !1181, !1182, !1183, !1184, !1185, !1186, !1187}
!1973 = !{i32 206, !327}
!1974 = !{i32 95}
!1975 = !{!1671, !1568, !1226, !1110, !1976, !1755, !1228, !1113}
!1976 = !{i32 94, !295}
!1977 = !{i32 215}
!1978 = !{!1625, !1626, !1627, !1628, !1629, !1630, !1631, !1632, !1116, !1117, !1118, !1119, !1120, !1121, !1122, !1123, !1124, !1125, !1126, !1127, !1128, !1129, !1130, !1131, !1132, !1133, !1134, !1135, !1136, !1137, !1138, !1139, !1979, !1156, !1157, !1158, !1159, !1160, !1161, !1162, !1163, !1164, !1165, !1166, !1167, !1168, !1169, !1170, !1171, !1172, !1173, !1174, !1175, !1176, !1177, !1178, !1179, !1180, !1181, !1182, !1183, !1184, !1185, !1186, !1187}
!1979 = !{i32 207, !327}
!1980 = !{i32 102}
!1981 = !{!1678, !1568, !1233, !1110, !1982, !1755, !1235, !1113}
!1982 = !{i32 101, !295}
!1983 = !{i32 216}
!1984 = !{!1625, !1626, !1627, !1628, !1629, !1630, !1631, !1632, !1116, !1117, !1118, !1119, !1120, !1121, !1122, !1123, !1124, !1125, !1126, !1127, !1128, !1129, !1130, !1131, !1132, !1133, !1134, !1135, !1136, !1137, !1138, !1139, !1985, !1156, !1157, !1158, !1159, !1160, !1161, !1162, !1163, !1164, !1165, !1166, !1167, !1168, !1169, !1170, !1171, !1172, !1173, !1174, !1175, !1176, !1177, !1178, !1179, !1180, !1181, !1182, !1183, !1184, !1185, !1186, !1187}
!1985 = !{i32 208, !327}
!1986 = !{i32 324}
!1987 = !{!1988, !1989}
!1988 = !{i32 325, !288}
!1989 = !{i32 323, !335}
!1990 = !{i32 326}
!1991 = !{!1992, !1993}
!1992 = !{i32 328, !293}
!1993 = !{i32 327, !295}
!1994 = distinct !{!1994, !1995, !1997, !1998}
!1995 = !{i32 314, i32 9, !1996, null}
!1996 = !{i32 786443, !743, i32 301, i32 9, !302, i32 0}
!1997 = !{!"llvm.loop.name", !"loop7"}
!1998 = !{!"llvm.loop.tripcount", i32 64, i32 64, i32 64, !"user", !1999}
!1999 = !{i32 302, i32 9, !2000, null}
!2000 = !{i32 786443, !1996, !302}
!2001 = !{i32 331}
!2002 = !{!2003, !2004}
!2003 = !{i32 329, !286}
!2004 = !{i32 330, !288}
!2005 = !{i32 153}
!2006 = !{i32 276}
!2007 = !{!1493, !1494, !1495, !1496, !1497, !1498, !1499, !1500, !1294, !1295, !1296, !1297, !1298, !1299, !1300, !1301, !1302, !1303, !1304, !1305, !1306, !1307, !1308, !1309, !1310, !1319, !1320, !1321, !1322, !1323, !1324, !1325, !1326, !1327, !1328, !1329, !1330, !1331, !1332, !1333, !1334, !1335}
!2008 = !{i32 154}
!2009 = !{i32 277}
!2010 = !{i32 155}
!2011 = !{i32 278}
!2012 = !{i32 156}
!2013 = !{i32 279}
!2014 = !{!1493, !1494, !1495, !1496, !1497, !1498, !1499, !1500, !1294, !1295, !1296, !1297, !1298, !1299, !1300, !1301, !1302, !1303, !1304, !1305, !1306, !1307, !1308, !1309, !1310, !2015, !1319, !1320, !1321, !1322, !1323, !1324, !1325, !1326, !1327, !1328, !1329, !1330, !1331, !1332, !1333, !1334, !1335}
!2015 = !{i32 280, !2016}
!2016 = !{!"WAW", i32 1, !">", i32 40, i1 true}
!2017 = !{i32 157}
!2018 = !{i32 280}
!2019 = !{!1493, !1494, !1495, !1496, !1497, !1498, !1499, !1500, !1294, !1295, !1296, !1297, !1298, !1299, !1300, !1301, !1302, !1303, !1304, !1305, !1306, !1307, !1308, !1309, !1310, !2020, !2022, !1319, !1320, !1321, !1322, !1323, !1324, !1325, !1326, !1327, !1328, !1329, !1330, !1331, !1332, !1333, !1334, !1335}
!2020 = !{i32 279, !2021}
!2021 = !{!"WAW", i32 1, !"<", i32 40, i1 true}
!2022 = !{i32 281, !2023}
!2023 = !{!"WAW", i32 1, !">", i32 32, i1 true}
!2024 = !{i32 158}
!2025 = !{i32 281}
!2026 = !{!1493, !1494, !1495, !1496, !1497, !1498, !1499, !1500, !1294, !1295, !1296, !1297, !1298, !1299, !1300, !1301, !1302, !1303, !1304, !1305, !1306, !1307, !1308, !1309, !1310, !2027, !1319, !1320, !1321, !1322, !1323, !1324, !1325, !1326, !1327, !1328, !1329, !1330, !1331, !1332, !1333, !1334, !1335}
!2027 = !{i32 280, !2028}
!2028 = !{!"WAW", i32 1, !"<", i32 32, i1 true}
!2029 = !{i32 159}
!2030 = !{i32 282}
!2031 = !{i32 160}
!2032 = !{i32 283}
!2033 = !{i32 327}
!2034 = !{!2035, !2036}
!2035 = !{i32 328, !288}
!2036 = !{i32 326, !335}
!2037 = !{i32 329}
!2038 = !{!2039, !2040}
!2039 = !{i32 331, !293}
!2040 = !{i32 330, !295}
!2041 = distinct !{!2041, !2042, !2044, !2045}
!2042 = !{i32 331, i32 9, !2043, null}
!2043 = !{i32 786443, !743, i32 317, i32 9, !302, i32 0}
!2044 = !{!"llvm.loop.name", !"loop8"}
!2045 = !{!"llvm.loop.tripcount", i32 64, i32 64, i32 64, !"user", !2046}
!2046 = !{i32 318, i32 9, !2047, null}
!2047 = !{i32 786443, !2043, !302}
!2048 = !{i32 334}
!2049 = !{!2050, !2051}
!2050 = !{i32 332, !286}
!2051 = !{i32 333, !288}
!2052 = !{i32 284}
!2053 = !{i32 161}
!2054 = !{!1416, !1417, !1418, !1419, !1420, !1421, !1422, !1423, !1015, !1016, !1017, !1018, !1019, !1020, !1021, !1022, !1023, !1024, !1025, !1026, !1027, !1028, !1029, !1030, !1031, !1032, !1033, !1034, !1035, !1036, !1037, !1038, !1039, !1040, !1041, !1042, !1043, !1044, !1045, !1046, !1047, !1048, !1049, !1050, !1051, !1052, !1053, !1054, !1063, !1064, !1065, !1066, !1067, !1068, !1069, !1070}
!2055 = !{i32 285}
!2056 = !{i32 162}
!2057 = !{i32 286}
!2058 = !{i32 163}
!2059 = !{i32 287}
!2060 = !{i32 164}
!2061 = !{i32 288}
!2062 = !{i32 165}
!2063 = !{i32 289}
!2064 = !{i32 166}
!2065 = !{i32 290}
!2066 = !{i32 167}
!2067 = !{i32 291}
!2068 = !{i32 168}
!2069 = !{i32 330}
!2070 = !{!2071, !2072}
!2071 = !{i32 331, !288}
!2072 = !{i32 329, !335}
!2073 = !{i32 332}
!2074 = !{!2075, !2076}
!2075 = !{i32 334, !293}
!2076 = !{i32 333, !295}
!2077 = distinct !{!2077, !2078, !2080, !2081}
!2078 = !{i32 348, i32 9, !2079, null}
!2079 = !{i32 786443, !743, i32 334, i32 9, !302, i32 0}
!2080 = !{!"llvm.loop.name", !"loop9"}
!2081 = !{!"llvm.loop.tripcount", i32 64, i32 64, i32 64, !"user", !2082}
!2082 = !{i32 335, i32 9, !2083, null}
!2083 = !{i32 786443, !2079, !302}
!2084 = !{i32 337}
!2085 = !{!2086, !2087}
!2086 = !{i32 335, !286}
!2087 = !{i32 336, !288}
!2088 = !{i32 217}
!2089 = !{i32 292}
!2090 = !{!1493, !1494, !1495, !1496, !1497, !1498, !1499, !1500, !1294, !1295, !1296, !1297, !1298, !1299, !1300, !1301, !1302, !1303, !1304, !1305, !1306, !1307, !1308, !1309, !1310, !1311, !1312, !1313, !1314, !1315, !1316, !1317, !1318, !1319, !1320, !1321, !1322, !1323, !1324, !1325, !1326, !1335}
!2091 = !{i32 218}
!2092 = !{i32 293}
!2093 = !{i32 219}
!2094 = !{i32 294}
!2095 = !{i32 220}
!2096 = !{i32 295}
!2097 = !{!1493, !1494, !1495, !1496, !1497, !1498, !1499, !1500, !1294, !1295, !1296, !1297, !1298, !1299, !1300, !1301, !1302, !1303, !1304, !1305, !1306, !1307, !1308, !1309, !1310, !1311, !1312, !1313, !1314, !1315, !1316, !1317, !1318, !1319, !1320, !1321, !1322, !1323, !1324, !1325, !1326, !2098, !1335}
!2098 = !{i32 296, !2016}
!2099 = !{i32 221}
!2100 = !{i32 296}
!2101 = !{!1493, !1494, !1495, !1496, !1497, !1498, !1499, !1500, !1294, !1295, !1296, !1297, !1298, !1299, !1300, !1301, !1302, !1303, !1304, !1305, !1306, !1307, !1308, !1309, !1310, !1311, !1312, !1313, !1314, !1315, !1316, !1317, !1318, !1319, !1320, !1321, !1322, !1323, !1324, !1325, !1326, !2102, !2103, !1335}
!2102 = !{i32 295, !2021}
!2103 = !{i32 297, !2023}
!2104 = !{i32 222}
!2105 = !{i32 297}
!2106 = !{!1493, !1494, !1495, !1496, !1497, !1498, !1499, !1500, !1294, !1295, !1296, !1297, !1298, !1299, !1300, !1301, !1302, !1303, !1304, !1305, !1306, !1307, !1308, !1309, !1310, !1311, !1312, !1313, !1314, !1315, !1316, !1317, !1318, !1319, !1320, !1321, !1322, !1323, !1324, !1325, !1326, !2107, !1335}
!2107 = !{i32 296, !2028}
!2108 = !{i32 223}
!2109 = !{i32 298}
!2110 = !{i32 224}
!2111 = !{i32 299}
!2112 = !{i32 333}
!2113 = !{!2114, !2115}
!2114 = !{i32 334, !288}
!2115 = !{i32 332, !335}
!2116 = !{i32 335}
!2117 = !{!2118, !2119}
!2118 = !{i32 337, !293}
!2119 = !{i32 336, !295}
!2120 = distinct !{!2120, !2121, !2123, !2124}
!2121 = !{i32 374, i32 10, !2122, null}
!2122 = !{i32 786443, !743, i32 350, i32 10, !302, i32 0}
!2123 = !{!"llvm.loop.name", !"loop10"}
!2124 = !{!"llvm.loop.tripcount", i32 64, i32 64, i32 64, !"user", !2125}
!2125 = !{i32 351, i32 9, !2126, null}
!2126 = !{i32 786443, !2122, !302}
!2127 = !{i32 340}
!2128 = !{!2129, !2130}
!2129 = !{i32 338, !286}
!2130 = !{i32 339, !288}
!2131 = !{i32 225}
!2132 = !{!1459, !1460, !1461, !1462, !1463, !1464, !1465, !1466, !1467, !1468, !1469, !1470, !1471, !1472, !1473, !1474, !1475, !1476, !1477, !1478, !1479, !1480, !1481, !1482, !2133}
!2133 = !{i32 233, !320}
!2134 = !{i32 226}
!2135 = !{!1459, !1460, !1461, !1462, !1463, !1464, !1465, !1466, !1467, !1468, !1469, !1470, !1471, !1472, !1473, !1474, !1475, !1476, !1477, !1478, !1479, !1480, !1481, !1482, !2136}
!2136 = !{i32 234, !320}
!2137 = !{i32 227}
!2138 = !{!1459, !1460, !1461, !1462, !1463, !1464, !1465, !1466, !1467, !1468, !1469, !1470, !1471, !1472, !1473, !1474, !1475, !1476, !1477, !1478, !1479, !1480, !1481, !1482, !2139}
!2139 = !{i32 235, !320}
!2140 = !{i32 228}
!2141 = !{!1459, !1460, !1461, !1462, !1463, !1464, !1465, !1466, !1467, !1468, !1469, !1470, !1471, !1472, !1473, !1474, !1475, !1476, !1477, !1478, !1479, !1480, !1481, !1482, !2142}
!2142 = !{i32 236, !320}
!2143 = !{i32 229}
!2144 = !{!1459, !1460, !1461, !1462, !1463, !1464, !1465, !1466, !1467, !1468, !1469, !1470, !1471, !1472, !1473, !1474, !1475, !1476, !1477, !1478, !1479, !1480, !1481, !1482, !2145}
!2145 = !{i32 237, !320}
!2146 = !{i32 230}
!2147 = !{!1459, !1460, !1461, !1462, !1463, !1464, !1465, !1466, !1467, !1468, !1469, !1470, !1471, !1472, !1473, !1474, !1475, !1476, !1477, !1478, !1479, !1480, !1481, !1482, !2148}
!2148 = !{i32 238, !320}
!2149 = !{i32 231}
!2150 = !{!1459, !1460, !1461, !1462, !1463, !1464, !1465, !1466, !1467, !1468, !1469, !1470, !1471, !1472, !1473, !1474, !1475, !1476, !1477, !1478, !1479, !1480, !1481, !1482, !2151}
!2151 = !{i32 239, !320}
!2152 = !{i32 232}
!2153 = !{!1459, !1460, !1461, !1462, !1463, !1464, !1465, !1466, !1467, !1468, !1469, !1470, !1471, !1472, !1473, !1474, !1475, !1476, !1477, !1478, !1479, !1480, !1481, !1482, !2154}
!2154 = !{i32 240, !320}
!2155 = !{i32 53}
!2156 = !{!1567, !1568, !1569, !838, !839, !840, !841, !797, !842, !2157, !2158}
!2157 = !{i32 54, !1571}
!2158 = !{i32 55, !335}
!2159 = !{i32 61}
!2160 = !{!1575, !1568, !1576, !849, !839, !850, !851, !797, !852, !2157, !2161}
!2161 = !{i32 62, !335}
!2162 = !{i32 68}
!2163 = !{!1580, !1568, !1581, !858, !839, !859, !860, !797, !861, !2157, !2164}
!2164 = !{i32 69, !335}
!2165 = !{i32 75}
!2166 = !{!1585, !1568, !1586, !867, !839, !868, !869, !797, !870, !2157, !2167}
!2167 = !{i32 76, !335}
!2168 = !{i32 82}
!2169 = !{!1590, !1568, !1591, !876, !839, !877, !878, !797, !879, !2157, !2170}
!2170 = !{i32 83, !335}
!2171 = !{i32 89}
!2172 = !{!1595, !1568, !1596, !885, !839, !886, !887, !797, !888, !2157, !2173}
!2173 = !{i32 90, !335}
!2174 = !{i32 96}
!2175 = !{!1600, !1568, !1601, !894, !839, !895, !896, !797, !897, !2157, !2176}
!2176 = !{i32 97, !335}
!2177 = !{i32 103}
!2178 = !{!1605, !1568, !1606, !903, !839, !904, !905, !797, !906, !2157, !2179}
!2179 = !{i32 104, !335}
!2180 = !{i32 54}
!2181 = !{!1567, !1575, !1580, !1585, !1590, !1595, !1600, !1605, !1568, !1569, !1576, !1581, !1586, !1591, !1596, !1601, !1606, !1382, !1383, !1384, !1385, !1386, !1387, !1388, !1389, !1390, !1391, !1392, !1393, !1394, !1395, !1396, !1397, !838, !849, !858, !867, !876, !885, !894, !903, !839, !840, !850, !859, !868, !877, !886, !895, !904, !841, !851, !860, !869, !878, !887, !896, !905, !797, !842, !852, !861, !870, !879, !888, !897, !906, !1398, !1399, !1400, !1401, !1402, !1403, !1404, !1405, !1406, !1407, !1408, !1409, !1410, !1411, !1412, !1413, !2182, !2183, !2184, !2185, !2186, !2187, !2188, !2189, !2158, !2161, !2164, !2167, !2170, !2173, !2176, !2179}
!2182 = !{i32 53, !1571}
!2183 = !{i32 61, !1571}
!2184 = !{i32 68, !1571}
!2185 = !{i32 75, !1571}
!2186 = !{i32 82, !1571}
!2187 = !{i32 89, !1571}
!2188 = !{i32 96, !1571}
!2189 = !{i32 103, !1571}
!2190 = !{i32 55}
!2191 = !{!1620, !1568, !1109, !1110, !1111, !797, !2192, !2193}
!2192 = !{i32 53, !295}
!2193 = !{i32 54, !295}
!2194 = !{i32 233}
!2195 = !{!1625, !1626, !1627, !1628, !1629, !1630, !1631, !1632, !1116, !1117, !1118, !1119, !1120, !1121, !1122, !1123, !1124, !1125, !1126, !1127, !1128, !1129, !1130, !1131, !1132, !1133, !1134, !1135, !1136, !1137, !1138, !1139, !1140, !1141, !1142, !1143, !1144, !1145, !1146, !1147, !1148, !1149, !1150, !1151, !1152, !1153, !1154, !1155, !1156, !1157, !1158, !1159, !1160, !1161, !1162, !1163, !2196, !1180, !1181, !1182, !1183, !1184, !1185, !1186, !1187}
!2196 = !{i32 225, !327}
!2197 = !{i32 62}
!2198 = !{!1636, !1568, !1191, !1110, !1192, !797, !2199, !2193}
!2199 = !{i32 61, !295}
!2200 = !{i32 234}
!2201 = !{!1625, !1626, !1627, !1628, !1629, !1630, !1631, !1632, !1116, !1117, !1118, !1119, !1120, !1121, !1122, !1123, !1124, !1125, !1126, !1127, !1128, !1129, !1130, !1131, !1132, !1133, !1134, !1135, !1136, !1137, !1138, !1139, !1140, !1141, !1142, !1143, !1144, !1145, !1146, !1147, !1148, !1149, !1150, !1151, !1152, !1153, !1154, !1155, !1156, !1157, !1158, !1159, !1160, !1161, !1162, !1163, !2202, !1180, !1181, !1182, !1183, !1184, !1185, !1186, !1187}
!2202 = !{i32 226, !327}
!2203 = !{i32 69}
!2204 = !{!1643, !1568, !1198, !1110, !1199, !797, !2205, !2193}
!2205 = !{i32 68, !295}
!2206 = !{i32 235}
!2207 = !{!1625, !1626, !1627, !1628, !1629, !1630, !1631, !1632, !1116, !1117, !1118, !1119, !1120, !1121, !1122, !1123, !1124, !1125, !1126, !1127, !1128, !1129, !1130, !1131, !1132, !1133, !1134, !1135, !1136, !1137, !1138, !1139, !1140, !1141, !1142, !1143, !1144, !1145, !1146, !1147, !1148, !1149, !1150, !1151, !1152, !1153, !1154, !1155, !1156, !1157, !1158, !1159, !1160, !1161, !1162, !1163, !2208, !1180, !1181, !1182, !1183, !1184, !1185, !1186, !1187}
!2208 = !{i32 227, !327}
!2209 = !{i32 76}
!2210 = !{!1650, !1568, !1205, !1110, !1206, !797, !2211, !2193}
!2211 = !{i32 75, !295}
!2212 = !{i32 236}
!2213 = !{!1625, !1626, !1627, !1628, !1629, !1630, !1631, !1632, !1116, !1117, !1118, !1119, !1120, !1121, !1122, !1123, !1124, !1125, !1126, !1127, !1128, !1129, !1130, !1131, !1132, !1133, !1134, !1135, !1136, !1137, !1138, !1139, !1140, !1141, !1142, !1143, !1144, !1145, !1146, !1147, !1148, !1149, !1150, !1151, !1152, !1153, !1154, !1155, !1156, !1157, !1158, !1159, !1160, !1161, !1162, !1163, !2214, !1180, !1181, !1182, !1183, !1184, !1185, !1186, !1187}
!2214 = !{i32 228, !327}
!2215 = !{i32 83}
!2216 = !{!1657, !1568, !1212, !1110, !1213, !797, !2217, !2193}
!2217 = !{i32 82, !295}
!2218 = !{i32 237}
!2219 = !{!1625, !1626, !1627, !1628, !1629, !1630, !1631, !1632, !1116, !1117, !1118, !1119, !1120, !1121, !1122, !1123, !1124, !1125, !1126, !1127, !1128, !1129, !1130, !1131, !1132, !1133, !1134, !1135, !1136, !1137, !1138, !1139, !1140, !1141, !1142, !1143, !1144, !1145, !1146, !1147, !1148, !1149, !1150, !1151, !1152, !1153, !1154, !1155, !1156, !1157, !1158, !1159, !1160, !1161, !1162, !1163, !2220, !1180, !1181, !1182, !1183, !1184, !1185, !1186, !1187}
!2220 = !{i32 229, !327}
!2221 = !{i32 90}
!2222 = !{!1664, !1568, !1219, !1110, !1220, !797, !2223, !2193}
!2223 = !{i32 89, !295}
!2224 = !{i32 238}
!2225 = !{!1625, !1626, !1627, !1628, !1629, !1630, !1631, !1632, !1116, !1117, !1118, !1119, !1120, !1121, !1122, !1123, !1124, !1125, !1126, !1127, !1128, !1129, !1130, !1131, !1132, !1133, !1134, !1135, !1136, !1137, !1138, !1139, !1140, !1141, !1142, !1143, !1144, !1145, !1146, !1147, !1148, !1149, !1150, !1151, !1152, !1153, !1154, !1155, !1156, !1157, !1158, !1159, !1160, !1161, !1162, !1163, !2226, !1180, !1181, !1182, !1183, !1184, !1185, !1186, !1187}
!2226 = !{i32 230, !327}
!2227 = !{i32 97}
!2228 = !{!1671, !1568, !1226, !1110, !1227, !797, !2229, !2193}
!2229 = !{i32 96, !295}
!2230 = !{i32 239}
!2231 = !{!1625, !1626, !1627, !1628, !1629, !1630, !1631, !1632, !1116, !1117, !1118, !1119, !1120, !1121, !1122, !1123, !1124, !1125, !1126, !1127, !1128, !1129, !1130, !1131, !1132, !1133, !1134, !1135, !1136, !1137, !1138, !1139, !1140, !1141, !1142, !1143, !1144, !1145, !1146, !1147, !1148, !1149, !1150, !1151, !1152, !1153, !1154, !1155, !1156, !1157, !1158, !1159, !1160, !1161, !1162, !1163, !2232, !1180, !1181, !1182, !1183, !1184, !1185, !1186, !1187}
!2232 = !{i32 231, !327}
!2233 = !{i32 104}
!2234 = !{!1678, !1568, !1233, !1110, !1234, !797, !2235, !2193}
!2235 = !{i32 103, !295}
!2236 = !{i32 240}
!2237 = !{!1625, !1626, !1627, !1628, !1629, !1630, !1631, !1632, !1116, !1117, !1118, !1119, !1120, !1121, !1122, !1123, !1124, !1125, !1126, !1127, !1128, !1129, !1130, !1131, !1132, !1133, !1134, !1135, !1136, !1137, !1138, !1139, !1140, !1141, !1142, !1143, !1144, !1145, !1146, !1147, !1148, !1149, !1150, !1151, !1152, !1153, !1154, !1155, !1156, !1157, !1158, !1159, !1160, !1161, !1162, !1163, !2238, !1180, !1181, !1182, !1183, !1184, !1185, !1186, !1187}
!2238 = !{i32 232, !327}
!2239 = !{i32 336}
!2240 = !{!2241, !2242}
!2241 = !{i32 337, !288}
!2242 = !{i32 335, !335}
!2243 = !{i32 338}
!2244 = !{!2245, !2246}
!2245 = !{i32 340, !293}
!2246 = !{i32 339, !295}
!2247 = distinct !{!2247, !2248, !2250, !2251}
!2248 = !{i32 418, i32 10, !2249, null}
!2249 = !{i32 786443, !743, i32 376, i32 10, !302, i32 0}
!2250 = !{!"llvm.loop.name", !"loop11"}
!2251 = !{!"llvm.loop.tripcount", i32 64, i32 64, i32 64, !"user", !2252}
!2252 = !{i32 377, i32 9, !2253, null}
!2253 = !{i32 786443, !2249, !302}
!2254 = !{i32 241}
!2255 = !{i32 242}
!2256 = !{i32 243}
!2257 = !{i32 244}
!2258 = !{i32 245}
!2259 = !{i32 246}
!2260 = !{i32 247}
!2261 = !{i32 248}
!2262 = !{i32 169}
!2263 = !{i32 170}
!2264 = !{i32 171}
!2265 = !{i32 172}
!2266 = !{i32 173}
!2267 = !{i32 174}
!2268 = !{i32 175}
!2269 = !{i32 176}
!2270 = !{i32 5}
!2271 = !{!2272, !2273, !2274, !2275, !2276, !2277, !2278, !2279, !2280, !2281, !2282}
!2272 = !{i32 341, !286}
!2273 = !{i32 342, !286}
!2274 = !{i32 343, !286}
!2275 = !{i32 344, !286}
!2276 = !{i32 345, !286}
!2277 = !{i32 346, !286}
!2278 = !{i32 347, !286}
!2279 = !{i32 348, !286}
!2280 = !{i32 7, !1571}
!2281 = !{i32 9, !1571}
!2282 = !{i32 11, !1571}
!2283 = !{i32 6}
!2284 = !{!2272, !2273, !2274, !2275, !2276, !2277, !2278, !2279, !2280, !2285, !2281, !2282, !2287}
!2285 = !{i32 8, !2286}
!2286 = !{!"WAW", !"indep", i32 1, !"=", i32 0, i1 true}
!2287 = !{i32 12, !2286}
!2288 = !{i32 7}
!2289 = !{!2272, !2273, !2274, !2275, !2276, !2277, !2278, !2279, !2290, !2291, !2292, !2281, !2293, !2282, !2294}
!2290 = !{i32 5, !1571}
!2291 = !{i32 6, !1571}
!2292 = !{i32 8, !1571}
!2293 = !{i32 10, !1571}
!2294 = !{i32 12, !1571}
!2295 = !{i32 8}
!2296 = !{!2272, !2273, !2274, !2275, !2276, !2277, !2278, !2279, !2297, !2280, !2281, !2282, !2287}
!2297 = !{i32 6, !2286}
!2298 = !{i32 9}
!2299 = !{!2272, !2273, !2274, !2275, !2276, !2277, !2278, !2279, !2290, !2291, !2280, !2292, !2293, !2282, !2294}
!2300 = !{i32 10}
!2301 = !{i32 11}
!2302 = !{!2272, !2273, !2274, !2275, !2276, !2277, !2278, !2279, !2290, !2291, !2280, !2292, !2281, !2293, !2294}
!2303 = !{i32 12}
!2304 = !{!2272, !2273, !2274, !2275, !2276, !2277, !2278, !2279, !2297, !2280, !2285, !2281, !2282}
!2305 = !{i32 13}
!2306 = !{!2307, !2308, !2309, !2310, !2311, !2312, !2313, !2314, !2315, !2316, !2317}
!2307 = !{i32 349, !286}
!2308 = !{i32 350, !286}
!2309 = !{i32 351, !286}
!2310 = !{i32 352, !286}
!2311 = !{i32 353, !286}
!2312 = !{i32 354, !286}
!2313 = !{i32 355, !286}
!2314 = !{i32 356, !286}
!2315 = !{i32 15, !1571}
!2316 = !{i32 17, !1571}
!2317 = !{i32 19, !1571}
!2318 = !{i32 14}
!2319 = !{!2307, !2308, !2309, !2310, !2311, !2312, !2313, !2314, !2315, !2320, !2316, !2317, !2321}
!2320 = !{i32 16, !2286}
!2321 = !{i32 20, !2286}
!2322 = !{i32 15}
!2323 = !{!2307, !2308, !2309, !2310, !2311, !2312, !2313, !2314, !2324, !2325, !2326, !2316, !2327, !2317, !2328}
!2324 = !{i32 13, !1571}
!2325 = !{i32 14, !1571}
!2326 = !{i32 16, !1571}
!2327 = !{i32 18, !1571}
!2328 = !{i32 20, !1571}
!2329 = !{i32 16}
!2330 = !{!2307, !2308, !2309, !2310, !2311, !2312, !2313, !2314, !2331, !2315, !2316, !2317, !2321}
!2331 = !{i32 14, !2286}
!2332 = !{i32 17}
!2333 = !{!2307, !2308, !2309, !2310, !2311, !2312, !2313, !2314, !2324, !2325, !2315, !2326, !2327, !2317, !2328}
!2334 = !{i32 18}
!2335 = !{i32 19}
!2336 = !{!2307, !2308, !2309, !2310, !2311, !2312, !2313, !2314, !2324, !2325, !2315, !2326, !2316, !2327, !2328}
!2337 = !{i32 20}
!2338 = !{!2307, !2308, !2309, !2310, !2311, !2312, !2313, !2314, !2331, !2315, !2320, !2316, !2317}
!2339 = !{i32 339}
!2340 = !{!2341, !2342}
!2341 = !{i32 340, !288}
!2342 = !{i32 338, !335}
