Fitter report for key_scan
Sat Aug 31 10:58:18 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter DSP Block Usage Summary
 25. DSP Block Details
 26. Other Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Fitter Summary                                                                        ;
+------------------------------------+--------------------------------------------------+
; Fitter Status                      ; Successful - Sat Aug 31 10:58:18 2019            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; key_scan                                         ;
; Top-level Entity Name              ; top                                              ;
; Family                             ; Cyclone IV E                                     ;
; Device                             ; EP4CE10F17C8                                     ;
; Timing Models                      ; Final                                            ;
; Total logic elements               ; 4,105 / 10,320 ( 40 % )                          ;
;     Total combinational functions  ; 4,084 / 10,320 ( 40 % )                          ;
;     Dedicated logic registers      ; 198 / 10,320 ( 2 % )                             ;
; Total registers                    ; 198                                              ;
; Total pins                         ; 22 / 180 ( 12 % )                                ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 0 / 423,936 ( 0 % )                              ;
; Embedded Multiplier 9-bit elements ; 6 / 46 ( 13 % )                                  ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                    ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.83        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  27.8%      ;
+----------------------------+-------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; col[0]   ; Missing drive strength and slew rate ;
; col[1]   ; Missing drive strength and slew rate ;
; col[2]   ; Missing drive strength and slew rate ;
; col[3]   ; Missing drive strength and slew rate ;
; sel[0]   ; Missing drive strength and slew rate ;
; sel[1]   ; Missing drive strength and slew rate ;
; sel[2]   ; Missing drive strength and slew rate ;
; seg[0]   ; Missing drive strength and slew rate ;
; seg[1]   ; Missing drive strength and slew rate ;
; seg[2]   ; Missing drive strength and slew rate ;
; seg[3]   ; Missing drive strength and slew rate ;
; seg[4]   ; Missing drive strength and slew rate ;
; seg[5]   ; Missing drive strength and slew rate ;
; seg[6]   ; Missing drive strength and slew rate ;
; seg[7]   ; Missing drive strength and slew rate ;
; beep     ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                    ;
+---------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------+------------------+-----------------------+
; Node                                  ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                     ; Destination Port ; Destination Port Name ;
+---------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------+------------------+-----------------------+
; compute:compute_dut|num2[18]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; compute:compute_dut|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAB            ;                       ;
; compute:compute_dut|num2[18]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; compute:compute_dut|num2[18]~_Duplicate_1                            ; Q                ;                       ;
; compute:compute_dut|num2[18]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                      ;                  ;                       ;
; compute:compute_dut|num2[19]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; compute:compute_dut|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAB            ;                       ;
; compute:compute_dut|num2[19]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; compute:compute_dut|num2[19]~_Duplicate_1                            ; Q                ;                       ;
; compute:compute_dut|num2[19]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                      ;                  ;                       ;
; compute:compute_dut|num2[20]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; compute:compute_dut|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAB            ;                       ;
; compute:compute_dut|num2[20]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; compute:compute_dut|num2[20]~_Duplicate_1                            ; Q                ;                       ;
; compute:compute_dut|num2[20]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                      ;                  ;                       ;
; compute:compute_dut|num2[21]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; compute:compute_dut|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAB            ;                       ;
; compute:compute_dut|num2[21]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; compute:compute_dut|num2[21]~_Duplicate_1                            ; Q                ;                       ;
; compute:compute_dut|num2[21]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                      ;                  ;                       ;
; compute:compute_dut|num2[22]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; compute:compute_dut|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAB            ;                       ;
; compute:compute_dut|num2[22]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; compute:compute_dut|num2[22]~_Duplicate_1                            ; Q                ;                       ;
; compute:compute_dut|num2[22]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                      ;                  ;                       ;
; compute:compute_dut|num2[23]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; compute:compute_dut|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAB            ;                       ;
; compute:compute_dut|num2[23]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; compute:compute_dut|num2[23]~_Duplicate_1                            ; Q                ;                       ;
; compute:compute_dut|num2[23]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                      ;                  ;                       ;
+---------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 4340 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 4340 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 4330    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/15929/Desktop/calculator/prj/output_files/key_scan.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 4,105 / 10,320 ( 40 % ) ;
;     -- Combinational with no register       ; 3907                    ;
;     -- Register only                        ; 21                      ;
;     -- Combinational with a register        ; 177                     ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 1171                    ;
;     -- 3 input functions                    ; 1254                    ;
;     -- <=2 input functions                  ; 1659                    ;
;     -- Register only                        ; 21                      ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 2761                    ;
;     -- arithmetic mode                      ; 1323                    ;
;                                             ;                         ;
; Total registers*                            ; 198 / 11,172 ( 2 % )    ;
;     -- Dedicated logic registers            ; 198 / 10,320 ( 2 % )    ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )         ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 305 / 645 ( 47 % )      ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 22 / 180 ( 12 % )       ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )          ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )           ;
;                                             ;                         ;
; Global signals                              ; 3                       ;
; M9Ks                                        ; 0 / 46 ( 0 % )          ;
; Total block memory bits                     ; 0 / 423,936 ( 0 % )     ;
; Total block memory implementation bits      ; 0 / 423,936 ( 0 % )     ;
; Embedded Multiplier 9-bit elements          ; 6 / 46 ( 13 % )         ;
; PLLs                                        ; 0 / 2 ( 0 % )           ;
; Global clocks                               ; 3 / 10 ( 30 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )           ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 9% / 8% / 9%            ;
; Peak interconnect usage (total/H/V)         ; 13% / 14% / 14%         ;
; Maximum fan-out                             ; 202                     ;
; Highest non-global fan-out                  ; 202                     ;
; Total fan-out                               ; 12282                   ;
; Average fan-out                             ; 2.82                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 4105 / 10320 ( 40 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 3907                  ; 0                              ;
;     -- Register only                        ; 21                    ; 0                              ;
;     -- Combinational with a register        ; 177                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 1171                  ; 0                              ;
;     -- 3 input functions                    ; 1254                  ; 0                              ;
;     -- <=2 input functions                  ; 1659                  ; 0                              ;
;     -- Register only                        ; 21                    ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 2761                  ; 0                              ;
;     -- arithmetic mode                      ; 1323                  ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 198                   ; 0                              ;
;     -- Dedicated logic registers            ; 198 / 10320 ( 2 % )   ; 0 / 10320 ( 0 % )              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 305 / 645 ( 47 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 22                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 6 / 46 ( 13 % )       ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 0                     ; 0                              ;
; Total RAM block bits                        ; 0                     ; 0                              ;
; Clock control block                         ; 3 / 12 ( 25 % )       ; 0 / 12 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 12390                 ; 5                              ;
;     -- Registered Connections               ; 1910                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 6                     ; 0                              ;
;     -- Output Ports                         ; 16                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                  ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clk    ; E1    ; 1        ; 0            ; 11           ; 7            ; 27                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; row[0] ; R14   ; 4        ; 30           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; row[1] ; R16   ; 5        ; 34           ; 5            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; row[2] ; P16   ; 5        ; 34           ; 5            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; row[3] ; N16   ; 5        ; 34           ; 7            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rst_n  ; N1    ; 2        ; 0            ; 7            ; 21           ; 202                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; beep   ; P9    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; col[0] ; L15   ; 5        ; 34           ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; col[1] ; N15   ; 5        ; 34           ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; col[2] ; P15   ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; col[3] ; T15   ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[0] ; T11   ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[1] ; T10   ; 4        ; 21           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[2] ; T9    ; 4        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[3] ; T8    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[4] ; T7    ; 3        ; 13           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[5] ; T6    ; 3        ; 11           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[6] ; T5    ; 3        ; 9            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[7] ; T4    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[0] ; M7    ; 3        ; 9            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[1] ; N6    ; 3        ; 7            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[2] ; L6    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 5 / 17 ( 29 % ) ; 2.5V          ; --           ;
; 2        ; 2 / 19 ( 11 % ) ; 2.5V          ; --           ;
; 3        ; 7 / 26 ( 27 % ) ; 2.5V          ; --           ;
; 4        ; 6 / 27 ( 22 % ) ; 2.5V          ; --           ;
; 5        ; 6 / 25 ( 24 % ) ; 2.5V          ; --           ;
; 6        ; 1 / 14 ( 7 % )  ; 2.5V          ; --           ;
; 7        ; 0 / 26 ( 0 % )  ; 2.5V          ; --           ;
; 8        ; 0 / 26 ( 0 % )  ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; sel[2]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; col[0]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; sel[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; rst_n                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; sel[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; col[1]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 111        ; 5        ; row[3]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; beep                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; col[2]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 108        ; 5        ; row[2]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; row[0]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; row[1]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; seg[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 62         ; 3        ; seg[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 64         ; 3        ; seg[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 67         ; 3        ; seg[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 73         ; 3        ; seg[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 75         ; 4        ; seg[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 81         ; 4        ; seg[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 84         ; 4        ; seg[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; col[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                      ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                      ; 4105 (0)    ; 198 (0)                   ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 22   ; 0            ; 3907 (0)     ; 21 (0)            ; 177 (0)          ; |top                                                                                                                     ; work         ;
;    |beep_driver:beep_driver_dut|          ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |top|beep_driver:beep_driver_dut                                                                                         ; work         ;
;    |compute:compute_dut|                  ; 3985 (513)  ; 130 (130)                 ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 3854 (382)   ; 17 (17)           ; 114 (113)        ; |top|compute:compute_dut                                                                                                 ; work         ;
;       |lpm_divide:Div0|                   ; 623 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 622 (0)      ; 0 (0)             ; 1 (0)            ; |top|compute:compute_dut|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_jkm:auto_generated|  ; 623 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 622 (0)      ; 0 (0)             ; 1 (0)            ; |top|compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_bnh:divider| ; 623 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 622 (0)      ; 0 (0)             ; 1 (0)            ; |top|compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider                       ; work         ;
;                |alt_u_div_aaf:divider|    ; 623 (623)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 622 (622)    ; 0 (0)             ; 1 (1)            ; |top|compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider ; work         ;
;       |lpm_divide:Div1|                   ; 264 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 264 (0)      ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Div1                                                                                 ; work         ;
;          |lpm_divide_1jm:auto_generated|  ; 264 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 264 (0)      ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_plh:divider| ; 264 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 264 (0)      ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider                       ; work         ;
;                |alt_u_div_67f:divider|    ; 264 (264)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 264 (264)    ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider ; work         ;
;       |lpm_divide:Div2|                   ; 377 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 377 (0)      ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Div2                                                                                 ; work         ;
;          |lpm_divide_4jm:auto_generated|  ; 377 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 377 (0)      ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_slh:divider| ; 377 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 377 (0)      ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider                       ; work         ;
;                |alt_u_div_c7f:divider|    ; 377 (377)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 377 (377)    ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider ; work         ;
;       |lpm_divide:Div3|                   ; 433 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 433 (0)      ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Div3                                                                                 ; work         ;
;          |lpm_divide_ekm:auto_generated|  ; 433 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 433 (0)      ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_6nh:divider| ; 433 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 433 (0)      ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider                       ; work         ;
;                |alt_u_div_0af:divider|    ; 433 (433)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 433 (433)    ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider ; work         ;
;       |lpm_divide:Div4|                   ; 423 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 423 (0)      ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Div4                                                                                 ; work         ;
;          |lpm_divide_ikm:auto_generated|  ; 423 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 423 (0)      ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_anh:divider| ; 423 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 423 (0)      ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider                       ; work         ;
;                |alt_u_div_8af:divider|    ; 423 (423)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 423 (423)    ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider ; work         ;
;       |lpm_divide:Div5|                   ; 367 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 367 (0)      ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Div5                                                                                 ; work         ;
;          |lpm_divide_lkm:auto_generated|  ; 367 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 367 (0)      ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_dnh:divider| ; 367 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 367 (0)      ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider                       ; work         ;
;                |alt_u_div_eaf:divider|    ; 367 (367)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 367 (367)    ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider ; work         ;
;       |lpm_divide:Mod0|                   ; 264 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 264 (0)      ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Mod0                                                                                 ; work         ;
;          |lpm_divide_4bm:auto_generated|  ; 264 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 264 (0)      ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_plh:divider| ; 264 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 264 (0)      ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider                       ; work         ;
;                |alt_u_div_67f:divider|    ; 264 (264)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 264 (264)    ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider ; work         ;
;       |lpm_divide:Mod1|                   ; 244 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 244 (0)      ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Mod1                                                                                 ; work         ;
;          |lpm_divide_4bm:auto_generated|  ; 244 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 244 (0)      ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_plh:divider| ; 244 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 244 (0)      ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider                       ; work         ;
;                |alt_u_div_67f:divider|    ; 244 (244)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 244 (244)    ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider ; work         ;
;       |lpm_divide:Mod2|                   ; 202 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 202 (0)      ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Mod2                                                                                 ; work         ;
;          |lpm_divide_4bm:auto_generated|  ; 202 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 202 (0)      ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_plh:divider| ; 202 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 202 (0)      ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider                       ; work         ;
;                |alt_u_div_67f:divider|    ; 202 (202)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 202 (202)    ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider ; work         ;
;       |lpm_divide:Mod3|                   ; 160 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (0)      ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Mod3                                                                                 ; work         ;
;          |lpm_divide_4bm:auto_generated|  ; 160 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (0)      ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_plh:divider| ; 160 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (0)      ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider                       ; work         ;
;                |alt_u_div_67f:divider|    ; 160 (160)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (160)    ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider ; work         ;
;       |lpm_divide:Mod4|                   ; 104 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 104 (0)      ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Mod4                                                                                 ; work         ;
;          |lpm_divide_4bm:auto_generated|  ; 104 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 104 (0)      ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Mod4|lpm_divide_4bm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_plh:divider| ; 104 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 104 (0)      ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Mod4|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider                       ; work         ;
;                |alt_u_div_67f:divider|    ; 104 (104)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 104 (104)    ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_divide:Mod4|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider ; work         ;
;       |lpm_mult:Mult0|                    ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_mult:Mult0                                                                                  ; work         ;
;          |mult_bdt:auto_generated|        ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |top|compute:compute_dut|lpm_mult:Mult0|mult_bdt:auto_generated                                                          ; work         ;
;    |freq:freq_dut|                        ; 37 (37)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 1 (1)             ; 26 (26)          ; |top|freq:freq_dut                                                                                                       ; work         ;
;    |key_scan:key_scan_dut|                ; 36 (36)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 1 (1)             ; 19 (19)          ; |top|key_scan:key_scan_dut                                                                                               ; work         ;
;    |seg7:seg7_dut|                        ; 38 (38)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 2 (2)             ; 11 (11)          ; |top|seg7:seg7_dut                                                                                                       ; work         ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                    ;
+--------+----------+---------------+---------------+-----------------------+-----+------+
; Name   ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------+----------+---------------+---------------+-----------------------+-----+------+
; col[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; col[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; col[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; col[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; beep   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rst_n  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; row[0] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; row[1] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; row[2] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; row[3] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; clk    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+--------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                            ;
+-----------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                         ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------+-------------------+---------+
; rst_n                                                                       ;                   ;         ;
;      - key_scan:key_scan_dut|col[0]                                         ; 1                 ; 6       ;
;      - key_scan:key_scan_dut|col[1]                                         ; 1                 ; 6       ;
;      - key_scan:key_scan_dut|col[2]                                         ; 1                 ; 6       ;
;      - key_scan:key_scan_dut|col[3]                                         ; 1                 ; 6       ;
;      - seg7:seg7_dut|sel[0]                                                 ; 1                 ; 6       ;
;      - seg7:seg7_dut|sel[1]                                                 ; 1                 ; 6       ;
;      - seg7:seg7_dut|sel[2]                                                 ; 1                 ; 6       ;
;      - compute:compute_dut|num3[23]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num3[22]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num3[21]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num3[20]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num3[19]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num3[18]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num3[17]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num3[16]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num3[15]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num3[14]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num3[13]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num3[12]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num3[11]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num3[10]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num3[9]                                          ; 1                 ; 6       ;
;      - compute:compute_dut|num3[8]                                          ; 1                 ; 6       ;
;      - compute:compute_dut|num3[7]                                          ; 1                 ; 6       ;
;      - compute:compute_dut|num3[6]                                          ; 1                 ; 6       ;
;      - compute:compute_dut|num3[5]                                          ; 1                 ; 6       ;
;      - compute:compute_dut|num3[4]                                          ; 1                 ; 6       ;
;      - compute:compute_dut|num3[3]                                          ; 1                 ; 6       ;
;      - compute:compute_dut|num3[2]                                          ; 1                 ; 6       ;
;      - compute:compute_dut|num3[1]                                          ; 1                 ; 6       ;
;      - compute:compute_dut|num3[0]                                          ; 1                 ; 6       ;
;      - freq:freq_dut|cnt[0]                                                 ; 1                 ; 6       ;
;      - freq:freq_dut|cnt[1]                                                 ; 1                 ; 6       ;
;      - freq:freq_dut|cnt[2]                                                 ; 1                 ; 6       ;
;      - freq:freq_dut|cnt[3]                                                 ; 1                 ; 6       ;
;      - freq:freq_dut|cnt[4]                                                 ; 1                 ; 6       ;
;      - freq:freq_dut|cnt[5]                                                 ; 1                 ; 6       ;
;      - freq:freq_dut|cnt[6]                                                 ; 1                 ; 6       ;
;      - freq:freq_dut|cnt[7]                                                 ; 1                 ; 6       ;
;      - freq:freq_dut|cnt[8]                                                 ; 1                 ; 6       ;
;      - freq:freq_dut|cnt[9]                                                 ; 1                 ; 6       ;
;      - freq:freq_dut|cnt[10]                                                ; 1                 ; 6       ;
;      - freq:freq_dut|cnt[11]                                                ; 1                 ; 6       ;
;      - freq:freq_dut|cnt[12]                                                ; 1                 ; 6       ;
;      - freq:freq_dut|cnt[13]                                                ; 1                 ; 6       ;
;      - freq:freq_dut|cnt[14]                                                ; 1                 ; 6       ;
;      - freq:freq_dut|cnt[15]                                                ; 1                 ; 6       ;
;      - freq:freq_dut|cnt[16]                                                ; 1                 ; 6       ;
;      - freq:freq_dut|cnt[17]                                                ; 1                 ; 6       ;
;      - freq:freq_dut|cnt[18]                                                ; 1                 ; 6       ;
;      - freq:freq_dut|cnt[19]                                                ; 1                 ; 6       ;
;      - freq:freq_dut|cnt[20]                                                ; 1                 ; 6       ;
;      - freq:freq_dut|cnt[21]                                                ; 1                 ; 6       ;
;      - freq:freq_dut|cnt[22]                                                ; 1                 ; 6       ;
;      - freq:freq_dut|cnt[23]                                                ; 1                 ; 6       ;
;      - freq:freq_dut|cnt[24]                                                ; 1                 ; 6       ;
;      - freq:freq_dut|cnt[25]                                                ; 1                 ; 6       ;
;      - compute:compute_dut|num2[23]~_Duplicate_1                            ; 1                 ; 6       ;
;      - compute:compute_dut|num2[22]~_Duplicate_1                            ; 1                 ; 6       ;
;      - compute:compute_dut|num2[21]~_Duplicate_1                            ; 1                 ; 6       ;
;      - compute:compute_dut|num2[20]~_Duplicate_1                            ; 1                 ; 6       ;
;      - compute:compute_dut|num2[19]~_Duplicate_1                            ; 1                 ; 6       ;
;      - compute:compute_dut|num2[18]~_Duplicate_1                            ; 1                 ; 6       ;
;      - compute:compute_dut|num2[17]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num2[16]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num2[15]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num2[14]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num2[13]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num2[12]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num2[11]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num2[10]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num2[9]                                          ; 1                 ; 6       ;
;      - compute:compute_dut|num2[8]                                          ; 1                 ; 6       ;
;      - compute:compute_dut|num2[7]                                          ; 1                 ; 6       ;
;      - compute:compute_dut|num2[6]                                          ; 1                 ; 6       ;
;      - compute:compute_dut|num2[5]                                          ; 1                 ; 6       ;
;      - compute:compute_dut|num2[4]                                          ; 1                 ; 6       ;
;      - compute:compute_dut|num2[3]                                          ; 1                 ; 6       ;
;      - compute:compute_dut|num2[2]                                          ; 1                 ; 6       ;
;      - compute:compute_dut|num2[1]                                          ; 1                 ; 6       ;
;      - seg7:seg7_dut|temp[0]                                                ; 1                 ; 6       ;
;      - seg7:seg7_dut|temp[1]                                                ; 1                 ; 6       ;
;      - seg7:seg7_dut|temp[2]                                                ; 1                 ; 6       ;
;      - seg7:seg7_dut|temp[3]                                                ; 1                 ; 6       ;
;      - seg7:seg7_dut|WideOr7~1                                              ; 1                 ; 6       ;
;      - seg7:seg7_dut|WideOr6~1                                              ; 1                 ; 6       ;
;      - seg7:seg7_dut|WideOr5~1                                              ; 1                 ; 6       ;
;      - seg7:seg7_dut|WideOr4~1                                              ; 1                 ; 6       ;
;      - seg7:seg7_dut|WideOr3~1                                              ; 1                 ; 6       ;
;      - seg7:seg7_dut|WideOr2~1                                              ; 1                 ; 6       ;
;      - seg7:seg7_dut|WideOr1~1                                              ; 1                 ; 6       ;
;      - key_scan:key_scan_dut|state.01                                       ; 1                 ; 6       ;
;      - freq:freq_dut|clk_1khz                                               ; 1                 ; 6       ;
;      - key_scan:key_scan_dut|state.10                                       ; 1                 ; 6       ;
;      - key_scan:key_scan_dut|cnt_time[2]                                    ; 1                 ; 6       ;
;      - key_scan:key_scan_dut|cnt_time[1]                                    ; 1                 ; 6       ;
;      - key_scan:key_scan_dut|cnt_time[0]                                    ; 1                 ; 6       ;
;      - key_scan:key_scan_dut|cnt_time[3]                                    ; 1                 ; 6       ;
;      - key_scan:key_scan_dut|state.00                                       ; 1                 ; 6       ;
;      - seg7:seg7_dut|state.010                                              ; 1                 ; 6       ;
;      - seg7:seg7_dut|state.100                                              ; 1                 ; 6       ;
;      - seg7:seg7_dut|state.000                                              ; 1                 ; 6       ;
;      - seg7:seg7_dut|state.011                                              ; 1                 ; 6       ;
;      - seg7:seg7_dut|state.101                                              ; 1                 ; 6       ;
;      - compute:compute_dut|data_out[0]                                      ; 1                 ; 6       ;
;      - compute:compute_dut|data_out[4]                                      ; 1                 ; 6       ;
;      - compute:compute_dut|data_out[8]                                      ; 1                 ; 6       ;
;      - compute:compute_dut|data_out[12]                                     ; 1                 ; 6       ;
;      - compute:compute_dut|data_out[16]                                     ; 1                 ; 6       ;
;      - seg7:seg7_dut|state.001                                              ; 1                 ; 6       ;
;      - compute:compute_dut|data_out[20]                                     ; 1                 ; 6       ;
;      - compute:compute_dut|data_out[1]                                      ; 1                 ; 6       ;
;      - compute:compute_dut|data_out[5]                                      ; 1                 ; 6       ;
;      - compute:compute_dut|data_out[9]                                      ; 1                 ; 6       ;
;      - compute:compute_dut|data_out[13]                                     ; 1                 ; 6       ;
;      - compute:compute_dut|data_out[17]                                     ; 1                 ; 6       ;
;      - compute:compute_dut|data_out[21]                                     ; 1                 ; 6       ;
;      - compute:compute_dut|data_out[2]                                      ; 1                 ; 6       ;
;      - compute:compute_dut|data_out[6]                                      ; 1                 ; 6       ;
;      - compute:compute_dut|data_out[10]                                     ; 1                 ; 6       ;
;      - compute:compute_dut|data_out[14]                                     ; 1                 ; 6       ;
;      - compute:compute_dut|data_out[18]                                     ; 1                 ; 6       ;
;      - compute:compute_dut|data_out[22]                                     ; 1                 ; 6       ;
;      - compute:compute_dut|data_out[3]                                      ; 1                 ; 6       ;
;      - compute:compute_dut|data_out[7]                                      ; 1                 ; 6       ;
;      - compute:compute_dut|data_out[11]                                     ; 1                 ; 6       ;
;      - compute:compute_dut|data_out[15]                                     ; 1                 ; 6       ;
;      - compute:compute_dut|data_out[19]                                     ; 1                 ; 6       ;
;      - compute:compute_dut|data_out[23]                                     ; 1                 ; 6       ;
;      - key_scan:key_scan_dut|flag                                           ; 1                 ; 6       ;
;      - compute:compute_dut|state_s.11                                       ; 1                 ; 6       ;
;      - compute:compute_dut|flag_o                                           ; 1                 ; 6       ;
;      - compute:compute_dut|data_in[0]                                       ; 1                 ; 6       ;
;      - compute:compute_dut|state_s.00                                       ; 1                 ; 6       ;
;      - compute:compute_dut|state_s.01                                       ; 1                 ; 6       ;
;      - compute:compute_dut|state_s.10                                       ; 1                 ; 6       ;
;      - compute:compute_dut|data_in[23]                                      ; 1                 ; 6       ;
;      - compute:compute_dut|data_in[22]                                      ; 1                 ; 6       ;
;      - compute:compute_dut|data_in[21]                                      ; 1                 ; 6       ;
;      - compute:compute_dut|data_in[20]                                      ; 1                 ; 6       ;
;      - compute:compute_dut|data_in[19]                                      ; 1                 ; 6       ;
;      - compute:compute_dut|data_in[18]                                      ; 1                 ; 6       ;
;      - compute:compute_dut|data_in[17]                                      ; 1                 ; 6       ;
;      - compute:compute_dut|data_in[16]                                      ; 1                 ; 6       ;
;      - compute:compute_dut|data_in[15]                                      ; 1                 ; 6       ;
;      - compute:compute_dut|data_in[14]                                      ; 1                 ; 6       ;
;      - compute:compute_dut|data_in[13]                                      ; 1                 ; 6       ;
;      - compute:compute_dut|data_in[12]                                      ; 1                 ; 6       ;
;      - compute:compute_dut|data_in[11]                                      ; 1                 ; 6       ;
;      - compute:compute_dut|data_in[10]                                      ; 1                 ; 6       ;
;      - compute:compute_dut|data_in[9]                                       ; 1                 ; 6       ;
;      - compute:compute_dut|data_in[8]                                       ; 1                 ; 6       ;
;      - compute:compute_dut|data_in[7]                                       ; 1                 ; 6       ;
;      - compute:compute_dut|data_in[6]                                       ; 1                 ; 6       ;
;      - compute:compute_dut|data_in[5]                                       ; 1                 ; 6       ;
;      - compute:compute_dut|data_in[4]                                       ; 1                 ; 6       ;
;      - compute:compute_dut|data_in[3]                                       ; 1                 ; 6       ;
;      - compute:compute_dut|data_in[2]                                       ; 1                 ; 6       ;
;      - compute:compute_dut|data_in[1]                                       ; 1                 ; 6       ;
;      - compute:compute_dut|flag_t                                           ; 1                 ; 6       ;
;      - key_scan:key_scan_dut|row_col[2]                                     ; 1                 ; 6       ;
;      - key_scan:key_scan_dut|row_col[0]                                     ; 1                 ; 6       ;
;      - key_scan:key_scan_dut|row_col[1]                                     ; 1                 ; 6       ;
;      - key_scan:key_scan_dut|row_col[3]                                     ; 1                 ; 6       ;
;      - key_scan:key_scan_dut|row_col[4]                                     ; 1                 ; 6       ;
;      - key_scan:key_scan_dut|row_col[6]                                     ; 1                 ; 6       ;
;      - key_scan:key_scan_dut|row_col[7]                                     ; 1                 ; 6       ;
;      - key_scan:key_scan_dut|row_col[5]                                     ; 1                 ; 6       ;
;      - compute:compute_dut|num1[15]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num1[14]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num1[13]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num1[12]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num1[11]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num1[10]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num1[9]                                          ; 1                 ; 6       ;
;      - compute:compute_dut|num1[8]                                          ; 1                 ; 6       ;
;      - compute:compute_dut|num1[7]                                          ; 1                 ; 6       ;
;      - compute:compute_dut|num1[6]                                          ; 1                 ; 6       ;
;      - compute:compute_dut|num1[5]                                          ; 1                 ; 6       ;
;      - compute:compute_dut|num1[4]                                          ; 1                 ; 6       ;
;      - compute:compute_dut|num1[3]                                          ; 1                 ; 6       ;
;      - compute:compute_dut|num1[2]                                          ; 1                 ; 6       ;
;      - compute:compute_dut|num1[1]                                          ; 1                 ; 6       ;
;      - compute:compute_dut|num2[0]                                          ; 1                 ; 6       ;
;      - compute:compute_dut|num1[0]                                          ; 1                 ; 6       ;
;      - compute:compute_dut|num1[16]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num1[17]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num1[18]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num1[19]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num1[20]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num1[21]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num1[22]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|num1[23]                                         ; 1                 ; 6       ;
;      - compute:compute_dut|flag_s[0]                                        ; 1                 ; 6       ;
;      - compute:compute_dut|flag_s[2]                                        ; 1                 ; 6       ;
;      - compute:compute_dut|flag_s[1]                                        ; 1                 ; 6       ;
;      - compute:compute_dut|flag_s[3]                                        ; 1                 ; 6       ;
;      - key_scan:key_scan_dut|press_num[0]                                   ; 1                 ; 6       ;
;      - key_scan:key_scan_dut|press_num[3]                                   ; 1                 ; 6       ;
;      - key_scan:key_scan_dut|press_num[2]                                   ; 1                 ; 6       ;
;      - key_scan:key_scan_dut|press_num[1]                                   ; 1                 ; 6       ;
;      - compute:compute_dut|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; 1                 ; 6       ;
; row[0]                                                                      ;                   ;         ;
;      - key_scan:key_scan_dut|Equal0~0                                       ; 0                 ; 6       ;
;      - key_scan:key_scan_dut|row_col[4]                                     ; 0                 ; 6       ;
; row[1]                                                                      ;                   ;         ;
;      - key_scan:key_scan_dut|Equal0~0                                       ; 0                 ; 6       ;
;      - key_scan:key_scan_dut|row_col[5]                                     ; 0                 ; 6       ;
; row[2]                                                                      ;                   ;         ;
;      - key_scan:key_scan_dut|Equal0~0                                       ; 1                 ; 6       ;
;      - key_scan:key_scan_dut|row_col[6]                                     ; 1                 ; 6       ;
; row[3]                                                                      ;                   ;         ;
;      - key_scan:key_scan_dut|Equal0~0                                       ; 1                 ; 6       ;
;      - key_scan:key_scan_dut|row_col[7]                                     ; 1                 ; 6       ;
; clk                                                                         ;                   ;         ;
+-----------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                      ;
+-----------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                    ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; beep_driver:beep_driver_dut|LessThan0~1 ; LCCOMB_X9_Y4_N0    ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; clk                                     ; PIN_E1             ; 27      ; Clock        ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; compute:compute_dut|data_in[16]~4       ; LCCOMB_X12_Y8_N4   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; compute:compute_dut|data_out[2]~2       ; LCCOMB_X6_Y11_N28  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; compute:compute_dut|flag_s[3]~1         ; LCCOMB_X6_Y9_N8    ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; compute:compute_dut|num2[12]~53         ; LCCOMB_X6_Y11_N12  ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; compute:compute_dut|num3[6]~1           ; LCCOMB_X10_Y10_N22 ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; compute:compute_dut|state_s.01          ; FF_X7_Y10_N29      ; 49      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; compute:compute_dut|state_s.10          ; FF_X7_Y10_N31      ; 52      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; freq:freq_dut|LessThan0~8               ; LCCOMB_X24_Y11_N26 ; 27      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; freq:freq_dut|clk_1khz                  ; FF_X23_Y11_N19     ; 9       ; Clock        ; no     ; --                   ; --               ; --                        ;
; freq:freq_dut|clk_1khz                  ; FF_X23_Y11_N19     ; 165     ; Clock        ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; key_scan:key_scan_dut|WideOr0~2         ; LCCOMB_X6_Y11_N2   ; 4       ; Latch enable ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; key_scan:key_scan_dut|col[0]~0          ; LCCOMB_X9_Y4_N12   ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; key_scan:key_scan_dut|flag              ; FF_X9_Y4_N5        ; 21      ; Async. clear ; no     ; --                   ; --               ; --                        ;
; key_scan:key_scan_dut|flag~0            ; LCCOMB_X9_Y4_N26   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; key_scan:key_scan_dut|state.01          ; FF_X9_Y4_N7        ; 11      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; rst_n                                   ; PIN_N1             ; 202     ; Async. clear ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                               ;
+---------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                            ; Location         ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk                             ; PIN_E1           ; 27      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; freq:freq_dut|clk_1khz          ; FF_X23_Y11_N19   ; 165     ; 14                                   ; Global Clock         ; GCLK4            ; --                        ;
; key_scan:key_scan_dut|WideOr0~2 ; LCCOMB_X6_Y11_N2 ; 4       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
+---------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                             ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; rst_n~input                                                                                                                                      ; 202     ;
; compute:compute_dut|flag_s[0]                                                                                                                    ; 55      ;
; compute:compute_dut|flag_s[2]                                                                                                                    ; 53      ;
; compute:compute_dut|state_s.10                                                                                                                   ; 52      ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_20_result_int[18]~26 ; 50      ;
; compute:compute_dut|state_s.01                                                                                                                   ; 49      ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_19_result_int[18]~26 ; 49      ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_18_result_int[18]~26 ; 49      ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_17_result_int[18]~26 ; 49      ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_16_result_int[17]~24 ; 45      ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_19_result_int[15]~22 ; 43      ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_18_result_int[15]~22 ; 43      ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_17_result_int[15]~22 ; 43      ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_16_result_int[15]~22 ; 43      ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_15_result_int[15]~22 ; 43      ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_14_result_int[15]~22 ; 43      ;
; compute:compute_dut|state_s.00                                                                                                                   ; 41      ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_21_result_int[18]~26 ; 41      ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_20_result_int[15]~22 ; 41      ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_13_result_int[14]~20 ; 39      ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_21_result_int[15]~22 ; 38      ;
; compute:compute_dut|num2[0]                                                                                                                      ; 35      ;
; compute:compute_dut|num2[23]~_Duplicate_1                                                                                                        ; 33      ;
; compute:compute_dut|num2[1]                                                                                                                      ; 33      ;
; compute:compute_dut|always0~0                                                                                                                    ; 32      ;
; compute:compute_dut|num2[4]                                                                                                                      ; 32      ;
; compute:compute_dut|num2[3]                                                                                                                      ; 31      ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_20_result_int[11]~16 ; 31      ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_19_result_int[11]~16 ; 31      ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_18_result_int[11]~16 ; 31      ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_17_result_int[11]~16 ; 31      ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_16_result_int[11]~16 ; 31      ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_15_result_int[11]~16 ; 31      ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_14_result_int[11]~16 ; 31      ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_13_result_int[11]~16 ; 31      ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_12_result_int[11]~16 ; 31      ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_11_result_int[11]~16 ; 31      ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_10_result_int[11]~16 ; 31      ;
; compute:compute_dut|num2[2]                                                                                                                      ; 30      ;
; compute:compute_dut|num2[7]                                                                                                                      ; 29      ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_21_result_int[11]~16 ; 29      ;
; compute:compute_dut|flag_o                                                                                                                       ; 28      ;
; compute:compute_dut|num2[6]                                                                                                                      ; 28      ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_9_result_int[10]~14  ; 28      ;
; freq:freq_dut|LessThan0~8                                                                                                                        ; 27      ;
; compute:compute_dut|num2[5]                                                                                                                      ; 27      ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|selnose[475]~28              ; 26      ;
; compute:compute_dut|state_s.11                                                                                                                   ; 26      ;
; compute:compute_dut|num2[10]                                                                                                                     ; 26      ;
; compute:compute_dut|num1~3                                                                                                                       ; 25      ;
; compute:compute_dut|num2[12]~53                                                                                                                  ; 25      ;
; compute:compute_dut|num2[9]                                                                                                                      ; 25      ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_22_result_int[15]~22 ; 25      ;
; compute:compute_dut|num3[6]~1                                                                                                                    ; 24      ;
; compute:compute_dut|data_in[16]~4                                                                                                                ; 24      ;
; compute:compute_dut|data_in[4]                                                                                                                   ; 24      ;
; compute:compute_dut|data_in[5]                                                                                                                   ; 24      ;
; compute:compute_dut|data_in[6]                                                                                                                   ; 24      ;
; compute:compute_dut|data_in[7]                                                                                                                   ; 24      ;
; compute:compute_dut|data_in[8]                                                                                                                   ; 24      ;
; compute:compute_dut|data_in[9]                                                                                                                   ; 24      ;
; compute:compute_dut|data_in[10]                                                                                                                  ; 24      ;
; compute:compute_dut|data_in[11]                                                                                                                  ; 24      ;
; compute:compute_dut|data_out[2]~2                                                                                                                ; 24      ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_22_result_int[23]~46 ; 24      ;
; compute:compute_dut|num2[8]                                                                                                                      ; 24      ;
; compute:compute_dut|num1~1                                                                                                                       ; 23      ;
; compute:compute_dut|Mux24~5                                                                                                                      ; 23      ;
; compute:compute_dut|data_in[12]                                                                                                                  ; 23      ;
; compute:compute_dut|data_in[13]                                                                                                                  ; 23      ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_21_result_int[22]~44 ; 23      ;
; compute:compute_dut|num2[13]                                                                                                                     ; 23      ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_22_result_int[18]~26 ; 23      ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|selnose[525]~33              ; 22      ;
; compute:compute_dut|data_in[14]                                                                                                                  ; 22      ;
; compute:compute_dut|data_in[15]                                                                                                                  ; 22      ;
; compute:compute_dut|data_in[16]                                                                                                                  ; 22      ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_20_result_int[21]~42 ; 22      ;
; compute:compute_dut|num2[12]                                                                                                                     ; 22      ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|add_sub_21_result_int[8]~12  ; 22      ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|add_sub_20_result_int[8]~12  ; 22      ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|add_sub_19_result_int[8]~12  ; 22      ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|add_sub_18_result_int[8]~12  ; 22      ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|add_sub_17_result_int[8]~12  ; 22      ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|add_sub_16_result_int[8]~12  ; 22      ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|add_sub_15_result_int[8]~12  ; 22      ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|add_sub_14_result_int[8]~12  ; 22      ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|add_sub_13_result_int[8]~12  ; 22      ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|add_sub_12_result_int[8]~12  ; 22      ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|add_sub_11_result_int[8]~12  ; 22      ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|add_sub_10_result_int[8]~12  ; 22      ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|add_sub_9_result_int[8]~12   ; 22      ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|add_sub_8_result_int[8]~12   ; 22      ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|add_sub_7_result_int[8]~12   ; 22      ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|selnose[500]~32              ; 21      ;
; compute:compute_dut|data_in[17]                                                                                                                  ; 21      ;
; compute:compute_dut|data_in[18]                                                                                                                  ; 21      ;
; key_scan:key_scan_dut|flag                                                                                                                       ; 21      ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_19_result_int[20]~40 ; 21      ;
; compute:compute_dut|num2[11]                                                                                                                     ; 21      ;
; compute:compute_dut|Mux24~6                                                                                                                      ; 20      ;
; compute:compute_dut|data_out[9]~3                                                                                                                ; 20      ;
; compute:compute_dut|data_in[19]                                                                                                                  ; 20      ;
; compute:compute_dut|data_in[20]                                                                                                                  ; 20      ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_18_result_int[19]~38 ; 20      ;
; compute:compute_dut|num2[16]                                                                                                                     ; 20      ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|add_sub_6_result_int[7]~10   ; 20      ;
; compute:compute_dut|Mux24~23                                                                                                                     ; 19      ;
; compute:compute_dut|data_in[3]                                                                                                                   ; 19      ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_17_result_int[18]~36 ; 19      ;
; compute:compute_dut|num2[15]                                                                                                                     ; 19      ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_22_result_int[11]~16 ; 19      ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|selnose[425]~31              ; 18      ;
; compute:compute_dut|data_in[21]                                                                                                                  ; 18      ;
; compute:compute_dut|data_in[22]                                                                                                                  ; 18      ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_16_result_int[17]~34 ; 18      ;
; compute:compute_dut|num2[14]                                                                                                                     ; 18      ;
; compute:compute_dut|Mux24~7                                                                                                                      ; 17      ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_15_result_int[16]~32 ; 17      ;
; compute:compute_dut|Add4~4                                                                                                                       ; 17      ;
; compute:compute_dut|Add4~2                                                                                                                       ; 17      ;
; compute:compute_dut|Add4~0                                                                                                                       ; 17      ;
; compute:compute_dut|Mux24~22                                                                                                                     ; 16      ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_14_result_int[15]~30 ; 16      ;
; key_scan:key_scan_dut|press_num[1]                                                                                                               ; 15      ;
; key_scan:key_scan_dut|press_num[2]                                                                                                               ; 15      ;
; key_scan:key_scan_dut|press_num[3]                                                                                                               ; 15      ;
; compute:compute_dut|Mux24~21                                                                                                                     ; 15      ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_13_result_int[14]~28 ; 15      ;
; compute:compute_dut|num2[19]~_Duplicate_1                                                                                                        ; 15      ;
; compute:compute_dut|num2[17]                                                                                                                     ; 15      ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|add_sub_22_result_int[8]~12  ; 15      ;
; compute:compute_dut|Mux24~8                                                                                                                      ; 14      ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_12_result_int[13]~26 ; 14      ;
; compute:compute_dut|num2[18]~_Duplicate_1                                                                                                        ; 14      ;
; compute:compute_dut|Mux24~20                                                                                                                     ; 13      ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_11_result_int[12]~24 ; 13      ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_21_result_int[5]~8   ; 13      ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_20_result_int[5]~8   ; 13      ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_19_result_int[5]~8   ; 13      ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_18_result_int[5]~8   ; 13      ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_17_result_int[5]~8   ; 13      ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_16_result_int[5]~8   ; 13      ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_15_result_int[5]~8   ; 13      ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_14_result_int[5]~8   ; 13      ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_13_result_int[5]~8   ; 13      ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_12_result_int[5]~8   ; 13      ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_11_result_int[5]~8   ; 13      ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_10_result_int[5]~8   ; 13      ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_9_result_int[5]~8    ; 13      ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_8_result_int[5]~8    ; 13      ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_7_result_int[5]~8    ; 13      ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_6_result_int[5]~8    ; 13      ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_5_result_int[5]~8    ; 13      ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_4_result_int[5]~8    ; 13      ;
; compute:compute_dut|Mux24~19                                                                                                                     ; 12      ;
; compute:compute_dut|data_in[2]                                                                                                                   ; 12      ;
; compute:compute_dut|data_in[23]                                                                                                                  ; 12      ;
; key_scan:key_scan_dut|Equal0~0                                                                                                                   ; 12      ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_10_result_int[11]~22 ; 12      ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_3_result_int[4]~6    ; 12      ;
; compute:compute_dut|Mux24~9                                                                                                                      ; 11      ;
; compute:compute_dut|num1[17]                                                                                                                     ; 11      ;
; compute:compute_dut|num1[16]                                                                                                                     ; 11      ;
; compute:compute_dut|num1[1]                                                                                                                      ; 11      ;
; compute:compute_dut|num1[2]                                                                                                                      ; 11      ;
; compute:compute_dut|num1[3]                                                                                                                      ; 11      ;
; compute:compute_dut|num1[4]                                                                                                                      ; 11      ;
; compute:compute_dut|num1[5]                                                                                                                      ; 11      ;
; compute:compute_dut|num1[6]                                                                                                                      ; 11      ;
; compute:compute_dut|num1[7]                                                                                                                      ; 11      ;
; compute:compute_dut|num1[8]                                                                                                                      ; 11      ;
; compute:compute_dut|num1[9]                                                                                                                      ; 11      ;
; compute:compute_dut|num1[10]                                                                                                                     ; 11      ;
; compute:compute_dut|num1[11]                                                                                                                     ; 11      ;
; compute:compute_dut|num1[12]                                                                                                                     ; 11      ;
; compute:compute_dut|num1[13]                                                                                                                     ; 11      ;
; compute:compute_dut|num1[14]                                                                                                                     ; 11      ;
; compute:compute_dut|num1[15]                                                                                                                     ; 11      ;
; key_scan:key_scan_dut|state.01                                                                                                                   ; 11      ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_9_result_int[10]~20  ; 11      ;
; compute:compute_dut|num2[22]~_Duplicate_1                                                                                                        ; 11      ;
; compute:compute_dut|lpm_divide:Mod4|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_21_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod4|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_20_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod4|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_19_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod4|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_18_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod4|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_17_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod4|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_16_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_21_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_20_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_19_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_18_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_17_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_16_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_15_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_14_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_13_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_12_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_21_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_20_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_19_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_18_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_17_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_16_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_15_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_14_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_13_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_12_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_11_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_10_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_9_result_int[5]~8    ; 11      ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_21_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_20_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_19_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_18_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_17_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_16_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_15_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_14_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_13_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_12_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_11_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_10_result_int[5]~8   ; 11      ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_9_result_int[5]~8    ; 11      ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_8_result_int[5]~8    ; 11      ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_7_result_int[5]~8    ; 11      ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_6_result_int[5]~8    ; 11      ;
; compute:compute_dut|Mux24~18                                                                                                                     ; 10      ;
; compute:compute_dut|num1[20]                                                                                                                     ; 10      ;
; compute:compute_dut|num1[19]                                                                                                                     ; 10      ;
; compute:compute_dut|num1[18]                                                                                                                     ; 10      ;
; compute:compute_dut|num1[0]                                                                                                                      ; 10      ;
; compute:compute_dut|Selector3~0                                                                                                                  ; 10      ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_8_result_int[9]~18   ; 10      ;
; compute:compute_dut|num2[21]~_Duplicate_1                                                                                                        ; 10      ;
; compute:compute_dut|num2[20]~_Duplicate_1                                                                                                        ; 10      ;
; compute:compute_dut|Add4~6                                                                                                                       ; 10      ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_21_result_int[5]~8   ; 10      ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_20_result_int[5]~8   ; 10      ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_19_result_int[5]~8   ; 10      ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_18_result_int[5]~8   ; 10      ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_17_result_int[5]~8   ; 10      ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_16_result_int[5]~8   ; 10      ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_15_result_int[5]~8   ; 10      ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_14_result_int[5]~8   ; 10      ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_13_result_int[5]~8   ; 10      ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_12_result_int[5]~8   ; 10      ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_11_result_int[5]~8   ; 10      ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_10_result_int[5]~8   ; 10      ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_9_result_int[5]~8    ; 10      ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_8_result_int[5]~8    ; 10      ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_7_result_int[5]~8    ; 10      ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_6_result_int[5]~8    ; 10      ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_5_result_int[5]~8    ; 10      ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_4_result_int[5]~8    ; 10      ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_3_result_int[4]~6    ; 10      ;
; compute:compute_dut|lpm_divide:Mod4|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_22_result_int[5]~8   ; 10      ;
; compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_22_result_int[5]~8   ; 10      ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_22_result_int[5]~8   ; 10      ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_22_result_int[5]~8   ; 10      ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_22_result_int[5]~8   ; 10      ;
; compute:compute_dut|Mux24~17                                                                                                                     ; 9       ;
; compute:compute_dut|num1[22]                                                                                                                     ; 9       ;
; compute:compute_dut|num1[21]                                                                                                                     ; 9       ;
; key_scan:key_scan_dut|flag~0                                                                                                                     ; 9       ;
; compute:compute_dut|Equal0~0                                                                                                                     ; 9       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_7_result_int[8]~16   ; 9       ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_22_result_int[5]~8   ; 9       ;
; key_scan:key_scan_dut|press_num[0]                                                                                                               ; 8       ;
; compute:compute_dut|data_in[8]~7                                                                                                                 ; 8       ;
; compute:compute_dut|data_in[16]~5                                                                                                                ; 8       ;
; compute:compute_dut|data_in[3]~1                                                                                                                 ; 8       ;
; compute:compute_dut|num1[23]                                                                                                                     ; 8       ;
; freq:freq_dut|clk_1khz                                                                                                                           ; 8       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_6_result_int[7]~14   ; 8       ;
; compute:compute_dut|Mux24~16                                                                                                                     ; 7       ;
; compute:compute_dut|flag_t~0                                                                                                                     ; 7       ;
; seg7:seg7_dut|state.100                                                                                                                          ; 7       ;
; seg7:seg7_dut|state.010                                                                                                                          ; 7       ;
; key_scan:key_scan_dut|LessThan0~0                                                                                                                ; 7       ;
; seg7:seg7_dut|temp[3]                                                                                                                            ; 7       ;
; seg7:seg7_dut|temp[2]                                                                                                                            ; 7       ;
; seg7:seg7_dut|temp[1]                                                                                                                            ; 7       ;
; seg7:seg7_dut|temp[0]                                                                                                                            ; 7       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_5_result_int[6]~12   ; 7       ;
; compute:compute_dut|Mux24~15                                                                                                                     ; 6       ;
; beep_driver:beep_driver_dut|LessThan0~1                                                                                                          ; 6       ;
; compute:compute_dut|data_in[1]                                                                                                                   ; 6       ;
; seg7:seg7_dut|state.101                                                                                                                          ; 6       ;
; seg7:seg7_dut|state.011                                                                                                                          ; 6       ;
; seg7:seg7_dut|state.000                                                                                                                          ; 6       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_4_result_int[5]~10   ; 6       ;
; compute:compute_dut|Mux24~10                                                                                                                     ; 5       ;
; key_scan:key_scan_dut|row_col[5]                                                                                                                 ; 5       ;
; key_scan:key_scan_dut|row_col[7]                                                                                                                 ; 5       ;
; key_scan:key_scan_dut|row_col[6]                                                                                                                 ; 5       ;
; key_scan:key_scan_dut|row_col[4]                                                                                                                 ; 5       ;
; compute:compute_dut|flag_t                                                                                                                       ; 5       ;
; seg7:seg7_dut|state.001                                                                                                                          ; 5       ;
; key_scan:key_scan_dut|cnt_time[0]                                                                                                                ; 5       ;
; key_scan:key_scan_dut|state.10                                                                                                                   ; 5       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_3_result_int[4]~8    ; 5       ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_23_result_int[5]~10  ; 5       ;
; compute:compute_dut|Mux24~14                                                                                                                     ; 4       ;
; compute:compute_dut|flag_s[3]~1                                                                                                                  ; 4       ;
; compute:compute_dut|flag_s[3]                                                                                                                    ; 4       ;
; key_scan:key_scan_dut|row_col[3]                                                                                                                 ; 4       ;
; key_scan:key_scan_dut|row_col[1]                                                                                                                 ; 4       ;
; key_scan:key_scan_dut|row_col[0]                                                                                                                 ; 4       ;
; key_scan:key_scan_dut|row_col[2]                                                                                                                 ; 4       ;
; key_scan:key_scan_dut|col[0]~0                                                                                                                   ; 4       ;
; key_scan:key_scan_dut|state.00                                                                                                                   ; 4       ;
; key_scan:key_scan_dut|cnt_time[1]                                                                                                                ; 4       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_2_result_int[3]~6    ; 4       ;
; compute:compute_dut|Add4~8                                                                                                                       ; 4       ;
; compute:compute_dut|lpm_divide:Mod4|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_23_result_int[5]~10  ; 4       ;
; compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_23_result_int[5]~10  ; 4       ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_23_result_int[5]~10  ; 4       ;
; beep_driver:beep_driver_dut|beep_cnt[6]                                                                                                          ; 4       ;
; compute:compute_dut|lpm_divide:Mod4|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[106]~138            ; 3       ;
; compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[106]~218            ; 3       ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[106]~278            ; 3       ;
; compute:compute_dut|Mux24~13                                                                                                                     ; 3       ;
; compute:compute_dut|num1~6                                                                                                                       ; 3       ;
; compute:compute_dut|num1~5                                                                                                                       ; 3       ;
; compute:compute_dut|num1~4                                                                                                                       ; 3       ;
; compute:compute_dut|ShiftLeft0~6                                                                                                                 ; 3       ;
; compute:compute_dut|data_in[3]~0                                                                                                                 ; 3       ;
; compute:compute_dut|flag_s[1]                                                                                                                    ; 3       ;
; compute:compute_dut|data_out[2]~4                                                                                                                ; 3       ;
; compute:compute_dut|data_out[2]~0                                                                                                                ; 3       ;
; beep_driver:beep_driver_dut|LessThan0~0                                                                                                          ; 3       ;
; key_scan:key_scan_dut|cnt_time[2]                                                                                                                ; 3       ;
; key_scan:key_scan_dut|col[3]                                                                                                                     ; 3       ;
; key_scan:key_scan_dut|col[2]                                                                                                                     ; 3       ;
; key_scan:key_scan_dut|col[1]                                                                                                                     ; 3       ;
; key_scan:key_scan_dut|col[0]                                                                                                                     ; 3       ;
; compute:compute_dut|lpm_mult:Mult0|mult_bdt:auto_generated|op_1~8                                                                                ; 3       ;
; compute:compute_dut|lpm_mult:Mult0|mult_bdt:auto_generated|op_1~4                                                                                ; 3       ;
; compute:compute_dut|lpm_mult:Mult0|mult_bdt:auto_generated|op_1~0                                                                                ; 3       ;
; compute:compute_dut|lpm_mult:Mult0|mult_bdt:auto_generated|w385w[16]                                                                             ; 3       ;
; compute:compute_dut|lpm_mult:Mult0|mult_bdt:auto_generated|w385w[14]                                                                             ; 3       ;
; compute:compute_dut|lpm_mult:Mult0|mult_bdt:auto_generated|w385w[12]                                                                             ; 3       ;
; compute:compute_dut|lpm_mult:Mult0|mult_bdt:auto_generated|w385w[10]                                                                             ; 3       ;
; compute:compute_dut|lpm_mult:Mult0|mult_bdt:auto_generated|w385w[8]                                                                              ; 3       ;
; compute:compute_dut|lpm_mult:Mult0|mult_bdt:auto_generated|w385w[6]                                                                              ; 3       ;
; compute:compute_dut|Add4~44                                                                                                                      ; 3       ;
; compute:compute_dut|Add4~38                                                                                                                      ; 3       ;
; compute:compute_dut|Add4~36                                                                                                                      ; 3       ;
; compute:compute_dut|Add4~34                                                                                                                      ; 3       ;
; compute:compute_dut|Add4~32                                                                                                                      ; 3       ;
; compute:compute_dut|Add4~30                                                                                                                      ; 3       ;
; compute:compute_dut|Add4~28                                                                                                                      ; 3       ;
; compute:compute_dut|Add4~18                                                                                                                      ; 3       ;
; compute:compute_dut|Add4~16                                                                                                                      ; 3       ;
; compute:compute_dut|Add4~14                                                                                                                      ; 3       ;
; compute:compute_dut|Add4~12                                                                                                                      ; 3       ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_23_result_int[5]~8   ; 3       ;
; compute:compute_dut|num2[23]~SCLR_LUT                                                                                                            ; 2       ;
; compute:compute_dut|num2[22]~SCLR_LUT                                                                                                            ; 2       ;
; compute:compute_dut|num2[21]~SCLR_LUT                                                                                                            ; 2       ;
; compute:compute_dut|num2[20]~SCLR_LUT                                                                                                            ; 2       ;
; compute:compute_dut|num2[19]~SCLR_LUT                                                                                                            ; 2       ;
; compute:compute_dut|num2[18]~SCLR_LUT                                                                                                            ; 2       ;
; row[3]~input                                                                                                                                     ; 2       ;
; row[2]~input                                                                                                                                     ; 2       ;
; row[1]~input                                                                                                                                     ; 2       ;
; row[0]~input                                                                                                                                     ; 2       ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[107]~354            ; 2       ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[102]~353            ; 2       ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[97]~352             ; 2       ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[92]~351             ; 2       ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[87]~350             ; 2       ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[82]~349             ; 2       ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[77]~348             ; 2       ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[72]~347             ; 2       ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[67]~346             ; 2       ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[62]~345             ; 2       ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[57]~344             ; 2       ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[52]~343             ; 2       ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[47]~342             ; 2       ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[42]~341             ; 2       ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[37]~340             ; 2       ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[32]~339             ; 2       ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[27]~338             ; 2       ;
; compute:compute_dut|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[22]~337             ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[380]~493            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[362]~492            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[344]~491            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[326]~490            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[327]~489            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[328]~488            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[329]~487            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[330]~486            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[312]~485            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[313]~484            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[314]~483            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[315]~482            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[316]~481            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[317]~480            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[318]~479            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[319]~478            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[320]~477            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[321]~476            ; 2       ;
; compute:compute_dut|lpm_divide:Mod4|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[111]~139            ; 2       ;
; compute:compute_dut|lpm_divide:Mod4|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[101]~137            ; 2       ;
; compute:compute_dut|lpm_divide:Mod4|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[96]~136             ; 2       ;
; compute:compute_dut|lpm_divide:Mod4|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[91]~135             ; 2       ;
; compute:compute_dut|lpm_divide:Mod4|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[86]~134             ; 2       ;
; compute:compute_dut|lpm_divide:Mod4|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[87]~133             ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[317]~589            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[302]~588            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[287]~587            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[272]~586            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[257]~585            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[242]~584            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[227]~583            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[228]~582            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[229]~581            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[230]~580            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[215]~579            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[216]~578            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[217]~577            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[218]~576            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[219]~575            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[220]~574            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[221]~573            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[222]~572            ; 2       ;
; compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[111]~219            ; 2       ;
; compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[101]~217            ; 2       ;
; compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[96]~216             ; 2       ;
; compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[91]~215             ; 2       ;
; compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[86]~214             ; 2       ;
; compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[81]~213             ; 2       ;
; compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[76]~212             ; 2       ;
; compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[71]~211             ; 2       ;
; compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[66]~210             ; 2       ;
; compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[67]~209             ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[233]~596            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[222]~595            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[211]~594            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[200]~593            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[189]~592            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[178]~591            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[167]~590            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[156]~589            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[145]~588            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[134]~587            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[123]~586            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[124]~585            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[125]~584            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[114]~583            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[115]~582            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[116]~581            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[117]~580            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[118]~579            ; 2       ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[111]~279            ; 2       ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[101]~277            ; 2       ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[96]~276             ; 2       ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[91]~275             ; 2       ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[86]~274             ; 2       ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[81]~273             ; 2       ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[76]~272             ; 2       ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[71]~271             ; 2       ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[66]~270             ; 2       ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[61]~269             ; 2       ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[56]~268             ; 2       ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[51]~267             ; 2       ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[52]~266             ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[170]~512            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[162]~511            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[154]~510            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[146]~509            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[138]~508            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[130]~507            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[122]~506            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[114]~505            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[106]~504            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[98]~503             ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[90]~502             ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[82]~501             ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[74]~500             ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[66]~499             ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[67]~498             ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[59]~497             ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[60]~496             ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[61]~495             ; 2       ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[106]~338            ; 2       ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[101]~337            ; 2       ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[96]~336             ; 2       ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[91]~335             ; 2       ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[86]~334             ; 2       ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[81]~333             ; 2       ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[76]~332             ; 2       ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[71]~331             ; 2       ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[66]~330             ; 2       ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[61]~329             ; 2       ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[56]~328             ; 2       ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[51]~327             ; 2       ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[46]~326             ; 2       ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[41]~325             ; 2       ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[36]~324             ; 2       ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[37]~323             ; 2       ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[107]~354            ; 2       ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[102]~353            ; 2       ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[97]~352             ; 2       ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[92]~351             ; 2       ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[87]~350             ; 2       ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[82]~349             ; 2       ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[77]~348             ; 2       ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[72]~347             ; 2       ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[67]~346             ; 2       ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[62]~345             ; 2       ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[57]~344             ; 2       ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[52]~343             ; 2       ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[47]~342             ; 2       ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[42]~341             ; 2       ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[37]~340             ; 2       ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[32]~339             ; 2       ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[27]~338             ; 2       ;
; compute:compute_dut|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[22]~337             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[24]~277             ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[381]~473            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[382]~466            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[363]~465            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[383]~464            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[384]~463            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[385]~462            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[386]~461            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[387]~460            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[388]~459            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[389]~458            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[390]~457            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[391]~456            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[392]~455            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[393]~454            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[364]~453            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[345]~452            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[365]~451            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[366]~450            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[367]~449            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[368]~448            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[369]~447            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[370]~446            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[371]~445            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[372]~444            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[373]~443            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[374]~442            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[375]~441            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[346]~439            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[347]~438            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[348]~437            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[349]~436            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[350]~435            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[351]~434            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[352]~433            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[353]~432            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[354]~431            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[355]~430            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[356]~429            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[357]~428            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[331]~426            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[332]~425            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[333]~424            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[334]~423            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[335]~422            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[336]~421            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[337]~420            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[338]~419            ; 2       ;
; compute:compute_dut|lpm_divide:Div5|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|StageOut[339]~418            ; 2       ;
; compute:compute_dut|lpm_divide:Mod4|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[107]~129            ; 2       ;
; compute:compute_dut|lpm_divide:Mod4|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[102]~127            ; 2       ;
; compute:compute_dut|lpm_divide:Mod4|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[97]~125             ; 2       ;
; compute:compute_dut|lpm_divide:Mod4|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[92]~123             ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[318]~559            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[319]~558            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[320]~557            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[321]~556            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[322]~555            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[323]~554            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[324]~553            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[325]~552            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[326]~551            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[327]~550            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[303]~548            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[304]~547            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[305]~546            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[306]~545            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[307]~544            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[308]~543            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[309]~542            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[310]~541            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[311]~540            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[312]~539            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[288]~537            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[289]~536            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[290]~535            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[291]~534            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[292]~533            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[293]~532            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[294]~531            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[295]~530            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[296]~529            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[297]~528            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[273]~526            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[274]~525            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[275]~524            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[276]~523            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[277]~522            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[278]~521            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[279]~520            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[280]~519            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[281]~518            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[282]~517            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[258]~515            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[259]~514            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[260]~513            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[261]~512            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[262]~511            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[263]~510            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[264]~509            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[265]~508            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[266]~507            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[267]~506            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[243]~504            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[244]~503            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[245]~502            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[246]~501            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[247]~500            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[248]~499            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[249]~498            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[250]~497            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[251]~496            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[252]~495            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[231]~493            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[232]~492            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[233]~491            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[234]~490            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[235]~489            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[236]~488            ; 2       ;
; compute:compute_dut|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[237]~487            ; 2       ;
; compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[107]~205            ; 2       ;
; compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[102]~203            ; 2       ;
; compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[97]~201             ; 2       ;
; compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[92]~199             ; 2       ;
; compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[87]~197             ; 2       ;
; compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[82]~195             ; 2       ;
; compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[77]~193             ; 2       ;
; compute:compute_dut|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[72]~191             ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[234]~570            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[235]~569            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[236]~568            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[237]~567            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[238]~566            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[239]~565            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[223]~563            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[224]~562            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[225]~561            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[226]~560            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[227]~559            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[228]~558            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[212]~556            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[213]~555            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[214]~554            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[215]~553            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[216]~552            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[217]~551            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[201]~549            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[202]~548            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[203]~547            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[204]~546            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[205]~545            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[206]~544            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[190]~542            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[191]~541            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[192]~540            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[193]~539            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[194]~538            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[195]~537            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[179]~535            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[180]~534            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[181]~533            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[182]~532            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[183]~531            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[184]~530            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[168]~528            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[169]~527            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[170]~526            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[171]~525            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[172]~524            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[173]~523            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[157]~521            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[158]~520            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[159]~519            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[160]~518            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[161]~517            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[162]~516            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[146]~514            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[147]~513            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[148]~512            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[149]~511            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[150]~510            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[151]~509            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[135]~507            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[136]~506            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[137]~505            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[138]~504            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[139]~503            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[140]~502            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[126]~500            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[127]~499            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[128]~498            ; 2       ;
; compute:compute_dut|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[129]~497            ; 2       ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[107]~262            ; 2       ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[102]~260            ; 2       ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[97]~258             ; 2       ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[92]~256             ; 2       ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[87]~254             ; 2       ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[82]~252             ; 2       ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[77]~250             ; 2       ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[72]~248             ; 2       ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[67]~246             ; 2       ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[62]~244             ; 2       ;
; compute:compute_dut|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[57]~242             ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[171]~489            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[172]~488            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[173]~487            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[163]~485            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[164]~484            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[165]~483            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[155]~481            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[156]~480            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[157]~479            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[147]~477            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[148]~476            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[149]~475            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[139]~473            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[140]~472            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[141]~471            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[131]~469            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[132]~468            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[133]~467            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[123]~465            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[124]~464            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[125]~463            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[115]~461            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[116]~460            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[117]~459            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[107]~457            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[108]~456            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[109]~455            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[99]~453             ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[100]~452            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[101]~451            ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[91]~449             ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[92]~448             ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[93]~447             ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[83]~445             ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[84]~444             ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[85]~443             ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[75]~441             ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[76]~440             ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[77]~439             ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[68]~437             ; 2       ;
; compute:compute_dut|lpm_divide:Div2|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[69]~436             ; 2       ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[112]~321            ; 2       ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[107]~319            ; 2       ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[102]~317            ; 2       ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[97]~315             ; 2       ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[92]~313             ; 2       ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[87]~311             ; 2       ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[82]~309             ; 2       ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[77]~307             ; 2       ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[72]~305             ; 2       ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[67]~303             ; 2       ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[62]~301             ; 2       ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[57]~299             ; 2       ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[52]~297             ; 2       ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[47]~295             ; 2       ;
; compute:compute_dut|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[42]~293             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[504]~253            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[505]~252            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[506]~251            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[507]~250            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[508]~249            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[509]~248            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[510]~247            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[511]~246            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[512]~245            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[513]~244            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[514]~243            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[515]~242            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[516]~241            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[517]~240            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[518]~239            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[519]~238            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[520]~237            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[521]~236            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[522]~235            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[523]~234            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[524]~233            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[525]~232            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[480]~231            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[481]~230            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[482]~229            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[483]~228            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[484]~227            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[485]~226            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[486]~225            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[487]~224            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[488]~223            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[489]~222            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[490]~221            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[491]~220            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[492]~219            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[493]~218            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[494]~217            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[495]~216            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[496]~215            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[497]~214            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[498]~213            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[499]~212            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[500]~211            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[456]~210            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[457]~209            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[458]~208            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[459]~207            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[460]~206            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[461]~205            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[462]~204            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[463]~203            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[464]~202            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[465]~201            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[466]~200            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[467]~199            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[468]~198            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[469]~197            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[470]~196            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[471]~195            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[472]~194            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[473]~193            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[474]~192            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[475]~191            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[432]~190            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[433]~189            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[434]~188            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[435]~187            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[436]~186            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[437]~185            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[438]~184            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[439]~183            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[440]~182            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[441]~181            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[442]~180            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[443]~179            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[444]~178            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[445]~177            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[446]~176            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[447]~175            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[448]~174            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[449]~173            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[450]~172            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[408]~171            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[409]~170            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[410]~169            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[411]~168            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[412]~167            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[413]~166            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[414]~165            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[415]~164            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[416]~163            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[417]~162            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[418]~161            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[419]~160            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[420]~159            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[421]~158            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[422]~157            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[423]~156            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[424]~155            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[425]~154            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[384]~153            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[385]~152            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[386]~151            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[387]~150            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[388]~149            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[389]~148            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[390]~147            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[391]~146            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[392]~145            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[393]~144            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[394]~143            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[395]~142            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[396]~141            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[397]~140            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[398]~139            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[399]~138            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[400]~137            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[360]~136            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[361]~135            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[362]~134            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[363]~133            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[364]~132            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[365]~131            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[366]~130            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[367]~129            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[368]~128            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[369]~127            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[370]~126            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[371]~125            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[372]~124            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[373]~123            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[374]~122            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[375]~121            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[336]~120            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[337]~119            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[338]~118            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[339]~117            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[340]~116            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[341]~115            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[342]~114            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[343]~113            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[344]~112            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[345]~111            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[346]~110            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[347]~109            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[348]~108            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[349]~107            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[350]~106            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[312]~105            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[313]~104            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[314]~103            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[315]~102            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[316]~101            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[317]~100            ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[318]~99             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[319]~98             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[320]~97             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[321]~96             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[322]~95             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[323]~94             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[324]~93             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[325]~92             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[288]~91             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[289]~90             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[290]~89             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[291]~88             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[292]~87             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[293]~86             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[294]~85             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[295]~84             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[296]~83             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[297]~82             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[298]~81             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[299]~80             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[300]~79             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[264]~78             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[265]~77             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[266]~76             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[267]~75             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[268]~74             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[269]~73             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[270]~72             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[271]~71             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[272]~70             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[273]~69             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[274]~68             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[275]~67             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[240]~66             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[241]~65             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[242]~64             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[243]~63             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[244]~62             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[245]~61             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[246]~60             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[247]~59             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[248]~58             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[249]~57             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[250]~56             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[216]~55             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[217]~54             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[218]~53             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[219]~52             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[220]~51             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[221]~50             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[222]~49             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[223]~48             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[224]~47             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[225]~46             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[192]~45             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[193]~44             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[194]~43             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[195]~42             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[196]~41             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[197]~40             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[198]~39             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[199]~38             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[200]~37             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[168]~36             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[169]~35             ; 2       ;
; compute:compute_dut|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[170]~34             ; 2       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 46                ;
; Simple Multipliers (18-bit)           ; 3           ; 1                   ; 23                ;
; Embedded Multiplier Blocks            ; 3           ; --                  ; 23                ;
; Embedded Multiplier 9-bit elements    ; 6           ; 2                   ; 46                ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 3           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                    ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; compute:compute_dut|lpm_mult:Mult0|mult_bdt:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    compute:compute_dut|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ;                            ; DSPMULT_X20_Y10_N0 ; Unsigned            ;                                ; no                    ; yes                   ; no                ;                 ;
; compute:compute_dut|lpm_mult:Mult0|mult_bdt:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    compute:compute_dut|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ;                            ; DSPMULT_X20_Y11_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; compute:compute_dut|lpm_mult:Mult0|mult_bdt:auto_generated|w385w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    compute:compute_dut|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y12_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+-------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 4,814 / 32,401 ( 15 % ) ;
; C16 interconnects           ; 35 / 1,326 ( 3 % )      ;
; C4 interconnects            ; 2,043 / 21,816 ( 9 % )  ;
; Direct links                ; 1,246 / 32,401 ( 4 % )  ;
; Global clocks               ; 3 / 10 ( 30 % )         ;
; Local interconnects         ; 1,783 / 10,320 ( 17 % ) ;
; R24 interconnects           ; 63 / 1,289 ( 5 % )      ;
; R4 interconnects            ; 2,327 / 28,186 ( 8 % )  ;
+-----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.46) ; Number of LABs  (Total = 305) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 10                            ;
; 2                                           ; 7                             ;
; 3                                           ; 6                             ;
; 4                                           ; 4                             ;
; 5                                           ; 6                             ;
; 6                                           ; 1                             ;
; 7                                           ; 3                             ;
; 8                                           ; 7                             ;
; 9                                           ; 1                             ;
; 10                                          ; 4                             ;
; 11                                          ; 9                             ;
; 12                                          ; 12                            ;
; 13                                          ; 11                            ;
; 14                                          ; 29                            ;
; 15                                          ; 27                            ;
; 16                                          ; 168                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.37) ; Number of LABs  (Total = 305) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 38                            ;
; 1 Clock                            ; 37                            ;
; 1 Clock enable                     ; 25                            ;
; 1 Sync. clear                      ; 12                            ;
; 2 Clock enables                    ; 1                             ;
; 2 Clocks                           ; 1                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 13.32) ; Number of LABs  (Total = 305) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 2                             ;
; 1                                            ; 11                            ;
; 2                                            ; 6                             ;
; 3                                            ; 7                             ;
; 4                                            ; 6                             ;
; 5                                            ; 6                             ;
; 6                                            ; 3                             ;
; 7                                            ; 2                             ;
; 8                                            ; 4                             ;
; 9                                            ; 2                             ;
; 10                                           ; 5                             ;
; 11                                           ; 10                            ;
; 12                                           ; 9                             ;
; 13                                           ; 25                            ;
; 14                                           ; 31                            ;
; 15                                           ; 97                            ;
; 16                                           ; 54                            ;
; 17                                           ; 4                             ;
; 18                                           ; 1                             ;
; 19                                           ; 4                             ;
; 20                                           ; 3                             ;
; 21                                           ; 2                             ;
; 22                                           ; 3                             ;
; 23                                           ; 2                             ;
; 24                                           ; 1                             ;
; 25                                           ; 1                             ;
; 26                                           ; 1                             ;
; 27                                           ; 1                             ;
; 28                                           ; 0                             ;
; 29                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.45) ; Number of LABs  (Total = 305) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 3                             ;
; 1                                               ; 17                            ;
; 2                                               ; 18                            ;
; 3                                               ; 9                             ;
; 4                                               ; 14                            ;
; 5                                               ; 9                             ;
; 6                                               ; 9                             ;
; 7                                               ; 49                            ;
; 8                                               ; 26                            ;
; 9                                               ; 23                            ;
; 10                                              ; 30                            ;
; 11                                              ; 24                            ;
; 12                                              ; 22                            ;
; 13                                              ; 15                            ;
; 14                                              ; 11                            ;
; 15                                              ; 10                            ;
; 16                                              ; 15                            ;
; 17                                              ; 0                             ;
; 18                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 14.60) ; Number of LABs  (Total = 305) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 9                             ;
; 3                                            ; 4                             ;
; 4                                            ; 9                             ;
; 5                                            ; 12                            ;
; 6                                            ; 5                             ;
; 7                                            ; 12                            ;
; 8                                            ; 27                            ;
; 9                                            ; 17                            ;
; 10                                           ; 16                            ;
; 11                                           ; 12                            ;
; 12                                           ; 15                            ;
; 13                                           ; 20                            ;
; 14                                           ; 10                            ;
; 15                                           ; 15                            ;
; 16                                           ; 10                            ;
; 17                                           ; 14                            ;
; 18                                           ; 12                            ;
; 19                                           ; 6                             ;
; 20                                           ; 7                             ;
; 21                                           ; 6                             ;
; 22                                           ; 8                             ;
; 23                                           ; 10                            ;
; 24                                           ; 5                             ;
; 25                                           ; 8                             ;
; 26                                           ; 6                             ;
; 27                                           ; 8                             ;
; 28                                           ; 6                             ;
; 29                                           ; 4                             ;
; 30                                           ; 6                             ;
; 31                                           ; 4                             ;
; 32                                           ; 1                             ;
; 33                                           ; 0                             ;
; 34                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 22        ; 0            ; 22        ; 0            ; 0            ; 22        ; 22        ; 0            ; 22        ; 22        ; 0            ; 16           ; 0            ; 0            ; 6            ; 0            ; 16           ; 6            ; 0            ; 0            ; 0            ; 16           ; 0            ; 0            ; 0            ; 0            ; 0            ; 22        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 22           ; 0         ; 22           ; 22           ; 0         ; 0         ; 22           ; 0         ; 0         ; 22           ; 6            ; 22           ; 22           ; 16           ; 22           ; 6            ; 16           ; 22           ; 22           ; 22           ; 6            ; 22           ; 22           ; 22           ; 22           ; 22           ; 0         ; 22           ; 22           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; col[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; col[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; col[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; col[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; beep               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; row[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; row[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; row[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; row[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                 ;
+------------------------+----------------------------------+-------------------+
; Source Clock(s)        ; Destination Clock(s)             ; Delay Added in ns ;
+------------------------+----------------------------------+-------------------+
; freq:freq_dut|clk_1khz ; key_scan:key_scan_dut|row_col[0] ; 7.3               ;
; clk                    ; clk                              ; 2.1               ;
+------------------------+----------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                             ;
+----------------------------------+------------------------------------+-------------------+
; Source Register                  ; Destination Register               ; Delay Added in ns ;
+----------------------------------+------------------------------------+-------------------+
; freq:freq_dut|clk_1khz           ; freq:freq_dut|clk_1khz             ; 2.118             ;
; key_scan:key_scan_dut|row_col[0] ; key_scan:key_scan_dut|press_num[0] ; 1.819             ;
; key_scan:key_scan_dut|row_col[4] ; compute:compute_dut|data_out[3]    ; 0.523             ;
; key_scan:key_scan_dut|row_col[7] ; key_scan:key_scan_dut|press_num[3] ; 0.410             ;
; key_scan:key_scan_dut|row_col[3] ; key_scan:key_scan_dut|press_num[1] ; 0.410             ;
; key_scan:key_scan_dut|row_col[6] ; key_scan:key_scan_dut|press_num[3] ; 0.405             ;
; key_scan:key_scan_dut|row_col[2] ; key_scan:key_scan_dut|press_num[0] ; 0.232             ;
; freq:freq_dut|cnt[24]            ; freq:freq_dut|clk_1khz             ; 0.229             ;
; freq:freq_dut|cnt[23]            ; freq:freq_dut|clk_1khz             ; 0.229             ;
; freq:freq_dut|cnt[22]            ; freq:freq_dut|clk_1khz             ; 0.229             ;
; freq:freq_dut|cnt[21]            ; freq:freq_dut|clk_1khz             ; 0.229             ;
; freq:freq_dut|cnt[20]            ; freq:freq_dut|clk_1khz             ; 0.229             ;
; freq:freq_dut|cnt[19]            ; freq:freq_dut|clk_1khz             ; 0.229             ;
; freq:freq_dut|cnt[18]            ; freq:freq_dut|clk_1khz             ; 0.229             ;
; freq:freq_dut|cnt[17]            ; freq:freq_dut|clk_1khz             ; 0.229             ;
; freq:freq_dut|cnt[16]            ; freq:freq_dut|clk_1khz             ; 0.229             ;
; freq:freq_dut|cnt[15]            ; freq:freq_dut|clk_1khz             ; 0.229             ;
; freq:freq_dut|cnt[25]            ; freq:freq_dut|clk_1khz             ; 0.229             ;
; freq:freq_dut|cnt[13]            ; freq:freq_dut|clk_1khz             ; 0.229             ;
; freq:freq_dut|cnt[12]            ; freq:freq_dut|clk_1khz             ; 0.229             ;
; freq:freq_dut|cnt[11]            ; freq:freq_dut|clk_1khz             ; 0.229             ;
; freq:freq_dut|cnt[10]            ; freq:freq_dut|clk_1khz             ; 0.229             ;
; freq:freq_dut|cnt[9]             ; freq:freq_dut|clk_1khz             ; 0.229             ;
; freq:freq_dut|cnt[8]             ; freq:freq_dut|clk_1khz             ; 0.229             ;
; freq:freq_dut|cnt[7]             ; freq:freq_dut|clk_1khz             ; 0.229             ;
; freq:freq_dut|cnt[6]             ; freq:freq_dut|clk_1khz             ; 0.229             ;
; freq:freq_dut|cnt[5]             ; freq:freq_dut|clk_1khz             ; 0.229             ;
; freq:freq_dut|cnt[4]             ; freq:freq_dut|clk_1khz             ; 0.229             ;
; freq:freq_dut|cnt[3]             ; freq:freq_dut|clk_1khz             ; 0.229             ;
; freq:freq_dut|cnt[2]             ; freq:freq_dut|clk_1khz             ; 0.229             ;
; freq:freq_dut|cnt[1]             ; freq:freq_dut|clk_1khz             ; 0.229             ;
; freq:freq_dut|cnt[0]             ; freq:freq_dut|clk_1khz             ; 0.229             ;
; freq:freq_dut|cnt[14]            ; freq:freq_dut|clk_1khz             ; 0.229             ;
; key_scan:key_scan_dut|row_col[1] ; key_scan:key_scan_dut|press_num[0] ; 0.214             ;
; key_scan:key_scan_dut|row_col[5] ; key_scan:key_scan_dut|press_num[0] ; 0.168             ;
+----------------------------------+------------------------------------+-------------------+
Note: This table only shows the top 35 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE10F17C8 for design "key_scan"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Warning (335093): TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'key_scan.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: key_scan_dut|WideOr0~1  from: dataa  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node freq:freq_dut|clk_1khz 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node freq:freq_dut|clk_1khz~0
        Info (176357): Destination node key_scan:key_scan_dut|row_col[2]
        Info (176357): Destination node key_scan:key_scan_dut|row_col[1]
        Info (176357): Destination node key_scan:key_scan_dut|row_col[3]
        Info (176357): Destination node key_scan:key_scan_dut|row_col[4]
        Info (176357): Destination node key_scan:key_scan_dut|row_col[6]
        Info (176357): Destination node key_scan:key_scan_dut|row_col[7]
        Info (176357): Destination node key_scan:key_scan_dut|row_col[5]
Info (176353): Automatically promoted node key_scan:key_scan_dut|WideOr0~2 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 6 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 6 register duplicates
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:09
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 7% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:09
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 5.98 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:05
Info (144001): Generated suppressed messages file C:/Users/15929/Desktop/calculator/prj/output_files/key_scan.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 5380 megabytes
    Info: Processing ended: Sat Aug 31 10:58:21 2019
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:00:57


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/15929/Desktop/calculator/prj/output_files/key_scan.fit.smsg.


