Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s400-4-pq208

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "datapath.v" in library work
Module <datapath> compiled
Module <reg_16bit_sp> compiled
Module <reg_16bit> compiled
Module <reg_16bit_mdr> compiled
Module <reg_16bit_ir> compiled
Module <regbank> compiled
Module <mux_1to8> compiled
Module <mux_8to1> compiled
Module <mux_5to1> compiled
Module <mux_2to1_3> compiled
Module <mux_2to1_16> compiled
Module <functional_unit> compiled
Module <status_selector> compiled
Module <flipflop> compiled
Module <mux_16to1> compiled
Compiling verilog file "controller.v" in library work
Module <status_detector> compiled
Compiling verilog file "top.v" in library work
Module <controller> compiled
Module <top> compiled
WARNING:HDLCompilers:258 - "datapath.v" line 153 Range on redeclaration of 'ir4' overrides range on output declaration at "datapath.v" line 152 
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work>.

Analyzing hierarchy for module <controller> in library <work>.

Analyzing hierarchy for module <datapath> in library <work>.

Analyzing hierarchy for module <reg_16bit> in library <work>.

Analyzing hierarchy for module <reg_16bit_sp> in library <work>.

Analyzing hierarchy for module <reg_16bit_mdr> in library <work>.

Analyzing hierarchy for module <reg_16bit_ir> in library <work>.

Analyzing hierarchy for module <regbank> in library <work>.

Analyzing hierarchy for module <mux_2to1_3> in library <work>.

Analyzing hierarchy for module <mux_2to1_16> in library <work>.

Analyzing hierarchy for module <mux_5to1> in library <work>.

Analyzing hierarchy for module <functional_unit> in library <work>.

Analyzing hierarchy for module <status_selector> in library <work>.

Analyzing hierarchy for module <status_detector> in library <work>.

Analyzing hierarchy for module <mux_1to8> in library <work>.

Analyzing hierarchy for module <reg_16bit> in library <work>.

Analyzing hierarchy for module <mux_8to1> in library <work>.

Analyzing hierarchy for module <flipflop> in library <work>.

Analyzing hierarchy for module <mux_16to1> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
Module <top> is correct for synthesis.
 
Analyzing module <controller> in library <work>.
WARNING:Xst:1643 - "controller.v" line 54: You are giving the signal fnsel a default value. fnsel already had a default value, which will be overridden by this one.
Module <controller> is correct for synthesis.
 
Analyzing module <datapath> in library <work>.
Module <datapath> is correct for synthesis.
 
Analyzing module <reg_16bit> in library <work>.
Module <reg_16bit> is correct for synthesis.
 
Analyzing module <reg_16bit_sp> in library <work>.
Module <reg_16bit_sp> is correct for synthesis.
 
Analyzing module <reg_16bit_mdr> in library <work>.
Module <reg_16bit_mdr> is correct for synthesis.
 
Analyzing module <reg_16bit_ir> in library <work>.
Module <reg_16bit_ir> is correct for synthesis.
 
Analyzing module <regbank> in library <work>.
Module <regbank> is correct for synthesis.
 
Analyzing module <mux_1to8> in library <work>.
Module <mux_1to8> is correct for synthesis.
 
Analyzing module <mux_8to1> in library <work>.
WARNING:Xst:905 - "datapath.v" line 230: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <sel>
Module <mux_8to1> is correct for synthesis.
 
Analyzing module <mux_2to1_3> in library <work>.
Module <mux_2to1_3> is correct for synthesis.
 
Analyzing module <mux_2to1_16> in library <work>.
Module <mux_2to1_16> is correct for synthesis.
 
Analyzing module <mux_5to1> in library <work>.
WARNING:Xst:905 - "datapath.v" line 274: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <sel1>, <sel2>, <sel3>, <sel4>, <sel5>
Module <mux_5to1> is correct for synthesis.
 
Analyzing module <functional_unit> in library <work>.
Module <functional_unit> is correct for synthesis.
 
Analyzing module <status_selector> in library <work>.
Module <status_selector> is correct for synthesis.
 
Analyzing module <flipflop> in library <work>.
Module <flipflop> is correct for synthesis.
 
Analyzing module <mux_16to1> in library <work>.
WARNING:Xst:905 - "datapath.v" line 465: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <sel>
Module <mux_16to1> is correct for synthesis.
 
Analyzing module <status_detector> in library <work>.
Module <status_detector> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <tmdr> in unit <controller> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ir4<15>> in unit <reg_16bit_ir> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ir4<14>> in unit <reg_16bit_ir> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ir4<13>> in unit <reg_16bit_ir> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ir4<12>> in unit <reg_16bit_ir> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i> in unit <functional_unit> has a constant value of 10000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <controller>.
    Related source file is "controller.v".
WARNING:Xst:646 - Signal <state> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <tmar> equivalent to <ldir> has been removed
    Found finite state machine <FSM_0> for signal <nextstate>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 26                                             |
    | Inputs             | 6                                              |
    | Outputs            | 19                                             |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <ldt>.
    Found 3-bit register for signal <fnsel>.
    Found 1-bit register for signal <tir>.
    Found 1-bit register for signal <ldmar>.
    Found 1-bit register for signal <m1>.
    Found 1-bit register for signal <m2>.
    Found 1-bit register for signal <tpc>.
    Found 1-bit register for signal <ldmdr>.
    Found 1-bit register for signal <ldir>.
    Found 1-bit register for signal <tsp>.
    Found 1-bit register for signal <ldpc>.
    Found 1-bit register for signal <rd>.
    Found 1-bit register for signal <memrd>.
    Found 1-bit register for signal <ldsp>.
    Found 1-bit register for signal <wr>.
    Found 1-bit register for signal <memwr>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  18 D-type flip-flop(s).
Unit <controller> synthesized.


Synthesizing Unit <reg_16bit>.
    Related source file is "datapath.v".
    Found 16-bit register for signal <out>.
    Found 16-bit register for signal <data>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <reg_16bit> synthesized.


Synthesizing Unit <reg_16bit_sp>.
    Related source file is "datapath.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ld> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <data> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000001111.
WARNING:Xst:737 - Found 16-bit latch for signal <out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <reg_16bit_sp> synthesized.


Synthesizing Unit <reg_16bit_mdr>.
    Related source file is "datapath.v".
WARNING:Xst:647 - Input <in<15:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <out1>.
    Found 1-bit register for signal <data>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <reg_16bit_mdr> synthesized.


Synthesizing Unit <reg_16bit_ir>.
    Related source file is "datapath.v".
    Found 12-bit register for signal <ir4<11:0>>.
    Found 16-bit register for signal <data>.
    Summary:
	inferred  28 D-type flip-flop(s).
Unit <reg_16bit_ir> synthesized.


Synthesizing Unit <mux_2to1_3>.
    Related source file is "datapath.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_2to1_3> synthesized.


Synthesizing Unit <mux_2to1_16>.
    Related source file is "datapath.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_2to1_16> synthesized.


Synthesizing Unit <mux_5to1>.
    Related source file is "datapath.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 16-bit latch for signal <out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <mux_5to1> synthesized.


Synthesizing Unit <functional_unit>.
    Related source file is "datapath.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <c>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 16-bit 8-to-1 multiplexer for signal <z>.
    Found 16-bit addsub for signal <z$addsub0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 Multiplexer(s).
Unit <functional_unit> synthesized.


Synthesizing Unit <status_detector>.
    Related source file is "datapath.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit xor2 for signal <vout>.
Unit <status_detector> synthesized.


Synthesizing Unit <mux_1to8>.
    Related source file is "datapath.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_1to8> synthesized.


Synthesizing Unit <mux_8to1>.
    Related source file is "datapath.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit 8-to-1 multiplexer for signal <out>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <mux_8to1> synthesized.


Synthesizing Unit <flipflop>.
    Related source file is "datapath.v".
WARNING:Xst:1305 - Output <q> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <flipflop> synthesized.


Synthesizing Unit <mux_16to1>.
    Related source file is "datapath.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit 9-to-1 multiplexer for signal <out$mux0000>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_16to1> synthesized.


Synthesizing Unit <regbank>.
    Related source file is "datapath.v".
WARNING:Xst:647 - Input <rd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <t8> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <t7> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <t6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <t5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <t4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <t3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <t2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <t1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <regbank> synthesized.


Synthesizing Unit <status_selector>.
    Related source file is "datapath.v".
Unit <status_selector> synthesized.


Synthesizing Unit <datapath>.
    Related source file is "datapath.v".
WARNING:Xst:647 - Input <memrd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <memwr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <datapath> synthesized.


Synthesizing Unit <top>.
    Related source file is "top.v".
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 16-bit addsub                                         : 1
# Registers                                            : 53
 1-bit register                                        : 28
 16-bit register                                       : 24
 3-bit register                                        : 1
# Latches                                              : 4
 1-bit latch                                           : 2
 16-bit latch                                          : 2
# Multiplexers                                         : 3
 1-bit 9-to-1 multiplexer                              : 1
 16-bit 8-to-1 multiplexer                             : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <c/nextstate/FSM> on signal <nextstate[1:19]> with one-hot encoding.
------------------------------
 State | Encoding
------------------------------
 00000 | 0000000000000000001
 00001 | 0000000000000000010
 00010 | 0000000000000100000
 00011 | 0000000000010000000
 00100 | 0000000000100000000
 00101 | 0000000001000000000
 00110 | 0000000000000001000
 00111 | 0000000100000000000
 01000 | 0000000000001000000
 01001 | 0000001000000000000
 01010 | 0000000000000010000
 01011 | 0000010000000000000
 01100 | 0000100000000000000
 01101 | 1000000000000000000
 01110 | 0010000000000000000
 01111 | 0100000000000000000
 10000 | 0000000000000000100
 10001 | 0000000010000000000
 10010 | 0001000000000000000
------------------------------
WARNING:Xst:1290 - Hierarchical block <sd> is unconnected in block <d>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 1 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 1 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 1 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 1 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1290 - Hierarchical block <sp> is unconnected in block <d>.
   It will be removed from the design.
WARNING:Xst:2404 -  FFs/Latches <out1<15:1>> (without init value) have a constant value of 0 in block <reg_16bit_mdr>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 16-bit addsub                                         : 1
# Registers                                            : 400
 Flip-Flops                                            : 400
# Latches                                              : 4
 1-bit latch                                           : 2
 16-bit latch                                          : 2
# Multiplexers                                         : 3
 1-bit 9-to-1 multiplexer                              : 1
 16-bit 8-to-1 multiplexer                             : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <15> in Unit <LPM_LATCH_1> is equivalent to the following 11 FFs/Latches, which will be removed : <14> <13> <12> <11> <10> <9> <8> <7> <6> <5> <4> 
INFO:Xst:2261 - The FF/Latch <3> in Unit <LPM_LATCH_1> is equivalent to the following 3 FFs/Latches, which will be removed : <2> <1> <0> 
WARNING:Xst:1710 - FF/Latch <15> (without init value) has a constant value of 0 in block <LPM_LATCH_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <3> (without init value) has a constant value of 1 in block <LPM_LATCH_1>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top> ...

Optimizing unit <controller> ...

Optimizing unit <reg_16bit> ...

Optimizing unit <reg_16bit_ir> ...

Optimizing unit <functional_unit> ...

Optimizing unit <mux_5to1> ...

Optimizing unit <regbank> ...

Optimizing unit <datapath> ...
WARNING:Xst:1710 - FF/Latch <d/mdr/out1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <c/ldsp> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <c/wr> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <d/alu/c> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 8.
FlipFlop c/fnsel_0 has been replicated 1 time(s)
FlipFlop c/fnsel_2 has been replicated 1 time(s)
FlipFlop c/m1 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 420
 Flip-Flops                                            : 420

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 51

Cell Usage :
# BELS                             : 392
#      GND                         : 1
#      LUT2                        : 17
#      LUT2_L                      : 1
#      LUT3                        : 123
#      LUT3_D                      : 5
#      LUT4                        : 129
#      MUXCY                       : 15
#      MUXF5                       : 68
#      MUXF6                       : 16
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 437
#      FD                          : 12
#      FDE_1                       : 381
#      FDR                         : 4
#      FDS                         : 18
#      FDSE                        : 5
#      LD                          : 1
#      LDCP                        : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 50
#      IBUF                        : 16
#      OBUF                        : 34
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-4 

 Number of Slices:                      330  out of   3584     9%  
 Number of Slice Flip Flops:            437  out of   7168     6%  
 Number of 4 input LUTs:                275  out of   7168     3%  
 Number of IOs:                          51
 Number of bonded IOBs:                  51  out of    141    36%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------+------------------------+-------+
Clock Signal                             | Clock buffer(FF name)  | Load  |
-----------------------------------------+------------------------+-------+
clk                                      | BUFGP                  | 420   |
c/rd                                     | NONE(d/mm41/out_0)     | 16    |
d/ss/cc/out_or0000(d/ss/cc/out_or00001:O)| NONE(*)(d/ss/cc/out)   | 1     |
-----------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------+------------------------+-------+
Control Signal                                   | Buffer(FF name)        | Load  |
-------------------------------------------------+------------------------+-------+
d/mm41/out_0__and0000(d/mm41/out_0__and00001:O)  | NONE(d/mm41/out_0)     | 1     |
d/mm41/out_0__and0001(d/mm41/out_0__and00011:O)  | NONE(d/mm41/out_0)     | 1     |
d/mm41/out_10__and0000(d/mm41/out_10__and00001:O)| NONE(d/mm41/out_10)    | 1     |
d/mm41/out_10__and0001(d/mm41/out_10__and00011:O)| NONE(d/mm41/out_10)    | 1     |
d/mm41/out_11__and0000(d/mm41/out_11__and00001:O)| NONE(d/mm41/out_11)    | 1     |
d/mm41/out_11__and0001(d/mm41/out_11__and00011:O)| NONE(d/mm41/out_11)    | 1     |
d/mm41/out_12__and0000(d/mm41/out_12__and00001:O)| NONE(d/mm41/out_12)    | 1     |
d/mm41/out_12__and0001(d/mm41/out_12__and00011:O)| NONE(d/mm41/out_12)    | 1     |
d/mm41/out_13__and0000(d/mm41/out_13__and00001:O)| NONE(d/mm41/out_13)    | 1     |
d/mm41/out_13__and0001(d/mm41/out_13__and00011:O)| NONE(d/mm41/out_13)    | 1     |
d/mm41/out_14__and0000(d/mm41/out_14__and00001:O)| NONE(d/mm41/out_14)    | 1     |
d/mm41/out_14__and0001(d/mm41/out_14__and00011:O)| NONE(d/mm41/out_14)    | 1     |
d/mm41/out_15__and0000(d/mm41/out_15__and00001:O)| NONE(d/mm41/out_15)    | 1     |
d/mm41/out_15__and0001(d/mm41/out_15__and00011:O)| NONE(d/mm41/out_15)    | 1     |
d/mm41/out_1__and0000(d/mm41/out_1__and00001:O)  | NONE(d/mm41/out_1)     | 1     |
d/mm41/out_1__and0001(d/mm41/out_1__and00011:O)  | NONE(d/mm41/out_1)     | 1     |
d/mm41/out_2__and0000(d/mm41/out_2__and00001:O)  | NONE(d/mm41/out_2)     | 1     |
d/mm41/out_2__and0001(d/mm41/out_2__and00011:O)  | NONE(d/mm41/out_2)     | 1     |
d/mm41/out_3__and0000(d/mm41/out_3__and00001:O)  | NONE(d/mm41/out_3)     | 1     |
d/mm41/out_3__and0001(d/mm41/out_3__and00011:O)  | NONE(d/mm41/out_3)     | 1     |
d/mm41/out_4__and0000(d/mm41/out_4__and00001:O)  | NONE(d/mm41/out_4)     | 1     |
d/mm41/out_4__and0001(d/mm41/out_4__and00011:O)  | NONE(d/mm41/out_4)     | 1     |
d/mm41/out_5__and0000(d/mm41/out_5__and00001:O)  | NONE(d/mm41/out_5)     | 1     |
d/mm41/out_5__and0001(d/mm41/out_5__and00011:O)  | NONE(d/mm41/out_5)     | 1     |
d/mm41/out_6__and0000(d/mm41/out_6__and00001:O)  | NONE(d/mm41/out_6)     | 1     |
d/mm41/out_6__and0001(d/mm41/out_6__and00011:O)  | NONE(d/mm41/out_6)     | 1     |
d/mm41/out_7__and0000(d/mm41/out_7__and00001:O)  | NONE(d/mm41/out_7)     | 1     |
d/mm41/out_7__and0001(d/mm41/out_7__and00011:O)  | NONE(d/mm41/out_7)     | 1     |
d/mm41/out_8__and0000(d/mm41/out_8__and00001:O)  | NONE(d/mm41/out_8)     | 1     |
d/mm41/out_8__and0001(d/mm41/out_8__and00011:O)  | NONE(d/mm41/out_8)     | 1     |
d/mm41/out_9__and0000(d/mm41/out_9__and00001:O)  | NONE(d/mm41/out_9)     | 1     |
d/mm41/out_9__and0001(d/mm41/out_9__and00011:O)  | NONE(d/mm41/out_9)     | 1     |
-------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 18.994ns (Maximum Frequency: 52.648MHz)
   Minimum input arrival time before clock: 2.647ns
   Maximum output required time after clock: 7.241ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 18.994ns (frequency: 52.648MHz)
  Total number of paths / destination ports: 40316 / 652
-------------------------------------------------------------------------
Delay:               9.497ns (Levels of Logic = 18)
  Source:            c/m1_2 (FF)
  Destination:       d/rbank/r8/data_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: c/m1_2 to d/rbank/r8/data_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.720   1.072  c/m1_2 (c/m1_2)
     LUT3_D:I1->O          7   0.551   1.261  d/mux1/out<1>1_1 (d/mux1/out<1>1)
     LUT3:I1->O            1   0.551   0.996  d/alu/Maddsub_z_addsub0000_lut<2>_SW0 (N82)
     LUT3:I1->O            1   0.551   0.000  d/alu/Maddsub_z_addsub0000_lut<2> (d/alu/Maddsub_z_addsub0000_lut<2>)
     MUXCY:S->O            1   0.500   0.000  d/alu/Maddsub_z_addsub0000_cy<2> (d/alu/Maddsub_z_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  d/alu/Maddsub_z_addsub0000_cy<3> (d/alu/Maddsub_z_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  d/alu/Maddsub_z_addsub0000_cy<4> (d/alu/Maddsub_z_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  d/alu/Maddsub_z_addsub0000_cy<5> (d/alu/Maddsub_z_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  d/alu/Maddsub_z_addsub0000_cy<6> (d/alu/Maddsub_z_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  d/alu/Maddsub_z_addsub0000_cy<7> (d/alu/Maddsub_z_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  d/alu/Maddsub_z_addsub0000_cy<8> (d/alu/Maddsub_z_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  d/alu/Maddsub_z_addsub0000_cy<9> (d/alu/Maddsub_z_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  d/alu/Maddsub_z_addsub0000_cy<10> (d/alu/Maddsub_z_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  d/alu/Maddsub_z_addsub0000_cy<11> (d/alu/Maddsub_z_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  d/alu/Maddsub_z_addsub0000_cy<12> (d/alu/Maddsub_z_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  d/alu/Maddsub_z_addsub0000_cy<13> (d/alu/Maddsub_z_addsub0000_cy<13>)
     MUXCY:CI->O           0   0.064   0.000  d/alu/Maddsub_z_addsub0000_cy<14> (d/alu/Maddsub_z_addsub0000_cy<14>)
     XORCY:CI->O           1   0.904   0.869  d/alu/Maddsub_z_addsub0000_xor<15> (d/alu/z_addsub0000<15>)
     LUT3:I2->O           10   0.551   0.000  d/alu/Mmux_z_2_f5_5 (d/zbus<15>)
     FDE_1:D                   0.203          d/pc/data_15
    ----------------------------------------
    Total                      9.497ns (5.299ns logic, 4.198ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              2.647ns (Levels of Logic = 2)
  Source:            Dbusin<0> (PAD)
  Destination:       d/mdr/data (FF)
  Destination Clock: clk falling

  Data Path: Dbusin<0> to d/mdr/data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.821   1.072  Dbusin_0_IBUF (Dbusin_0_IBUF)
     LUT3:I1->O            1   0.551   0.000  d/mux2/out<0>1 (d/m2_out<0>)
     FDE_1:D                   0.203          d/mdr/data
    ----------------------------------------
    Total                      2.647ns (1.575ns logic, 1.072ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 19 / 19
-------------------------------------------------------------------------
Offset:              7.241ns (Levels of Logic = 1)
  Source:            c/memrd (FF)
  Destination:       memrd (PAD)
  Source Clock:      clk rising

  Data Path: c/memrd to memrd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.720   0.877  c/memrd (c/memrd)
     OBUF:I->O                 5.644          memrd_OBUF (memrd)
    ----------------------------------------
    Total                      7.241ns (6.364ns logic, 0.877ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================


Total REAL time to Xst completion: 30.00 secs
Total CPU time to Xst completion: 30.53 secs
 
--> 

Total memory usage is 333156 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   63 (   0 filtered)
Number of infos    :   12 (   0 filtered)

