
Cadence Innovus(TM) Implementation System.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v22.12-s080_1, built Mon Apr 24 15:05:09 PDT 2023
Options:	-init /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/innovus/genus2invs.top.tcl -nowin -log ./innovus/innovus.log -cmd ./innovus/innovus.cmd -overwrite -execute set_db source_verbose false -stylus -x 0001A72991... 
Date:		Sun Nov 26 18:57:09 2023
Host:		bwrcix-2.eecs.berkeley.edu (x86_64 w/Linux 3.10.0-1160.90.1.el7.x86_64) (32cores*128cpus*Intel(R) Xeon(R) Gold 6338 CPU @ 2.00GHz 49152KB)
OS:		Red Hat Enterprise Linux Server 7.9 (Maipo)

License:
		[18:57:09.046578] Configured Lic search path (21.01-s002): 5280@bwrcflex-1.eecs.berkeley.edu:5280@bwrcflex-2.eecs.berkeley.edu

		Running innovus (-x) with FE_GPS capability.
		Extra license Encounter_NG100
		Extra license Genus_Synthesis
		Extra license Genus_Physical_Opt
		Extra license Innovus_3nm_Opt
		2 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.


Create and set the environment variable TMPDIR to /tmp/genus_temp_98839_bwrcix-2.eecs.berkeley.edu_cade.richard_1t6wk1/innovus_temp_102853_bwrcix-2.eecs.berkeley.edu_cade.richard_TATIiN.

The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.

**INFO:  MMMC transition support version v31-84 

#@ Processing -execute option
@innovus 1> set_db source_verbose false
#@ Processing -files option
@innovus 2> source /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/innovus/genus2invs.top.tcl
Checking Innovus major version against Genus expectations ...
setMultiCpuUsage cannot exceed 1 under Genus license.
%# Design Import Start (11/26 18:57:32, mem=1222.45M)
(stylus_db): ::init_mmmc_version set to version 2 from SQL db.
#% Begin Load Common DB (date=11/26 18:57:32, mem=1090.0M)
(stylus_db): Begin loading Common DB 'genus2invs_db' (Created by Genus(TM) Synthesis Solution 22.12-s082_1) ...
(stylus_db): Initialized SQLite db version 0.2 ..
(stylus_db): Load Flow-Kit settings ...
% Begin Load Flow-Kit settings (date=11/26 18:57:32, mem=1090.1M)
% End Load Flow-Kit settings (date=11/26 18:57:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1090.1M, current mem=1090.1M)
% Begin Load MMMC data (date=11/26 18:57:32, mem=1090.1M)
(stylus_db): Reading MMMC file ...
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib.gz' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib.gz, Line 11365)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib.gz, Line 14263)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib.gz' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib.gz, Line 11365)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib.gz, Line 14263)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib.gz' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib.gz, Line 11365)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib.gz, Line 14263)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib.gz' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib.gz, Line 11365)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib.gz, Line 14263)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_SS_nldm_201020.lib.gz' ...
Read 42 cells in library 'asap7sc7p5t_AO_RVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_SS_nldm_201020.lib.gz' ...
Read 42 cells in library 'asap7sc7p5t_AO_LVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_SS_nldm_201020.lib.gz' ...
Read 42 cells in library 'asap7sc7p5t_AO_SLVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_SS_nldm_201020.lib.gz' ...
Read 42 cells in library 'asap7sc7p5t_AO_SRAM_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_SS_nldm_201020.lib.gz' ...
Read 34 cells in library 'asap7sc7p5t_OA_RVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_SS_nldm_201020.lib.gz' ...
Read 34 cells in library 'asap7sc7p5t_OA_LVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_SS_nldm_201020.lib.gz' ...
Read 34 cells in library 'asap7sc7p5t_OA_SLVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_SS_nldm_201020.lib.gz' ...
Read 34 cells in library 'asap7sc7p5t_OA_SRAM_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib.gz' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib.gz, Line 2057)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib.gz, Line 2074)
Read 33 cells in library 'asap7sc7p5t_SEQ_RVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib.gz' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib.gz, Line 2057)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib.gz, Line 2074)
Read 33 cells in library 'asap7sc7p5t_SEQ_LVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib.gz' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib.gz, Line 2057)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib.gz, Line 2074)
Read 33 cells in library 'asap7sc7p5t_SEQ_SLVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib.gz' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib.gz, Line 2057)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib.gz, Line 2074)
Read 33 cells in library 'asap7sc7p5t_SEQ_SRAM_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_SS_nldm_201020.lib.gz' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_RVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_SS_nldm_201020.lib.gz' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_LVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020.lib.gz' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020.lib.gz' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib' ...
**WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib, Line 1)
Read 1 cells in library 'SRAM1RW1024x16_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib' ...
**WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib, Line 1)
Read 1 cells in library 'SRAM1RW1024x17_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P63V_100C.lib' ...
**WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P63V_100C.lib, Line 1)
Message <TECHLIB-9108> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 1 cells in library 'SRAM1RW1024x32_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x37_lib/SRAM1RW1024x37_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW1024x37_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x38_lib/SRAM1RW1024x38_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW1024x38_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x44_lib/SRAM1RW1024x44_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW1024x44_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x64_lib/SRAM1RW1024x64_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW1024x64_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW1024x8_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW2048x8_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW128x12_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x14_lib/SRAM1RW128x14_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW128x14_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x22_lib/SRAM1RW128x22_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW128x22_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x40_lib/SRAM1RW128x40_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW128x40_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW128x46_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW128x48_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x64_lib/SRAM1RW128x64_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW128x64_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW128x8_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW256x128_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW256x32_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW256x46_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x48_lib/SRAM1RW256x48_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW256x48_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x64_lib/SRAM1RW256x64_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW256x64_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW256x8_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW32x50_lib/SRAM1RW32x50_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW32x50_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x16_lib/SRAM1RW4096x16_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW4096x16_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x8_lib/SRAM1RW4096x8_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW4096x8_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x128_lib/SRAM1RW512x128_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW512x128_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW512x32_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x64_lib/SRAM1RW512x64_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW512x64_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x8_lib/SRAM1RW512x8_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW512x8_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x128_lib/SRAM1RW64x128_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW64x128_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x20_lib/SRAM1RW64x20_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW64x20_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x21_lib/SRAM1RW64x21_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW64x21_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x22_lib/SRAM1RW64x22_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW64x22_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x32_lib/SRAM1RW64x32_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW64x32_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x34_lib/SRAM1RW64x34_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW64x34_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x8_lib/SRAM1RW64x8_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW64x8_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x16_lib/SRAM2RW128x16_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW128x16_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x32_lib/SRAM2RW128x32_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW128x32_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x4_lib/SRAM2RW128x4_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW128x4_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x8_lib/SRAM2RW128x8_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW128x8_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x16_lib/SRAM2RW16x16_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW16x16_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW16x32_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x4_lib/SRAM2RW16x4_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW16x4_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW16x8_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x16_lib/SRAM2RW32x16_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW32x16_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x22_lib/SRAM2RW32x22_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW32x22_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x32_lib/SRAM2RW32x32_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW32x32_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x33_lib/SRAM2RW32x33_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW32x33_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x39_lib/SRAM2RW32x39_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW32x39_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x4_lib/SRAM2RW32x4_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW32x4_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x8_lib/SRAM2RW32x8_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW32x8_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x16_lib/SRAM2RW64x16_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW64x16_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x24_lib/SRAM2RW64x24_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW64x24_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x32_lib/SRAM2RW64x32_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW64x32_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW64x4_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW64x8_PVT_0P63V_100C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib.gz' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib.gz, Line 11387)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib.gz, Line 14287)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib.gz' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib.gz, Line 11365)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib.gz, Line 14263)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib.gz' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib.gz, Line 11365)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib.gz, Line 14263)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib.gz' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib.gz, Line 11365)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib.gz, Line 14263)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_201020.lib.gz' ...
Read 42 cells in library 'asap7sc7p5t_AO_RVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_FF_nldm_201020.lib.gz' ...
Read 42 cells in library 'asap7sc7p5t_AO_LVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_FF_nldm_201020.lib.gz' ...
Read 42 cells in library 'asap7sc7p5t_AO_SLVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_FF_nldm_201020.lib.gz' ...
Read 42 cells in library 'asap7sc7p5t_AO_SRAM_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_201020.lib.gz' ...
Read 34 cells in library 'asap7sc7p5t_OA_RVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_FF_nldm_201020.lib.gz' ...
Read 34 cells in library 'asap7sc7p5t_OA_LVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_FF_nldm_201020.lib.gz' ...
Read 34 cells in library 'asap7sc7p5t_OA_SLVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_FF_nldm_201020.lib.gz' ...
Read 34 cells in library 'asap7sc7p5t_OA_SRAM_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_201020.lib.gz' ...
Read 33 cells in library 'asap7sc7p5t_SEQ_RVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib.gz' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib.gz, Line 2057)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib.gz, Line 2074)
Read 33 cells in library 'asap7sc7p5t_SEQ_LVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib.gz' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib.gz, Line 2057)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib.gz, Line 2074)
Read 33 cells in library 'asap7sc7p5t_SEQ_SLVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_FF_nldm_201020.lib.gz' ...
Read 33 cells in library 'asap7sc7p5t_SEQ_SRAM_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_201020.lib.gz' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_RVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_FF_nldm_201020.lib.gz' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_LVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020.lib.gz' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020.lib.gz' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW1024x16_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW1024x17_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW1024x32_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x37_lib/SRAM1RW1024x37_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW1024x37_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x38_lib/SRAM1RW1024x38_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW1024x38_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x44_lib/SRAM1RW1024x44_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW1024x44_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x64_lib/SRAM1RW1024x64_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW1024x64_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW1024x8_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW2048x8_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW128x12_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x14_lib/SRAM1RW128x14_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW128x14_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x22_lib/SRAM1RW128x22_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW128x22_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x40_lib/SRAM1RW128x40_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW128x40_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW128x46_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW128x48_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x64_lib/SRAM1RW128x64_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW128x64_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW128x8_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW256x128_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW256x32_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW256x46_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x48_lib/SRAM1RW256x48_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW256x48_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x64_lib/SRAM1RW256x64_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW256x64_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW256x8_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW32x50_lib/SRAM1RW32x50_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW32x50_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x16_lib/SRAM1RW4096x16_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW4096x16_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x8_lib/SRAM1RW4096x8_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW4096x8_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x128_lib/SRAM1RW512x128_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW512x128_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW512x32_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x64_lib/SRAM1RW512x64_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW512x64_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x8_lib/SRAM1RW512x8_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW512x8_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x128_lib/SRAM1RW64x128_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW64x128_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x20_lib/SRAM1RW64x20_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW64x20_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x21_lib/SRAM1RW64x21_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW64x21_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x22_lib/SRAM1RW64x22_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW64x22_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x32_lib/SRAM1RW64x32_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW64x32_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x34_lib/SRAM1RW64x34_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW64x34_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x8_lib/SRAM1RW64x8_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW64x8_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x16_lib/SRAM2RW128x16_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW128x16_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x32_lib/SRAM2RW128x32_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW128x32_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x4_lib/SRAM2RW128x4_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW128x4_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x8_lib/SRAM2RW128x8_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW128x8_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x16_lib/SRAM2RW16x16_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW16x16_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW16x32_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x4_lib/SRAM2RW16x4_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW16x4_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW16x8_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x16_lib/SRAM2RW32x16_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW32x16_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x22_lib/SRAM2RW32x22_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW32x22_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x32_lib/SRAM2RW32x32_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW32x32_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x33_lib/SRAM2RW32x33_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW32x33_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x39_lib/SRAM2RW32x39_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW32x39_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x4_lib/SRAM2RW32x4_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW32x4_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x8_lib/SRAM2RW32x8_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW32x8_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x16_lib/SRAM2RW64x16_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW64x16_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x24_lib/SRAM2RW64x24_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW64x24_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x32_lib/SRAM2RW64x32_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW64x32_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW64x4_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW64x8_PVT_0P77V_0C' 
% End Load MMMC data (date=11/26 18:57:51, total cpu=0:00:19.0, real=0:00:19.0, peak res=1407.1M, current mem=1111.6M)
% Begin Load LEF files (date=11/26 18:57:51, mem=1111.6M)
(stylus_db): Load LEF files ...

Loading LEF file /bwrcq/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef ...

Loading LEF file /bwrcq/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef ...
Set DBUPerIGU to M1 pitch 576.

Loading LEF file /bwrcq/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef ...

Loading LEF file /bwrcq/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef ...

Loading LEF file /bwrcq/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x16_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x17_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x32_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x37_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x38_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x44_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x64_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x8_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW2048x8_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x12_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x14_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x22_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x40_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x46_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x48_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x64_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x8_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x128_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x32_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x46_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x48_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x64_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x8_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW32x50_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x16_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x8_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x128_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x32_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x64_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x8_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x128_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x20_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x21_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x22_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x32_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x34_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x8_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x16_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x32_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x4_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x8_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x16_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x4_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x8_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x16_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x22_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x32_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x33_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x39_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x4_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x8_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x16_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x24_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x32_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x4_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x8_x4.lef ...

##  Check design process and node:  
##  Both design process and tech node are not set.

% End Load LEF files (date=11/26 18:57:51, total cpu=0:00:00.2, real=0:00:00.0, peak res=1121.9M, current mem=1121.9M)
(stylus_db): Load Verilog Netlist ...
% Begin Load netlist data ... (date=11/26 18:57:51, mem=1122.0M)
*** Begin netlist parsing (mem=1260.9M) ***
Created 865 new cells from 154 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './innovus/genus2invs_db/cmn/riscv_top.v.gz'

*** Memory Usage v#1 (Current mem = 1261.945M, initial mem = 612.109M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1261.9M) ***
% End Load netlist data ... (date=11/26 18:57:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1152.1M, current mem=1152.1M)
Top level cell is riscv_top.
Hooked 1730 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell riscv_top ...
***** UseNewTieNetMode *****.
*** Netlist is unique.
Set DBUPerIGU to techSite asap7sc7p5t width 864.
** info: there are 1781 modules.
** info: there are 225 stdCell insts.
** info: there are 18 macros.

*** Memory Usage v#1 (Current mem = 1418.418M, initial mem = 612.109M) ***
(stylus_db): Init Design
The core width changes from 350.000000 to 350.064000 when snapping to grid "PlacementGrid".
The core height changes from 400.000000 to 400.032000 when snapping to grid "PlacementGrid".
**WARN: (IMPFP-4026):	Adjusting core to 'Right' to 350.064000 due to track/row misalignment. To force the value, specify the -no_snap_to_grid option or use floorplan_set_snap_rule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 400.032000 due to track/row misalignment. To force the value, specify the -no_snap_to_grid option or use floorplan_set_snap_rule command to specify the die/core to different grid.
Start create_tracks
*Info: initialize multi-corner CTS.
Total number of combinational cells: 676
Total number of sequential cells: 132
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: BUFx10_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R
Total number of usable buffers: 51
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CKINVDCx10_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_L INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_R CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
Total number of usable inverters: 84
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM BUFx8_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_R HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
Total number of identified usable delay cells: 13
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
(stylus_db): Initialized design 'riscv_top'
(stylus_db): Load Metric file ...
% Begin Load Metric file (date=11/26 18:57:53, mem=1582.0M)
% End Load Metric file (date=11/26 18:57:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1582.8M, current mem=1582.8M)
(stylus_db): Setting Root attributes ...
(stylus_db): Set 21 attributes of Root 
% Begin Set DB preserves (date=11/26 18:57:53, mem=1583.9M)
(stylus_db): Setting preserves on design objects ...
(stylus_db): Set 253 preserves of design objects
% End Set DB preserves (date=11/26 18:57:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1584.0M, current mem=1584.0M)
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
% Begin Load Timing views and constraints (date=11/26 18:57:53, mem=1584.0M)
(stylus_db): Read MMMC timing views ...
Reading timing constraints file './innovus/genus2invs_db/cmn/riscv_top.mmmc/modes/my_constraint_mode/my_constraint_mode.sdc.gz' ...
Current (total cpu=0:00:41.9, real=0:00:44.0, peak res=1725.3M, current mem=1709.8M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ./innovus/genus2invs_db/cmn/riscv_top.mmmc/modes/my_constraint_mode/my_constraint_mode.sdc.gz, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ./innovus/genus2invs_db/cmn/riscv_top.mmmc/modes/my_constraint_mode/my_constraint_mode.sdc.gz, Line 10).

riscv_top
INFO (CTE): Reading of timing constraints file ./innovus/genus2invs_db/cmn/riscv_top.mmmc/modes/my_constraint_mode/my_constraint_mode.sdc.gz completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1723.2M, current mem=1723.2M)
Current (total cpu=0:00:42.0, real=0:00:45.0, peak res=1725.3M, current mem=1723.2M)
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
% End Load Timing views and constraints (date=11/26 18:57:54, total cpu=0:00:00.4, real=0:00:01.0, peak res=1743.2M, current mem=1743.2M)
(stylus_db): Load Power Intent (CPF) ...
% Begin Load Power Intent (CPF) (date=11/26 18:57:54, mem=1743.2M)
Loading CPF file ./innovus/genus2invs_db/cmn/riscv_top.cpf ...
INFO: processed 12 CPF commands in 45 lines from file ./innovus/genus2invs_db/cmn/riscv_top.cpf, with 0 errors
Checking CPF file ...
INFO: The CPF has only one domain defined.
Domain-based global connection will be applied to top cell. Other domain-related CPF commands will be ignored.
PVT_0P77V_0C.hold_set PVT_0P63V_100C.setup_set
PVT_0P77V_0C.hold_set PVT_0P63V_100C.setup_set
% End Load Power Intent (CPF) (date=11/26 18:57:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1743.9M, current mem=1743.0M)
(stylus_db): Commit Power Intent ...
% Begin Commit Power Intent (date=11/26 18:57:54, mem=1743.0M)
CPF_RUNTIME: freeTimingGraph: cpu=0:00:00.31 real=0:00:00.00
CPF_RUNTIME: clean_up_msv: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: commit_pg_nets: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: switchable_pg_nets: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: virtual_ports: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: make_secondary_pgconn: cpu=0:00:00.02 real=0:00:00.00
Total 0 new pin(s) connected to net 'VDD'
Total 0 new pin(s) connected to net 'VSS'
**WARN: (IMPCPF-980):	Power domain AO is not bound to any library. Power domain library binding is through 'update_delay_corner -power_domain' in the MMMC file viewDefinition.tcl. Please make sure that 'update_delay_corner -power_domain AO' is specified for each delay corner in the MMMC file.
PVT_0P77V_0C.hold_delay PVT_0P63V_100C.setup_delay
CPF_RUNTIME: commit_power_domain: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: assignSNetVoltages: cpu=0:00:00.03 real=0:00:00.00
CPF_RUNTIME: define_low_power_cells: cpu=0:00:00.01 real=0:00:00.00
Current (total cpu=0:00:42.7, real=0:00:45.0, peak res=1846.1M, current mem=1840.7M)
riscv_top
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1851.9M, current mem=1851.2M)
Current (total cpu=0:00:42.8, real=0:00:45.0, peak res=1851.9M, current mem=1851.2M)
CPF_RUNTIME: buildTimingGraph: cpu=0:00:00.35 real=0:00:00.00
CPF_RUNTIME: applyDefaultGncRules: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: commit_global_connect: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: build_shifter_table: cpu=0:00:00.01 real=0:00:00.00
CPF_RUNTIME: replaceWithAlwaysOnBuffer: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: commitEnbConn: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: commit_pso -pgconn: cpu=0:00:00.00 real=0:00:00.00
Total number of combinational cells: 676
Total number of sequential cells: 132
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: BUFx10_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R
Total number of usable buffers: 51
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CKINVDCx10_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_L INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_R CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
Total number of usable inverters: 84
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM BUFx8_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_R HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
Total number of identified usable delay cells: 13
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No isolation cell in libraries.
No level shifter cell in libraries.
% End Commit Power Intent (date=11/26 18:57:55, total cpu=0:00:00.8, real=0:00:01.0, peak res=1852.6M, current mem=1851.6M)
*** Checked 4 GNC rules.
*** Applying global-net connections...
**WARN: (IMPDB-2078):	Output pin Q of instance mem/dcache/cpu_req_ready_reg304 is connected to tied low net mem/d_stall_n.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem/icache/cpu_req_ready_reg304 is connected to tied low net mem/i_stall_n.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/dcache/memory_rw_ctr_reg[1]296 is connected to tied low net mem/dcache/memory_rw_ctr[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/dcache/memory_rw_ctr_reg[0]295 is connected to tied low net mem/dcache/memory_rw_ctr[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem/dcache/dirty_bits_reg[0]308 is connected to tied low net mem/dcache/dirty_bits[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/icache/memory_rw_ctr_reg[1]296 is connected to tied low net mem/icache/memory_rw_ctr[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/icache/memory_rw_ctr_reg[0]295 is connected to tied low net mem/icache/memory_rw_ctr[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
*** Applied 4 GNC rules (cpu = 0:00:00.0)
(stylus_db): Load DEF file ...
% Begin Load DEF (date=11/26 18:57:55, mem=1851.6M)
Reading DEF file './innovus/genus2invs_db/cmn/riscv_top.def.gz', current time is Sun Nov 26 18:57:55 2023 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
Start create_tracks
--- DIEAREA (0 0) (2800000 3200000)
**ERROR: (IMPDF-28):	Line 412: OffMGrid: Component location (1075500, 908228) of inst cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 414: OffMGrid: Component location (1039379, 945978) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[0\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 416: OffMGrid: Component location (1056314, 680807) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[1\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 418: OffMGrid: Component location (1012203, 893835) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[2\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 420: OffMGrid: Component location (1030419, 913103) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[3\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 422: OffMGrid: Component location (665694, 615267) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[4\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 424: OffMGrid: Component location (818119, 894491) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[5\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 426: OffMGrid: Component location (1035244, 655668) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[6\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 428: OffMGrid: Component location (693041, 1195431) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[7\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 430: OffMGrid: Component location (834238, 1117414) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[8\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 432: OffMGrid: Component location (697180, 882879) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[9\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 434: OffMGrid: Component location (652570, 680190) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[10\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 436: OffMGrid: Component location (824243, 862663) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[11\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 438: OffMGrid: Component location (615569, 1007782) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[12\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 440: OffMGrid: Component location (993506, 873561) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[13\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 442: OffMGrid: Component location (912091, 672559) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[14\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 444: OffMGrid: Component location (920147, 862110) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[15\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 446: OffMGrid: Component location (785650, 674133) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[16\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 448: OffMGrid: Component location (911265, 893933) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[17\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 450: OffMGrid: Component location (785976, 645884) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[18\] is not on Manufacturing Grid.
**WARN: (EMS-27):	Message (IMPDF-28) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPDF-249):	Pin 'clk' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'reset' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_req_data_ready' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_valid' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_tag\[4\]' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_tag\[3\]' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_tag\[2\]' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_tag\[1\]' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_tag\[0\]' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_data\[127\]' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_data\[126\]' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_data\[125\]' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_data\[124\]' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_data\[123\]' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_data\[122\]' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_data\[121\]' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_data\[120\]' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_data\[119\]' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_data\[118\]' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_data\[117\]' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (EMS-27):	Message (IMPDF-249) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPDF-247):	Net 'mem_req_rw' specified in Pin 'mem_req_rw' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[27\]' specified in Pin 'mem_req_addr\[27\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[26\]' specified in Pin 'mem_req_addr\[26\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[25\]' specified in Pin 'mem_req_addr\[25\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[24\]' specified in Pin 'mem_req_addr\[24\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[23\]' specified in Pin 'mem_req_addr\[23\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[22\]' specified in Pin 'mem_req_addr\[22\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[21\]' specified in Pin 'mem_req_addr\[21\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[20\]' specified in Pin 'mem_req_addr\[20\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[19\]' specified in Pin 'mem_req_addr\[19\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[18\]' specified in Pin 'mem_req_addr\[18\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[17\]' specified in Pin 'mem_req_addr\[17\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[16\]' specified in Pin 'mem_req_addr\[16\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[15\]' specified in Pin 'mem_req_addr\[15\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[14\]' specified in Pin 'mem_req_addr\[14\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[13\]' specified in Pin 'mem_req_addr\[13\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[12\]' specified in Pin 'mem_req_addr\[12\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[11\]' specified in Pin 'mem_req_addr\[11\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[10\]' specified in Pin 'mem_req_addr\[10\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[8\]' specified in Pin 'mem_req_addr\[8\]' is inconsistent with netlist.
**WARN: (EMS-27):	Message (IMPDF-247) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
DEF file './innovus/genus2invs_db/cmn/riscv_top.def.gz' is parsed, current time is Sun Nov 26 18:57:55 2023.
**WARN: (IMPTR-2104):	Layer M10: Pitch=1280 is less than min width=640 + min spacing=32000.
**ERROR: (IMPTR-2101):	Layer M10: Pitch=11520x9 is still less than min width=32000 + min spacing=640.
**WARN: (IMPTR-2108):	For layer M10, the gaps of 2081 out of 2081 tracks are narrower than 8.160um (space 8.000 + width 0.160).
Type 'man IMPTR-2108' for more detail.
 As a result, your trialRoute congestion could be incorrect.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Updating the floorplan ...
% End Load DEF (date=11/26 18:57:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1854.1M, current mem=1854.1M)
% Begin Set route_types (date=11/26 18:57:55, mem=1854.1M)
(stylus_db): Setting route_types  ...
% End Set route_types (date=11/26 18:57:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1854.2M, current mem=1854.2M)
% Begin Set power_domain attributes (date=11/26 18:57:55, mem=1854.2M)
(stylus_db): Setting power_domain attributes ...
% End Set power_domain attributes (date=11/26 18:57:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1854.2M, current mem=1854.2M)
(stylus_db): Load additional timing constraints ...
% Begin Load Additional Timing constraints (date=11/26 18:57:55, mem=1854.2M)
Loading path adjust file ./innovus/genus2invs_db/cmn/riscv_top.mmmc/pathadjust.sdc.gz ...
Current (total cpu=0:00:43.1, real=0:00:46.0, peak res=1854.2M, current mem=1854.2M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1854.6M, current mem=1854.6M)
Current (total cpu=0:00:43.2, real=0:00:46.0, peak res=1854.6M, current mem=1854.6M)
% End Load Additional Timing constraints (date=11/26 18:57:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=1854.6M, current mem=1854.6M)
% Begin Set message attributes (date=11/26 18:57:55, mem=1854.6M)
(stylus_db): Setting attributes on Genus message objects ...
% End Set message attributes (date=11/26 18:57:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1854.6M, current mem=1854.6M)
(stylus_db): Couldn't load SDP file, (file doesn't exists)
% Begin Generate Vias (date=11/26 18:57:55, mem=1854.6M)
(stylus_db): Generate advanced rule Vias ...
Start generating vias ..
#Skip building auto via since it is not turned on.
Via generation completed.
% End Generate Vias (date=11/26 18:57:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1860.2M, current mem=1858.2M)
% Begin Set attributes (date=11/26 18:57:55, mem=1858.2M)
(stylus_db): Setting attributes on design objects ...
(stylus_db): Set 2041 attributes of design objects
% End Set attributes (date=11/26 18:57:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=1865.2M, current mem=1865.2M)
(stylus_db): Couldn't load RC preroute patterns, (riscv_top.extraction/ doesn't exists)
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/bwrcq/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
Generating auto layer map file.
Completed (cpu: 0:00:03.0 real: 0:00:04.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: PVT_0P63V_100C.setup_view
    RC-Corner Name        : PVT_0P63V_100C.setup_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 100 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/bwrcq/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06'
 
 Analysis View: PVT_0P77V_0C.hold_view
    RC-Corner Name        : PVT_0P77V_0C.hold_rc
    RC-Corner Index       : 1
    RC-Corner Temperature : 0 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/bwrcq/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
(stylus_db): Couldn't load Min Layer File : ./innovus/genus2invs_db/cmn/riscv_top.min_layer not found)
(stylus_db): Couldn't load Routing congestion map, (riscv_top.route.congestion doesn't exists)
(stylus_db): Couldn't load SPEF, (spef data dir riscv_top.mmmc/corners/ not found)
(stylus_db): Couldn't load SCANDEF, (file doesn't exists)
(stylus_db): Couldn't load TCF file, (file doesn't exists)
+----------------------------------------------------------------+
    Summary of 'read_db genus2invs_db'                     
+----------------------------------------------------------------+
    Generated by         :     Innovus 22.12-s080_1
    Generated on         :     Sun Nov 26 18:57:59 PST 2023
    Design               :     riscv_top
    process_node         :     90   
    db units             :     4000 
    tech_mfg_grid        :     0.004
    bbox                 :     {0.0 0.0 700.0 800.0}
    core_bbox            :     {0.0 0.0 350.0 400.0}
+----------------------------------------------------------------+
    Object Type          :     Count
+-----------------------------------+
    timing_libraries     :     154  
    library_sets         :     2    
    lib_cells            :     1730 
    setup_analysis_views :     1    
    hold_analysis_views  :     1    
    rc_corners           :     2    
    delay_corners        :     2    
    constraint_modes     :     1    
    clocks               :     2    
+-----------------------------------+
    base_cells           :     905  
    modules              :     10   
    insts                :     243  
    ports                :     350  
    nets                 :     3757 
    pg_nets              :     2    
    power_domains        :     1    
    groups               :     1    
+-----------------------------------+
    layers               :     25   
    via_defs             :     9    
    via_def_rule         :     11   
    sites                :     1    
    core_rows            :     370  
    track_patterns       :     20   
+-----------------------------------+
#% End Load Common DB (date=11/26 18:57:59, total cpu=0:00:25.8, real=0:00:27.0, peak res=2015.5M, current mem=1921.6M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPDF-28           141  Line %ld: OffMGrid: %s (%d, %d) %s %s is...
WARNING   IMPDF-247          208  Net '%s' specified in Pin '%s' is incons...
WARNING   IMPDF-249          141  Pin '%s' missing '+ LAYER' attribute, co...
WARNING   IMPFP-4026           2  Adjusting core to '%s' to %f due to trac...
WARNING   IMPCPF-980           1  Power domain %s is not bound to any libr...
WARNING   IMPDB-2078           7  Output pin %s of instance %s is connecte...
ERROR     IMPTR-2101           1  Layer %s: Pitch=%dx%d is still less than...
WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
WARNING   NRDB-407             2  pitch for %s %s is defined too small, re...
WARNING   NRDB-2012            6  The ENCLOSURE statement in layer %s has ...
WARNING   TA-976               1  Path groups asserted by the group_path c...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
ERROR     TECHLIB-1171        12  The attribute '%s' of group '%s' has one...
WARNING   TECHLIB-1277        16  The %s '%s' has been defined for %s %s '...
WARNING   TECHLIB-9108       912   '%s' not specified in the library, usin...
*** Message Summary: 1296 warning(s), 154 error(s)

UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   genus2invs_setup
%# Design Import Complete (11/26 18:57:59, mem=1921.31M)
**WARN: (IMPSE-16):	The feature innovusGenusRestructuring is now a Production feature. The use of 'set_beta_feature innovusGenusRestructuring 1' is no longer required.
**WARN: (IMPTCM-77):	Option "-fixPlacedMacros" for command setPlanDesignMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPDBTCL-321):	The attribute 'plan_design_fix_placed_macros' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPAFP-9024):	This command is hidden and will be obsolete in the next major release. For module placement, use proto_design instead. For macro placement, use place_design -concurrent_macros to place both standard cells and macros together.
**WARN: (IMPAFP-9024):	This command is hidden and will be obsolete in the next major release. For module placement, use proto_design instead. For macro placement, use place_design -concurrent_macros to place both standard cells and macros together.
**WARN: (IMPAFP-9024):	This command is hidden and will be obsolete in the next major release. For module placement, use proto_design instead. For macro placement, use place_design -concurrent_macros to place both standard cells and macros together.
**WARN: (IMPTCM-77):	Option "-honorOrientation" for command getPlanDesignMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPAFP-9024):	This command is hidden and will be obsolete in the next major release. For module placement, use proto_design instead. For macro placement, use place_design -concurrent_macros to place both standard cells and macros together.
**WARN: (IMPTCM-77):	Option "-savePlacement" for command getPlanDesignMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPAFP-9024):	This command is hidden and will be obsolete in the next major release. For module placement, use proto_design instead. For macro placement, use place_design -concurrent_macros to place both standard cells and macros together.
**WARN: (IMPTCM-77):	Option "-moduleAware" for command getPlanDesignMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
 *** Starting placeMacroHigh flow *** 
Deleted 0 physical inst  (cell - / prefix -).
***** New seed flow = 1. *****  
Auto Seed: mem/dcache
Auto Seed: mem/icache
Auto Macro Seed: mem/icache
Auto Macro Seed: mem/dcache
Ignore PD Guides: numIgnoredGuide = 1 
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#8 (mem=1921.3M)" ...
Estimated loop count for BSM: 68433
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:03.8 mem=2120.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:10.1 mem=2205.2M) ***
No user-set net weight.
Net fanout histogram:
2		: 184 (47.5%) nets
3		: 14 (3.6%) nets
4     -	14	: 185 (47.8%) nets
15    -	39	: 3 (0.8%) nets
40    -	79	: 1 (0.3%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPDB-2078):	Output pin Q of instance mem/icache/cpu_req_ready_reg304 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/icache/memory_rw_ctr_reg[0]295 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/icache/memory_rw_ctr_reg[1]296 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem/dcache/dirty_bits_reg[0]308 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem/dcache/cpu_req_ready_reg304 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/dcache/memory_rw_ctr_reg[0]295 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/dcache/memory_rw_ctr_reg[1]296 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
#std cell=225 (0 fixed + 225 movable) #buf cell=0 #inv cell=20 #block=18 (18 floating + 0 preplaced)
#ioInst=0 #net=387 #term=1652 #term/net=4.27, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=141
stdCell: 225 single + 0 double + 0 multi
Total standard cell length = 0.6093 (mm), area = 0.0007 (mm^2)
**Info: (IMPSP-307): Design contains fractional 20 cells.
Estimated cell power/ground rail width = 0.135 um
Average module density = 0.090.
Density for the design = 0.090.
       = (stdcell_area 2821 sites (658 um^2) + block_area 50979 sites (11892 um^2)) / alloc_area 599400 sites (139828 um^2).
Pin Density = 0.002756.
            = total # of pins 1652 / total area 599400.
Fence Initialization: numPrefixFence = 0,  numAutoFence = 0, numPrefixGuide = 0  numAutoGuide = 0 numNoCon = 0 
=== lastAutoLevel = 10 
Iteration  1: Total net bbox = 1.245e+04 (7.43e+03 5.02e+03)
              Est.  stn bbox = 1.387e+04 (8.25e+03 5.62e+03)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 2387.4M
User specified -module_cluster_mode =  0 

Iteration  2: Total net bbox = 1.152e+04 (6.96e+03 4.56e+03)
              Est.  stn bbox = 1.289e+04 (7.76e+03 5.13e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2387.4M
Iteration  3: Total net bbox = 1.124e+04 (6.68e+03 4.56e+03)
              Est.  stn bbox = 1.259e+04 (7.46e+03 5.13e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2389.8M


Iteration  4: Total net bbox = 1.124e+04 (6.68e+03 4.56e+03)
              Est.  stn bbox = 1.259e+04 (7.46e+03 5.13e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2389.8M


Iteration  5: Total net bbox = 1.124e+04 (6.68e+03 4.56e+03)
              Est.  stn bbox = 1.259e+04 (7.46e+03 5.13e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2389.8M

**WARN: (IMPDC-348):	The output pin mem/icache/\memory_rw_ctr_reg[0]295 /QN is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin mem/icache/\memory_rw_ctr_reg[1]296 /QN is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin mem/icache/cpu_req_ready_reg304/Q is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin mem/dcache/\dirty_bits_reg[0]308 /Q is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin mem/dcache/cpu_req_ready_reg304/Q is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin mem/dcache/\memory_rw_ctr_reg[0]295 /QN is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin mem/dcache/\memory_rw_ctr_reg[1]296 /QN is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.

Iteration  6: Total net bbox = 6.451e+04 (3.13e+04 3.32e+04)
              Est.  stn bbox = 7.130e+04 (3.46e+04 3.67e+04)
              cpu = 0:00:01.4 real = 0:00:03.0 mem = 2404.3M
Iteration  7: Total net bbox = 5.338e+04 (2.53e+04 2.81e+04)
              Est.  stn bbox = 5.993e+04 (2.84e+04 3.16e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 2442.8M
 RelinkConst: Total constraint = 2, Relinked 2 constraints . 
User specified -fenceSpacing =  -1.0000 
User specified fence spacing: -1.0000 um
===== HInst FP constraint mem/icache HInst utilization 1.000007, conUtil 0.097795 
===== HInst FP constraint mem/dcache HInst utilization 1.000007, conUtil 0.097795 
*** The nonConstraint instance area ratio is 0.022411 
*** The prefixed-fenceArea/coreBoxArea is 0.000000, The auto-ConstraintArea/coreBoxArea is 0.223472 
Start Auto fence creation, hasNoConInst = 1  .

================== Start Auto-Fence Creation ==================
User define fence spacing: -1.0000 um
Number of Movable Guide      : 0
Number of Movable Region     : 0
Number of Movable Fence      : 0
Number of Movable Soft Guide : 0
Total Movable Objects        : 0 (non-group: 0, group: 0)
Total Prefixed Objects       : 0
Total Partition Cut Objects  : 0



Number of Nested Objects    : 0
Number of Non-Nested Objects: 0
Number of Nested Sets       : 0
Number of Master&Clone Pairs: 0

Fence Spacing: 2.0000 um
Snap Spacing: X(0.2160 um), Y(1.0800 um)
Fence2Core Spaceing: 0.0000 um

==== Design Information ====
Core site: (0, 0) - (1400000, 1600000)
Design Whitespace% : 100.00%
Maximum Logical Level: 0
Has Non-constraint Instance: 1
Allow Disjoint Whitespace: 0

==To Place Non-Nested Objects==
Targets: 
Number of Total Targets: 0

================== Finished Auto-Fence Creation ===============
*** Done Auto-Fence Creation, (cpu = 0:00:00.0, mem = 2442.8M, mem_delta = 0.0M) ***
End Auto fence creation 1.
New Seed Flow: add mem/dcache as hinst seed
New Seed Flow: add mem/icache as hinst seed
MacroPlacer: Options: -pathConnWeight 1.000000 -bp 6 
MacroPlacer: Reading Data for Block Placer
MacroPlacer: total number of seeds contain macros: 2
MacroPlacer: total number of seeds:                2
MacroPlacer: total number of macros:               18
MacroPlacer: total number of clusters:             3
MacroPlacer: total number of ios:                  350
MacroPlacer: total number of nets:                 199
MacroPlacer: total number of keepouts:             0
MacroPlacer: total number of fences:               0
MacroPlacer: total number of fixed macros:         0
MacroPlacer:             35 2-pins nets
MacroPlacer:              0 3-pins nets
MacroPlacer:            128 4-pins nets
MacroPlacer:              4 5-pins nets
MacroPlacer: Merging nets.
MacroPlacer: total number of merged nets: 131
-maxRouteLayer is specified which turned on auto macro spacing estimation.
Macro spacing is determined by auto spacing estimation, ..., see documentation for details.
MacroPlacer: Finished data reading for Block Placer
... in Multi-Level Module Mode...
Start generating contour.
Completed data preparation.

================== Start to Place This Module ===============

==== Design Information ====
Core site: (0, 0) - (1400000, 1600000)
Num of Blocks 18 (M: 18, F: 0, O: 0)
 Generating virtual wall for each modules
...
Calling Macro Packer
...
	 Packing whole design.

== Macro Placement Stage 0 (2)==

---Succeed on placing blocks!
*** Done Macro Placing, (cpu = 0:00:00.0, mem = 2498.8M, mem_delta = 0.0M) ***
Num of placed blocks:   18 / 18
Num of unplaced blocks: 0

================== Done Placing This Module ===============
Placing Macro with -bp mode 6.
*** Done refineMacro, (cpu = 0:00:00.4, mem = 2498.8M, mem_delta = 56.0M) ***
$$$$ RefineAll 18  macros
Iteration  8: Total net bbox = 1.157e+05 (5.05e+04 6.51e+04)
              Est.  stn bbox = 1.293e+05 (5.65e+04 7.28e+04)
              cpu = 0:00:02.4 real = 0:00:06.0 mem = 2498.8M
*** cost = 1.157e+05 (5.05e+04 6.51e+04) (cpu for global=0:00:02.4) real=472514:58:15***
**WARN: (IMPDB-2078):	Output pin Q of instance mem/icache/cpu_req_ready_reg304 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/icache/memory_rw_ctr_reg[0]295 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/icache/memory_rw_ctr_reg[1]296 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem/dcache/dirty_bits_reg[0]308 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem/dcache/cpu_req_ready_reg304 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/dcache/memory_rw_ctr_reg[0]295 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/dcache/memory_rw_ctr_reg[1]296 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
Solver runtime cpu: 0:00:00.5 real: 0:00:00.7
Core Placement runtime cpu: 0:00:01.0 real: 0:00:03.0
*** Free Virtual Timing Model ...(mem=2498.8M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   global_place
*** Finishing placeMacroHigh flow ***
***** runMacroHigh mode(initial) =   0 
checkFence: found no fence violation.
Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....
Checking core/die box is on Grid.....
**WARN: (IMPFP-7236):	DIE's corner: (700.0000000000 , 800.0000000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
**WARN: (IMPFP-7238):	CORE's  corner:	(350.0000000000 , 400.0000000000)  is	NOT on PlacementGrid. You can use the getFPlanMode command to check the current grid settings and use the setFPlanMode command to  change the grid to snap to. You can also use the get_snap_grid_info command to get information on the offset and pitch of the current snap grid. To resolve this issue, use the floorPlan command.
Checking snap rule ......
Checking Row is on grid......
Checking AreaIO row.....
Checking row out of die ...
Checking routing blockage.....
Checking placement blockage.....
placeBlkGrid grid_type = 1 
Checking components.....
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_0_0 and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_0_0 and snapping rules are not checked since it's height is not multiple of default tech site's height.
Instance mem/dcache/CACHE_DATA_BANK_0_0 not snapped to row-site.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_0_1 and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_0_1 and snapping rules are not checked since it's height is not multiple of default tech site's height.
Instance mem/dcache/CACHE_DATA_BANK_0_1 not snapped to row-site.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_0_2 and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_0_2 and snapping rules are not checked since it's height is not multiple of default tech site's height.
Instance mem/dcache/CACHE_DATA_BANK_0_2 not snapped to row-site.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_0_3 and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_0_3 and snapping rules are not checked since it's height is not multiple of default tech site's height.
Instance mem/dcache/CACHE_DATA_BANK_0_3 not snapped to row-site.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_1_0 and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_1_0 and snapping rules are not checked since it's height is not multiple of default tech site's height.
Instance mem/dcache/CACHE_DATA_BANK_1_0 not snapped to row-site.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_1_1 and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_1_1 and snapping rules are not checked since it's height is not multiple of default tech site's height.
Instance mem/dcache/CACHE_DATA_BANK_1_1 not snapped to row-site.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_1_2 and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_1_2 and snapping rules are not checked since it's height is not multiple of default tech site's height.
Instance mem/dcache/CACHE_DATA_BANK_1_2 not snapped to row-site.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_1_3 and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_1_3 and snapping rules are not checked since it's height is not multiple of default tech site's height.
Instance mem/dcache/CACHE_DATA_BANK_1_3 not snapped to row-site.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/TAGS and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/TAGS and snapping rules are not checked since it's height is not multiple of default tech site's height.
Instance mem/dcache/TAGS not snapped to row-site.
**WARN: (IMPFP-10013):	Halo should be created around block mem/icache/CACHE_DATA_BANK_0_0 and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block mem/icache/CACHE_DATA_BANK_0_0 and snapping rules are not checked since it's height is not multiple of default tech site's height.
Instance mem/icache/CACHE_DATA_BANK_0_0 not snapped to row-site.
**WARN: (EMS-27):	Message (IMPFP-10013) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Instance mem/icache/CACHE_DATA_BANK_0_1 not snapped to row-site.
Instance mem/icache/CACHE_DATA_BANK_0_2 not snapped to row-site.
Instance mem/icache/CACHE_DATA_BANK_0_3 not snapped to row-site.
Instance mem/icache/CACHE_DATA_BANK_1_0 not snapped to row-site.
Instance mem/icache/CACHE_DATA_BANK_1_1 not snapped to row-site.
Instance mem/icache/CACHE_DATA_BANK_1_2 not snapped to row-site.
Instance mem/icache/CACHE_DATA_BANK_1_3 not snapped to row-site.
Instance mem/icache/TAGS not snapped to row-site.
Checking IO Pads out of die...
Checking constraints (guide/region/fence).....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 

Reporting Utilizations.....

Core utilization  = 8.868297
TU for constraint module  mem/icache = 9503071027200.000000
TU for constraint module  mem/dcache = 9862882099200.000000
TU for group AO = 8.870629
Effective Utilizations
**Info: (IMPSP-307): Design contains fractional 20 cells.
Average module density = 0.005.
Density for the design = 0.005.
       = stdcell_area 2821 sites (658 um^2) / alloc_area 547270 sites (127667 um^2).
Pin Density = 0.004625.
            = total # of pins 2772 / total area 599400.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPFP-7238           1  CORE's  corner:	%s  is	NOT on %s. You ca...
WARNING   IMPFP-7236           1  DIE's corner: %s is NOT on %s,  Please u...
WARNING   IMPFP-10013         36  Halo should be created around block %s a...
WARNING   IMPDB-2078          14  Output pin %s of instance %s is connecte...
WARNING   IMPDC-348            7  The output pin %s is connected to power/...
WARNING   IMPAFP-9024          3  This command is hidden and will be obsol...
WARNING   IMPTCM-77            3  Option "%s" for command %s is obsolete a...
*** Message Summary: 65 warning(s), 0 error(s)

Starting IO pin assignment...
The design is not placed. Using create_floorplan based method for pin assignment.
INFO: Assigning 1 floating pins in partition riscv_top.
Completed IO pin assignment.
There are 0 path_groups defined before optimization.
Configuring iSpatial control settings
Setting 'newExpressflow' beta feature to true (or false) is no longer required to enable (or disable) iSpatial. This beta feature is obsoleted and will be removed in the next release.
**WARN: (IMPSYC-881):	You have enabled beta feature newExpressflow. Usage
      and support of this beta feature are subject to prior agreement with Cadence.
      In addition, Cadence assumes you understand the feature limitations and
      expected results.
      Contact your Cadence representative if you have any questions.
      If you have turned on this feature by mistake, you can turn it off by
      resetting the newExpressflow variable to 0, via
      "set_beta_feature newExpressflow 0 ".
Genus has configured non-incremental Spatial Extreme flow.
rcp::optimization1_place_opt_design__phys_syn__out_dir___innovus__prefix_invs2genus_final.882592590005413
place_opt_design -phys_syn -out_dir ./innovus -prefix invs2genus_final
Begin: Design checking
        Checking 'power_intent' category...
        Messages issued during checks:
-------------------------------------------------------------------------------------------------------------------------
| ID                | Severity  | Count       | Description                                                             |
-------------------------------------------------------------------------------------------------------------------------
| IMPMSMV-8630      | warning   | 2           | Power domain (%s) in view (%s) has no user defined operating condition. |
| IMPMSMV-8660      | warning   | 2           | No available AO buffer for power domain (%s) in view (%s).              |
-------------------------------------------------------------------------------------------------------------------------
		(Real time: 0:00:00.0, Memory: 2332.3M)

        Checking 'place' category...
        Messages issued during checks:
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| ID                | Severity  | Count       | Description                                                                                                                 |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CHKPLC-11         | warning   | 1           | Macro cell <%s> should have a fully covered obstruction.                                                                    |
| IMPPP-4422        | warning   | 21          | Followpin wire is missing at row {%f %f}. This may cause PG connectivity issues for cells that are placed at this location. |
| IMPFP-10122       | info      | 18          | Instance %s not snapped to row-site.                                                                                        |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
		(Real time: 0:00:00.0, Memory: 2332.3M)

        Checking 'opt' category...
        Messages issued during checks:
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| ID                | Severity  | Count       | Description                                                                                                                   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| IMPOPT-2901       | warning   | 1           | Design is not placed. Place the design before running                                                                         |
| IMPOPT-2908       | warning   | 1           | Maximum transition %.3f is too small compared to maximum transition threshold %.3f, this would result in excessive buffering. |
| IMPOPT-7276       | warning   | 1           | %d instance(s) out of %d are unplaced.                                                                                        |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
		(Real time: 0:00:03.0, Memory: 2424.2M)

**INFO: Identified 0 error(s) and 29 warning(s) during 'check_design -type {place opt power_intent}'.
        The details of the error(s) and warning(s) can be found in report './innovus/invs2genus_final_check_design.rpt'
End: Design checking
**INFO: User settings:
setAnalysisMode -virtualIPO                         false
setDelayCalMode -engine                             aae
design_bottom_routing_layer                         M2
design_power_effort                                 none
extract_rc_pre_place_cap_scale_factor               0.37
extract_rc_pre_place_fanout_penalty                 0.0
extract_rc_pre_place_fanout_threshold               10
extract_rc_pre_place_res_scale_factor               0.9356
extract_rc_pre_place_site_size                      1.224
extract_rc_pre_place_wire_length_slope              3.5972
extract_rc_pre_place_wire_length_y0                 1.3472
extract_rc_shrink_factor                            1.0
opt_enable_podv2_clock_opt_flow                     false
opt_leakage_to_dynamic_ratio                        1.0
opt_multi_bit_flop_opt                              false
opt_remove_redundant_insts                          false
opt_skew                                            true
opt_skew_pre_cts                                    true
opt_spatial_power_driven                            false
place_global_cong_effort                            auto
place_global_place_io_pins                          true
place_global_reorder_scan                           false
setPlaceMode -MXPBoundaryLevel                      7
setPlaceMode -MXPConstraintFile                     {}
setPlaceMode -MXPControlSetting                     0
setPlaceMode -MXPLogicHierAware                     0
setPlaceMode -MXPPreplaceSetting                    5
setPlaceMode -MXPRefineSetting                      17
setPlaceMode -timingDriven                          true
getAnalysisMode -virtualIPO                         false
getDelayCalMode -engine                             aae
getPlaceMode -MXPBoundaryLevel                      7
getPlaceMode -MXPConstraintFile                     {}
getPlaceMode -MXPControlSetting                     0
getPlaceMode -MXPLogicHierAware                     0
getPlaceMode -MXPPreplaceSetting                    5
getPlaceMode -MXPRefineSetting                      17
getPlaceMode -timingDriven                          true
getAnalysisMode -virtualIPO                         false
*** place_opt_design #1 [begin] : totSession cpu/real = 0:01:03.1/0:01:09.3 (0.9), mem = 2424.2M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
Starting extreme-effort iSpatial flow
#optDebug: fT-E <X 2 3 1 0>
**Info: (IMPSP-307): Design contains fractional 20 cells.
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:03.2/0:01:09.4 (0.9), mem = 2413.2M
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** Start delete_buffer_trees ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 2 instances (buffers/inverters) removed
*** Finish delete_buffer_trees (0:00:02.6) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 184 (47.7%) nets
3		: 14 (3.6%) nets
4     -	14	: 184 (47.7%) nets
15    -	39	: 3 (0.8%) nets
40    -	79	: 1 (0.3%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Q of instance mem/icache/cpu_req_ready_reg304 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/icache/memory_rw_ctr_reg[0]295 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/icache/memory_rw_ctr_reg[1]296 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem/dcache/dirty_bits_reg[0]308 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem/dcache/cpu_req_ready_reg304 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/dcache/memory_rw_ctr_reg[0]295 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/dcache/memory_rw_ctr_reg[1]296 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
#std cell=224 (0 fixed + 224 movable) #buf cell=0 #inv cell=19 #block=18 (0 floating + 18 preplaced)
#ioInst=0 #net=386 #term=1650 #term/net=4.27, #fixedIo=0, #floatIo=0, #fixedPin=141, #floatPin=0
stdCell: 224 single + 0 double + 0 multi
Total standard cell length = 0.6087 (mm), area = 0.0007 (mm^2)
**Info: (IMPSP-307): Design contains fractional 20 cells.
Average module density = 0.005.
Density for the design = 0.005.
       = stdcell_area 2818 sites (657 um^2) / alloc_area 547270 sites (127667 um^2).
Pin Density = 0.002753.
            = total # of pins 1650 / total area 599400.
=== lastAutoLevel = 10 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.379e+04 (1.76e+04 1.62e+04)
              Est.  stn bbox = 3.868e+04 (2.04e+04 1.83e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2444.3M
Iteration  2: Total net bbox = 3.379e+04 (1.76e+04 1.62e+04)
              Est.  stn bbox = 3.868e+04 (2.04e+04 1.83e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2444.3M
*** Distribution of endpoint levels
  [0-9]: 964 / 968 = 99.59%
  [10-19]: 4 / 968 = 0.41%
  [20-29]: 0 / 968 = 0.00%
  [30-39]: 0 / 968 = 0.00%
  [40-49]: 0 / 968 = 0.00%
  [50-59]: 0 / 968 = 0.00%
  [60-69]: 0 / 968 = 0.00%
  [70-79]: 0 / 968 = 0.00%
  [80-89]: 0 / 968 = 0.00%
  [90+]: 0 / 968 = 0.00%
Max Level = 13, on mem/icache/memory_rw_ctr_reg[0]295/D
*** Finished SKP initialization (cpu=0:00:05.1, real=0:00:05.0)***
Iteration  3: Total net bbox = 1.438e+04 (1.10e+04 3.38e+03)
              Est.  stn bbox = 1.885e+04 (1.40e+04 4.88e+03)
              cpu = 0:00:05.2 real = 0:00:05.0 mem = 2682.2M
Iteration  4: Total net bbox = 1.380e+04 (1.06e+04 3.22e+03)
              Est.  stn bbox = 1.828e+04 (1.36e+04 4.71e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2660.2M
Iteration  5: Total net bbox = 1.380e+04 (1.06e+04 3.22e+03)
              Est.  stn bbox = 1.828e+04 (1.36e+04 4.71e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2660.2M
Iteration  6: Total net bbox = 1.493e+04 (1.13e+04 3.63e+03)
              Est.  stn bbox = 1.937e+04 (1.43e+04 5.10e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2660.2M

Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.56 MB )
Iteration  7: Total net bbox = 9.721e+04 (4.69e+04 5.03e+04)
              Est.  stn bbox = 1.099e+05 (5.34e+04 5.65e+04)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 2661.6M
Iteration  8: Total net bbox = 9.721e+04 (4.69e+04 5.03e+04)
              Est.  stn bbox = 1.099e+05 (5.34e+04 5.65e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2661.6M
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Iteration  9: Total net bbox = 9.672e+04 (4.60e+04 5.07e+04)
              Est.  stn bbox = 1.097e+05 (5.26e+04 5.71e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 2651.6M
Iteration 10: Total net bbox = 9.672e+04 (4.60e+04 5.07e+04)
              Est.  stn bbox = 1.097e+05 (5.26e+04 5.71e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2651.6M
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Iteration 11: Total net bbox = 9.801e+04 (4.73e+04 5.07e+04)
              Est.  stn bbox = 1.108e+05 (5.37e+04 5.70e+04)
              cpu = 0:00:00.6 real = 0:00:02.0 mem = 2651.6M
Iteration 12: Total net bbox = 9.801e+04 (4.73e+04 5.07e+04)
              Est.  stn bbox = 1.108e+05 (5.37e+04 5.70e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2651.6M
Iteration 13: Total net bbox = 9.778e+04 (4.66e+04 5.12e+04)
              Est.  stn bbox = 1.107e+05 (5.32e+04 5.74e+04)
              cpu = 0:00:02.7 real = 0:00:04.0 mem = 2663.6M
Iteration 14: Total net bbox = 9.778e+04 (4.66e+04 5.12e+04)
              Est.  stn bbox = 1.107e+05 (5.32e+04 5.74e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2663.6M
Iteration 15: Total net bbox = 9.778e+04 (4.66e+04 5.12e+04)
              Est.  stn bbox = 1.107e+05 (5.32e+04 5.74e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2663.6M
Finished Global Placement (cpu=0:00:09.7, real=0:00:13.0, mem=2663.6M)
Keep Tdgp Graph and DB for later use
Info: 3 clock gating cells identified, 1 (on average) moved 7/7
**WARN: (IMPDB-2078):	Output pin Q of instance mem/icache/cpu_req_ready_reg304 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/icache/memory_rw_ctr_reg[0]295 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/icache/memory_rw_ctr_reg[1]296 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem/dcache/dirty_bits_reg[0]308 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem/dcache/cpu_req_ready_reg304 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/dcache/memory_rw_ctr_reg[0]295 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/dcache/memory_rw_ctr_reg[1]296 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**Info: (IMPSP-307): Design contains fractional 20 cells.
*** Starting place_detail (0:01:16 mem=2663.6M) ***
Total net bbox length = 9.778e+04 (4.662e+04 5.116e+04) (ext = 3.155e+04)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
0 instances honor soft constraint, 0 instances ignore soft constraint during legal search.
Move report: Detail placement moves 224 insts, mean move: 3.65 um, max move: 40.47 um 
	Max move on inst (cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[7]): (63.20, 2.17) --> (66.96, 38.88)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2717.6MB
Summary Report:
Instances move: 224 (out of 224 movable)
Instances flipped: 0
Mean displacement: 3.65 um
Max displacement: 40.47 um (Instance: cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[7]) (63.1995, 2.16575) -> (66.96, 38.88)
	Length: 15 sites, height: 1 rows, site name: asap7sc7p5t, cell type: DLLx1_ASAP7_75t_SL
Total net bbox length = 9.814e+04 (4.665e+04 5.150e+04) (ext = 3.155e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2717.6MB
*** Finished place_detail (0:01:16 mem=2717.6M) ***
*** Finished Initial Placement (cpu=0:00:10.0, real=0:00:14.0, mem=2681.6M) ***
**Info: (IMPSP-307): Design contains fractional 20 cells.
powerDomain AO : bins with density > 0.750 =  5.90 % ( 72 / 1221 )
Starting IO pin assignment...
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   global_place
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  PVT_0P63V_100C.setup_view
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3644
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 386 nets ( ignored 0 )
[NR-eGR] There are 4 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 386
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 386 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.16% H + 0.00% V. EstWL: 1.113610e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)           (13-16)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         6( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)        16( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)        81( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5 ( 5)        89( 0.02%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M6 ( 6)       679( 0.14%)        69( 0.01%)         2( 0.00%)         0( 0.00%)   ( 0.16%) 
[NR-eGR]      M7 ( 7)        37( 0.01%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M8 ( 8)       588( 0.12%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.12%) 
[NR-eGR]      M9 ( 9)        87( 0.02%)        18( 0.00%)        28( 0.01%)         1( 0.00%)   ( 0.03%) 
[NR-eGR]     Pad (10)       512( 0.11%)         6( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total      2095( 0.05%)        96( 0.00%)        30( 0.00%)         1( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.10% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.64 sec, Real: 1.05 sec, Curr Mem: 2.56 MB )
Early Global Route congestion estimation runtime: 1.08 seconds, mem = 2708.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Total eGR-routed clock nets wire length: 1456um, number of vias: 380
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]              Length (um)  Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1   (1V)             0   653 
[NR-eGR]  M2   (2H)         10587  1222 
[NR-eGR]  M3   (3V)         19398   461 
[NR-eGR]  M4   (4H)         12584  1562 
[NR-eGR]  M5   (5V)         15732  1520 
[NR-eGR]  M6   (6H)         18776   649 
[NR-eGR]  M7   (7V)         10423   585 
[NR-eGR]  M8   (8H)         11239   260 
[NR-eGR]  M9   (9V)          6651   207 
[NR-eGR]  Pad  (10H)         6691     0 
[NR-eGR] -------------------------------
[NR-eGR]       Total       112080  7119 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 98144um
[NR-eGR] Total length: 112080um, number of vias: 7119
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Early Global Route wiring runtime: 0.11 seconds, mem = 2736.0M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.8, real=0:00:02.0)***
***** Total cpu  0:0:14
***** Total real time  0:0:19
Tdgp not enabled or already been cleared! skip clearing
**place_design ... cpu = 0: 0:14, real = 0: 0:19, mem = 2718.0M **
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
UM: Running design category ...
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           17.7             22                                      place_design
%# Begin ::rcp::generate_route_congestion (11/26 18:58:38, mem=2715.98M)
Will save congestion map file from route /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/innovus/invs2genus.route.congestion.gz
Saving congestion map file /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/innovus/invs2genus.route.congestion.gz ...
%# End ::rcp::generate_route_congestion (11/26 18:58:38, total cpu=00:00:00, real=00:00:00, peak res=2673.29M, current mem=2715.98M)
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:14.4/0:00:19.1 (0.8), totSession cpu/real = 0:01:17.6/0:01:28.6 (0.9), mem = 2716.0M
Enable CTE adjustment.
Enable Layer aware incrSKP.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2521.4M, totSessionCpu=0:01:18 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:17.6/0:01:28.6 (0.9), mem = 2714.0M
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[GPS-MSV] CPF Flow. Number of Power Domains: 1
[GPS-MSV]   Power Domain 'AO' (tag=1) Default
**Info: (IMPSP-307): Design contains fractional 20 cells.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=2717.98 CPU=0:00:00.0 REAL=0:00:00.0) 
Info: Using Genus executable '/tools/cadence/DDI/DDI221/GENUS221/bin/genus'.
      (normalized executable '/bwrcq/commercial/cds99/DDI/DDI221_ISR2/GENUS221/bin/genus')
      Genus workers will not check out additional licenses.
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'TAPCELL_WITH_FILLER_ASAP7_75t_SRAM'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'TAPCELL_ASAP7_75t_SRAM'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILLERxp5_ASAP7_75t_SRAM'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILLER_ASAP7_75t_SRAM'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx6_ASAP7_75t_SRAM'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx4_ASAP7_75t_SRAM'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx2b_ASAP7_75t_SRAM'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx2_ASAP7_75t_SRAM'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx1_ASAP7_75t_SRAM'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx10_ASAP7_75t_SRAM'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'TAPCELL_WITH_FILLER_ASAP7_75t_SL'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'TAPCELL_ASAP7_75t_SL'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILLERxp5_ASAP7_75t_SL'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILLER_ASAP7_75t_SL'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx6_ASAP7_75t_SL'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx4_ASAP7_75t_SL'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx2b_ASAP7_75t_SL'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx2_ASAP7_75t_SL'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx1_ASAP7_75t_SL'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx10_ASAP7_75t_SL'
Message <TCLCMD-513> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
-lefTechFileMap {}                         # string, default=""
**opt_design ... cpu = 0:00:03, real = 0:00:17, mem = 2428.3M, totSessionCpu=0:01:21 **
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
PVT_0P77V_0C.hold_set PVT_0P63V_100C.setup_set
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.56 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3644
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 386 nets ( ignored 0 )
[NR-eGR] There are 4 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 386
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 386 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.14% H + 0.00% V. EstWL: 1.106050e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)           (13-16)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       185( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M3 ( 3)        43( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4 ( 4)        84( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5 ( 5)        69( 0.01%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M6 ( 6)       640( 0.13%)        56( 0.01%)         2( 0.00%)         0( 0.00%)   ( 0.15%) 
[NR-eGR]      M7 ( 7)        39( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M8 ( 8)       488( 0.10%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]      M9 ( 9)        96( 0.02%)        19( 0.00%)        25( 0.01%)         1( 0.00%)   ( 0.03%) 
[NR-eGR]     Pad (10)       501( 0.10%)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total      2145( 0.05%)        82( 0.00%)        27( 0.00%)         1( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.08% H + 0.01% V
[NR-eGR] Total eGR-routed clock nets wire length: 1462um, number of vias: 376
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]              Length (um)  Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1   (1V)             0   653 
[NR-eGR]  M2   (2H)         10982  1279 
[NR-eGR]  M3   (3V)         19003   485 
[NR-eGR]  M4   (4H)         11744  1516 
[NR-eGR]  M5   (5V)         14780  1465 
[NR-eGR]  M6   (6H)         18349   655 
[NR-eGR]  M7   (7V)         10742   587 
[NR-eGR]  M8   (8H)         11011   271 
[NR-eGR]  M9   (9V)          7660   214 
[NR-eGR]  Pad  (10H)         7042     0 
[NR-eGR] -------------------------------
[NR-eGR]       Total       111313  7125 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 98144um
[NR-eGR] Total length: 111313um, number of vias: 7125
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.85 sec, Real: 1.31 sec, Curr Mem: 2.58 MB )
Extraction called for design 'riscv_top' of instances=242 and nets=3788 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design riscv_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2723.230M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2734.27)
Total number of fetched objects 1507
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2947.03 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2862.71 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:01:25 mem=2862.7M)

------------------------------------------------------ Timing Graph Summary #1 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         117     1e+02          1          0          1          1        -        -              -
 TGS2          48        98          1       0.13          1          1        -        -              -
 TGS3        3461        37          0        1.1          1          1        -    1e+02              -
 TGS6        2391       8.7       0.78       0.24          1          1        -        -              -
 TGS7        1235     1e+02          0        1.1          1          1        -        -              -
TGS12         111     1e+02          1          0          1          1        -        -              -
TGS15          48         0                                       -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (1)
 TGS2      mem/dcache/\nextstate_reg[0] /CLK (2)
 TGS3      cpu/DATA_DX/DATA_REGFILE/\mem_reg[0][16] /D (2)
 TGS6      mem/dcache/\nextstate_reg[0] /CLK (2)
 TGS7      cpu/DATA_DX/DATA_REGFILE/\mem_reg[0][16] /D (2)
TGS12      cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/CLK (1)
---------------------------------------------------------------------------------------------------------------------------------------
TGS Settings- S0:S, S1:1, S4:1, S13:0, 

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  2.263  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   71    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     36 (36)      |   -0.985   |     38 (38)      |
|   max_tran     |    125 (534)     |  -58.052   |    125 (534)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.514%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:08, real = 0:00:22, mem = 2575.4M, totSessionCpu=0:01:25 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.7/0:00:21.6 (0.4), totSession cpu/real = 0:01:25.3/0:01:50.2 (0.8), mem = 2802.8M
** INFO : this run is activating medium effort placeOptDesign flow
**Info: (IMPSP-307): Design contains fractional 20 cells.
**Info: (IMPSP-307): Design contains fractional 20 cells.
*** Starting optimizing excluded clock nets MEM= 2802.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2802.8M) ***
The useful skew maximum allowed delay is: 0.3

------------------------------------------------------ Timing Graph Summary #2 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         117     1e+02          1          0          1          1        -        -              -
 TGS2          48        98          1       0.13          1          1        -        -              -
 TGS3        3461        37          0        1.1          1          1        -    1e+02              -
 TGS6        2391       8.7       0.78       0.24          1          1        -        -              -
 TGS7        1235     1e+02          0        1.1          1          1        -        -              -
TGS12         111     1e+02          1          0          1          1        -        -              -
TGS15          48         0                                       -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (1)
 TGS2      mem/dcache/\nextstate_reg[0] /CLK (2)
 TGS3      cpu/DATA_DX/DATA_REGFILE/\mem_reg[0][16] /D (2)
 TGS6      mem/dcache/\nextstate_reg[0] /CLK (2)
 TGS7      cpu/DATA_DX/DATA_REGFILE/\mem_reg[0][16] /D (2)
TGS12      cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/CLK (1)
---------------------------------------------------------------------------------------------------------------------------------------
TGS Settings- S0:S, S1:1, S4:1, S13:0, S22:1, S23:1, 
Running new flow changes for HFN
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:25.5/0:01:50.4 (0.8), mem = 2802.8M
Info: 4 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 20 cells.

Footprint cell information for calculating maxBufDist
*info: There are 19 candidate Buffer cells
*info: There are 20 candidate Inverter cells

*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.7 (1.0), totSession cpu/real = 0:01:27.1/0:01:52.1 (0.8), mem = 2803.7M
GigaOpt HFN: restore maxLocalDensity to 1.2
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:27.3/0:01:52.3 (0.8), mem = 2803.7M
Info: 4 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 20 cells.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   172|   666|   -58.12|    36|    36|    -0.99|     0|     0|     0|     0|     2.26|     0.00|       0|       0|       0|  0.51%|          |         |
|     2|     2|    -0.77|     4|     4|    -0.71|     0|     0|     0|     0|     2.26|     0.00|     153|      89|       1|  0.75%| 0:00:01.0|  2917.7M|
|     2|     2|    -0.44|     2|     2|    -0.71|     0|     0|     0|     0|     2.26|     0.00|       0|       0|       2|  0.75%| 0:00:00.0|  2917.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M4 (z=4)  |         61 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

*info: Total 2 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:01.8 real=0:00:01.0 mem=2917.7M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:04.3/0:00:04.3 (1.0), totSession cpu/real = 0:01:31.6/0:01:56.7 (0.8), mem = 2829.6M
End: GigaOpt DRV Optimization
**opt_design ... cpu = 0:00:14, real = 0:00:28, mem = 2576.4M, totSessionCpu=0:01:32 **

Active setup views:
 PVT_0P63V_100C.setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=1.2, optModeMaxLocDen=1.2)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 4 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:31.8/0:01:56.9 (0.8), mem = 2887.8M
**Info: (IMPSP-307): Design contains fractional 20 cells.
*info: 4 clock nets excluded
*info: 237 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+-------------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |       Worst View        |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+-------------------------+---------+----------------------------------------------------+
|   0.000|   0.000|    0.75%|   0:00:00.0| 2887.8M|PVT_0P63V_100C.setup_view|       NA| NA                                                 |
+--------+--------+---------+------------+--------+-------------------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2887.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2887.8M) ***
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M4 (z=4)  |         61 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:01:35.0/0:02:00.0 (0.8), mem = 2827.8M
Global Opt: restore maxLocalDensity to 1.2
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
Info: 4 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 20 cells.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:35.3/0:02:00.4 (0.8), mem = 2886.0M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.75
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    0.75%|        -|   0.000|   0.000|   0:00:00.0| 2888.0M|
|    0.75%|       58|   0.000|   0.000|   0:00:00.0| 2911.6M|
|    0.74%|        8|   0.000|   0.000|   0:00:00.0| 2911.6M|
|    0.73%|       38|   0.000|   0.000|   0:00:00.0| 2911.6M|
|    0.73%|        1|   0.000|   0.000|   0:00:00.0| 2911.6M|
|    0.73%|        0|   0.000|   0.000|   0:00:00.0| 2911.6M|
|    0.73%|        0|   0.000|   0.000|   0:00:00.0| 2911.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.73
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M4 (z=4)  |          3 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.8) (real = 0:00:02.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:01:37.1/0:02:02.2 (0.8), mem = 2911.6M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2829.52M, totSessionCpu=0:01:37).
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met

------------------------------------------------------ Timing Graph Summary #3 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         117     1e+02          1          0          1          1        -        -              -
 TGS2          48        98          1       0.13          1          1        -        -              -
 TGS3        3929        38          0        1.1          1          1        -    1e+02              -
 TGS6        2411       9.5       0.72       0.31          1          1        -        -              -
 TGS7        1683        85          0        1.1          1          1        -        -              -
TGS12         111     1e+02          1          0          1          1        -        -              -
TGS15          48         0                                       -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (1)
 TGS2      mem/dcache/\nextstate_reg[0] /CLK (2)
 TGS3      cpu/DATA_DX/DATA_REGFILE/\mem_reg[0][16] /D (2)
 TGS6      mem/dcache/\nextstate_reg[0] /CLK (2)
 TGS7      cpu/DATA_DX/DATA_REGFILE/\mem_reg[0][16] /D (2)
TGS12      cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/CLK (1)
---------------------------------------------------------------------------------------------------------------------------------------
TGS Settings- S0:S, S1:1, S4:1, S7:2, S13:0, S22:1, S23:1, 
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 4 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 20 cells.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:37.3/0:02:02.5 (0.8), mem = 2889.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.73
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    0.73%|        -|   0.000|   0.000|   0:00:00.0| 2889.8M|
|    0.73%|        0|   0.000|   0.000|   0:00:00.0| 2889.8M|
|    0.73%|        0|   0.000|   0.000|   0:00:00.0| 2889.8M|
|    0.73%|        0|   0.000|   0.000|   0:00:00.0| 2889.8M|
|    0.73%|        0|   0.000|   0.000|   0:00:00.0| 2889.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.73
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M4 (z=4)  |          3 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:01.0) **
*** Finished re-routing un-routed nets (2889.7M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=2889.8M) ***
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.5 (1.0), totSession cpu/real = 0:01:37.8/0:02:02.9 (0.8), mem = 2889.8M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2831.68M, totSessionCpu=0:01:38).
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.67 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3644
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 620 nets ( ignored 0 )
[NR-eGR] There are 4 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 620
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Started Multi-thread eGR-Steiner ( 1threads ) ( Curr Mem: 2.75 MB )
[NR-eGR] Finished Multi-thread eGR-Steiner ( 1threads ) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2.75 MB )
[NR-eGR] Total eGR-routed clock nets wire length: 1433um, number of vias: 268
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]              Length (um)  Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1   (1V)             0  1120 
[NR-eGR]  M2   (2H)         15215  1401 
[NR-eGR]  M3   (3V)         33421   489 
[NR-eGR]  M4   (4H)         10366  1164 
[NR-eGR]  M5   (5V)         18404  1064 
[NR-eGR]  M6   (6H)         31077    27 
[NR-eGR]  M7   (7V)           283    19 
[NR-eGR]  M8   (8H)           151     2 
[NR-eGR]  M9   (9V)            12     2 
[NR-eGR]  Pad  (10H)           61     0 
[NR-eGR] -------------------------------
[NR-eGR]       Total       108992  5288 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 102486um
[NR-eGR] Total length: 108992um, number of vias: 5288
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.37 sec, Real: 0.46 sec, Curr Mem: 2.72 MB )
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'riscv_top' of instances=476 and nets=4022 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design riscv_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2865.000M)
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2865)
Total number of fetched objects 1741
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2914.67 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2914.67 CPU=0:00:00.2 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS

------------------------------------------------------ Timing Graph Summary #4 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1         117     1e+02          1          0          1          1        -        -              -
 TGS2          48        98          1       0.13          1          1        -        -              -
 TGS3        3929        38          0        1.1          1          1        -    1e+02              -
 TGS6        2411       9.5       0.72       0.31          1          1        -        -              -
 TGS7        1683        85          0        1.1          1          1        -        -              -
TGS12         111     1e+02          1          0          1          1        -        -              -
TGS15          48         0                                       -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (1)
 TGS2      mem/dcache/\nextstate_reg[0] /CLK (2)
 TGS3      cpu/DATA_DX/DATA_REGFILE/\mem_reg[0][16] /D (2)
 TGS6      mem/dcache/\nextstate_reg[0] /CLK (2)
 TGS7      cpu/DATA_DX/DATA_REGFILE/\mem_reg[0][16] /D (2)
TGS12      cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/CLK (1)
---------------------------------------------------------------------------------------------------------------------------------------
TGS Settings- S0:S, S1:1, S4:1, S7:2, S13:0, S22:1, S23:1, 
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:38.8/0:02:04.2 (0.8), mem = 2914.7M
Info: 4 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 20 cells.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2|     2|    -0.47|     2|     2|    -0.71|     0|     0|     0|     0|     2.26|     0.00|       0|       0|       0|  0.73%|          |         |
|     2|     2|    -0.47|     0|     0|     0.00|     0|     0|     0|     0|     2.26|     0.00|       2|       0|       2|  0.74%| 0:00:00.0|  2960.9M|
|     2|     2|    -0.47|     0|     0|     0.00|     0|     0|     0|     0|     2.26|     0.00|       0|       0|       0|  0.74%| 0:00:00.0|  2960.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M4 (z=4)  |          3 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2960.9M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:01:40.1/0:02:05.5 (0.8), mem = 2834.8M
End: GigaOpt postEco DRV Optimization
Register exp ratio and priority group on 3 nets on 1742 nets : 
z=4 : 3 nets

Active setup views:
 PVT_0P63V_100C.setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'riscv_top' of instances=478 and nets=4024 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design riscv_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2815.469M)
Skewing Data Summary (End_of_FINAL)

Skew summary for view PVT_0P63V_100C.setup_view:
* Accumulated skew : count = 0

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2816.51)
Total number of fetched objects 1743
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2885.72 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2885.72 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:41 mem=2885.7M)
OPTC: user 20.0
Reported timing to dir ./innovus
**opt_design ... cpu = 0:00:23, real = 0:00:38, mem = 2594.9M, totSessionCpu=0:01:41 **

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.264  |  2.264  |   N/A   |  3.553  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|   71    |   67    |   N/A   |   39    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      2 (2)       |   -0.404   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.741%
Routing Overflow: 0.08% H and 0.01% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:23, real = 0:00:39, mem = 2597.9M, totSessionCpu=0:01:41 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          2.264 ns  final
UM: Running design category ...
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          24.01             40          0.000 ns          2.264 ns  opt_design_prects
Info: final physical memory for 2 CRR processes is 975.39MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Disable CTE adjustment.
Disable Layer aware incrSKP.
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:00:41, real = 0:01:16, mem = 2736.9M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPDB-2078          14  Output pin %s of instance %s is connecte...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   TCLCMD-513          40  The software could not find a matching o...
*** Message Summary: 60 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:00:41.2/0:01:15.4 (0.5), totSession cpu/real = 0:01:44.3/0:02:24.7 (0.7), mem = 2736.9M
Setting 'newExpressflow' beta feature to true (or false) is no longer required to enable (or disable) iSpatial. This beta feature is obsoleted and will be removed in the next release.
rcp::optimization2___rcp__syncronize_metrics_0.7336602209758294
::rcp::syncronize_metrics 0
%# Begin ::rcp::syncronize_metrics (11/26 18:59:35, mem=2736.91M)
%# End ::rcp::syncronize_metrics (11/26 18:59:35, total cpu=00:00:00, real=00:00:00, peak res=2673.29M, current mem=2736.91M)
save_interface_files ...
%# Begin ::rcp_cui::save_interface_files (11/26 18:59:35, mem=2736.91M)
rcp_cui::save_interface_file:  flow == 'ispatial'
rcp_cui::save_interface_file:  fe_view_list == 'PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view'
rcp_cui::save_interface_file:  wnm_flow == '1'
rcp_cui::save_interface_file:  shep_write_congestion == '1'
rcp_cui::save_interface_file:  x2def_mode == '0'
rcp_cui::save_interface_file:  iprefix == 'genus2invs'
rcp_cui::save_interface_file:  idir == './innovus'
rcp_cui::save_interface_file:  design == 'design:riscv_top'
rcp_cui::save_interface_file:  congestion_include_blockage == '0'
rcp_cui::save_interface_file:  chk_fp == '0'
rcp_cui::save_interface_file:  shep_save_only_db == '0'
rcp_cui::save_interface_file:  fe_colorized == '0'
rcp_cui::save_interface_file:  ndr_only == '0'
rcp_cui::save_interface_file:  tim_mode == ''
rcp_cui::save_interface_file:  innovus_constraint_interface == 'mmmc2'
rcp_cui::save_interface_file:  do_fp == '1'
rcp_cui::save_interface_file:  des_str == 'riscv_top'
rcp_cui::save_interface_file:  spatial == '0'
rcp_cui::save_interface_file:  congestion_3d == '0'
rcp_cui::save_interface_file:  cts_effort == ''
rcp_cui::save_interface_file:  fe_use_um == '1'
rcp_cui::save_interface_file:  odir == './innovus'
rcp_cui::save_interface_file:  2d_compression == '0'
rcp_cui::save_interface_file:  do_fe_pd == '1'
rcp_cui::save_interface_file:  fp_mode == '0'
rcp_cui::save_interface_file:  incr_plc == '1'
rcp_cui::save_interface_file:  eco_mode == '0'
rcp_cui::save_interface_file:  cts_clk == ''
rcp_cui::save_interface_file:  oprefix == 'invs2genus'
rcp_cui::save_interface_file:  genus_constraint_interface == 'mmmc2'
rcp_cui::save_interface_file:  no_update == '0'
rcp_cui::save_interface_file:  do_sdp == '0'
rcp_cui::save_interface_file:  invs_ld_pd == '1'
rcp_cui::save_interface_file:  no_msv == '0'
rcp_cui::save_interface_file:  no_spef == '0'
rcp_cui::save_interface_file:  place_effort == 'ispatial'
rcp_cui::save_interface_file:  tdrc_valid == '0'
rcp_cui::save_interface_file:  save_fe_db == '0'
rcp_cui::save_interface_file:  ispatial == '1'
rcp_cui::save_interface_file:  opt_effort == 'high'
rcp_cui::save_interface_file:  fe_consistency_check == '0'
rcp_cui::save_interface_file:  no_scan == '1'
rcp_cui::save_interface_file:  mem_mode == '0'
rcp_cui::save_interface_file:  do_stylus_db == '1'
rcp_cui::save_interface_file:  del_corner == ''
rcp_cui::save_interface_file:  write_pin_properties == '0'
rcp_cui::save_interface_file:  qos_mode == '1'
rcp_cui::save_interface_file:  hdl_name_flow == '0'
rcp_cui::save_interface_file:  fe_wnm_file == ''
rcp_cui::save_interface_file:  fe_mcmd == './innovus/invs2genus.cmdWarn'
rcp_cui::save_interface_file:  fe_pwr == ''
rcp_cui::save_interface_file:  fe_1801 == ''
rcp_cui::save_interface_file:  fe_flag == './innovus/.invs2genus.encDone'
rcp_cui::save_interface_file:  fe_xdata == './innovus/invs2genus.xdata'
rcp_cui::save_interface_file:  fe_fcmd == './innovus/invs2genus.cmdFail'
rcp_cui::save_interface_file:  fe_sdef == ''
rcp_cui::save_interface_file:  fe_load_stat == './innovus/invs2genus_load.stat'
rcp_cui::save_interface_file:  fe_def_lnk == ''
rcp_cui::save_interface_file:  fe_ndr == ''
rcp_cui::save_interface_file:  fe_pd == './innovus/invs2genus.pd.tcl'
rcp_cui::save_interface_file:  fe_globals == ''
rcp_cui::save_interface_file:  fe_tcf == ''
rcp_cui::save_interface_file:  fe_rc == ''
rcp_cui::save_interface_file:  fe_load_rpt == './innovus/invs2genus_load'
rcp_cui::save_interface_file:  fe_db == './innovus/invs2genus_db'
rcp_cui::save_interface_file:  fe_rpt == './innovus/invs2genus_final'
rcp_cui::save_interface_file:  fe_metrics == './innovus/invs2genus.metrics.json'
rcp_cui::save_interface_file:  fe_sdp == ''
rcp_cui::save_interface_file:  fe_def == ''
rcp_cui::save_interface_file:  fe_vflag == './innovus/.invs2genus.encVerFail'
rcp_cui::save_interface_file:  fe_inst_taf == ''
rcp_cui::save_interface_file:  fe_con == ''
rcp_cui::save_interface_file:  fe_cpf == ''
rcp_cui::save_interface_file:  fe_mmmc == ''
rcp_cui::save_interface_file:  fe_gridinfo == ''
rcp_cui::save_interface_file:  fe_log == './innovus/innovus'
rcp_cui::save_interface_file:  fe_cts == ''
rcp_cui::save_interface_file:  fe_nl == ''
rcp_cui::save_interface_file:  fe_reportwire == './innovus/invs2genus.reportwire.txt'
rcp_cui::save_interface_file:  fe_svr == ''
rcp_cui::save_interface_file:  fe_lec == ''
rcp_cui::save_interface_file:  fe_stat == './innovus/invs2genus_final.stat'
rcp_cui::save_interface_file:  fe_basename == './innovus/invs2genus'
rcp_cui::save_interface_file:  fe_lflag == './innovus/.invs2genus.encLicFail'
rcp_cui::save_interface_file:  fe_spef == ''
rcp_cui::save_interface_file:  fe_dotg == ''
rcp_cui::save_interface_file:  fe_ndr_taf == ''
rcp_cui::save_interface_file:  fe_final_db == './innovus/invs2genus_final_db'
rcp_cui::save_interface_file:  fe_route_cmap == './innovus/invs2genus.route.congestion.gz'
rcp_cui::save_interface_file:  fe_aae == './innovus/invs2genus_final_db/cmn/riscv_top.aae'
%# Begin metrics_wirelen (11/26 18:59:35, mem=2736.91M)

Gathering Wire Length Metrics...
%# End metrics_wirelen (11/26 18:59:35, total cpu=00:00:00, real=00:00:00, peak res=2673.29M, current mem=2736.91M)
%# Begin metrics_drv_stats (11/26 18:59:35, mem=2736.91M)
%# End metrics_drv_stats (11/26 18:59:35, total cpu=00:00:00, real=00:00:00, peak res=2673.29M, current mem=2736.91M)
%# Begin ::rcp::wait_for_children (11/26 18:59:35, mem=2736.91M)
Starting parallel execution of queued child processes.
%# End ::rcp::wait_for_children (11/26 18:59:35, total cpu=00:00:00, real=00:00:00, peak res=2673.29M, current mem=2736.91M)
%# Begin ::rcp::run_time_design (11/26 18:59:35, mem=2736.91M)
<CMD> timeDesign -reportOnly -outDir ./innovus -prefix invs2genus_final
*** time_design #1 [begin] : totSession cpu/real = 0:01:44.5/0:02:24.9 (0.7), mem = 2736.9M

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  2.264  |  2.264  |  3.553  |   N/A   |   N/A   |  3.626  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   71    |   67    |   38    |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      2 (2)       |   -0.404   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.741%
------------------------------------------------------------------
Reported timing to dir ./innovus
Total CPU time: 0.29 sec
Total Real time: 1.0 sec
Total Memory Usage: 2737.101562 Mbytes
*** time_design #1 [finish] : cpu/real = 0:00:00.3/0:00:01.3 (0.2), totSession cpu/real = 0:01:44.8/0:02:26.2 (0.7), mem = 2737.1M
%# End ::rcp::run_time_design (11/26 18:59:36, total cpu=00:00:00, real=00:00:01, peak res=2673.29M, current mem=2737.10M)

Gathering Run Metrics...
%# Begin metrics_timing (11/26 18:59:36, mem=2737.10M)
%# End metrics_timing (11/26 18:59:36, total cpu=00:00:00, real=00:00:00, peak res=2673.29M, current mem=2737.10M)
STATS: Capture
%# Begin ::rcp::generate_route_congestion (11/26 18:59:36, mem=2737.10M)
(generate_route_congestion): Congestion file is already complete.
%# End ::rcp::generate_route_congestion (11/26 18:59:36, total cpu=00:00:00, real=00:00:00, peak res=2673.29M, current mem=2737.10M)
%# Begin ::rcp::refresh_ispatial_congestion (11/26 18:59:36, mem=2737.10M)
Will restore congestion map file from route ./innovus/invs2genus.route.congestion.gz
Reading congestion map file ./innovus/invs2genus.route.congestion.gz ...
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          2.264 ns  refresh_ispatial_congestion
%# End ::rcp::refresh_ispatial_congestion (11/26 18:59:38, total cpu=00:00:01, real=00:00:02, peak res=2673.29M, current mem=2734.20M)

Writing out NDR and layer assignment information.

Writing out inst information.
%# Begin rcp::save_def (11/26 18:59:38, mem=2734.20M)
%# End rcp::save_def (11/26 18:59:38, total cpu=00:00:00, real=00:00:00, peak res=2673.29M, current mem=2734.20M)
Writing out power domain boundary information.
%# Begin ::rcp::getPowerDomainBoundary (11/26 18:59:38, mem=2734.20M)
%# End ::rcp::getPowerDomainBoundary (11/26 18:59:38, total cpu=00:00:00, real=00:00:00, peak res=2673.29M, current mem=2734.20M)
%# Begin ::rcp::wait_for_children (11/26 18:59:38, mem=2734.20M)
Starting parallel execution of queued child processes.
%# End ::rcp::wait_for_children (11/26 18:59:38, total cpu=00:00:00, real=00:00:00, peak res=2673.29M, current mem=2734.20M)
Resetting transient iSpatial modes.

Writing Common (Stylus) db
#% Begin Save Common DB (date=11/26 18:59:38, mem=2497.7M)
(stylus_db): Start Save Innovus Native DB ...
**WARN: (IMPSPR-331):	Previous viacell iterator has not been finished.
% Begin save design ... (date=11/26 18:59:38, mem=2497.7M)
% Begin Save ccopt configuration ... (date=11/26 18:59:38, mem=2497.7M)
% End Save ccopt configuration ... (date=11/26 18:59:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=2499.2M, current mem=2499.2M)
% Begin Save netlist data ... (date=11/26 18:59:38, mem=2499.2M)
Writing Binary DB to ./innovus/invs2genus_final_db/pnr/riscv_top.db/riscv_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/26 18:59:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=2499.3M, current mem=2499.3M)
Saving symbol-table file ...
Saving congestion map file ./innovus/invs2genus_final_db/pnr/riscv_top.db/riscv_top.route.congmap.gz ...
% Begin Save AAE data ... (date=11/26 18:59:39, mem=2499.5M)
Saving AAE Data ...
% End Save AAE data ... (date=11/26 18:59:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=2499.6M, current mem=2499.6M)
Saving preference file ./innovus/invs2genus_final_db/pnr/riscv_top.db/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=11/26 18:59:40, mem=2501.1M)
Saving floorplan file ...
**WARN: (IMPFP-906):	Constraint box of mem/icache is invalid: 700.0000 800.0000 0.0000 0.0000.
**WARN: (IMPFP-906):	Constraint box of mem/dcache is invalid: 700.0000 800.0000 0.0000 0.0000.
% End Save floorplan data ... (date=11/26 18:59:41, total cpu=0:00:00.0, real=0:00:01.0, peak res=2501.6M, current mem=2501.6M)
Saving PG file ./innovus/invs2genus_final_db/pnr/riscv_top.db/riscv_top.pg.gz, version#2, (Created by Innovus v22.12-s080_1 on Sun Nov 26 18:59:41 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2736.7M) ***
Saving Drc markers ...
... 2 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=11/26 18:59:41, mem=2501.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/26 18:59:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=2501.7M, current mem=2501.7M)
% Begin Save routing data ... (date=11/26 18:59:41, mem=2501.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2736.7M) ***
% End Save routing data ... (date=11/26 18:59:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=2501.9M, current mem=2501.9M)
Saving property file ./innovus/invs2genus_final_db/pnr/riscv_top.db/riscv_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2739.7M) ***
Saving rc congestion map ./innovus/invs2genus_final_db/pnr/riscv_top.db/riscv_top.congmap.gz ...
Saving preRoute extracted patterns in file './innovus/invs2genus_final_db/pnr/riscv_top.db/riscv_top.techData.gz' ...
Saving preRoute extraction data in directory './innovus/invs2genus_final_db/pnr/riscv_top.db/extraction/' ...
Saving CPF database ...
PVT_0P77V_0C.hold_delay PVT_0P63V_100C.setup_delay
*** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
% Begin Save power constraints data ... (date=11/26 18:59:42, mem=2503.8M)
% End Save power constraints data ... (date=11/26 18:59:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=2503.9M, current mem=2503.9M)
PVT_0P77V_0C.hold_rc PVT_0P63V_100C.setup_rc
PVT_0P77V_0C.hold_rc PVT_0P63V_100C.setup_rc
PVT_0P77V_0C.hold_rc PVT_0P63V_100C.setup_rc
PVT_0P77V_0C.hold_rc PVT_0P63V_100C.setup_rc
PVT_0P77V_0C.hold_rc PVT_0P63V_100C.setup_rc
Generated self-contained design riscv_top.db
PVT_0P77V_0C.hold_set PVT_0P63V_100C.setup_set
PVT_0P77V_0C.hold_rc PVT_0P63V_100C.setup_rc
my_constraint_mode
% End save design ... (date=11/26 18:59:50, total cpu=0:00:05.0, real=0:00:12.0, peak res=2530.7M, current mem=2504.7M)
./innovus/genus2invs_db/cmn/riscv_top.mmmc/modes/my_constraint_mode/my_constraint_mode.sdc.gz
(stylus_db): Completed Saving Innovus Native DB "./innovus/invs2genus_final_db/pnr/riscv_top.db"
(stylus_db): Start Saving Common DB ...
To enable MT save of common-db files, "set_multi_cpu_usage -local_cpu >= 4"
(stylus_db): Create link to libraries
PVT_0P77V_0C.hold_set PVT_0P63V_100C.setup_set
(stylus_db): Save Verilog Netlist ...
% Begin Save Verilog Netlist (date=11/26 18:59:51, mem=2504.7M)
Writing Netlist "./innovus/invs2genus_final_db/cmn/riscv_top.v.gz" ...
% End Save Verilog Netlist (date=11/26 18:59:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2504.8M, current mem=2504.8M)
% Begin Save TCF (date=11/26 18:59:51, mem=2504.8M)
% End Save TCF (date=11/26 18:59:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2504.8M, current mem=2504.8M)
(stylus_db): Save DEF ...
% Begin Save DEF (date=11/26 18:59:51, mem=2504.8M)
Writing DEF file './innovus/invs2genus_final_db/cmn/riscv_top.def.gz', current time is Sun Nov 26 18:59:51 2023 ...
unitPerMicron=4000, dbgMicronPerDBU=0.000250, unitPerDBU=1.000000
DEF file './innovus/invs2genus_final_db/cmn/riscv_top.def.gz' is written, current time is Sun Nov 26 18:59:51 2023 ...
% End Save DEF (date=11/26 18:59:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2505.1M, current mem=2505.1M)
(stylus_db): Save Route congestion map ...
% Begin Save Route congestion map (date=11/26 18:59:51, mem=2505.1M)
Saving congestion map file ./innovus/invs2genus_final_db/cmn/riscv_top.route.congestion.gz ...
% End Save Route congestion map (date=11/26 18:59:52, total cpu=0:00:00.1, real=0:00:01.0, peak res=2505.1M, current mem=2505.1M)
(stylus_db): Save MMMC ...
% Begin Save MMMC data (date=11/26 18:59:52, mem=2505.1M)
% End Save MMMC data (date=11/26 18:59:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=2505.1M, current mem=2505.1M)
(stylus_db): Save LefInfo ...
(stylus_db): Save Flow-Kit settings ...
% Begin Save FLow-Kit settings (date=11/26 18:59:52, mem=2505.2M)
% End Save FLow-Kit settings (date=11/26 18:59:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2505.2M, current mem=2505.2M)
% Begin Save SDP file (date=11/26 18:59:52, mem=2505.2M)
(stylus_db): Save SDP ...
% End Save SDP file (date=11/26 18:59:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2505.2M, current mem=2505.2M)
(stylus_db): Save Metric data ...
% Begin Save Metric data (date=11/26 18:59:52, mem=2505.2M)
% End Save Metric data (date=11/26 18:59:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2505.2M, current mem=2505.2M)
(stylus_db): Save Flow-Kit settings ...
% Begin Save FLow-Kit settings (date=11/26 18:59:52, mem=2505.2M)
% End Save FLow-Kit settings (date=11/26 18:59:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2505.2M, current mem=2505.2M)
(stylus_db): Save Power Intent (CPF) ...
% Begin Save Power Intent (CPF) (date=11/26 18:59:52, mem=2505.2M)
% End Save Power Intent (CPF) (date=11/26 18:59:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2505.2M, current mem=2505.2M)
(stylus_db): Save AAE settings ...
(stylus_db): Save SPEF data ...
% Begin Save SPEF (date=11/26 18:59:52, mem=2505.2M)
PVT_0P77V_0C.hold_rc PVT_0P63V_100C.setup_rc
% End Save SPEF (date=11/26 18:59:53, total cpu=0:00:00.1, real=0:00:01.0, peak res=2505.4M, current mem=2505.4M)
(stylus_db): Save RC preroute extraction data ...
Saving preRoute extracted patterns in file './innovus/invs2genus_final_db/cmn/riscv_top.extraction/riscv_top.techData.gz' ...
Saving preRoute extraction data in directory './innovus/invs2genus_final_db/cmn/riscv_top.extraction/extraction/' ...
(stylus_db): Save Min Layer data file : ./innovus/invs2genus_final_db/cmn/riscv_top.min_layer
% Begin Save Min Layer data (date=11/26 18:59:53, mem=2505.5M)
Saved 3 nets on 1742
% End Save Min Layer data (date=11/26 18:59:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=2505.5M, current mem=2505.5M)
% Begin Save attributes and preserves (date=11/26 18:59:53, mem=2505.5M)
(stylus_db): Save SQLite db (version 0.2) ...
(stylus_db): Save Root attributes ...
  Saved 22 Root attributes
(stylus_db): Start saving preserve attributes ...
  Saved dont_use of 157 base_cells
  Saved dont_touch of 57 base_cells
  Saved dont_touch of 39 insts
  Saved dont_touch of 32 pins
  Saved 286 preserve attributes
(stylus_db): Start saving attributes of power_domains ...
  Saved 4 attributes of power_domain 'AO'
(stylus_db): Start saving attributes of design objects ...
  Saved original_name attribute of 350 ports
  Saved is_genus_clock_gate attribute of 1 insts
  Saved is_clock attribute of 4 nets
  Saved route_bottom_preferred_layer attribute of 3 nets
  Saved original_name attribute of 1267 pins
  Saved 1631 attributes of design objects
  Saved 1 user-defined attributes
(stylus_db): Saved 22 Root attributes, 0 route_type attributes, 286 DB preserves, 4 power_domain attributes, 1 user-defined attributes , 0 attributes of messages and 1631 attributes of design objects
% End Save attributes and preserves (date=11/26 18:59:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=2505.7M, current mem=2505.7M)
(stylus_db): Start Saving Innovus Common DB ...
  Save Globals file ...
  Save Mode file ...
  Save CCOPT config data ...
% Begin Save CCOPT config (date=11/26 18:59:53, mem=2505.7M)
% End Save CCOPT config (date=11/26 18:59:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=2505.7M, current mem=2505.7M)
(stylus_db): Completed Saving Innovus Common DB "./innovus/invs2genus_final_db/cmn/pnr_cmn" ...
(stylus_db): Saving Genus Common DB ...
#% End Save Common DB (date=11/26 18:59:53, total cpu=0:00:06.2, real=0:00:15.0, peak res=2530.7M, current mem=2505.7M)
**WARN: (IMPSPR-332):	No viacell iterator exists.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPFP-906            2  Constraint box of %s is invalid: %.4f %....
WARNING   IMPSPR-331           1  Previous viacell iterator has not been f...
WARNING   IMPSPR-332           1  No viacell iterator exists.              
*** Message Summary: 4 warning(s), 0 error(s)

-method static                          # enums={static dynamic dynamic_vectorless dynamic_vectorbased dynamic_mixed_mode vector_profile event_based}, default=static
Generating Default TCF
%# Begin write_tcf (11/26 18:59:53, mem=2768.14M)

Power Net Detected:
        Voltage	    Name
             0V	    VSS
          0.63V	    VDD
clk(200MHz) CK: assigning clock clk to net clk

Starting Levelizing
2023-Nov-26 18:59:53 (2023-Nov-27 02:59:53 GMT)
2023-Nov-26 18:59:53 (2023-Nov-27 02:59:53 GMT): 10%
2023-Nov-26 18:59:53 (2023-Nov-27 02:59:53 GMT): 20%
2023-Nov-26 18:59:53 (2023-Nov-27 02:59:53 GMT): 30%
2023-Nov-26 18:59:53 (2023-Nov-27 02:59:53 GMT): 40%
2023-Nov-26 18:59:53 (2023-Nov-27 02:59:53 GMT): 50%
2023-Nov-26 18:59:53 (2023-Nov-27 02:59:53 GMT): 60%
2023-Nov-26 18:59:53 (2023-Nov-27 02:59:53 GMT): 70%
2023-Nov-26 18:59:53 (2023-Nov-27 02:59:53 GMT): 80%
2023-Nov-26 18:59:53 (2023-Nov-27 02:59:53 GMT): 90%

Finished Levelizing
2023-Nov-26 18:59:53 (2023-Nov-27 02:59:53 GMT)

Starting Activity Propagation
2023-Nov-26 18:59:53 (2023-Nov-27 02:59:53 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Nov-26 18:59:53 (2023-Nov-27 02:59:53 GMT): 10%
2023-Nov-26 18:59:53 (2023-Nov-27 02:59:53 GMT): 20%
2023-Nov-26 18:59:53 (2023-Nov-27 02:59:53 GMT): 30%

Finished Activity Propagation
2023-Nov-26 18:59:53 (2023-Nov-27 02:59:53 GMT)
Writing TCF output to file
'./innovus/invs2genus_final_db/cmn/riscv_top.power/riscv_top.comp.tcf.gz'
%# End write_tcf (11/26 18:59:53, total cpu=00:00:00, real=00:00:00, peak res=2673.29M, current mem=2768.14M)
%# Begin ::rcp::wait_for_children (11/26 18:59:53, mem=2768.14M)
Starting parallel execution of queued child processes.
%# End ::rcp::wait_for_children (11/26 18:59:53, total cpu=00:00:00, real=00:00:00, peak res=2673.29M, current mem=2768.14M)

Writing out Metrics file - ./innovus/invs2genus.metrics.json
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   invs2genus_export
%# End ::rcp_cui::save_interface_files (11/26 18:59:53, total cpu=00:00:09, real=00:00:18, peak res=2673.29M, current mem=2770.14M)

*** Memory Usage v#1 (Current mem = 2770.137M, initial mem = 612.109M) ***
*** Message Summary: 1479 warning(s), 154 error(s)

--- Ending "Innovus" (totcpu=0:01:53, real=0:02:45, mem=2770.1M) ---
