// Seed: 1471169842
`define pp_4 0
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    output id_3
);
  assign id_0 = 1;
  type_6(
      id_0, 1
  );
endmodule
