---
layout: page
title: RISC-V processor
description: a piplined processor implementation of RV32IM version RISC-V ISA using Verilog.
img:
importance: 1
category: academic
---

Source code [repo](https://github.com/Youssef-Agiza/RISC-V-Verilog-Processor)

This is a hardware project built using Verilog HDL. It is a complete processor that supports the RV32IM version of RISC-V ISA. The proccessor is piplined to increase the throughput. It also supports the M extension for multiplication and divisoin. For more information regarding RISC-V RSA, check their [specification](https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf) or their [website](https://riscv.org/)
