 entity cadb is
     port(
         clk : in std_logic;
         rst : in std_logic;
+        led1: out std_logic_vector(6 downto 0);
+        led2: out std_logic_vector(6 downto 0);
         serialport_txd : out std_logic;
         serialport_rxd : in std_logic
         );
 end cadb;
 architecture bhv of cadb is
+component clock is
+    port(clk: in std_logic;
+         rst: in std_logic;
+         led1: out std_logic_vector(6 downto 0);
+         led2: out std_logic_vector(6 downto 0);
+         out_datas: out STD_LOGIC_VECTOR(4095 downto 0);
+         monitor: out STD_LOGIC_VECTOR(63 downto 0)
+        );
+end component;
 ... 
 begin
+     u1: clock port map(clk => bp_clk, rst => rst, led1 => led1, led2 => led2,
+                        out_datas => send_data, monitor => m_monitor
+                       );
 ... 
 end bhv;
