// Seed: 2501939843
module module_0 #(
    parameter id_14 = 32'd92,
    parameter id_19 = 32'd80,
    parameter id_22 = 32'd42,
    parameter id_24 = 32'd54,
    parameter id_30 = 32'd33,
    parameter id_32 = 32'd7
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16[-1'h0^1 : 1+(1)],
    id_17,
    id_18,
    _id_19[id_14==-1'b0 : id_24],
    id_20,
    id_21,
    _id_22[id_19 : id_22],
    id_23,
    _id_24,
    id_25,
    id_26,
    id_27,
    id_28[-1'b0 : 1],
    id_29,
    _id_30,
    id_31
);
  input wire id_31;
  input wire _id_30;
  inout wire id_29;
  inout logic [7:0] id_28;
  inout wire id_27;
  inout wire id_26;
  inout wire id_25;
  input wire _id_24;
  input wire id_23;
  input logic [7:0] _id_22;
  input wire id_21;
  input wire id_20;
  input logic [7:0] _id_19;
  input wire id_18;
  input wire id_17;
  inout logic [7:0] id_16;
  inout wire id_15;
  output wire _id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire _id_32, id_33, id_34, id_35;
  wire [1 : id_32] id_36, id_37;
  logic id_38;
  wire [id_30 : -1 'h0] id_39;
  logic id_40;
  ;
  wire id_41;
  id_42(
      1
  );
  logic id_43[1 : -1];
  ;
  assign id_8 = id_20;
  struct packed {
    int   id_44;
    logic id_45;
  } id_46;
endmodule
module module_1 #(
    parameter id_2 = 32'd7
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  inout uwire id_1;
  parameter id_3#(
      .id_4(!id_3 - 1 ^ 1 ^ id_3),
      .id_5(id_4[id_2&-1'b0])
  ) = -1;
  assign id_1 = id_1;
  assign id_2 = id_2;
  assign id_1 = 1;
  wire id_6;
  assign id_1 = id_6;
  wire id_7;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_7,
      id_3,
      id_6,
      id_1,
      id_6,
      id_1,
      id_3,
      id_6,
      id_1,
      id_3,
      id_7,
      id_2,
      id_3,
      id_4,
      id_3,
      id_6,
      id_2,
      id_7,
      id_6,
      id_2,
      id_3,
      id_2,
      id_3,
      id_3,
      id_6,
      id_4,
      id_6,
      id_2,
      id_6
  );
  wire [1  !=  -1 'b0 : -1 'b0] id_8;
endmodule
