--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml NERP_demo_top.twx NERP_demo_top.ncd -o NERP_demo_top.twr
NERP_demo_top.pcf -ucf Nexys2_1200General.ucf

Design file:              NERP_demo_top.ncd
Physical constraint file: NERP_demo_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 309987 paths analyzed, 4019 endpoints analyzed, 33 failing endpoints
 33 timing errors detected. (33 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.618ns.
--------------------------------------------------------------------------------

Paths for end point U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT (DSP48_X1Y12.C3), 2929 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/x_4 (FF)
  Destination:          U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT (DSP)
  Requirement:          10.000ns
  Data Path Delay:      10.582ns (Levels of Logic = 11)
  Clock Path Skew:      -0.001ns (0.276 - 0.277)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/x_4 to U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y54.CQ      Tcko                  0.391   U4/x<4>
                                                       U4/x_4
    SLICE_X24Y55.A4      net (fanout=41)       0.748   U4/x<4>
    SLICE_X24Y55.AMUX    Tilo                  0.251   U4/GND_31_o_GND_31_o_add_91_OUT<6>
                                                       U4/Madd_GND_31_o_GND_31_o_add_91_OUT4
    SLICE_X24Y55.BX      net (fanout=2)        0.579   U4/Madd_GND_31_o_GND_31_o_add_91_OUT4
    SLICE_X24Y55.CQ      Tito_logic            0.721   U4/GND_31_o_GND_31_o_add_91_OUT<6>
                                                       U4/Madd_GND_31_o_GND_31_o_add_91_OUT_cy<0>_6
                                                       U4/GND_31_o_GND_31_o_add_91_OUT<6>_rt
    SLICE_X24Y57.D5      net (fanout=1)        0.415   U4/GND_31_o_GND_31_o_add_91_OUT<6>
    SLICE_X24Y57.DMUX    Topdd                 0.440   U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_cy<3>
                                                       U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_lutdi3
                                                       U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_cy<3>
    SLICE_X31Y57.C4      net (fanout=1)        0.835   U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_cy<3>
    SLICE_X31Y57.CMUX    Tilo                  0.313   U4/Mmux__n12018112
                                                       U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_cy<4>
    SLICE_X30Y57.B2      net (fanout=4)        0.489   U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_cy<4>
    SLICE_X30Y57.B       Tilo                  0.203   U4/Mmux__n12018121
                                                       U4/Mmux__n12018121
    SLICE_X30Y57.C4      net (fanout=1)        0.267   U4/Mmux__n12018121
    SLICE_X30Y57.CMUX    Tilo                  0.361   U4/Mmux__n12018121
                                                       U4/Mmux__n12018123_G
                                                       U4/Mmux__n12018123
    SLICE_X27Y57.C5      net (fanout=1)        0.653   U4/Mmux__n12018123
    SLICE_X27Y57.C       Tilo                  0.259   U4/Mmux__n1201152
                                                       U4/Mmux__n12018124
    SLICE_X22Y53.B4      net (fanout=2)        0.698   U4/Mmux__n1201812
    SLICE_X22Y53.BMUX    Tilo                  0.261   U4/GND_31_o_GND_31_o_equal_116_o
                                                       U4/Mmux__n1201242_SW1
    SLICE_X25Y53.A6      net (fanout=1)        0.332   N94
    SLICE_X25Y53.A       Tilo                  0.259   U4/GND_31_o_GND_31_o_equal_180_o91
                                                       U4/Mmux__n1201242
    SLICE_X29Y54.B6      net (fanout=8)        0.575   U4/Mmux__n1201242
    SLICE_X29Y54.B       Tilo                  0.259   U4/x<4>
                                                       U4/Mmux__n1201329
    SLICE_X29Y54.A5      net (fanout=1)        0.187   U4/Mmux__n1201328
    SLICE_X29Y54.A       Tilo                  0.259   U4/x<4>
                                                       U4/Mmux__n12013210
    DSP48_X1Y12.C3       net (fanout=1)        0.722   U4/_n1201<3>
    DSP48_X1Y12.CLK      Tdspdck_C_CREG        0.105   U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT
                                                       U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT
    -------------------------------------------------  ---------------------------
    Total                                     10.582ns (4.082ns logic, 6.500ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/x_0 (FF)
  Destination:          U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT (DSP)
  Requirement:          10.000ns
  Data Path Delay:      10.589ns (Levels of Logic = 11)
  Clock Path Skew:      0.006ns (0.276 - 0.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/x_0 to U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y54.AQ      Tcko                  0.391   U4/x<2>
                                                       U4/x_0
    SLICE_X27Y55.A6      net (fanout=58)       0.380   U4/x<0>
    SLICE_X27Y55.A       Tilo                  0.259   U4/Mmux__n1201167
                                                       U4/Madd_GND_31_o_GND_31_o_add_283_OUT
    SLICE_X26Y54.B2      net (fanout=2)        0.617   U4/Madd_GND_31_o_GND_31_o_add_283_OUT
    SLICE_X26Y54.DQ      Tad_logic             0.980   U4/GND_31_o_GND_31_o_add_283_OUT<3>
                                                       U4/Madd_GND_31_o_GND_31_o_add_283_OUT_lut<0>1
                                                       U4/Madd_GND_31_o_GND_31_o_add_283_OUT_cy<0>_2
                                                       U4/GND_31_o_GND_31_o_add_283_OUT<3>_rt
    SLICE_X30Y58.B4      net (fanout=1)        0.891   U4/GND_31_o_GND_31_o_add_283_OUT<3>
    SLICE_X30Y58.DMUX    Topbd                 0.574   U4/Mcompar_y[8]_GND_31_o_LessThan_285_o_cy<3>
                                                       U4/Mcompar_y[8]_GND_31_o_LessThan_285_o_lut<1>
                                                       U4/Mcompar_y[8]_GND_31_o_LessThan_285_o_cy<3>
    SLICE_X31Y57.C5      net (fanout=1)        0.520   U4/Mcompar_y[8]_GND_31_o_LessThan_285_o_cy<3>
    SLICE_X31Y57.C       Tilo                  0.259   U4/Mmux__n12018112
                                                       U4/Mcompar_y[8]_GND_31_o_LessThan_285_o_cy<4>
    SLICE_X30Y57.B6      net (fanout=11)       0.318   U4/Mcompar_y[8]_GND_31_o_LessThan_285_o_cy<4>
    SLICE_X30Y57.B       Tilo                  0.203   U4/Mmux__n12018121
                                                       U4/Mmux__n12018121
    SLICE_X30Y57.C4      net (fanout=1)        0.267   U4/Mmux__n12018121
    SLICE_X30Y57.CMUX    Tilo                  0.361   U4/Mmux__n12018121
                                                       U4/Mmux__n12018123_G
                                                       U4/Mmux__n12018123
    SLICE_X27Y57.C5      net (fanout=1)        0.653   U4/Mmux__n12018123
    SLICE_X27Y57.C       Tilo                  0.259   U4/Mmux__n1201152
                                                       U4/Mmux__n12018124
    SLICE_X22Y53.B4      net (fanout=2)        0.698   U4/Mmux__n1201812
    SLICE_X22Y53.BMUX    Tilo                  0.261   U4/GND_31_o_GND_31_o_equal_116_o
                                                       U4/Mmux__n1201242_SW1
    SLICE_X25Y53.A6      net (fanout=1)        0.332   N94
    SLICE_X25Y53.A       Tilo                  0.259   U4/GND_31_o_GND_31_o_equal_180_o91
                                                       U4/Mmux__n1201242
    SLICE_X29Y54.B6      net (fanout=8)        0.575   U4/Mmux__n1201242
    SLICE_X29Y54.B       Tilo                  0.259   U4/x<4>
                                                       U4/Mmux__n1201329
    SLICE_X29Y54.A5      net (fanout=1)        0.187   U4/Mmux__n1201328
    SLICE_X29Y54.A       Tilo                  0.259   U4/x<4>
                                                       U4/Mmux__n12013210
    DSP48_X1Y12.C3       net (fanout=1)        0.722   U4/_n1201<3>
    DSP48_X1Y12.CLK      Tdspdck_C_CREG        0.105   U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT
                                                       U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT
    -------------------------------------------------  ---------------------------
    Total                                     10.589ns (4.429ns logic, 6.160ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/x_2 (FF)
  Destination:          U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT (DSP)
  Requirement:          10.000ns
  Data Path Delay:      10.588ns (Levels of Logic = 12)
  Clock Path Skew:      0.006ns (0.276 - 0.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/x_2 to U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y54.DQ      Tcko                  0.391   U4/x<2>
                                                       U4/x_2
    SLICE_X24Y54.C3      net (fanout=45)       0.577   U4/x<2>
    SLICE_X24Y54.CMUX    Tilo                  0.251   U4/GND_31_o_GND_31_o_add_91_OUT<3>
                                                       U4/Madd_GND_31_o_GND_31_o_add_91_OUT2
    SLICE_X24Y54.DX      net (fanout=2)        0.551   U4/Madd_GND_31_o_GND_31_o_add_91_OUT2
    SLICE_X24Y54.COUT    Tdxcy                 0.097   U4/GND_31_o_GND_31_o_add_91_OUT<3>
                                                       U4/Madd_GND_31_o_GND_31_o_add_91_OUT_cy<0>_2
    SLICE_X24Y55.CIN     net (fanout=1)        0.003   U4/Madd_GND_31_o_GND_31_o_add_91_OUT_cy<0>3
    SLICE_X24Y55.BQ      Tito_logic            0.664   U4/GND_31_o_GND_31_o_add_91_OUT<6>
                                                       U4/Madd_GND_31_o_GND_31_o_add_91_OUT_cy<0>_6
                                                       U4/GND_31_o_GND_31_o_add_91_OUT<5>_rt
    SLICE_X24Y57.C5      net (fanout=1)        0.563   U4/GND_31_o_GND_31_o_add_91_OUT<5>
    SLICE_X24Y57.DMUX    Topcd                 0.454   U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_cy<3>
                                                       U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_lut<2>
                                                       U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_cy<3>
    SLICE_X31Y57.C4      net (fanout=1)        0.835   U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_cy<3>
    SLICE_X31Y57.CMUX    Tilo                  0.313   U4/Mmux__n12018112
                                                       U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_cy<4>
    SLICE_X30Y57.B2      net (fanout=4)        0.489   U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_cy<4>
    SLICE_X30Y57.B       Tilo                  0.203   U4/Mmux__n12018121
                                                       U4/Mmux__n12018121
    SLICE_X30Y57.C4      net (fanout=1)        0.267   U4/Mmux__n12018121
    SLICE_X30Y57.CMUX    Tilo                  0.361   U4/Mmux__n12018121
                                                       U4/Mmux__n12018123_G
                                                       U4/Mmux__n12018123
    SLICE_X27Y57.C5      net (fanout=1)        0.653   U4/Mmux__n12018123
    SLICE_X27Y57.C       Tilo                  0.259   U4/Mmux__n1201152
                                                       U4/Mmux__n12018124
    SLICE_X22Y53.B4      net (fanout=2)        0.698   U4/Mmux__n1201812
    SLICE_X22Y53.BMUX    Tilo                  0.261   U4/GND_31_o_GND_31_o_equal_116_o
                                                       U4/Mmux__n1201242_SW1
    SLICE_X25Y53.A6      net (fanout=1)        0.332   N94
    SLICE_X25Y53.A       Tilo                  0.259   U4/GND_31_o_GND_31_o_equal_180_o91
                                                       U4/Mmux__n1201242
    SLICE_X29Y54.B6      net (fanout=8)        0.575   U4/Mmux__n1201242
    SLICE_X29Y54.B       Tilo                  0.259   U4/x<4>
                                                       U4/Mmux__n1201329
    SLICE_X29Y54.A5      net (fanout=1)        0.187   U4/Mmux__n1201328
    SLICE_X29Y54.A       Tilo                  0.259   U4/x<4>
                                                       U4/Mmux__n12013210
    DSP48_X1Y12.C3       net (fanout=1)        0.722   U4/_n1201<3>
    DSP48_X1Y12.CLK      Tdspdck_C_CREG        0.105   U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT
                                                       U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT
    -------------------------------------------------  ---------------------------
    Total                                     10.588ns (4.136ns logic, 6.452ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT (DSP48_X1Y12.C4), 2931 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/x_4 (FF)
  Destination:          U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT (DSP)
  Requirement:          10.000ns
  Data Path Delay:      10.578ns (Levels of Logic = 11)
  Clock Path Skew:      -0.001ns (0.276 - 0.277)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/x_4 to U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y54.CQ      Tcko                  0.391   U4/x<4>
                                                       U4/x_4
    SLICE_X24Y55.A4      net (fanout=41)       0.748   U4/x<4>
    SLICE_X24Y55.AMUX    Tilo                  0.251   U4/GND_31_o_GND_31_o_add_91_OUT<6>
                                                       U4/Madd_GND_31_o_GND_31_o_add_91_OUT4
    SLICE_X24Y55.BX      net (fanout=2)        0.579   U4/Madd_GND_31_o_GND_31_o_add_91_OUT4
    SLICE_X24Y55.CQ      Tito_logic            0.721   U4/GND_31_o_GND_31_o_add_91_OUT<6>
                                                       U4/Madd_GND_31_o_GND_31_o_add_91_OUT_cy<0>_6
                                                       U4/GND_31_o_GND_31_o_add_91_OUT<6>_rt
    SLICE_X24Y57.D5      net (fanout=1)        0.415   U4/GND_31_o_GND_31_o_add_91_OUT<6>
    SLICE_X24Y57.DMUX    Topdd                 0.440   U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_cy<3>
                                                       U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_lutdi3
                                                       U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_cy<3>
    SLICE_X31Y57.C4      net (fanout=1)        0.835   U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_cy<3>
    SLICE_X31Y57.CMUX    Tilo                  0.313   U4/Mmux__n12018112
                                                       U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_cy<4>
    SLICE_X30Y57.B2      net (fanout=4)        0.489   U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_cy<4>
    SLICE_X30Y57.B       Tilo                  0.203   U4/Mmux__n12018121
                                                       U4/Mmux__n12018121
    SLICE_X30Y57.C4      net (fanout=1)        0.267   U4/Mmux__n12018121
    SLICE_X30Y57.CMUX    Tilo                  0.361   U4/Mmux__n12018121
                                                       U4/Mmux__n12018123_G
                                                       U4/Mmux__n12018123
    SLICE_X27Y57.C5      net (fanout=1)        0.653   U4/Mmux__n12018123
    SLICE_X27Y57.C       Tilo                  0.259   U4/Mmux__n1201152
                                                       U4/Mmux__n12018124
    SLICE_X22Y53.B4      net (fanout=2)        0.698   U4/Mmux__n1201812
    SLICE_X22Y53.BMUX    Tilo                  0.261   U4/GND_31_o_GND_31_o_equal_116_o
                                                       U4/Mmux__n1201242_SW1
    SLICE_X25Y53.A6      net (fanout=1)        0.332   N94
    SLICE_X25Y53.A       Tilo                  0.259   U4/GND_31_o_GND_31_o_equal_180_o91
                                                       U4/Mmux__n1201242
    SLICE_X29Y54.D6      net (fanout=8)        0.536   U4/Mmux__n1201242
    SLICE_X29Y54.D       Tilo                  0.259   U4/x<4>
                                                       U4/Mmux__n12014010
    SLICE_X29Y54.C6      net (fanout=1)        0.118   U4/Mmux__n1201409
    SLICE_X29Y54.C       Tilo                  0.259   U4/x<4>
                                                       U4/Mmux__n12014011
    DSP48_X1Y12.C4       net (fanout=1)        0.826   U4/_n1201<4>
    DSP48_X1Y12.CLK      Tdspdck_C_CREG        0.105   U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT
                                                       U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT
    -------------------------------------------------  ---------------------------
    Total                                     10.578ns (4.082ns logic, 6.496ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/x_0 (FF)
  Destination:          U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT (DSP)
  Requirement:          10.000ns
  Data Path Delay:      10.585ns (Levels of Logic = 11)
  Clock Path Skew:      0.006ns (0.276 - 0.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/x_0 to U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y54.AQ      Tcko                  0.391   U4/x<2>
                                                       U4/x_0
    SLICE_X27Y55.A6      net (fanout=58)       0.380   U4/x<0>
    SLICE_X27Y55.A       Tilo                  0.259   U4/Mmux__n1201167
                                                       U4/Madd_GND_31_o_GND_31_o_add_283_OUT
    SLICE_X26Y54.B2      net (fanout=2)        0.617   U4/Madd_GND_31_o_GND_31_o_add_283_OUT
    SLICE_X26Y54.DQ      Tad_logic             0.980   U4/GND_31_o_GND_31_o_add_283_OUT<3>
                                                       U4/Madd_GND_31_o_GND_31_o_add_283_OUT_lut<0>1
                                                       U4/Madd_GND_31_o_GND_31_o_add_283_OUT_cy<0>_2
                                                       U4/GND_31_o_GND_31_o_add_283_OUT<3>_rt
    SLICE_X30Y58.B4      net (fanout=1)        0.891   U4/GND_31_o_GND_31_o_add_283_OUT<3>
    SLICE_X30Y58.DMUX    Topbd                 0.574   U4/Mcompar_y[8]_GND_31_o_LessThan_285_o_cy<3>
                                                       U4/Mcompar_y[8]_GND_31_o_LessThan_285_o_lut<1>
                                                       U4/Mcompar_y[8]_GND_31_o_LessThan_285_o_cy<3>
    SLICE_X31Y57.C5      net (fanout=1)        0.520   U4/Mcompar_y[8]_GND_31_o_LessThan_285_o_cy<3>
    SLICE_X31Y57.C       Tilo                  0.259   U4/Mmux__n12018112
                                                       U4/Mcompar_y[8]_GND_31_o_LessThan_285_o_cy<4>
    SLICE_X30Y57.B6      net (fanout=11)       0.318   U4/Mcompar_y[8]_GND_31_o_LessThan_285_o_cy<4>
    SLICE_X30Y57.B       Tilo                  0.203   U4/Mmux__n12018121
                                                       U4/Mmux__n12018121
    SLICE_X30Y57.C4      net (fanout=1)        0.267   U4/Mmux__n12018121
    SLICE_X30Y57.CMUX    Tilo                  0.361   U4/Mmux__n12018121
                                                       U4/Mmux__n12018123_G
                                                       U4/Mmux__n12018123
    SLICE_X27Y57.C5      net (fanout=1)        0.653   U4/Mmux__n12018123
    SLICE_X27Y57.C       Tilo                  0.259   U4/Mmux__n1201152
                                                       U4/Mmux__n12018124
    SLICE_X22Y53.B4      net (fanout=2)        0.698   U4/Mmux__n1201812
    SLICE_X22Y53.BMUX    Tilo                  0.261   U4/GND_31_o_GND_31_o_equal_116_o
                                                       U4/Mmux__n1201242_SW1
    SLICE_X25Y53.A6      net (fanout=1)        0.332   N94
    SLICE_X25Y53.A       Tilo                  0.259   U4/GND_31_o_GND_31_o_equal_180_o91
                                                       U4/Mmux__n1201242
    SLICE_X29Y54.D6      net (fanout=8)        0.536   U4/Mmux__n1201242
    SLICE_X29Y54.D       Tilo                  0.259   U4/x<4>
                                                       U4/Mmux__n12014010
    SLICE_X29Y54.C6      net (fanout=1)        0.118   U4/Mmux__n1201409
    SLICE_X29Y54.C       Tilo                  0.259   U4/x<4>
                                                       U4/Mmux__n12014011
    DSP48_X1Y12.C4       net (fanout=1)        0.826   U4/_n1201<4>
    DSP48_X1Y12.CLK      Tdspdck_C_CREG        0.105   U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT
                                                       U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT
    -------------------------------------------------  ---------------------------
    Total                                     10.585ns (4.429ns logic, 6.156ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/x_2 (FF)
  Destination:          U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT (DSP)
  Requirement:          10.000ns
  Data Path Delay:      10.584ns (Levels of Logic = 12)
  Clock Path Skew:      0.006ns (0.276 - 0.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/x_2 to U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y54.DQ      Tcko                  0.391   U4/x<2>
                                                       U4/x_2
    SLICE_X24Y54.C3      net (fanout=45)       0.577   U4/x<2>
    SLICE_X24Y54.CMUX    Tilo                  0.251   U4/GND_31_o_GND_31_o_add_91_OUT<3>
                                                       U4/Madd_GND_31_o_GND_31_o_add_91_OUT2
    SLICE_X24Y54.DX      net (fanout=2)        0.551   U4/Madd_GND_31_o_GND_31_o_add_91_OUT2
    SLICE_X24Y54.COUT    Tdxcy                 0.097   U4/GND_31_o_GND_31_o_add_91_OUT<3>
                                                       U4/Madd_GND_31_o_GND_31_o_add_91_OUT_cy<0>_2
    SLICE_X24Y55.CIN     net (fanout=1)        0.003   U4/Madd_GND_31_o_GND_31_o_add_91_OUT_cy<0>3
    SLICE_X24Y55.BQ      Tito_logic            0.664   U4/GND_31_o_GND_31_o_add_91_OUT<6>
                                                       U4/Madd_GND_31_o_GND_31_o_add_91_OUT_cy<0>_6
                                                       U4/GND_31_o_GND_31_o_add_91_OUT<5>_rt
    SLICE_X24Y57.C5      net (fanout=1)        0.563   U4/GND_31_o_GND_31_o_add_91_OUT<5>
    SLICE_X24Y57.DMUX    Topcd                 0.454   U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_cy<3>
                                                       U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_lut<2>
                                                       U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_cy<3>
    SLICE_X31Y57.C4      net (fanout=1)        0.835   U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_cy<3>
    SLICE_X31Y57.CMUX    Tilo                  0.313   U4/Mmux__n12018112
                                                       U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_cy<4>
    SLICE_X30Y57.B2      net (fanout=4)        0.489   U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_cy<4>
    SLICE_X30Y57.B       Tilo                  0.203   U4/Mmux__n12018121
                                                       U4/Mmux__n12018121
    SLICE_X30Y57.C4      net (fanout=1)        0.267   U4/Mmux__n12018121
    SLICE_X30Y57.CMUX    Tilo                  0.361   U4/Mmux__n12018121
                                                       U4/Mmux__n12018123_G
                                                       U4/Mmux__n12018123
    SLICE_X27Y57.C5      net (fanout=1)        0.653   U4/Mmux__n12018123
    SLICE_X27Y57.C       Tilo                  0.259   U4/Mmux__n1201152
                                                       U4/Mmux__n12018124
    SLICE_X22Y53.B4      net (fanout=2)        0.698   U4/Mmux__n1201812
    SLICE_X22Y53.BMUX    Tilo                  0.261   U4/GND_31_o_GND_31_o_equal_116_o
                                                       U4/Mmux__n1201242_SW1
    SLICE_X25Y53.A6      net (fanout=1)        0.332   N94
    SLICE_X25Y53.A       Tilo                  0.259   U4/GND_31_o_GND_31_o_equal_180_o91
                                                       U4/Mmux__n1201242
    SLICE_X29Y54.D6      net (fanout=8)        0.536   U4/Mmux__n1201242
    SLICE_X29Y54.D       Tilo                  0.259   U4/x<4>
                                                       U4/Mmux__n12014010
    SLICE_X29Y54.C6      net (fanout=1)        0.118   U4/Mmux__n1201409
    SLICE_X29Y54.C       Tilo                  0.259   U4/x<4>
                                                       U4/Mmux__n12014011
    DSP48_X1Y12.C4       net (fanout=1)        0.826   U4/_n1201<4>
    DSP48_X1Y12.CLK      Tdspdck_C_CREG        0.105   U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT
                                                       U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT
    -------------------------------------------------  ---------------------------
    Total                                     10.584ns (4.136ns logic, 6.448ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT (DSP48_X1Y12.C7), 2937 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/x_4 (FF)
  Destination:          U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT (DSP)
  Requirement:          10.000ns
  Data Path Delay:      10.333ns (Levels of Logic = 11)
  Clock Path Skew:      -0.001ns (0.276 - 0.277)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/x_4 to U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y54.CQ      Tcko                  0.391   U4/x<4>
                                                       U4/x_4
    SLICE_X24Y55.A4      net (fanout=41)       0.748   U4/x<4>
    SLICE_X24Y55.AMUX    Tilo                  0.251   U4/GND_31_o_GND_31_o_add_91_OUT<6>
                                                       U4/Madd_GND_31_o_GND_31_o_add_91_OUT4
    SLICE_X24Y55.BX      net (fanout=2)        0.579   U4/Madd_GND_31_o_GND_31_o_add_91_OUT4
    SLICE_X24Y55.CQ      Tito_logic            0.721   U4/GND_31_o_GND_31_o_add_91_OUT<6>
                                                       U4/Madd_GND_31_o_GND_31_o_add_91_OUT_cy<0>_6
                                                       U4/GND_31_o_GND_31_o_add_91_OUT<6>_rt
    SLICE_X24Y57.D5      net (fanout=1)        0.415   U4/GND_31_o_GND_31_o_add_91_OUT<6>
    SLICE_X24Y57.DMUX    Topdd                 0.440   U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_cy<3>
                                                       U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_lutdi3
                                                       U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_cy<3>
    SLICE_X31Y57.C4      net (fanout=1)        0.835   U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_cy<3>
    SLICE_X31Y57.CMUX    Tilo                  0.313   U4/Mmux__n12018112
                                                       U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_cy<4>
    SLICE_X30Y57.B2      net (fanout=4)        0.489   U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_cy<4>
    SLICE_X30Y57.B       Tilo                  0.203   U4/Mmux__n12018121
                                                       U4/Mmux__n12018121
    SLICE_X30Y57.C4      net (fanout=1)        0.267   U4/Mmux__n12018121
    SLICE_X30Y57.CMUX    Tilo                  0.361   U4/Mmux__n12018121
                                                       U4/Mmux__n12018123_G
                                                       U4/Mmux__n12018123
    SLICE_X27Y57.C5      net (fanout=1)        0.653   U4/Mmux__n12018123
    SLICE_X27Y57.C       Tilo                  0.259   U4/Mmux__n1201152
                                                       U4/Mmux__n12018124
    SLICE_X22Y53.B4      net (fanout=2)        0.698   U4/Mmux__n1201812
    SLICE_X22Y53.BMUX    Tilo                  0.261   U4/GND_31_o_GND_31_o_equal_116_o
                                                       U4/Mmux__n1201242_SW1
    SLICE_X25Y53.A6      net (fanout=1)        0.332   N94
    SLICE_X25Y53.A       Tilo                  0.259   U4/GND_31_o_GND_31_o_equal_180_o91
                                                       U4/Mmux__n1201242
    SLICE_X29Y50.B6      net (fanout=8)        0.555   U4/Mmux__n1201242
    SLICE_X29Y50.B       Tilo                  0.259   U4/x<8>
                                                       U4/Mmux__n12016410
    SLICE_X29Y50.A5      net (fanout=1)        0.187   U4/Mmux__n1201649
    SLICE_X29Y50.A       Tilo                  0.259   U4/x<8>
                                                       U4/Mmux__n12016411
    DSP48_X1Y12.C7       net (fanout=1)        0.493   U4/_n1201<7>
    DSP48_X1Y12.CLK      Tdspdck_C_CREG        0.105   U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT
                                                       U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT
    -------------------------------------------------  ---------------------------
    Total                                     10.333ns (4.082ns logic, 6.251ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/x_0 (FF)
  Destination:          U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT (DSP)
  Requirement:          10.000ns
  Data Path Delay:      10.340ns (Levels of Logic = 11)
  Clock Path Skew:      0.006ns (0.276 - 0.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/x_0 to U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y54.AQ      Tcko                  0.391   U4/x<2>
                                                       U4/x_0
    SLICE_X27Y55.A6      net (fanout=58)       0.380   U4/x<0>
    SLICE_X27Y55.A       Tilo                  0.259   U4/Mmux__n1201167
                                                       U4/Madd_GND_31_o_GND_31_o_add_283_OUT
    SLICE_X26Y54.B2      net (fanout=2)        0.617   U4/Madd_GND_31_o_GND_31_o_add_283_OUT
    SLICE_X26Y54.DQ      Tad_logic             0.980   U4/GND_31_o_GND_31_o_add_283_OUT<3>
                                                       U4/Madd_GND_31_o_GND_31_o_add_283_OUT_lut<0>1
                                                       U4/Madd_GND_31_o_GND_31_o_add_283_OUT_cy<0>_2
                                                       U4/GND_31_o_GND_31_o_add_283_OUT<3>_rt
    SLICE_X30Y58.B4      net (fanout=1)        0.891   U4/GND_31_o_GND_31_o_add_283_OUT<3>
    SLICE_X30Y58.DMUX    Topbd                 0.574   U4/Mcompar_y[8]_GND_31_o_LessThan_285_o_cy<3>
                                                       U4/Mcompar_y[8]_GND_31_o_LessThan_285_o_lut<1>
                                                       U4/Mcompar_y[8]_GND_31_o_LessThan_285_o_cy<3>
    SLICE_X31Y57.C5      net (fanout=1)        0.520   U4/Mcompar_y[8]_GND_31_o_LessThan_285_o_cy<3>
    SLICE_X31Y57.C       Tilo                  0.259   U4/Mmux__n12018112
                                                       U4/Mcompar_y[8]_GND_31_o_LessThan_285_o_cy<4>
    SLICE_X30Y57.B6      net (fanout=11)       0.318   U4/Mcompar_y[8]_GND_31_o_LessThan_285_o_cy<4>
    SLICE_X30Y57.B       Tilo                  0.203   U4/Mmux__n12018121
                                                       U4/Mmux__n12018121
    SLICE_X30Y57.C4      net (fanout=1)        0.267   U4/Mmux__n12018121
    SLICE_X30Y57.CMUX    Tilo                  0.361   U4/Mmux__n12018121
                                                       U4/Mmux__n12018123_G
                                                       U4/Mmux__n12018123
    SLICE_X27Y57.C5      net (fanout=1)        0.653   U4/Mmux__n12018123
    SLICE_X27Y57.C       Tilo                  0.259   U4/Mmux__n1201152
                                                       U4/Mmux__n12018124
    SLICE_X22Y53.B4      net (fanout=2)        0.698   U4/Mmux__n1201812
    SLICE_X22Y53.BMUX    Tilo                  0.261   U4/GND_31_o_GND_31_o_equal_116_o
                                                       U4/Mmux__n1201242_SW1
    SLICE_X25Y53.A6      net (fanout=1)        0.332   N94
    SLICE_X25Y53.A       Tilo                  0.259   U4/GND_31_o_GND_31_o_equal_180_o91
                                                       U4/Mmux__n1201242
    SLICE_X29Y50.B6      net (fanout=8)        0.555   U4/Mmux__n1201242
    SLICE_X29Y50.B       Tilo                  0.259   U4/x<8>
                                                       U4/Mmux__n12016410
    SLICE_X29Y50.A5      net (fanout=1)        0.187   U4/Mmux__n1201649
    SLICE_X29Y50.A       Tilo                  0.259   U4/x<8>
                                                       U4/Mmux__n12016411
    DSP48_X1Y12.C7       net (fanout=1)        0.493   U4/_n1201<7>
    DSP48_X1Y12.CLK      Tdspdck_C_CREG        0.105   U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT
                                                       U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT
    -------------------------------------------------  ---------------------------
    Total                                     10.340ns (4.429ns logic, 5.911ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/x_2 (FF)
  Destination:          U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT (DSP)
  Requirement:          10.000ns
  Data Path Delay:      10.339ns (Levels of Logic = 12)
  Clock Path Skew:      0.006ns (0.276 - 0.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/x_2 to U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y54.DQ      Tcko                  0.391   U4/x<2>
                                                       U4/x_2
    SLICE_X24Y54.C3      net (fanout=45)       0.577   U4/x<2>
    SLICE_X24Y54.CMUX    Tilo                  0.251   U4/GND_31_o_GND_31_o_add_91_OUT<3>
                                                       U4/Madd_GND_31_o_GND_31_o_add_91_OUT2
    SLICE_X24Y54.DX      net (fanout=2)        0.551   U4/Madd_GND_31_o_GND_31_o_add_91_OUT2
    SLICE_X24Y54.COUT    Tdxcy                 0.097   U4/GND_31_o_GND_31_o_add_91_OUT<3>
                                                       U4/Madd_GND_31_o_GND_31_o_add_91_OUT_cy<0>_2
    SLICE_X24Y55.CIN     net (fanout=1)        0.003   U4/Madd_GND_31_o_GND_31_o_add_91_OUT_cy<0>3
    SLICE_X24Y55.BQ      Tito_logic            0.664   U4/GND_31_o_GND_31_o_add_91_OUT<6>
                                                       U4/Madd_GND_31_o_GND_31_o_add_91_OUT_cy<0>_6
                                                       U4/GND_31_o_GND_31_o_add_91_OUT<5>_rt
    SLICE_X24Y57.C5      net (fanout=1)        0.563   U4/GND_31_o_GND_31_o_add_91_OUT<5>
    SLICE_X24Y57.DMUX    Topcd                 0.454   U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_cy<3>
                                                       U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_lut<2>
                                                       U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_cy<3>
    SLICE_X31Y57.C4      net (fanout=1)        0.835   U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_cy<3>
    SLICE_X31Y57.CMUX    Tilo                  0.313   U4/Mmux__n12018112
                                                       U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_cy<4>
    SLICE_X30Y57.B2      net (fanout=4)        0.489   U4/Mcompar_y[8]_GND_31_o_LessThan_93_o_cy<4>
    SLICE_X30Y57.B       Tilo                  0.203   U4/Mmux__n12018121
                                                       U4/Mmux__n12018121
    SLICE_X30Y57.C4      net (fanout=1)        0.267   U4/Mmux__n12018121
    SLICE_X30Y57.CMUX    Tilo                  0.361   U4/Mmux__n12018121
                                                       U4/Mmux__n12018123_G
                                                       U4/Mmux__n12018123
    SLICE_X27Y57.C5      net (fanout=1)        0.653   U4/Mmux__n12018123
    SLICE_X27Y57.C       Tilo                  0.259   U4/Mmux__n1201152
                                                       U4/Mmux__n12018124
    SLICE_X22Y53.B4      net (fanout=2)        0.698   U4/Mmux__n1201812
    SLICE_X22Y53.BMUX    Tilo                  0.261   U4/GND_31_o_GND_31_o_equal_116_o
                                                       U4/Mmux__n1201242_SW1
    SLICE_X25Y53.A6      net (fanout=1)        0.332   N94
    SLICE_X25Y53.A       Tilo                  0.259   U4/GND_31_o_GND_31_o_equal_180_o91
                                                       U4/Mmux__n1201242
    SLICE_X29Y50.B6      net (fanout=8)        0.555   U4/Mmux__n1201242
    SLICE_X29Y50.B       Tilo                  0.259   U4/x<8>
                                                       U4/Mmux__n12016410
    SLICE_X29Y50.A5      net (fanout=1)        0.187   U4/Mmux__n1201649
    SLICE_X29Y50.A       Tilo                  0.259   U4/x<8>
                                                       U4/Mmux__n12016411
    DSP48_X1Y12.C7       net (fanout=1)        0.493   U4/_n1201<7>
    DSP48_X1Y12.CLK      Tdspdck_C_CREG        0.105   U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT
                                                       U4/Maddsub_y[8]_GND_31_o_MuLt_378_OUT
    -------------------------------------------------  ---------------------------
    Total                                     10.339ns (4.136ns logic, 6.203ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U4/render_pl_st_FSM_FFd1 (SLICE_X31Y43.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U4/render_pl_st_FSM_FFd1 (FF)
  Destination:          U4/render_pl_st_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.445ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U4/render_pl_st_FSM_FFd1 to U4/render_pl_st_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y43.AQ      Tcko                  0.198   U4/render_pl_st_FSM_FFd1
                                                       U4/render_pl_st_FSM_FFd1
    SLICE_X31Y43.A6      net (fanout=10)       0.032   U4/render_pl_st_FSM_FFd1
    SLICE_X31Y43.CLK     Tah         (-Th)    -0.215   U4/render_pl_st_FSM_FFd1
                                                       U4/render_pl_st_FSM_FFd1-In1
                                                       U4/render_pl_st_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.445ns (0.413ns logic, 0.032ns route)
                                                       (92.8% logic, 7.2% route)

--------------------------------------------------------------------------------

Paths for end point U4/mem/Mram_ram60_RAMC (SLICE_X18Y47.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U4/memi_2 (FF)
  Destination:          U4/mem/Mram_ram60_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.453ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.044 - 0.040)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U4/memi_2 to U4/mem/Mram_ram60_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y45.AQ      Tcko                  0.198   U4/memi<2>
                                                       U4/memi_2
    SLICE_X18Y47.CX      net (fanout=115)      0.353   U4/memi<2>
    SLICE_X18Y47.CLK     Tdh         (-Th)     0.098   U4/mem/Mram_ram60_RAMD_O
                                                       U4/mem/Mram_ram60_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.453ns (0.100ns logic, 0.353ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point U4/idleCount_31 (SLICE_X36Y36.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U4/idleCount_31 (FF)
  Destination:          U4/idleCount_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U4/idleCount_31 to U4/idleCount_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y36.DQ      Tcko                  0.200   U4/idleCount<31>
                                                       U4/idleCount_31
    SLICE_X36Y36.D6      net (fanout=2)        0.025   U4/idleCount<31>
    SLICE_X36Y36.CLK     Tah         (-Th)    -0.237   U4/idleCount<31>
                                                       U4/idleCount<31>_rt
                                                       U4/Mcount_idleCount_xor<31>
                                                       U4/idleCount_31
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.437ns logic, 0.025ns route)
                                                       (94.6% logic, 5.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.962ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: U4/mem/Mram_ram70_RAMD_O/CLK
  Logical resource: U4/mem/Mram_ram70_RAMA/CLK
  Location pin: SLICE_X2Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.962ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: U4/mem/Mram_ram70_RAMD_O/CLK
  Logical resource: U4/mem/Mram_ram70_RAMB/CLK
  Location pin: SLICE_X2Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.618|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 33  Score: 6259  (Setup/Max: 6259, Hold: 0)

Constraints cover 309987 paths, 0 nets, and 4698 connections

Design statistics:
   Minimum period:  10.618ns{1}   (Maximum frequency:  94.180MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 09 11:02:32 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 254 MB



