Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Apr  9 22:22:03 2018
| Host         : xbili-T470-ubuntu running 64-bit Ubuntu 17.10
| Command      : report_control_sets -verbose -file base_wrapper_control_sets_placed.rpt
| Design       : base_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   329 |
| Unused register locations in slices containing registers |   746 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             400 |          173 |
| No           | No                    | Yes                    |              42 |           17 |
| No           | Yes                   | No                     |             514 |          223 |
| Yes          | No                    | No                     |           14322 |         4262 |
| Yes          | No                    | Yes                    |              60 |           15 |
| Yes          | Yes                   | No                     |            7948 |         2234 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                |                                                                                                                    Enable Signal                                                                                                                    |                                                                                                                   Set/Reset Signal                                                                                                                   | Slice Load Count | Bel Load Count |
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                       |                                                                                                                                                                                                                                                      |                1 |              1 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_curr_eof_reg_i_1_n_0                                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]               |                1 |              1 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                   |                                                                                                                                                                                                                                                      |                1 |              1 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                   |                                                                                                                                                                                                                                                      |                1 |              1 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[0]_i_1_n_0                                                                                                                                                     |                1 |              1 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0                                                                                                                                            |                1 |              1 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_in_progress_i_1_n_0                                                                                                                                         |                1 |              1 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                       |                                                                                                                                                                                                                                                      |                1 |              2 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]           |                                                                                                                                                                                                                                                      |                1 |              2 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                         |                                                                                                                                                                                                                                                      |                1 |              2 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[31]_i_1_n_0                                                                                                                                                     | base_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                                                                                                                                  |                1 |              2 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GNE_SYNC_RESET.scndry_resetn_reg                                                                                                                                                                        |                1 |              2 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_burst_dbeat_cntr_reg[7]                                                                         | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_byte_cntr_reg[8][0]                                                                                                                                              |                1 |              3 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                           |                                                                                                                                                                                                                                                      |                1 |              3 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                               | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                     |                1 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                     | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                     |                2 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                           | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                               |                2 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                |                2 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                           |                3 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                           |                4 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i__0                                                                                                          | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                                        |                2 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                        | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                 | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                                        |                2 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                              | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                   |                2 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                   |                2 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                          |                3 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_0                                                                                                                                 |                2 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]                                                                                                                                                                                  |                1 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i__0                                                                                                          | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                                        |                2 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                          | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                               |                1 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                     | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                     |                2 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                     |                1 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_1_U0/ires_reg_4220                                                                                                                                                                                        | base_i/mnist_edp_0/inst/linear_activation_1_U0/ap_CS_fsm_state7                                                                                                                                                                                      |                1 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                       | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |                1 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                    |                                                                                                                                                                                                                                                      |                1 |              5 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_reg_empty_reg_0                                                                                                   |                1 |              5 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                               | base_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                              |                2 |              5 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                               |                                                                                                                                                                                                                                                      |                1 |              5 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]           |                                                                                                                                                                                                                                                      |                1 |              5 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                |                                                                                                                                                                                                                                                      |                1 |              5 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                  | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              5 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]   |                2 |              5 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1_n_0                                                                                                         |                2 |              5 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1_n_0                                                                                                                        | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              5 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                        | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              5 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                              |                2 |              5 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                             | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                          |                2 |              5 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth_reg[5][0]                                                                               | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                           |                2 |              6 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                           | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                           |                2 |              6 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                              | base_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                        |                1 |              6 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_1_U0/shiftReg_ce                                                                                                                                                                                          | base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_get_result_fu_434/SRL_SIG_reg[0][14]_0                                                                                                                                                            |                2 |              6 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                      | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                           |                2 |              6 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                              |                3 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                       | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                           |                2 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/relu_U0/shiftReg_ce                                                                                                                                                                                                         | base_i/mnist_edp_0/inst/relu_U0/ii_reg_73                                                                                                                                                                                                            |                3 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_1_U0/ap_block_pp1_stage0_subdone                                                                                                                                                                          |                                                                                                                                                                                                                                                      |                2 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/mnist_edp_0/inst/linear_activation_U0/ap_CS_fsm_state7                                                                                                                                                                                        |                3 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_1_U0/ap_phi_mux_ii_phi_fu_305_p41                                                                                                                                                                         | base_i/mnist_edp_0/inst/linear_activation_1_U0/ii_reg_301                                                                                                                                                                                            |                2 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/L1_BIAS_V_U/linear_activationdEe_rom_U/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                      |                4 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]               | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                3 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GNE_SYNC_RESET.sft_rst_dly2_reg                                                                                                                                     | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.sft_rst_dly1_i_1_n_0                                                                                                                                                      |                2 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[22]_i_1_n_0                                                                                                         |                2 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GNE_SYNC_RESET.sft_rst_dly2_reg                                                                                                                                     | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.sft_rst_dly1_i_1__0_n_0                                                                                                                                                   |                2 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                            | base_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                              |                3 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_1_U0/L2_WEIGHTS_V_U/linear_activationfYi_rom_U/RDEN                                                                                                                                                       |                                                                                                                                                                                                                                                      |                5 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_reg_0                                                            | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                          |                4 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                   | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |                3 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_get_result_fu_434/grp_get_result_fu_434_ap_ce                                                                                                                                                    | base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_get_result_fu_434/tmp_92_reg_978[0]_i_1_n_3                                                                                                                                                       |                5 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                   | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                3 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[8][0]                                                            | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                       |                2 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_burst_dbeat_cntr_reg[7]                                                                         | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/SR[0]                                                                                                |                2 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_burst_dbeat_cntr_reg[7]                                                                         | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[7]_i_1_n_0                                                                                                          |                3 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23][0]  | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                          |                3 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                        |                                                                                                                                                                                                                                                      |                2 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                                                              |                                                                                                                                                                                                                                                      |                5 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63][0]  | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                          |                4 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55][0]  | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                          |                2 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47][0]  | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                          |                5 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39][0]  | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                          |                3 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31][0]  | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                          |                5 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7][0]   | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                          |                3 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15][0]  | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                          |                3 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/axis_dwidth_converter_0/inst/areset_r                                                                                                                                                                                                         |                6 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                             |                3 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[0]                                                                                                                                   | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                    |                4 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                           | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                     |                3 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[1]                                                                                                                                   | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[16][0]                                                                                                                                                                       |                4 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   |                                                                                                                                                                                                                                                      |                1 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/grp_get_result_fu_1555/E[0]                                                                                                                                                                            | base_i/mnist_edp_0/inst/linear_activation_U0/tmp_92_reg_978[0]_i_1_n_3                                                                                                                                                                               |                4 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        |                                                                                                                                                                                                                                                      |                1 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]           |                3 |              9 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                            | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                               |                3 |              9 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_19_out                                                                                            | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                  |                3 |              9 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                            | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                               |                3 |              9 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                   |                                                                                                                                                                                                                                                      |                2 |              9 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                           |                                                                                                                                                                                                                                                      |                3 |              9 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg                             |                4 |              9 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/ap_CS_fsm_pp1_stage0                                                                                                                                                                                   |                                                                                                                                                                                                                                                      |                3 |              9 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.length_counter_q_reg[7]                                                            | base_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                              |                4 |              9 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready                                                                                                   | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                           |                4 |              9 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_12_out                                                                                                                                | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                      |                2 |              9 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                      |                2 |              9 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_pf                 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                3 |              9 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf        | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                5 |              9 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0                                                 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                  |                3 |              9 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]           | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                       |                3 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                        |                2 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                            | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                                 |                3 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/unpacker_U0/i_reg_970                                                                                                                                                                                                       | base_i/mnist_edp_0/inst/unpacker_U0/ap_NS_fsm121_out                                                                                                                                                                                                 |                3 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                5 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                   | base_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |                3 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]   | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                       |                3 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_35_out                                                                                            | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                    |                3 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                    |                3 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                    |                2 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                               |                2 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                            | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                    |                2 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/ap_phi_mux_ii_phi_fu_1537_p41                                                                                                                                                                          | base_i/mnist_edp_0/inst/linear_activation_U0/ii_reg_1533                                                                                                                                                                                             |                3 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0[0]                               | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1[0]                                |                3 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0]                                 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0[0]                                |                4 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0[0]                               | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1[0]                                |                4 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9][0]                                 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0[0]                                |                3 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9][0]                   | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0[0]                  |                3 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]           | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                               |                2 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                               | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0]                    |                2 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/L1_WEIGHTS_V_U/linear_activationcud_rom_U/RDEN                                                                                                                                                         |                                                                                                                                                                                                                                                      |                6 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                5 |             11 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                    |                4 |             12 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                                      |                4 |             12 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                               |                7 |             12 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                         |                                                                                                                                                                                                                                                      |                2 |             12 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                       |                3 |             12 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[1]                                                                                                                                   | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                7 |             13 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg                                                                                                                                                        |                5 |             13 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]               |                6 |             13 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             13 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                       |                                                                                                                                                                                                                                                      |                3 |             13 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                2 |             13 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[0]                                                                                                                                   | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                5 |             13 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_pf                 |                                                                                                                                                                                                                                                      |                3 |             13 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                       |                                                                                                                                                                                                                                                      |                5 |             14 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                                      |                3 |             14 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                8 |             14 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                              |                3 |             14 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/relu_U0/shiftReg_ce                                                                                                                                                                                                         | base_i/mnist_edp_0/inst/l1_result_V_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][14]_1                                                                                                                                                                     |                7 |             15 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/relu_U0/shiftReg_ce                                                                                                                                                                                                         |                                                                                                                                                                                                                                                      |                6 |             15 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_1_U0/L2_BIAS_V_load_reg_10670                                                                                                                                                                             |                                                                                                                                                                                                                                                      |                4 |             15 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_1_U0/L2_WEIGHTS_V_U/linear_activationfYi_rom_U/q0_reg_4_0                                                                                                                                                 |                                                                                                                                                                                                                                                      |                6 |             15 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                           |               10 |             15 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[8][1]                                                            | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |                4 |             15 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                4 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/packer_U0/stream_out_V_data_V_1_load_B                                                                                                                                                                                      |                                                                                                                                                                                                                                                      |                5 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                    | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                      |                4 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[31]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                      |                2 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                    | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                      |                4 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                        |                                                                                                                                                                                                                                                      |                3 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/packer_U0/stream_out_V_data_V_1_load_A                                                                                                                                                                                      |                                                                                                                                                                                                                                                      |                3 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                            | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |                8 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/unpacker_U0/stream_in_V_data_V_0_load_A                                                                                                                                                                                     |                                                                                                                                                                                                                                                      |                3 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/unpacker_U0/stream_in_V_data_V_0_load_B                                                                                                                                                                                     |                                                                                                                                                                                                                                                      |                4 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[15]_i_2_n_0                                                                                                               | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[15]_i_1__2_n_0                                                                                                             |                7 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                              | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                8 |             17 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                                      |                7 |             17 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                          |                9 |             17 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                                                 |                                                                                                                                                                                                                                                      |                4 |             18 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/grp_get_result_fu_1555/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                      |               13 |             18 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_1_U0/L2_BIAS_V_U/linear_activationg8j_rom_U/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                      |                3 |             19 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_last                                                                                                                                                                  |                                                                                                                                                                                                                                                      |                4 |             19 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                       |                                                                                                                                                                                                                                                      |                3 |             20 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/L1_WEIGHTS_V_U/linear_activationcud_rom_U/q0_reg_15_0                                                                                                                                                  |                                                                                                                                                                                                                                                      |                9 |             21 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                           |                                                                                                                                                                                                                                                      |                6 |             21 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]           |                6 |             23 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0         | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]   |                6 |             23 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                          | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                6 |             23 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]           |                6 |             23 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                              | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                      |                8 |             23 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_i_reg[22][0]                                                                                                                                  | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                9 |             23 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]  | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]   |                6 |             23 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                       |                                                                                                                                                                                                                                                      |                7 |             24 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                     |                                                                                                                                                                                                                                                      |                6 |             24 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf        |                                                                                                                                                                                                                                                      |                3 |             24 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |                8 |             25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                              | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                7 |             25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                              | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                5 |             25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2_n_0                                           | base_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                              |                8 |             25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_READY_I                                                                                        | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                          |                7 |             25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_1_U0/shiftReg_ce                                                                                                                                                                                          |                                                                                                                                                                                                                                                      |               10 |             26 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg            |                                                                                                                                                                                                                                                      |                4 |             26 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_get_result_fu_434/grp_get_result_fu_434_ap_ce                                                                                                                                                    |                                                                                                                                                                                                                                                      |               18 |             27 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                            |                                                                                                                                                                                                                                                      |                7 |             28 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                         |                                                                                                                                                                                                                                                      |                7 |             28 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                      | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                6 |             28 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                   |                                                                                                                                                                                                                                                      |                4 |             28 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                      |               12 |             29 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/tmp_69_reg_46360                                                                                                                                                                                       |                                                                                                                                                                                                                                                      |               15 |             30 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                     |               13 |             30 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                              | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                   |               10 |             30 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0                                                                                    |                5 |             30 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                  |                                                                                                                                                                                                                                                      |                8 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/l1_result_V_V_U/U_fifo_w16_d1_A_ram/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                8 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                         | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |               10 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                        |                                                                                                                                                                                                                                                      |                9 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                       |                                                                                                                                                                                                                                                      |                7 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1_n_0                                                                                                                        |                                                                                                                                                                                                                                                      |               11 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                       |                                                                                                                                                                                                                                                      |                9 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_address_i_reg[31][0]                                                                                                                                 | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                9 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                            |                                                                                                                                                                                                                                                      |                7 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                         | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |               14 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/unpacker_U0/shiftReg_ce                                                                                                                                                                                                     |                                                                                                                                                                                                                                                      |               10 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                       | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                    |               17 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]               |                                                                                                                                                                                                                                                      |               11 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                              | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                           |                9 |             33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                           |                9 |             33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[31]_i_2_n_0                                                                                                        | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                              |                9 |             35 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                  | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                  |               11 |             36 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                       | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               10 |             37 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_reg_out_reg_1[0]                                                        | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[31]_i_1__2_n_0                                                                                                        |               12 |             37 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_d1_reg                                                                                                                                                               |               10 |             38 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |               16 |             39 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |               18 |             39 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                   | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               15 |             41 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_data_reg_out_reg[34][0]                                                                                                                                  | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               15 |             41 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                      |                6 |             43 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                    |                                                                                                                                                                                                                                                      |                6 |             43 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                      |                9 |             44 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                      |               12 |             44 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                       | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                    |               13 |             44 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                                      |                9 |             45 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                       |                                                                                                                                                                                                                                                      |               11 |             45 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                   | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                     |                8 |             45 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                         | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                    |                8 |             46 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                         | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                 |                8 |             46 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                   | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                     |                9 |             46 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                              | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                             |               12 |             46 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[63]_i_1__0_n_0                                                                              | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg                                                                                                                                                        |               18 |             56 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[63]_i_1_n_0                                                                                 | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_d1_reg                                                                                                                                                               |               14 |             56 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |               18 |             57 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0][0]                                                                                                 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               17 |             57 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                   |               16 |             59 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/mnist_edp_0/inst/packer_U0/ap_rst_n_inv                                                                                                                                                                                                       |               28 |             62 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                           | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                           |               20 |             66 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rready[0]                                                                                                                                |                                                                                                                                                                                                                                                      |               19 |             67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                      |               16 |             67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                              |                                                                                                                                                                                                                                                      |               18 |             67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                     | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                           |               16 |             67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               33 |             67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rready                                                                      |                                                                                                                                                                                                                                                      |               20 |             67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_21_fu_548[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               16 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_22_fu_552[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               45 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_23_fu_556[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               19 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_24_fu_560[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               19 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_25_fu_564[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               18 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_26_fu_568[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               24 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_27_fu_572[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               64 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_28_fu_576[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               16 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_29_fu_580[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               32 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_2_fu_472[79]_i_1_n_3                                                                                                                                                                     |                                                                                                                                                                                                                                                      |               19 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_30_fu_584[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               16 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/reg_18500                                                                                                                                                                                              |                                                                                                                                                                                                                                                      |               30 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_60_fu_704[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               18 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_57_fu_692[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               74 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_45_fu_644[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               15 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_46_fu_648[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               47 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_47_fu_652[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               29 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_48_fu_656[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               25 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_49_fu_660[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               19 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_4_fu_480[79]_i_1_n_3                                                                                                                                                                     |                                                                                                                                                                                                                                                      |               17 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_50_fu_664[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               15 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_51_fu_668[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               19 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_52_fu_672[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               29 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_53_fu_676[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               27 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_54_fu_680[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               30 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_55_fu_684[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               31 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_56_fu_688[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               30 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_19_fu_540[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               16 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_58_fu_696[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               17 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_59_fu_700[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               17 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_5_fu_484[79]_i_1_n_3                                                                                                                                                                     |                                                                                                                                                                                                                                                      |               15 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_61_fu_708[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               16 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_62_fu_712[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               18 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_63_fu_716[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               17 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_64_fu_720[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               17 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_65_fu_724[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               14 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_6_fu_488[79]_i_1_n_3                                                                                                                                                                     |                                                                                                                                                                                                                                                      |               14 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_7_fu_492[79]_i_1_n_3                                                                                                                                                                     |                                                                                                                                                                                                                                                      |               18 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_8_fu_496[79]_i_1_n_3                                                                                                                                                                     |                                                                                                                                                                                                                                                      |               34 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_9_fu_500[79]_i_1_n_3                                                                                                                                                                     |                                                                                                                                                                                                                                                      |               31 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_1_U0/reg_4860                                                                                                                                                                                             |                                                                                                                                                                                                                                                      |               35 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_43_fu_636[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               18 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_20_fu_544[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               24 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_18_fu_536[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               15 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_17_fu_532[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               19 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_16_fu_528[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               29 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_15_fu_524[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               24 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_14_fu_520[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               34 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_13_fu_516[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               16 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_12_fu_512[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               17 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_11_fu_508[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               16 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_10_fu_504[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               13 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_31_fu_588[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               17 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_32_fu_592[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               15 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_33_fu_596[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               46 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_40_fu_624[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               22 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_44_fu_640[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               20 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_42_fu_632[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               19 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_41_fu_628[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               30 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_3_fu_476[79]_i_1_n_3                                                                                                                                                                     |                                                                                                                                                                                                                                                      |               17 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_34_fu_600[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               27 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_39_fu_620[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               15 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_38_fu_616[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               16 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_37_fu_612[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               19 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_36_fu_608[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               15 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_35_fu_604[79]_i_1_n_3                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               16 |             80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_440/grp_multiply_accumulate_fu_440_ap_ce                                                                                                                                  |                                                                                                                                                                                                                                                      |               37 |            109 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/grp_multiply_accumulate_fu_1561_ap_ce                                                                                                                                  |                                                                                                                                                                                                                                                      |               64 |            109 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_reg_765                                                                                                                                                                                  | base_i/mnist_edp_0/inst/linear_activation_U0/acc_36_m_cr_V_reg_1089[79]_i_1_n_3                                                                                                                                                                      |               40 |            160 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_reg_765                                                                                                                                                                                  |                                                                                                                                                                                                                                                      |               30 |            160 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_1_m_cr_V_1_reg_10080                                                                                                                                                                             |                                                                                                                                                                                                                                                      |               80 |            320 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_472/acc_0_m_cr_V_reg_2890                                                                                                                                                 | base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_0_m_cr_V_reg_289                                                                                                                                                                                  |              137 |            400 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_9_m_cr_V_reg_181                                                                                                                                                                                 | base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_5_m_cr_V_reg_229[79]_i_1_n_3                                                                                                                                                                      |               97 |            400 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                      |              174 |            401 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_472/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                      |              137 |            436 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_9_m_cr_V_9_reg_345                                                                                                                                                                               |                                                                                                                                                                                                                                                      |              264 |            800 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_reg_765                                                                                                                                                                                  | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_reg_765[79]_i_1_n_3                                                                                                                                                                       |              236 |            960 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_reg_765                                                                                                                                                                                  | base_i/mnist_edp_0/inst/linear_activation_U0/acc_62_m_cr_V_reg_777[79]_i_1_n_3                                                                                                                                                                       |              337 |           1280 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_10_m_cr_V_1_reg_39090                                                                                                                                                                              |                                                                                                                                                                                                                                                      |              619 |           2480 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_0_m_cr_V_reg_15210                                                                                                                                                                                 | base_i/mnist_edp_0/inst/linear_activation_U0/acc_8_m_cr_V_reg_1425[79]_i_1_n_3                                                                                                                                                                       |              703 |           2560 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1601/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                      |             1118 |           3379 |
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     7 |
| 2      |                     5 |
| 3      |                     2 |
| 4      |                    21 |
| 5      |                    13 |
| 6      |                     5 |
| 7      |                    14 |
| 8      |                    24 |
| 9      |                    15 |
| 10     |                    21 |
| 11     |                     1 |
| 12     |                     5 |
| 13     |                     8 |
| 14     |                     4 |
| 15     |                     6 |
| 16+    |                   178 |
+--------+-----------------------+


