// Seed: 4094756403
module module_0 (
    output wire id_0,
    input  tri1 id_1,
    input  wor  id_2,
    input  tri  id_3
);
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input wor id_2,
    input tri0 id_3,
    input uwire id_4,
    output logic id_5,
    output supply0 id_6,
    input uwire id_7[1 : 1],
    input supply0 id_8,
    output tri id_9,
    input uwire id_10,
    output tri1 id_11,
    input uwire id_12,
    output wand id_13,
    output tri1 id_14
);
  always id_5 <= 1'b0;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_4,
      id_4
  );
  wire id_16;
endmodule
