Analysis & Synthesis report for DE2_NIOS_HOST_MOUSE_VGA
Thu Aug 11 14:49:23 2011
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; Analysis & Synthesis Summary                                          ;
+-----------------------------+-----------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Aug 11 14:49:23 2011       ;
; Quartus II Version          ; 9.0 Build 132 02/25/2009 SJ Web Edition ;
; Revision Name               ; DE2_NIOS_HOST_MOUSE_VGA                 ;
; Top-level Entity Name       ; DE2_NIOS_HOST_MOUSE_VGA                 ;
; Family                      ; Stratix II                              ;
+-----------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                      ;
+----------------------------------------------------------------+-------------------------+-------------------------+
; Option                                                         ; Setting                 ; Default Value           ;
+----------------------------------------------------------------+-------------------------+-------------------------+
; Top-level entity name                                          ; DE2_NIOS_HOST_MOUSE_VGA ; DE2_NIOS_HOST_MOUSE_VGA ;
; Family name                                                    ; Stratix II              ; Stratix                 ;
; Use smart compilation                                          ; Off                     ; Off                     ;
; Restructure Multiplexers                                       ; Auto                    ; Auto                    ;
; Create Debugging Nodes for IP Cores                            ; Off                     ; Off                     ;
; Preserve fewer node names                                      ; On                      ; On                      ;
; Disable OpenCore Plus hardware evaluation                      ; Off                     ; Off                     ;
; Verilog Version                                                ; Verilog_2001            ; Verilog_2001            ;
; VHDL Version                                                   ; VHDL93                  ; VHDL93                  ;
; State Machine Processing                                       ; Auto                    ; Auto                    ;
; Safe State Machine                                             ; Off                     ; Off                     ;
; Extract Verilog State Machines                                 ; On                      ; On                      ;
; Extract VHDL State Machines                                    ; On                      ; On                      ;
; Ignore Verilog initial constructs                              ; Off                     ; Off                     ;
; Iteration limit for constant Verilog loops                     ; 5000                    ; 5000                    ;
; Iteration limit for non-constant Verilog loops                 ; 250                     ; 250                     ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                      ; On                      ;
; Parallel Synthesis                                             ; Off                     ; Off                     ;
; DSP Block Balancing                                            ; Auto                    ; Auto                    ;
; NOT Gate Push-Back                                             ; On                      ; On                      ;
; Power-Up Don't Care                                            ; On                      ; On                      ;
; Remove Redundant Logic Cells                                   ; Off                     ; Off                     ;
; Remove Duplicate Registers                                     ; On                      ; On                      ;
; Ignore CARRY Buffers                                           ; Off                     ; Off                     ;
; Ignore CASCADE Buffers                                         ; Off                     ; Off                     ;
; Ignore GLOBAL Buffers                                          ; Off                     ; Off                     ;
; Ignore ROW GLOBAL Buffers                                      ; Off                     ; Off                     ;
; Ignore LCELL Buffers                                           ; Off                     ; Off                     ;
; Ignore SOFT Buffers                                            ; On                      ; On                      ;
; Limit AHDL Integers to 32 Bits                                 ; Off                     ; Off                     ;
; Optimization Technique                                         ; Balanced                ; Balanced                ;
; Carry Chain Length                                             ; 70                      ; 70                      ;
; Auto Carry Chains                                              ; On                      ; On                      ;
; Auto Open-Drain Pins                                           ; On                      ; On                      ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                     ; Off                     ;
; Auto ROM Replacement                                           ; On                      ; On                      ;
; Auto RAM Replacement                                           ; On                      ; On                      ;
; Auto DSP Block Replacement                                     ; On                      ; On                      ;
; Auto Shift Register Replacement                                ; Auto                    ; Auto                    ;
; Auto Clock Enable Replacement                                  ; On                      ; On                      ;
; Strict RAM Replacement                                         ; Off                     ; Off                     ;
; Allow Synchronous Control Signals                              ; On                      ; On                      ;
; Force Use of Synchronous Clear Signals                         ; Off                     ; Off                     ;
; Auto RAM Block Balancing                                       ; On                      ; On                      ;
; Auto RAM to Logic Cell Conversion                              ; Off                     ; Off                     ;
; Auto Resource Sharing                                          ; Off                     ; Off                     ;
; Allow Any RAM Size For Recognition                             ; Off                     ; Off                     ;
; Allow Any ROM Size For Recognition                             ; Off                     ; Off                     ;
; Allow Any Shift Register Size For Recognition                  ; Off                     ; Off                     ;
; Use LogicLock Constraints during Resource Balancing            ; On                      ; On                      ;
; Ignore translate_off and synthesis_off directives              ; Off                     ; Off                     ;
; Timing-Driven Synthesis                                        ; Off                     ; Off                     ;
; Show Parameter Settings Tables in Synthesis Report             ; On                      ; On                      ;
; Ignore Maximum Fan-Out Assignments                             ; Off                     ; Off                     ;
; Synchronization Register Chain Length                          ; 2                       ; 2                       ;
; PowerPlay Power Optimization                                   ; Normal compilation      ; Normal compilation      ;
; HDL message level                                              ; Level2                  ; Level2                  ;
; Suppress Register Optimization Related Messages                ; Off                     ; Off                     ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                     ; 100                     ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                     ; 100                     ;
; Clock MUX Protection                                           ; On                      ; On                      ;
; Auto Gated Clock Conversion                                    ; Off                     ; Off                     ;
; Block Design Naming                                            ; Auto                    ; Auto                    ;
; SDC constraint protection                                      ; Off                     ; Off                     ;
; Synthesis Effort                                               ; Auto                    ; Auto                    ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                      ; On                      ;
; Analysis & Synthesis Message Level                             ; Medium                  ; Medium                  ;
+----------------------------------------------------------------+-------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+-----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                  ;
+-----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+
; Audio_0.v                         ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/Audio_0.v                         ;
; AUDIO_DAC_FIFO.v                  ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/AUDIO_DAC_FIFO.v                  ;
; Audio_PLL.v                       ; yes             ; User Wizard-Generated File   ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/Audio_PLL.v                       ;
; button_pio.v                      ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/button_pio.v                      ;
; camera.v                          ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/camera.v                          ;
; cpu_0.v                           ; yes             ; Encrypted Altera IP File     ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/cpu_0.v                           ;
; cpu_0_jtag_debug_module_sysclk.v  ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/cpu_0_jtag_debug_module_sysclk.v  ;
; cpu_0_jtag_debug_module_tck.v     ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/cpu_0_jtag_debug_module_tck.v     ;
; cpu_0_jtag_debug_module_wrapper.v ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/cpu_0_jtag_debug_module_wrapper.v ;
; cpu_0_mult_cell.v                 ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/cpu_0_mult_cell.v                 ;
; cpu_0_oci_test_bench.v            ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/cpu_0_oci_test_bench.v            ;
; cpu_0_test_bench.v                ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/cpu_0_test_bench.v                ;
; DE2_NIOS_HOST_MOUSE_VGA.v         ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/DE2_NIOS_HOST_MOUSE_VGA.v         ;
; DM9000A.v                         ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/DM9000A.v                         ;
; DM9000A_IF.v                      ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/DM9000A_IF.v                      ;
; epcs_controller.v                 ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/epcs_controller.v                 ;
; FIFO_16_256.v                     ; yes             ; User Wizard-Generated File   ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/FIFO_16_256.v                     ;
; I2C_AV_Config.v                   ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/I2C_AV_Config.v                   ;
; I2C_Controller.v                  ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/I2C_Controller.v                  ;
; Img_RAM.v                         ; yes             ; User Wizard-Generated File   ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/Img_RAM.v                         ;
; ISP1362.v                         ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/ISP1362.v                         ;
; ISP1362_IF.v                      ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/ISP1362_IF.v                      ;
; jtag_uart.v                       ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/jtag_uart.v                       ;
; lcd.v                             ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/lcd.v                             ;
; led_green.v                       ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/led_green.v                       ;
; led_red.v                         ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/led_red.v                         ;
; Reset_Delay.v                     ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/Reset_Delay.v                     ;
; SD_CLK.v                          ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/SD_CLK.v                          ;
; SD_CMD.v                          ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/SD_CMD.v                          ;
; SD_DAT.v                          ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/SD_DAT.v                          ;
; SDRAM_PLL.v                       ; yes             ; User Wizard-Generated File   ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/SDRAM_PLL.v                       ;
; SEG7_LUT.v                        ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/SEG7_LUT.v                        ;
; SEG7_LUT_8.v                      ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/SEG7_LUT_8.v                      ;
; SRAM_16Bit_512K.v                 ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/SRAM_16Bit_512K.v                 ;
; ssram.v                           ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/ssram.v                           ;
; switch_pio.v                      ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/switch_pio.v                      ;
; ip/TERASIC_CAMERA/CAMERA_IF.v     ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/ip/TERASIC_CAMERA/CAMERA_IF.v     ;
; system_0.v                        ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/system_0.v                        ;
; timer_0.v                         ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/timer_0.v                         ;
; timer_1.v                         ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/timer_1.v                         ;
; uart.v                            ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/uart.v                            ;
; VGA_0.v                           ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/VGA_0.v                           ;
; VGA_Controller.v                  ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/VGA_Controller.v                  ;
; VGA_NIOS_CTRL.v                   ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/VGA_NIOS_CTRL.v                   ;
; VGA_OSD_RAM.v                     ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/VGA_OSD_RAM.v                     ;
; VGA_Param.h                       ; yes             ; User File                    ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/VGA_Param.h                       ;
; altpll.tdf                        ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altpll.tdf                                       ;
; aglobal90.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/aglobal90.inc                                    ;
; stratix_pll.inc                   ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/stratix_pll.inc                                  ;
; stratixii_pll.inc                 ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/stratixii_pll.inc                                ;
; cycloneii_pll.inc                 ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/cycloneii_pll.inc                                ;
; dcfifo.tdf                        ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf                                       ;
; lpm_counter.inc                   ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_counter.inc                                  ;
; lpm_add_sub.inc                   ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.inc                                  ;
; altdpram.inc                      ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altdpram.inc                                     ;
; a_graycounter.inc                 ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/a_graycounter.inc                                ;
; a_fefifo.inc                      ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/a_fefifo.inc                                     ;
; a_gray2bin.inc                    ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/a_gray2bin.inc                                   ;
; dffpipe.inc                       ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/dffpipe.inc                                      ;
; alt_sync_fifo.inc                 ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/alt_sync_fifo.inc                                ;
; lpm_compare.inc                   ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_compare.inc                                  ;
; altsyncram_fifo.inc               ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altsyncram_fifo.inc                              ;
; db/dcfifo_jmj1.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/db/dcfifo_jmj1.tdf                ;
; db/a_graycounter_i96.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/db/a_graycounter_i96.tdf          ;
; db/a_graycounter_9gc.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/db/a_graycounter_9gc.tdf          ;
; db/a_graycounter_8gc.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/db/a_graycounter_8gc.tdf          ;
; db/altsyncram_1m81.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/db/altsyncram_1m81.tdf            ;
; db/dffpipe_ngh.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/db/dffpipe_ngh.tdf                ;
; db/alt_synch_pipe_jcb.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/db/alt_synch_pipe_jcb.tdf         ;
; db/dffpipe_hd9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/db/dffpipe_hd9.tdf                ;
; db/alt_synch_pipe_nc8.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/db/alt_synch_pipe_nc8.tdf         ;
; db/dffpipe_id9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/db/dffpipe_id9.tdf                ;
; db/cmpr_v26.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/db/cmpr_v26.tdf                   ;
; altsyncram.tdf                    ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf                                   ;
; stratix_ram_block.inc             ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/stratix_ram_block.inc                            ;
; lpm_mux.inc                       ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_mux.inc                                      ;
; lpm_decode.inc                    ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_decode.inc                                   ;
; a_rdenreg.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/a_rdenreg.inc                                    ;
; altrom.inc                        ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altrom.inc                                       ;
; altram.inc                        ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altram.inc                                       ;
; altqpram.inc                      ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altqpram.inc                                     ;
; db/altsyncram_s8o1.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/db/altsyncram_s8o1.tdf            ;
; db/decode_3ra.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/db/decode_3ra.tdf                 ;
; db/mux_jlb.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/db/mux_jlb.tdf                    ;
; db/altsyncram_mad1.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/db/altsyncram_mad1.tdf            ;
; db/altsyncram_v2g1.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/db/altsyncram_v2g1.tdf            ;
; db/altsyncram_aqf1.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/db/altsyncram_aqf1.tdf            ;
; db/altsyncram_ksf1.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/db/altsyncram_ksf1.tdf            ;
; db/altsyncram_lsf1.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/db/altsyncram_lsf1.tdf            ;
; altmult_add.tdf                   ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altmult_add.tdf                                  ;
; stratix_mac_mult.inc              ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/stratix_mac_mult.inc                             ;
; stratix_mac_out.inc               ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/stratix_mac_out.inc                              ;
; db/mult_add_6dr2.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/db/mult_add_6dr2.tdf              ;
; db/mult_add_8dr2.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/db/mult_add_8dr2.tdf              ;
; db/altsyncram_e672.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/db/altsyncram_e672.tdf            ;
; db/altsyncram_g602.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/db/altsyncram_g602.tdf            ;
; sld_virtual_jtag_basic.v          ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                         ;
; db/altsyncram_np31.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/db/altsyncram_np31.tdf            ;
; scfifo.tdf                        ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/scfifo.tdf                                       ;
; a_regfifo.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/a_regfifo.inc                                    ;
; a_dpfifo.inc                      ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/a_dpfifo.inc                                     ;
; a_i2fifo.inc                      ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/a_i2fifo.inc                                     ;
; a_fffifo.inc                      ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/a_fffifo.inc                                     ;
; a_f2fifo.inc                      ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/a_f2fifo.inc                                     ;
; db/scfifo_3o21.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/db/scfifo_3o21.tdf                ;
; db/a_dpfifo_au21.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/db/a_dpfifo_au21.tdf              ;
; db/a_fefifo_7cf.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/db/a_fefifo_7cf.tdf               ;
; db/cntr_tk7.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/db/cntr_tk7.tdf                   ;
; db/dpram_7i21.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/db/dpram_7i21.tdf                 ;
; db/altsyncram_bul1.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/db/altsyncram_bul1.tdf            ;
; db/cntr_hkb.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/db/cntr_hkb.tdf                   ;
; alt_jtag_atlantic.v               ; yes             ; Encrypted Megafunction       ; c:/altera/90/quartus/libraries/megafunctions/alt_jtag_atlantic.v                              ;
+-----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Thu Aug 11 14:49:08 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_NIOS_HOST_MOUSE_VGA -c DE2_NIOS_HOST_MOUSE_VGA
Info: Found 1 design units, including 1 entities, in source file Audio_0.v
    Info: Found entity 1: Audio_0
Info: Found 1 design units, including 1 entities, in source file AUDIO_DAC_FIFO.v
    Info: Found entity 1: AUDIO_DAC_FIFO
Info: Found 1 design units, including 1 entities, in source file Audio_PLL.v
    Info: Found entity 1: Audio_PLL
Info: Found 1 design units, including 1 entities, in source file button_pio.v
    Info: Found entity 1: button_pio
Info: Found 1 design units, including 1 entities, in source file camera.v
    Info: Found entity 1: camera
Info: Found 9 design units, including 9 entities, in source file clock_0.v
    Info: Found entity 1: clock_0_master_read_done_sync_module
    Info: Found entity 2: clock_0_master_write_done_sync_module
    Info: Found entity 3: clock_0_edge_to_pulse
    Info: Found entity 4: clock_0_slave_FSM
    Info: Found entity 5: clock_0_slave_read_request_sync_module
    Info: Found entity 6: clock_0_slave_write_request_sync_module
    Info: Found entity 7: clock_0_master_FSM
    Info: Found entity 8: clock_0_bit_pipe
    Info: Found entity 9: clock_0
Info: Found 9 design units, including 9 entities, in source file clock_1.v
    Info: Found entity 1: clock_1_master_read_done_sync_module
    Info: Found entity 2: clock_1_master_write_done_sync_module
    Info: Found entity 3: clock_1_edge_to_pulse
    Info: Found entity 4: clock_1_slave_FSM
    Info: Found entity 5: clock_1_slave_read_request_sync_module
    Info: Found entity 6: clock_1_slave_write_request_sync_module
    Info: Found entity 7: clock_1_master_FSM
    Info: Found entity 8: clock_1_bit_pipe
    Info: Found entity 9: clock_1
Info: Found 25 design units, including 25 entities, in source file cpu_0.v
    Info: Found entity 1: cpu_0_ic_data_module
    Info: Found entity 2: cpu_0_ic_tag_module
    Info: Found entity 3: cpu_0_bht_module
    Info: Found entity 4: cpu_0_register_bank_a_module
    Info: Found entity 5: cpu_0_register_bank_b_module
    Info: Found entity 6: cpu_0_nios2_oci_debug
    Info: Found entity 7: cpu_0_ociram_lpm_dram_bdp_component_module
    Info: Found entity 8: cpu_0_nios2_ocimem
    Info: Found entity 9: cpu_0_nios2_avalon_reg
    Info: Found entity 10: cpu_0_nios2_oci_break
    Info: Found entity 11: cpu_0_nios2_oci_xbrk
    Info: Found entity 12: cpu_0_nios2_oci_dbrk
    Info: Found entity 13: cpu_0_nios2_oci_itrace
    Info: Found entity 14: cpu_0_nios2_oci_td_mode
    Info: Found entity 15: cpu_0_nios2_oci_dtrace
    Info: Found entity 16: cpu_0_nios2_oci_compute_tm_count
    Info: Found entity 17: cpu_0_nios2_oci_fifowp_inc
    Info: Found entity 18: cpu_0_nios2_oci_fifocount_inc
    Info: Found entity 19: cpu_0_nios2_oci_fifo
    Info: Found entity 20: cpu_0_nios2_oci_pib
    Info: Found entity 21: cpu_0_traceram_lpm_dram_bdp_component_module
    Info: Found entity 22: cpu_0_nios2_oci_im
    Info: Found entity 23: cpu_0_nios2_performance_monitors
    Info: Found entity 24: cpu_0_nios2_oci
    Info: Found entity 25: cpu_0
Info: Found 1 design units, including 1 entities, in source file cpu_0_jtag_debug_module.v
    Info: Found entity 1: cpu_0_jtag_debug_module
Info: Found 1 design units, including 1 entities, in source file cpu_0_jtag_debug_module_sysclk.v
    Info: Found entity 1: cpu_0_jtag_debug_module_sysclk
Info: Found 1 design units, including 1 entities, in source file cpu_0_jtag_debug_module_tck.v
    Info: Found entity 1: cpu_0_jtag_debug_module_tck
Info: Found 1 design units, including 1 entities, in source file cpu_0_jtag_debug_module_wrapper.v
    Info: Found entity 1: cpu_0_jtag_debug_module_wrapper
Info: Found 1 design units, including 1 entities, in source file cpu_0_mult_cell.v
    Info: Found entity 1: cpu_0_mult_cell
Info: Found 1 design units, including 1 entities, in source file cpu_0_oci_test_bench.v
    Info: Found entity 1: cpu_0_oci_test_bench
Info: Found 1 design units, including 1 entities, in source file cpu_0_test_bench.v
    Info: Found entity 1: cpu_0_test_bench
Info: Found 1 design units, including 1 entities, in source file DE2_NIOS_HOST_MOUSE_VGA.v
    Info: Found entity 1: DE2_NIOS_HOST_MOUSE_VGA
Info: Found 1 design units, including 1 entities, in source file DM9000A.v
    Info: Found entity 1: DM9000A
Info: Found 1 design units, including 1 entities, in source file DM9000A_IF.v
    Info: Found entity 1: DM9000A_IF
Info: Found 3 design units, including 3 entities, in source file epcs_controller.v
    Info: Found entity 1: epcs_controller_sub
    Info: Found entity 2: tornado_epcs_controller_atom
    Info: Found entity 3: epcs_controller
Info: Found 1 design units, including 1 entities, in source file FIFO_16_256.v
    Info: Found entity 1: FIFO_16_256
Info: Found 1 design units, including 1 entities, in source file I2C_AV_Config.v
    Info: Found entity 1: I2C_AV_Config
Info: Found 1 design units, including 1 entities, in source file I2C_Controller.v
    Info: Found entity 1: I2C_Controller
Info: Found 1 design units, including 1 entities, in source file Img_RAM.v
    Info: Found entity 1: Img_RAM
Info: Found 1 design units, including 1 entities, in source file ISP1362.v
    Info: Found entity 1: ISP1362
Info: Found 1 design units, including 1 entities, in source file ISP1362_IF.v
    Info: Found entity 1: ISP1362_IF
Info: Found 7 design units, including 7 entities, in source file jtag_uart.v
    Info: Found entity 1: jtag_uart_log_module
    Info: Found entity 2: jtag_uart_sim_scfifo_w
    Info: Found entity 3: jtag_uart_scfifo_w
    Info: Found entity 4: jtag_uart_drom_module
    Info: Found entity 5: jtag_uart_sim_scfifo_r
    Info: Found entity 6: jtag_uart_scfifo_r
    Info: Found entity 7: jtag_uart
Info: Found 7 design units, including 7 entities, in source file jtag_uart_0.v
    Info: Found entity 1: jtag_uart_0_log_module
    Info: Found entity 2: jtag_uart_0_sim_scfifo_w
    Info: Found entity 3: jtag_uart_0_scfifo_w
    Info: Found entity 4: jtag_uart_0_drom_module
    Info: Found entity 5: jtag_uart_0_sim_scfifo_r
    Info: Found entity 6: jtag_uart_0_scfifo_r
    Info: Found entity 7: jtag_uart_0
Info: Found 1 design units, including 1 entities, in source file lcd.v
    Info: Found entity 1: lcd
Info: Found 1 design units, including 1 entities, in source file lcd_16207_0.v
    Info: Found entity 1: lcd_16207_0
Info: Found 1 design units, including 1 entities, in source file led_green.v
    Info: Found entity 1: led_green
Info: Found 1 design units, including 1 entities, in source file led_red.v
    Info: Found entity 1: led_red
Info: Found 1 design units, including 1 entities, in source file Reset_Delay.v
    Info: Found entity 1: Reset_Delay
Info: Found 1 design units, including 1 entities, in source file SD_CLK.v
    Info: Found entity 1: SD_CLK
Info: Found 1 design units, including 1 entities, in source file SD_CMD.v
    Info: Found entity 1: SD_CMD
Info: Found 1 design units, including 1 entities, in source file SD_DAT.v
    Info: Found entity 1: SD_DAT
Info: Found 2 design units, including 2 entities, in source file sdram_0.v
    Info: Found entity 1: sdram_0_input_efifo_module
    Info: Found entity 2: sdram_0
Info: Found 2 design units, including 2 entities, in source file sdram_0_test_component.v
    Info: Found entity 1: sdram_0_test_component_ram_module
    Info: Found entity 2: sdram_0_test_component
Info: Found 1 design units, including 1 entities, in source file SDRAM_PLL.v
    Info: Found entity 1: SDRAM_PLL
Info: Found 1 design units, including 1 entities, in source file SEG7_LUT.v
    Info: Found entity 1: SEG7_LUT
Info: Found 1 design units, including 1 entities, in source file SEG7_LUT_8.v
    Info: Found entity 1: SEG7_LUT_8
Info: Found 1 design units, including 1 entities, in source file sram_0.v
    Info: Found entity 1: sram_0
Info: Found 1 design units, including 1 entities, in source file SRAM_16Bit_512K.v
    Info: Found entity 1: SRAM_16Bit_512K
Info: Found 1 design units, including 1 entities, in source file ssram.v
    Info: Found entity 1: ssram
Info: Found 1 design units, including 1 entities, in source file switch_pio.v
    Info: Found entity 1: switch_pio
Info: Found 1 design units, including 1 entities, in source file ip/TERASIC_CAMERA/CAMERA_IF.v
    Info: Found entity 1: CAMERA_IF
Info: Found 29 design units, including 29 entities, in source file system_0.v
    Info: Found entity 1: Audio_0_avalon_slave_0_arbitrator
    Info: Found entity 2: DM9000A_avalon_slave_0_arbitrator
    Info: Found entity 3: ISP1362_avalon_slave_0_arbitrator
    Info: Found entity 4: ISP1362_avalon_slave_1_arbitrator
    Info: Found entity 5: SD_CLK_s1_arbitrator
    Info: Found entity 6: SD_CMD_s1_arbitrator
    Info: Found entity 7: SD_DAT_s1_arbitrator
    Info: Found entity 8: VGA_0_avalon_slave_0_arbitrator
    Info: Found entity 9: button_pio_s1_arbitrator
    Info: Found entity 10: camera_s1_arbitrator
    Info: Found entity 11: system_0_reset_clk_domain_synch_module
    Info: Found entity 12: cpu_0_jtag_debug_module_arbitrator
    Info: Found entity 13: cpu_0_data_master_arbitrator
    Info: Found entity 14: cpu_0_instruction_master_arbitrator
    Info: Found entity 15: epcs_controller_epcs_control_port_arbitrator
    Info: Found entity 16: jtag_uart_avalon_jtag_slave_arbitrator
    Info: Found entity 17: lcd_control_slave_arbitrator
    Info: Found entity 18: led_green_s1_arbitrator
    Info: Found entity 19: led_red_s1_arbitrator
    Info: Found entity 20: ssram_avalon_slave_0_arbitrator
    Info: Found entity 21: switch_pio_s1_arbitrator
    Info: Found entity 22: timer_0_s1_arbitrator
    Info: Found entity 23: timer_1_s1_arbitrator
    Info: Found entity 24: tri_state_bridge_0_avalon_slave_arbitrator
    Info: Found entity 25: tri_state_bridge_0_bridge_arbitrator
    Info: Found entity 26: uart_s1_arbitrator
    Info: Found entity 27: system_0
    Info: Found entity 28: cfi_flash_0_lane0_module
    Info: Found entity 29: cfi_flash_0
Info: Found 5 design units, including 5 entities, in source file system_0_clock_0.v
    Info: Found entity 1: system_0_clock_0_edge_to_pulse
    Info: Found entity 2: system_0_clock_0_slave_FSM
    Info: Found entity 3: system_0_clock_0_master_FSM
    Info: Found entity 4: system_0_clock_0_bit_pipe
    Info: Found entity 5: system_0_clock_0
Info: Found 1 design units, including 1 entities, in source file timer_0.v
    Info: Found entity 1: timer_0
Info: Found 1 design units, including 1 entities, in source file timer_1.v
    Info: Found entity 1: timer_1
Info: Found 7 design units, including 7 entities, in source file uart.v
    Info: Found entity 1: uart_log_module
    Info: Found entity 2: uart_tx
    Info: Found entity 3: uart_rx_stimulus_source_character_source_rom_module
    Info: Found entity 4: uart_rx_stimulus_source
    Info: Found entity 5: uart_rx
    Info: Found entity 6: uart_regs
    Info: Found entity 7: uart
Info: Found 7 design units, including 7 entities, in source file uart_0.v
    Info: Found entity 1: uart_0_log_module
    Info: Found entity 2: uart_0_tx
    Info: Found entity 3: uart_0_rx_stimulus_source_character_source_rom_module
    Info: Found entity 4: uart_0_rx_stimulus_source
    Info: Found entity 5: uart_0_rx
    Info: Found entity 6: uart_0_regs
    Info: Found entity 7: uart_0
Info: Found 1 design units, including 1 entities, in source file VGA_0.v
    Info: Found entity 1: VGA_0
Info: Found 1 design units, including 1 entities, in source file VGA_Controller.v
    Info: Found entity 1: VGA_Controller
Info: Found 1 design units, including 1 entities, in source file VGA_NIOS_CTRL.v
    Info: Found entity 1: VGA_NIOS_CTRL
Info: Found 1 design units, including 1 entities, in source file VGA_OSD_RAM.v
    Info: Found entity 1: VGA_OSD_RAM
Warning (10037): Verilog HDL or VHDL warning at clock_0.v(43): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_0.v(52): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_0.v(88): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_0.v(97): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_0.v(133): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_0.v(185): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_0.v(194): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_0.v(203): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_0.v(311): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_0.v(320): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_0.v(356): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_0.v(365): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_0.v(419): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_0.v(428): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_0.v(437): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_0.v(446): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_0.v(455): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_0.v(571): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_0.v(580): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_0.v(801): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_0.v(810): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_0.v(819): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_0.v(828): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_0.v(837): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_0.v(846): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_0.v(855): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_0.v(864): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_0.v(873): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_1.v(43): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_1.v(52): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_1.v(88): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_1.v(97): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_1.v(133): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_1.v(185): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_1.v(194): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_1.v(203): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_1.v(311): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_1.v(320): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_1.v(356): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_1.v(365): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_1.v(419): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_1.v(428): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_1.v(437): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_1.v(446): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_1.v(455): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_1.v(571): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_1.v(580): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_1.v(801): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_1.v(810): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_1.v(819): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_1.v(828): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_1.v(837): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_1.v(846): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_1.v(855): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_1.v(864): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at clock_1.v(873): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(1720): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(1722): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(1872): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(2774): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at epcs_controller.v(400): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at sdram_0.v(313): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at sdram_0.v(323): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at sdram_0.v(333): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at sdram_0.v(667): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at sdram_0.v(677): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at sdram_0_test_component.v(76): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at system_0_clock_0.v(95): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at system_0_clock_0.v(104): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at system_0_clock_0.v(113): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at system_0_clock_0.v(239): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at system_0_clock_0.v(248): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at system_0_clock_0.v(257): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at system_0_clock_0.v(266): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at system_0_clock_0.v(275): conditional expression evaluates to a constant
Info: Elaborating entity "DE2_NIOS_HOST_MOUSE_VGA" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE2_NIOS_HOST_MOUSE_VGA.v(373): object "PORT_ADDR" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at DE2_NIOS_HOST_MOUSE_VGA.v(408): truncated value with size 16 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at DE2_NIOS_HOST_MOUSE_VGA.v(410): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at DE2_NIOS_HOST_MOUSE_VGA.v(581): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at DE2_NIOS_HOST_MOUSE_VGA.v(596): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at DE2_NIOS_HOST_MOUSE_VGA.v(613): truncated value with size 48 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at DE2_NIOS_HOST_MOUSE_VGA.v(614): truncated value with size 32 to match size of target (1)
Warning (10034): Output port "LEDR[17]" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver
Warning (10034): Output port "LEDR[16]" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver
Warning (10034): Output port "LEDR[15]" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver
Warning (10034): Output port "LEDR[14]" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver
Warning (10034): Output port "LEDR[13]" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver
Warning (10034): Output port "LEDR[12]" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver
Warning (10034): Output port "LEDR[11]" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver
Warning (10034): Output port "LEDR[10]" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver
Warning (10034): Output port "LEDR[9]" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver
Warning (10034): Output port "LEDR[8]" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver
Warning (10034): Output port "LEDR[7]" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver
Warning (10034): Output port "LEDR[6]" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver
Warning (10034): Output port "LEDR[5]" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver
Warning (10034): Output port "LEDR[4]" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver
Warning (10034): Output port "LEDR[3]" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver
Warning (10034): Output port "LEDR[2]" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver
Warning (10034): Output port "LEDR[0]" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver
Warning (10034): Output port "IRDA_TXD" at DE2_NIOS_HOST_MOUSE_VGA.v(196) has no driver
Warning (10034): Output port "OTG_DACK0_N" at DE2_NIOS_HOST_MOUSE_VGA.v(239) has no driver
Warning (10034): Output port "OTG_DACK1_N" at DE2_NIOS_HOST_MOUSE_VGA.v(240) has no driver
Warning (10034): Output port "LCD_RW" at DE2_NIOS_HOST_MOUSE_VGA.v(245) has no driver
Warning (10034): Output port "LCD_EN" at DE2_NIOS_HOST_MOUSE_VGA.v(246) has no driver
Warning (10034): Output port "LCD_RS" at DE2_NIOS_HOST_MOUSE_VGA.v(247) has no driver
Warning (10034): Output port "TDO" at DE2_NIOS_HOST_MOUSE_VGA.v(263) has no driver
Warning (10665): Bidirectional port "AUD_DACLRCK" at DE2_NIOS_HOST_MOUSE_VGA.v(285) has a one-way connection to bidirectional port "AUD_ADCLRCK"
Info: Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:delay1"
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(18): truncated value with size 32 to match size of target (24)
Info: Elaborating entity "SDRAM_PLL" for hierarchy "SDRAM_PLL:PLL1"
Info: Elaborating entity "altpll" for hierarchy "SDRAM_PLL:PLL1|altpll:altpll_component"
Info: Elaborated megafunction instantiation "SDRAM_PLL:PLL1|altpll:altpll_component"
Info: Instantiated megafunction "SDRAM_PLL:PLL1|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "-3000"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "2"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "2"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "1"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "FAST"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_enable0" = "PORT_UNUSED"
    Info: Parameter "port_enable1" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "port_extclkena0" = "PORT_UNUSED"
    Info: Parameter "port_extclkena1" = "PORT_UNUSED"
    Info: Parameter "port_extclkena2" = "PORT_UNUSED"
    Info: Parameter "port_extclkena3" = "PORT_UNUSED"
    Info: Parameter "port_sclkout0" = "PORT_UNUSED"
    Info: Parameter "port_sclkout1" = "PORT_UNUSED"
Info: Elaborating entity "Audio_PLL" for hierarchy "Audio_PLL:PLL2"
Info: Elaborating entity "altpll" for hierarchy "Audio_PLL:PLL2|altpll:altpll_component"
Info: Elaborated megafunction instantiation "Audio_PLL:PLL2|altpll:altpll_component"
Info: Instantiated megafunction "Audio_PLL:PLL2|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "135"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "92"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "37037"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "FAST"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_enable0" = "PORT_UNUSED"
    Info: Parameter "port_enable1" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "port_extclkena0" = "PORT_UNUSED"
    Info: Parameter "port_extclkena1" = "PORT_UNUSED"
    Info: Parameter "port_extclkena2" = "PORT_UNUSED"
    Info: Parameter "port_extclkena3" = "PORT_UNUSED"
    Info: Parameter "port_sclkout0" = "PORT_UNUSED"
    Info: Parameter "port_sclkout1" = "PORT_UNUSED"
Info: Elaborating entity "system_0" for hierarchy "system_0:u0"
Info: Elaborating entity "Audio_0_avalon_slave_0_arbitrator" for hierarchy "system_0:u0|Audio_0_avalon_slave_0_arbitrator:the_Audio_0_avalon_slave_0"
Info: Elaborating entity "Audio_0" for hierarchy "system_0:u0|Audio_0:the_Audio_0"
Info: Elaborating entity "AUDIO_DAC_FIFO" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO"
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_FIFO.v(67): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_FIFO.v(90): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_FIFO.v(98): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_FIFO.v(147): truncated value with size 32 to match size of target (4)
Warning (10034): Output port "oDATA[15]" at AUDIO_DAC_FIFO.v(22) has no driver
Warning (10034): Output port "oDATA[14]" at AUDIO_DAC_FIFO.v(22) has no driver
Warning (10034): Output port "oDATA[13]" at AUDIO_DAC_FIFO.v(22) has no driver
Warning (10034): Output port "oDATA[12]" at AUDIO_DAC_FIFO.v(22) has no driver
Warning (10034): Output port "oDATA[11]" at AUDIO_DAC_FIFO.v(22) has no driver
Warning (10034): Output port "oDATA[10]" at AUDIO_DAC_FIFO.v(22) has no driver
Warning (10034): Output port "oDATA[9]" at AUDIO_DAC_FIFO.v(22) has no driver
Warning (10034): Output port "oDATA[8]" at AUDIO_DAC_FIFO.v(22) has no driver
Warning (10034): Output port "oDATA[7]" at AUDIO_DAC_FIFO.v(22) has no driver
Warning (10034): Output port "oDATA[6]" at AUDIO_DAC_FIFO.v(22) has no driver
Warning (10034): Output port "oDATA[5]" at AUDIO_DAC_FIFO.v(22) has no driver
Warning (10034): Output port "oDATA[4]" at AUDIO_DAC_FIFO.v(22) has no driver
Warning (10034): Output port "oDATA[3]" at AUDIO_DAC_FIFO.v(22) has no driver
Warning (10034): Output port "oDATA[2]" at AUDIO_DAC_FIFO.v(22) has no driver
Warning (10034): Output port "oDATA[1]" at AUDIO_DAC_FIFO.v(22) has no driver
Info: Elaborating entity "FIFO_16_256" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0"
Info: Elaborating entity "dcfifo" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component"
Info: Instantiated megafunction "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info: Parameter "lpm_numwords" = "256"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthu" = "8"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "4"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_jmj1.tdf
    Info: Found entity 1: dcfifo_jmj1
Info: Elaborating entity "dcfifo_jmj1" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_jmj1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_i96.tdf
    Info: Found entity 1: a_graycounter_i96
Info: Elaborating entity "a_graycounter_i96" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_jmj1:auto_generated|a_graycounter_i96:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_9gc.tdf
    Info: Found entity 1: a_graycounter_9gc
Info: Elaborating entity "a_graycounter_9gc" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_jmj1:auto_generated|a_graycounter_9gc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_8gc.tdf
    Info: Found entity 1: a_graycounter_8gc
Info: Elaborating entity "a_graycounter_8gc" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_jmj1:auto_generated|a_graycounter_8gc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1m81.tdf
    Info: Found entity 1: altsyncram_1m81
Info: Elaborating entity "altsyncram_1m81" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_jmj1:auto_generated|altsyncram_1m81:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf
    Info: Found entity 1: dffpipe_ngh
Info: Elaborating entity "dffpipe_ngh" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_jmj1:auto_generated|dffpipe_ngh:rdaclr"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jcb.tdf
    Info: Found entity 1: alt_synch_pipe_jcb
Info: Elaborating entity "alt_synch_pipe_jcb" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_jmj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info: Found entity 1: dffpipe_hd9
Info: Elaborating entity "dffpipe_hd9" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_jmj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe13"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf
    Info: Found entity 1: alt_synch_pipe_nc8
Info: Elaborating entity "alt_synch_pipe_nc8" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_jmj1:auto_generated|alt_synch_pipe_nc8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info: Found entity 1: dffpipe_id9
Info: Elaborating entity "dffpipe_id9" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_jmj1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe16"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_v26.tdf
    Info: Found entity 1: cmpr_v26
Info: Elaborating entity "cmpr_v26" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_jmj1:auto_generated|cmpr_v26:rdempty_eq_comp"
Info: Elaborating entity "DM9000A_avalon_slave_0_arbitrator" for hierarchy "system_0:u0|DM9000A_avalon_slave_0_arbitrator:the_DM9000A_avalon_slave_0"
Info: Elaborating entity "DM9000A" for hierarchy "system_0:u0|DM9000A:the_DM9000A"
Info: Elaborating entity "DM9000A_IF" for hierarchy "system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF"
Info: Elaborating entity "ISP1362_avalon_slave_0_arbitrator" for hierarchy "system_0:u0|ISP1362_avalon_slave_0_arbitrator:the_ISP1362_avalon_slave_0"
Info: Elaborating entity "ISP1362_avalon_slave_1_arbitrator" for hierarchy "system_0:u0|ISP1362_avalon_slave_1_arbitrator:the_ISP1362_avalon_slave_1"
Info: Elaborating entity "ISP1362" for hierarchy "system_0:u0|ISP1362:the_ISP1362"
Info: Elaborating entity "ISP1362_IF" for hierarchy "system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF"
Info: Elaborating entity "SD_CLK_s1_arbitrator" for hierarchy "system_0:u0|SD_CLK_s1_arbitrator:the_SD_CLK_s1"
Info: Elaborating entity "SD_CLK" for hierarchy "system_0:u0|SD_CLK:the_SD_CLK"
Info: Elaborating entity "SD_CMD_s1_arbitrator" for hierarchy "system_0:u0|SD_CMD_s1_arbitrator:the_SD_CMD_s1"
Info: Elaborating entity "SD_CMD" for hierarchy "system_0:u0|SD_CMD:the_SD_CMD"
Info: Elaborating entity "SD_DAT_s1_arbitrator" for hierarchy "system_0:u0|SD_DAT_s1_arbitrator:the_SD_DAT_s1"
Info: Elaborating entity "SD_DAT" for hierarchy "system_0:u0|SD_DAT:the_SD_DAT"
Info: Elaborating entity "VGA_0_avalon_slave_0_arbitrator" for hierarchy "system_0:u0|VGA_0_avalon_slave_0_arbitrator:the_VGA_0_avalon_slave_0"
Info: Elaborating entity "VGA_0" for hierarchy "system_0:u0|VGA_0:the_VGA_0"
Info: Elaborating entity "VGA_NIOS_CTRL" for hierarchy "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL"
Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(83): truncated value with size 16 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(84): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(85): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(86): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(87): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(88): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(89): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(90): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(91): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(92): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(93): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(94): truncated value with size 16 to match size of target (10)
Info: Elaborating entity "VGA_Controller" for hierarchy "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(76): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(79): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(82): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(100): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(101): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(102): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(161): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(187): truncated value with size 32 to match size of target (10)
Info: Elaborating entity "VGA_OSD_RAM" for hierarchy "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1"
Info: Elaborating entity "Img_RAM" for hierarchy "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0"
Info: Elaborating entity "altsyncram" for hierarchy "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component"
Info: Instantiated megafunction "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "ram_block_type" = "M4K"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "width_a" = "1"
    Info: Parameter "widthad_a" = "19"
    Info: Parameter "numwords_a" = "307200"
    Info: Parameter "width_b" = "8"
    Info: Parameter "widthad_b" = "16"
    Info: Parameter "numwords_b" = "38400"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "outdata_reg_b" = "CLOCK1"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "init_file" = "Img_DATA.hex"
    Info: Parameter "init_file_layout" = "PORT_B"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_s8o1.tdf
    Info: Found entity 1: altsyncram_s8o1
Info: Elaborating entity "altsyncram_s8o1" for hierarchy "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_s8o1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_3ra.tdf
    Info: Found entity 1: decode_3ra
Info: Elaborating entity "decode_3ra" for hierarchy "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_s8o1:auto_generated|decode_3ra:decode2"
Info: Elaborating entity "decode_3ra" for hierarchy "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_s8o1:auto_generated|decode_3ra:rden_decode"
Info: Found 1 design units, including 1 entities, in source file db/mux_jlb.tdf
    Info: Found entity 1: mux_jlb
Info: Elaborating entity "mux_jlb" for hierarchy "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_s8o1:auto_generated|mux_jlb:mux3"
Info: Elaborating entity "button_pio_s1_arbitrator" for hierarchy "system_0:u0|button_pio_s1_arbitrator:the_button_pio_s1"
Info: Elaborating entity "button_pio" for hierarchy "system_0:u0|button_pio:the_button_pio"
Info: Elaborating entity "camera_s1_arbitrator" for hierarchy "system_0:u0|camera_s1_arbitrator:the_camera_s1"
Info: Elaborating entity "system_0_reset_clk_domain_synch_module" for hierarchy "system_0:u0|system_0_reset_clk_domain_synch_module:system_0_reset_clk_domain_synch"
Info: Elaborating entity "camera" for hierarchy "system_0:u0|camera:the_camera"
Info: Elaborating entity "CAMERA_IF" for hierarchy "system_0:u0|camera:the_camera|CAMERA_IF:camera"
Info: Elaborating entity "cpu_0_jtag_debug_module_arbitrator" for hierarchy "system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module"
Info: Elaborating entity "cpu_0_data_master_arbitrator" for hierarchy "system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master"
Info: Elaborating entity "cpu_0_instruction_master_arbitrator" for hierarchy "system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master"
Info: Elaborating entity "cpu_0" for hierarchy "system_0:u0|cpu_0:the_cpu_0"
Info: Elaborating entity "cpu_0_test_bench" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench"
Info: Elaborating entity "cpu_0_ic_data_module" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data"
Info: Elaborating entity "altsyncram" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram"
Info: Instantiated megafunction "system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mad1.tdf
    Info: Found entity 1: altsyncram_mad1
Info: Elaborating entity "altsyncram_mad1" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_mad1:auto_generated"
Info: Elaborating entity "cpu_0_ic_tag_module" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag"
Info: Elaborating entity "altsyncram" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram"
Info: Instantiated megafunction "system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_ic_tag_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "21"
    Info: Parameter "width_b" = "21"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_v2g1.tdf
    Info: Found entity 1: altsyncram_v2g1
Info: Elaborating entity "altsyncram_v2g1" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_v2g1:auto_generated"
Info: Elaborating entity "cpu_0_bht_module" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht"
Info: Elaborating entity "altsyncram" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "system_0:u0|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram"
Info: Instantiated megafunction "system_0:u0|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_bht_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "2"
    Info: Parameter "width_b" = "2"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_aqf1.tdf
    Info: Found entity 1: altsyncram_aqf1
Info: Elaborating entity "altsyncram_aqf1" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_aqf1:auto_generated"
Info: Elaborating entity "cpu_0_register_bank_a_module" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a"
Info: Elaborating entity "altsyncram" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info: Instantiated megafunction "system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_rf_ram_a.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ksf1.tdf
    Info: Found entity 1: altsyncram_ksf1
Info: Elaborating entity "altsyncram_ksf1" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_ksf1:auto_generated"
Info: Elaborating entity "cpu_0_register_bank_b_module" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b"
Info: Elaborating entity "altsyncram" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info: Instantiated megafunction "system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_rf_ram_b.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lsf1.tdf
    Info: Found entity 1: altsyncram_lsf1
Info: Elaborating entity "altsyncram_lsf1" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_lsf1:auto_generated"
Info: Elaborating entity "cpu_0_mult_cell" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell"
Info: Elaborating entity "altmult_add" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Elaborated megafunction instantiation "system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Instantiated megafunction "system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1" with the following parameter:
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info: Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info: Parameter "dedicated_multiplier_circuitry" = "YES"
    Info: Parameter "input_register_a0" = "UNREGISTERED"
    Info: Parameter "input_register_b0" = "UNREGISTERED"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altmult_add"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "1"
    Info: Parameter "output_register" = "UNREGISTERED"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "UNSIGNED"
    Info: Parameter "representation_b" = "UNSIGNED"
    Info: Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info: Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info: Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info: Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info: Parameter "signed_register_a" = "UNREGISTERED"
    Info: Parameter "signed_register_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_result" = "32"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_6dr2.tdf
    Info: Found entity 1: mult_add_6dr2
Info: Elaborating entity "mult_add_6dr2" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_6dr2:auto_generated"
Info: Elaborating entity "altmult_add" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Elaborated megafunction instantiation "system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Instantiated megafunction "system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2" with the following parameter:
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info: Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info: Parameter "dedicated_multiplier_circuitry" = "YES"
    Info: Parameter "input_register_a0" = "UNREGISTERED"
    Info: Parameter "input_register_b0" = "UNREGISTERED"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altmult_add"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "1"
    Info: Parameter "output_register" = "UNREGISTERED"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "UNSIGNED"
    Info: Parameter "representation_b" = "UNSIGNED"
    Info: Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info: Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info: Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info: Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info: Parameter "signed_register_a" = "UNREGISTERED"
    Info: Parameter "signed_register_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_result" = "16"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_8dr2.tdf
    Info: Found entity 1: mult_add_8dr2
Info: Elaborating entity "mult_add_8dr2" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_8dr2:auto_generated"
Info: Elaborating entity "cpu_0_nios2_oci" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"
Info: Elaborating entity "cpu_0_nios2_oci_debug" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug"
Info: Elaborating entity "cpu_0_nios2_ocimem" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem"
Info: Elaborating entity "cpu_0_ociram_lpm_dram_bdp_component_module" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "cpu_0_ociram_default_contents.mif"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e672.tdf
    Info: Found entity 1: altsyncram_e672
Info: Elaborating entity "altsyncram_e672" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e672:auto_generated"
Info: Elaborating entity "cpu_0_nios2_avalon_reg" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg"
Info: Elaborating entity "cpu_0_nios2_oci_break" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break"
Info: Elaborating entity "cpu_0_nios2_oci_xbrk" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk"
Info: Elaborating entity "cpu_0_nios2_oci_dbrk" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk"
Info: Elaborating entity "cpu_0_nios2_oci_itrace" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace"
Info: Elaborating entity "cpu_0_nios2_oci_dtrace" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace"
Info: Elaborating entity "cpu_0_nios2_oci_td_mode" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode"
Info: Elaborating entity "cpu_0_nios2_oci_fifo" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo"
Info: Elaborating entity "cpu_0_nios2_oci_compute_tm_count" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count"
Info: Elaborating entity "cpu_0_nios2_oci_fifowp_inc" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp"
Info: Elaborating entity "cpu_0_nios2_oci_fifocount_inc" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount"
Info: Elaborating entity "cpu_0_oci_test_bench" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench"
Info: Elaborating entity "cpu_0_nios2_oci_pib" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib"
Info: Elaborating entity "cpu_0_nios2_oci_im" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im"
Info: Elaborating entity "cpu_0_traceram_lpm_dram_bdp_component_module" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "36"
    Info: Parameter "width_b" = "36"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g602.tdf
    Info: Found entity 1: altsyncram_g602
Info: Elaborating entity "altsyncram_g602" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g602:auto_generated"
Info: Elaborating entity "cpu_0_jtag_debug_module_wrapper" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper"
Info: Elaborating entity "cpu_0_jtag_debug_module_tck" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck"
Info: Elaborating entity "cpu_0_jtag_debug_module_sysclk" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk"
Info: Elaborating entity "sld_virtual_jtag_basic" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info: Elaborated megafunction instantiation "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info: Instantiated megafunction "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy" with the following parameter:
    Info: Parameter "sld_auto_instance_index" = "YES"
    Info: Parameter "sld_instance_index" = "0"
    Info: Parameter "sld_ir_width" = "2"
    Info: Parameter "sld_mfg_id" = "70"
    Info: Parameter "sld_sim_action" = ""
    Info: Parameter "sld_sim_n_scan" = "0"
    Info: Parameter "sld_sim_total_length" = "0"
    Info: Parameter "sld_type_id" = "34"
    Info: Parameter "sld_version" = "3"
Info: Elaborating entity "sld_virtual_jtag_impl" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info: Elaborated megafunction instantiation "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info: Elaborating entity "epcs_controller_epcs_control_port_arbitrator" for hierarchy "system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port"
Info: Elaborating entity "epcs_controller" for hierarchy "system_0:u0|epcs_controller:the_epcs_controller"
Info: Elaborating entity "epcs_controller_sub" for hierarchy "system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub"
Info: Elaborating entity "tornado_epcs_controller_atom" for hierarchy "system_0:u0|epcs_controller:the_epcs_controller|tornado_epcs_controller_atom:the_tornado_epcs_controller_atom"
Info: Elaborating entity "altsyncram" for hierarchy "system_0:u0|epcs_controller:the_epcs_controller|altsyncram:the_boot_copier_rom"
Info: Elaborated megafunction instantiation "system_0:u0|epcs_controller:the_epcs_controller|altsyncram:the_boot_copier_rom"
Info: Instantiated megafunction "system_0:u0|epcs_controller:the_epcs_controller|altsyncram:the_boot_copier_rom" with the following parameter:
    Info: Parameter "byte_size" = "8"
    Info: Parameter "init_file" = "epcs_controller_boot_rom.hex"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "widthad_a" = "7"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_np31.tdf
    Info: Found entity 1: altsyncram_np31
Info: Elaborating entity "altsyncram_np31" for hierarchy "system_0:u0|epcs_controller:the_epcs_controller|altsyncram:the_boot_copier_rom|altsyncram_np31:auto_generated"
Info: Elaborating entity "jtag_uart_avalon_jtag_slave_arbitrator" for hierarchy "system_0:u0|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
Info: Elaborating entity "jtag_uart" for hierarchy "system_0:u0|jtag_uart:the_jtag_uart"
Info: Elaborating entity "jtag_uart_scfifo_w" for hierarchy "system_0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w"
Info: Elaborating entity "scfifo" for hierarchy "system_0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Elaborated megafunction instantiation "system_0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Instantiated megafunction "system_0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_3o21.tdf
    Info: Found entity 1: scfifo_3o21
Info: Elaborating entity "scfifo_3o21" for hierarchy "system_0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3o21:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_au21.tdf
    Info: Found entity 1: a_dpfifo_au21
Info: Elaborating entity "a_dpfifo_au21" for hierarchy "system_0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3o21:auto_generated|a_dpfifo_au21:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info: Found entity 1: a_fefifo_7cf
Info: Elaborating entity "a_fefifo_7cf" for hierarchy "system_0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3o21:auto_generated|a_dpfifo_au21:dpfifo|a_fefifo_7cf:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_tk7.tdf
    Info: Found entity 1: cntr_tk7
Info: Elaborating entity "cntr_tk7" for hierarchy "system_0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3o21:auto_generated|a_dpfifo_au21:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_7i21.tdf
    Info: Found entity 1: dpram_7i21
Info: Elaborating entity "dpram_7i21" for hierarchy "system_0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3o21:auto_generated|a_dpfifo_au21:dpfifo|dpram_7i21:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bul1.tdf
    Info: Found entity 1: altsyncram_bul1
Info: Elaborating entity "altsyncram_bul1" for hierarchy "system_0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3o21:auto_generated|a_dpfifo_au21:dpfifo|dpram_7i21:FIFOram|altsyncram_bul1:altsyncram2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_hkb.tdf
    Info: Found entity 1: cntr_hkb
Info: Elaborating entity "cntr_hkb" for hierarchy "system_0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3o21:auto_generated|a_dpfifo_au21:dpfifo|cntr_hkb:rd_ptr_count"
Info: Elaborating entity "jtag_uart_scfifo_r" for hierarchy "system_0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r"
Info: Elaborating entity "alt_jtag_atlantic" for hierarchy "system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info: Elaborated megafunction instantiation "system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info: Instantiated megafunction "system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info: Parameter "INSTANCE_ID" = "0"
    Info: Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info: Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info: Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info: Elaborating entity "lcd_control_slave_arbitrator" for hierarchy "system_0:u0|lcd_control_slave_arbitrator:the_lcd_control_slave"
Info: Elaborating entity "lcd" for hierarchy "system_0:u0|lcd:the_lcd"
Info: Elaborating entity "led_green_s1_arbitrator" for hierarchy "system_0:u0|led_green_s1_arbitrator:the_led_green_s1"
Info: Elaborating entity "led_green" for hierarchy "system_0:u0|led_green:the_led_green"
Info: Elaborating entity "led_red_s1_arbitrator" for hierarchy "system_0:u0|led_red_s1_arbitrator:the_led_red_s1"
Info: Elaborating entity "led_red" for hierarchy "system_0:u0|led_red:the_led_red"
Info: Elaborating entity "ssram_avalon_slave_0_arbitrator" for hierarchy "system_0:u0|ssram_avalon_slave_0_arbitrator:the_ssram_avalon_slave_0"
Info: Elaborating entity "ssram" for hierarchy "system_0:u0|ssram:the_ssram"
Info: Elaborating entity "SRAM_16Bit_512K" for hierarchy "system_0:u0|ssram:the_ssram|SRAM_16Bit_512K:the_SRAM_16Bit_512K"
Info: Elaborating entity "switch_pio_s1_arbitrator" for hierarchy "system_0:u0|switch_pio_s1_arbitrator:the_switch_pio_s1"
Info: Elaborating entity "switch_pio" for hierarchy "system_0:u0|switch_pio:the_switch_pio"
Info: Elaborating entity "timer_0_s1_arbitrator" for hierarchy "system_0:u0|timer_0_s1_arbitrator:the_timer_0_s1"
Info: Elaborating entity "timer_0" for hierarchy "system_0:u0|timer_0:the_timer_0"
Info: Elaborating entity "timer_1_s1_arbitrator" for hierarchy "system_0:u0|timer_1_s1_arbitrator:the_timer_1_s1"
Info: Elaborating entity "timer_1" for hierarchy "system_0:u0|timer_1:the_timer_1"
Info: Elaborating entity "tri_state_bridge_0_avalon_slave_arbitrator" for hierarchy "system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave"
Info: Elaborating entity "uart_s1_arbitrator" for hierarchy "system_0:u0|uart_s1_arbitrator:the_uart_s1"
Info: Elaborating entity "uart" for hierarchy "system_0:u0|uart:the_uart"
Info: Elaborating entity "uart_tx" for hierarchy "system_0:u0|uart:the_uart|uart_tx:the_uart_tx"
Info: Elaborating entity "uart_rx" for hierarchy "system_0:u0|uart:the_uart|uart_rx:the_uart_rx"
Info: Elaborating entity "uart_rx_stimulus_source" for hierarchy "system_0:u0|uart:the_uart|uart_rx:the_uart_rx|uart_rx_stimulus_source:the_uart_rx_stimulus_source"
Info: Elaborating entity "uart_regs" for hierarchy "system_0:u0|uart:the_uart|uart_regs:the_uart_regs"
Info: Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:u1"
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:u1|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "SEG7_LUT_8" for hierarchy "SEG7_LUT_8:u5"
Info: Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_8:u5|SEG7_LUT:u0"
Error: Node instance "u8" instantiates undefined entity "I2C_CCD_Config" File: C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/DE2_NIOS_HOST_MOUSE_VGA.v Line: 628
Error: Node instance "u2" instantiates undefined entity "C_Reset_Delay" File: C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/DE2_NIOS_HOST_MOUSE_VGA.v Line: 635
Error: Node instance "u4" instantiates undefined entity "RAW2RGB" File: C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/DE2_NIOS_HOST_MOUSE_VGA.v Line: 648
Error: Node instance "u3" instantiates undefined entity "CCD_Capture" File: C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/DE2_NIOS_HOST_MOUSE_VGA.v Line: 664
Error: Node instance "u7" instantiates undefined entity "Sdram_Control_4Port" File: C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/DE2_NIOS_HOST_MOUSE_VGA.v Line: 727
Info: Generated suppressed messages file C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/DE2_NIOS_HOST_MOUSE_VGA.map.smsg
Error: Quartus II Analysis & Synthesis was unsuccessful. 5 errors, 152 warnings
    Error: Peak virtual memory: 211 megabytes
    Error: Processing ended: Thu Aug 11 14:49:23 2011
    Error: Elapsed time: 00:00:15
    Error: Total CPU time (on all processors): 00:00:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Documents and Settings/sudarshan/Desktop/lab2_new camera/DE2_NIOS_HOST_MOUSE_VGA.map.smsg.


