/* bench 7547.1.0 058a5096190d */
/* bench 7547.1.1 eb194172a8b3 */
/* bench 7547.1.2 c56e4e326044 */
/* bench 7547.1.3 d94eb108f6d6 */
/* bench 7547.1.4 026b64546529 */
/* bench 7547.1.5 319e5584dd64 */
/* bench 7547.1.6 bd471c0d9d28 */
/* bench 7547.1.7 051165438e37 */
/*
 * Copyright 2008 Freescale Semiconductor, Inc.
 */

#include <linux/stddef.h>
#include <linux/kernel.h>
#include <linux/interrupt.h>
#include <linux/of_irq.h>
#include <linux/of_platform.h>

#include <asm/mpic.h>
#include <asm/i8259.h>

/* bench 2269.1.0 3d57f0e93856 */
/* bench 2269.1.1 4d7e8db596c2 */
/* bench 2269.1.2 45a878e177e0 */
/* bench 2269.1.3 481c78e80875 */
/* bench 2269.1.4 d242f0fc8297 */
/* bench 2269.1.5 abb099280ae0 */
/* bench 4295.2.0 15a7f964a7d6 */
/* bench 4295.2.1 d8fdba55645c */
/* bench 4295.2.2 e85dcd560459 */
/* bench 4295.2.3 d54189b1351e */
/* bench 4295.2.4 8dcc90b3949d */
/* bench 4295.2.5 6326eb8b17ea */
/* bench 4295.2.6 d3ac507e1a71 */
/* bench 4295.2.7 e174a89d6453 */
/* bench 4295.2.8 5e09667ed0e8 */
/* bench 4295.2.9 d34e3cdeff4e */
/* bench 2269.1.9 6a222595108f */
{
	struct irq_chip *chip = irq_desc_get_chip(desc);
/* bench 7975.1.0 5ad473d9e86b */
/* bench 7975.1.1 680ffc371714 */
/* bench 7975.1.2 172c3d37fef6 */
/* bench 7975.1.3 9129676faa0e */
/* bench 7975.1.4 da8ad947d407 */
	unsigned int cascade_irq = i8259_irq();

	if (cascade_irq)
		generic_handle_irq(cascade_irq);

	chip->irq_eoi(&desc->irq_data);
/* bench 24221.1.0 df3b9839e3ce */
/* bench 24221.1.1 3242e5faac04 */
/* bench 24221.1.2 818fb77c1ed9 */
/* bench 24221.1.3 8e3d2d6cd5d1 */
/* bench 24221.1.4 d7d84fce3235 */
/* bench 24221.1.5 e9296ac61a2a */
/* bench 24221.1.6 110e224928d3 */
/* bench 24221.1.7 4f5f375fca8f */
/* bench 24221.1.8 34e5505b59eb */
/* bench 24221.1.9 1a341c15996e */
/* bench 24221.1.10 4191f100ed2e */
/* bench 24221.1.11 aceb7c1df670 */
#endif	/* CONFIG_PPC_I8259 */

void __init mpc86xx_init_irq(void)
{
#ifdef CONFIG_PPC_I8259
	struct device_node *np;
	struct device_node *cascade_node = NULL;
	int cascade_irq;
#endif

	struct mpic *mpic = mpic_alloc(NULL, 0, MPIC_BIG_ENDIAN |
			MPIC_SINGLE_DEST_CPU,
			0, 256, " MPIC     ");
	BUG_ON(mpic == NULL);

	mpic_init(mpic);

#ifdef CONFIG_PPC_I8259
	/* Initialize i8259 controller */
	for_each_node_by_type(np, "interrupt-controller")
		if (of_device_is_compatible(np, "chrp,iic")) {
			cascade_node = np;
			break;
		}

	if (cascade_node == NULL) {
		printk(KERN_DEBUG "Could not find i8259 PIC\n");
		return;
	}

	cascade_irq = irq_of_parse_and_map(cascade_node, 0);
	if (!cascade_irq) {
		printk(KERN_ERR "Failed to map cascade interrupt\n");
		return;
	}

	i8259_init(cascade_node, 0);
	of_node_put(cascade_node);

	irq_set_chained_handler(cascade_irq, mpc86xx_8259_cascade);
#endif
}
