// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition"

// DATE "08/09/2017 14:35:15"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	LEDG,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	UART_TXD,
	CLOCK_50,
	KEY,
	SW);
output 	[7:0] LEDG;
output 	[17:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	UART_TXD;
input 	CLOCK_50;
input 	[4:0] KEY;
input 	[17:0] SW;

// Design Ports Information
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UART_TXD	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[4]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("top_v.sdo");
// synopsys translate_on

wire \ram_top1|error_address_1[0]_QIC_DANGLING_PORT0~combout ;
wire \ram_top1|error_address_1[9]_QIC_DANGLING_PORT0~combout ;
wire \ram_top1|error_address_1[8]_QIC_DANGLING_PORT0~combout ;
wire \ram_top1|error_address_1[7]_QIC_DANGLING_PORT0~combout ;
wire \ram_top1|error_address_1[6]_QIC_DANGLING_PORT0~combout ;
wire \ram_top1|error_address_1[5]_QIC_DANGLING_PORT0~combout ;
wire \ram_top1|error_address_1[4]_QIC_DANGLING_PORT0~combout ;
wire \ram_top1|error_address_1[3]_QIC_DANGLING_PORT0~combout ;
wire \ram_top1|error_address_1[2]_QIC_DANGLING_PORT0~combout ;
wire \ram_top1|error_address_1[1]_QIC_DANGLING_PORT0~combout ;
wire \ram_top1|error_address_2[0]_QIC_DANGLING_PORT0~combout ;
wire \ram_top1|error_address_2[9]_QIC_DANGLING_PORT0~combout ;
wire \ram_top1|error_address_2[8]_QIC_DANGLING_PORT0~combout ;
wire \ram_top1|error_address_2[7]_QIC_DANGLING_PORT0~combout ;
wire \ram_top1|error_address_2[6]_QIC_DANGLING_PORT0~combout ;
wire \ram_top1|error_address_2[5]_QIC_DANGLING_PORT0~combout ;
wire \ram_top1|error_address_2[4]_QIC_DANGLING_PORT0~combout ;
wire \ram_top1|error_address_2[3]_QIC_DANGLING_PORT0~combout ;
wire \ram_top1|error_address_2[2]_QIC_DANGLING_PORT0~combout ;
wire \ram_top1|error_address_2[1]_QIC_DANGLING_PORT0~combout ;
wire \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ;
wire \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a9 ;
wire \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a8 ;
wire \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a7 ;
wire \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a6 ;
wire \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a5 ;
wire \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a4 ;
wire \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a3 ;
wire \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a2 ;
wire \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a1 ;
wire \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ;
wire \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a9 ;
wire \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a8 ;
wire \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a7 ;
wire \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a6 ;
wire \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a5 ;
wire \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a4 ;
wire \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a3 ;
wire \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a2 ;
wire \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a1 ;
wire \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1 ;
wire \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0_combout ;
wire \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~3 ;
wire \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2_combout ;
wire \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout ;
wire \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1 ;
wire \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0_combout ;
wire \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~3 ;
wire \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2_combout ;
wire \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout ;
wire \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ;
wire \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ;
wire \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ;
wire \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \KEY[4]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[14]~input_o ;
wire \SW[15]~input_o ;
wire \SW[16]~input_o ;
wire \SW[17]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \ram_top1|RAM_Controller1|prev_add[2]~feeder_combout ;
wire \ram_top1|RAM_Controller1|prev_add[3]~feeder_combout ;
wire \ram_top1|RAM_Controller1|prev_add[5]~feeder_combout ;
wire \ram_top1|RAM_Controller1|prev_add[6]~feeder_combout ;
wire \ram_top1|RAM_Controller1|prev_add[7]~feeder_combout ;
wire \ram_top1|~GND~combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \SW[0]~input_o ;
wire \ram_top1|counter[0]~87_combout ;
wire \ram_top1|state.start_write~feeder_combout ;
wire \ram_top1|state.start_write~q ;
wire \ram_top1|LessThan0~4_combout ;
wire \ram_top1|reset~0_combout ;
wire \ram_top1|reset~reg0feeder_combout ;
wire \ram_top1|reset~reg0_q ;
wire \pll1|state.begin_sweep~0_combout ;
wire \pll1|state.begin_sweep~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita0~combout ;
wire \~GND~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita0~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita1~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout ;
wire \pll1|state~52_combout ;
wire \pll1|state.write_N~q ;
wire \pll1|Selector0~0_combout ;
wire \pll1|state.wait_busy_N~q ;
wire \pll1|state~65_combout ;
wire \pll1|state.hold_N~q ;
wire \pll1|state~64_combout ;
wire \pll1|state.cycle_N~q ;
wire \pll1|state~53_combout ;
wire \pll1|state.write_C_high~q ;
wire \pll1|Selector9~0_combout ;
wire \pll1|state.wait_busy_C_high~q ;
wire \pll1|state~63_combout ;
wire \pll1|state.hold_C_high~q ;
wire \pll1|state~61_combout ;
wire \pll1|state.cycle_C_high~q ;
wire \pll1|state~54_combout ;
wire \pll1|state.write_C_low~q ;
wire \pll1|Selector11~0_combout ;
wire \pll1|state.wait_busy_C_low~q ;
wire \pll1|state~60_combout ;
wire \pll1|state.hold_C_low~q ;
wire \pll1|state~71_combout ;
wire \pll1|state.cycle_C_low~q ;
wire \pll1|state~55_combout ;
wire \pll1|state.write_C1_high~q ;
wire \pll1|WideOr39~0_combout ;
wire \pll1|Selector13~0_combout ;
wire \pll1|state.wait_busy_C1_high~q ;
wire \pll1|state~70_combout ;
wire \pll1|state.hold_C1_high~q ;
wire \pll1|state~73_combout ;
wire \pll1|state.cycle_C1_high~q ;
wire \pll1|state~56_combout ;
wire \pll1|state.write_C1_low~q ;
wire \pll1|Selector15~0_combout ;
wire \pll1|state.wait_busy_C1_low~q ;
wire \pll1|state~72_combout ;
wire \pll1|state.hold_C1_low~q ;
wire \pll1|state~67_combout ;
wire \pll1|state.cycle_C1_low~q ;
wire \pll1|state~57_combout ;
wire \pll1|state.write_C2_high~q ;
wire \pll1|Selector17~0_combout ;
wire \pll1|state.wait_busy_C2_high~q ;
wire \pll1|state~66_combout ;
wire \pll1|state.hold_C2_high~q ;
wire \pll1|state~69_combout ;
wire \pll1|state.cycle_C2_high~q ;
wire \pll1|state~58_combout ;
wire \pll1|state.write_C2_low~q ;
wire \pll1|state~50_combout ;
wire \pll1|state.hold_config~q ;
wire \pll1|state~48_combout ;
wire \pll1|state.cycle_config~q ;
wire \ram_top1|next_frequency~0_combout ;
wire \ram_top1|next_frequency~reg0_q ;
wire \pll1|Selector7~0_combout ;
wire \pll1|state.hold_frequency~q ;
wire \pll1|state~47_combout ;
wire \pll1|state.wait_button~q ;
wire \pll1|Selector19~0_combout ;
wire \pll1|state.wait_busy_C2_low~q ;
wire \pll1|state~68_combout ;
wire \pll1|state.hold_C2_low~q ;
wire \pll1|state~62_combout ;
wire \pll1|state.cycle_C2_low~q ;
wire \pll1|Selector2~0_combout ;
wire \pll1|state.write_M~q ;
wire \pll1|WideOr39~1_combout ;
wire \pll1|WideOr39~combout ;
wire \pll1|write_param_sig~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~3_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~2_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ;
wire \pll1|WideOr30~1_combout ;
wire \pll1|WideOr30~0_combout ;
wire \pll1|WideOr30~2_combout ;
wire \pll1|WideOr40~0_combout ;
wire \pll1|WideOr31~2_combout ;
wire \pll1|WideOr40~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|input_latch_enable~combout ;
wire \pll1|Selector3~0_combout ;
wire \pll1|state.wait_busy_M~q ;
wire \pll1|state~59_combout ;
wire \pll1|state.hold_M~q ;
wire \pll1|WideOr29~0_combout ;
wire \pll1|WideOr29~1_combout ;
wire \pll1|WideOr14~0_combout ;
wire \pll1|WideOr29~2_combout ;
wire \pll1|WideOr29~3_combout ;
wire \pll1|WideOr29~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita0~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2]~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[0]~4_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita0~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita1~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[6]~0_combout ;
wire \pll1|WideOr31~3_combout ;
wire \pll1|WideOr31~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita1~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita2~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[2]~3_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita2~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita3~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita3~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita4~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[4]~2_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_done~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~3_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reset_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~2_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ;
wire \pll1|state~51_combout ;
wire \pll1|state.cycle_M~q ;
wire \pll1|state~49_combout ;
wire \pll1|state.write_config~q ;
wire \pll1|reconfig_sig~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~2_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita1~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita2~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita2~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita3~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita3~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita4~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_ena_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_ena_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[0]~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita0~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita0~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita1~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita1~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita2~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita2~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita3~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita3~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita4~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita4~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita5~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_areset~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ;
wire \pll1|WideOr31~4_combout ;
wire \pll1|Add0~0_combout ;
wire \pll1|WideOr27~combout ;
wire \pll1|Selector29~0_combout ;
wire \pll1|Add0~1 ;
wire \pll1|Add0~2_combout ;
wire \pll1|Selector28~0_combout ;
wire \pll1|Selector41~0_combout ;
wire \pll1|Add0~3 ;
wire \pll1|Add0~4_combout ;
wire \pll1|Add0~6_combout ;
wire \pll1|Selector40~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]~feeder_combout ;
wire \pll1|Add0~5 ;
wire \pll1|Add0~7_combout ;
wire \pll1|Selector26~0_combout ;
wire \pll1|data_in_sig~0_combout ;
wire \pll1|Add0~8 ;
wire \pll1|Add0~9_combout ;
wire \pll1|Selector25~0_combout ;
wire \pll1|Selector39~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]~feeder_combout ;
wire \pll1|Add0~10 ;
wire \pll1|Add0~11_combout ;
wire \pll1|Add0~13_combout ;
wire \pll1|data_in_sig~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]~feeder_combout ;
wire \pll1|Selector42~0_combout ;
wire \pll1|Selector42~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0]~1_combout ;
wire \pll1|Add0~12 ;
wire \pll1|Add0~14_combout ;
wire \pll1|Add0~16_combout ;
wire \pll1|data_in_sig~2_combout ;
wire \pll1|Add0~15 ;
wire \pll1|Add0~17_combout ;
wire \pll1|Selector22~0_combout ;
wire \pll1|data_in_sig~3_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0]~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg0~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ;
wire \pll1|Add0~18 ;
wire \pll1|Add0~19_combout ;
wire \pll1|Selector21~0_combout ;
wire \pll1|data_in_sig~4_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]~feeder_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg1~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg2~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg3~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg4~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg5~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg6~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg7~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg8~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9~2_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9~3_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]~2 ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]~2 ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]~2 ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]~2 ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]~2 ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]~2 ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]~2 ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10~2_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10~3_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11~2_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11~3_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12~2_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12~3_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13~2_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13~3_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14~2_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14~3_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15~2_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15~3_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16~2_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16~3_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17~2_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17~3_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~36_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_in~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita0~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[1]~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita0~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita1~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita1~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita2~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~2_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita2~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita3~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~3_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita3~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita4~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~4_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita4~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita5~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~5_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita5~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita6~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~6_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita6~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~7_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita0~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~31_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~32_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~20_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita0~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita1~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~7_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~6_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~21_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~33_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~22_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita1~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita2~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~5_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~2_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~3_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~23_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita2~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita3~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[7]~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|sel_param_high_i_postscale~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~24_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~25_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~8_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~26_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita3~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita4~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~34_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~27_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~28_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita4~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita5~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~29_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita5~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita6~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~30_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~35_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita6~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7]~2_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[0]~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita0~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita0~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita1~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~_wirecell_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita1~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita2~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita2~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita3~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita3~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita4~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita4~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita5~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita5~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita6~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita6~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[1]~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[2]~2_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[3]~3_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[4]~4_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[5]~5_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[6]~6_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[7]~7_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_scandata~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_scanclkena~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate2_state~feeder_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate2_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate3_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_configupdate~combout ;
wire \pll1|pll1|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll1|pll1|altpll_component|auto_generated|wire_pll1_scandone ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_init_state_1~feeder_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_init_state_1~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ;
wire \pll1|Selector5~0_combout ;
wire \pll1|state.wait_busy_config~q ;
wire \pll1|WideOr28~combout ;
wire \pll1|Add1~1 ;
wire \pll1|Add1~3 ;
wire \pll1|Add1~5 ;
wire \pll1|Add1~8 ;
wire \pll1|Add1~9_combout ;
wire \pll1|Selector34~0_combout ;
wire \pll1|Add1~7_combout ;
wire \pll1|Selector35~0_combout ;
wire \pll1|Add1~4_combout ;
wire \pll1|Add1~6_combout ;
wire \pll1|Add1~2_combout ;
wire \pll1|Selector37~0_combout ;
wire \ram_top1|LessThan3~0_combout ;
wire \pll1|Add1~10 ;
wire \pll1|Add1~12 ;
wire \pll1|Add1~15 ;
wire \pll1|Add1~17_combout ;
wire \pll1|Selector31~0_combout ;
wire \pll1|Add1~14_combout ;
wire \pll1|Add1~16_combout ;
wire \pll1|Add1~11_combout ;
wire \pll1|Add1~13_combout ;
wire \pll1|Add1~18 ;
wire \pll1|Add1~19_combout ;
wire \pll1|Selector30~0_combout ;
wire \ram_top1|LessThan3~1_combout ;
wire \ram_top1|LessThan2~1_combout ;
wire \ram_top1|LessThan2~2_combout ;
wire \ram_top1|LessThan2~0_combout ;
wire \ram_top1|LessThan2~3_combout ;
wire \ram_top1|Selector10~0_combout ;
wire \pll1|Add1~0_combout ;
wire \pll1|Selector38~0_combout ;
wire \ram_top1|LessThan4~0_combout ;
wire \ram_top1|Selector10~1_combout ;
wire \ram_top1|Selector10~2_combout ;
wire \ram_top1|state.wait_4_uart~q ;
wire \ram_top1|state~24_combout ;
wire \ram_top1|state~25_combout ;
wire \ram_top1|state.cycle_freq~q ;
wire \pll1|pll1|altpll_component|auto_generated|wire_pll1_locked ;
wire \pll1|pll1|altpll_component|auto_generated|pll_lock_sync~feeder_combout ;
wire \pll1|pll1|altpll_component|auto_generated|pll_lock_sync~q ;
wire \pll1|Selector43~4_combout ;
wire \pll1|Selector43~5_combout ;
wire \pll1|freq_ready~q ;
wire \ram_top1|Selector5~0_combout ;
wire \ram_top1|state.wait_freq~q ;
wire \ram_top1|state~23_combout ;
wire \ram_top1|state.wait_write~q ;
wire \ram_top1|Selector2~0_combout ;
wire \ram_top1|state.align_reads~q ;
wire \ram_top1|Selector0~0_combout ;
wire \ram_top1|Selector3~0_combout ;
wire \ram_top1|state.wait_align~q ;
wire \ram_top1|LessThan5~3_combout ;
wire \ram_top1|LessThan5~9_combout ;
wire \ram_top1|LessThan5~4_combout ;
wire \ram_top1|LessThan5~5_combout ;
wire \ram_top1|LessThan5~6_combout ;
wire \ram_top1|LessThan5~7_combout ;
wire \ram_top1|LessThan5~8_combout ;
wire \ram_top1|LessThan5~10_combout ;
wire \KEY[0]~input_o ;
wire \ram_top1|Selector11~0_combout ;
wire \ram_top1|Selector9~0_combout ;
wire \ram_top1|state.finish_state~q ;
wire \ram_top1|Selector11~1_combout ;
wire \ram_top1|Selector0~1_combout ;
wire \ram_top1|reset_counter~feeder_combout ;
wire \ram_top1|reset_counter~q ;
wire \ram_top1|counter[1]~29_combout ;
wire \ram_top1|counter[1]~30 ;
wire \ram_top1|counter[2]~31_combout ;
wire \ram_top1|counter[2]~32 ;
wire \ram_top1|counter[3]~33_combout ;
wire \ram_top1|counter[3]~34 ;
wire \ram_top1|counter[4]~35_combout ;
wire \ram_top1|counter[4]~36 ;
wire \ram_top1|counter[5]~37_combout ;
wire \ram_top1|counter[5]~38 ;
wire \ram_top1|counter[6]~39_combout ;
wire \ram_top1|counter[6]~40 ;
wire \ram_top1|counter[7]~41_combout ;
wire \ram_top1|counter[7]~42 ;
wire \ram_top1|counter[8]~43_combout ;
wire \ram_top1|counter[8]~44 ;
wire \ram_top1|counter[9]~45_combout ;
wire \ram_top1|counter[9]~46 ;
wire \ram_top1|counter[10]~47_combout ;
wire \ram_top1|counter[10]~48 ;
wire \ram_top1|counter[11]~49_combout ;
wire \ram_top1|counter[11]~50 ;
wire \ram_top1|counter[12]~51_combout ;
wire \ram_top1|counter[12]~52 ;
wire \ram_top1|counter[13]~53_combout ;
wire \ram_top1|counter[13]~54 ;
wire \ram_top1|counter[14]~55_combout ;
wire \ram_top1|counter[14]~56 ;
wire \ram_top1|counter[15]~57_combout ;
wire \ram_top1|counter[15]~58 ;
wire \ram_top1|counter[16]~59_combout ;
wire \ram_top1|counter[16]~60 ;
wire \ram_top1|counter[17]~61_combout ;
wire \ram_top1|counter[17]~62 ;
wire \ram_top1|counter[18]~63_combout ;
wire \ram_top1|counter[18]~64 ;
wire \ram_top1|counter[19]~65_combout ;
wire \ram_top1|counter[19]~66 ;
wire \ram_top1|counter[20]~67_combout ;
wire \ram_top1|counter[20]~68 ;
wire \ram_top1|counter[21]~69_combout ;
wire \ram_top1|counter[21]~70 ;
wire \ram_top1|counter[22]~71_combout ;
wire \ram_top1|counter[22]~72 ;
wire \ram_top1|counter[23]~73_combout ;
wire \ram_top1|counter[23]~74 ;
wire \ram_top1|counter[24]~75_combout ;
wire \ram_top1|counter[24]~76 ;
wire \ram_top1|counter[25]~77_combout ;
wire \ram_top1|counter[25]~78 ;
wire \ram_top1|counter[26]~79_combout ;
wire \ram_top1|counter[26]~80 ;
wire \ram_top1|counter[27]~81_combout ;
wire \ram_top1|LessThan5~1_combout ;
wire \ram_top1|counter[27]~82 ;
wire \ram_top1|counter[28]~83_combout ;
wire \ram_top1|counter[28]~84 ;
wire \ram_top1|counter[29]~85_combout ;
wire \ram_top1|LessThan5~0_combout ;
wire \ram_top1|LessThan5~2_combout ;
wire \ram_top1|LessThan0~2_combout ;
wire \ram_top1|LessThan0~3_combout ;
wire \ram_top1|Selector4~0_combout ;
wire \ram_top1|state.test~q ;
wire \ram_top1|state~28_combout ;
wire \ram_top1|state.write_1_uart~q ;
wire \ram_top1|Selector6~0_combout ;
wire \ram_top1|state.wait_1_uart~q ;
wire \ram_top1|state~26_combout ;
wire \ram_top1|state.write_2_uart~q ;
wire \ram_top1|Selector7~0_combout ;
wire \ram_top1|state.wait_2_uart~q ;
wire \ram_top1|state~27_combout ;
wire \ram_top1|state.write_3_uart~q ;
wire \ram_top1|Selector8~0_combout ;
wire \ram_top1|state.wait_3_uart~q ;
wire \ram_top1|state~22_combout ;
wire \ram_top1|state.write_4_uart~q ;
wire \ram_top1|WideOr3~0_combout ;
wire \ram_top1|WideOr2~0_combout ;
wire \ram_top1|WideOr3~combout ;
wire \ram_top1|WideOr3~_wirecell_combout ;
wire \ram_top1|WideOr2~1_combout ;
wire \ram_top1|WideOr2~combout ;
wire \ram_top1|WideOr2~_wirecell_combout ;
wire \ram_top1|WideOr0~0_combout ;
wire \ram_top1|WideOr1~0_combout ;
wire \ram_top1|WideOr1~combout ;
wire \ram_top1|WideOr1~_wirecell_combout ;
wire \ram_top1|WideOr0~1_combout ;
wire \ram_top1|WideOr0~combout ;
wire \ram_top1|WideOr0~_wirecell_combout ;
wire \ram_top1|hexa0|WideOr0~0_combout ;
wire \ram_top1|hexa0|WideOr1~0_combout ;
wire \ram_top1|hexa0|WideOr2~0_combout ;
wire \ram_top1|hexa0|WideOr3~0_combout ;
wire \ram_top1|hexa0|WideOr4~0_combout ;
wire \ram_top1|hexa0|WideOr5~0_combout ;
wire \ram_top1|hexa0|WideOr6~0_combout ;
wire \ram_top1|hexa0|WideOr6~0_wirecell_combout ;
wire \ram_top1|hexa1|WideOr0~0_combout ;
wire \ram_top1|hexa1|WideOr1~0_combout ;
wire \ram_top1|hexa1|WideOr2~0_combout ;
wire \ram_top1|hexa1|WideOr3~0_combout ;
wire \ram_top1|hexa1|WideOr4~0_combout ;
wire \ram_top1|hexa1|WideOr5~0_combout ;
wire \ram_top1|hexa1|WideOr6~0_combout ;
wire \ram_top1|hexa1|WideOr6~0_wirecell_combout ;
wire \ram_top1|~VCC~combout ;
wire \ram_top1|always3~1_combout ;
wire \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \ram_top1|write_mem~q ;
wire \ram_top1|RAM_Controller1|state.reset_to_write~0_combout ;
wire \ram_top1|RAM_Controller1|state.reset_to_write~q ;
wire \ram_top1|align~0_combout ;
wire \ram_top1|align~q ;
wire \ram_top1|RAM_Controller1|state~8_combout ;
wire \ram_top1|RAM_Controller1|state.write_data~q ;
wire \ram_top1|RAM_Controller1|~VCC~combout ;
wire \ram_top1|RAM_Controller1|data_to_write~1_combout ;
wire \ram_top1|RAM_Controller1|address_top[0]~9_combout ;
wire \ram_top1|RAM_Controller1|data_to_write[0]~3_combout ;
wire \ram_top1|RAM_Controller1|address_top[0]~10 ;
wire \ram_top1|RAM_Controller1|address_top[1]~11_combout ;
wire \ram_top1|RAM_Controller1|address_top[1]~12 ;
wire \ram_top1|RAM_Controller1|address_top[2]~13_combout ;
wire \ram_top1|RAM_Controller1|address_top[2]~14 ;
wire \ram_top1|RAM_Controller1|address_top[3]~15_combout ;
wire \ram_top1|RAM_Controller1|address_top[3]~16 ;
wire \ram_top1|RAM_Controller1|address_top[4]~17_combout ;
wire \ram_top1|RAM_Controller1|address_top[4]~18 ;
wire \ram_top1|RAM_Controller1|address_top[5]~19_combout ;
wire \ram_top1|RAM_Controller1|address_top[5]~20 ;
wire \ram_top1|RAM_Controller1|address_top[6]~21_combout ;
wire \ram_top1|RAM_Controller1|address[3]~feeder_combout ;
wire \ram_top1|RAM_Controller1|address_top[6]~22 ;
wire \ram_top1|RAM_Controller1|address_top[7]~23_combout ;
wire \ram_top1|RAM_Controller1|address[4]~feeder_combout ;
wire \ram_top1|RAM_Controller1|address_top[7]~24 ;
wire \ram_top1|RAM_Controller1|address_top[8]~25_combout ;
wire \ram_top1|RAM_Controller1|address[5]~feeder_combout ;
wire \ram_top1|RAM_Controller1|address[6]~feeder_combout ;
wire \ram_top1|RAM_Controller1|address[7]~feeder_combout ;
wire \ram_top1|RAM_Controller1|address_last_bit~0_combout ;
wire \ram_top1|RAM_Controller1|address_last_bit~q ;
wire \ram_top1|RAM_Controller1|address_last_bit~_wirecell_combout ;
wire \ram_top1|RAM_Controller1|data_to_write~2_combout ;
wire \ram_top1|RAM_Controller1|RAM1|q_fast[0]~feeder_combout ;
wire \ram_top1|RAM_Controller1|RAM1|q_even[0]~reg0_q ;
wire \ram_top1|RAM_Controller1|RAM1|q_fast[1]~feeder_combout ;
wire \ram_top1|RAM_Controller1|RAM1|q_even[1]~reg0feeder_combout ;
wire \ram_top1|RAM_Controller1|RAM1|q_even[1]~reg0_q ;
wire \ram_top1|RAM_Controller1|check_evenb|errors_one~0_combout ;
wire \ram_top1|RAM_Controller1|RAM1|q_even[2]~reg0feeder_combout ;
wire \ram_top1|RAM_Controller1|RAM1|q_even[2]~reg0_q ;
wire \ram_top1|RAM_Controller1|RAM1|q_fast[3]~feeder_combout ;
wire \ram_top1|RAM_Controller1|RAM1|q_even[3]~reg0feeder_combout ;
wire \ram_top1|RAM_Controller1|RAM1|q_even[3]~reg0_q ;
wire \ram_top1|RAM_Controller1|check_evenb|errors_one~1_combout ;
wire \ram_top1|RAM_Controller1|check_evenb|errors_two~0_combout ;
wire \ram_top1|RAM_Controller1|RAM1|q_fast[5]~feeder_combout ;
wire \ram_top1|RAM_Controller1|RAM1|q_even[5]~reg0_q ;
wire \ram_top1|RAM_Controller1|RAM1|q_fast[4]~feeder_combout ;
wire \ram_top1|RAM_Controller1|RAM1|q_even[4]~reg0feeder_combout ;
wire \ram_top1|RAM_Controller1|RAM1|q_even[4]~reg0_q ;
wire \ram_top1|RAM_Controller1|check_evenb|errors_one~2_combout ;
wire \ram_top1|RAM_Controller1|RAM1|q_even[7]~reg0feeder_combout ;
wire \ram_top1|RAM_Controller1|RAM1|q_even[7]~reg0_q ;
wire \ram_top1|RAM_Controller1|RAM1|q_even[6]~reg0_q ;
wire \ram_top1|RAM_Controller1|check_evenb|errors_one~3_combout ;
wire \ram_top1|RAM_Controller1|check_evenb|errors_two~1_combout ;
wire \ram_top1|RAM_Controller1|check_evenb|total_error~0_combout ;
wire \ram_top1|RAM_Controller1|check_evenb|total_error~q ;
wire \ram_top1|RAM_Controller1|check_evena|errors_one~2_combout ;
wire \ram_top1|RAM_Controller1|check_evena|errors_one~3_combout ;
wire \ram_top1|RAM_Controller1|check_evena|errors_two~1_combout ;
wire \ram_top1|RAM_Controller1|check_evena|errors_one~0_combout ;
wire \ram_top1|RAM_Controller1|check_evena|errors_one~1_combout ;
wire \ram_top1|RAM_Controller1|check_evena|errors_two~0_combout ;
wire \ram_top1|RAM_Controller1|check_evena|total_error~0_combout ;
wire \ram_top1|RAM_Controller1|check_evena|total_error~q ;
wire \ram_top1|RAM_Controller1|error_1~0_combout ;
wire \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ;
wire \ram_top1|RAM_Controller1|RAM1|q_odd[0]~reg0feeder_combout ;
wire \ram_top1|RAM_Controller1|RAM1|q_odd[0]~reg0_q ;
wire \ram_top1|RAM_Controller1|RAM1|q_odd[1]~reg0feeder_combout ;
wire \ram_top1|RAM_Controller1|RAM1|q_odd[1]~reg0_q ;
wire \ram_top1|RAM_Controller1|check_oddb|errors_one~0_combout ;
wire \ram_top1|RAM_Controller1|RAM1|q_odd[2]~reg0feeder_combout ;
wire \ram_top1|RAM_Controller1|RAM1|q_odd[2]~reg0_q ;
wire \ram_top1|RAM_Controller1|RAM1|q_odd[3]~reg0feeder_combout ;
wire \ram_top1|RAM_Controller1|RAM1|q_odd[3]~reg0_q ;
wire \ram_top1|RAM_Controller1|check_oddb|errors_one~1_combout ;
wire \ram_top1|RAM_Controller1|check_oddb|errors_two~0_combout ;
wire \ram_top1|RAM_Controller1|RAM1|q_odd[5]~reg0feeder_combout ;
wire \ram_top1|RAM_Controller1|RAM1|q_odd[5]~reg0_q ;
wire \ram_top1|RAM_Controller1|RAM1|q_odd[4]~reg0feeder_combout ;
wire \ram_top1|RAM_Controller1|RAM1|q_odd[4]~reg0_q ;
wire \ram_top1|RAM_Controller1|check_oddb|errors_one~2_combout ;
wire \ram_top1|RAM_Controller1|RAM1|q_odd[7]~reg0feeder_combout ;
wire \ram_top1|RAM_Controller1|RAM1|q_odd[7]~reg0_q ;
wire \ram_top1|RAM_Controller1|RAM1|q_odd[6]~reg0feeder_combout ;
wire \ram_top1|RAM_Controller1|RAM1|q_odd[6]~reg0_q ;
wire \ram_top1|RAM_Controller1|check_oddb|errors_one~3_combout ;
wire \ram_top1|RAM_Controller1|check_oddb|errors_two~1_combout ;
wire \ram_top1|RAM_Controller1|check_oddb|total_error~0_combout ;
wire \ram_top1|RAM_Controller1|check_oddb|total_error~q ;
wire \ram_top1|RAM_Controller1|check_odda|errors_one~2_combout ;
wire \ram_top1|RAM_Controller1|check_odda|errors_one~3_combout ;
wire \ram_top1|RAM_Controller1|check_odda|errors_two~1_combout ;
wire \ram_top1|RAM_Controller1|check_odda|errors_one~0_combout ;
wire \ram_top1|RAM_Controller1|check_odda|errors_one~1_combout ;
wire \ram_top1|RAM_Controller1|check_odda|errors_two~0_combout ;
wire \ram_top1|RAM_Controller1|check_odda|total_error~0_combout ;
wire \ram_top1|RAM_Controller1|check_odda|total_error~q ;
wire \ram_top1|RAM_Controller1|error_2~0_combout ;
wire \ram_top1|always3~0_combout ;
wire \ram_top1|state~29_combout ;
wire \ram_top1|latch_errors~q ;
wire \ram_top1|always3~2_combout ;
wire \ram_top1|always3~3_combout ;
wire \ram_top1|always3~3clkctrl_outclk ;
wire \ram_top1|hexa3|WideOr0~0_combout ;
wire \ram_top1|hexa3|WideOr1~0_combout ;
wire \ram_top1|hexa3|WideOr2~0_combout ;
wire \ram_top1|hexa3|WideOr3~0_combout ;
wire \ram_top1|hexa3|WideOr4~0_combout ;
wire \ram_top1|hexa3|WideOr5~0_combout ;
wire \ram_top1|hexa3|WideOr6~0_combout ;
wire \ram_top1|hexa3|WideOr6~0_wirecell_combout ;
wire \ram_top1|hexa4|WideOr0~0_combout ;
wire \ram_top1|hexa4|WideOr1~0_combout ;
wire \ram_top1|hexa4|WideOr2~0_combout ;
wire \ram_top1|hexa4|WideOr3~0_combout ;
wire \ram_top1|hexa4|WideOr4~0_combout ;
wire \ram_top1|hexa4|WideOr5~0_combout ;
wire \ram_top1|hexa4|WideOr6~0_combout ;
wire \ram_top1|hexa4|WideOr6~0_wirecell_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~1_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ;
wire \UART|rs232_0|RS232_Out_Serializer|transmitting_data~0_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|transmitting_data~q ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~3_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[0]~9_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~0_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[0]~10 ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[1]~11_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[1]~12 ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[2]~13_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[2]~14 ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[3]~15_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~0_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[3]~16 ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[4]~17_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[4]~18 ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[5]~19_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[5]~20 ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[6]~21_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[6]~22 ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[7]~23_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~1_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[7]~24 ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[8]~25_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~2_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[0]~4_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~1_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[1]~5_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Add1~0_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~2_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Add1~1_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[3]~6_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal2~0_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|all_bits_transmitted~0_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|all_bits_transmitted~q ;
wire \UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ;
wire \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[0]~9 ;
wire \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[1]~11 ;
wire \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[2]~12_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[1]~10_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[2]~13 ;
wire \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[3]~14_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[0]~8_combout ;
wire \UART|rs232_0|WideOr0~0_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ;
wire \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[3]~15 ;
wire \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[4]~17 ;
wire \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[5]~19 ;
wire \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[6]~21 ;
wire \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[7]~22_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[6]~20_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[5]~18_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[4]~16_combout ;
wire \UART|rs232_0|WideOr0~1_combout ;
wire \ram_top1|send_UART_data~reg0_q ;
wire \UART|rs232_0|RS232_Out_Serializer|comb~0_combout ;
wire \ram_top1|UART_data[2]~4_combout ;
wire \ram_top1|UART_data[2]~1_combout ;
wire \ram_top1|UART_data[2]~2_combout ;
wire \ram_top1|UART_data[2]~0_combout ;
wire \ram_top1|error_counter_2[0]~15_combout ;
wire \ram_top1|reset_error_counter~feeder_combout ;
wire \ram_top1|reset_error_counter~q ;
wire \ram_top1|error_counter_2[14]~29_combout ;
wire \ram_top1|error_counter_1[0]~15_combout ;
wire \ram_top1|error_counter_1[1]~29_combout ;
wire \ram_top1|total_error_counter[0]~0_combout ;
wire \ram_top1|Selector18~0_combout ;
wire \ram_top1|error_counter_2[0]~16 ;
wire \ram_top1|error_counter_2[1]~17_combout ;
wire \ram_top1|error_counter_2[1]~18 ;
wire \ram_top1|error_counter_2[2]~19_combout ;
wire \ram_top1|error_counter_2[2]~20 ;
wire \ram_top1|error_counter_2[3]~21_combout ;
wire \ram_top1|error_counter_2[3]~22 ;
wire \ram_top1|error_counter_2[4]~23_combout ;
wire \ram_top1|error_counter_2[4]~24 ;
wire \ram_top1|error_counter_2[5]~25_combout ;
wire \ram_top1|error_counter_2[5]~26 ;
wire \ram_top1|error_counter_2[6]~27_combout ;
wire \ram_top1|error_counter_1[0]~16 ;
wire \ram_top1|error_counter_1[1]~17_combout ;
wire \ram_top1|error_counter_1[1]~18 ;
wire \ram_top1|error_counter_1[2]~19_combout ;
wire \ram_top1|error_counter_1[2]~20 ;
wire \ram_top1|error_counter_1[3]~21_combout ;
wire \ram_top1|error_counter_1[3]~22 ;
wire \ram_top1|error_counter_1[4]~23_combout ;
wire \ram_top1|error_counter_1[4]~24 ;
wire \ram_top1|error_counter_1[5]~25_combout ;
wire \ram_top1|error_counter_1[5]~26 ;
wire \ram_top1|error_counter_1[6]~27_combout ;
wire \ram_top1|total_error_counter[0]~1 ;
wire \ram_top1|total_error_counter[1]~3 ;
wire \ram_top1|total_error_counter[2]~5 ;
wire \ram_top1|total_error_counter[3]~7 ;
wire \ram_top1|total_error_counter[4]~9 ;
wire \ram_top1|total_error_counter[5]~11 ;
wire \ram_top1|total_error_counter[6]~12_combout ;
wire \ram_top1|error_counter_2[6]~28 ;
wire \ram_top1|error_counter_2[7]~30_combout ;
wire \ram_top1|error_counter_2[7]~31 ;
wire \ram_top1|error_counter_2[8]~32_combout ;
wire \ram_top1|error_counter_2[8]~33 ;
wire \ram_top1|error_counter_2[9]~34_combout ;
wire \ram_top1|error_counter_2[9]~35 ;
wire \ram_top1|error_counter_2[10]~36_combout ;
wire \ram_top1|error_counter_2[10]~37 ;
wire \ram_top1|error_counter_2[11]~38_combout ;
wire \ram_top1|error_counter_2[11]~39 ;
wire \ram_top1|error_counter_2[12]~40_combout ;
wire \ram_top1|error_counter_1[6]~28 ;
wire \ram_top1|error_counter_1[7]~30_combout ;
wire \ram_top1|error_counter_1[7]~31 ;
wire \ram_top1|error_counter_1[8]~32_combout ;
wire \ram_top1|error_counter_1[8]~33 ;
wire \ram_top1|error_counter_1[9]~34_combout ;
wire \ram_top1|error_counter_1[9]~35 ;
wire \ram_top1|error_counter_1[10]~36_combout ;
wire \ram_top1|error_counter_1[10]~37 ;
wire \ram_top1|error_counter_1[11]~38_combout ;
wire \ram_top1|error_counter_1[11]~39 ;
wire \ram_top1|error_counter_1[12]~40_combout ;
wire \ram_top1|total_error_counter[6]~13 ;
wire \ram_top1|total_error_counter[7]~15 ;
wire \ram_top1|total_error_counter[8]~17 ;
wire \ram_top1|total_error_counter[9]~19 ;
wire \ram_top1|total_error_counter[10]~21 ;
wire \ram_top1|total_error_counter[11]~23 ;
wire \ram_top1|total_error_counter[12]~24_combout ;
wire \ram_top1|Selector18~1_combout ;
wire \ram_top1|UART_data~3_combout ;
wire \ram_top1|Selector18~2_combout ;
wire \ram_top1|UART_data[0]~reg0_q ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[2]~4_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \ram_top1|total_error_counter[1]~2_combout ;
wire \ram_top1|total_error_counter[7]~14_combout ;
wire \ram_top1|Selector17~0_combout ;
wire \ram_top1|Selector17~1_combout ;
wire \ram_top1|error_counter_2[12]~41 ;
wire \ram_top1|error_counter_2[13]~42_combout ;
wire \ram_top1|error_counter_1[12]~41 ;
wire \ram_top1|error_counter_1[13]~42_combout ;
wire \ram_top1|total_error_counter[12]~25 ;
wire \ram_top1|total_error_counter[13]~26_combout ;
wire \ram_top1|Selector17~2_combout ;
wire \ram_top1|UART_data[1]~reg0_q ;
wire \ram_top1|error_counter_1[13]~43 ;
wire \ram_top1|error_counter_1[14]~44_combout ;
wire \ram_top1|error_counter_2[13]~43 ;
wire \ram_top1|error_counter_2[14]~44_combout ;
wire \ram_top1|total_error_counter[13]~27 ;
wire \ram_top1|total_error_counter[14]~28_combout ;
wire \ram_top1|total_error_counter[2]~4_combout ;
wire \ram_top1|Selector16~0_combout ;
wire \ram_top1|total_error_counter[8]~16_combout ;
wire \ram_top1|Selector16~1_combout ;
wire \ram_top1|Selector16~2_combout ;
wire \ram_top1|UART_data[2]~reg0_q ;
wire \ram_top1|Selector15~0_combout ;
wire \ram_top1|total_error_counter[9]~18_combout ;
wire \ram_top1|Selector15~1_combout ;
wire \ram_top1|total_error_counter[14]~29 ;
wire \ram_top1|Add3~0_combout ;
wire \ram_top1|total_error_counter[3]~6_combout ;
wire \ram_top1|Selector15~2_combout ;
wire \ram_top1|UART_data[3]~reg0_q ;
wire \ram_top1|total_error_counter[10]~20_combout ;
wire \ram_top1|Selector14~2_combout ;
wire \ram_top1|total_error_counter[4]~8_combout ;
wire \ram_top1|Selector14~3_combout ;
wire \ram_top1|Selector14~4_combout ;
wire \ram_top1|UART_data[4]~reg0_q ;
wire \ram_top1|total_error_counter[11]~22_combout ;
wire \ram_top1|total_error_counter[5]~10_combout ;
wire \ram_top1|Selector13~2_combout ;
wire \ram_top1|Selector13~3_combout ;
wire \ram_top1|UART_data[5]~reg0_q ;
wire \ram_top1|Selector12~1_combout ;
wire \ram_top1|Selector12~0_combout ;
wire \ram_top1|Selector12~2_combout ;
wire \ram_top1|UART_data[6]~reg0_q ;
wire \ram_top1|UART_data[7]~reg0feeder_combout ;
wire \ram_top1|UART_data[7]~reg0_q ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_clock_rising_edge~0_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_clock_rising_edge~q ;
wire \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~10_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~9_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[2]~2_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~8_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~7_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~6_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~5_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~3_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~1_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~0_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|serial_data_out~0_combout ;
wire \UART|rs232_0|RS232_Out_Serializer|serial_data_out~q ;
wire [3:0] \ram_top1|RAM_Controller1|check_odda|errors_one ;
wire [3:0] \ram_top1|RAM_Controller1|check_evenb|errors_one ;
wire [1:0] \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit ;
wire [9:0] \ram_top1|RAM_Controller1|prev_add ;
wire [1:0] \ram_top1|RAM_Controller1|check_odda|errors_two ;
wire [1:0] \ram_top1|RAM_Controller1|check_evenb|errors_two ;
wire [1:0] \ram_top1|RAM_Controller1|check_evena|errors_two ;
wire [7:0] \ram_top1|RAM_Controller1|data_to_write ;
wire [9:0] \ram_top1|RAM_Controller1|address ;
wire [8:0] \ram_top1|RAM_Controller1|address_top ;
wire [4:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire ;
wire [1:0] \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data17 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg0 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data16 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data15 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg2 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data14 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg3 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data13 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg4 ;
wire [7:0] \ram_top1|RAM_Controller1|RAM1|q_fast ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data12 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg5 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data11 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg6 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data10 ;
wire [3:0] \ram_top1|RAM_Controller1|check_oddb|errors_one ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg7 ;
wire [14:0] \ram_top1|error_counter_2 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5 ;
wire [29:0] \ram_top1|counter ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3 ;
wire [4:0] \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg1 ;
wire [3:0] \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter ;
wire [5:0] \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [7:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2 ;
wire [2:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1 ;
wire [6:0] \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [7:0] \UART|rs232_0|RS232_Out_Serializer|fifo_write_space ;
wire [14:0] \ram_top1|error_counter_1 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4 ;
wire [8:0] \pll1|frequency ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0 ;
wire [8:0] \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg ;
wire [7:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit ;
wire [7:0] \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b ;
wire [2:0] \pll1|counter_param_sig ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10 ;
wire [7:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit ;
wire [8:0] \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|q_a ;
wire [3:0] \ram_top1|RAM_Controller1|check_evena|errors_one ;
wire [5:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit ;
wire [4:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit ;
wire [8:0] \ram_top1|freq_latch ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data7 ;
wire [8:0] \pll1|M ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17 ;
wire [2:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg ;
wire [7:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address ;
wire [7:0] \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a ;
wire [8:0] \pll1|data_in_sig ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9 ;
wire [3:0] \pll1|counter_type ;
wire [1:0] \ram_top1|RAM_Controller1|check_oddb|errors_two ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg8 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16 ;
wire [3:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg ;
wire [6:0] \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14 ;
wire [4:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13 ;
wire [6:0] \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data8 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data9 ;

wire [4:0] \pll1|pll1|altpll_component|auto_generated|pll1_CLK_bus ;
wire [17:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ;
wire [35:0] \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ;
wire [8:0] \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk [0] = \pll1|pll1|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk [1] = \pll1|pll1|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk [2] = \pll1|pll1|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk [3] = \pll1|pll1|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk [4] = \pll1|pll1|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|q_a [0] = \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] = \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1] = \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] = \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] = \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4] = \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5] = \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6] = \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7] = \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout  = \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [0];
assign \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a1  = \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [1];
assign \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a2  = \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [2];
assign \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a3  = \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [3];
assign \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a4  = \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [4];
assign \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a5  = \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [5];
assign \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a6  = \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [6];
assign \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a7  = \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [7];
assign \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a8  = \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [8];
assign \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a9  = \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [9];

assign \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout  = \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [0];
assign \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a1  = \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [1];
assign \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a2  = \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [2];
assign \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a3  = \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [3];
assign \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a4  = \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [4];
assign \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a5  = \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [5];
assign \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a6  = \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [6];
assign \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a7  = \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [7];
assign \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a8  = \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [8];
assign \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a9  = \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [9];

assign \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [0] = \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [1] = \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [2] = \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [3] = \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [4] = \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [5] = \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [6] = \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [7] = \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\ram_top1|RAM_Controller1|address_last_bit~q ,\ram_top1|RAM_Controller1|prev_add [8],\ram_top1|RAM_Controller1|prev_add [7],\ram_top1|RAM_Controller1|prev_add [6],
\ram_top1|RAM_Controller1|prev_add [5],\ram_top1|RAM_Controller1|prev_add [4],\ram_top1|RAM_Controller1|prev_add [3],\ram_top1|RAM_Controller1|prev_add [2],\ram_top1|RAM_Controller1|prev_add [1],\ram_top1|RAM_Controller1|prev_add [0]}),
	.portaaddr({\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .logical_ram_name = "ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ALTSYNCRAM";
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .mixed_port_feed_through_mode = "old";
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .operation_mode = "dual_port";
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_address_clear = "none";
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_address_width = 2;
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clear = "none";
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clock = "none";
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_width = 36;
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_first_address = 0;
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_first_bit_number = 0;
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_last_address = 3;
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_depth = 3;
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_width = 10;
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clear = "none";
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clock = "clock0";
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_width = 2;
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clear = "none";
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clock = "clock0";
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_width = 36;
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_first_address = 0;
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_first_bit_number = 0;
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_last_address = 3;
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_depth = 3;
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_width = 10;
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_read_enable_clock = "clock0";
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\ram_top1|RAM_Controller1|address_last_bit~q ,\ram_top1|RAM_Controller1|prev_add [8],\ram_top1|RAM_Controller1|prev_add [7],\ram_top1|RAM_Controller1|prev_add [6],
\ram_top1|RAM_Controller1|prev_add [5],\ram_top1|RAM_Controller1|prev_add [4],\ram_top1|RAM_Controller1|prev_add [3],\ram_top1|RAM_Controller1|prev_add [2],\ram_top1|RAM_Controller1|prev_add [1],\ram_top1|RAM_Controller1|prev_add [0]}),
	.portaaddr({\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .logical_ram_name = "ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ALTSYNCRAM";
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .mixed_port_feed_through_mode = "old";
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .operation_mode = "dual_port";
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_address_clear = "none";
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_address_width = 2;
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clear = "none";
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clock = "none";
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_width = 36;
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_first_address = 0;
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_first_bit_number = 0;
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_last_address = 3;
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_depth = 3;
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_width = 10;
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clear = "none";
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clock = "clock0";
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_width = 2;
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clear = "none";
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clock = "clock0";
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_width = 36;
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_first_address = 0;
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_first_bit_number = 0;
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_last_address = 3;
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_depth = 3;
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_width = 10;
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_read_enable_clock = "clock0";
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N0
cycloneive_lcell_comb \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0 (
// Equation(s):
// \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0_combout  = \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0] $ (VCC)
// \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1  = CARRY(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0])

	.dataa(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0_combout ),
	.cout(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1 ));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0 .lut_mask = 16'h55AA;
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N2
cycloneive_lcell_comb \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2 (
// Equation(s):
// \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2_combout  = (\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & 
// (!\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1 )) # (!\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & 
// ((\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1 ) # (GND)))
// \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~3  = CARRY((!\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1 ) # 
// (!\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1 ),
	.combout(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2_combout ),
	.cout(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~3 ));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2 .lut_mask = 16'h3C3F;
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N4
cycloneive_lcell_comb \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4 (
// Equation(s):
// \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout  = !\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~3 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~3 ),
	.combout(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4 .lut_mask = 16'h0F0F;
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N12
cycloneive_lcell_comb \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0 (
// Equation(s):
// \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0_combout  = \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0] $ (VCC)
// \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1  = CARRY(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0_combout ),
	.cout(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1 ));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0 .lut_mask = 16'h33CC;
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N14
cycloneive_lcell_comb \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2 (
// Equation(s):
// \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2_combout  = (\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & 
// (!\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1 )) # (!\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & 
// ((\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1 ) # (GND)))
// \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~3  = CARRY((!\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1 ) # 
// (!\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1 ),
	.combout(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2_combout ),
	.cout(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~3 ));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2 .lut_mask = 16'h3C3F;
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N16
cycloneive_lcell_comb \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4 (
// Equation(s):
// \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout  = !\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~3 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~3 ),
	.combout(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4 .lut_mask = 16'h0F0F;
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y42_N7
dffeas \ram_top1|RAM_Controller1|prev_add[0] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_top1|RAM_Controller1|address [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|prev_add [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|prev_add[0] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|prev_add[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y40_N11
dffeas \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y40_N17
dffeas \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y42_N25
dffeas \ram_top1|RAM_Controller1|prev_add[1] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_top1|RAM_Controller1|address [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|prev_add [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|prev_add[1] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|prev_add[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y42_N15
dffeas \ram_top1|RAM_Controller1|prev_add[2] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|prev_add[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|prev_add [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|prev_add[2] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|prev_add[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y42_N13
dffeas \ram_top1|RAM_Controller1|prev_add[3] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|prev_add[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|prev_add [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|prev_add[3] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|prev_add[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y42_N19
dffeas \ram_top1|RAM_Controller1|prev_add[4] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_top1|RAM_Controller1|address [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|prev_add [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|prev_add[4] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|prev_add[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y42_N27
dffeas \ram_top1|RAM_Controller1|prev_add[5] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|prev_add[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|prev_add [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|prev_add[5] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|prev_add[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y42_N3
dffeas \ram_top1|RAM_Controller1|prev_add[6] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|prev_add[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|prev_add [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|prev_add[6] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|prev_add[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y42_N27
dffeas \ram_top1|RAM_Controller1|prev_add[7] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|prev_add[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|prev_add [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|prev_add[7] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|prev_add[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y42_N21
dffeas \ram_top1|RAM_Controller1|prev_add[8] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_top1|RAM_Controller1|address [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|prev_add [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|prev_add[8] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|prev_add[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N1
dffeas \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N31
dffeas \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N10
cycloneive_lcell_comb \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 (
// Equation(s):
// \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout  = (!\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout  & 
// (\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0_combout  & ((\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]) # 
// (!\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))))

	.dataa(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datab(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout ),
	.datac(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datad(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 .lut_mask = 16'h3100;
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N16
cycloneive_lcell_comb \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 (
// Equation(s):
// \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout  = (!\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout  & 
// (\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2_combout  & ((\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]) # 
// (!\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))))

	.dataa(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datab(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout ),
	.datac(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datad(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 .lut_mask = 16'h2300;
defparam \ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N0
cycloneive_lcell_comb \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 (
// Equation(s):
// \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout  = (\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0_combout  & 
// (!\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout  & ((\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]) # 
// (!\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))))

	.dataa(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0_combout ),
	.datab(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout ),
	.datac(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datad(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 .lut_mask = 16'h2022;
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N30
cycloneive_lcell_comb \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 (
// Equation(s):
// \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout  = (\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2_combout  & 
// (!\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout  & ((\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]) # 
// (!\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))))

	.dataa(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2_combout ),
	.datab(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datac(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datad(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 .lut_mask = 16'h008A;
defparam \ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N14
cycloneive_lcell_comb \ram_top1|RAM_Controller1|prev_add[2]~feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|prev_add[2]~feeder_combout  = \ram_top1|RAM_Controller1|address [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|address [2]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|prev_add[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|prev_add[2]~feeder .lut_mask = 16'hFF00;
defparam \ram_top1|RAM_Controller1|prev_add[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N12
cycloneive_lcell_comb \ram_top1|RAM_Controller1|prev_add[3]~feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|prev_add[3]~feeder_combout  = \ram_top1|RAM_Controller1|address [3]

	.dataa(\ram_top1|RAM_Controller1|address [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|prev_add[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|prev_add[3]~feeder .lut_mask = 16'hAAAA;
defparam \ram_top1|RAM_Controller1|prev_add[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N26
cycloneive_lcell_comb \ram_top1|RAM_Controller1|prev_add[5]~feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|prev_add[5]~feeder_combout  = \ram_top1|RAM_Controller1|address [5]

	.dataa(gnd),
	.datab(\ram_top1|RAM_Controller1|address [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|prev_add[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|prev_add[5]~feeder .lut_mask = 16'hCCCC;
defparam \ram_top1|RAM_Controller1|prev_add[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N2
cycloneive_lcell_comb \ram_top1|RAM_Controller1|prev_add[6]~feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|prev_add[6]~feeder_combout  = \ram_top1|RAM_Controller1|address [6]

	.dataa(gnd),
	.datab(\ram_top1|RAM_Controller1|address [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|prev_add[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|prev_add[6]~feeder .lut_mask = 16'hCCCC;
defparam \ram_top1|RAM_Controller1|prev_add[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N26
cycloneive_lcell_comb \ram_top1|RAM_Controller1|prev_add[7]~feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|prev_add[7]~feeder_combout  = \ram_top1|RAM_Controller1|address [7]

	.dataa(gnd),
	.datab(\ram_top1|RAM_Controller1|address [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|prev_add[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|prev_add[7]~feeder .lut_mask = 16'hCCCC;
defparam \ram_top1|RAM_Controller1|prev_add[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(\ram_top1|~GND~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[0]),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(\ram_top1|~GND~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[1]),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(\ram_top1|~GND~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[2]),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(\ram_top1|~GND~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[3]),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(\ram_top1|~GND~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[4]),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDG[5]~output (
	.i(\ram_top1|~GND~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[5]),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(\ram_top1|~GND~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[6]),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDG[7]~output (
	.i(\ram_top1|~GND~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[7]),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(\ram_top1|WideOr3~_wirecell_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(\ram_top1|WideOr2~_wirecell_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(\ram_top1|WideOr1~_wirecell_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(\ram_top1|WideOr0~_wirecell_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(\ram_top1|~GND~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(\ram_top1|~GND~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(\ram_top1|~GND~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(\ram_top1|~GND~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(\ram_top1|~GND~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(\ram_top1|~GND~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(\ram_top1|state.finish_state~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(\ram_top1|~GND~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(\ram_top1|~GND~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(\ram_top1|~GND~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(\ram_top1|~GND~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(\ram_top1|~GND~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(\ram_top1|~GND~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[16]),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(\ram_top1|~GND~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[17]),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\ram_top1|hexa0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\ram_top1|hexa0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\ram_top1|hexa0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\ram_top1|hexa0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\ram_top1|hexa0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\ram_top1|hexa0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(\ram_top1|hexa0|WideOr6~0_wirecell_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\ram_top1|hexa1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\ram_top1|hexa1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\ram_top1|hexa1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\ram_top1|hexa1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\ram_top1|hexa1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\ram_top1|hexa1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(\ram_top1|hexa1|WideOr6~0_wirecell_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\pll1|frequency [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\ram_top1|~GND~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\ram_top1|~GND~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\pll1|frequency [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\pll1|frequency [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\pll1|frequency [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(\ram_top1|~VCC~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\ram_top1|hexa3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\ram_top1|hexa3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\ram_top1|hexa3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\ram_top1|hexa3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\ram_top1|hexa3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\ram_top1|hexa3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(\ram_top1|hexa3|WideOr6~0_wirecell_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(\ram_top1|hexa4|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(\ram_top1|hexa4|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(\ram_top1|hexa4|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(\ram_top1|hexa4|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(\ram_top1|hexa4|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(\ram_top1|hexa4|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(\ram_top1|hexa4|WideOr6~0_wirecell_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(\ram_top1|freq_latch [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(\ram_top1|~GND~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(\ram_top1|~GND~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(\ram_top1|freq_latch [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(\ram_top1|freq_latch [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(\ram_top1|freq_latch [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(\ram_top1|~VCC~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \UART_TXD~output (
	.i(\UART|rs232_0|RS232_Out_Serializer|serial_data_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UART_TXD),
	.obar());
// synopsys translate_off
defparam \UART_TXD~output .bus_hold = "false";
defparam \UART_TXD~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N16
cycloneive_lcell_comb \ram_top1|~GND (
// Equation(s):
// \ram_top1|~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|~GND .lut_mask = 16'h0000;
defparam \ram_top1|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N26
cycloneive_lcell_comb \ram_top1|counter[0]~87 (
// Equation(s):
// \ram_top1|counter[0]~87_combout  = !\ram_top1|counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|counter[0]~87_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|counter[0]~87 .lut_mask = 16'h0F0F;
defparam \ram_top1|counter[0]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N24
cycloneive_lcell_comb \ram_top1|state.start_write~feeder (
// Equation(s):
// \ram_top1|state.start_write~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|state.start_write~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|state.start_write~feeder .lut_mask = 16'hFFFF;
defparam \ram_top1|state.start_write~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N25
dffeas \ram_top1|state.start_write (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|state.start_write~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|state.start_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|state.start_write .is_wysiwyg = "true";
defparam \ram_top1|state.start_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N8
cycloneive_lcell_comb \ram_top1|LessThan0~4 (
// Equation(s):
// \ram_top1|LessThan0~4_combout  = (\ram_top1|counter [11]) # (((\ram_top1|counter [13]) # (\ram_top1|counter [12])) # (!\ram_top1|LessThan0~3_combout ))

	.dataa(\ram_top1|counter [11]),
	.datab(\ram_top1|LessThan0~3_combout ),
	.datac(\ram_top1|counter [13]),
	.datad(\ram_top1|counter [12]),
	.cin(gnd),
	.combout(\ram_top1|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|LessThan0~4 .lut_mask = 16'hFFFB;
defparam \ram_top1|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N4
cycloneive_lcell_comb \ram_top1|reset~0 (
// Equation(s):
// \ram_top1|reset~0_combout  = (\SW[0]~input_o ) # (!\ram_top1|state.start_write~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|state.start_write~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\ram_top1|reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|reset~0 .lut_mask = 16'hFF0F;
defparam \ram_top1|reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N16
cycloneive_lcell_comb \ram_top1|reset~reg0feeder (
// Equation(s):
// \ram_top1|reset~reg0feeder_combout  = \ram_top1|reset~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|reset~0_combout ),
	.cin(gnd),
	.combout(\ram_top1|reset~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|reset~reg0feeder .lut_mask = 16'hFF00;
defparam \ram_top1|reset~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N17
dffeas \ram_top1|reset~reg0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|reset~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|reset~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|reset~reg0 .is_wysiwyg = "true";
defparam \ram_top1|reset~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N18
cycloneive_lcell_comb \pll1|state.begin_sweep~0 (
// Equation(s):
// \pll1|state.begin_sweep~0_combout  = !\ram_top1|reset~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|reset~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|state.begin_sweep~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state.begin_sweep~0 .lut_mask = 16'h0F0F;
defparam \pll1|state.begin_sweep~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N19
dffeas \pll1|state.begin_sweep (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state.begin_sweep~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.begin_sweep~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.begin_sweep .is_wysiwyg = "true";
defparam \pll1|state.begin_sweep .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N4
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita0~combout  = !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita0~COUT  = CARRY(!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita0~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita0 .lut_mask = 16'h3333;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N26
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N6
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita1~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [1] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita0~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [1] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita0~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita1~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [1]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita0~COUT ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita0~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita1~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita1 .lut_mask = 16'h5AAF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N0
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_ena_state~q ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state~q  & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_ena_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state~0 .lut_mask = 16'hFCEC;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N1
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N16
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state~0_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state~q  & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state~0 .lut_mask = 16'h0030;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N17
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N26
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q  & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q )

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy .lut_mask = 16'h0C0C;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N10
cycloneive_lcell_comb \pll1|state~52 (
// Equation(s):
// \pll1|state~52_combout  = (!\pll1|state.begin_sweep~q  & !\ram_top1|reset~reg0_q )

	.dataa(gnd),
	.datab(\pll1|state.begin_sweep~q ),
	.datac(\ram_top1|reset~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|state~52_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~52 .lut_mask = 16'h0303;
defparam \pll1|state~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N11
dffeas \pll1|state.write_N (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.write_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.write_N .is_wysiwyg = "true";
defparam \pll1|state.write_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N8
cycloneive_lcell_comb \pll1|Selector0~0 (
// Equation(s):
// \pll1|Selector0~0_combout  = (\pll1|state.write_N~q ) # ((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q  & (\pll1|state.wait_busy_N~q  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ),
	.datab(\pll1|state.write_N~q ),
	.datac(\pll1|state.wait_busy_N~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.cin(gnd),
	.combout(\pll1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector0~0 .lut_mask = 16'hDCCC;
defparam \pll1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N9
dffeas \pll1|state.wait_busy_N (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset~reg0_q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.wait_busy_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.wait_busy_N .is_wysiwyg = "true";
defparam \pll1|state.wait_busy_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N6
cycloneive_lcell_comb \pll1|state~65 (
// Equation(s):
// \pll1|state~65_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout  & (!\ram_top1|reset~reg0_q  & ((\pll1|state.hold_N~q ) # (\pll1|state.wait_busy_N~q ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout ),
	.datab(\ram_top1|reset~reg0_q ),
	.datac(\pll1|state.hold_N~q ),
	.datad(\pll1|state.wait_busy_N~q ),
	.cin(gnd),
	.combout(\pll1|state~65_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~65 .lut_mask = 16'h1110;
defparam \pll1|state~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N7
dffeas \pll1|state.hold_N (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.hold_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.hold_N .is_wysiwyg = "true";
defparam \pll1|state.hold_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N10
cycloneive_lcell_comb \pll1|state~64 (
// Equation(s):
// \pll1|state~64_combout  = (\pll1|state.hold_N~q  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q  & (!\ram_top1|reset~reg0_q  & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q )))

	.dataa(\pll1|state.hold_N~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.datac(\ram_top1|reset~reg0_q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ),
	.cin(gnd),
	.combout(\pll1|state~64_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~64 .lut_mask = 16'h0008;
defparam \pll1|state~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N11
dffeas \pll1|state.cycle_N (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.cycle_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.cycle_N .is_wysiwyg = "true";
defparam \pll1|state.cycle_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
cycloneive_lcell_comb \pll1|state~53 (
// Equation(s):
// \pll1|state~53_combout  = (\pll1|state.cycle_N~q  & !\ram_top1|reset~reg0_q )

	.dataa(\pll1|state.cycle_N~q ),
	.datab(gnd),
	.datac(\ram_top1|reset~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|state~53_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~53 .lut_mask = 16'h0A0A;
defparam \pll1|state~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N21
dffeas \pll1|state.write_C_high (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.write_C_high~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.write_C_high .is_wysiwyg = "true";
defparam \pll1|state.write_C_high .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N22
cycloneive_lcell_comb \pll1|Selector9~0 (
// Equation(s):
// \pll1|Selector9~0_combout  = (\pll1|state.write_C_high~q ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q  & (\pll1|state.wait_busy_C_high~q  & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q )))

	.dataa(\pll1|state.write_C_high~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.datac(\pll1|state.wait_busy_C_high~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ),
	.cin(gnd),
	.combout(\pll1|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector9~0 .lut_mask = 16'hAAEA;
defparam \pll1|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N23
dffeas \pll1|state.wait_busy_C_high (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset~reg0_q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.wait_busy_C_high~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.wait_busy_C_high .is_wysiwyg = "true";
defparam \pll1|state.wait_busy_C_high .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N12
cycloneive_lcell_comb \pll1|state~63 (
// Equation(s):
// \pll1|state~63_combout  = (!\ram_top1|reset~reg0_q  & (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout  & ((\pll1|state.wait_busy_C_high~q ) # (\pll1|state.hold_C_high~q ))))

	.dataa(\pll1|state.wait_busy_C_high~q ),
	.datab(\ram_top1|reset~reg0_q ),
	.datac(\pll1|state.hold_C_high~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout ),
	.cin(gnd),
	.combout(\pll1|state~63_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~63 .lut_mask = 16'h0032;
defparam \pll1|state~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N13
dffeas \pll1|state.hold_C_high (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.hold_C_high~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.hold_C_high .is_wysiwyg = "true";
defparam \pll1|state.hold_C_high .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N8
cycloneive_lcell_comb \pll1|state~61 (
// Equation(s):
// \pll1|state~61_combout  = (\pll1|state.hold_C_high~q  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q  & (!\ram_top1|reset~reg0_q  & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q )))

	.dataa(\pll1|state.hold_C_high~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.datac(\ram_top1|reset~reg0_q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ),
	.cin(gnd),
	.combout(\pll1|state~61_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~61 .lut_mask = 16'h0008;
defparam \pll1|state~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N9
dffeas \pll1|state.cycle_C_high (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.cycle_C_high~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.cycle_C_high .is_wysiwyg = "true";
defparam \pll1|state.cycle_C_high .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N14
cycloneive_lcell_comb \pll1|state~54 (
// Equation(s):
// \pll1|state~54_combout  = (\pll1|state.cycle_C_high~q  & !\ram_top1|reset~reg0_q )

	.dataa(gnd),
	.datab(\pll1|state.cycle_C_high~q ),
	.datac(\ram_top1|reset~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|state~54_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~54 .lut_mask = 16'h0C0C;
defparam \pll1|state~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N15
dffeas \pll1|state.write_C_low (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.write_C_low~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.write_C_low .is_wysiwyg = "true";
defparam \pll1|state.write_C_low .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N4
cycloneive_lcell_comb \pll1|Selector11~0 (
// Equation(s):
// \pll1|Selector11~0_combout  = (\pll1|state.write_C_low~q ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q  & (\pll1|state.wait_busy_C_low~q  & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q )))

	.dataa(\pll1|state.write_C_low~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.datac(\pll1|state.wait_busy_C_low~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ),
	.cin(gnd),
	.combout(\pll1|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector11~0 .lut_mask = 16'hAAEA;
defparam \pll1|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N5
dffeas \pll1|state.wait_busy_C_low (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset~reg0_q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.wait_busy_C_low~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.wait_busy_C_low .is_wysiwyg = "true";
defparam \pll1|state.wait_busy_C_low .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N26
cycloneive_lcell_comb \pll1|state~60 (
// Equation(s):
// \pll1|state~60_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout  & (!\ram_top1|reset~reg0_q  & ((\pll1|state.hold_C_low~q ) # (\pll1|state.wait_busy_C_low~q ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout ),
	.datab(\ram_top1|reset~reg0_q ),
	.datac(\pll1|state.hold_C_low~q ),
	.datad(\pll1|state.wait_busy_C_low~q ),
	.cin(gnd),
	.combout(\pll1|state~60_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~60 .lut_mask = 16'h1110;
defparam \pll1|state~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N27
dffeas \pll1|state.hold_C_low (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.hold_C_low~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.hold_C_low .is_wysiwyg = "true";
defparam \pll1|state.hold_C_low .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N24
cycloneive_lcell_comb \pll1|state~71 (
// Equation(s):
// \pll1|state~71_combout  = (\pll1|state.hold_C_low~q  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q  & (!\ram_top1|reset~reg0_q  & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q )))

	.dataa(\pll1|state.hold_C_low~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.datac(\ram_top1|reset~reg0_q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ),
	.cin(gnd),
	.combout(\pll1|state~71_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~71 .lut_mask = 16'h0008;
defparam \pll1|state~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N25
dffeas \pll1|state.cycle_C_low (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.cycle_C_low~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.cycle_C_low .is_wysiwyg = "true";
defparam \pll1|state.cycle_C_low .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N14
cycloneive_lcell_comb \pll1|state~55 (
// Equation(s):
// \pll1|state~55_combout  = (\pll1|state.cycle_C_low~q  & !\ram_top1|reset~reg0_q )

	.dataa(gnd),
	.datab(\pll1|state.cycle_C_low~q ),
	.datac(gnd),
	.datad(\ram_top1|reset~reg0_q ),
	.cin(gnd),
	.combout(\pll1|state~55_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~55 .lut_mask = 16'h00CC;
defparam \pll1|state~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N15
dffeas \pll1|state.write_C1_high (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.write_C1_high~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.write_C1_high .is_wysiwyg = "true";
defparam \pll1|state.write_C1_high .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
cycloneive_lcell_comb \pll1|WideOr39~0 (
// Equation(s):
// \pll1|WideOr39~0_combout  = (\pll1|state.write_C1_high~q ) # ((\pll1|state.write_C_high~q ) # ((\pll1|state.write_N~q ) # (\pll1|state.write_C_low~q )))

	.dataa(\pll1|state.write_C1_high~q ),
	.datab(\pll1|state.write_C_high~q ),
	.datac(\pll1|state.write_N~q ),
	.datad(\pll1|state.write_C_low~q ),
	.cin(gnd),
	.combout(\pll1|WideOr39~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr39~0 .lut_mask = 16'hFFFE;
defparam \pll1|WideOr39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
cycloneive_lcell_comb \pll1|Selector13~0 (
// Equation(s):
// \pll1|Selector13~0_combout  = (\pll1|state.write_C1_high~q ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q  & (\pll1|state.wait_busy_C1_high~q  & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q 
// )))

	.dataa(\pll1|state.write_C1_high~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.datac(\pll1|state.wait_busy_C1_high~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ),
	.cin(gnd),
	.combout(\pll1|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector13~0 .lut_mask = 16'hAAEA;
defparam \pll1|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N29
dffeas \pll1|state.wait_busy_C1_high (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset~reg0_q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.wait_busy_C1_high~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.wait_busy_C1_high .is_wysiwyg = "true";
defparam \pll1|state.wait_busy_C1_high .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N30
cycloneive_lcell_comb \pll1|state~70 (
// Equation(s):
// \pll1|state~70_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout  & (!\ram_top1|reset~reg0_q  & ((\pll1|state.wait_busy_C1_high~q ) # (\pll1|state.hold_C1_high~q ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout ),
	.datab(\pll1|state.wait_busy_C1_high~q ),
	.datac(\pll1|state.hold_C1_high~q ),
	.datad(\ram_top1|reset~reg0_q ),
	.cin(gnd),
	.combout(\pll1|state~70_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~70 .lut_mask = 16'h0054;
defparam \pll1|state~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N31
dffeas \pll1|state.hold_C1_high (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.hold_C1_high~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.hold_C1_high .is_wysiwyg = "true";
defparam \pll1|state.hold_C1_high .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N12
cycloneive_lcell_comb \pll1|state~73 (
// Equation(s):
// \pll1|state~73_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q  & (!\ram_top1|reset~reg0_q  & \pll1|state.hold_C1_high~q )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.datac(\ram_top1|reset~reg0_q ),
	.datad(\pll1|state.hold_C1_high~q ),
	.cin(gnd),
	.combout(\pll1|state~73_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~73 .lut_mask = 16'h0400;
defparam \pll1|state~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N13
dffeas \pll1|state.cycle_C1_high (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.cycle_C1_high~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.cycle_C1_high .is_wysiwyg = "true";
defparam \pll1|state.cycle_C1_high .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N14
cycloneive_lcell_comb \pll1|state~56 (
// Equation(s):
// \pll1|state~56_combout  = (\pll1|state.cycle_C1_high~q  & !\ram_top1|reset~reg0_q )

	.dataa(\pll1|state.cycle_C1_high~q ),
	.datab(gnd),
	.datac(\ram_top1|reset~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|state~56_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~56 .lut_mask = 16'h0A0A;
defparam \pll1|state~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N15
dffeas \pll1|state.write_C1_low (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.write_C1_low~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.write_C1_low .is_wysiwyg = "true";
defparam \pll1|state.write_C1_low .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N4
cycloneive_lcell_comb \pll1|Selector15~0 (
// Equation(s):
// \pll1|Selector15~0_combout  = (\pll1|state.write_C1_low~q ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q  & (\pll1|state.wait_busy_C1_low~q  & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q )))

	.dataa(\pll1|state.write_C1_low~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.datac(\pll1|state.wait_busy_C1_low~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ),
	.cin(gnd),
	.combout(\pll1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector15~0 .lut_mask = 16'hAAEA;
defparam \pll1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N5
dffeas \pll1|state.wait_busy_C1_low (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset~reg0_q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.wait_busy_C1_low~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.wait_busy_C1_low .is_wysiwyg = "true";
defparam \pll1|state.wait_busy_C1_low .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N6
cycloneive_lcell_comb \pll1|state~72 (
// Equation(s):
// \pll1|state~72_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout  & (!\ram_top1|reset~reg0_q  & ((\pll1|state.wait_busy_C1_low~q ) # (\pll1|state.hold_C1_low~q ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout ),
	.datab(\pll1|state.wait_busy_C1_low~q ),
	.datac(\pll1|state.hold_C1_low~q ),
	.datad(\ram_top1|reset~reg0_q ),
	.cin(gnd),
	.combout(\pll1|state~72_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~72 .lut_mask = 16'h0054;
defparam \pll1|state~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N7
dffeas \pll1|state.hold_C1_low (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.hold_C1_low~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.hold_C1_low .is_wysiwyg = "true";
defparam \pll1|state.hold_C1_low .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N16
cycloneive_lcell_comb \pll1|state~67 (
// Equation(s):
// \pll1|state~67_combout  = (\pll1|state.hold_C1_low~q  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q  & (!\ram_top1|reset~reg0_q  & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q )))

	.dataa(\pll1|state.hold_C1_low~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.datac(\ram_top1|reset~reg0_q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ),
	.cin(gnd),
	.combout(\pll1|state~67_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~67 .lut_mask = 16'h0008;
defparam \pll1|state~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N17
dffeas \pll1|state.cycle_C1_low (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.cycle_C1_low~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.cycle_C1_low .is_wysiwyg = "true";
defparam \pll1|state.cycle_C1_low .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N20
cycloneive_lcell_comb \pll1|state~57 (
// Equation(s):
// \pll1|state~57_combout  = (\pll1|state.cycle_C1_low~q  & !\ram_top1|reset~reg0_q )

	.dataa(gnd),
	.datab(\pll1|state.cycle_C1_low~q ),
	.datac(\ram_top1|reset~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|state~57_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~57 .lut_mask = 16'h0C0C;
defparam \pll1|state~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N21
dffeas \pll1|state.write_C2_high (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.write_C2_high~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.write_C2_high .is_wysiwyg = "true";
defparam \pll1|state.write_C2_high .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N8
cycloneive_lcell_comb \pll1|Selector17~0 (
// Equation(s):
// \pll1|Selector17~0_combout  = (\pll1|state.write_C2_high~q ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q  & (\pll1|state.wait_busy_C2_high~q  & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q 
// )))

	.dataa(\pll1|state.write_C2_high~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.datac(\pll1|state.wait_busy_C2_high~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ),
	.cin(gnd),
	.combout(\pll1|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector17~0 .lut_mask = 16'hAAEA;
defparam \pll1|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N9
dffeas \pll1|state.wait_busy_C2_high (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset~reg0_q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.wait_busy_C2_high~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.wait_busy_C2_high .is_wysiwyg = "true";
defparam \pll1|state.wait_busy_C2_high .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N30
cycloneive_lcell_comb \pll1|state~66 (
// Equation(s):
// \pll1|state~66_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout  & (!\ram_top1|reset~reg0_q  & ((\pll1|state.hold_C2_high~q ) # (\pll1|state.wait_busy_C2_high~q ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout ),
	.datab(\ram_top1|reset~reg0_q ),
	.datac(\pll1|state.hold_C2_high~q ),
	.datad(\pll1|state.wait_busy_C2_high~q ),
	.cin(gnd),
	.combout(\pll1|state~66_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~66 .lut_mask = 16'h1110;
defparam \pll1|state~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N31
dffeas \pll1|state.hold_C2_high (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.hold_C2_high~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.hold_C2_high .is_wysiwyg = "true";
defparam \pll1|state.hold_C2_high .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N26
cycloneive_lcell_comb \pll1|state~69 (
// Equation(s):
// \pll1|state~69_combout  = (\pll1|state.hold_C2_high~q  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q  & (!\ram_top1|reset~reg0_q  & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q )))

	.dataa(\pll1|state.hold_C2_high~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.datac(\ram_top1|reset~reg0_q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ),
	.cin(gnd),
	.combout(\pll1|state~69_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~69 .lut_mask = 16'h0008;
defparam \pll1|state~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N27
dffeas \pll1|state.cycle_C2_high (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.cycle_C2_high~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.cycle_C2_high .is_wysiwyg = "true";
defparam \pll1|state.cycle_C2_high .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N2
cycloneive_lcell_comb \pll1|state~58 (
// Equation(s):
// \pll1|state~58_combout  = (\pll1|state.cycle_C2_high~q  & !\ram_top1|reset~reg0_q )

	.dataa(\pll1|state.cycle_C2_high~q ),
	.datab(gnd),
	.datac(\ram_top1|reset~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|state~58_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~58 .lut_mask = 16'h0A0A;
defparam \pll1|state~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N3
dffeas \pll1|state.write_C2_low (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.write_C2_low~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.write_C2_low .is_wysiwyg = "true";
defparam \pll1|state.write_C2_low .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N22
cycloneive_lcell_comb \pll1|state~50 (
// Equation(s):
// \pll1|state~50_combout  = (!\ram_top1|reset~reg0_q  & (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout  & ((\pll1|state.wait_busy_config~q ) # (\pll1|state.hold_config~q ))))

	.dataa(\pll1|state.wait_busy_config~q ),
	.datab(\ram_top1|reset~reg0_q ),
	.datac(\pll1|state.hold_config~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout ),
	.cin(gnd),
	.combout(\pll1|state~50_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~50 .lut_mask = 16'h0032;
defparam \pll1|state~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N23
dffeas \pll1|state.hold_config (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.hold_config~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.hold_config .is_wysiwyg = "true";
defparam \pll1|state.hold_config .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N4
cycloneive_lcell_comb \pll1|state~48 (
// Equation(s):
// \pll1|state~48_combout  = (\pll1|state.hold_config~q  & (!\ram_top1|reset~reg0_q  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q  & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q )))

	.dataa(\pll1|state.hold_config~q ),
	.datab(\ram_top1|reset~reg0_q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ),
	.cin(gnd),
	.combout(\pll1|state~48_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~48 .lut_mask = 16'h0020;
defparam \pll1|state~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N5
dffeas \pll1|state.cycle_config (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.cycle_config~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.cycle_config .is_wysiwyg = "true";
defparam \pll1|state.cycle_config .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N22
cycloneive_lcell_comb \ram_top1|next_frequency~0 (
// Equation(s):
// \ram_top1|next_frequency~0_combout  = (\ram_top1|state.cycle_freq~q  & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(\ram_top1|state.cycle_freq~q ),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\ram_top1|next_frequency~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|next_frequency~0 .lut_mask = 16'h00CC;
defparam \ram_top1|next_frequency~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N23
dffeas \ram_top1|next_frequency~reg0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|next_frequency~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|next_frequency~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|next_frequency~reg0 .is_wysiwyg = "true";
defparam \ram_top1|next_frequency~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N2
cycloneive_lcell_comb \pll1|Selector7~0 (
// Equation(s):
// \pll1|Selector7~0_combout  = (\pll1|state.cycle_config~q ) # ((!\ram_top1|next_frequency~reg0_q  & \pll1|state.hold_frequency~q ))

	.dataa(\pll1|state.cycle_config~q ),
	.datab(\ram_top1|next_frequency~reg0_q ),
	.datac(\pll1|state.hold_frequency~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector7~0 .lut_mask = 16'hBABA;
defparam \pll1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N3
dffeas \pll1|state.hold_frequency (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset~reg0_q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.hold_frequency~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.hold_frequency .is_wysiwyg = "true";
defparam \pll1|state.hold_frequency .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N6
cycloneive_lcell_comb \pll1|state~47 (
// Equation(s):
// \pll1|state~47_combout  = (!\ram_top1|reset~reg0_q  & (\ram_top1|next_frequency~reg0_q  & ((\pll1|state.hold_frequency~q ) # (\pll1|state.wait_button~q ))))

	.dataa(\ram_top1|reset~reg0_q ),
	.datab(\pll1|state.hold_frequency~q ),
	.datac(\pll1|state.wait_button~q ),
	.datad(\ram_top1|next_frequency~reg0_q ),
	.cin(gnd),
	.combout(\pll1|state~47_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~47 .lut_mask = 16'h5400;
defparam \pll1|state~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N7
dffeas \pll1|state.wait_button (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.wait_button~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.wait_button .is_wysiwyg = "true";
defparam \pll1|state.wait_button .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N22
cycloneive_lcell_comb \pll1|Selector19~0 (
// Equation(s):
// \pll1|Selector19~0_combout  = (\pll1|state.write_C2_low~q ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q  & (\pll1|state.wait_busy_C2_low~q  & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q )))

	.dataa(\pll1|state.write_C2_low~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.datac(\pll1|state.wait_busy_C2_low~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ),
	.cin(gnd),
	.combout(\pll1|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector19~0 .lut_mask = 16'hAAEA;
defparam \pll1|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N23
dffeas \pll1|state.wait_busy_C2_low (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset~reg0_q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.wait_busy_C2_low~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.wait_busy_C2_low .is_wysiwyg = "true";
defparam \pll1|state.wait_busy_C2_low .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N24
cycloneive_lcell_comb \pll1|state~68 (
// Equation(s):
// \pll1|state~68_combout  = (!\ram_top1|reset~reg0_q  & (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout  & ((\pll1|state.wait_busy_C2_low~q ) # (\pll1|state.hold_C2_low~q ))))

	.dataa(\pll1|state.wait_busy_C2_low~q ),
	.datab(\ram_top1|reset~reg0_q ),
	.datac(\pll1|state.hold_C2_low~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout ),
	.cin(gnd),
	.combout(\pll1|state~68_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~68 .lut_mask = 16'h0032;
defparam \pll1|state~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N25
dffeas \pll1|state.hold_C2_low (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.hold_C2_low~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.hold_C2_low .is_wysiwyg = "true";
defparam \pll1|state.hold_C2_low .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N18
cycloneive_lcell_comb \pll1|state~62 (
// Equation(s):
// \pll1|state~62_combout  = (!\ram_top1|reset~reg0_q  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q  & (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q  & \pll1|state.hold_C2_low~q )))

	.dataa(\ram_top1|reset~reg0_q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ),
	.datad(\pll1|state.hold_C2_low~q ),
	.cin(gnd),
	.combout(\pll1|state~62_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~62 .lut_mask = 16'h0400;
defparam \pll1|state~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N19
dffeas \pll1|state.cycle_C2_low (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.cycle_C2_low~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.cycle_C2_low .is_wysiwyg = "true";
defparam \pll1|state.cycle_C2_low .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N24
cycloneive_lcell_comb \pll1|Selector2~0 (
// Equation(s):
// \pll1|Selector2~0_combout  = (\pll1|state.cycle_C2_low~q ) # ((\pll1|state.wait_button~q  & !\ram_top1|next_frequency~reg0_q ))

	.dataa(\pll1|state.wait_button~q ),
	.datab(\ram_top1|next_frequency~reg0_q ),
	.datac(\pll1|state.cycle_C2_low~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector2~0 .lut_mask = 16'hF2F2;
defparam \pll1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N25
dffeas \pll1|state.write_M (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset~reg0_q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.write_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.write_M .is_wysiwyg = "true";
defparam \pll1|state.write_M .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N28
cycloneive_lcell_comb \pll1|WideOr39~1 (
// Equation(s):
// \pll1|WideOr39~1_combout  = (\pll1|state.write_C2_low~q ) # ((\pll1|state.write_M~q ) # ((\pll1|state.write_C2_high~q ) # (\pll1|state.write_C1_low~q )))

	.dataa(\pll1|state.write_C2_low~q ),
	.datab(\pll1|state.write_M~q ),
	.datac(\pll1|state.write_C2_high~q ),
	.datad(\pll1|state.write_C1_low~q ),
	.cin(gnd),
	.combout(\pll1|WideOr39~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr39~1 .lut_mask = 16'hFFFE;
defparam \pll1|WideOr39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N18
cycloneive_lcell_comb \pll1|WideOr39 (
// Equation(s):
// \pll1|WideOr39~combout  = (\pll1|WideOr39~0_combout ) # (\pll1|WideOr39~1_combout )

	.dataa(gnd),
	.datab(\pll1|WideOr39~0_combout ),
	.datac(gnd),
	.datad(\pll1|WideOr39~1_combout ),
	.cin(gnd),
	.combout(\pll1|WideOr39~combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr39 .lut_mask = 16'hFFCC;
defparam \pll1|WideOr39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N19
dffeas \pll1|write_param_sig (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|WideOr39~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|write_param_sig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|write_param_sig .is_wysiwyg = "true";
defparam \pll1|write_param_sig .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N4
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state~q ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~q  & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~0 .lut_mask = 16'hFAEA;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N5
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N30
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~0_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state~q  & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state~q )

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~0 .lut_mask = 16'h0055;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N24
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state~q ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state~q  & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state~0 .lut_mask = 16'hFCEC;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N25
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N10
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~q  & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state~q  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~0_combout  & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state~q )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1 .lut_mask = 16'h0010;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N2
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~3_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state~q ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~0_combout ) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~3 .lut_mask = 16'hFBFB;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N3
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~3_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N16
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~1_combout  = ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~q ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state~q ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reset_state~q )

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reset_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~1 .lut_mask = 16'hFFFD;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N14
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~2_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~q  & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~q )

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~2 .lut_mask = 16'h0055;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N24
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ) # 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0 .lut_mask = 16'hFFF0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N0
cycloneive_lcell_comb \pll1|WideOr30~1 (
// Equation(s):
// \pll1|WideOr30~1_combout  = (!\pll1|state.cycle_C2_high~q  & (!\pll1|state.write_C2_low~q  & (!\pll1|state.wait_busy_C2_low~q  & !\pll1|state.hold_C2_low~q )))

	.dataa(\pll1|state.cycle_C2_high~q ),
	.datab(\pll1|state.write_C2_low~q ),
	.datac(\pll1|state.wait_busy_C2_low~q ),
	.datad(\pll1|state.hold_C2_low~q ),
	.cin(gnd),
	.combout(\pll1|WideOr30~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr30~1 .lut_mask = 16'h0001;
defparam \pll1|WideOr30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N10
cycloneive_lcell_comb \pll1|WideOr30~0 (
// Equation(s):
// \pll1|WideOr30~0_combout  = (!\pll1|state.hold_C2_high~q  & (!\pll1|state.cycle_C1_low~q  & (!\pll1|state.write_C2_high~q  & !\pll1|state.wait_busy_C2_high~q )))

	.dataa(\pll1|state.hold_C2_high~q ),
	.datab(\pll1|state.cycle_C1_low~q ),
	.datac(\pll1|state.write_C2_high~q ),
	.datad(\pll1|state.wait_busy_C2_high~q ),
	.cin(gnd),
	.combout(\pll1|WideOr30~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr30~0 .lut_mask = 16'h0001;
defparam \pll1|WideOr30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N30
cycloneive_lcell_comb \pll1|WideOr30~2 (
// Equation(s):
// \pll1|WideOr30~2_combout  = (!\pll1|WideOr30~0_combout ) # (!\pll1|WideOr30~1_combout )

	.dataa(gnd),
	.datab(\pll1|WideOr30~1_combout ),
	.datac(\pll1|WideOr30~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|WideOr30~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr30~2 .lut_mask = 16'h3F3F;
defparam \pll1|WideOr30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N31
dffeas \pll1|counter_type[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|WideOr30~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|counter_type [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|counter_type[1] .is_wysiwyg = "true";
defparam \pll1|counter_type[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N0
cycloneive_lcell_comb \pll1|WideOr40~0 (
// Equation(s):
// \pll1|WideOr40~0_combout  = (!\pll1|state.cycle_N~q  & (!\pll1|state.write_C_high~q  & (!\pll1|state.wait_busy_C_high~q  & !\pll1|state.hold_C_high~q )))

	.dataa(\pll1|state.cycle_N~q ),
	.datab(\pll1|state.write_C_high~q ),
	.datac(\pll1|state.wait_busy_C_high~q ),
	.datad(\pll1|state.hold_C_high~q ),
	.cin(gnd),
	.combout(\pll1|WideOr40~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr40~0 .lut_mask = 16'h0001;
defparam \pll1|WideOr40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N2
cycloneive_lcell_comb \pll1|WideOr31~2 (
// Equation(s):
// \pll1|WideOr31~2_combout  = (!\pll1|state.write_C1_high~q  & (!\pll1|state.wait_busy_C1_high~q  & (!\pll1|state.hold_C1_high~q  & !\pll1|state.cycle_C_low~q )))

	.dataa(\pll1|state.write_C1_high~q ),
	.datab(\pll1|state.wait_busy_C1_high~q ),
	.datac(\pll1|state.hold_C1_high~q ),
	.datad(\pll1|state.cycle_C_low~q ),
	.cin(gnd),
	.combout(\pll1|WideOr31~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr31~2 .lut_mask = 16'h0001;
defparam \pll1|WideOr31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N28
cycloneive_lcell_comb \pll1|WideOr40~1 (
// Equation(s):
// \pll1|WideOr40~1_combout  = (\pll1|WideOr40~0_combout  & (\pll1|WideOr30~0_combout  & \pll1|WideOr31~2_combout ))

	.dataa(gnd),
	.datab(\pll1|WideOr40~0_combout ),
	.datac(\pll1|WideOr30~0_combout ),
	.datad(\pll1|WideOr31~2_combout ),
	.cin(gnd),
	.combout(\pll1|WideOr40~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr40~1 .lut_mask = 16'hC000;
defparam \pll1|WideOr40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N29
dffeas \pll1|counter_param_sig[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|WideOr40~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|counter_param_sig [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|counter_param_sig[0] .is_wysiwyg = "true";
defparam \pll1|counter_param_sig[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N8
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|input_latch_enable (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|input_latch_enable~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q  & \pll1|write_param_sig~q )

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.datac(gnd),
	.datad(\pll1|write_param_sig~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|input_latch_enable~combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|input_latch_enable .lut_mask = 16'hCC00;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|input_latch_enable .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N14
cycloneive_lcell_comb \pll1|Selector3~0 (
// Equation(s):
// \pll1|Selector3~0_combout  = (\pll1|state.write_M~q ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q  & (\pll1|state.wait_busy_M~q  & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q )))

	.dataa(\pll1|state.write_M~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.datac(\pll1|state.wait_busy_M~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ),
	.cin(gnd),
	.combout(\pll1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector3~0 .lut_mask = 16'hAAEA;
defparam \pll1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N15
dffeas \pll1|state.wait_busy_M (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset~reg0_q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.wait_busy_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.wait_busy_M .is_wysiwyg = "true";
defparam \pll1|state.wait_busy_M .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N24
cycloneive_lcell_comb \pll1|state~59 (
// Equation(s):
// \pll1|state~59_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout  & (!\ram_top1|reset~reg0_q  & ((\pll1|state.hold_M~q ) # (\pll1|state.wait_busy_M~q ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout ),
	.datab(\ram_top1|reset~reg0_q ),
	.datac(\pll1|state.hold_M~q ),
	.datad(\pll1|state.wait_busy_M~q ),
	.cin(gnd),
	.combout(\pll1|state~59_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~59 .lut_mask = 16'h1110;
defparam \pll1|state~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N25
dffeas \pll1|state.hold_M (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.hold_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.hold_M .is_wysiwyg = "true";
defparam \pll1|state.hold_M .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N4
cycloneive_lcell_comb \pll1|WideOr29~0 (
// Equation(s):
// \pll1|WideOr29~0_combout  = (!\pll1|state.cycle_M~q  & (!\pll1|state.write_config~q  & (!\pll1|state.wait_busy_M~q  & !\pll1|state.hold_M~q )))

	.dataa(\pll1|state.cycle_M~q ),
	.datab(\pll1|state.write_config~q ),
	.datac(\pll1|state.wait_busy_M~q ),
	.datad(\pll1|state.hold_M~q ),
	.cin(gnd),
	.combout(\pll1|WideOr29~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr29~0 .lut_mask = 16'h0001;
defparam \pll1|WideOr29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N8
cycloneive_lcell_comb \pll1|WideOr29~1 (
// Equation(s):
// \pll1|WideOr29~1_combout  = (!\pll1|state.cycle_C2_low~q  & (\pll1|WideOr29~0_combout  & (!\pll1|state.write_M~q  & !\pll1|state.cycle_config~q )))

	.dataa(\pll1|state.cycle_C2_low~q ),
	.datab(\pll1|WideOr29~0_combout ),
	.datac(\pll1|state.write_M~q ),
	.datad(\pll1|state.cycle_config~q ),
	.cin(gnd),
	.combout(\pll1|WideOr29~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr29~1 .lut_mask = 16'h0004;
defparam \pll1|WideOr29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N20
cycloneive_lcell_comb \pll1|WideOr14~0 (
// Equation(s):
// \pll1|WideOr14~0_combout  = (!\pll1|state.hold_frequency~q  & !\pll1|state.wait_button~q )

	.dataa(gnd),
	.datab(\pll1|state.hold_frequency~q ),
	.datac(gnd),
	.datad(\pll1|state.wait_button~q ),
	.cin(gnd),
	.combout(\pll1|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr14~0 .lut_mask = 16'h0033;
defparam \pll1|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N10
cycloneive_lcell_comb \pll1|WideOr29~2 (
// Equation(s):
// \pll1|WideOr29~2_combout  = (!\pll1|state.hold_config~q  & (!\pll1|state.wait_busy_config~q  & (\pll1|WideOr29~1_combout  & \pll1|WideOr14~0_combout )))

	.dataa(\pll1|state.hold_config~q ),
	.datab(\pll1|state.wait_busy_config~q ),
	.datac(\pll1|WideOr29~1_combout ),
	.datad(\pll1|WideOr14~0_combout ),
	.cin(gnd),
	.combout(\pll1|WideOr29~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr29~2 .lut_mask = 16'h1000;
defparam \pll1|WideOr29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N0
cycloneive_lcell_comb \pll1|WideOr29~3 (
// Equation(s):
// \pll1|WideOr29~3_combout  = (!\pll1|state.wait_busy_N~q  & (\pll1|state.begin_sweep~q  & (!\pll1|state.write_N~q  & !\pll1|state.hold_N~q )))

	.dataa(\pll1|state.wait_busy_N~q ),
	.datab(\pll1|state.begin_sweep~q ),
	.datac(\pll1|state.write_N~q ),
	.datad(\pll1|state.hold_N~q ),
	.cin(gnd),
	.combout(\pll1|WideOr29~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr29~3 .lut_mask = 16'h0004;
defparam \pll1|WideOr29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N22
cycloneive_lcell_comb \pll1|WideOr29 (
// Equation(s):
// \pll1|WideOr29~combout  = (\pll1|WideOr29~2_combout  & \pll1|WideOr29~3_combout )

	.dataa(\pll1|WideOr29~2_combout ),
	.datab(gnd),
	.datac(\pll1|WideOr29~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|WideOr29~combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr29 .lut_mask = 16'hA0A0;
defparam \pll1|WideOr29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N23
dffeas \pll1|counter_type[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|WideOr29~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|counter_type [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|counter_type[2] .is_wysiwyg = "true";
defparam \pll1|counter_type[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N2
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|input_latch_enable~combout  & ((\pll1|counter_type [1]) # ((\pll1|counter_type [2]) # 
// (!\pll1|counter_param_sig [0]))))

	.dataa(\pll1|counter_type [1]),
	.datab(\pll1|counter_param_sig [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|input_latch_enable~combout ),
	.datad(\pll1|counter_type [2]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0 .lut_mask = 16'hF0B0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N3
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N6
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout  = (\pll1|counter_param_sig [0] & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|input_latch_enable~combout  & (!\pll1|counter_type [1] & 
// !\pll1|counter_type [2])))

	.dataa(\pll1|counter_param_sig [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|input_latch_enable~combout ),
	.datac(\pll1|counter_type [1]),
	.datad(\pll1|counter_type [2]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0 .lut_mask = 16'h0008;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N9
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N0
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita0~combout  = !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [0]
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita0~COUT  = CARRY(!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita0~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita0 .lut_mask = 16'h3333;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y32_N9
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pll1|counter_type [2]),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|input_latch_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N11
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pll1|counter_param_sig [0]),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|input_latch_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N28
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2]~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2]~0_combout  = !\pll1|counter_type [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|counter_type [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2]~0 .lut_mask = 16'h0F0F;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N29
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|input_latch_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N7
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pll1|counter_type [1]),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|input_latch_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N26
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[0]~4 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[0]~4_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2] & 
// (((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2])))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1] & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[0]~4 .lut_mask = 16'h0A4F;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N6
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload~0_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state~q  & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_state~q )

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload~0 .lut_mask = 16'h0055;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N1
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita0~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[0]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N2
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita1~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [1] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita0~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [1] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita0~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita1~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [1]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita0~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita0~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita1~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita1 .lut_mask = 16'h3CCF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[6]~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[6]~0_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2] & 
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[6]~0 .lut_mask = 16'h0F00;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N18
cycloneive_lcell_comb \pll1|WideOr31~3 (
// Equation(s):
// \pll1|WideOr31~3_combout  = (!\pll1|state.cycle_C1_high~q  & (!\pll1|state.write_C1_low~q  & (!\pll1|state.wait_busy_C1_low~q  & !\pll1|state.hold_C1_low~q )))

	.dataa(\pll1|state.cycle_C1_high~q ),
	.datab(\pll1|state.write_C1_low~q ),
	.datac(\pll1|state.wait_busy_C1_low~q ),
	.datad(\pll1|state.hold_C1_low~q ),
	.cin(gnd),
	.combout(\pll1|WideOr31~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr31~3 .lut_mask = 16'h0001;
defparam \pll1|WideOr31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N26
cycloneive_lcell_comb \pll1|WideOr31 (
// Equation(s):
// \pll1|WideOr31~combout  = ((!\pll1|WideOr31~2_combout ) # (!\pll1|WideOr29~2_combout )) # (!\pll1|WideOr31~3_combout )

	.dataa(gnd),
	.datab(\pll1|WideOr31~3_combout ),
	.datac(\pll1|WideOr29~2_combout ),
	.datad(\pll1|WideOr31~2_combout ),
	.cin(gnd),
	.combout(\pll1|WideOr31~combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr31 .lut_mask = 16'h3FFF;
defparam \pll1|WideOr31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N27
dffeas \pll1|counter_type[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|WideOr31~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|counter_type [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|counter_type[0] .is_wysiwyg = "true";
defparam \pll1|counter_type[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N21
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pll1|counter_type [0]),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|input_latch_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[1] (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value [1] = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2] & 
// (((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0] & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0])) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[6]~0_combout )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[6]~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value [1]),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[1] .lut_mask = 16'h0057;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N3
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita1~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N4
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita2~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [2] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita1~COUT  & VCC)) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [2] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita1~COUT ))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita2~COUT  = CARRY((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [2] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita1~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita2~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita2 .lut_mask = 16'hC303;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N30
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[2]~3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[2]~3_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2] & 
// (((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0] & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0])) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[6]~0_combout )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[6]~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[2]~3 .lut_mask = 16'h005D;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N5
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita2~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita3~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [3] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita2~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [3] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita2~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita3~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [3]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita2~COUT ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita2~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita3~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita3 .lut_mask = 16'h5AAF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y32_N7
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita4 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita4~combout  = \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [4] $ 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita3~COUT )

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita3~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita4~combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita4 .lut_mask = 16'hC3C3;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N22
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[4]~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[4]~2_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0] & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1])))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[4]~2 .lut_mask = 16'h0040;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N9
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita4~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[4]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N18
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_done~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_done~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [3]) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [4]) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [2]) # 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [1])))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [3]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [4]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [2]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_done~0 .lut_mask = 16'hFFFE;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N0
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state~q ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q  & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [0]) # 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_done~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_done~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~0 .lut_mask = 16'hFAEA;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N1
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~0_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N10
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_state~q ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q  
// & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [0]) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_done~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_done~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~0 .lut_mask = 16'hFAEA;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N11
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~0_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N12
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_state~q ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state~q )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0 .lut_mask = 16'hFFFE;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N8
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~3_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~1_combout ) # 
// (((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout )) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~2_combout ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~1_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~2_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~3 .lut_mask = 16'hFFFB;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N9
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reset_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~3_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reset_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reset_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reset_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N28
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~1_combout  = ((!\pll1|write_param_sig~q  & (!\pll1|reconfig_sig~q  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reset_state~q )

	.dataa(\pll1|write_param_sig~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reset_state~q ),
	.datac(\pll1|reconfig_sig~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~1 .lut_mask = 16'h3733;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N8
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~0_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [0] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_done~0_combout  & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ) # 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_done~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~0 .lut_mask = 16'h000E;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N6
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~2_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~1_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~0_combout ) 
// # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~q  & !\pll1|pll1|altpll_component|auto_generated|wire_pll1_scandone )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~1_combout ),
	.datac(\pll1|pll1|altpll_component|auto_generated|wire_pll1_scandone ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~2 .lut_mask = 16'hFFCE;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N7
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~2_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N0
cycloneive_lcell_comb \pll1|state~51 (
// Equation(s):
// \pll1|state~51_combout  = (!\ram_top1|reset~reg0_q  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q  & (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q  & \pll1|state.hold_M~q )))

	.dataa(\ram_top1|reset~reg0_q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ),
	.datad(\pll1|state.hold_M~q ),
	.cin(gnd),
	.combout(\pll1|state~51_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~51 .lut_mask = 16'h0400;
defparam \pll1|state~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N1
dffeas \pll1|state.cycle_M (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.cycle_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.cycle_M .is_wysiwyg = "true";
defparam \pll1|state.cycle_M .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N26
cycloneive_lcell_comb \pll1|state~49 (
// Equation(s):
// \pll1|state~49_combout  = (!\ram_top1|reset~reg0_q  & \pll1|state.cycle_M~q )

	.dataa(\ram_top1|reset~reg0_q ),
	.datab(\pll1|state.cycle_M~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|state~49_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~49 .lut_mask = 16'h4444;
defparam \pll1|state~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N27
dffeas \pll1|state.write_config (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.write_config~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.write_config .is_wysiwyg = "true";
defparam \pll1|state.write_config .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y32_N29
dffeas \pll1|reconfig_sig (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pll1|state.write_config~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|reconfig_sig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|reconfig_sig .is_wysiwyg = "true";
defparam \pll1|reconfig_sig .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N22
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state~0_combout  = (\pll1|reconfig_sig~q  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|reconfig_sig~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state~0 .lut_mask = 16'hF000;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N23
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state~0_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y32_N17
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N14
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~1_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state~q  & (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~q  
// & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~q ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state~q ),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~1 .lut_mask = 16'h0005;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N18
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~2_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state~q  & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state~q  & (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state~q  & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state~q )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~2 .lut_mask = 16'h0001;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N28
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[0]~0_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state~q ) # ((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~2_combout ) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~1_combout )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[0]~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~1_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~2_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2 .lut_mask = 16'hEFFF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N7
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N8
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita2~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [2] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita1~COUT  & VCC)) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [2] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita1~COUT ))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita2~COUT  = CARRY((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [2] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita1~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita2~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita2 .lut_mask = 16'hC303;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y32_N9
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N10
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita3~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [3] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita2~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [3] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita2~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita3~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [3]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita2~COUT ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita2~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita3~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita3 .lut_mask = 16'h5AAF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y32_N11
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N12
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita4 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita4~combout  = \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [4] $ 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita3~COUT )

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita3~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita4~combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita4 .lut_mask = 16'hC3C3;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y32_N13
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N18
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [3]) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [4]) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [2]) # 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [1])))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [3]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [4]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [2]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0 .lut_mask = 16'hFFFE;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N14
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state~0_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~q ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ),
	.datac(gnd),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state~0 .lut_mask = 16'h1100;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N15
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N20
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state~q ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state~q  & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state~0 .lut_mask = 16'hFCEC;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N21
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N24
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~0_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state~q  & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state~q ),
	.datac(gnd),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~0 .lut_mask = 16'h0044;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N25
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N12
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~q ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state~q  & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state~0 .lut_mask = 16'hFCEC;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N13
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N26
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_ena_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_ena_state~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state~q  & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout  & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ),
	.datac(gnd),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_ena_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_ena_state~0 .lut_mask = 16'h0022;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_ena_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N27
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_ena_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_ena_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_ena_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_ena_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_ena_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N22
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[0]~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[0]~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_ena_state~q ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_ena_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[0]~0 .lut_mask = 16'hFFF0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N0
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[0]~0_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~q ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state~q ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state~q )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[0]~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~0 .lut_mask = 16'hFFFE;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N5
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N8
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state~0_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~q  & 
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state~q )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state~0 .lut_mask = 16'h1000;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N9
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y32_N31
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state~q ),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N20
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita0~combout  = !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [0]
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita0~COUT  = CARRY(!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita0~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita0 .lut_mask = 16'h3333;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y32_N21
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N22
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita1~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [1] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita0~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [1] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita0~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita1~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [1]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita0~COUT ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita0~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita1~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita1 .lut_mask = 16'h5AAF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y32_N23
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita1~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N24
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita2~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [2] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita1~COUT  & VCC)) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [2] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita1~COUT ))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita2~COUT  = CARRY((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [2] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita1~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita2~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita2 .lut_mask = 16'hC303;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y32_N25
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita2~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N26
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita3~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [3] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita2~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [3] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita2~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita3~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [3]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita2~COUT ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita2~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita3~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita3 .lut_mask = 16'h5AAF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y32_N27
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N28
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita4 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita4~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [4] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita3~COUT  & VCC)) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [4] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita3~COUT ))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita4~COUT  = CARRY((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [4] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita3~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita4~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita4 .lut_mask = 16'hC303;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y32_N29
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita4~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N30
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita5 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita5~combout  = \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [5] $ 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita4~COUT )

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita4~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita5 .lut_mask = 16'h5A5A;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y32_N31
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita5~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N4
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [3]) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [2]) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [5]) # 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [4])))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [3]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [2]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [5]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done~0 .lut_mask = 16'hFFFE;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N2
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done~0_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [1]) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [0]))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [1]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done~combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done .lut_mask = 16'hFFFC;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N0
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done~combout ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done~combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~0 .lut_mask = 16'hFAAA;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N1
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~0_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N18
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~0_combout  = (\pll1|pll1|altpll_component|auto_generated|wire_pll1_scandone  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q  & 
// ((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done~combout )))) # (!\pll1|pll1|altpll_component|auto_generated|wire_pll1_scandone  & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~q ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q  & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done~combout ))))

	.dataa(\pll1|pll1|altpll_component|auto_generated|wire_pll1_scandone ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done~combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~0 .lut_mask = 16'h50DC;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N19
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~0_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N10
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~0_combout  = (\pll1|pll1|altpll_component|auto_generated|wire_pll1_scandone  & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~q ) # 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~q )))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~q ),
	.datad(\pll1|pll1|altpll_component|auto_generated|wire_pll1_scandone ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~0 .lut_mask = 16'hFC00;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N11
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~0_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N12
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_areset (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_areset~combout  = (\ram_top1|reset~reg0_q ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q  & 
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~q ))

	.dataa(\ram_top1|reset~reg0_q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ),
	.datac(gnd),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_areset~combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_areset .lut_mask = 16'hEEAA;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_areset .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ) # 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0 .lut_mask = 16'hFFF0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N6
cycloneive_lcell_comb \pll1|WideOr31~4 (
// Equation(s):
// \pll1|WideOr31~4_combout  = (\pll1|WideOr31~2_combout  & \pll1|WideOr31~3_combout )

	.dataa(gnd),
	.datab(\pll1|WideOr31~2_combout ),
	.datac(gnd),
	.datad(\pll1|WideOr31~3_combout ),
	.cin(gnd),
	.combout(\pll1|WideOr31~4_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr31~4 .lut_mask = 16'hCC00;
defparam \pll1|WideOr31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N12
cycloneive_lcell_comb \pll1|Add0~0 (
// Equation(s):
// \pll1|Add0~0_combout  = \pll1|M [0] $ (VCC)
// \pll1|Add0~1  = CARRY(\pll1|M [0])

	.dataa(gnd),
	.datab(\pll1|M [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pll1|Add0~0_combout ),
	.cout(\pll1|Add0~1 ));
// synopsys translate_off
defparam \pll1|Add0~0 .lut_mask = 16'h33CC;
defparam \pll1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N12
cycloneive_lcell_comb \pll1|WideOr27 (
// Equation(s):
// \pll1|WideOr27~combout  = (!\pll1|state.wait_busy_config~q  & ((\pll1|state.cycle_M~q ) # (!\pll1|state.begin_sweep~q )))

	.dataa(\pll1|state.cycle_M~q ),
	.datab(gnd),
	.datac(\pll1|state.wait_busy_config~q ),
	.datad(\pll1|state.begin_sweep~q ),
	.cin(gnd),
	.combout(\pll1|WideOr27~combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr27 .lut_mask = 16'h0A0F;
defparam \pll1|WideOr27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N4
cycloneive_lcell_comb \pll1|Selector29~0 (
// Equation(s):
// \pll1|Selector29~0_combout  = (\pll1|state.cycle_M~q  & ((\pll1|Add0~0_combout ) # ((\pll1|M [0] & !\pll1|WideOr27~combout )))) # (!\pll1|state.cycle_M~q  & (((\pll1|M [0] & !\pll1|WideOr27~combout ))))

	.dataa(\pll1|state.cycle_M~q ),
	.datab(\pll1|Add0~0_combout ),
	.datac(\pll1|M [0]),
	.datad(\pll1|WideOr27~combout ),
	.cin(gnd),
	.combout(\pll1|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector29~0 .lut_mask = 16'h88F8;
defparam \pll1|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N5
dffeas \pll1|M[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|M [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|M[0] .is_wysiwyg = "true";
defparam \pll1|M[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N14
cycloneive_lcell_comb \pll1|Add0~2 (
// Equation(s):
// \pll1|Add0~2_combout  = (\pll1|M [1] & (!\pll1|Add0~1 )) # (!\pll1|M [1] & ((\pll1|Add0~1 ) # (GND)))
// \pll1|Add0~3  = CARRY((!\pll1|Add0~1 ) # (!\pll1|M [1]))

	.dataa(\pll1|M [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|Add0~1 ),
	.combout(\pll1|Add0~2_combout ),
	.cout(\pll1|Add0~3 ));
// synopsys translate_off
defparam \pll1|Add0~2 .lut_mask = 16'h5A5F;
defparam \pll1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N6
cycloneive_lcell_comb \pll1|Selector28~0 (
// Equation(s):
// \pll1|Selector28~0_combout  = (\pll1|state.cycle_M~q  & ((\pll1|Add0~2_combout ) # ((\pll1|M [1] & !\pll1|WideOr27~combout )))) # (!\pll1|state.cycle_M~q  & (((\pll1|M [1] & !\pll1|WideOr27~combout ))))

	.dataa(\pll1|state.cycle_M~q ),
	.datab(\pll1|Add0~2_combout ),
	.datac(\pll1|M [1]),
	.datad(\pll1|WideOr27~combout ),
	.cin(gnd),
	.combout(\pll1|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector28~0 .lut_mask = 16'h88F8;
defparam \pll1|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N7
dffeas \pll1|M[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|M [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|M[1] .is_wysiwyg = "true";
defparam \pll1|M[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N20
cycloneive_lcell_comb \pll1|Selector41~0 (
// Equation(s):
// \pll1|Selector41~0_combout  = ((\pll1|WideOr30~2_combout ) # ((!\pll1|WideOr29~2_combout  & \pll1|M [1]))) # (!\pll1|WideOr31~4_combout )

	.dataa(\pll1|WideOr31~4_combout ),
	.datab(\pll1|WideOr29~2_combout ),
	.datac(\pll1|WideOr30~2_combout ),
	.datad(\pll1|M [1]),
	.cin(gnd),
	.combout(\pll1|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector41~0 .lut_mask = 16'hF7F5;
defparam \pll1|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N21
dffeas \pll1|data_in_sig[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|data_in_sig [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|data_in_sig[1] .is_wysiwyg = "true";
defparam \pll1|data_in_sig[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N3
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data9[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pll1|data_in_sig [1]),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data9 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data9[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data9[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N16
cycloneive_lcell_comb \pll1|Add0~4 (
// Equation(s):
// \pll1|Add0~4_combout  = (\pll1|M [2] & (\pll1|Add0~3  $ (GND))) # (!\pll1|M [2] & (!\pll1|Add0~3  & VCC))
// \pll1|Add0~5  = CARRY((\pll1|M [2] & !\pll1|Add0~3 ))

	.dataa(\pll1|M [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|Add0~3 ),
	.combout(\pll1|Add0~4_combout ),
	.cout(\pll1|Add0~5 ));
// synopsys translate_off
defparam \pll1|Add0~4 .lut_mask = 16'hA50A;
defparam \pll1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N16
cycloneive_lcell_comb \pll1|Add0~6 (
// Equation(s):
// \pll1|Add0~6_combout  = (\pll1|Add0~4_combout ) # (!\pll1|state.cycle_M~q )

	.dataa(gnd),
	.datab(\pll1|state.cycle_M~q ),
	.datac(gnd),
	.datad(\pll1|Add0~4_combout ),
	.cin(gnd),
	.combout(\pll1|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Add0~6 .lut_mask = 16'hFF33;
defparam \pll1|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N17
dffeas \pll1|M[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|WideOr27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|M [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|M[2] .is_wysiwyg = "true";
defparam \pll1|M[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N0
cycloneive_lcell_comb \pll1|Selector40~0 (
// Equation(s):
// \pll1|Selector40~0_combout  = ((\pll1|M [2] & !\pll1|WideOr29~2_combout )) # (!\pll1|WideOr29~3_combout )

	.dataa(gnd),
	.datab(\pll1|M [2]),
	.datac(\pll1|WideOr29~2_combout ),
	.datad(\pll1|WideOr29~3_combout ),
	.cin(gnd),
	.combout(\pll1|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector40~0 .lut_mask = 16'h0CFF;
defparam \pll1|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N1
dffeas \pll1|data_in_sig[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|data_in_sig [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|data_in_sig[2] .is_wysiwyg = "true";
defparam \pll1|data_in_sig[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N28
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]~feeder (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]~feeder_combout  = \pll1|data_in_sig [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|data_in_sig [2]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]~feeder .lut_mask = 16'hFF00;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N29
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data10[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data10 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data10[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data10[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N18
cycloneive_lcell_comb \pll1|Add0~7 (
// Equation(s):
// \pll1|Add0~7_combout  = (\pll1|M [3] & (!\pll1|Add0~5 )) # (!\pll1|M [3] & ((\pll1|Add0~5 ) # (GND)))
// \pll1|Add0~8  = CARRY((!\pll1|Add0~5 ) # (!\pll1|M [3]))

	.dataa(gnd),
	.datab(\pll1|M [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|Add0~5 ),
	.combout(\pll1|Add0~7_combout ),
	.cout(\pll1|Add0~8 ));
// synopsys translate_off
defparam \pll1|Add0~7 .lut_mask = 16'h3C3F;
defparam \pll1|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N8
cycloneive_lcell_comb \pll1|Selector26~0 (
// Equation(s):
// \pll1|Selector26~0_combout  = (\pll1|state.cycle_M~q  & ((\pll1|Add0~7_combout ) # ((\pll1|M [3] & !\pll1|WideOr27~combout )))) # (!\pll1|state.cycle_M~q  & (((\pll1|M [3] & !\pll1|WideOr27~combout ))))

	.dataa(\pll1|state.cycle_M~q ),
	.datab(\pll1|Add0~7_combout ),
	.datac(\pll1|M [3]),
	.datad(\pll1|WideOr27~combout ),
	.cin(gnd),
	.combout(\pll1|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector26~0 .lut_mask = 16'h88F8;
defparam \pll1|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N9
dffeas \pll1|M[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|M [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|M[3] .is_wysiwyg = "true";
defparam \pll1|M[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N18
cycloneive_lcell_comb \pll1|data_in_sig~0 (
// Equation(s):
// \pll1|data_in_sig~0_combout  = (\pll1|M [3] & !\pll1|WideOr29~2_combout )

	.dataa(gnd),
	.datab(\pll1|M [3]),
	.datac(\pll1|WideOr29~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|data_in_sig~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|data_in_sig~0 .lut_mask = 16'h0C0C;
defparam \pll1|data_in_sig~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N19
dffeas \pll1|data_in_sig[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|data_in_sig~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|data_in_sig [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|data_in_sig[3] .is_wysiwyg = "true";
defparam \pll1|data_in_sig[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N1
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data11[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pll1|data_in_sig [3]),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data11 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data11[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data11[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N20
cycloneive_lcell_comb \pll1|Add0~9 (
// Equation(s):
// \pll1|Add0~9_combout  = (\pll1|M [4] & (\pll1|Add0~8  $ (GND))) # (!\pll1|M [4] & (!\pll1|Add0~8  & VCC))
// \pll1|Add0~10  = CARRY((\pll1|M [4] & !\pll1|Add0~8 ))

	.dataa(gnd),
	.datab(\pll1|M [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|Add0~8 ),
	.combout(\pll1|Add0~9_combout ),
	.cout(\pll1|Add0~10 ));
// synopsys translate_off
defparam \pll1|Add0~9 .lut_mask = 16'hC30C;
defparam \pll1|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N2
cycloneive_lcell_comb \pll1|Selector25~0 (
// Equation(s):
// \pll1|Selector25~0_combout  = (\pll1|state.cycle_M~q  & ((\pll1|Add0~9_combout ) # ((\pll1|M [4] & !\pll1|WideOr27~combout )))) # (!\pll1|state.cycle_M~q  & (((\pll1|M [4] & !\pll1|WideOr27~combout ))))

	.dataa(\pll1|state.cycle_M~q ),
	.datab(\pll1|Add0~9_combout ),
	.datac(\pll1|M [4]),
	.datad(\pll1|WideOr27~combout ),
	.cin(gnd),
	.combout(\pll1|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector25~0 .lut_mask = 16'h88F8;
defparam \pll1|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N3
dffeas \pll1|M[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|M [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|M[4] .is_wysiwyg = "true";
defparam \pll1|M[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N12
cycloneive_lcell_comb \pll1|Selector39~0 (
// Equation(s):
// \pll1|Selector39~0_combout  = ((!\pll1|WideOr29~2_combout  & \pll1|M [4])) # (!\pll1|WideOr29~3_combout )

	.dataa(gnd),
	.datab(\pll1|WideOr29~2_combout ),
	.datac(\pll1|M [4]),
	.datad(\pll1|WideOr29~3_combout ),
	.cin(gnd),
	.combout(\pll1|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector39~0 .lut_mask = 16'h30FF;
defparam \pll1|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N13
dffeas \pll1|data_in_sig[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|data_in_sig [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|data_in_sig[4] .is_wysiwyg = "true";
defparam \pll1|data_in_sig[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N14
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]~feeder (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]~feeder_combout  = \pll1|data_in_sig [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|data_in_sig [4]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]~feeder .lut_mask = 16'hFF00;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N15
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data12[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data12 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data12[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data12[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N22
cycloneive_lcell_comb \pll1|Add0~11 (
// Equation(s):
// \pll1|Add0~11_combout  = (\pll1|M [5] & (!\pll1|Add0~10 )) # (!\pll1|M [5] & ((\pll1|Add0~10 ) # (GND)))
// \pll1|Add0~12  = CARRY((!\pll1|Add0~10 ) # (!\pll1|M [5]))

	.dataa(gnd),
	.datab(\pll1|M [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|Add0~10 ),
	.combout(\pll1|Add0~11_combout ),
	.cout(\pll1|Add0~12 ));
// synopsys translate_off
defparam \pll1|Add0~11 .lut_mask = 16'h3C3F;
defparam \pll1|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N6
cycloneive_lcell_comb \pll1|Add0~13 (
// Equation(s):
// \pll1|Add0~13_combout  = (\pll1|Add0~11_combout ) # (!\pll1|state.cycle_M~q )

	.dataa(gnd),
	.datab(\pll1|state.cycle_M~q ),
	.datac(gnd),
	.datad(\pll1|Add0~11_combout ),
	.cin(gnd),
	.combout(\pll1|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Add0~13 .lut_mask = 16'hFF33;
defparam \pll1|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N7
dffeas \pll1|M[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Add0~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|WideOr27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|M [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|M[5] .is_wysiwyg = "true";
defparam \pll1|M[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N14
cycloneive_lcell_comb \pll1|data_in_sig~1 (
// Equation(s):
// \pll1|data_in_sig~1_combout  = (!\pll1|WideOr29~2_combout  & \pll1|M [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|WideOr29~2_combout ),
	.datad(\pll1|M [5]),
	.cin(gnd),
	.combout(\pll1|data_in_sig~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|data_in_sig~1 .lut_mask = 16'h0F00;
defparam \pll1|data_in_sig~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N15
dffeas \pll1|data_in_sig[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|data_in_sig~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|data_in_sig [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|data_in_sig[5] .is_wysiwyg = "true";
defparam \pll1|data_in_sig[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]~feeder (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]~feeder_combout  = \pll1|data_in_sig [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|data_in_sig [5]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]~feeder .lut_mask = 16'hFF00;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N19
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data13[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data13 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data13[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data13[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N6
cycloneive_lcell_comb \pll1|Selector42~0 (
// Equation(s):
// \pll1|Selector42~0_combout  = (\pll1|state.hold_C_low~q ) # ((\pll1|state.cycle_C_high~q ) # ((\pll1|state.write_C_low~q ) # (\pll1|state.wait_busy_C_low~q )))

	.dataa(\pll1|state.hold_C_low~q ),
	.datab(\pll1|state.cycle_C_high~q ),
	.datac(\pll1|state.write_C_low~q ),
	.datad(\pll1|state.wait_busy_C_low~q ),
	.cin(gnd),
	.combout(\pll1|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector42~0 .lut_mask = 16'hFFFE;
defparam \pll1|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N4
cycloneive_lcell_comb \pll1|Selector42~1 (
// Equation(s):
// \pll1|Selector42~1_combout  = ((\pll1|Selector42~0_combout ) # ((\pll1|M [0] & !\pll1|WideOr29~2_combout ))) # (!\pll1|WideOr40~0_combout )

	.dataa(\pll1|M [0]),
	.datab(\pll1|WideOr40~0_combout ),
	.datac(\pll1|WideOr29~2_combout ),
	.datad(\pll1|Selector42~0_combout ),
	.cin(gnd),
	.combout(\pll1|Selector42~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector42~1 .lut_mask = 16'hFF3B;
defparam \pll1|Selector42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N5
dffeas \pll1|data_in_sig[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector42~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|data_in_sig [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|data_in_sig[0] .is_wysiwyg = "true";
defparam \pll1|data_in_sig[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N30
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0]~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0]~1_combout  = (\pll1|data_in_sig [1]) # ((\pll1|data_in_sig [3]) # ((\pll1|data_in_sig [2]) # (!\pll1|data_in_sig [0])))

	.dataa(\pll1|data_in_sig [1]),
	.datab(\pll1|data_in_sig [3]),
	.datac(\pll1|data_in_sig [2]),
	.datad(\pll1|data_in_sig [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0]~1 .lut_mask = 16'hFEFF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N24
cycloneive_lcell_comb \pll1|Add0~14 (
// Equation(s):
// \pll1|Add0~14_combout  = (\pll1|M [6] & (\pll1|Add0~12  $ (GND))) # (!\pll1|M [6] & (!\pll1|Add0~12  & VCC))
// \pll1|Add0~15  = CARRY((\pll1|M [6] & !\pll1|Add0~12 ))

	.dataa(gnd),
	.datab(\pll1|M [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|Add0~12 ),
	.combout(\pll1|Add0~14_combout ),
	.cout(\pll1|Add0~15 ));
// synopsys translate_off
defparam \pll1|Add0~14 .lut_mask = 16'hC30C;
defparam \pll1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N0
cycloneive_lcell_comb \pll1|Add0~16 (
// Equation(s):
// \pll1|Add0~16_combout  = (\pll1|Add0~14_combout ) # (!\pll1|state.cycle_M~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|state.cycle_M~q ),
	.datad(\pll1|Add0~14_combout ),
	.cin(gnd),
	.combout(\pll1|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Add0~16 .lut_mask = 16'hFF0F;
defparam \pll1|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N1
dffeas \pll1|M[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|WideOr27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|M [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|M[6] .is_wysiwyg = "true";
defparam \pll1|M[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N8
cycloneive_lcell_comb \pll1|data_in_sig~2 (
// Equation(s):
// \pll1|data_in_sig~2_combout  = (\pll1|M [6] & !\pll1|WideOr29~2_combout )

	.dataa(gnd),
	.datab(\pll1|M [6]),
	.datac(\pll1|WideOr29~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|data_in_sig~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|data_in_sig~2 .lut_mask = 16'h0C0C;
defparam \pll1|data_in_sig~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N9
dffeas \pll1|data_in_sig[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|data_in_sig~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|data_in_sig [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|data_in_sig[6] .is_wysiwyg = "true";
defparam \pll1|data_in_sig[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N26
cycloneive_lcell_comb \pll1|Add0~17 (
// Equation(s):
// \pll1|Add0~17_combout  = (\pll1|M [7] & (!\pll1|Add0~15 )) # (!\pll1|M [7] & ((\pll1|Add0~15 ) # (GND)))
// \pll1|Add0~18  = CARRY((!\pll1|Add0~15 ) # (!\pll1|M [7]))

	.dataa(\pll1|M [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|Add0~15 ),
	.combout(\pll1|Add0~17_combout ),
	.cout(\pll1|Add0~18 ));
// synopsys translate_off
defparam \pll1|Add0~17 .lut_mask = 16'h5A5F;
defparam \pll1|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N30
cycloneive_lcell_comb \pll1|Selector22~0 (
// Equation(s):
// \pll1|Selector22~0_combout  = (\pll1|state.cycle_M~q  & ((\pll1|Add0~17_combout ) # ((\pll1|M [7] & !\pll1|WideOr27~combout )))) # (!\pll1|state.cycle_M~q  & (((\pll1|M [7] & !\pll1|WideOr27~combout ))))

	.dataa(\pll1|state.cycle_M~q ),
	.datab(\pll1|Add0~17_combout ),
	.datac(\pll1|M [7]),
	.datad(\pll1|WideOr27~combout ),
	.cin(gnd),
	.combout(\pll1|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector22~0 .lut_mask = 16'h88F8;
defparam \pll1|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N31
dffeas \pll1|M[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|M [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|M[7] .is_wysiwyg = "true";
defparam \pll1|M[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N22
cycloneive_lcell_comb \pll1|data_in_sig~3 (
// Equation(s):
// \pll1|data_in_sig~3_combout  = (!\pll1|WideOr29~2_combout  & \pll1|M [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|WideOr29~2_combout ),
	.datad(\pll1|M [7]),
	.cin(gnd),
	.combout(\pll1|data_in_sig~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|data_in_sig~3 .lut_mask = 16'h0F00;
defparam \pll1|data_in_sig~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N23
dffeas \pll1|data_in_sig[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|data_in_sig~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|data_in_sig [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|data_in_sig[7] .is_wysiwyg = "true";
defparam \pll1|data_in_sig[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N28
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0]~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0]~0_combout  = (\pll1|data_in_sig [5]) # ((\pll1|data_in_sig [6]) # ((\pll1|data_in_sig [7]) # (\pll1|data_in_sig [4])))

	.dataa(\pll1|data_in_sig [5]),
	.datab(\pll1|data_in_sig [6]),
	.datac(\pll1|data_in_sig [7]),
	.datad(\pll1|data_in_sig [4]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0]~0 .lut_mask = 16'hFFFE;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N10
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0] (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire [0] = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0]~1_combout  & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0]~1_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire [0]),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0] .lut_mask = 16'h000F;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N11
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data17[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire [0]),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data17 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data17[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data17[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N16
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg0~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg0~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|q_a [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data17 [0] & 
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout )))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|q_a [0] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data17 [0] & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|q_a [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data17 [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg0~0 .lut_mask = 16'hECA0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N0
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q  & \pll1|write_param_sig~q )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.datad(\pll1|write_param_sig~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0 .lut_mask = 16'hFEEE;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N17
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg0[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg0~0_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg0[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N28
cycloneive_lcell_comb \pll1|Add0~19 (
// Equation(s):
// \pll1|Add0~19_combout  = \pll1|Add0~18  $ (!\pll1|M [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|M [8]),
	.cin(\pll1|Add0~18 ),
	.combout(\pll1|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Add0~19 .lut_mask = 16'hF00F;
defparam \pll1|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N10
cycloneive_lcell_comb \pll1|Selector21~0 (
// Equation(s):
// \pll1|Selector21~0_combout  = (\pll1|state.cycle_M~q  & ((\pll1|Add0~19_combout ) # ((\pll1|M [8] & !\pll1|WideOr27~combout )))) # (!\pll1|state.cycle_M~q  & (((\pll1|M [8] & !\pll1|WideOr27~combout ))))

	.dataa(\pll1|state.cycle_M~q ),
	.datab(\pll1|Add0~19_combout ),
	.datac(\pll1|M [8]),
	.datad(\pll1|WideOr27~combout ),
	.cin(gnd),
	.combout(\pll1|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector21~0 .lut_mask = 16'h88F8;
defparam \pll1|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N11
dffeas \pll1|M[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|M [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|M[8] .is_wysiwyg = "true";
defparam \pll1|M[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N16
cycloneive_lcell_comb \pll1|data_in_sig~4 (
// Equation(s):
// \pll1|data_in_sig~4_combout  = (!\pll1|WideOr29~2_combout  & \pll1|M [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|WideOr29~2_combout ),
	.datad(\pll1|M [8]),
	.cin(gnd),
	.combout(\pll1|data_in_sig~4_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|data_in_sig~4 .lut_mask = 16'h0F00;
defparam \pll1|data_in_sig~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N17
dffeas \pll1|data_in_sig[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|data_in_sig~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|data_in_sig [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|data_in_sig[8] .is_wysiwyg = "true";
defparam \pll1|data_in_sig[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]~feeder (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]~feeder_combout  = \pll1|data_in_sig [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|data_in_sig [8]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]~feeder .lut_mask = 16'hFF00;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N27
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data16[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data16 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data16[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data16[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg1~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg1~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg0 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data16 [0] & 
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout )))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg0 [0] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data16 [0] & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg0 [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data16 [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg1~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg1~0 .lut_mask = 16'hECA0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N21
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg1[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg1~0_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg1[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N7
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data15[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pll1|data_in_sig [7]),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data15 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data15[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data15[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg2~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg2~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg1 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data15 [0] & 
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout )))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg1 [0] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data15 [0] & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg1 [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data15 [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg2~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg2~0 .lut_mask = 16'hECA0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N13
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg2[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg2~0_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg2[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N3
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data14[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pll1|data_in_sig [6]),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data14 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data14[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data14[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg3~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg3~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg2 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data14 [0] & 
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout )))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg2 [0] & 
// (((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data14 [0] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg2 [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data14 [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg3~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg3~0 .lut_mask = 16'hF888;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N5
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg3[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg3~0_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg3[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg4~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg4~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data13 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg3 [0] & 
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout )))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data13 [0] & 
// (((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg3 [0] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data13 [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg3 [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg4~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg4~0 .lut_mask = 16'hF888;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N25
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg4[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg4~0_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg4[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N8
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg5~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg5~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data12 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg4 [0] & 
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout )))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data12 [0] & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg4 
// [0] & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data12 [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg4 [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg5~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg5~0 .lut_mask = 16'hEAC0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N9
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg5[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg5~0_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg5[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg5[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N22
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg6~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg6~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout  & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg5 
// [0]) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data11 [0])))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout  & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data11 [0])))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data11 [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg5 [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg6~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg6~0 .lut_mask = 16'hEAC0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N23
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg6[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg6~0_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg6[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg6[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg7~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg7~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout  & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg6 
// [0]) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data10 [0] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout )))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data10 [0] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data10 [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg6 [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg7~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg7~0 .lut_mask = 16'hEAC0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N19
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg7[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg7~0_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg7 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg7[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg7[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N20
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg8~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg8~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data9 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg7 [0] & 
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout )))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data9 [0] & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg7 
// [0] & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data9 [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg7 [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg8~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg8~0 .lut_mask = 16'hECA0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N21
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg8[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg8~0_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg8 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg8[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg8[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N29
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data8[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pll1|data_in_sig [0]),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data8 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data8[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data8[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N28
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9~2_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout  & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data8 [0]) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout  & \pll1|data_in_sig [8])))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout  & ((\pll1|data_in_sig [8]))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data8 [0]),
	.datad(\pll1|data_in_sig [8]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9~2 .lut_mask = 16'hECA0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9~3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9~3_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9~2_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg8 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg8 [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9~2_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9~3 .lut_mask = 16'hFFC8;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N3
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9~3_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N4
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]~1_combout  = (\pll1|data_in_sig [1] & (\pll1|data_in_sig [0] $ (VCC))) # (!\pll1|data_in_sig [1] & (\pll1|data_in_sig [0] & VCC))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]~2  = CARRY((\pll1|data_in_sig [1] & \pll1|data_in_sig [0]))

	.dataa(\pll1|data_in_sig [1]),
	.datab(\pll1|data_in_sig [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]~1_combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]~2 ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]~1 .lut_mask = 16'h6688;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N6
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]~1_combout  = (\pll1|data_in_sig [2] & (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]~2 )) # (!\pll1|data_in_sig [2] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]~2 ) # (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]~2  = CARRY((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]~2 ) # (!\pll1|data_in_sig [2]))

	.dataa(gnd),
	.datab(\pll1|data_in_sig [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]~2 ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]~1_combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]~2 ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]~1 .lut_mask = 16'h3C3F;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]~1_combout  = (\pll1|data_in_sig [3] & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]~2  $ (GND))) # (!\pll1|data_in_sig [3] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]~2  & VCC))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]~2  = CARRY((\pll1|data_in_sig [3] & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]~2 ))

	.dataa(gnd),
	.datab(\pll1|data_in_sig [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]~2 ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]~1_combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]~2 ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]~1 .lut_mask = 16'hC30C;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N10
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]~1_combout  = (\pll1|data_in_sig [4] & (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]~2 )) # (!\pll1|data_in_sig [4] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]~2 ) # (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]~2  = CARRY((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]~2 ) # (!\pll1|data_in_sig [4]))

	.dataa(\pll1|data_in_sig [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]~2 ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]~1_combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]~2 ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]~1 .lut_mask = 16'h5A5F;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N12
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]~1_combout  = (\pll1|data_in_sig [5] & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]~2  $ (GND))) # (!\pll1|data_in_sig [5] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]~2  & VCC))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]~2  = CARRY((\pll1|data_in_sig [5] & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]~2 ))

	.dataa(\pll1|data_in_sig [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]~2 ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]~1_combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]~2 ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]~1 .lut_mask = 16'hA50A;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N14
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]~1_combout  = (\pll1|data_in_sig [6] & (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]~2 )) # (!\pll1|data_in_sig [6] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]~2 ) # (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]~2  = CARRY((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]~2 ) # (!\pll1|data_in_sig [6]))

	.dataa(\pll1|data_in_sig [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]~2 ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]~1_combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]~2 ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]~1 .lut_mask = 16'h5A5F;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N16
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]~1_combout  = (\pll1|data_in_sig [7] & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]~2  $ (GND))) # (!\pll1|data_in_sig [7] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]~2  & VCC))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]~2  = CARRY((\pll1|data_in_sig [7] & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]~2 ))

	.dataa(gnd),
	.datab(\pll1|data_in_sig [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]~2 ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]~1_combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]~2 ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]~1 .lut_mask = 16'hC30C;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N18
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]~1_combout  = \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]~2  $ (\pll1|data_in_sig [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|data_in_sig [8]),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]~2 ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]~1 .lut_mask = 16'h0FF0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y33_N19
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data7[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data7 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data7[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data7[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N22
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10~2_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout  & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data7 [0]) # ((\pll1|data_in_sig [7] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout )))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout  & (((\pll1|data_in_sig [7] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data7 [0]),
	.datac(\pll1|data_in_sig [7]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10~2 .lut_mask = 16'hF888;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N24
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10~3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10~3_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10~2_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9 [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10~2_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10~3 .lut_mask = 16'hFFC8;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N25
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10~3_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N17
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N20
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11~2_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout  & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6 [0]) # ((\pll1|data_in_sig [6] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout )))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout  & (((\pll1|data_in_sig [6] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6 [0]),
	.datac(\pll1|data_in_sig [6]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11~2 .lut_mask = 16'hF888;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11~3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11~3_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11~2_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10 [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11~2_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11~3 .lut_mask = 16'hFFC8;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N15
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11~3_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N15
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12~2_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout  & \pll1|data_in_sig [5])))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5 [0] & (((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout  & \pll1|data_in_sig [5]))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5 [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout ),
	.datad(\pll1|data_in_sig [5]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12~2 .lut_mask = 16'hF888;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N10
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12~3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12~3_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12~2_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11 [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12~2_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12~3 .lut_mask = 16'hFFC8;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N11
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12~3_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N13
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13~2_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout  & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4 [0]) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout  & \pll1|data_in_sig [4])))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout  & ((\pll1|data_in_sig [4]))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4 [0]),
	.datad(\pll1|data_in_sig [4]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13~2 .lut_mask = 16'hECA0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13~3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13~3_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13~2_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12 [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13~2_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13~3 .lut_mask = 16'hEEEC;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N1
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13~3_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N11
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14~2_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout  & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3 [0]) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout  & \pll1|data_in_sig [3])))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout  & (\pll1|data_in_sig [3])))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout ),
	.datac(\pll1|data_in_sig [3]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3 [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14~2 .lut_mask = 16'hEAC0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N26
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14~3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14~3_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14~2_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13 [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14~2_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14~3 .lut_mask = 16'hFCF8;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N27
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14~3_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N9
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N4
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15~2_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout  & \pll1|data_in_sig [2])))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2 [0] & (((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout  & \pll1|data_in_sig [2]))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2 [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout ),
	.datad(\pll1|data_in_sig [2]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15~2 .lut_mask = 16'hF888;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N6
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15~3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15~3_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15~2_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14 [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15~2_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15~3 .lut_mask = 16'hEEEC;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N7
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15~3_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N7
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N2
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16~2_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout  & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1 [0]) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout  & \pll1|data_in_sig [1])))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout  & (\pll1|data_in_sig [1])))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout ),
	.datac(\pll1|data_in_sig [1]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1 [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16~2 .lut_mask = 16'hEAC0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16~3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16~3_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16~2_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15 [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16~2_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16~3 .lut_mask = 16'hEEEC;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N9
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16~3_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N5
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17~2_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout  & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0 [0]) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout  & \pll1|data_in_sig [0])))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout  & ((\pll1|data_in_sig [0]))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0 [0]),
	.datad(\pll1|data_in_sig [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17~2 .lut_mask = 16'hECA0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17~3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17~3_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17~2_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16 [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17~2_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17~3 .lut_mask = 16'hFFC8;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N31
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17~3_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~36 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~36_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1])))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~36 .lut_mask = 16'hFEFF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N12
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_in~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_in~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[2]~3_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[4]~2_combout ) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~36_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[2]~3_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17 [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[4]~2_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~36_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_in~0 .lut_mask = 16'hC8CC;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N12
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita0~combout  = !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [0]
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita0~COUT  = CARRY(!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [0])

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita0~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita0 .lut_mask = 16'h5555;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N2
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[1]~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[1]~1_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~q ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state~q )

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~q ),
	.datac(gnd),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[1]~1 .lut_mask = 16'hFFCC;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N30
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|le_comb9 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [1] = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[1]~1_combout  & 
// ((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[0]~0_combout ) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state~q )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state~q ),
	.datab(\~GND~combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[0]~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[1]~1_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [1]),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|le_comb9 .lut_mask = 16'h5F00;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|le_comb9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N26
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|le_comb10 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2] = \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state~q 

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state~q ),
	.datab(\~GND~combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[0]~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[1]~1_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2]),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|le_comb10 .lut_mask = 16'hAAAA;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|le_comb10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N20
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|le_comb8 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [0] = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[0]~0_combout  & 
// ((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[1]~1_combout ) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state~q )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state~q ),
	.datab(\~GND~combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[0]~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[1]~1_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [0]),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|le_comb8 .lut_mask = 16'h50F0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|le_comb8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N8
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~0_combout  = (((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [1] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [0])) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~0_combout )) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2])

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [1]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~0 .lut_mask = 16'h3F7F;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N14
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita1~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [1] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita0~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [1] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita0~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita1~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [1]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita0~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita0~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita1~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita1 .lut_mask = 16'h3CCF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N10
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~1_combout  = ((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [0] & 
// ((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2]) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [1])))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~0_combout )

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [1]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~1 .lut_mask = 16'h0F7F;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N15
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita1~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N16
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita2~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [2] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita1~COUT  & VCC)) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [2] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita1~COUT ))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita2~COUT  = CARRY((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [2] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita1~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita2~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita2 .lut_mask = 16'hC303;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N4
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~2_combout  = ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [1] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [0])) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [1] 
// & ((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [0])))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~0_combout )

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [1]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~2 .lut_mask = 16'h2F5F;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N17
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita2~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N18
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita3~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [3] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita2~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [3] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita2~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita3~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [3]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita2~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita2~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita3~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita3 .lut_mask = 16'h3CCF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N6
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~3_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2] $ 
// (((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [1]) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [0])))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~0_combout )

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [1]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~3 .lut_mask = 16'h3F6F;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N19
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita3~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N20
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita4 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita4~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [4] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita3~COUT  & VCC)) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [4] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita3~COUT ))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita4~COUT  = CARRY((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [4] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita3~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita4~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita4 .lut_mask = 16'hC303;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N0
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~4 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~4_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~0_combout  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [0]))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~4 .lut_mask = 16'h3000;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N21
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita4~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N22
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita5 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita5~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [5] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita4~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [5] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita4~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita5~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [5]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita4~COUT ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita4~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita5~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita5 .lut_mask = 16'h5AAF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N30
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~5 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~5_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~0_combout  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [1]))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [1]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~5 .lut_mask = 16'h3000;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N23
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita5~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N24
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita6 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita6~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [6] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita5~COUT  & VCC)) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [6] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita5~COUT ))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita6~COUT  = CARRY((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [6] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita5~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita6~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita6 .lut_mask = 16'hC303;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N30
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~6 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~6_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2] & 
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~6 .lut_mask = 16'h0F00;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N25
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita6~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N26
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [7] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita6~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [7] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita6~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [7]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita6~COUT ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita6~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7 .lut_mask = 16'h5AAF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N2
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~7 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~7_combout  = ((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [1] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2] & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [0]))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~0_combout )

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [1]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~7 .lut_mask = 16'h0F4F;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N27
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N28
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~0_combout  = !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~0 .lut_mask = 16'h0F0F;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N24
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7]~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~0_combout ) # 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~0_combout )

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~0_combout ),
	.datac(gnd),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7]~0 .lut_mask = 16'hFFCC;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N13
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita0~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N14
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita0~combout  = !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [0]
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita0~COUT  = CARRY(!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita0~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita0 .lut_mask = 16'h3333;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N14
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~0_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0] & (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1])))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~0 .lut_mask = 16'h0004;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~31 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~31_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload~0_combout ) # 
// ((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2] & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0] & 
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2])))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~31 .lut_mask = 16'hDCCC;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N8
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~32 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~32_combout  = (((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]) # 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1])) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0])) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0])

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~32 .lut_mask = 16'hFFF7;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N20
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~20 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~20_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~0_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~31_combout ) # ((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~36_combout ) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~32_combout )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~31_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~32_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~36_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~20 .lut_mask = 16'hEFFF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N16
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita1~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [1] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita0~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [1] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita0~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita1~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [1]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita0~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita0~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita1~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita1 .lut_mask = 16'h3CCF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N10
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~7 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~7_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0] & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~7_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~7 .lut_mask = 16'h000A;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2] & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4 .lut_mask = 16'h00C0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N4
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~6 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~6_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~6_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~6 .lut_mask = 16'h000F;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N30
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~21 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~21_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload~0_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~6_combout  & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~7_combout ) # 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~7_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~6_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~21 .lut_mask = 16'hFFE0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N22
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~33 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~33_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~6_combout  & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~6_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~33 .lut_mask = 16'h4050;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N24
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~1_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]) # 
// (((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~7_combout  & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4_combout )) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~7_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~1 .lut_mask = 16'hF1FF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N26
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~22 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~22_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~21_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~33_combout ) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~1_combout ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~21_combout ),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~33_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~1_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~22 .lut_mask = 16'hFAFF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N17
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita1~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7]~2_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N18
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita2~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [2] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita1~COUT  & VCC)) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [2] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita1~COUT ))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita2~COUT  = CARRY((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [2] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita1~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita2~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita2 .lut_mask = 16'hC303;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~5 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~5_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2] & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~5_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~5 .lut_mask = 16'h000A;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N20
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~2_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~7_combout  & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0] $ (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1])))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~7_combout  & (((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0])) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4_combout )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~7_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~2 .lut_mask = 16'h1FF5;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N16
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~3_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~2_combout  & 
// (((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2] & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0])) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~5_combout )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~5_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~2_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~3 .lut_mask = 16'h5D00;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N18
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~23 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~23_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload~0_combout ) # 
// (((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~6_combout  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4_combout )) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~3_combout ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~3_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~6_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~23 .lut_mask = 16'hFBBB;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N19
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita2~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7]~2_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N20
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita3~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [3] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita2~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [3] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita2~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita3~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [3]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita2~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita2~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita3~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita3 .lut_mask = 16'h3CCF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N6
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[7]~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[7]~1_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[6]~0_combout  & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0] & (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2])))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[6]~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[7]~1 .lut_mask = 16'h0008;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|sel_param_high_i_postscale (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|sel_param_high_i_postscale~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]) # 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|sel_param_high_i_postscale~combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|sel_param_high_i_postscale .lut_mask = 16'hFFF0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|sel_param_high_i_postscale .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~24 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~24_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|sel_param_high_i_postscale~combout  & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0] & (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2] & 
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1])) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0] & 
// ((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1])))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|sel_param_high_i_postscale~combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~24 .lut_mask = 16'h0211;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~25 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~25_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload~0_combout  & 
// (((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0] & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1])) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4_combout )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~25 .lut_mask = 16'h0307;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N2
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~8 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~8_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|sel_param_high_i_postscale~combout  & (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1])))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|sel_param_high_i_postscale~combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~8_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~8 .lut_mask = 16'h0002;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~26 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~26_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[7]~1_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~24_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~8_combout ) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~25_combout )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[7]~1_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~24_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~25_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~8_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~26 .lut_mask = 16'hFFEF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N21
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita3~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7]~2_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N22
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita4 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita4~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [4] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita3~COUT  & VCC)) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [4] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita3~COUT ))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita4~COUT  = CARRY((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [4] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita3~COUT ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita3~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita4~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita4 .lut_mask = 16'hA505;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N4
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~34 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~34_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0])) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2] & (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0])) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2] & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2])))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~34 .lut_mask = 16'h5574;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~27 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~27_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]) # ((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4_combout  & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~34_combout )))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0] & 
// (((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~34_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~34_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~27 .lut_mask = 16'hFA52;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~28 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~28_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload~0_combout  & 
// (((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~2_combout ) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~32_combout )) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~27_combout )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~27_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~32_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~2_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~28 .lut_mask = 16'h070F;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N23
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita4~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7]~2_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N24
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita5 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita5~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [5] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita4~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [5] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita4~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita5~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [5]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita4~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita4~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita5~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita5 .lut_mask = 16'h3CCF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N12
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~29 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~29_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload~0_combout  & 
// (((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~0_combout ) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~1_combout )) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~3_combout )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~3_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~1_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~29 .lut_mask = 16'h5155;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N25
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita5~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7]~2_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N26
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita6 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita6~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [6] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita5~COUT  & VCC)) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [6] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita5~COUT ))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita6~COUT  = CARRY((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [6] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita5~COUT ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita5~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita6~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita6 .lut_mask = 16'hA505;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~30 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~30_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]) # 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~30 .lut_mask = 16'h3332;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N30
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~35 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~35_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~30_combout  & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state~q ) # 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_state~q ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~30_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~35 .lut_mask = 16'h8880;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N27
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita6~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7]~2_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N28
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [7] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita6~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [7] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita6~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [7]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita6~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita6~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7 .lut_mask = 16'h3CCF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y32_N29
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7]~2_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N30
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~0_combout  = !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~0 .lut_mask = 16'h0F0F;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N2
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7]~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7]~2_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state~q ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~0_combout ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_state~q ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state~q ),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7]~2 .lut_mask = 16'hFFFA;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N15
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita0~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7]~2_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N12
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[0]~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[0]~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [0] & 
// (((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [0])) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [0] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout  & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [0]))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[0]~0 .lut_mask = 16'hCE0A;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N0
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita0~combout  = !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [0]
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita0~COUT  = CARRY(!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita0~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita0 .lut_mask = 16'h3333;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N2
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita1~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [1] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita0~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [1] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita0~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita1~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [1]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita0~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita0~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita1~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita1 .lut_mask = 16'h3CCF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N26
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~_wirecell (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~_wirecell_combout  = !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~_wirecell .lut_mask = 16'h0F0F;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N3
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita1~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N4
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita2~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [2] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita1~COUT  & VCC)) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [2] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita1~COUT ))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita2~COUT  = CARRY((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [2] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita1~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita2~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita2 .lut_mask = 16'hC303;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y31_N5
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N6
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita3~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [3] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita2~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [3] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita2~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita3~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [3]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita2~COUT ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita2~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita3~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita3 .lut_mask = 16'h5AAF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y31_N7
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita3~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N8
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita4 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita4~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [4] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita3~COUT  & VCC)) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [4] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita3~COUT ))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita4~COUT  = CARRY((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [4] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita3~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita4~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita4 .lut_mask = 16'hC303;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y31_N9
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita4~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N10
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita5 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita5~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [5] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita4~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [5] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita4~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita5~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [5]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita4~COUT ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita4~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita5~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita5 .lut_mask = 16'h5AAF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y31_N11
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita5~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N12
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita6 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita6~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [6] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita5~COUT  & VCC)) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [6] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita5~COUT ))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita6~COUT  = CARRY((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [6] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita5~COUT ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita5~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita6~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita6 .lut_mask = 16'hA505;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y31_N13
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N14
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [7] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita6~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [7] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita6~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [7]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita6~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita6~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7 .lut_mask = 16'h3CCF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y31_N15
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N16
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~0_combout  = !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~0 .lut_mask = 16'h0F0F;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N22
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7]~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ) # 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7]~0 .lut_mask = 16'hFFF0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N1
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N6
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[0] (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [0] = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[0]~0_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [0]))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[0]~0_combout ),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [0]),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[0] .lut_mask = 16'hFAAA;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N24
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[1]~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[1]~1_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [1] & 
// (((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [1])) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [1] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout  & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [1]))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [1]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[1]~1 .lut_mask = 16'hCE0A;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N30
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[1] (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [1] = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[1]~1_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [1]))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[1]~1_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [1]),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[1] .lut_mask = 16'hECEC;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N16
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[2]~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[2]~2_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout  & 
// (((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [2])))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout  & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [2]) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [2]))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [2]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[2]~2 .lut_mask = 16'hF444;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N18
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[2] (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [2] = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[2]~2_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [2] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[2]~2_combout ),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [2]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [2]),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[2] .lut_mask = 16'hFAAA;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N10
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[3]~3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[3]~3_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [3] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ) # ((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout  & 
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [3])))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [3] & 
// (((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [3]))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [3]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[3]~3 .lut_mask = 16'h8F88;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N20
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[3] (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [3] = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[3]~3_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [3] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[3]~3_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [3]),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[3] .lut_mask = 16'hFAF0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N8
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[4]~4 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[4]~4_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [4] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ) # ((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout  & 
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [4])))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [4] & 
// (((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [4]))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [4]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[4]~4 .lut_mask = 16'h8F88;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N30
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[4] (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [4] = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[4]~4_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [4] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[4]~4_combout ),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [4]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [4]),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[4] .lut_mask = 16'hFAAA;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N18
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[5]~5 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[5]~5_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout  & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [5] & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout  & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [5]) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [5] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [5]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[5]~5 .lut_mask = 16'hD5C0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N4
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[5] (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [5] = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[5]~5_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [5] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [5]),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[5]~5_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [5]),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[5] .lut_mask = 16'hFFA0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N14
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[6]~6 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[6]~6_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout  & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [6] & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout  & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [6]) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [6] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [6]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[6]~6 .lut_mask = 16'hD5C0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N28
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[6] (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [6] = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[6]~6_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [6] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [6]),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[6]~6_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [6]),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[6] .lut_mask = 16'hFAF0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N20
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[7]~7 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[7]~7_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout  & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [7] & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout  & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [7]) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [7] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [7]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[7]~7 .lut_mask = 16'hD5C0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N26
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[7] (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [7] = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[7]~7_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [7]))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[7]~7_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [7]),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[7] .lut_mask = 16'hECEC;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 (
	.portawe(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_in~0_combout }),
	.portaaddr({\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [7],\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [6],\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [5],
\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [4],\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [3],\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [2],
\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [1],\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .logical_ram_name = "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4|altsyncram_5lv:auto_generated|ALTSYNCRAM";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 144;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N28
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_scandata~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_scandata~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|q_a [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~q ) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_scandata~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_scandata~0 .lut_mask = 16'hEF00;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_scandata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N6
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_scanclkena (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_scanclkena~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ) # 
// ((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout  & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]) # 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_scanclkena~combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_scanclkena .lut_mask = 16'hF3F2;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_scanclkena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N23
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N22
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate2_state~feeder (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate2_state~feeder_combout  = \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate_state~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate2_state~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate2_state~feeder .lut_mask = 16'hFF00;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate2_state~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N23
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate2_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate2_state~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate2_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate2_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate2_state .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N21
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate3_state (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate2_state~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate3_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate3_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate3_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N20
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_configupdate (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_configupdate~combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate3_state~q  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate_state~q 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate3_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_configupdate~combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_configupdate .lut_mask = 16'h0F00;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_configupdate .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \pll1|pll1|altpll_component|auto_generated|pll1 (
	.areset(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_areset~combout ),
	.pfdena(vcc),
	.fbin(\pll1|pll1|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_scandata~0_combout ),
	.scanclk(\CLOCK_50~inputclkctrl_outclk ),
	.scanclkena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_scanclkena~combout ),
	.configupdate(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_configupdate~combout ),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(\pll1|pll1|altpll_component|auto_generated|wire_pll1_scandone ),
	.activeclock(),
	.locked(\pll1|pll1|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll1|pll1|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll1|pll1|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c0_high = 5;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c0_low = 5;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c1_high = 10;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c1_low = 10;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c2_high = 10;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c2_initial = 11;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c2_low = 10;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c2_mode = "even";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c3_high = 1;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c3_initial = 1;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c4_high = 1;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c4_initial = 1;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk0_divide_by = 50;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk0_multiply_by = 101;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk1_divide_by = 100;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk1_multiply_by = 101;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk2_counter = "c2";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk2_divide_by = 100;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk2_multiply_by = 101;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk2_phase_shift = "9901";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 19;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .m = 101;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .n = 5;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .scan_chain_mif_file = "reconfig_pll.mif";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .vco_center = 769;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .vco_max = 1666;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .vco_min = 769;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 123;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .vco_post_scale = 1;
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N12
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_init_state_1~feeder (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_init_state_1~feeder_combout  = \pll1|pll1|altpll_component|auto_generated|wire_pll1_scandone 

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|pll1|altpll_component|auto_generated|wire_pll1_scandone ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_init_state_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_init_state_1~feeder .lut_mask = 16'hF0F0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_init_state_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N13
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_init_state_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_init_state_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N16
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~0_combout  = (!\ram_top1|reset~reg0_q  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_init_state_1~q )

	.dataa(\ram_top1|reset~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_init_state_1~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~0 .lut_mask = 16'h5500;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N17
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N16
cycloneive_lcell_comb \pll1|Selector5~0 (
// Equation(s):
// \pll1|Selector5~0_combout  = (\pll1|state.write_config~q ) # ((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q  & \pll1|state.wait_busy_config~q )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.datac(\pll1|state.wait_busy_config~q ),
	.datad(\pll1|state.write_config~q ),
	.cin(gnd),
	.combout(\pll1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector5~0 .lut_mask = 16'hFF40;
defparam \pll1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N17
dffeas \pll1|state.wait_busy_config (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset~reg0_q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state.wait_busy_config~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state.wait_busy_config .is_wysiwyg = "true";
defparam \pll1|state.wait_busy_config .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N28
cycloneive_lcell_comb \pll1|WideOr28 (
// Equation(s):
// \pll1|WideOr28~combout  = (!\pll1|state.wait_busy_config~q  & ((\pll1|state.cycle_config~q ) # (!\pll1|state.begin_sweep~q )))

	.dataa(gnd),
	.datab(\pll1|state.begin_sweep~q ),
	.datac(\pll1|state.wait_busy_config~q ),
	.datad(\pll1|state.cycle_config~q ),
	.cin(gnd),
	.combout(\pll1|WideOr28~combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr28 .lut_mask = 16'h0F03;
defparam \pll1|WideOr28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N6
cycloneive_lcell_comb \pll1|Add1~0 (
// Equation(s):
// \pll1|Add1~0_combout  = \pll1|M [0] $ (VCC)
// \pll1|Add1~1  = CARRY(\pll1|M [0])

	.dataa(\pll1|M [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pll1|Add1~0_combout ),
	.cout(\pll1|Add1~1 ));
// synopsys translate_off
defparam \pll1|Add1~0 .lut_mask = 16'h55AA;
defparam \pll1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N8
cycloneive_lcell_comb \pll1|Add1~2 (
// Equation(s):
// \pll1|Add1~2_combout  = (\pll1|M [1] & (\pll1|Add1~1  & VCC)) # (!\pll1|M [1] & (!\pll1|Add1~1 ))
// \pll1|Add1~3  = CARRY((!\pll1|M [1] & !\pll1|Add1~1 ))

	.dataa(\pll1|M [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|Add1~1 ),
	.combout(\pll1|Add1~2_combout ),
	.cout(\pll1|Add1~3 ));
// synopsys translate_off
defparam \pll1|Add1~2 .lut_mask = 16'hA505;
defparam \pll1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N10
cycloneive_lcell_comb \pll1|Add1~4 (
// Equation(s):
// \pll1|Add1~4_combout  = (\pll1|M [2] & ((GND) # (!\pll1|Add1~3 ))) # (!\pll1|M [2] & (\pll1|Add1~3  $ (GND)))
// \pll1|Add1~5  = CARRY((\pll1|M [2]) # (!\pll1|Add1~3 ))

	.dataa(\pll1|M [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|Add1~3 ),
	.combout(\pll1|Add1~4_combout ),
	.cout(\pll1|Add1~5 ));
// synopsys translate_off
defparam \pll1|Add1~4 .lut_mask = 16'h5AAF;
defparam \pll1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N12
cycloneive_lcell_comb \pll1|Add1~7 (
// Equation(s):
// \pll1|Add1~7_combout  = (\pll1|M [3] & (\pll1|Add1~5  & VCC)) # (!\pll1|M [3] & (!\pll1|Add1~5 ))
// \pll1|Add1~8  = CARRY((!\pll1|M [3] & !\pll1|Add1~5 ))

	.dataa(\pll1|M [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|Add1~5 ),
	.combout(\pll1|Add1~7_combout ),
	.cout(\pll1|Add1~8 ));
// synopsys translate_off
defparam \pll1|Add1~7 .lut_mask = 16'hA505;
defparam \pll1|Add1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N14
cycloneive_lcell_comb \pll1|Add1~9 (
// Equation(s):
// \pll1|Add1~9_combout  = (\pll1|M [4] & ((GND) # (!\pll1|Add1~8 ))) # (!\pll1|M [4] & (\pll1|Add1~8  $ (GND)))
// \pll1|Add1~10  = CARRY((\pll1|M [4]) # (!\pll1|Add1~8 ))

	.dataa(gnd),
	.datab(\pll1|M [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|Add1~8 ),
	.combout(\pll1|Add1~9_combout ),
	.cout(\pll1|Add1~10 ));
// synopsys translate_off
defparam \pll1|Add1~9 .lut_mask = 16'h3CCF;
defparam \pll1|Add1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N6
cycloneive_lcell_comb \pll1|Selector34~0 (
// Equation(s):
// \pll1|Selector34~0_combout  = (\pll1|WideOr28~combout  & (\pll1|Add1~9_combout  & ((\pll1|state.cycle_config~q )))) # (!\pll1|WideOr28~combout  & ((\pll1|frequency [4]) # ((\pll1|Add1~9_combout  & \pll1|state.cycle_config~q ))))

	.dataa(\pll1|WideOr28~combout ),
	.datab(\pll1|Add1~9_combout ),
	.datac(\pll1|frequency [4]),
	.datad(\pll1|state.cycle_config~q ),
	.cin(gnd),
	.combout(\pll1|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector34~0 .lut_mask = 16'hDC50;
defparam \pll1|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y32_N7
dffeas \pll1|frequency[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|frequency [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|frequency[4] .is_wysiwyg = "true";
defparam \pll1|frequency[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N30
cycloneive_lcell_comb \pll1|Selector35~0 (
// Equation(s):
// \pll1|Selector35~0_combout  = (\pll1|state.cycle_config~q  & ((\pll1|Add1~7_combout ) # ((!\pll1|WideOr28~combout  & \pll1|frequency [3])))) # (!\pll1|state.cycle_config~q  & (!\pll1|WideOr28~combout  & (\pll1|frequency [3])))

	.dataa(\pll1|state.cycle_config~q ),
	.datab(\pll1|WideOr28~combout ),
	.datac(\pll1|frequency [3]),
	.datad(\pll1|Add1~7_combout ),
	.cin(gnd),
	.combout(\pll1|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector35~0 .lut_mask = 16'hBA30;
defparam \pll1|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N31
dffeas \pll1|frequency[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|frequency [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|frequency[3] .is_wysiwyg = "true";
defparam \pll1|frequency[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N30
cycloneive_lcell_comb \pll1|Add1~6 (
// Equation(s):
// \pll1|Add1~6_combout  = (\pll1|Add1~4_combout ) # (!\pll1|state.cycle_config~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|state.cycle_config~q ),
	.datad(\pll1|Add1~4_combout ),
	.cin(gnd),
	.combout(\pll1|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Add1~6 .lut_mask = 16'hFF0F;
defparam \pll1|Add1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N31
dffeas \pll1|frequency[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Add1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|WideOr28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|frequency [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|frequency[2] .is_wysiwyg = "true";
defparam \pll1|frequency[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N8
cycloneive_lcell_comb \pll1|Selector37~0 (
// Equation(s):
// \pll1|Selector37~0_combout  = (\pll1|state.cycle_config~q  & ((\pll1|Add1~2_combout ) # ((!\pll1|WideOr28~combout  & \pll1|frequency [1])))) # (!\pll1|state.cycle_config~q  & (!\pll1|WideOr28~combout  & (\pll1|frequency [1])))

	.dataa(\pll1|state.cycle_config~q ),
	.datab(\pll1|WideOr28~combout ),
	.datac(\pll1|frequency [1]),
	.datad(\pll1|Add1~2_combout ),
	.cin(gnd),
	.combout(\pll1|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector37~0 .lut_mask = 16'hBA30;
defparam \pll1|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N9
dffeas \pll1|frequency[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|frequency [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|frequency[1] .is_wysiwyg = "true";
defparam \pll1|frequency[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N0
cycloneive_lcell_comb \ram_top1|LessThan3~0 (
// Equation(s):
// \ram_top1|LessThan3~0_combout  = (\pll1|frequency [4] & (\pll1|frequency [3] & (\pll1|frequency [2] & \pll1|frequency [1])))

	.dataa(\pll1|frequency [4]),
	.datab(\pll1|frequency [3]),
	.datac(\pll1|frequency [2]),
	.datad(\pll1|frequency [1]),
	.cin(gnd),
	.combout(\ram_top1|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|LessThan3~0 .lut_mask = 16'h8000;
defparam \ram_top1|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N16
cycloneive_lcell_comb \pll1|Add1~11 (
// Equation(s):
// \pll1|Add1~11_combout  = (\pll1|M [5] & (\pll1|Add1~10  & VCC)) # (!\pll1|M [5] & (!\pll1|Add1~10 ))
// \pll1|Add1~12  = CARRY((!\pll1|M [5] & !\pll1|Add1~10 ))

	.dataa(gnd),
	.datab(\pll1|M [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|Add1~10 ),
	.combout(\pll1|Add1~11_combout ),
	.cout(\pll1|Add1~12 ));
// synopsys translate_off
defparam \pll1|Add1~11 .lut_mask = 16'hC303;
defparam \pll1|Add1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N18
cycloneive_lcell_comb \pll1|Add1~14 (
// Equation(s):
// \pll1|Add1~14_combout  = (\pll1|M [6] & ((GND) # (!\pll1|Add1~12 ))) # (!\pll1|M [6] & (\pll1|Add1~12  $ (GND)))
// \pll1|Add1~15  = CARRY((\pll1|M [6]) # (!\pll1|Add1~12 ))

	.dataa(gnd),
	.datab(\pll1|M [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|Add1~12 ),
	.combout(\pll1|Add1~14_combout ),
	.cout(\pll1|Add1~15 ));
// synopsys translate_off
defparam \pll1|Add1~14 .lut_mask = 16'h3CCF;
defparam \pll1|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N20
cycloneive_lcell_comb \pll1|Add1~17 (
// Equation(s):
// \pll1|Add1~17_combout  = (\pll1|M [7] & (\pll1|Add1~15  & VCC)) # (!\pll1|M [7] & (!\pll1|Add1~15 ))
// \pll1|Add1~18  = CARRY((!\pll1|M [7] & !\pll1|Add1~15 ))

	.dataa(\pll1|M [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|Add1~15 ),
	.combout(\pll1|Add1~17_combout ),
	.cout(\pll1|Add1~18 ));
// synopsys translate_off
defparam \pll1|Add1~17 .lut_mask = 16'hA505;
defparam \pll1|Add1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N22
cycloneive_lcell_comb \pll1|Selector31~0 (
// Equation(s):
// \pll1|Selector31~0_combout  = (\pll1|state.cycle_config~q  & ((\pll1|Add1~17_combout ) # ((!\pll1|WideOr28~combout  & \pll1|frequency [7])))) # (!\pll1|state.cycle_config~q  & (!\pll1|WideOr28~combout  & (\pll1|frequency [7])))

	.dataa(\pll1|state.cycle_config~q ),
	.datab(\pll1|WideOr28~combout ),
	.datac(\pll1|frequency [7]),
	.datad(\pll1|Add1~17_combout ),
	.cin(gnd),
	.combout(\pll1|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector31~0 .lut_mask = 16'hBA30;
defparam \pll1|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N23
dffeas \pll1|frequency[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|frequency [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|frequency[7] .is_wysiwyg = "true";
defparam \pll1|frequency[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N24
cycloneive_lcell_comb \pll1|Add1~16 (
// Equation(s):
// \pll1|Add1~16_combout  = (\pll1|Add1~14_combout ) # (!\pll1|state.cycle_config~q )

	.dataa(\pll1|state.cycle_config~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|Add1~14_combout ),
	.cin(gnd),
	.combout(\pll1|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Add1~16 .lut_mask = 16'hFF55;
defparam \pll1|Add1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N25
dffeas \pll1|frequency[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Add1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|WideOr28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|frequency [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|frequency[6] .is_wysiwyg = "true";
defparam \pll1|frequency[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N24
cycloneive_lcell_comb \pll1|Add1~13 (
// Equation(s):
// \pll1|Add1~13_combout  = (\pll1|Add1~11_combout ) # (!\pll1|state.cycle_config~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|state.cycle_config~q ),
	.datad(\pll1|Add1~11_combout ),
	.cin(gnd),
	.combout(\pll1|Add1~13_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Add1~13 .lut_mask = 16'hFF0F;
defparam \pll1|Add1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N25
dffeas \pll1|frequency[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Add1~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|WideOr28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|frequency [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|frequency[5] .is_wysiwyg = "true";
defparam \pll1|frequency[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N22
cycloneive_lcell_comb \pll1|Add1~19 (
// Equation(s):
// \pll1|Add1~19_combout  = \pll1|Add1~18  $ (\pll1|M [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|M [8]),
	.cin(\pll1|Add1~18 ),
	.combout(\pll1|Add1~19_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Add1~19 .lut_mask = 16'h0FF0;
defparam \pll1|Add1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N20
cycloneive_lcell_comb \pll1|Selector30~0 (
// Equation(s):
// \pll1|Selector30~0_combout  = (\pll1|state.cycle_config~q  & ((\pll1|Add1~19_combout ) # ((!\pll1|WideOr28~combout  & \pll1|frequency [8])))) # (!\pll1|state.cycle_config~q  & (!\pll1|WideOr28~combout  & (\pll1|frequency [8])))

	.dataa(\pll1|state.cycle_config~q ),
	.datab(\pll1|WideOr28~combout ),
	.datac(\pll1|frequency [8]),
	.datad(\pll1|Add1~19_combout ),
	.cin(gnd),
	.combout(\pll1|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector30~0 .lut_mask = 16'hBA30;
defparam \pll1|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N21
dffeas \pll1|frequency[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|frequency [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|frequency[8] .is_wysiwyg = "true";
defparam \pll1|frequency[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N14
cycloneive_lcell_comb \ram_top1|LessThan3~1 (
// Equation(s):
// \ram_top1|LessThan3~1_combout  = (\pll1|frequency [7] & (\pll1|frequency [6] & (\pll1|frequency [5] & \pll1|frequency [8])))

	.dataa(\pll1|frequency [7]),
	.datab(\pll1|frequency [6]),
	.datac(\pll1|frequency [5]),
	.datad(\pll1|frequency [8]),
	.cin(gnd),
	.combout(\ram_top1|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|LessThan3~1 .lut_mask = 16'h8000;
defparam \ram_top1|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N20
cycloneive_lcell_comb \ram_top1|LessThan2~1 (
// Equation(s):
// \ram_top1|LessThan2~1_combout  = (!\ram_top1|counter [4] & (!\ram_top1|counter [5] & (!\ram_top1|counter [6] & !\ram_top1|counter [7])))

	.dataa(\ram_top1|counter [4]),
	.datab(\ram_top1|counter [5]),
	.datac(\ram_top1|counter [6]),
	.datad(\ram_top1|counter [7]),
	.cin(gnd),
	.combout(\ram_top1|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|LessThan2~1 .lut_mask = 16'h0001;
defparam \ram_top1|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N14
cycloneive_lcell_comb \ram_top1|LessThan2~2 (
// Equation(s):
// \ram_top1|LessThan2~2_combout  = ((\ram_top1|LessThan2~1_combout ) # ((!\ram_top1|counter [8]) # (!\ram_top1|counter [9]))) # (!\ram_top1|counter [10])

	.dataa(\ram_top1|counter [10]),
	.datab(\ram_top1|LessThan2~1_combout ),
	.datac(\ram_top1|counter [9]),
	.datad(\ram_top1|counter [8]),
	.cin(gnd),
	.combout(\ram_top1|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|LessThan2~2 .lut_mask = 16'hDFFF;
defparam \ram_top1|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N28
cycloneive_lcell_comb \ram_top1|LessThan2~0 (
// Equation(s):
// \ram_top1|LessThan2~0_combout  = (!\ram_top1|counter [11] & !\ram_top1|counter [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|counter [11]),
	.datad(\ram_top1|counter [12]),
	.cin(gnd),
	.combout(\ram_top1|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|LessThan2~0 .lut_mask = 16'h000F;
defparam \ram_top1|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N10
cycloneive_lcell_comb \ram_top1|LessThan2~3 (
// Equation(s):
// \ram_top1|LessThan2~3_combout  = ((\ram_top1|counter [13] & ((!\ram_top1|LessThan2~0_combout ) # (!\ram_top1|LessThan2~2_combout )))) # (!\ram_top1|LessThan0~3_combout )

	.dataa(\ram_top1|LessThan2~2_combout ),
	.datab(\ram_top1|LessThan0~3_combout ),
	.datac(\ram_top1|counter [13]),
	.datad(\ram_top1|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\ram_top1|LessThan2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|LessThan2~3 .lut_mask = 16'h73F3;
defparam \ram_top1|LessThan2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N16
cycloneive_lcell_comb \ram_top1|Selector10~0 (
// Equation(s):
// \ram_top1|Selector10~0_combout  = (\ram_top1|state.wait_4_uart~q  & !\ram_top1|LessThan2~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|state.wait_4_uart~q ),
	.datad(\ram_top1|LessThan2~3_combout ),
	.cin(gnd),
	.combout(\ram_top1|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector10~0 .lut_mask = 16'h00F0;
defparam \ram_top1|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N0
cycloneive_lcell_comb \pll1|Selector38~0 (
// Equation(s):
// \pll1|Selector38~0_combout  = (\pll1|state.cycle_config~q  & ((\pll1|Add1~0_combout ) # ((!\pll1|WideOr28~combout  & \pll1|frequency [0])))) # (!\pll1|state.cycle_config~q  & (!\pll1|WideOr28~combout  & (\pll1|frequency [0])))

	.dataa(\pll1|state.cycle_config~q ),
	.datab(\pll1|WideOr28~combout ),
	.datac(\pll1|frequency [0]),
	.datad(\pll1|Add1~0_combout ),
	.cin(gnd),
	.combout(\pll1|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector38~0 .lut_mask = 16'hBA30;
defparam \pll1|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N1
dffeas \pll1|frequency[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|frequency [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|frequency[0] .is_wysiwyg = "true";
defparam \pll1|frequency[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N28
cycloneive_lcell_comb \ram_top1|LessThan4~0 (
// Equation(s):
// \ram_top1|LessThan4~0_combout  = ((!\ram_top1|LessThan3~0_combout ) # (!\ram_top1|LessThan3~1_combout )) # (!\pll1|frequency [0])

	.dataa(\pll1|frequency [0]),
	.datab(gnd),
	.datac(\ram_top1|LessThan3~1_combout ),
	.datad(\ram_top1|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\ram_top1|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|LessThan4~0 .lut_mask = 16'h5FFF;
defparam \ram_top1|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N30
cycloneive_lcell_comb \ram_top1|Selector10~1 (
// Equation(s):
// \ram_top1|Selector10~1_combout  = (\ram_top1|state.wait_4_uart~q  & (\ram_top1|LessThan3~1_combout  & \ram_top1|LessThan3~0_combout ))

	.dataa(gnd),
	.datab(\ram_top1|state.wait_4_uart~q ),
	.datac(\ram_top1|LessThan3~1_combout ),
	.datad(\ram_top1|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\ram_top1|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector10~1 .lut_mask = 16'hC000;
defparam \ram_top1|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N6
cycloneive_lcell_comb \ram_top1|Selector10~2 (
// Equation(s):
// \ram_top1|Selector10~2_combout  = (\ram_top1|state.write_4_uart~q ) # ((\ram_top1|LessThan4~0_combout  & ((\ram_top1|Selector10~0_combout ) # (\ram_top1|Selector10~1_combout ))))

	.dataa(\ram_top1|Selector10~0_combout ),
	.datab(\ram_top1|LessThan4~0_combout ),
	.datac(\ram_top1|Selector10~1_combout ),
	.datad(\ram_top1|state.write_4_uart~q ),
	.cin(gnd),
	.combout(\ram_top1|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector10~2 .lut_mask = 16'hFFC8;
defparam \ram_top1|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N7
dffeas \ram_top1|state.wait_4_uart (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|Selector10~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|state.wait_4_uart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|state.wait_4_uart .is_wysiwyg = "true";
defparam \ram_top1|state.wait_4_uart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N18
cycloneive_lcell_comb \ram_top1|state~24 (
// Equation(s):
// \ram_top1|state~24_combout  = (\ram_top1|LessThan2~3_combout  & !\SW[0]~input_o )

	.dataa(\ram_top1|LessThan2~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\ram_top1|state~24_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|state~24 .lut_mask = 16'h00AA;
defparam \ram_top1|state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N24
cycloneive_lcell_comb \ram_top1|state~25 (
// Equation(s):
// \ram_top1|state~25_combout  = (\ram_top1|state.wait_4_uart~q  & (\ram_top1|state~24_combout  & ((!\ram_top1|LessThan3~1_combout ) # (!\ram_top1|LessThan3~0_combout ))))

	.dataa(\ram_top1|LessThan3~0_combout ),
	.datab(\ram_top1|LessThan3~1_combout ),
	.datac(\ram_top1|state.wait_4_uart~q ),
	.datad(\ram_top1|state~24_combout ),
	.cin(gnd),
	.combout(\ram_top1|state~25_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|state~25 .lut_mask = 16'h7000;
defparam \ram_top1|state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N25
dffeas \ram_top1|state.cycle_freq (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|state~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|state.cycle_freq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|state.cycle_freq .is_wysiwyg = "true";
defparam \ram_top1|state.cycle_freq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N30
cycloneive_lcell_comb \pll1|pll1|altpll_component|auto_generated|pll_lock_sync~feeder (
// Equation(s):
// \pll1|pll1|altpll_component|auto_generated|pll_lock_sync~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|pll1|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll1|altpll_component|auto_generated|pll_lock_sync~feeder .lut_mask = 16'hFFFF;
defparam \pll1|pll1|altpll_component|auto_generated|pll_lock_sync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N31
dffeas \pll1|pll1|altpll_component|auto_generated|pll_lock_sync (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_locked ),
	.d(\pll1|pll1|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_areset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll1|altpll_component|auto_generated|pll_lock_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll1|altpll_component|auto_generated|pll_lock_sync .is_wysiwyg = "true";
defparam \pll1|pll1|altpll_component|auto_generated|pll_lock_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N12
cycloneive_lcell_comb \pll1|Selector43~4 (
// Equation(s):
// \pll1|Selector43~4_combout  = (\pll1|pll1|altpll_component|auto_generated|wire_pll1_locked  & (!\ram_top1|next_frequency~reg0_q  & (\pll1|pll1|altpll_component|auto_generated|pll_lock_sync~q  & !\pll1|state.wait_busy_config~q )))

	.dataa(\pll1|pll1|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\ram_top1|next_frequency~reg0_q ),
	.datac(\pll1|pll1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\pll1|state.wait_busy_config~q ),
	.cin(gnd),
	.combout(\pll1|Selector43~4_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector43~4 .lut_mask = 16'h0020;
defparam \pll1|Selector43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N28
cycloneive_lcell_comb \pll1|Selector43~5 (
// Equation(s):
// \pll1|Selector43~5_combout  = (\pll1|Selector43~4_combout  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q  & (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q  & !\pll1|WideOr14~0_combout )))

	.dataa(\pll1|Selector43~4_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ),
	.datad(\pll1|WideOr14~0_combout ),
	.cin(gnd),
	.combout(\pll1|Selector43~5_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector43~5 .lut_mask = 16'h0008;
defparam \pll1|Selector43~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N29
dffeas \pll1|freq_ready (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector43~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|freq_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|freq_ready .is_wysiwyg = "true";
defparam \pll1|freq_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N30
cycloneive_lcell_comb \ram_top1|Selector5~0 (
// Equation(s):
// \ram_top1|Selector5~0_combout  = (\ram_top1|state.cycle_freq~q ) # ((\ram_top1|state.wait_freq~q  & !\pll1|freq_ready~q ))

	.dataa(gnd),
	.datab(\ram_top1|state.cycle_freq~q ),
	.datac(\ram_top1|state.wait_freq~q ),
	.datad(\pll1|freq_ready~q ),
	.cin(gnd),
	.combout(\ram_top1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector5~0 .lut_mask = 16'hCCFC;
defparam \ram_top1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N31
dffeas \ram_top1|state.wait_freq (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|state.wait_freq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|state.wait_freq .is_wysiwyg = "true";
defparam \ram_top1|state.wait_freq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N26
cycloneive_lcell_comb \ram_top1|state~23 (
// Equation(s):
// \ram_top1|state~23_combout  = (\SW[0]~input_o ) # (((\ram_top1|state.wait_write~q  & !\ram_top1|LessThan0~4_combout )) # (!\ram_top1|state.start_write~q ))

	.dataa(\SW[0]~input_o ),
	.datab(\ram_top1|state.start_write~q ),
	.datac(\ram_top1|state.wait_write~q ),
	.datad(\ram_top1|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\ram_top1|state~23_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|state~23 .lut_mask = 16'hBBFB;
defparam \ram_top1|state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N27
dffeas \ram_top1|state.wait_write (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|state~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|state.wait_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|state.wait_write .is_wysiwyg = "true";
defparam \ram_top1|state.wait_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N0
cycloneive_lcell_comb \ram_top1|Selector2~0 (
// Equation(s):
// \ram_top1|Selector2~0_combout  = (\ram_top1|LessThan0~4_combout  & ((\ram_top1|state.wait_write~q ) # ((\ram_top1|state.wait_freq~q  & \pll1|freq_ready~q )))) # (!\ram_top1|LessThan0~4_combout  & (\ram_top1|state.wait_freq~q  & (\pll1|freq_ready~q )))

	.dataa(\ram_top1|LessThan0~4_combout ),
	.datab(\ram_top1|state.wait_freq~q ),
	.datac(\pll1|freq_ready~q ),
	.datad(\ram_top1|state.wait_write~q ),
	.cin(gnd),
	.combout(\ram_top1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector2~0 .lut_mask = 16'hEAC0;
defparam \ram_top1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N1
dffeas \ram_top1|state.align_reads (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|state.align_reads~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|state.align_reads .is_wysiwyg = "true";
defparam \ram_top1|state.align_reads .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N12
cycloneive_lcell_comb \ram_top1|Selector0~0 (
// Equation(s):
// \ram_top1|Selector0~0_combout  = ((\ram_top1|state.align_reads~q ) # ((\ram_top1|state.wait_freq~q ) # (\ram_top1|state.cycle_freq~q ))) # (!\ram_top1|state.start_write~q )

	.dataa(\ram_top1|state.start_write~q ),
	.datab(\ram_top1|state.align_reads~q ),
	.datac(\ram_top1|state.wait_freq~q ),
	.datad(\ram_top1|state.cycle_freq~q ),
	.cin(gnd),
	.combout(\ram_top1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector0~0 .lut_mask = 16'hFFFD;
defparam \ram_top1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N18
cycloneive_lcell_comb \ram_top1|Selector3~0 (
// Equation(s):
// \ram_top1|Selector3~0_combout  = (\ram_top1|state.align_reads~q ) # ((\ram_top1|state.wait_align~q  & !\ram_top1|LessThan0~4_combout ))

	.dataa(gnd),
	.datab(\ram_top1|state.align_reads~q ),
	.datac(\ram_top1|state.wait_align~q ),
	.datad(\ram_top1|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\ram_top1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector3~0 .lut_mask = 16'hCCFC;
defparam \ram_top1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N19
dffeas \ram_top1|state.wait_align (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|state.wait_align~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|state.wait_align .is_wysiwyg = "true";
defparam \ram_top1|state.wait_align .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N0
cycloneive_lcell_comb \ram_top1|LessThan5~3 (
// Equation(s):
// \ram_top1|LessThan5~3_combout  = (\ram_top1|counter [17] & (\ram_top1|counter [18] & (\ram_top1|counter [19] & \ram_top1|counter [16])))

	.dataa(\ram_top1|counter [17]),
	.datab(\ram_top1|counter [18]),
	.datac(\ram_top1|counter [19]),
	.datad(\ram_top1|counter [16]),
	.cin(gnd),
	.combout(\ram_top1|LessThan5~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|LessThan5~3 .lut_mask = 16'h8000;
defparam \ram_top1|LessThan5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N8
cycloneive_lcell_comb \ram_top1|LessThan5~9 (
// Equation(s):
// \ram_top1|LessThan5~9_combout  = (\ram_top1|counter [9] & (\ram_top1|counter [6] & (\ram_top1|counter [14] & \ram_top1|LessThan5~3_combout )))

	.dataa(\ram_top1|counter [9]),
	.datab(\ram_top1|counter [6]),
	.datac(\ram_top1|counter [14]),
	.datad(\ram_top1|LessThan5~3_combout ),
	.cin(gnd),
	.combout(\ram_top1|LessThan5~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|LessThan5~9 .lut_mask = 16'h8000;
defparam \ram_top1|LessThan5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N6
cycloneive_lcell_comb \ram_top1|LessThan5~4 (
// Equation(s):
// \ram_top1|LessThan5~4_combout  = (\ram_top1|counter [11]) # ((\ram_top1|counter [12]) # ((\ram_top1|counter [10]) # (\ram_top1|counter [13])))

	.dataa(\ram_top1|counter [11]),
	.datab(\ram_top1|counter [12]),
	.datac(\ram_top1|counter [10]),
	.datad(\ram_top1|counter [13]),
	.cin(gnd),
	.combout(\ram_top1|LessThan5~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|LessThan5~4 .lut_mask = 16'hFFFE;
defparam \ram_top1|LessThan5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N24
cycloneive_lcell_comb \ram_top1|LessThan5~5 (
// Equation(s):
// \ram_top1|LessThan5~5_combout  = (\ram_top1|LessThan5~4_combout ) # ((\ram_top1|counter [9] & ((\ram_top1|counter [7]) # (\ram_top1|counter [8]))))

	.dataa(\ram_top1|LessThan5~4_combout ),
	.datab(\ram_top1|counter [7]),
	.datac(\ram_top1|counter [9]),
	.datad(\ram_top1|counter [8]),
	.cin(gnd),
	.combout(\ram_top1|LessThan5~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|LessThan5~5 .lut_mask = 16'hFAEA;
defparam \ram_top1|LessThan5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N30
cycloneive_lcell_comb \ram_top1|LessThan5~6 (
// Equation(s):
// \ram_top1|LessThan5~6_combout  = (\ram_top1|LessThan5~3_combout  & ((\ram_top1|counter [15]) # ((\ram_top1|counter [14] & \ram_top1|LessThan5~5_combout ))))

	.dataa(\ram_top1|counter [15]),
	.datab(\ram_top1|LessThan5~3_combout ),
	.datac(\ram_top1|counter [14]),
	.datad(\ram_top1|LessThan5~5_combout ),
	.cin(gnd),
	.combout(\ram_top1|LessThan5~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|LessThan5~6 .lut_mask = 16'hC888;
defparam \ram_top1|LessThan5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N0
cycloneive_lcell_comb \ram_top1|LessThan5~7 (
// Equation(s):
// \ram_top1|LessThan5~7_combout  = (\ram_top1|counter [5]) # ((\ram_top1|counter [0]) # ((\ram_top1|counter [1]) # (\ram_top1|counter [4])))

	.dataa(\ram_top1|counter [5]),
	.datab(\ram_top1|counter [0]),
	.datac(\ram_top1|counter [1]),
	.datad(\ram_top1|counter [4]),
	.cin(gnd),
	.combout(\ram_top1|LessThan5~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|LessThan5~7 .lut_mask = 16'hFFFE;
defparam \ram_top1|LessThan5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N2
cycloneive_lcell_comb \ram_top1|LessThan5~8 (
// Equation(s):
// \ram_top1|LessThan5~8_combout  = (\ram_top1|LessThan5~7_combout ) # ((\ram_top1|counter [3]) # (\ram_top1|counter [2]))

	.dataa(gnd),
	.datab(\ram_top1|LessThan5~7_combout ),
	.datac(\ram_top1|counter [3]),
	.datad(\ram_top1|counter [2]),
	.cin(gnd),
	.combout(\ram_top1|LessThan5~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|LessThan5~8 .lut_mask = 16'hFFFC;
defparam \ram_top1|LessThan5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N10
cycloneive_lcell_comb \ram_top1|LessThan5~10 (
// Equation(s):
// \ram_top1|LessThan5~10_combout  = ((\ram_top1|LessThan5~6_combout ) # ((\ram_top1|LessThan5~9_combout  & \ram_top1|LessThan5~8_combout ))) # (!\ram_top1|LessThan5~2_combout )

	.dataa(\ram_top1|LessThan5~2_combout ),
	.datab(\ram_top1|LessThan5~9_combout ),
	.datac(\ram_top1|LessThan5~6_combout ),
	.datad(\ram_top1|LessThan5~8_combout ),
	.cin(gnd),
	.combout(\ram_top1|LessThan5~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|LessThan5~10 .lut_mask = 16'hFDF5;
defparam \ram_top1|LessThan5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N2
cycloneive_lcell_comb \ram_top1|Selector11~0 (
// Equation(s):
// \ram_top1|Selector11~0_combout  = (!\ram_top1|state.write_4_uart~q  & (!\ram_top1|state.write_1_uart~q  & (!\ram_top1|state.write_3_uart~q  & !\ram_top1|state.write_2_uart~q )))

	.dataa(\ram_top1|state.write_4_uart~q ),
	.datab(\ram_top1|state.write_1_uart~q ),
	.datac(\ram_top1|state.write_3_uart~q ),
	.datad(\ram_top1|state.write_2_uart~q ),
	.cin(gnd),
	.combout(\ram_top1|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector11~0 .lut_mask = 16'h0001;
defparam \ram_top1|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N12
cycloneive_lcell_comb \ram_top1|Selector9~0 (
// Equation(s):
// \ram_top1|Selector9~0_combout  = (\ram_top1|state.finish_state~q ) # ((!\ram_top1|LessThan4~0_combout  & ((\ram_top1|Selector10~1_combout ) # (\ram_top1|Selector10~0_combout ))))

	.dataa(\ram_top1|Selector10~1_combout ),
	.datab(\ram_top1|Selector10~0_combout ),
	.datac(\ram_top1|state.finish_state~q ),
	.datad(\ram_top1|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\ram_top1|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector9~0 .lut_mask = 16'hF0FE;
defparam \ram_top1|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N13
dffeas \ram_top1|state.finish_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|state.finish_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|state.finish_state .is_wysiwyg = "true";
defparam \ram_top1|state.finish_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N12
cycloneive_lcell_comb \ram_top1|Selector11~1 (
// Equation(s):
// \ram_top1|Selector11~1_combout  = ((\ram_top1|LessThan5~10_combout  & (!\KEY[0]~input_o  & \ram_top1|state.finish_state~q ))) # (!\ram_top1|Selector11~0_combout )

	.dataa(\ram_top1|LessThan5~10_combout ),
	.datab(\KEY[0]~input_o ),
	.datac(\ram_top1|Selector11~0_combout ),
	.datad(\ram_top1|state.finish_state~q ),
	.cin(gnd),
	.combout(\ram_top1|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector11~1 .lut_mask = 16'h2F0F;
defparam \ram_top1|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N2
cycloneive_lcell_comb \ram_top1|Selector0~1 (
// Equation(s):
// \ram_top1|Selector0~1_combout  = (\ram_top1|Selector0~0_combout ) # ((\ram_top1|Selector11~1_combout ) # ((\ram_top1|state.wait_align~q  & \ram_top1|LessThan0~4_combout )))

	.dataa(\ram_top1|Selector0~0_combout ),
	.datab(\ram_top1|state.wait_align~q ),
	.datac(\ram_top1|Selector11~1_combout ),
	.datad(\ram_top1|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\ram_top1|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector0~1 .lut_mask = 16'hFEFA;
defparam \ram_top1|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N0
cycloneive_lcell_comb \ram_top1|reset_counter~feeder (
// Equation(s):
// \ram_top1|reset_counter~feeder_combout  = \ram_top1|Selector0~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|Selector0~1_combout ),
	.cin(gnd),
	.combout(\ram_top1|reset_counter~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|reset_counter~feeder .lut_mask = 16'hFF00;
defparam \ram_top1|reset_counter~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N1
dffeas \ram_top1|reset_counter (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|reset_counter~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|reset_counter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|reset_counter .is_wysiwyg = "true";
defparam \ram_top1|reset_counter .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y36_N27
dffeas \ram_top1|counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[0]~87_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset_counter~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[0] .is_wysiwyg = "true";
defparam \ram_top1|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N4
cycloneive_lcell_comb \ram_top1|counter[1]~29 (
// Equation(s):
// \ram_top1|counter[1]~29_combout  = (\ram_top1|counter [1] & (\ram_top1|counter [0] $ (VCC))) # (!\ram_top1|counter [1] & (\ram_top1|counter [0] & VCC))
// \ram_top1|counter[1]~30  = CARRY((\ram_top1|counter [1] & \ram_top1|counter [0]))

	.dataa(\ram_top1|counter [1]),
	.datab(\ram_top1|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram_top1|counter[1]~29_combout ),
	.cout(\ram_top1|counter[1]~30 ));
// synopsys translate_off
defparam \ram_top1|counter[1]~29 .lut_mask = 16'h6688;
defparam \ram_top1|counter[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N5
dffeas \ram_top1|counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[1]~29_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset_counter~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[1] .is_wysiwyg = "true";
defparam \ram_top1|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N6
cycloneive_lcell_comb \ram_top1|counter[2]~31 (
// Equation(s):
// \ram_top1|counter[2]~31_combout  = (\ram_top1|counter [2] & (!\ram_top1|counter[1]~30 )) # (!\ram_top1|counter [2] & ((\ram_top1|counter[1]~30 ) # (GND)))
// \ram_top1|counter[2]~32  = CARRY((!\ram_top1|counter[1]~30 ) # (!\ram_top1|counter [2]))

	.dataa(\ram_top1|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[1]~30 ),
	.combout(\ram_top1|counter[2]~31_combout ),
	.cout(\ram_top1|counter[2]~32 ));
// synopsys translate_off
defparam \ram_top1|counter[2]~31 .lut_mask = 16'h5A5F;
defparam \ram_top1|counter[2]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y36_N7
dffeas \ram_top1|counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[2]~31_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset_counter~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[2] .is_wysiwyg = "true";
defparam \ram_top1|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N8
cycloneive_lcell_comb \ram_top1|counter[3]~33 (
// Equation(s):
// \ram_top1|counter[3]~33_combout  = (\ram_top1|counter [3] & (\ram_top1|counter[2]~32  $ (GND))) # (!\ram_top1|counter [3] & (!\ram_top1|counter[2]~32  & VCC))
// \ram_top1|counter[3]~34  = CARRY((\ram_top1|counter [3] & !\ram_top1|counter[2]~32 ))

	.dataa(gnd),
	.datab(\ram_top1|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[2]~32 ),
	.combout(\ram_top1|counter[3]~33_combout ),
	.cout(\ram_top1|counter[3]~34 ));
// synopsys translate_off
defparam \ram_top1|counter[3]~33 .lut_mask = 16'hC30C;
defparam \ram_top1|counter[3]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y36_N9
dffeas \ram_top1|counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset_counter~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[3] .is_wysiwyg = "true";
defparam \ram_top1|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N10
cycloneive_lcell_comb \ram_top1|counter[4]~35 (
// Equation(s):
// \ram_top1|counter[4]~35_combout  = (\ram_top1|counter [4] & (!\ram_top1|counter[3]~34 )) # (!\ram_top1|counter [4] & ((\ram_top1|counter[3]~34 ) # (GND)))
// \ram_top1|counter[4]~36  = CARRY((!\ram_top1|counter[3]~34 ) # (!\ram_top1|counter [4]))

	.dataa(\ram_top1|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[3]~34 ),
	.combout(\ram_top1|counter[4]~35_combout ),
	.cout(\ram_top1|counter[4]~36 ));
// synopsys translate_off
defparam \ram_top1|counter[4]~35 .lut_mask = 16'h5A5F;
defparam \ram_top1|counter[4]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y36_N11
dffeas \ram_top1|counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset_counter~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[4] .is_wysiwyg = "true";
defparam \ram_top1|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N12
cycloneive_lcell_comb \ram_top1|counter[5]~37 (
// Equation(s):
// \ram_top1|counter[5]~37_combout  = (\ram_top1|counter [5] & (\ram_top1|counter[4]~36  $ (GND))) # (!\ram_top1|counter [5] & (!\ram_top1|counter[4]~36  & VCC))
// \ram_top1|counter[5]~38  = CARRY((\ram_top1|counter [5] & !\ram_top1|counter[4]~36 ))

	.dataa(\ram_top1|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[4]~36 ),
	.combout(\ram_top1|counter[5]~37_combout ),
	.cout(\ram_top1|counter[5]~38 ));
// synopsys translate_off
defparam \ram_top1|counter[5]~37 .lut_mask = 16'hA50A;
defparam \ram_top1|counter[5]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y36_N13
dffeas \ram_top1|counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[5]~37_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset_counter~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[5] .is_wysiwyg = "true";
defparam \ram_top1|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N14
cycloneive_lcell_comb \ram_top1|counter[6]~39 (
// Equation(s):
// \ram_top1|counter[6]~39_combout  = (\ram_top1|counter [6] & (!\ram_top1|counter[5]~38 )) # (!\ram_top1|counter [6] & ((\ram_top1|counter[5]~38 ) # (GND)))
// \ram_top1|counter[6]~40  = CARRY((!\ram_top1|counter[5]~38 ) # (!\ram_top1|counter [6]))

	.dataa(gnd),
	.datab(\ram_top1|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[5]~38 ),
	.combout(\ram_top1|counter[6]~39_combout ),
	.cout(\ram_top1|counter[6]~40 ));
// synopsys translate_off
defparam \ram_top1|counter[6]~39 .lut_mask = 16'h3C3F;
defparam \ram_top1|counter[6]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y36_N15
dffeas \ram_top1|counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[6]~39_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset_counter~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[6] .is_wysiwyg = "true";
defparam \ram_top1|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N16
cycloneive_lcell_comb \ram_top1|counter[7]~41 (
// Equation(s):
// \ram_top1|counter[7]~41_combout  = (\ram_top1|counter [7] & (\ram_top1|counter[6]~40  $ (GND))) # (!\ram_top1|counter [7] & (!\ram_top1|counter[6]~40  & VCC))
// \ram_top1|counter[7]~42  = CARRY((\ram_top1|counter [7] & !\ram_top1|counter[6]~40 ))

	.dataa(gnd),
	.datab(\ram_top1|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[6]~40 ),
	.combout(\ram_top1|counter[7]~41_combout ),
	.cout(\ram_top1|counter[7]~42 ));
// synopsys translate_off
defparam \ram_top1|counter[7]~41 .lut_mask = 16'hC30C;
defparam \ram_top1|counter[7]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y36_N17
dffeas \ram_top1|counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[7]~41_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset_counter~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[7] .is_wysiwyg = "true";
defparam \ram_top1|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N18
cycloneive_lcell_comb \ram_top1|counter[8]~43 (
// Equation(s):
// \ram_top1|counter[8]~43_combout  = (\ram_top1|counter [8] & (!\ram_top1|counter[7]~42 )) # (!\ram_top1|counter [8] & ((\ram_top1|counter[7]~42 ) # (GND)))
// \ram_top1|counter[8]~44  = CARRY((!\ram_top1|counter[7]~42 ) # (!\ram_top1|counter [8]))

	.dataa(gnd),
	.datab(\ram_top1|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[7]~42 ),
	.combout(\ram_top1|counter[8]~43_combout ),
	.cout(\ram_top1|counter[8]~44 ));
// synopsys translate_off
defparam \ram_top1|counter[8]~43 .lut_mask = 16'h3C3F;
defparam \ram_top1|counter[8]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y36_N19
dffeas \ram_top1|counter[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[8]~43_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset_counter~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[8] .is_wysiwyg = "true";
defparam \ram_top1|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N20
cycloneive_lcell_comb \ram_top1|counter[9]~45 (
// Equation(s):
// \ram_top1|counter[9]~45_combout  = (\ram_top1|counter [9] & (\ram_top1|counter[8]~44  $ (GND))) # (!\ram_top1|counter [9] & (!\ram_top1|counter[8]~44  & VCC))
// \ram_top1|counter[9]~46  = CARRY((\ram_top1|counter [9] & !\ram_top1|counter[8]~44 ))

	.dataa(gnd),
	.datab(\ram_top1|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[8]~44 ),
	.combout(\ram_top1|counter[9]~45_combout ),
	.cout(\ram_top1|counter[9]~46 ));
// synopsys translate_off
defparam \ram_top1|counter[9]~45 .lut_mask = 16'hC30C;
defparam \ram_top1|counter[9]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y36_N21
dffeas \ram_top1|counter[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[9]~45_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset_counter~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[9] .is_wysiwyg = "true";
defparam \ram_top1|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N22
cycloneive_lcell_comb \ram_top1|counter[10]~47 (
// Equation(s):
// \ram_top1|counter[10]~47_combout  = (\ram_top1|counter [10] & (!\ram_top1|counter[9]~46 )) # (!\ram_top1|counter [10] & ((\ram_top1|counter[9]~46 ) # (GND)))
// \ram_top1|counter[10]~48  = CARRY((!\ram_top1|counter[9]~46 ) # (!\ram_top1|counter [10]))

	.dataa(\ram_top1|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[9]~46 ),
	.combout(\ram_top1|counter[10]~47_combout ),
	.cout(\ram_top1|counter[10]~48 ));
// synopsys translate_off
defparam \ram_top1|counter[10]~47 .lut_mask = 16'h5A5F;
defparam \ram_top1|counter[10]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y36_N23
dffeas \ram_top1|counter[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[10]~47_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset_counter~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[10] .is_wysiwyg = "true";
defparam \ram_top1|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N24
cycloneive_lcell_comb \ram_top1|counter[11]~49 (
// Equation(s):
// \ram_top1|counter[11]~49_combout  = (\ram_top1|counter [11] & (\ram_top1|counter[10]~48  $ (GND))) # (!\ram_top1|counter [11] & (!\ram_top1|counter[10]~48  & VCC))
// \ram_top1|counter[11]~50  = CARRY((\ram_top1|counter [11] & !\ram_top1|counter[10]~48 ))

	.dataa(gnd),
	.datab(\ram_top1|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[10]~48 ),
	.combout(\ram_top1|counter[11]~49_combout ),
	.cout(\ram_top1|counter[11]~50 ));
// synopsys translate_off
defparam \ram_top1|counter[11]~49 .lut_mask = 16'hC30C;
defparam \ram_top1|counter[11]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y36_N25
dffeas \ram_top1|counter[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[11]~49_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset_counter~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[11] .is_wysiwyg = "true";
defparam \ram_top1|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N26
cycloneive_lcell_comb \ram_top1|counter[12]~51 (
// Equation(s):
// \ram_top1|counter[12]~51_combout  = (\ram_top1|counter [12] & (!\ram_top1|counter[11]~50 )) # (!\ram_top1|counter [12] & ((\ram_top1|counter[11]~50 ) # (GND)))
// \ram_top1|counter[12]~52  = CARRY((!\ram_top1|counter[11]~50 ) # (!\ram_top1|counter [12]))

	.dataa(\ram_top1|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[11]~50 ),
	.combout(\ram_top1|counter[12]~51_combout ),
	.cout(\ram_top1|counter[12]~52 ));
// synopsys translate_off
defparam \ram_top1|counter[12]~51 .lut_mask = 16'h5A5F;
defparam \ram_top1|counter[12]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y36_N27
dffeas \ram_top1|counter[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[12]~51_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset_counter~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[12] .is_wysiwyg = "true";
defparam \ram_top1|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N28
cycloneive_lcell_comb \ram_top1|counter[13]~53 (
// Equation(s):
// \ram_top1|counter[13]~53_combout  = (\ram_top1|counter [13] & (\ram_top1|counter[12]~52  $ (GND))) # (!\ram_top1|counter [13] & (!\ram_top1|counter[12]~52  & VCC))
// \ram_top1|counter[13]~54  = CARRY((\ram_top1|counter [13] & !\ram_top1|counter[12]~52 ))

	.dataa(gnd),
	.datab(\ram_top1|counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[12]~52 ),
	.combout(\ram_top1|counter[13]~53_combout ),
	.cout(\ram_top1|counter[13]~54 ));
// synopsys translate_off
defparam \ram_top1|counter[13]~53 .lut_mask = 16'hC30C;
defparam \ram_top1|counter[13]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y36_N29
dffeas \ram_top1|counter[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[13]~53_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset_counter~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[13] .is_wysiwyg = "true";
defparam \ram_top1|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N30
cycloneive_lcell_comb \ram_top1|counter[14]~55 (
// Equation(s):
// \ram_top1|counter[14]~55_combout  = (\ram_top1|counter [14] & (!\ram_top1|counter[13]~54 )) # (!\ram_top1|counter [14] & ((\ram_top1|counter[13]~54 ) # (GND)))
// \ram_top1|counter[14]~56  = CARRY((!\ram_top1|counter[13]~54 ) # (!\ram_top1|counter [14]))

	.dataa(\ram_top1|counter [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[13]~54 ),
	.combout(\ram_top1|counter[14]~55_combout ),
	.cout(\ram_top1|counter[14]~56 ));
// synopsys translate_off
defparam \ram_top1|counter[14]~55 .lut_mask = 16'h5A5F;
defparam \ram_top1|counter[14]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y36_N31
dffeas \ram_top1|counter[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[14]~55_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset_counter~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[14] .is_wysiwyg = "true";
defparam \ram_top1|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N0
cycloneive_lcell_comb \ram_top1|counter[15]~57 (
// Equation(s):
// \ram_top1|counter[15]~57_combout  = (\ram_top1|counter [15] & (\ram_top1|counter[14]~56  $ (GND))) # (!\ram_top1|counter [15] & (!\ram_top1|counter[14]~56  & VCC))
// \ram_top1|counter[15]~58  = CARRY((\ram_top1|counter [15] & !\ram_top1|counter[14]~56 ))

	.dataa(gnd),
	.datab(\ram_top1|counter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[14]~56 ),
	.combout(\ram_top1|counter[15]~57_combout ),
	.cout(\ram_top1|counter[15]~58 ));
// synopsys translate_off
defparam \ram_top1|counter[15]~57 .lut_mask = 16'hC30C;
defparam \ram_top1|counter[15]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y35_N1
dffeas \ram_top1|counter[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[15]~57_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset_counter~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[15] .is_wysiwyg = "true";
defparam \ram_top1|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N2
cycloneive_lcell_comb \ram_top1|counter[16]~59 (
// Equation(s):
// \ram_top1|counter[16]~59_combout  = (\ram_top1|counter [16] & (!\ram_top1|counter[15]~58 )) # (!\ram_top1|counter [16] & ((\ram_top1|counter[15]~58 ) # (GND)))
// \ram_top1|counter[16]~60  = CARRY((!\ram_top1|counter[15]~58 ) # (!\ram_top1|counter [16]))

	.dataa(gnd),
	.datab(\ram_top1|counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[15]~58 ),
	.combout(\ram_top1|counter[16]~59_combout ),
	.cout(\ram_top1|counter[16]~60 ));
// synopsys translate_off
defparam \ram_top1|counter[16]~59 .lut_mask = 16'h3C3F;
defparam \ram_top1|counter[16]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y35_N3
dffeas \ram_top1|counter[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[16]~59_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset_counter~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[16] .is_wysiwyg = "true";
defparam \ram_top1|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N4
cycloneive_lcell_comb \ram_top1|counter[17]~61 (
// Equation(s):
// \ram_top1|counter[17]~61_combout  = (\ram_top1|counter [17] & (\ram_top1|counter[16]~60  $ (GND))) # (!\ram_top1|counter [17] & (!\ram_top1|counter[16]~60  & VCC))
// \ram_top1|counter[17]~62  = CARRY((\ram_top1|counter [17] & !\ram_top1|counter[16]~60 ))

	.dataa(gnd),
	.datab(\ram_top1|counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[16]~60 ),
	.combout(\ram_top1|counter[17]~61_combout ),
	.cout(\ram_top1|counter[17]~62 ));
// synopsys translate_off
defparam \ram_top1|counter[17]~61 .lut_mask = 16'hC30C;
defparam \ram_top1|counter[17]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y35_N5
dffeas \ram_top1|counter[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[17]~61_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset_counter~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[17] .is_wysiwyg = "true";
defparam \ram_top1|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N6
cycloneive_lcell_comb \ram_top1|counter[18]~63 (
// Equation(s):
// \ram_top1|counter[18]~63_combout  = (\ram_top1|counter [18] & (!\ram_top1|counter[17]~62 )) # (!\ram_top1|counter [18] & ((\ram_top1|counter[17]~62 ) # (GND)))
// \ram_top1|counter[18]~64  = CARRY((!\ram_top1|counter[17]~62 ) # (!\ram_top1|counter [18]))

	.dataa(\ram_top1|counter [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[17]~62 ),
	.combout(\ram_top1|counter[18]~63_combout ),
	.cout(\ram_top1|counter[18]~64 ));
// synopsys translate_off
defparam \ram_top1|counter[18]~63 .lut_mask = 16'h5A5F;
defparam \ram_top1|counter[18]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y35_N7
dffeas \ram_top1|counter[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[18]~63_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset_counter~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[18] .is_wysiwyg = "true";
defparam \ram_top1|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N8
cycloneive_lcell_comb \ram_top1|counter[19]~65 (
// Equation(s):
// \ram_top1|counter[19]~65_combout  = (\ram_top1|counter [19] & (\ram_top1|counter[18]~64  $ (GND))) # (!\ram_top1|counter [19] & (!\ram_top1|counter[18]~64  & VCC))
// \ram_top1|counter[19]~66  = CARRY((\ram_top1|counter [19] & !\ram_top1|counter[18]~64 ))

	.dataa(gnd),
	.datab(\ram_top1|counter [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[18]~64 ),
	.combout(\ram_top1|counter[19]~65_combout ),
	.cout(\ram_top1|counter[19]~66 ));
// synopsys translate_off
defparam \ram_top1|counter[19]~65 .lut_mask = 16'hC30C;
defparam \ram_top1|counter[19]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y35_N9
dffeas \ram_top1|counter[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[19]~65_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset_counter~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[19] .is_wysiwyg = "true";
defparam \ram_top1|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N10
cycloneive_lcell_comb \ram_top1|counter[20]~67 (
// Equation(s):
// \ram_top1|counter[20]~67_combout  = (\ram_top1|counter [20] & (!\ram_top1|counter[19]~66 )) # (!\ram_top1|counter [20] & ((\ram_top1|counter[19]~66 ) # (GND)))
// \ram_top1|counter[20]~68  = CARRY((!\ram_top1|counter[19]~66 ) # (!\ram_top1|counter [20]))

	.dataa(\ram_top1|counter [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[19]~66 ),
	.combout(\ram_top1|counter[20]~67_combout ),
	.cout(\ram_top1|counter[20]~68 ));
// synopsys translate_off
defparam \ram_top1|counter[20]~67 .lut_mask = 16'h5A5F;
defparam \ram_top1|counter[20]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y35_N11
dffeas \ram_top1|counter[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[20]~67_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset_counter~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[20] .is_wysiwyg = "true";
defparam \ram_top1|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N12
cycloneive_lcell_comb \ram_top1|counter[21]~69 (
// Equation(s):
// \ram_top1|counter[21]~69_combout  = (\ram_top1|counter [21] & (\ram_top1|counter[20]~68  $ (GND))) # (!\ram_top1|counter [21] & (!\ram_top1|counter[20]~68  & VCC))
// \ram_top1|counter[21]~70  = CARRY((\ram_top1|counter [21] & !\ram_top1|counter[20]~68 ))

	.dataa(\ram_top1|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[20]~68 ),
	.combout(\ram_top1|counter[21]~69_combout ),
	.cout(\ram_top1|counter[21]~70 ));
// synopsys translate_off
defparam \ram_top1|counter[21]~69 .lut_mask = 16'hA50A;
defparam \ram_top1|counter[21]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y35_N13
dffeas \ram_top1|counter[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[21]~69_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset_counter~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[21] .is_wysiwyg = "true";
defparam \ram_top1|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N14
cycloneive_lcell_comb \ram_top1|counter[22]~71 (
// Equation(s):
// \ram_top1|counter[22]~71_combout  = (\ram_top1|counter [22] & (!\ram_top1|counter[21]~70 )) # (!\ram_top1|counter [22] & ((\ram_top1|counter[21]~70 ) # (GND)))
// \ram_top1|counter[22]~72  = CARRY((!\ram_top1|counter[21]~70 ) # (!\ram_top1|counter [22]))

	.dataa(gnd),
	.datab(\ram_top1|counter [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[21]~70 ),
	.combout(\ram_top1|counter[22]~71_combout ),
	.cout(\ram_top1|counter[22]~72 ));
// synopsys translate_off
defparam \ram_top1|counter[22]~71 .lut_mask = 16'h3C3F;
defparam \ram_top1|counter[22]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y35_N15
dffeas \ram_top1|counter[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[22]~71_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset_counter~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[22] .is_wysiwyg = "true";
defparam \ram_top1|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N16
cycloneive_lcell_comb \ram_top1|counter[23]~73 (
// Equation(s):
// \ram_top1|counter[23]~73_combout  = (\ram_top1|counter [23] & (\ram_top1|counter[22]~72  $ (GND))) # (!\ram_top1|counter [23] & (!\ram_top1|counter[22]~72  & VCC))
// \ram_top1|counter[23]~74  = CARRY((\ram_top1|counter [23] & !\ram_top1|counter[22]~72 ))

	.dataa(gnd),
	.datab(\ram_top1|counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[22]~72 ),
	.combout(\ram_top1|counter[23]~73_combout ),
	.cout(\ram_top1|counter[23]~74 ));
// synopsys translate_off
defparam \ram_top1|counter[23]~73 .lut_mask = 16'hC30C;
defparam \ram_top1|counter[23]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y35_N17
dffeas \ram_top1|counter[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[23]~73_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset_counter~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[23] .is_wysiwyg = "true";
defparam \ram_top1|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N18
cycloneive_lcell_comb \ram_top1|counter[24]~75 (
// Equation(s):
// \ram_top1|counter[24]~75_combout  = (\ram_top1|counter [24] & (!\ram_top1|counter[23]~74 )) # (!\ram_top1|counter [24] & ((\ram_top1|counter[23]~74 ) # (GND)))
// \ram_top1|counter[24]~76  = CARRY((!\ram_top1|counter[23]~74 ) # (!\ram_top1|counter [24]))

	.dataa(gnd),
	.datab(\ram_top1|counter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[23]~74 ),
	.combout(\ram_top1|counter[24]~75_combout ),
	.cout(\ram_top1|counter[24]~76 ));
// synopsys translate_off
defparam \ram_top1|counter[24]~75 .lut_mask = 16'h3C3F;
defparam \ram_top1|counter[24]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y35_N19
dffeas \ram_top1|counter[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[24]~75_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset_counter~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[24] .is_wysiwyg = "true";
defparam \ram_top1|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N20
cycloneive_lcell_comb \ram_top1|counter[25]~77 (
// Equation(s):
// \ram_top1|counter[25]~77_combout  = (\ram_top1|counter [25] & (\ram_top1|counter[24]~76  $ (GND))) # (!\ram_top1|counter [25] & (!\ram_top1|counter[24]~76  & VCC))
// \ram_top1|counter[25]~78  = CARRY((\ram_top1|counter [25] & !\ram_top1|counter[24]~76 ))

	.dataa(gnd),
	.datab(\ram_top1|counter [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[24]~76 ),
	.combout(\ram_top1|counter[25]~77_combout ),
	.cout(\ram_top1|counter[25]~78 ));
// synopsys translate_off
defparam \ram_top1|counter[25]~77 .lut_mask = 16'hC30C;
defparam \ram_top1|counter[25]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y35_N21
dffeas \ram_top1|counter[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[25]~77_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset_counter~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[25] .is_wysiwyg = "true";
defparam \ram_top1|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N22
cycloneive_lcell_comb \ram_top1|counter[26]~79 (
// Equation(s):
// \ram_top1|counter[26]~79_combout  = (\ram_top1|counter [26] & (!\ram_top1|counter[25]~78 )) # (!\ram_top1|counter [26] & ((\ram_top1|counter[25]~78 ) # (GND)))
// \ram_top1|counter[26]~80  = CARRY((!\ram_top1|counter[25]~78 ) # (!\ram_top1|counter [26]))

	.dataa(\ram_top1|counter [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[25]~78 ),
	.combout(\ram_top1|counter[26]~79_combout ),
	.cout(\ram_top1|counter[26]~80 ));
// synopsys translate_off
defparam \ram_top1|counter[26]~79 .lut_mask = 16'h5A5F;
defparam \ram_top1|counter[26]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y35_N23
dffeas \ram_top1|counter[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[26]~79_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset_counter~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[26] .is_wysiwyg = "true";
defparam \ram_top1|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N24
cycloneive_lcell_comb \ram_top1|counter[27]~81 (
// Equation(s):
// \ram_top1|counter[27]~81_combout  = (\ram_top1|counter [27] & (\ram_top1|counter[26]~80  $ (GND))) # (!\ram_top1|counter [27] & (!\ram_top1|counter[26]~80  & VCC))
// \ram_top1|counter[27]~82  = CARRY((\ram_top1|counter [27] & !\ram_top1|counter[26]~80 ))

	.dataa(gnd),
	.datab(\ram_top1|counter [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[26]~80 ),
	.combout(\ram_top1|counter[27]~81_combout ),
	.cout(\ram_top1|counter[27]~82 ));
// synopsys translate_off
defparam \ram_top1|counter[27]~81 .lut_mask = 16'hC30C;
defparam \ram_top1|counter[27]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y35_N25
dffeas \ram_top1|counter[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[27]~81_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset_counter~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[27] .is_wysiwyg = "true";
defparam \ram_top1|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N12
cycloneive_lcell_comb \ram_top1|LessThan5~1 (
// Equation(s):
// \ram_top1|LessThan5~1_combout  = (!\ram_top1|counter [27] & (!\ram_top1|counter [26] & (!\ram_top1|counter [25] & !\ram_top1|counter [24])))

	.dataa(\ram_top1|counter [27]),
	.datab(\ram_top1|counter [26]),
	.datac(\ram_top1|counter [25]),
	.datad(\ram_top1|counter [24]),
	.cin(gnd),
	.combout(\ram_top1|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|LessThan5~1 .lut_mask = 16'h0001;
defparam \ram_top1|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N26
cycloneive_lcell_comb \ram_top1|counter[28]~83 (
// Equation(s):
// \ram_top1|counter[28]~83_combout  = (\ram_top1|counter [28] & (!\ram_top1|counter[27]~82 )) # (!\ram_top1|counter [28] & ((\ram_top1|counter[27]~82 ) # (GND)))
// \ram_top1|counter[28]~84  = CARRY((!\ram_top1|counter[27]~82 ) # (!\ram_top1|counter [28]))

	.dataa(\ram_top1|counter [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[27]~82 ),
	.combout(\ram_top1|counter[28]~83_combout ),
	.cout(\ram_top1|counter[28]~84 ));
// synopsys translate_off
defparam \ram_top1|counter[28]~83 .lut_mask = 16'h5A5F;
defparam \ram_top1|counter[28]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y35_N27
dffeas \ram_top1|counter[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[28]~83_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset_counter~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[28] .is_wysiwyg = "true";
defparam \ram_top1|counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N28
cycloneive_lcell_comb \ram_top1|counter[29]~85 (
// Equation(s):
// \ram_top1|counter[29]~85_combout  = \ram_top1|counter [29] $ (!\ram_top1|counter[28]~84 )

	.dataa(\ram_top1|counter [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ram_top1|counter[28]~84 ),
	.combout(\ram_top1|counter[29]~85_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|counter[29]~85 .lut_mask = 16'hA5A5;
defparam \ram_top1|counter[29]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y35_N29
dffeas \ram_top1|counter[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[29]~85_combout ),
	.asdata(vcc),
	.clrn(!\ram_top1|reset_counter~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[29] .is_wysiwyg = "true";
defparam \ram_top1|counter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N30
cycloneive_lcell_comb \ram_top1|LessThan5~0 (
// Equation(s):
// \ram_top1|LessThan5~0_combout  = (!\ram_top1|counter [21] & (!\ram_top1|counter [23] & (!\ram_top1|counter [22] & !\ram_top1|counter [20])))

	.dataa(\ram_top1|counter [21]),
	.datab(\ram_top1|counter [23]),
	.datac(\ram_top1|counter [22]),
	.datad(\ram_top1|counter [20]),
	.cin(gnd),
	.combout(\ram_top1|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|LessThan5~0 .lut_mask = 16'h0001;
defparam \ram_top1|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N14
cycloneive_lcell_comb \ram_top1|LessThan5~2 (
// Equation(s):
// \ram_top1|LessThan5~2_combout  = (\ram_top1|LessThan5~1_combout  & (!\ram_top1|counter [29] & (\ram_top1|LessThan5~0_combout  & !\ram_top1|counter [28])))

	.dataa(\ram_top1|LessThan5~1_combout ),
	.datab(\ram_top1|counter [29]),
	.datac(\ram_top1|LessThan5~0_combout ),
	.datad(\ram_top1|counter [28]),
	.cin(gnd),
	.combout(\ram_top1|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|LessThan5~2 .lut_mask = 16'h0020;
defparam \ram_top1|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N28
cycloneive_lcell_comb \ram_top1|LessThan0~2 (
// Equation(s):
// \ram_top1|LessThan0~2_combout  = (!\ram_top1|counter [17] & (!\ram_top1|counter [15] & (!\ram_top1|counter [14] & !\ram_top1|counter [16])))

	.dataa(\ram_top1|counter [17]),
	.datab(\ram_top1|counter [15]),
	.datac(\ram_top1|counter [14]),
	.datad(\ram_top1|counter [16]),
	.cin(gnd),
	.combout(\ram_top1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|LessThan0~2 .lut_mask = 16'h0001;
defparam \ram_top1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N10
cycloneive_lcell_comb \ram_top1|LessThan0~3 (
// Equation(s):
// \ram_top1|LessThan0~3_combout  = (\ram_top1|LessThan5~2_combout  & (\ram_top1|LessThan0~2_combout  & (!\ram_top1|counter [19] & !\ram_top1|counter [18])))

	.dataa(\ram_top1|LessThan5~2_combout ),
	.datab(\ram_top1|LessThan0~2_combout ),
	.datac(\ram_top1|counter [19]),
	.datad(\ram_top1|counter [18]),
	.cin(gnd),
	.combout(\ram_top1|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|LessThan0~3 .lut_mask = 16'h0008;
defparam \ram_top1|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N20
cycloneive_lcell_comb \ram_top1|Selector4~0 (
// Equation(s):
// \ram_top1|Selector4~0_combout  = (\ram_top1|LessThan0~3_combout  & ((\ram_top1|state.test~q ) # ((\ram_top1|state.wait_align~q  & \ram_top1|LessThan0~4_combout )))) # (!\ram_top1|LessThan0~3_combout  & (\ram_top1|state.wait_align~q  & 
// ((\ram_top1|LessThan0~4_combout ))))

	.dataa(\ram_top1|LessThan0~3_combout ),
	.datab(\ram_top1|state.wait_align~q ),
	.datac(\ram_top1|state.test~q ),
	.datad(\ram_top1|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\ram_top1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector4~0 .lut_mask = 16'hECA0;
defparam \ram_top1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N21
dffeas \ram_top1|state.test (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|state.test~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|state.test .is_wysiwyg = "true";
defparam \ram_top1|state.test .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N22
cycloneive_lcell_comb \ram_top1|state~28 (
// Equation(s):
// \ram_top1|state~28_combout  = (!\SW[0]~input_o  & (\ram_top1|state.test~q  & !\ram_top1|LessThan0~3_combout ))

	.dataa(\SW[0]~input_o ),
	.datab(\ram_top1|state.test~q ),
	.datac(\ram_top1|LessThan0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|state~28_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|state~28 .lut_mask = 16'h0404;
defparam \ram_top1|state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N23
dffeas \ram_top1|state.write_1_uart (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|state~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|state.write_1_uart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|state.write_1_uart .is_wysiwyg = "true";
defparam \ram_top1|state.write_1_uart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N18
cycloneive_lcell_comb \ram_top1|Selector6~0 (
// Equation(s):
// \ram_top1|Selector6~0_combout  = (\ram_top1|state.write_1_uart~q ) # ((!\ram_top1|LessThan2~3_combout  & \ram_top1|state.wait_1_uart~q ))

	.dataa(\ram_top1|state.write_1_uart~q ),
	.datab(\ram_top1|LessThan2~3_combout ),
	.datac(\ram_top1|state.wait_1_uart~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector6~0 .lut_mask = 16'hBABA;
defparam \ram_top1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N19
dffeas \ram_top1|state.wait_1_uart (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|state.wait_1_uart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|state.wait_1_uart .is_wysiwyg = "true";
defparam \ram_top1|state.wait_1_uart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N22
cycloneive_lcell_comb \ram_top1|state~26 (
// Equation(s):
// \ram_top1|state~26_combout  = (\ram_top1|state.wait_1_uart~q  & (\ram_top1|LessThan2~3_combout  & !\SW[0]~input_o ))

	.dataa(gnd),
	.datab(\ram_top1|state.wait_1_uart~q ),
	.datac(\ram_top1|LessThan2~3_combout ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\ram_top1|state~26_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|state~26 .lut_mask = 16'h00C0;
defparam \ram_top1|state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N23
dffeas \ram_top1|state.write_2_uart (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|state~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|state.write_2_uart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|state.write_2_uart .is_wysiwyg = "true";
defparam \ram_top1|state.write_2_uart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N16
cycloneive_lcell_comb \ram_top1|Selector7~0 (
// Equation(s):
// \ram_top1|Selector7~0_combout  = (\ram_top1|state.write_2_uart~q ) # ((\ram_top1|state.wait_2_uart~q  & !\ram_top1|LessThan2~3_combout ))

	.dataa(gnd),
	.datab(\ram_top1|state.write_2_uart~q ),
	.datac(\ram_top1|state.wait_2_uart~q ),
	.datad(\ram_top1|LessThan2~3_combout ),
	.cin(gnd),
	.combout(\ram_top1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector7~0 .lut_mask = 16'hCCFC;
defparam \ram_top1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N17
dffeas \ram_top1|state.wait_2_uart (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|state.wait_2_uart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|state.wait_2_uart .is_wysiwyg = "true";
defparam \ram_top1|state.wait_2_uart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N28
cycloneive_lcell_comb \ram_top1|state~27 (
// Equation(s):
// \ram_top1|state~27_combout  = (\ram_top1|state.wait_2_uart~q  & (\ram_top1|LessThan2~3_combout  & !\SW[0]~input_o ))

	.dataa(gnd),
	.datab(\ram_top1|state.wait_2_uart~q ),
	.datac(\ram_top1|LessThan2~3_combout ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\ram_top1|state~27_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|state~27 .lut_mask = 16'h00C0;
defparam \ram_top1|state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N29
dffeas \ram_top1|state.write_3_uart (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|state~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|state.write_3_uart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|state.write_3_uart .is_wysiwyg = "true";
defparam \ram_top1|state.write_3_uart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N20
cycloneive_lcell_comb \ram_top1|Selector8~0 (
// Equation(s):
// \ram_top1|Selector8~0_combout  = (\ram_top1|state.write_3_uart~q ) # ((!\ram_top1|LessThan2~3_combout  & \ram_top1|state.wait_3_uart~q ))

	.dataa(\ram_top1|state.write_3_uart~q ),
	.datab(\ram_top1|LessThan2~3_combout ),
	.datac(\ram_top1|state.wait_3_uart~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector8~0 .lut_mask = 16'hBABA;
defparam \ram_top1|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N21
dffeas \ram_top1|state.wait_3_uart (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|state.wait_3_uart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|state.wait_3_uart .is_wysiwyg = "true";
defparam \ram_top1|state.wait_3_uart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N26
cycloneive_lcell_comb \ram_top1|state~22 (
// Equation(s):
// \ram_top1|state~22_combout  = (!\SW[0]~input_o  & (\ram_top1|state.wait_3_uart~q  & \ram_top1|LessThan2~3_combout ))

	.dataa(\SW[0]~input_o ),
	.datab(\ram_top1|state.wait_3_uart~q ),
	.datac(\ram_top1|LessThan2~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|state~22_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|state~22 .lut_mask = 16'h4040;
defparam \ram_top1|state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N27
dffeas \ram_top1|state.write_4_uart (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|state~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|state.write_4_uart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|state.write_4_uart .is_wysiwyg = "true";
defparam \ram_top1|state.write_4_uart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N4
cycloneive_lcell_comb \ram_top1|WideOr3~0 (
// Equation(s):
// \ram_top1|WideOr3~0_combout  = (\ram_top1|state.write_4_uart~q ) # ((\ram_top1|state.align_reads~q ) # ((\ram_top1|state.wait_2_uart~q ) # (\ram_top1|state.wait_freq~q )))

	.dataa(\ram_top1|state.write_4_uart~q ),
	.datab(\ram_top1|state.align_reads~q ),
	.datac(\ram_top1|state.wait_2_uart~q ),
	.datad(\ram_top1|state.wait_freq~q ),
	.cin(gnd),
	.combout(\ram_top1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|WideOr3~0 .lut_mask = 16'hFFFE;
defparam \ram_top1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N6
cycloneive_lcell_comb \ram_top1|WideOr2~0 (
// Equation(s):
// \ram_top1|WideOr2~0_combout  = (!\ram_top1|state.test~q  & (!\ram_top1|state.wait_3_uart~q  & (\ram_top1|state.start_write~q  & !\ram_top1|state.wait_1_uart~q )))

	.dataa(\ram_top1|state.test~q ),
	.datab(\ram_top1|state.wait_3_uart~q ),
	.datac(\ram_top1|state.start_write~q ),
	.datad(\ram_top1|state.wait_1_uart~q ),
	.cin(gnd),
	.combout(\ram_top1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|WideOr2~0 .lut_mask = 16'h0010;
defparam \ram_top1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N12
cycloneive_lcell_comb \ram_top1|WideOr3 (
// Equation(s):
// \ram_top1|WideOr3~combout  = (\ram_top1|WideOr3~0_combout ) # (!\ram_top1|WideOr2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|WideOr3~0_combout ),
	.datad(\ram_top1|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\ram_top1|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|WideOr3 .lut_mask = 16'hF0FF;
defparam \ram_top1|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N28
cycloneive_lcell_comb \ram_top1|WideOr3~_wirecell (
// Equation(s):
// \ram_top1|WideOr3~_wirecell_combout  = !\ram_top1|WideOr3~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|WideOr3~combout ),
	.cin(gnd),
	.combout(\ram_top1|WideOr3~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|WideOr3~_wirecell .lut_mask = 16'h00FF;
defparam \ram_top1|WideOr3~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N26
cycloneive_lcell_comb \ram_top1|WideOr2~1 (
// Equation(s):
// \ram_top1|WideOr2~1_combout  = (\ram_top1|state.finish_state~q ) # ((\ram_top1|state.cycle_freq~q ) # ((\ram_top1|state.wait_write~q ) # (\ram_top1|state.write_2_uart~q )))

	.dataa(\ram_top1|state.finish_state~q ),
	.datab(\ram_top1|state.cycle_freq~q ),
	.datac(\ram_top1|state.wait_write~q ),
	.datad(\ram_top1|state.write_2_uart~q ),
	.cin(gnd),
	.combout(\ram_top1|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|WideOr2~1 .lut_mask = 16'hFFFE;
defparam \ram_top1|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N0
cycloneive_lcell_comb \ram_top1|WideOr2 (
// Equation(s):
// \ram_top1|WideOr2~combout  = (\ram_top1|WideOr2~1_combout ) # (!\ram_top1|WideOr2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|WideOr2~1_combout ),
	.datad(\ram_top1|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\ram_top1|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|WideOr2 .lut_mask = 16'hF0FF;
defparam \ram_top1|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y72_N0
cycloneive_lcell_comb \ram_top1|WideOr2~_wirecell (
// Equation(s):
// \ram_top1|WideOr2~_wirecell_combout  = !\ram_top1|WideOr2~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|WideOr2~combout ),
	.cin(gnd),
	.combout(\ram_top1|WideOr2~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|WideOr2~_wirecell .lut_mask = 16'h00FF;
defparam \ram_top1|WideOr2~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N16
cycloneive_lcell_comb \ram_top1|WideOr0~0 (
// Equation(s):
// \ram_top1|WideOr0~0_combout  = (\ram_top1|state.wait_align~q ) # ((\ram_top1|state.align_reads~q ) # ((\ram_top1|state.wait_write~q ) # (!\ram_top1|state.start_write~q )))

	.dataa(\ram_top1|state.wait_align~q ),
	.datab(\ram_top1|state.align_reads~q ),
	.datac(\ram_top1|state.wait_write~q ),
	.datad(\ram_top1|state.start_write~q ),
	.cin(gnd),
	.combout(\ram_top1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|WideOr0~0 .lut_mask = 16'hFEFF;
defparam \ram_top1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N26
cycloneive_lcell_comb \ram_top1|WideOr1~0 (
// Equation(s):
// \ram_top1|WideOr1~0_combout  = (\ram_top1|state.write_2_uart~q ) # ((\ram_top1|state.wait_2_uart~q ) # ((\ram_top1|state.write_3_uart~q ) # (\ram_top1|state.wait_1_uart~q )))

	.dataa(\ram_top1|state.write_2_uart~q ),
	.datab(\ram_top1|state.wait_2_uart~q ),
	.datac(\ram_top1|state.write_3_uart~q ),
	.datad(\ram_top1|state.wait_1_uart~q ),
	.cin(gnd),
	.combout(\ram_top1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|WideOr1~0 .lut_mask = 16'hFFFE;
defparam \ram_top1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N24
cycloneive_lcell_comb \ram_top1|WideOr1 (
// Equation(s):
// \ram_top1|WideOr1~combout  = (\ram_top1|WideOr0~0_combout ) # (\ram_top1|WideOr1~0_combout )

	.dataa(gnd),
	.datab(\ram_top1|WideOr0~0_combout ),
	.datac(gnd),
	.datad(\ram_top1|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\ram_top1|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|WideOr1 .lut_mask = 16'hFFCC;
defparam \ram_top1|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N4
cycloneive_lcell_comb \ram_top1|WideOr1~_wirecell (
// Equation(s):
// \ram_top1|WideOr1~_wirecell_combout  = !\ram_top1|WideOr1~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|WideOr1~combout ),
	.cin(gnd),
	.combout(\ram_top1|WideOr1~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|WideOr1~_wirecell .lut_mask = 16'h00FF;
defparam \ram_top1|WideOr1~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N4
cycloneive_lcell_comb \ram_top1|WideOr0~1 (
// Equation(s):
// \ram_top1|WideOr0~1_combout  = (\ram_top1|state.test~q ) # ((\ram_top1|WideOr0~0_combout ) # ((\ram_top1|state.wait_freq~q ) # (\ram_top1|state.cycle_freq~q )))

	.dataa(\ram_top1|state.test~q ),
	.datab(\ram_top1|WideOr0~0_combout ),
	.datac(\ram_top1|state.wait_freq~q ),
	.datad(\ram_top1|state.cycle_freq~q ),
	.cin(gnd),
	.combout(\ram_top1|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \ram_top1|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N6
cycloneive_lcell_comb \ram_top1|WideOr0 (
// Equation(s):
// \ram_top1|WideOr0~combout  = (\ram_top1|WideOr0~1_combout ) # (\ram_top1|state.write_1_uart~q )

	.dataa(gnd),
	.datab(\ram_top1|WideOr0~1_combout ),
	.datac(\ram_top1|state.write_1_uart~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|WideOr0 .lut_mask = 16'hFCFC;
defparam \ram_top1|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N0
cycloneive_lcell_comb \ram_top1|WideOr0~_wirecell (
// Equation(s):
// \ram_top1|WideOr0~_wirecell_combout  = !\ram_top1|WideOr0~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|WideOr0~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|WideOr0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|WideOr0~_wirecell .lut_mask = 16'h0F0F;
defparam \ram_top1|WideOr0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N16
cycloneive_lcell_comb \ram_top1|hexa0|WideOr0~0 (
// Equation(s):
// \ram_top1|hexa0|WideOr0~0_combout  = (\pll1|frequency [3] & (\pll1|frequency [0] & (\pll1|frequency [2] $ (\pll1|frequency [1])))) # (!\pll1|frequency [3] & (!\pll1|frequency [1] & (\pll1|frequency [2] $ (\pll1|frequency [0]))))

	.dataa(\pll1|frequency [3]),
	.datab(\pll1|frequency [2]),
	.datac(\pll1|frequency [1]),
	.datad(\pll1|frequency [0]),
	.cin(gnd),
	.combout(\ram_top1|hexa0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa0|WideOr0~0 .lut_mask = 16'h2904;
defparam \ram_top1|hexa0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N26
cycloneive_lcell_comb \ram_top1|hexa0|WideOr1~0 (
// Equation(s):
// \ram_top1|hexa0|WideOr1~0_combout  = (\pll1|frequency [3] & ((\pll1|frequency [0] & ((\pll1|frequency [1]))) # (!\pll1|frequency [0] & (\pll1|frequency [2])))) # (!\pll1|frequency [3] & (\pll1|frequency [2] & (\pll1|frequency [1] $ (\pll1|frequency 
// [0]))))

	.dataa(\pll1|frequency [3]),
	.datab(\pll1|frequency [2]),
	.datac(\pll1|frequency [1]),
	.datad(\pll1|frequency [0]),
	.cin(gnd),
	.combout(\ram_top1|hexa0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa0|WideOr1~0 .lut_mask = 16'hA4C8;
defparam \ram_top1|hexa0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N8
cycloneive_lcell_comb \ram_top1|hexa0|WideOr2~0 (
// Equation(s):
// \ram_top1|hexa0|WideOr2~0_combout  = (\pll1|frequency [3] & (\pll1|frequency [2] & ((\pll1|frequency [1]) # (!\pll1|frequency [0])))) # (!\pll1|frequency [3] & (!\pll1|frequency [2] & (\pll1|frequency [1] & !\pll1|frequency [0])))

	.dataa(\pll1|frequency [3]),
	.datab(\pll1|frequency [2]),
	.datac(\pll1|frequency [1]),
	.datad(\pll1|frequency [0]),
	.cin(gnd),
	.combout(\ram_top1|hexa0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa0|WideOr2~0 .lut_mask = 16'h8098;
defparam \ram_top1|hexa0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N14
cycloneive_lcell_comb \ram_top1|hexa0|WideOr3~0 (
// Equation(s):
// \ram_top1|hexa0|WideOr3~0_combout  = (\pll1|frequency [1] & ((\pll1|frequency [2] & ((\pll1|frequency [0]))) # (!\pll1|frequency [2] & (\pll1|frequency [3] & !\pll1|frequency [0])))) # (!\pll1|frequency [1] & (!\pll1|frequency [3] & (\pll1|frequency [2] $ 
// (\pll1|frequency [0]))))

	.dataa(\pll1|frequency [3]),
	.datab(\pll1|frequency [2]),
	.datac(\pll1|frequency [1]),
	.datad(\pll1|frequency [0]),
	.cin(gnd),
	.combout(\ram_top1|hexa0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa0|WideOr3~0 .lut_mask = 16'hC124;
defparam \ram_top1|hexa0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N12
cycloneive_lcell_comb \ram_top1|hexa0|WideOr4~0 (
// Equation(s):
// \ram_top1|hexa0|WideOr4~0_combout  = (\pll1|frequency [1] & (!\pll1|frequency [3] & ((\pll1|frequency [0])))) # (!\pll1|frequency [1] & ((\pll1|frequency [2] & (!\pll1|frequency [3])) # (!\pll1|frequency [2] & ((\pll1|frequency [0])))))

	.dataa(\pll1|frequency [3]),
	.datab(\pll1|frequency [2]),
	.datac(\pll1|frequency [1]),
	.datad(\pll1|frequency [0]),
	.cin(gnd),
	.combout(\ram_top1|hexa0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa0|WideOr4~0 .lut_mask = 16'h5704;
defparam \ram_top1|hexa0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N22
cycloneive_lcell_comb \ram_top1|hexa0|WideOr5~0 (
// Equation(s):
// \ram_top1|hexa0|WideOr5~0_combout  = (\pll1|frequency [2] & (\pll1|frequency [0] & (\pll1|frequency [3] $ (\pll1|frequency [1])))) # (!\pll1|frequency [2] & (!\pll1|frequency [3] & ((\pll1|frequency [1]) # (\pll1|frequency [0]))))

	.dataa(\pll1|frequency [3]),
	.datab(\pll1|frequency [2]),
	.datac(\pll1|frequency [1]),
	.datad(\pll1|frequency [0]),
	.cin(gnd),
	.combout(\ram_top1|hexa0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa0|WideOr5~0 .lut_mask = 16'h5910;
defparam \ram_top1|hexa0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N0
cycloneive_lcell_comb \ram_top1|hexa0|WideOr6~0 (
// Equation(s):
// \ram_top1|hexa0|WideOr6~0_combout  = (\pll1|frequency [0] & ((\pll1|frequency [3]) # (\pll1|frequency [2] $ (\pll1|frequency [1])))) # (!\pll1|frequency [0] & ((\pll1|frequency [1]) # (\pll1|frequency [3] $ (\pll1|frequency [2]))))

	.dataa(\pll1|frequency [3]),
	.datab(\pll1|frequency [2]),
	.datac(\pll1|frequency [1]),
	.datad(\pll1|frequency [0]),
	.cin(gnd),
	.combout(\ram_top1|hexa0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa0|WideOr6~0 .lut_mask = 16'hBEF6;
defparam \ram_top1|hexa0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y69_N4
cycloneive_lcell_comb \ram_top1|hexa0|WideOr6~0_wirecell (
// Equation(s):
// \ram_top1|hexa0|WideOr6~0_wirecell_combout  = !\ram_top1|hexa0|WideOr6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|hexa0|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\ram_top1|hexa0|WideOr6~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa0|WideOr6~0_wirecell .lut_mask = 16'h00FF;
defparam \ram_top1|hexa0|WideOr6~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y28_N28
cycloneive_lcell_comb \ram_top1|hexa1|WideOr0~0 (
// Equation(s):
// \ram_top1|hexa1|WideOr0~0_combout  = (\pll1|frequency [7] & (\pll1|frequency [4] & (\pll1|frequency [6] $ (\pll1|frequency [5])))) # (!\pll1|frequency [7] & (!\pll1|frequency [5] & (\pll1|frequency [6] $ (\pll1|frequency [4]))))

	.dataa(\pll1|frequency [7]),
	.datab(\pll1|frequency [6]),
	.datac(\pll1|frequency [4]),
	.datad(\pll1|frequency [5]),
	.cin(gnd),
	.combout(\ram_top1|hexa1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa1|WideOr0~0 .lut_mask = 16'h2094;
defparam \ram_top1|hexa1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y28_N22
cycloneive_lcell_comb \ram_top1|hexa1|WideOr1~0 (
// Equation(s):
// \ram_top1|hexa1|WideOr1~0_combout  = (\pll1|frequency [7] & ((\pll1|frequency [4] & ((\pll1|frequency [5]))) # (!\pll1|frequency [4] & (\pll1|frequency [6])))) # (!\pll1|frequency [7] & (\pll1|frequency [6] & (\pll1|frequency [4] $ (\pll1|frequency 
// [5]))))

	.dataa(\pll1|frequency [7]),
	.datab(\pll1|frequency [6]),
	.datac(\pll1|frequency [4]),
	.datad(\pll1|frequency [5]),
	.cin(gnd),
	.combout(\ram_top1|hexa1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa1|WideOr1~0 .lut_mask = 16'hAC48;
defparam \ram_top1|hexa1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y28_N4
cycloneive_lcell_comb \ram_top1|hexa1|WideOr2~0 (
// Equation(s):
// \ram_top1|hexa1|WideOr2~0_combout  = (\pll1|frequency [7] & (\pll1|frequency [6] & ((\pll1|frequency [5]) # (!\pll1|frequency [4])))) # (!\pll1|frequency [7] & (!\pll1|frequency [6] & (!\pll1|frequency [4] & \pll1|frequency [5])))

	.dataa(\pll1|frequency [7]),
	.datab(\pll1|frequency [6]),
	.datac(\pll1|frequency [4]),
	.datad(\pll1|frequency [5]),
	.cin(gnd),
	.combout(\ram_top1|hexa1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa1|WideOr2~0 .lut_mask = 16'h8908;
defparam \ram_top1|hexa1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y28_N14
cycloneive_lcell_comb \ram_top1|hexa1|WideOr3~0 (
// Equation(s):
// \ram_top1|hexa1|WideOr3~0_combout  = (\pll1|frequency [5] & ((\pll1|frequency [6] & ((\pll1|frequency [4]))) # (!\pll1|frequency [6] & (\pll1|frequency [7] & !\pll1|frequency [4])))) # (!\pll1|frequency [5] & (!\pll1|frequency [7] & (\pll1|frequency [6] $ 
// (\pll1|frequency [4]))))

	.dataa(\pll1|frequency [7]),
	.datab(\pll1|frequency [6]),
	.datac(\pll1|frequency [4]),
	.datad(\pll1|frequency [5]),
	.cin(gnd),
	.combout(\ram_top1|hexa1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa1|WideOr3~0 .lut_mask = 16'hC214;
defparam \ram_top1|hexa1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y28_N20
cycloneive_lcell_comb \ram_top1|hexa1|WideOr4~0 (
// Equation(s):
// \ram_top1|hexa1|WideOr4~0_combout  = (\pll1|frequency [5] & (!\pll1|frequency [7] & ((\pll1|frequency [4])))) # (!\pll1|frequency [5] & ((\pll1|frequency [6] & (!\pll1|frequency [7])) # (!\pll1|frequency [6] & ((\pll1|frequency [4])))))

	.dataa(\pll1|frequency [7]),
	.datab(\pll1|frequency [6]),
	.datac(\pll1|frequency [4]),
	.datad(\pll1|frequency [5]),
	.cin(gnd),
	.combout(\ram_top1|hexa1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa1|WideOr4~0 .lut_mask = 16'h5074;
defparam \ram_top1|hexa1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y28_N26
cycloneive_lcell_comb \ram_top1|hexa1|WideOr5~0 (
// Equation(s):
// \ram_top1|hexa1|WideOr5~0_combout  = (\pll1|frequency [6] & (\pll1|frequency [4] & (\pll1|frequency [7] $ (\pll1|frequency [5])))) # (!\pll1|frequency [6] & (!\pll1|frequency [7] & ((\pll1|frequency [4]) # (\pll1|frequency [5]))))

	.dataa(\pll1|frequency [7]),
	.datab(\pll1|frequency [6]),
	.datac(\pll1|frequency [4]),
	.datad(\pll1|frequency [5]),
	.cin(gnd),
	.combout(\ram_top1|hexa1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa1|WideOr5~0 .lut_mask = 16'h5190;
defparam \ram_top1|hexa1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y28_N12
cycloneive_lcell_comb \ram_top1|hexa1|WideOr6~0 (
// Equation(s):
// \ram_top1|hexa1|WideOr6~0_combout  = (\pll1|frequency [4] & ((\pll1|frequency [7]) # (\pll1|frequency [6] $ (\pll1|frequency [5])))) # (!\pll1|frequency [4] & ((\pll1|frequency [5]) # (\pll1|frequency [7] $ (\pll1|frequency [6]))))

	.dataa(\pll1|frequency [7]),
	.datab(\pll1|frequency [6]),
	.datac(\pll1|frequency [4]),
	.datad(\pll1|frequency [5]),
	.cin(gnd),
	.combout(\ram_top1|hexa1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa1|WideOr6~0 .lut_mask = 16'hBFE6;
defparam \ram_top1|hexa1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y28_N10
cycloneive_lcell_comb \ram_top1|hexa1|WideOr6~0_wirecell (
// Equation(s):
// \ram_top1|hexa1|WideOr6~0_wirecell_combout  = !\ram_top1|hexa1|WideOr6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|hexa1|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\ram_top1|hexa1|WideOr6~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa1|WideOr6~0_wirecell .lut_mask = 16'h00FF;
defparam \ram_top1|hexa1|WideOr6~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y6_N4
cycloneive_lcell_comb \ram_top1|~VCC (
// Equation(s):
// \ram_top1|~VCC~combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|~VCC~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|~VCC .lut_mask = 16'hFFFF;
defparam \ram_top1|~VCC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N26
cycloneive_lcell_comb \ram_top1|freq_latch[5] (
// Equation(s):
// \ram_top1|freq_latch [5] = (!\SW[0]~input_o  & ((GLOBAL(\ram_top1|always3~3clkctrl_outclk ) & (\pll1|frequency [5])) # (!GLOBAL(\ram_top1|always3~3clkctrl_outclk ) & ((\ram_top1|freq_latch [5])))))

	.dataa(\SW[0]~input_o ),
	.datab(\pll1|frequency [5]),
	.datac(\ram_top1|freq_latch [5]),
	.datad(\ram_top1|always3~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\ram_top1|freq_latch [5]),
	.cout());
// synopsys translate_off
defparam \ram_top1|freq_latch[5] .lut_mask = 16'h4450;
defparam \ram_top1|freq_latch[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N24
cycloneive_lcell_comb \ram_top1|freq_latch[4] (
// Equation(s):
// \ram_top1|freq_latch [4] = (!\SW[0]~input_o  & ((GLOBAL(\ram_top1|always3~3clkctrl_outclk ) & ((\pll1|frequency [4]))) # (!GLOBAL(\ram_top1|always3~3clkctrl_outclk ) & (\ram_top1|freq_latch [4]))))

	.dataa(\SW[0]~input_o ),
	.datab(\ram_top1|freq_latch [4]),
	.datac(\pll1|frequency [4]),
	.datad(\ram_top1|always3~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\ram_top1|freq_latch [4]),
	.cout());
// synopsys translate_off
defparam \ram_top1|freq_latch[4] .lut_mask = 16'h5044;
defparam \ram_top1|freq_latch[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N4
cycloneive_lcell_comb \ram_top1|freq_latch[6] (
// Equation(s):
// \ram_top1|freq_latch [6] = (!\SW[0]~input_o  & ((GLOBAL(\ram_top1|always3~3clkctrl_outclk ) & (\pll1|frequency [6])) # (!GLOBAL(\ram_top1|always3~3clkctrl_outclk ) & ((\ram_top1|freq_latch [6])))))

	.dataa(\SW[0]~input_o ),
	.datab(\pll1|frequency [6]),
	.datac(\ram_top1|freq_latch [6]),
	.datad(\ram_top1|always3~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\ram_top1|freq_latch [6]),
	.cout());
// synopsys translate_off
defparam \ram_top1|freq_latch[6] .lut_mask = 16'h4450;
defparam \ram_top1|freq_latch[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N30
cycloneive_lcell_comb \ram_top1|freq_latch[3] (
// Equation(s):
// \ram_top1|freq_latch [3] = (!\SW[0]~input_o  & ((GLOBAL(\ram_top1|always3~3clkctrl_outclk ) & (\pll1|frequency [3])) # (!GLOBAL(\ram_top1|always3~3clkctrl_outclk ) & ((\ram_top1|freq_latch [3])))))

	.dataa(\SW[0]~input_o ),
	.datab(\pll1|frequency [3]),
	.datac(\ram_top1|freq_latch [3]),
	.datad(\ram_top1|always3~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\ram_top1|freq_latch [3]),
	.cout());
// synopsys translate_off
defparam \ram_top1|freq_latch[3] .lut_mask = 16'h4450;
defparam \ram_top1|freq_latch[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N30
cycloneive_lcell_comb \ram_top1|always3~1 (
// Equation(s):
// \ram_top1|always3~1_combout  = (!\ram_top1|freq_latch [5] & (!\ram_top1|freq_latch [4] & (!\ram_top1|freq_latch [6] & !\ram_top1|freq_latch [3])))

	.dataa(\ram_top1|freq_latch [5]),
	.datab(\ram_top1|freq_latch [4]),
	.datac(\ram_top1|freq_latch [6]),
	.datad(\ram_top1|freq_latch [3]),
	.cin(gnd),
	.combout(\ram_top1|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|always3~1 .lut_mask = 16'h0001;
defparam \ram_top1|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N12
cycloneive_lcell_comb \ram_top1|freq_latch[2] (
// Equation(s):
// \ram_top1|freq_latch [2] = (!\SW[0]~input_o  & ((GLOBAL(\ram_top1|always3~3clkctrl_outclk ) & ((\pll1|frequency [2]))) # (!GLOBAL(\ram_top1|always3~3clkctrl_outclk ) & (\ram_top1|freq_latch [2]))))

	.dataa(\ram_top1|freq_latch [2]),
	.datab(\pll1|frequency [2]),
	.datac(\SW[0]~input_o ),
	.datad(\ram_top1|always3~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\ram_top1|freq_latch [2]),
	.cout());
// synopsys translate_off
defparam \ram_top1|freq_latch[2] .lut_mask = 16'h0C0A;
defparam \ram_top1|freq_latch[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X67_Y36_N5
dffeas \ram_top1|write_mem (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|reset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|write_mem~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|write_mem .is_wysiwyg = "true";
defparam \ram_top1|write_mem .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N10
cycloneive_lcell_comb \ram_top1|RAM_Controller1|state.reset_to_write~0 (
// Equation(s):
// \ram_top1|RAM_Controller1|state.reset_to_write~0_combout  = !\ram_top1|write_mem~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|write_mem~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|state.reset_to_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|state.reset_to_write~0 .lut_mask = 16'h0F0F;
defparam \ram_top1|RAM_Controller1|state.reset_to_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N11
dffeas \ram_top1|RAM_Controller1|state.reset_to_write (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|state.reset_to_write~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|state.reset_to_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|state.reset_to_write .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|state.reset_to_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N22
cycloneive_lcell_comb \ram_top1|align~0 (
// Equation(s):
// \ram_top1|align~0_combout  = (!\SW[0]~input_o  & \ram_top1|state.align_reads~q )

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(\ram_top1|state.align_reads~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|align~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|align~0 .lut_mask = 16'h5050;
defparam \ram_top1|align~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N23
dffeas \ram_top1|align (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|align~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|align~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|align .is_wysiwyg = "true";
defparam \ram_top1|align .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N4
cycloneive_lcell_comb \ram_top1|RAM_Controller1|state~8 (
// Equation(s):
// \ram_top1|RAM_Controller1|state~8_combout  = (!\ram_top1|write_mem~q  & (!\ram_top1|align~q  & ((\ram_top1|RAM_Controller1|state.write_data~q ) # (!\ram_top1|RAM_Controller1|state.reset_to_write~q ))))

	.dataa(\ram_top1|RAM_Controller1|state.reset_to_write~q ),
	.datab(\ram_top1|write_mem~q ),
	.datac(\ram_top1|RAM_Controller1|state.write_data~q ),
	.datad(\ram_top1|align~q ),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|state~8 .lut_mask = 16'h0031;
defparam \ram_top1|RAM_Controller1|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N5
dffeas \ram_top1|RAM_Controller1|state.write_data (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|state.write_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|state.write_data .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|state.write_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N24
cycloneive_lcell_comb \ram_top1|RAM_Controller1|~VCC (
// Equation(s):
// \ram_top1|RAM_Controller1|~VCC~combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|~VCC~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|~VCC .lut_mask = 16'hFFFF;
defparam \ram_top1|RAM_Controller1|~VCC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N8
cycloneive_lcell_comb \ram_top1|RAM_Controller1|data_to_write~1 (
// Equation(s):
// \ram_top1|RAM_Controller1|data_to_write~1_combout  = (\ram_top1|RAM_Controller1|state.write_data~q  & (!\ram_top1|write_mem~q  & (!\ram_top1|RAM_Controller1|data_to_write [0] & !\ram_top1|align~q )))

	.dataa(\ram_top1|RAM_Controller1|state.write_data~q ),
	.datab(\ram_top1|write_mem~q ),
	.datac(\ram_top1|RAM_Controller1|data_to_write [0]),
	.datad(\ram_top1|align~q ),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|data_to_write~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|data_to_write~1 .lut_mask = 16'h0002;
defparam \ram_top1|RAM_Controller1|data_to_write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N9
dffeas \ram_top1|RAM_Controller1|data_to_write[0] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|data_to_write~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|data_to_write [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|data_to_write[0] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|data_to_write[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N4
cycloneive_lcell_comb \ram_top1|RAM_Controller1|address_top[0]~9 (
// Equation(s):
// \ram_top1|RAM_Controller1|address_top[0]~9_combout  = \ram_top1|RAM_Controller1|address_top [0] $ (VCC)
// \ram_top1|RAM_Controller1|address_top[0]~10  = CARRY(\ram_top1|RAM_Controller1|address_top [0])

	.dataa(gnd),
	.datab(\ram_top1|RAM_Controller1|address_top [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|address_top[0]~9_combout ),
	.cout(\ram_top1|RAM_Controller1|address_top[0]~10 ));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address_top[0]~9 .lut_mask = 16'h33CC;
defparam \ram_top1|RAM_Controller1|address_top[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N12
cycloneive_lcell_comb \ram_top1|RAM_Controller1|data_to_write[0]~3 (
// Equation(s):
// \ram_top1|RAM_Controller1|data_to_write[0]~3_combout  = (\ram_top1|write_mem~q ) # (\ram_top1|align~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|write_mem~q ),
	.datad(\ram_top1|align~q ),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|data_to_write[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|data_to_write[0]~3 .lut_mask = 16'hFFF0;
defparam \ram_top1|RAM_Controller1|data_to_write[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N5
dffeas \ram_top1|RAM_Controller1|address_top[0] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|address_top[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|RAM_Controller1|data_to_write[0]~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|address_top [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address_top[0] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|address_top[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N6
cycloneive_lcell_comb \ram_top1|RAM_Controller1|address_top[1]~11 (
// Equation(s):
// \ram_top1|RAM_Controller1|address_top[1]~11_combout  = (\ram_top1|RAM_Controller1|address_top [1] & (!\ram_top1|RAM_Controller1|address_top[0]~10 )) # (!\ram_top1|RAM_Controller1|address_top [1] & ((\ram_top1|RAM_Controller1|address_top[0]~10 ) # (GND)))
// \ram_top1|RAM_Controller1|address_top[1]~12  = CARRY((!\ram_top1|RAM_Controller1|address_top[0]~10 ) # (!\ram_top1|RAM_Controller1|address_top [1]))

	.dataa(\ram_top1|RAM_Controller1|address_top [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|RAM_Controller1|address_top[0]~10 ),
	.combout(\ram_top1|RAM_Controller1|address_top[1]~11_combout ),
	.cout(\ram_top1|RAM_Controller1|address_top[1]~12 ));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address_top[1]~11 .lut_mask = 16'h5A5F;
defparam \ram_top1|RAM_Controller1|address_top[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y42_N7
dffeas \ram_top1|RAM_Controller1|address_top[1] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|address_top[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|RAM_Controller1|data_to_write[0]~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|address_top [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address_top[1] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|address_top[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N8
cycloneive_lcell_comb \ram_top1|RAM_Controller1|address_top[2]~13 (
// Equation(s):
// \ram_top1|RAM_Controller1|address_top[2]~13_combout  = (\ram_top1|RAM_Controller1|address_top [2] & (\ram_top1|RAM_Controller1|address_top[1]~12  $ (GND))) # (!\ram_top1|RAM_Controller1|address_top [2] & (!\ram_top1|RAM_Controller1|address_top[1]~12  & 
// VCC))
// \ram_top1|RAM_Controller1|address_top[2]~14  = CARRY((\ram_top1|RAM_Controller1|address_top [2] & !\ram_top1|RAM_Controller1|address_top[1]~12 ))

	.dataa(gnd),
	.datab(\ram_top1|RAM_Controller1|address_top [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|RAM_Controller1|address_top[1]~12 ),
	.combout(\ram_top1|RAM_Controller1|address_top[2]~13_combout ),
	.cout(\ram_top1|RAM_Controller1|address_top[2]~14 ));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address_top[2]~13 .lut_mask = 16'hC30C;
defparam \ram_top1|RAM_Controller1|address_top[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y42_N9
dffeas \ram_top1|RAM_Controller1|address_top[2] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|address_top[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|RAM_Controller1|data_to_write[0]~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|address_top [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address_top[2] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|address_top[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N10
cycloneive_lcell_comb \ram_top1|RAM_Controller1|address_top[3]~15 (
// Equation(s):
// \ram_top1|RAM_Controller1|address_top[3]~15_combout  = (\ram_top1|RAM_Controller1|address_top [3] & (!\ram_top1|RAM_Controller1|address_top[2]~14 )) # (!\ram_top1|RAM_Controller1|address_top [3] & ((\ram_top1|RAM_Controller1|address_top[2]~14 ) # (GND)))
// \ram_top1|RAM_Controller1|address_top[3]~16  = CARRY((!\ram_top1|RAM_Controller1|address_top[2]~14 ) # (!\ram_top1|RAM_Controller1|address_top [3]))

	.dataa(\ram_top1|RAM_Controller1|address_top [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|RAM_Controller1|address_top[2]~14 ),
	.combout(\ram_top1|RAM_Controller1|address_top[3]~15_combout ),
	.cout(\ram_top1|RAM_Controller1|address_top[3]~16 ));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address_top[3]~15 .lut_mask = 16'h5A5F;
defparam \ram_top1|RAM_Controller1|address_top[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y42_N11
dffeas \ram_top1|RAM_Controller1|address_top[3] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|address_top[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|RAM_Controller1|data_to_write[0]~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|address_top [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address_top[3] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|address_top[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y42_N23
dffeas \ram_top1|RAM_Controller1|address[0] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_top1|RAM_Controller1|address_top [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address[0] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N12
cycloneive_lcell_comb \ram_top1|RAM_Controller1|address_top[4]~17 (
// Equation(s):
// \ram_top1|RAM_Controller1|address_top[4]~17_combout  = (\ram_top1|RAM_Controller1|address_top [4] & (\ram_top1|RAM_Controller1|address_top[3]~16  $ (GND))) # (!\ram_top1|RAM_Controller1|address_top [4] & (!\ram_top1|RAM_Controller1|address_top[3]~16  & 
// VCC))
// \ram_top1|RAM_Controller1|address_top[4]~18  = CARRY((\ram_top1|RAM_Controller1|address_top [4] & !\ram_top1|RAM_Controller1|address_top[3]~16 ))

	.dataa(\ram_top1|RAM_Controller1|address_top [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|RAM_Controller1|address_top[3]~16 ),
	.combout(\ram_top1|RAM_Controller1|address_top[4]~17_combout ),
	.cout(\ram_top1|RAM_Controller1|address_top[4]~18 ));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address_top[4]~17 .lut_mask = 16'hA50A;
defparam \ram_top1|RAM_Controller1|address_top[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y42_N13
dffeas \ram_top1|RAM_Controller1|address_top[4] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|address_top[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|RAM_Controller1|data_to_write[0]~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|address_top [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address_top[4] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|address_top[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y42_N9
dffeas \ram_top1|RAM_Controller1|address[1] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_top1|RAM_Controller1|address_top [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address[1] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N14
cycloneive_lcell_comb \ram_top1|RAM_Controller1|address_top[5]~19 (
// Equation(s):
// \ram_top1|RAM_Controller1|address_top[5]~19_combout  = (\ram_top1|RAM_Controller1|address_top [5] & (!\ram_top1|RAM_Controller1|address_top[4]~18 )) # (!\ram_top1|RAM_Controller1|address_top [5] & ((\ram_top1|RAM_Controller1|address_top[4]~18 ) # (GND)))
// \ram_top1|RAM_Controller1|address_top[5]~20  = CARRY((!\ram_top1|RAM_Controller1|address_top[4]~18 ) # (!\ram_top1|RAM_Controller1|address_top [5]))

	.dataa(gnd),
	.datab(\ram_top1|RAM_Controller1|address_top [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|RAM_Controller1|address_top[4]~18 ),
	.combout(\ram_top1|RAM_Controller1|address_top[5]~19_combout ),
	.cout(\ram_top1|RAM_Controller1|address_top[5]~20 ));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address_top[5]~19 .lut_mask = 16'h3C3F;
defparam \ram_top1|RAM_Controller1|address_top[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y42_N15
dffeas \ram_top1|RAM_Controller1|address_top[5] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|address_top[5]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|RAM_Controller1|data_to_write[0]~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|address_top [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address_top[5] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|address_top[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y42_N31
dffeas \ram_top1|RAM_Controller1|address[2] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_top1|RAM_Controller1|address_top [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address[2] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N16
cycloneive_lcell_comb \ram_top1|RAM_Controller1|address_top[6]~21 (
// Equation(s):
// \ram_top1|RAM_Controller1|address_top[6]~21_combout  = (\ram_top1|RAM_Controller1|address_top [6] & (\ram_top1|RAM_Controller1|address_top[5]~20  $ (GND))) # (!\ram_top1|RAM_Controller1|address_top [6] & (!\ram_top1|RAM_Controller1|address_top[5]~20  & 
// VCC))
// \ram_top1|RAM_Controller1|address_top[6]~22  = CARRY((\ram_top1|RAM_Controller1|address_top [6] & !\ram_top1|RAM_Controller1|address_top[5]~20 ))

	.dataa(gnd),
	.datab(\ram_top1|RAM_Controller1|address_top [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|RAM_Controller1|address_top[5]~20 ),
	.combout(\ram_top1|RAM_Controller1|address_top[6]~21_combout ),
	.cout(\ram_top1|RAM_Controller1|address_top[6]~22 ));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address_top[6]~21 .lut_mask = 16'hC30C;
defparam \ram_top1|RAM_Controller1|address_top[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y42_N17
dffeas \ram_top1|RAM_Controller1|address_top[6] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|address_top[6]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|RAM_Controller1|data_to_write[0]~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|address_top [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address_top[6] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|address_top[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N10
cycloneive_lcell_comb \ram_top1|RAM_Controller1|address[3]~feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|address[3]~feeder_combout  = \ram_top1|RAM_Controller1|address_top [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|address_top [6]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|address[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address[3]~feeder .lut_mask = 16'hFF00;
defparam \ram_top1|RAM_Controller1|address[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N11
dffeas \ram_top1|RAM_Controller1|address[3] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|address[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address[3] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N18
cycloneive_lcell_comb \ram_top1|RAM_Controller1|address_top[7]~23 (
// Equation(s):
// \ram_top1|RAM_Controller1|address_top[7]~23_combout  = (\ram_top1|RAM_Controller1|address_top [7] & (!\ram_top1|RAM_Controller1|address_top[6]~22 )) # (!\ram_top1|RAM_Controller1|address_top [7] & ((\ram_top1|RAM_Controller1|address_top[6]~22 ) # (GND)))
// \ram_top1|RAM_Controller1|address_top[7]~24  = CARRY((!\ram_top1|RAM_Controller1|address_top[6]~22 ) # (!\ram_top1|RAM_Controller1|address_top [7]))

	.dataa(gnd),
	.datab(\ram_top1|RAM_Controller1|address_top [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|RAM_Controller1|address_top[6]~22 ),
	.combout(\ram_top1|RAM_Controller1|address_top[7]~23_combout ),
	.cout(\ram_top1|RAM_Controller1|address_top[7]~24 ));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address_top[7]~23 .lut_mask = 16'h3C3F;
defparam \ram_top1|RAM_Controller1|address_top[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y42_N19
dffeas \ram_top1|RAM_Controller1|address_top[7] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|address_top[7]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|RAM_Controller1|data_to_write[0]~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|address_top [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address_top[7] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|address_top[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N4
cycloneive_lcell_comb \ram_top1|RAM_Controller1|address[4]~feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|address[4]~feeder_combout  = \ram_top1|RAM_Controller1|address_top [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|address_top [7]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|address[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address[4]~feeder .lut_mask = 16'hFF00;
defparam \ram_top1|RAM_Controller1|address[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N5
dffeas \ram_top1|RAM_Controller1|address[4] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|address[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address[4] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N20
cycloneive_lcell_comb \ram_top1|RAM_Controller1|address_top[8]~25 (
// Equation(s):
// \ram_top1|RAM_Controller1|address_top[8]~25_combout  = \ram_top1|RAM_Controller1|address_top [8] $ (!\ram_top1|RAM_Controller1|address_top[7]~24 )

	.dataa(\ram_top1|RAM_Controller1|address_top [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ram_top1|RAM_Controller1|address_top[7]~24 ),
	.combout(\ram_top1|RAM_Controller1|address_top[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address_top[8]~25 .lut_mask = 16'hA5A5;
defparam \ram_top1|RAM_Controller1|address_top[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y42_N21
dffeas \ram_top1|RAM_Controller1|address_top[8] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|address_top[8]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|RAM_Controller1|data_to_write[0]~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|address_top [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address_top[8] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|address_top[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N0
cycloneive_lcell_comb \ram_top1|RAM_Controller1|address[5]~feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|address[5]~feeder_combout  = \ram_top1|RAM_Controller1|address_top [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|RAM_Controller1|address_top [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|address[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address[5]~feeder .lut_mask = 16'hF0F0;
defparam \ram_top1|RAM_Controller1|address[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N1
dffeas \ram_top1|RAM_Controller1|address[5] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|address[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address[5] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N28
cycloneive_lcell_comb \ram_top1|RAM_Controller1|address[6]~feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|address[6]~feeder_combout  = \ram_top1|RAM_Controller1|address_top [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|address_top [0]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|address[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address[6]~feeder .lut_mask = 16'hFF00;
defparam \ram_top1|RAM_Controller1|address[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N29
dffeas \ram_top1|RAM_Controller1|address[6] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|address[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address[6] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N16
cycloneive_lcell_comb \ram_top1|RAM_Controller1|address[7]~feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|address[7]~feeder_combout  = \ram_top1|RAM_Controller1|address_top [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|address_top [1]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|address[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address[7]~feeder .lut_mask = 16'hFF00;
defparam \ram_top1|RAM_Controller1|address[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N17
dffeas \ram_top1|RAM_Controller1|address[7] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|address[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address[7] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|address[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y42_N1
dffeas \ram_top1|RAM_Controller1|address[8] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_top1|RAM_Controller1|address_top [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address[8] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N16
cycloneive_lcell_comb \ram_top1|RAM_Controller1|address_last_bit~0 (
// Equation(s):
// \ram_top1|RAM_Controller1|address_last_bit~0_combout  = !\ram_top1|RAM_Controller1|address_last_bit~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|RAM_Controller1|address_last_bit~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|address_last_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address_last_bit~0 .lut_mask = 16'h0F0F;
defparam \ram_top1|RAM_Controller1|address_last_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N17
dffeas \ram_top1|RAM_Controller1|address_last_bit (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|address_last_bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|address_last_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address_last_bit .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|address_last_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N20
cycloneive_lcell_comb \ram_top1|RAM_Controller1|address_last_bit~_wirecell (
// Equation(s):
// \ram_top1|RAM_Controller1|address_last_bit~_wirecell_combout  = !\ram_top1|RAM_Controller1|address_last_bit~q 

	.dataa(\ram_top1|RAM_Controller1|address_last_bit~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|address_last_bit~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address_last_bit~_wirecell .lut_mask = 16'h5555;
defparam \ram_top1|RAM_Controller1|address_last_bit~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N2
cycloneive_lcell_comb \ram_top1|RAM_Controller1|data_to_write~2 (
// Equation(s):
// \ram_top1|RAM_Controller1|data_to_write~2_combout  = ((\ram_top1|write_mem~q ) # ((\ram_top1|align~q ) # (!\ram_top1|RAM_Controller1|data_to_write [1]))) # (!\ram_top1|RAM_Controller1|state.write_data~q )

	.dataa(\ram_top1|RAM_Controller1|state.write_data~q ),
	.datab(\ram_top1|write_mem~q ),
	.datac(\ram_top1|RAM_Controller1|data_to_write [1]),
	.datad(\ram_top1|align~q ),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|data_to_write~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|data_to_write~2 .lut_mask = 16'hFFDF;
defparam \ram_top1|RAM_Controller1|data_to_write~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N3
dffeas \ram_top1|RAM_Controller1|data_to_write[1] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|data_to_write~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|data_to_write [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|data_to_write[1] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|data_to_write[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\ram_top1|RAM_Controller1|state.write_data~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_top1|RAM_Controller1|~VCC~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\ram_top1|RAM_Controller1|data_to_write [1],\ram_top1|RAM_Controller1|data_to_write [1],\ram_top1|RAM_Controller1|data_to_write [1],\ram_top1|RAM_Controller1|data_to_write [1],\ram_top1|RAM_Controller1|data_to_write [1],\ram_top1|RAM_Controller1|data_to_write [1],
\ram_top1|RAM_Controller1|data_to_write [1],\ram_top1|RAM_Controller1|data_to_write [0]}),
	.portaaddr({\ram_top1|RAM_Controller1|address_last_bit~_wirecell_combout ,\ram_top1|RAM_Controller1|address [8],\ram_top1|RAM_Controller1|address [7],\ram_top1|RAM_Controller1|address [6],\ram_top1|RAM_Controller1|address [5],\ram_top1|RAM_Controller1|address [4],
\ram_top1|RAM_Controller1|address [3],\ram_top1|RAM_Controller1|address [2],\ram_top1|RAM_Controller1|address [1],\ram_top1|RAM_Controller1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ram.mif";
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ALTSYNCRAM";
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBF;
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FB;
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7F;
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7;
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N0
cycloneive_lcell_comb \ram_top1|RAM_Controller1|RAM1|q_fast[0]~feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|RAM1|q_fast[0]~feeder_combout  = \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|RAM1|q_fast[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[0]~feeder .lut_mask = 16'hFF00;
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N1
dffeas \ram_top1|RAM_Controller1|RAM1|q_fast[0] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|RAM1|q_fast[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|RAM1|q_fast [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[0] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y42_N1
dffeas \ram_top1|RAM_Controller1|RAM1|q_even[0]~reg0 (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_top1|RAM_Controller1|RAM1|q_fast [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|RAM1|q_even[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_even[0]~reg0 .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|RAM1|q_even[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N18
cycloneive_lcell_comb \ram_top1|RAM_Controller1|RAM1|q_fast[1]~feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|RAM1|q_fast[1]~feeder_combout  = \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|RAM1|q_fast[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[1]~feeder .lut_mask = 16'hFF00;
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N19
dffeas \ram_top1|RAM_Controller1|RAM1|q_fast[1] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|RAM1|q_fast[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|RAM1|q_fast [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[1] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N22
cycloneive_lcell_comb \ram_top1|RAM_Controller1|RAM1|q_even[1]~reg0feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|RAM1|q_even[1]~reg0feeder_combout  = \ram_top1|RAM_Controller1|RAM1|q_fast [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|RAM1|q_fast [1]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|RAM1|q_even[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_even[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \ram_top1|RAM_Controller1|RAM1|q_even[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N23
dffeas \ram_top1|RAM_Controller1|RAM1|q_even[1]~reg0 (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|RAM1|q_even[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|RAM1|q_even[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_even[1]~reg0 .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|RAM1|q_even[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N28
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_evenb|errors_one~0 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_evenb|errors_one~0_combout  = (\ram_top1|RAM_Controller1|RAM1|q_even[1]~reg0_q ) # (!\ram_top1|RAM_Controller1|RAM1|q_even[0]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|RAM_Controller1|RAM1|q_even[0]~reg0_q ),
	.datad(\ram_top1|RAM_Controller1|RAM1|q_even[1]~reg0_q ),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_evenb|errors_one~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evenb|errors_one~0 .lut_mask = 16'hFF0F;
defparam \ram_top1|RAM_Controller1|check_evenb|errors_one~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N29
dffeas \ram_top1|RAM_Controller1|check_evenb|errors_one[0] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_evenb|errors_one~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_evenb|errors_one [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evenb|errors_one[0] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_evenb|errors_one[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y42_N29
dffeas \ram_top1|RAM_Controller1|RAM1|q_fast[2] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|RAM1|q_fast [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[2] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N12
cycloneive_lcell_comb \ram_top1|RAM_Controller1|RAM1|q_even[2]~reg0feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|RAM1|q_even[2]~reg0feeder_combout  = \ram_top1|RAM_Controller1|RAM1|q_fast [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|RAM1|q_fast [2]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|RAM1|q_even[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_even[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \ram_top1|RAM_Controller1|RAM1|q_even[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N13
dffeas \ram_top1|RAM_Controller1|RAM1|q_even[2]~reg0 (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|RAM1|q_even[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|RAM1|q_even[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_even[2]~reg0 .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|RAM1|q_even[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N22
cycloneive_lcell_comb \ram_top1|RAM_Controller1|RAM1|q_fast[3]~feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|RAM1|q_fast[3]~feeder_combout  = \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|RAM1|q_fast[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[3]~feeder .lut_mask = 16'hFF00;
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N23
dffeas \ram_top1|RAM_Controller1|RAM1|q_fast[3] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|RAM1|q_fast[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|RAM1|q_fast [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[3] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N14
cycloneive_lcell_comb \ram_top1|RAM_Controller1|RAM1|q_even[3]~reg0feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|RAM1|q_even[3]~reg0feeder_combout  = \ram_top1|RAM_Controller1|RAM1|q_fast [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|RAM1|q_fast [3]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|RAM1|q_even[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_even[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \ram_top1|RAM_Controller1|RAM1|q_even[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N15
dffeas \ram_top1|RAM_Controller1|RAM1|q_even[3]~reg0 (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|RAM1|q_even[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|RAM1|q_even[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_even[3]~reg0 .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|RAM1|q_even[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N6
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_evenb|errors_one~1 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_evenb|errors_one~1_combout  = (\ram_top1|RAM_Controller1|RAM1|q_even[2]~reg0_q ) # (\ram_top1|RAM_Controller1|RAM1|q_even[3]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|RAM_Controller1|RAM1|q_even[2]~reg0_q ),
	.datad(\ram_top1|RAM_Controller1|RAM1|q_even[3]~reg0_q ),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_evenb|errors_one~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evenb|errors_one~1 .lut_mask = 16'hFFF0;
defparam \ram_top1|RAM_Controller1|check_evenb|errors_one~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N7
dffeas \ram_top1|RAM_Controller1|check_evenb|errors_one[1] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_evenb|errors_one~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_evenb|errors_one [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evenb|errors_one[1] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_evenb|errors_one[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N22
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_evenb|errors_two~0 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_evenb|errors_two~0_combout  = (\ram_top1|RAM_Controller1|check_evenb|errors_one [0]) # (\ram_top1|RAM_Controller1|check_evenb|errors_one [1])

	.dataa(gnd),
	.datab(\ram_top1|RAM_Controller1|check_evenb|errors_one [0]),
	.datac(\ram_top1|RAM_Controller1|check_evenb|errors_one [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_evenb|errors_two~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evenb|errors_two~0 .lut_mask = 16'hFCFC;
defparam \ram_top1|RAM_Controller1|check_evenb|errors_two~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N23
dffeas \ram_top1|RAM_Controller1|check_evenb|errors_two[0] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_evenb|errors_two~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_evenb|errors_two [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evenb|errors_two[0] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_evenb|errors_two[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N10
cycloneive_lcell_comb \ram_top1|RAM_Controller1|RAM1|q_fast[5]~feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|RAM1|q_fast[5]~feeder_combout  = \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|RAM1|q_fast[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[5]~feeder .lut_mask = 16'hFF00;
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N11
dffeas \ram_top1|RAM_Controller1|RAM1|q_fast[5] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|RAM1|q_fast[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|RAM1|q_fast [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[5] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y42_N7
dffeas \ram_top1|RAM_Controller1|RAM1|q_even[5]~reg0 (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_top1|RAM_Controller1|RAM1|q_fast [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|RAM1|q_even[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_even[5]~reg0 .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|RAM1|q_even[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N4
cycloneive_lcell_comb \ram_top1|RAM_Controller1|RAM1|q_fast[4]~feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|RAM1|q_fast[4]~feeder_combout  = \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|RAM1|q_fast[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[4]~feeder .lut_mask = 16'hFF00;
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N5
dffeas \ram_top1|RAM_Controller1|RAM1|q_fast[4] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|RAM1|q_fast[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|RAM1|q_fast [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[4] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N8
cycloneive_lcell_comb \ram_top1|RAM_Controller1|RAM1|q_even[4]~reg0feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|RAM1|q_even[4]~reg0feeder_combout  = \ram_top1|RAM_Controller1|RAM1|q_fast [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|RAM1|q_fast [4]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|RAM1|q_even[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_even[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \ram_top1|RAM_Controller1|RAM1|q_even[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N9
dffeas \ram_top1|RAM_Controller1|RAM1|q_even[4]~reg0 (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|RAM1|q_even[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|RAM1|q_even[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_even[4]~reg0 .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|RAM1|q_even[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N20
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_evenb|errors_one~2 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_evenb|errors_one~2_combout  = (\ram_top1|RAM_Controller1|RAM1|q_even[5]~reg0_q ) # (\ram_top1|RAM_Controller1|RAM1|q_even[4]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|RAM_Controller1|RAM1|q_even[5]~reg0_q ),
	.datad(\ram_top1|RAM_Controller1|RAM1|q_even[4]~reg0_q ),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_evenb|errors_one~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evenb|errors_one~2 .lut_mask = 16'hFFF0;
defparam \ram_top1|RAM_Controller1|check_evenb|errors_one~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N21
dffeas \ram_top1|RAM_Controller1|check_evenb|errors_one[2] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_evenb|errors_one~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_evenb|errors_one [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evenb|errors_one[2] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_evenb|errors_one[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y42_N27
dffeas \ram_top1|RAM_Controller1|RAM1|q_fast[7] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|RAM1|q_fast [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[7] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N26
cycloneive_lcell_comb \ram_top1|RAM_Controller1|RAM1|q_even[7]~reg0feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|RAM1|q_even[7]~reg0feeder_combout  = \ram_top1|RAM_Controller1|RAM1|q_fast [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|RAM1|q_fast [7]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|RAM1|q_even[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_even[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \ram_top1|RAM_Controller1|RAM1|q_even[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N27
dffeas \ram_top1|RAM_Controller1|RAM1|q_even[7]~reg0 (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|RAM1|q_even[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|RAM1|q_even[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_even[7]~reg0 .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|RAM1|q_even[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y42_N13
dffeas \ram_top1|RAM_Controller1|RAM1|q_fast[6] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|RAM1|q_fast [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[6] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y42_N17
dffeas \ram_top1|RAM_Controller1|RAM1|q_even[6]~reg0 (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_top1|RAM_Controller1|RAM1|q_fast [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|RAM1|q_even[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_even[6]~reg0 .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|RAM1|q_even[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N10
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_evenb|errors_one~3 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_evenb|errors_one~3_combout  = (\ram_top1|RAM_Controller1|RAM1|q_even[7]~reg0_q ) # (\ram_top1|RAM_Controller1|RAM1|q_even[6]~reg0_q )

	.dataa(\ram_top1|RAM_Controller1|RAM1|q_even[7]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|RAM1|q_even[6]~reg0_q ),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_evenb|errors_one~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evenb|errors_one~3 .lut_mask = 16'hFFAA;
defparam \ram_top1|RAM_Controller1|check_evenb|errors_one~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N11
dffeas \ram_top1|RAM_Controller1|check_evenb|errors_one[3] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_evenb|errors_one~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_evenb|errors_one [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evenb|errors_one[3] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_evenb|errors_one[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N8
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_evenb|errors_two~1 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_evenb|errors_two~1_combout  = (\ram_top1|RAM_Controller1|check_evenb|errors_one [2]) # (\ram_top1|RAM_Controller1|check_evenb|errors_one [3])

	.dataa(gnd),
	.datab(\ram_top1|RAM_Controller1|check_evenb|errors_one [2]),
	.datac(\ram_top1|RAM_Controller1|check_evenb|errors_one [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_evenb|errors_two~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evenb|errors_two~1 .lut_mask = 16'hFCFC;
defparam \ram_top1|RAM_Controller1|check_evenb|errors_two~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N9
dffeas \ram_top1|RAM_Controller1|check_evenb|errors_two[1] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_evenb|errors_two~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_evenb|errors_two [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evenb|errors_two[1] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_evenb|errors_two[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N30
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_evenb|total_error~0 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_evenb|total_error~0_combout  = (\ram_top1|RAM_Controller1|check_evenb|errors_two [0]) # (\ram_top1|RAM_Controller1|check_evenb|errors_two [1])

	.dataa(\ram_top1|RAM_Controller1|check_evenb|errors_two [0]),
	.datab(gnd),
	.datac(\ram_top1|RAM_Controller1|check_evenb|errors_two [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_evenb|total_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evenb|total_error~0 .lut_mask = 16'hFAFA;
defparam \ram_top1|RAM_Controller1|check_evenb|total_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N23
dffeas \ram_top1|RAM_Controller1|check_evenb|total_error (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_top1|RAM_Controller1|check_evenb|total_error~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_evenb|total_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evenb|total_error .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_evenb|total_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N4
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_evena|errors_one~2 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_evena|errors_one~2_combout  = (!\ram_top1|RAM_Controller1|RAM1|q_even[4]~reg0_q ) # (!\ram_top1|RAM_Controller1|RAM1|q_even[5]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|RAM_Controller1|RAM1|q_even[5]~reg0_q ),
	.datad(\ram_top1|RAM_Controller1|RAM1|q_even[4]~reg0_q ),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_evena|errors_one~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evena|errors_one~2 .lut_mask = 16'h0FFF;
defparam \ram_top1|RAM_Controller1|check_evena|errors_one~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N5
dffeas \ram_top1|RAM_Controller1|check_evena|errors_one[2] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_evena|errors_one~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_evena|errors_one [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evena|errors_one[2] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_evena|errors_one[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N2
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_evena|errors_one~3 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_evena|errors_one~3_combout  = (!\ram_top1|RAM_Controller1|RAM1|q_even[6]~reg0_q ) # (!\ram_top1|RAM_Controller1|RAM1|q_even[7]~reg0_q )

	.dataa(\ram_top1|RAM_Controller1|RAM1|q_even[7]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|RAM1|q_even[6]~reg0_q ),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_evena|errors_one~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evena|errors_one~3 .lut_mask = 16'h55FF;
defparam \ram_top1|RAM_Controller1|check_evena|errors_one~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N3
dffeas \ram_top1|RAM_Controller1|check_evena|errors_one[3] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_evena|errors_one~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_evena|errors_one [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evena|errors_one[3] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_evena|errors_one[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N14
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_evena|errors_two~1 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_evena|errors_two~1_combout  = (\ram_top1|RAM_Controller1|check_evena|errors_one [2]) # (\ram_top1|RAM_Controller1|check_evena|errors_one [3])

	.dataa(gnd),
	.datab(\ram_top1|RAM_Controller1|check_evena|errors_one [2]),
	.datac(\ram_top1|RAM_Controller1|check_evena|errors_one [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_evena|errors_two~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evena|errors_two~1 .lut_mask = 16'hFCFC;
defparam \ram_top1|RAM_Controller1|check_evena|errors_two~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N15
dffeas \ram_top1|RAM_Controller1|check_evena|errors_two[1] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_evena|errors_two~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_evena|errors_two [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evena|errors_two[1] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_evena|errors_two[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N24
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_evena|errors_one~0 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_evena|errors_one~0_combout  = (\ram_top1|RAM_Controller1|RAM1|q_even[0]~reg0_q ) # (!\ram_top1|RAM_Controller1|RAM1|q_even[1]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|RAM_Controller1|RAM1|q_even[0]~reg0_q ),
	.datad(\ram_top1|RAM_Controller1|RAM1|q_even[1]~reg0_q ),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_evena|errors_one~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evena|errors_one~0 .lut_mask = 16'hF0FF;
defparam \ram_top1|RAM_Controller1|check_evena|errors_one~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N25
dffeas \ram_top1|RAM_Controller1|check_evena|errors_one[0] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_evena|errors_one~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_evena|errors_one [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evena|errors_one[0] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_evena|errors_one[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N18
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_evena|errors_one~1 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_evena|errors_one~1_combout  = (!\ram_top1|RAM_Controller1|RAM1|q_even[3]~reg0_q ) # (!\ram_top1|RAM_Controller1|RAM1|q_even[2]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|RAM_Controller1|RAM1|q_even[2]~reg0_q ),
	.datad(\ram_top1|RAM_Controller1|RAM1|q_even[3]~reg0_q ),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_evena|errors_one~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evena|errors_one~1 .lut_mask = 16'h0FFF;
defparam \ram_top1|RAM_Controller1|check_evena|errors_one~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N19
dffeas \ram_top1|RAM_Controller1|check_evena|errors_one[1] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_evena|errors_one~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_evena|errors_one [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evena|errors_one[1] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_evena|errors_one[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N16
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_evena|errors_two~0 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_evena|errors_two~0_combout  = (\ram_top1|RAM_Controller1|check_evena|errors_one [0]) # (\ram_top1|RAM_Controller1|check_evena|errors_one [1])

	.dataa(gnd),
	.datab(\ram_top1|RAM_Controller1|check_evena|errors_one [0]),
	.datac(\ram_top1|RAM_Controller1|check_evena|errors_one [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_evena|errors_two~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evena|errors_two~0 .lut_mask = 16'hFCFC;
defparam \ram_top1|RAM_Controller1|check_evena|errors_two~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N17
dffeas \ram_top1|RAM_Controller1|check_evena|errors_two[0] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_evena|errors_two~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_evena|errors_two [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evena|errors_two[0] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_evena|errors_two[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N12
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_evena|total_error~0 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_evena|total_error~0_combout  = (\ram_top1|RAM_Controller1|check_evena|errors_two [1]) # (\ram_top1|RAM_Controller1|check_evena|errors_two [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|RAM_Controller1|check_evena|errors_two [1]),
	.datad(\ram_top1|RAM_Controller1|check_evena|errors_two [0]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_evena|total_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evena|total_error~0 .lut_mask = 16'hFFF0;
defparam \ram_top1|RAM_Controller1|check_evena|total_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N11
dffeas \ram_top1|RAM_Controller1|check_evena|total_error (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_top1|RAM_Controller1|check_evena|total_error~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_evena|total_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evena|total_error .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_evena|total_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N22
cycloneive_lcell_comb \ram_top1|RAM_Controller1|error_1~0 (
// Equation(s):
// \ram_top1|RAM_Controller1|error_1~0_combout  = (\ram_top1|RAM_Controller1|check_evenb|total_error~q  & \ram_top1|RAM_Controller1|check_evena|total_error~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|RAM_Controller1|check_evenb|total_error~q ),
	.datad(\ram_top1|RAM_Controller1|check_evena|total_error~q ),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|error_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|error_1~0 .lut_mask = 16'hF000;
defparam \ram_top1|RAM_Controller1|error_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .clock_type = "global clock";
defparam \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N16
cycloneive_lcell_comb \ram_top1|RAM_Controller1|RAM1|q_odd[0]~reg0feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|RAM1|q_odd[0]~reg0feeder_combout  = \ram_top1|RAM_Controller1|RAM1|q_fast [0]

	.dataa(\ram_top1|RAM_Controller1|RAM1|q_fast [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|RAM1|q_odd[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[0]~reg0feeder .lut_mask = 16'hAAAA;
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N17
dffeas \ram_top1|RAM_Controller1|RAM1|q_odd[0]~reg0 (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|RAM1|q_odd[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|RAM1|q_odd[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[0]~reg0 .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N2
cycloneive_lcell_comb \ram_top1|RAM_Controller1|RAM1|q_odd[1]~reg0feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|RAM1|q_odd[1]~reg0feeder_combout  = \ram_top1|RAM_Controller1|RAM1|q_fast [1]

	.dataa(gnd),
	.datab(\ram_top1|RAM_Controller1|RAM1|q_fast [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|RAM1|q_odd[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[1]~reg0feeder .lut_mask = 16'hCCCC;
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N3
dffeas \ram_top1|RAM_Controller1|RAM1|q_odd[1]~reg0 (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|RAM1|q_odd[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|RAM1|q_odd[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[1]~reg0 .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N24
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_oddb|errors_one~0 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_oddb|errors_one~0_combout  = (\ram_top1|RAM_Controller1|RAM1|q_odd[0]~reg0_q ) # (!\ram_top1|RAM_Controller1|RAM1|q_odd[1]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|RAM_Controller1|RAM1|q_odd[0]~reg0_q ),
	.datad(\ram_top1|RAM_Controller1|RAM1|q_odd[1]~reg0_q ),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_oddb|errors_one~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_oddb|errors_one~0 .lut_mask = 16'hF0FF;
defparam \ram_top1|RAM_Controller1|check_oddb|errors_one~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N25
dffeas \ram_top1|RAM_Controller1|check_oddb|errors_one[0] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_oddb|errors_one~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_oddb|errors_one [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_oddb|errors_one[0] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_oddb|errors_one[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N8
cycloneive_lcell_comb \ram_top1|RAM_Controller1|RAM1|q_odd[2]~reg0feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|RAM1|q_odd[2]~reg0feeder_combout  = \ram_top1|RAM_Controller1|RAM1|q_fast [2]

	.dataa(\ram_top1|RAM_Controller1|RAM1|q_fast [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|RAM1|q_odd[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[2]~reg0feeder .lut_mask = 16'hAAAA;
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N9
dffeas \ram_top1|RAM_Controller1|RAM1|q_odd[2]~reg0 (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|RAM1|q_odd[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|RAM1|q_odd[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[2]~reg0 .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N14
cycloneive_lcell_comb \ram_top1|RAM_Controller1|RAM1|q_odd[3]~reg0feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|RAM1|q_odd[3]~reg0feeder_combout  = \ram_top1|RAM_Controller1|RAM1|q_fast [3]

	.dataa(gnd),
	.datab(\ram_top1|RAM_Controller1|RAM1|q_fast [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|RAM1|q_odd[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[3]~reg0feeder .lut_mask = 16'hCCCC;
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N15
dffeas \ram_top1|RAM_Controller1|RAM1|q_odd[3]~reg0 (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|RAM1|q_odd[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|RAM1|q_odd[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[3]~reg0 .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N2
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_oddb|errors_one~1 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_oddb|errors_one~1_combout  = (!\ram_top1|RAM_Controller1|RAM1|q_odd[3]~reg0_q ) # (!\ram_top1|RAM_Controller1|RAM1|q_odd[2]~reg0_q )

	.dataa(gnd),
	.datab(\ram_top1|RAM_Controller1|RAM1|q_odd[2]~reg0_q ),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|RAM1|q_odd[3]~reg0_q ),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_oddb|errors_one~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_oddb|errors_one~1 .lut_mask = 16'h33FF;
defparam \ram_top1|RAM_Controller1|check_oddb|errors_one~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N3
dffeas \ram_top1|RAM_Controller1|check_oddb|errors_one[1] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_oddb|errors_one~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_oddb|errors_one [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_oddb|errors_one[1] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_oddb|errors_one[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N30
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_oddb|errors_two~0 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_oddb|errors_two~0_combout  = (\ram_top1|RAM_Controller1|check_oddb|errors_one [0]) # (\ram_top1|RAM_Controller1|check_oddb|errors_one [1])

	.dataa(gnd),
	.datab(\ram_top1|RAM_Controller1|check_oddb|errors_one [0]),
	.datac(\ram_top1|RAM_Controller1|check_oddb|errors_one [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_oddb|errors_two~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_oddb|errors_two~0 .lut_mask = 16'hFCFC;
defparam \ram_top1|RAM_Controller1|check_oddb|errors_two~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N31
dffeas \ram_top1|RAM_Controller1|check_oddb|errors_two[0] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_oddb|errors_two~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_oddb|errors_two [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_oddb|errors_two[0] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_oddb|errors_two[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N6
cycloneive_lcell_comb \ram_top1|RAM_Controller1|RAM1|q_odd[5]~reg0feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|RAM1|q_odd[5]~reg0feeder_combout  = \ram_top1|RAM_Controller1|RAM1|q_fast [5]

	.dataa(gnd),
	.datab(\ram_top1|RAM_Controller1|RAM1|q_fast [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|RAM1|q_odd[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[5]~reg0feeder .lut_mask = 16'hCCCC;
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N7
dffeas \ram_top1|RAM_Controller1|RAM1|q_odd[5]~reg0 (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|RAM1|q_odd[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|RAM1|q_odd[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[5]~reg0 .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N20
cycloneive_lcell_comb \ram_top1|RAM_Controller1|RAM1|q_odd[4]~reg0feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|RAM1|q_odd[4]~reg0feeder_combout  = \ram_top1|RAM_Controller1|RAM1|q_fast [4]

	.dataa(gnd),
	.datab(\ram_top1|RAM_Controller1|RAM1|q_fast [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|RAM1|q_odd[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[4]~reg0feeder .lut_mask = 16'hCCCC;
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N21
dffeas \ram_top1|RAM_Controller1|RAM1|q_odd[4]~reg0 (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|RAM1|q_odd[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|RAM1|q_odd[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[4]~reg0 .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N20
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_oddb|errors_one~2 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_oddb|errors_one~2_combout  = (!\ram_top1|RAM_Controller1|RAM1|q_odd[4]~reg0_q ) # (!\ram_top1|RAM_Controller1|RAM1|q_odd[5]~reg0_q )

	.dataa(gnd),
	.datab(\ram_top1|RAM_Controller1|RAM1|q_odd[5]~reg0_q ),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|RAM1|q_odd[4]~reg0_q ),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_oddb|errors_one~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_oddb|errors_one~2 .lut_mask = 16'h33FF;
defparam \ram_top1|RAM_Controller1|check_oddb|errors_one~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N21
dffeas \ram_top1|RAM_Controller1|check_oddb|errors_one[2] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_oddb|errors_one~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_oddb|errors_one [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_oddb|errors_one[2] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_oddb|errors_one[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N30
cycloneive_lcell_comb \ram_top1|RAM_Controller1|RAM1|q_odd[7]~reg0feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|RAM1|q_odd[7]~reg0feeder_combout  = \ram_top1|RAM_Controller1|RAM1|q_fast [7]

	.dataa(\ram_top1|RAM_Controller1|RAM1|q_fast [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|RAM1|q_odd[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[7]~reg0feeder .lut_mask = 16'hAAAA;
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N31
dffeas \ram_top1|RAM_Controller1|RAM1|q_odd[7]~reg0 (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|RAM1|q_odd[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|RAM1|q_odd[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[7]~reg0 .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N24
cycloneive_lcell_comb \ram_top1|RAM_Controller1|RAM1|q_odd[6]~reg0feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|RAM1|q_odd[6]~reg0feeder_combout  = \ram_top1|RAM_Controller1|RAM1|q_fast [6]

	.dataa(\ram_top1|RAM_Controller1|RAM1|q_fast [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|RAM1|q_odd[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[6]~reg0feeder .lut_mask = 16'hAAAA;
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N25
dffeas \ram_top1|RAM_Controller1|RAM1|q_odd[6]~reg0 (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|RAM1|q_odd[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|RAM1|q_odd[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[6]~reg0 .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N10
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_oddb|errors_one~3 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_oddb|errors_one~3_combout  = (!\ram_top1|RAM_Controller1|RAM1|q_odd[6]~reg0_q ) # (!\ram_top1|RAM_Controller1|RAM1|q_odd[7]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|RAM_Controller1|RAM1|q_odd[7]~reg0_q ),
	.datad(\ram_top1|RAM_Controller1|RAM1|q_odd[6]~reg0_q ),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_oddb|errors_one~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_oddb|errors_one~3 .lut_mask = 16'h0FFF;
defparam \ram_top1|RAM_Controller1|check_oddb|errors_one~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N11
dffeas \ram_top1|RAM_Controller1|check_oddb|errors_one[3] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_oddb|errors_one~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_oddb|errors_one [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_oddb|errors_one[3] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_oddb|errors_one[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N8
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_oddb|errors_two~1 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_oddb|errors_two~1_combout  = (\ram_top1|RAM_Controller1|check_oddb|errors_one [2]) # (\ram_top1|RAM_Controller1|check_oddb|errors_one [3])

	.dataa(gnd),
	.datab(\ram_top1|RAM_Controller1|check_oddb|errors_one [2]),
	.datac(\ram_top1|RAM_Controller1|check_oddb|errors_one [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_oddb|errors_two~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_oddb|errors_two~1 .lut_mask = 16'hFCFC;
defparam \ram_top1|RAM_Controller1|check_oddb|errors_two~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N9
dffeas \ram_top1|RAM_Controller1|check_oddb|errors_two[1] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_oddb|errors_two~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_oddb|errors_two [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_oddb|errors_two[1] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_oddb|errors_two[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N26
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_oddb|total_error~0 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_oddb|total_error~0_combout  = (\ram_top1|RAM_Controller1|check_oddb|errors_two [0]) # (\ram_top1|RAM_Controller1|check_oddb|errors_two [1])

	.dataa(\ram_top1|RAM_Controller1|check_oddb|errors_two [0]),
	.datab(gnd),
	.datac(\ram_top1|RAM_Controller1|check_oddb|errors_two [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_oddb|total_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_oddb|total_error~0 .lut_mask = 16'hFAFA;
defparam \ram_top1|RAM_Controller1|check_oddb|total_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N13
dffeas \ram_top1|RAM_Controller1|check_oddb|total_error (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_top1|RAM_Controller1|check_oddb|total_error~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_oddb|total_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_oddb|total_error .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_oddb|total_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N28
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_odda|errors_one~2 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_odda|errors_one~2_combout  = (\ram_top1|RAM_Controller1|RAM1|q_odd[5]~reg0_q ) # (\ram_top1|RAM_Controller1|RAM1|q_odd[4]~reg0_q )

	.dataa(gnd),
	.datab(\ram_top1|RAM_Controller1|RAM1|q_odd[5]~reg0_q ),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|RAM1|q_odd[4]~reg0_q ),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_odda|errors_one~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_odda|errors_one~2 .lut_mask = 16'hFFCC;
defparam \ram_top1|RAM_Controller1|check_odda|errors_one~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N29
dffeas \ram_top1|RAM_Controller1|check_odda|errors_one[2] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_odda|errors_one~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_odda|errors_one [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_odda|errors_one[2] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_odda|errors_one[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N6
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_odda|errors_one~3 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_odda|errors_one~3_combout  = (\ram_top1|RAM_Controller1|RAM1|q_odd[7]~reg0_q ) # (\ram_top1|RAM_Controller1|RAM1|q_odd[6]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|RAM_Controller1|RAM1|q_odd[7]~reg0_q ),
	.datad(\ram_top1|RAM_Controller1|RAM1|q_odd[6]~reg0_q ),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_odda|errors_one~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_odda|errors_one~3 .lut_mask = 16'hFFF0;
defparam \ram_top1|RAM_Controller1|check_odda|errors_one~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N7
dffeas \ram_top1|RAM_Controller1|check_odda|errors_one[3] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_odda|errors_one~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_odda|errors_one [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_odda|errors_one[3] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_odda|errors_one[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N22
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_odda|errors_two~1 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_odda|errors_two~1_combout  = (\ram_top1|RAM_Controller1|check_odda|errors_one [2]) # (\ram_top1|RAM_Controller1|check_odda|errors_one [3])

	.dataa(gnd),
	.datab(\ram_top1|RAM_Controller1|check_odda|errors_one [2]),
	.datac(\ram_top1|RAM_Controller1|check_odda|errors_one [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_odda|errors_two~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_odda|errors_two~1 .lut_mask = 16'hFCFC;
defparam \ram_top1|RAM_Controller1|check_odda|errors_two~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N23
dffeas \ram_top1|RAM_Controller1|check_odda|errors_two[1] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_odda|errors_two~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_odda|errors_two [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_odda|errors_two[1] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_odda|errors_two[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N4
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_odda|errors_one~0 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_odda|errors_one~0_combout  = (\ram_top1|RAM_Controller1|RAM1|q_odd[1]~reg0_q ) # (!\ram_top1|RAM_Controller1|RAM1|q_odd[0]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|RAM_Controller1|RAM1|q_odd[0]~reg0_q ),
	.datad(\ram_top1|RAM_Controller1|RAM1|q_odd[1]~reg0_q ),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_odda|errors_one~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_odda|errors_one~0 .lut_mask = 16'hFF0F;
defparam \ram_top1|RAM_Controller1|check_odda|errors_one~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N5
dffeas \ram_top1|RAM_Controller1|check_odda|errors_one[0] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_odda|errors_one~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_odda|errors_one [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_odda|errors_one[0] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_odda|errors_one[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N18
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_odda|errors_one~1 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_odda|errors_one~1_combout  = (\ram_top1|RAM_Controller1|RAM1|q_odd[2]~reg0_q ) # (\ram_top1|RAM_Controller1|RAM1|q_odd[3]~reg0_q )

	.dataa(gnd),
	.datab(\ram_top1|RAM_Controller1|RAM1|q_odd[2]~reg0_q ),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|RAM1|q_odd[3]~reg0_q ),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_odda|errors_one~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_odda|errors_one~1 .lut_mask = 16'hFFCC;
defparam \ram_top1|RAM_Controller1|check_odda|errors_one~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N19
dffeas \ram_top1|RAM_Controller1|check_odda|errors_one[1] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_odda|errors_one~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_odda|errors_one [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_odda|errors_one[1] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_odda|errors_one[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N12
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_odda|errors_two~0 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_odda|errors_two~0_combout  = (\ram_top1|RAM_Controller1|check_odda|errors_one [0]) # (\ram_top1|RAM_Controller1|check_odda|errors_one [1])

	.dataa(gnd),
	.datab(\ram_top1|RAM_Controller1|check_odda|errors_one [0]),
	.datac(\ram_top1|RAM_Controller1|check_odda|errors_one [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_odda|errors_two~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_odda|errors_two~0 .lut_mask = 16'hFCFC;
defparam \ram_top1|RAM_Controller1|check_odda|errors_two~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N13
dffeas \ram_top1|RAM_Controller1|check_odda|errors_two[0] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_odda|errors_two~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_odda|errors_two [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_odda|errors_two[0] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_odda|errors_two[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N16
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_odda|total_error~0 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_odda|total_error~0_combout  = (\ram_top1|RAM_Controller1|check_odda|errors_two [1]) # (\ram_top1|RAM_Controller1|check_odda|errors_two [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|RAM_Controller1|check_odda|errors_two [1]),
	.datad(\ram_top1|RAM_Controller1|check_odda|errors_two [0]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_odda|total_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_odda|total_error~0 .lut_mask = 16'hFFF0;
defparam \ram_top1|RAM_Controller1|check_odda|total_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N19
dffeas \ram_top1|RAM_Controller1|check_odda|total_error (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_top1|RAM_Controller1|check_odda|total_error~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_odda|total_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_odda|total_error .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_odda|total_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N12
cycloneive_lcell_comb \ram_top1|RAM_Controller1|error_2~0 (
// Equation(s):
// \ram_top1|RAM_Controller1|error_2~0_combout  = (\ram_top1|RAM_Controller1|check_oddb|total_error~q  & \ram_top1|RAM_Controller1|check_odda|total_error~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|RAM_Controller1|check_oddb|total_error~q ),
	.datad(\ram_top1|RAM_Controller1|check_odda|total_error~q ),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|error_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|error_2~0 .lut_mask = 16'hF000;
defparam \ram_top1|RAM_Controller1|error_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N14
cycloneive_lcell_comb \ram_top1|always3~0 (
// Equation(s):
// \ram_top1|always3~0_combout  = (!\ram_top1|freq_latch [2] & (!\ram_top1|freq_latch [1] & ((\ram_top1|RAM_Controller1|error_1~0_combout ) # (\ram_top1|RAM_Controller1|error_2~0_combout ))))

	.dataa(\ram_top1|freq_latch [2]),
	.datab(\ram_top1|freq_latch [1]),
	.datac(\ram_top1|RAM_Controller1|error_1~0_combout ),
	.datad(\ram_top1|RAM_Controller1|error_2~0_combout ),
	.cin(gnd),
	.combout(\ram_top1|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|always3~0 .lut_mask = 16'h1110;
defparam \ram_top1|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N18
cycloneive_lcell_comb \ram_top1|freq_latch[0] (
// Equation(s):
// \ram_top1|freq_latch [0] = (!\SW[0]~input_o  & ((GLOBAL(\ram_top1|always3~3clkctrl_outclk ) & ((\pll1|frequency [0]))) # (!GLOBAL(\ram_top1|always3~3clkctrl_outclk ) & (\ram_top1|freq_latch [0]))))

	.dataa(\SW[0]~input_o ),
	.datab(\ram_top1|freq_latch [0]),
	.datac(\pll1|frequency [0]),
	.datad(\ram_top1|always3~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\ram_top1|freq_latch [0]),
	.cout());
// synopsys translate_off
defparam \ram_top1|freq_latch[0] .lut_mask = 16'h5044;
defparam \ram_top1|freq_latch[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N14
cycloneive_lcell_comb \ram_top1|freq_latch[8] (
// Equation(s):
// \ram_top1|freq_latch [8] = (!\SW[0]~input_o  & ((GLOBAL(\ram_top1|always3~3clkctrl_outclk ) & (\pll1|frequency [8])) # (!GLOBAL(\ram_top1|always3~3clkctrl_outclk ) & ((\ram_top1|freq_latch [8])))))

	.dataa(\SW[0]~input_o ),
	.datab(\pll1|frequency [8]),
	.datac(\ram_top1|freq_latch [8]),
	.datad(\ram_top1|always3~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\ram_top1|freq_latch [8]),
	.cout());
// synopsys translate_off
defparam \ram_top1|freq_latch[8] .lut_mask = 16'h4450;
defparam \ram_top1|freq_latch[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N22
cycloneive_lcell_comb \ram_top1|freq_latch[7] (
// Equation(s):
// \ram_top1|freq_latch [7] = (!\SW[0]~input_o  & ((GLOBAL(\ram_top1|always3~3clkctrl_outclk ) & (\pll1|frequency [7])) # (!GLOBAL(\ram_top1|always3~3clkctrl_outclk ) & ((\ram_top1|freq_latch [7])))))

	.dataa(\SW[0]~input_o ),
	.datab(\pll1|frequency [7]),
	.datac(\ram_top1|freq_latch [7]),
	.datad(\ram_top1|always3~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\ram_top1|freq_latch [7]),
	.cout());
// synopsys translate_off
defparam \ram_top1|freq_latch[7] .lut_mask = 16'h4450;
defparam \ram_top1|freq_latch[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N28
cycloneive_lcell_comb \ram_top1|state~29 (
// Equation(s):
// \ram_top1|state~29_combout  = (\ram_top1|state.test~q  & !\SW[0]~input_o )

	.dataa(\ram_top1|state.test~q ),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|state~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|state~29 .lut_mask = 16'h0A0A;
defparam \ram_top1|state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N29
dffeas \ram_top1|latch_errors (
	.clk(\CLOCK_50~input_o ),
	.d(\ram_top1|state~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|latch_errors~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|latch_errors .is_wysiwyg = "true";
defparam \ram_top1|latch_errors .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N24
cycloneive_lcell_comb \ram_top1|always3~2 (
// Equation(s):
// \ram_top1|always3~2_combout  = (!\ram_top1|freq_latch [0] & (!\ram_top1|freq_latch [8] & (!\ram_top1|freq_latch [7] & \ram_top1|latch_errors~q )))

	.dataa(\ram_top1|freq_latch [0]),
	.datab(\ram_top1|freq_latch [8]),
	.datac(\ram_top1|freq_latch [7]),
	.datad(\ram_top1|latch_errors~q ),
	.cin(gnd),
	.combout(\ram_top1|always3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|always3~2 .lut_mask = 16'h0100;
defparam \ram_top1|always3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N2
cycloneive_lcell_comb \ram_top1|always3~3 (
// Equation(s):
// \ram_top1|always3~3_combout  = (\ram_top1|always3~1_combout  & (\ram_top1|always3~0_combout  & \ram_top1|always3~2_combout ))

	.dataa(gnd),
	.datab(\ram_top1|always3~1_combout ),
	.datac(\ram_top1|always3~0_combout ),
	.datad(\ram_top1|always3~2_combout ),
	.cin(gnd),
	.combout(\ram_top1|always3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|always3~3 .lut_mask = 16'hC000;
defparam \ram_top1|always3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \ram_top1|always3~3clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ram_top1|always3~3_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ram_top1|always3~3clkctrl_outclk ));
// synopsys translate_off
defparam \ram_top1|always3~3clkctrl .clock_type = "global clock";
defparam \ram_top1|always3~3clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N26
cycloneive_lcell_comb \ram_top1|freq_latch[1] (
// Equation(s):
// \ram_top1|freq_latch [1] = (!\SW[0]~input_o  & ((GLOBAL(\ram_top1|always3~3clkctrl_outclk ) & (\pll1|frequency [1])) # (!GLOBAL(\ram_top1|always3~3clkctrl_outclk ) & ((\ram_top1|freq_latch [1])))))

	.dataa(\SW[0]~input_o ),
	.datab(\pll1|frequency [1]),
	.datac(\ram_top1|freq_latch [1]),
	.datad(\ram_top1|always3~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\ram_top1|freq_latch [1]),
	.cout());
// synopsys translate_off
defparam \ram_top1|freq_latch[1] .lut_mask = 16'h4450;
defparam \ram_top1|freq_latch[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N8
cycloneive_lcell_comb \ram_top1|hexa3|WideOr0~0 (
// Equation(s):
// \ram_top1|hexa3|WideOr0~0_combout  = (\ram_top1|freq_latch [2] & (!\ram_top1|freq_latch [1] & (\ram_top1|freq_latch [3] $ (!\ram_top1|freq_latch [0])))) # (!\ram_top1|freq_latch [2] & (\ram_top1|freq_latch [0] & (\ram_top1|freq_latch [1] $ 
// (!\ram_top1|freq_latch [3]))))

	.dataa(\ram_top1|freq_latch [1]),
	.datab(\ram_top1|freq_latch [2]),
	.datac(\ram_top1|freq_latch [3]),
	.datad(\ram_top1|freq_latch [0]),
	.cin(gnd),
	.combout(\ram_top1|hexa3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa3|WideOr0~0 .lut_mask = 16'h6104;
defparam \ram_top1|hexa3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N0
cycloneive_lcell_comb \ram_top1|hexa3|WideOr1~0 (
// Equation(s):
// \ram_top1|hexa3|WideOr1~0_combout  = (\ram_top1|freq_latch [1] & ((\ram_top1|freq_latch [0] & ((\ram_top1|freq_latch [3]))) # (!\ram_top1|freq_latch [0] & (\ram_top1|freq_latch [2])))) # (!\ram_top1|freq_latch [1] & (\ram_top1|freq_latch [2] & 
// (\ram_top1|freq_latch [3] $ (\ram_top1|freq_latch [0]))))

	.dataa(\ram_top1|freq_latch [1]),
	.datab(\ram_top1|freq_latch [2]),
	.datac(\ram_top1|freq_latch [3]),
	.datad(\ram_top1|freq_latch [0]),
	.cin(gnd),
	.combout(\ram_top1|hexa3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa3|WideOr1~0 .lut_mask = 16'hA4C8;
defparam \ram_top1|hexa3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N4
cycloneive_lcell_comb \ram_top1|hexa3|WideOr2~0 (
// Equation(s):
// \ram_top1|hexa3|WideOr2~0_combout  = (\ram_top1|freq_latch [2] & (\ram_top1|freq_latch [3] & ((\ram_top1|freq_latch [1]) # (!\ram_top1|freq_latch [0])))) # (!\ram_top1|freq_latch [2] & (\ram_top1|freq_latch [1] & (!\ram_top1|freq_latch [3] & 
// !\ram_top1|freq_latch [0])))

	.dataa(\ram_top1|freq_latch [1]),
	.datab(\ram_top1|freq_latch [2]),
	.datac(\ram_top1|freq_latch [3]),
	.datad(\ram_top1|freq_latch [0]),
	.cin(gnd),
	.combout(\ram_top1|hexa3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa3|WideOr2~0 .lut_mask = 16'h80C2;
defparam \ram_top1|hexa3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N6
cycloneive_lcell_comb \ram_top1|hexa3|WideOr3~0 (
// Equation(s):
// \ram_top1|hexa3|WideOr3~0_combout  = (\ram_top1|freq_latch [1] & ((\ram_top1|freq_latch [2] & ((\ram_top1|freq_latch [0]))) # (!\ram_top1|freq_latch [2] & (\ram_top1|freq_latch [3] & !\ram_top1|freq_latch [0])))) # (!\ram_top1|freq_latch [1] & 
// (!\ram_top1|freq_latch [3] & (\ram_top1|freq_latch [2] $ (\ram_top1|freq_latch [0]))))

	.dataa(\ram_top1|freq_latch [1]),
	.datab(\ram_top1|freq_latch [2]),
	.datac(\ram_top1|freq_latch [3]),
	.datad(\ram_top1|freq_latch [0]),
	.cin(gnd),
	.combout(\ram_top1|hexa3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa3|WideOr3~0 .lut_mask = 16'h8924;
defparam \ram_top1|hexa3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N20
cycloneive_lcell_comb \ram_top1|hexa3|WideOr4~0 (
// Equation(s):
// \ram_top1|hexa3|WideOr4~0_combout  = (\ram_top1|freq_latch [1] & (((!\ram_top1|freq_latch [3] & \ram_top1|freq_latch [0])))) # (!\ram_top1|freq_latch [1] & ((\ram_top1|freq_latch [2] & (!\ram_top1|freq_latch [3])) # (!\ram_top1|freq_latch [2] & 
// ((\ram_top1|freq_latch [0])))))

	.dataa(\ram_top1|freq_latch [1]),
	.datab(\ram_top1|freq_latch [2]),
	.datac(\ram_top1|freq_latch [3]),
	.datad(\ram_top1|freq_latch [0]),
	.cin(gnd),
	.combout(\ram_top1|hexa3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa3|WideOr4~0 .lut_mask = 16'h1F04;
defparam \ram_top1|hexa3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N16
cycloneive_lcell_comb \ram_top1|hexa3|WideOr5~0 (
// Equation(s):
// \ram_top1|hexa3|WideOr5~0_combout  = (\ram_top1|freq_latch [1] & (!\ram_top1|freq_latch [3] & ((\ram_top1|freq_latch [0]) # (!\ram_top1|freq_latch [2])))) # (!\ram_top1|freq_latch [1] & (\ram_top1|freq_latch [0] & (\ram_top1|freq_latch [2] $ 
// (!\ram_top1|freq_latch [3]))))

	.dataa(\ram_top1|freq_latch [1]),
	.datab(\ram_top1|freq_latch [2]),
	.datac(\ram_top1|freq_latch [3]),
	.datad(\ram_top1|freq_latch [0]),
	.cin(gnd),
	.combout(\ram_top1|hexa3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa3|WideOr5~0 .lut_mask = 16'h4B02;
defparam \ram_top1|hexa3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N10
cycloneive_lcell_comb \ram_top1|hexa3|WideOr6~0 (
// Equation(s):
// \ram_top1|hexa3|WideOr6~0_combout  = (\ram_top1|freq_latch [0] & ((\ram_top1|freq_latch [3]) # (\ram_top1|freq_latch [1] $ (\ram_top1|freq_latch [2])))) # (!\ram_top1|freq_latch [0] & ((\ram_top1|freq_latch [1]) # (\ram_top1|freq_latch [2] $ 
// (\ram_top1|freq_latch [3]))))

	.dataa(\ram_top1|freq_latch [1]),
	.datab(\ram_top1|freq_latch [2]),
	.datac(\ram_top1|freq_latch [3]),
	.datad(\ram_top1|freq_latch [0]),
	.cin(gnd),
	.combout(\ram_top1|hexa3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa3|WideOr6~0 .lut_mask = 16'hF6BE;
defparam \ram_top1|hexa3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N14
cycloneive_lcell_comb \ram_top1|hexa3|WideOr6~0_wirecell (
// Equation(s):
// \ram_top1|hexa3|WideOr6~0_wirecell_combout  = !\ram_top1|hexa3|WideOr6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|hexa3|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\ram_top1|hexa3|WideOr6~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa3|WideOr6~0_wirecell .lut_mask = 16'h00FF;
defparam \ram_top1|hexa3|WideOr6~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N28
cycloneive_lcell_comb \ram_top1|hexa4|WideOr0~0 (
// Equation(s):
// \ram_top1|hexa4|WideOr0~0_combout  = (\ram_top1|freq_latch [6] & (!\ram_top1|freq_latch [5] & (\ram_top1|freq_latch [4] $ (!\ram_top1|freq_latch [7])))) # (!\ram_top1|freq_latch [6] & (\ram_top1|freq_latch [4] & (\ram_top1|freq_latch [5] $ 
// (!\ram_top1|freq_latch [7]))))

	.dataa(\ram_top1|freq_latch [5]),
	.datab(\ram_top1|freq_latch [4]),
	.datac(\ram_top1|freq_latch [6]),
	.datad(\ram_top1|freq_latch [7]),
	.cin(gnd),
	.combout(\ram_top1|hexa4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa4|WideOr0~0 .lut_mask = 16'h4814;
defparam \ram_top1|hexa4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N18
cycloneive_lcell_comb \ram_top1|hexa4|WideOr1~0 (
// Equation(s):
// \ram_top1|hexa4|WideOr1~0_combout  = (\ram_top1|freq_latch [5] & ((\ram_top1|freq_latch [4] & ((\ram_top1|freq_latch [7]))) # (!\ram_top1|freq_latch [4] & (\ram_top1|freq_latch [6])))) # (!\ram_top1|freq_latch [5] & (\ram_top1|freq_latch [6] & 
// (\ram_top1|freq_latch [4] $ (\ram_top1|freq_latch [7]))))

	.dataa(\ram_top1|freq_latch [5]),
	.datab(\ram_top1|freq_latch [4]),
	.datac(\ram_top1|freq_latch [6]),
	.datad(\ram_top1|freq_latch [7]),
	.cin(gnd),
	.combout(\ram_top1|hexa4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa4|WideOr1~0 .lut_mask = 16'hB860;
defparam \ram_top1|hexa4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N12
cycloneive_lcell_comb \ram_top1|hexa4|WideOr2~0 (
// Equation(s):
// \ram_top1|hexa4|WideOr2~0_combout  = (\ram_top1|freq_latch [6] & (\ram_top1|freq_latch [7] & ((\ram_top1|freq_latch [5]) # (!\ram_top1|freq_latch [4])))) # (!\ram_top1|freq_latch [6] & (\ram_top1|freq_latch [5] & (!\ram_top1|freq_latch [4] & 
// !\ram_top1|freq_latch [7])))

	.dataa(\ram_top1|freq_latch [5]),
	.datab(\ram_top1|freq_latch [4]),
	.datac(\ram_top1|freq_latch [6]),
	.datad(\ram_top1|freq_latch [7]),
	.cin(gnd),
	.combout(\ram_top1|hexa4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa4|WideOr2~0 .lut_mask = 16'hB002;
defparam \ram_top1|hexa4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N14
cycloneive_lcell_comb \ram_top1|hexa4|WideOr3~0 (
// Equation(s):
// \ram_top1|hexa4|WideOr3~0_combout  = (\ram_top1|freq_latch [5] & ((\ram_top1|freq_latch [4] & (\ram_top1|freq_latch [6])) # (!\ram_top1|freq_latch [4] & (!\ram_top1|freq_latch [6] & \ram_top1|freq_latch [7])))) # (!\ram_top1|freq_latch [5] & 
// (!\ram_top1|freq_latch [7] & (\ram_top1|freq_latch [4] $ (\ram_top1|freq_latch [6]))))

	.dataa(\ram_top1|freq_latch [5]),
	.datab(\ram_top1|freq_latch [4]),
	.datac(\ram_top1|freq_latch [6]),
	.datad(\ram_top1|freq_latch [7]),
	.cin(gnd),
	.combout(\ram_top1|hexa4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa4|WideOr3~0 .lut_mask = 16'h8294;
defparam \ram_top1|hexa4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N8
cycloneive_lcell_comb \ram_top1|hexa4|WideOr4~0 (
// Equation(s):
// \ram_top1|hexa4|WideOr4~0_combout  = (\ram_top1|freq_latch [5] & (\ram_top1|freq_latch [4] & ((!\ram_top1|freq_latch [7])))) # (!\ram_top1|freq_latch [5] & ((\ram_top1|freq_latch [6] & ((!\ram_top1|freq_latch [7]))) # (!\ram_top1|freq_latch [6] & 
// (\ram_top1|freq_latch [4]))))

	.dataa(\ram_top1|freq_latch [5]),
	.datab(\ram_top1|freq_latch [4]),
	.datac(\ram_top1|freq_latch [6]),
	.datad(\ram_top1|freq_latch [7]),
	.cin(gnd),
	.combout(\ram_top1|hexa4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa4|WideOr4~0 .lut_mask = 16'h04DC;
defparam \ram_top1|hexa4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N22
cycloneive_lcell_comb \ram_top1|hexa4|WideOr5~0 (
// Equation(s):
// \ram_top1|hexa4|WideOr5~0_combout  = (\ram_top1|freq_latch [5] & (!\ram_top1|freq_latch [7] & ((\ram_top1|freq_latch [4]) # (!\ram_top1|freq_latch [6])))) # (!\ram_top1|freq_latch [5] & (\ram_top1|freq_latch [4] & (\ram_top1|freq_latch [6] $ 
// (!\ram_top1|freq_latch [7]))))

	.dataa(\ram_top1|freq_latch [5]),
	.datab(\ram_top1|freq_latch [4]),
	.datac(\ram_top1|freq_latch [6]),
	.datad(\ram_top1|freq_latch [7]),
	.cin(gnd),
	.combout(\ram_top1|hexa4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa4|WideOr5~0 .lut_mask = 16'h408E;
defparam \ram_top1|hexa4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N20
cycloneive_lcell_comb \ram_top1|hexa4|WideOr6~0 (
// Equation(s):
// \ram_top1|hexa4|WideOr6~0_combout  = (\ram_top1|freq_latch [4] & ((\ram_top1|freq_latch [7]) # (\ram_top1|freq_latch [5] $ (\ram_top1|freq_latch [6])))) # (!\ram_top1|freq_latch [4] & ((\ram_top1|freq_latch [5]) # (\ram_top1|freq_latch [6] $ 
// (\ram_top1|freq_latch [7]))))

	.dataa(\ram_top1|freq_latch [5]),
	.datab(\ram_top1|freq_latch [4]),
	.datac(\ram_top1|freq_latch [6]),
	.datad(\ram_top1|freq_latch [7]),
	.cin(gnd),
	.combout(\ram_top1|hexa4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa4|WideOr6~0 .lut_mask = 16'hEF7A;
defparam \ram_top1|hexa4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N12
cycloneive_lcell_comb \ram_top1|hexa4|WideOr6~0_wirecell (
// Equation(s):
// \ram_top1|hexa4|WideOr6~0_wirecell_combout  = !\ram_top1|hexa4|WideOr6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|hexa4|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\ram_top1|hexa4|WideOr6~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa4|WideOr6~0_wirecell .lut_mask = 16'h00FF;
defparam \ram_top1|hexa4|WideOr6~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N18
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout  = \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ (((VCC) # 
// (!\UART|rs232_0|RS232_Out_Serializer|comb~0_combout )))
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(\UART|rs232_0|RS232_Out_Serializer|comb~0_combout  $ 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|comb~0_combout ),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.cout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y34_N31
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N20
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout  = (\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & ((\UART|rs232_0|RS232_Out_Serializer|comb~0_combout  & 
// ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ))) # (!\UART|rs232_0|RS232_Out_Serializer|comb~0_combout  & 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q )))) # (!\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// (((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ) # (\UART|rs232_0|RS232_Out_Serializer|comb~0_combout ))))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(\UART|rs232_0|RS232_Out_Serializer|comb~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 16'hF572;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N8
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~1 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~1_combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout  & !\ram_top1|reset~reg0_q )

	.dataa(gnd),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.datac(\ram_top1|reset~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~1 .lut_mask = 16'h0C0C;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N9
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N22
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ((VCC)))) # (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (((VCC) # (!\UART|rs232_0|RS232_Out_Serializer|comb~0_combout )))))
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY((!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (!\UART|rs232_0|RS232_Out_Serializer|comb~0_combout ))))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(\UART|rs232_0|RS232_Out_Serializer|comb~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.cout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N24
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ (((\UART|rs232_0|RS232_Out_Serializer|comb~0_combout ) # (VCC))))) # 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & (((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # (GND))))
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY((\UART|rs232_0|RS232_Out_Serializer|comb~0_combout  $ 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])) # (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|comb~0_combout ),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.cout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 16'h3C6F;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y34_N25
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_top1|reset~reg0_q ),
	.ena(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N26
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & VCC)))) # (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (((VCC) # (!\UART|rs232_0|RS232_Out_Serializer|comb~0_combout )))))
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY((!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\UART|rs232_0|RS232_Out_Serializer|comb~0_combout  $ (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]))))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|comb~0_combout ),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.cout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 16'hC309;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y34_N27
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_top1|reset~reg0_q ),
	.ena(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N28
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ (((\UART|rs232_0|RS232_Out_Serializer|comb~0_combout ) # (VCC))))) # 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & (((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]) # (GND))))
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY((\UART|rs232_0|RS232_Out_Serializer|comb~0_combout  $ 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])) # (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|comb~0_combout ),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.cout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 16'h3C6F;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y34_N29
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_top1|reset~reg0_q ),
	.ena(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N30
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout  = \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT )

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 16'hA5A5;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y34_N31
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_top1|reset~reg0_q ),
	.ena(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N10
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .lut_mask = 16'h0200;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N12
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout  & 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// !\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .lut_mask = 16'h0002;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N4
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout  = (\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// (((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & \UART|rs232_0|RS232_Out_Serializer|comb~0_combout )))) # (!\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// ((\UART|rs232_0|RS232_Out_Serializer|comb~0_combout  & (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q )) # (!\UART|rs232_0|RS232_Out_Serializer|comb~0_combout  & 
// ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q )))))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datad(\UART|rs232_0|RS232_Out_Serializer|comb~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .lut_mask = 16'hE450;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N26
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ) # 
// ((\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  & !\UART|rs232_0|RS232_Out_Serializer|comb~0_combout )))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.datad(\UART|rs232_0|RS232_Out_Serializer|comb~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1 .lut_mask = 16'hF0F8;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N27
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset~reg0_q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N6
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout  = (\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// (((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & !\UART|rs232_0|RS232_Out_Serializer|comb~0_combout )))) # (!\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & ((\UART|rs232_0|RS232_Out_Serializer|comb~0_combout ))))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datad(\UART|rs232_0|RS232_Out_Serializer|comb~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 16'h11A0;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N30
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout  = (\ram_top1|reset~reg0_q  & (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  & 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ))) # (!\ram_top1|reset~reg0_q  & ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ) # 
// ((!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  & \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ))))

	.dataa(\ram_top1|reset~reg0_q ),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2 .lut_mask = 16'h7530;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N24
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout  & (!\ram_top1|reset~reg0_q  & 
// ((!\UART|rs232_0|RS232_Out_Serializer|comb~0_combout ) # (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout ))))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.datac(\ram_top1|reset~reg0_q ),
	.datad(\UART|rs232_0|RS232_Out_Serializer|comb~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .lut_mask = 16'h040C;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N25
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N16
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|transmitting_data~0 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|transmitting_data~0_combout  = (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|all_bits_transmitted~q  & ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ) # 
// (\UART|rs232_0|RS232_Out_Serializer|transmitting_data~q )))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|all_bits_transmitted~q ),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datac(\UART|rs232_0|RS232_Out_Serializer|transmitting_data~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|transmitting_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|transmitting_data~0 .lut_mask = 16'h5454;
defparam \UART|rs232_0|RS232_Out_Serializer|transmitting_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N17
dffeas \UART|rs232_0|RS232_Out_Serializer|transmitting_data (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|transmitting_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset~reg0_q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|transmitting_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|transmitting_data .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|transmitting_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N28
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~3 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~3_combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal2~0_combout  & (!\ram_top1|reset~reg0_q  & \UART|rs232_0|RS232_Out_Serializer|transmitting_data~q ))

	.dataa(gnd),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal2~0_combout ),
	.datac(\ram_top1|reset~reg0_q ),
	.datad(\UART|rs232_0|RS232_Out_Serializer|transmitting_data~q ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~3 .lut_mask = 16'h0C00;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N6
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[0]~9 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[0]~9_combout  = \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [0] $ (VCC)
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[0]~10  = CARRY(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [0])

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[0]~9_combout ),
	.cout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[0]~10 ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[0]~9 .lut_mask = 16'h55AA;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N14
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~0 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~0_combout  = ((\ram_top1|reset~reg0_q ) # (!\UART|rs232_0|RS232_Out_Serializer|transmitting_data~q )) # (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~2_combout )

	.dataa(gnd),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~2_combout ),
	.datac(\ram_top1|reset~reg0_q ),
	.datad(\UART|rs232_0|RS232_Out_Serializer|transmitting_data~q ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~0 .lut_mask = 16'hF3FF;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N7
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[0] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N8
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[1]~11 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[1]~11_combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [1] & (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[0]~10 )) # 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [1] & ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[0]~10 ) # (GND)))
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[1]~12  = CARRY((!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[0]~10 ) # (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [1]))

	.dataa(gnd),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[0]~10 ),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[1]~11_combout ),
	.cout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[1]~12 ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[1]~11 .lut_mask = 16'h3C3F;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y34_N9
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[1] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[2]~13 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[2]~13_combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [2] & (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[1]~12  $ (GND))) # 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [2] & (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[1]~12  & VCC))
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[2]~14  = CARRY((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [2] & !\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[1]~12 ))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[1]~12 ),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[2]~13_combout ),
	.cout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[2]~14 ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[2]~13 .lut_mask = 16'hA50A;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y34_N11
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[2] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N12
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[3]~15 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[3]~15_combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [3] & (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[2]~14 )) # 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [3] & ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[2]~14 ) # (GND)))
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[3]~16  = CARRY((!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[2]~14 ) # (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [3]))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[2]~14 ),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[3]~15_combout ),
	.cout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[3]~16 ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[3]~15 .lut_mask = 16'h5A5F;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y34_N13
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[3] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~0 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~0_combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [2]) # ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [3]) # 
// ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [0]) # (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [1])))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [2]),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [3]),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [1]),
	.datad(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [0]),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~0 .lut_mask = 16'hFFEF;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N14
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[4]~17 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[4]~17_combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [4] & (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[3]~16  $ (GND))) # 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [4] & (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[3]~16  & VCC))
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[4]~18  = CARRY((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [4] & !\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[3]~16 ))

	.dataa(gnd),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[3]~16 ),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[4]~17_combout ),
	.cout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[4]~18 ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[4]~17 .lut_mask = 16'hC30C;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y34_N15
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[4] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N16
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[5]~19 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[5]~19_combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [5] & (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[4]~18 )) # 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [5] & ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[4]~18 ) # (GND)))
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[5]~20  = CARRY((!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[4]~18 ) # (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [5]))

	.dataa(gnd),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[4]~18 ),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[5]~19_combout ),
	.cout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[5]~20 ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[5]~19 .lut_mask = 16'h3C3F;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y34_N17
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[5]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[5] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N18
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[6]~21 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[6]~21_combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [6] & (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[5]~20  $ (GND))) # 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [6] & (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[5]~20  & VCC))
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[6]~22  = CARRY((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [6] & !\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[5]~20 ))

	.dataa(gnd),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[5]~20 ),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[6]~21_combout ),
	.cout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[6]~22 ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[6]~21 .lut_mask = 16'hC30C;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y34_N19
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[6]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[6] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N20
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[7]~23 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[7]~23_combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [7] & (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[6]~22 )) # 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [7] & ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[6]~22 ) # (GND)))
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[7]~24  = CARRY((!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[6]~22 ) # (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [7]))

	.dataa(gnd),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[6]~22 ),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[7]~23_combout ),
	.cout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[7]~24 ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[7]~23 .lut_mask = 16'h3C3F;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y34_N21
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[7]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[7] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N28
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~1 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~1_combout  = ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [6]) # ((!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [5]) # 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [4]))) # (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [7])

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [7]),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [6]),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [4]),
	.datad(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [5]),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~1 .lut_mask = 16'hDFFF;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N22
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[8]~25 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[8]~25_combout  = \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [8] $ (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[7]~24 )

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[7]~24 ),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[8]~25 .lut_mask = 16'hA5A5;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y34_N23
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[8]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[8] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N24
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~2 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~2_combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~0_combout ) # ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~1_combout ) # 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [8]))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~0_combout ),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~1_combout ),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~2 .lut_mask = 16'hEFEF;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N2
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[0]~4 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[0]~4_combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~3_combout  & (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [0] $ 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~2_combout )))

	.dataa(gnd),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~3_combout ),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [0]),
	.datad(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~2_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[0]~4 .lut_mask = 16'hC00C;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N3
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[0] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N22
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~1 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~1_combout  = (\UART|rs232_0|RS232_Out_Serializer|transmitting_data~q  & (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal2~0_combout  & (!\ram_top1|reset~reg0_q  & 
// !\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~2_combout )))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|transmitting_data~q ),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal2~0_combout ),
	.datac(\ram_top1|reset~reg0_q ),
	.datad(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~2_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~1 .lut_mask = 16'h0008;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N20
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[1]~5 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[1]~5_combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~3_combout  & (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [1] $ 
// (((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [0] & !\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~2_combout )))))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [0]),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~3_combout ),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [1]),
	.datad(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~2_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[1]~5 .lut_mask = 16'hC048;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N21
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[1] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N4
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Add1~0 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Add1~0_combout  = \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [2] $ (((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [0] & 
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [1])))

	.dataa(gnd),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [0]),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [2]),
	.datad(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [1]),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Add1~0 .lut_mask = 16'h3CF0;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N8
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~2 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~2_combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~1_combout  & ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Add1~0_combout ) # 
// ((!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~0_combout  & \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [2])))) # (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~1_combout  & 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~0_combout  & (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [2])))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~1_combout ),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~0_combout ),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [2]),
	.datad(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Add1~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~2 .lut_mask = 16'hBA30;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N9
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N10
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Add1~1 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Add1~1_combout  = \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [3] $ (((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [0] & 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [2] & \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [1]))))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [3]),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [0]),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [2]),
	.datad(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [1]),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Add1~1 .lut_mask = 16'h6AAA;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N6
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[3]~6 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[3]~6_combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~3_combout  & ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~2_combout  & 
// ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [3]))) # (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~2_combout  & (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Add1~1_combout ))))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Add1~1_combout ),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[2]~3_combout ),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [3]),
	.datad(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~2_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[3]~6 .lut_mask = 16'hC088;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N7
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[3] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N24
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal2~0 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal2~0_combout  = ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [0]) # ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [2]) # 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [1]))) # (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [3])

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [3]),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [0]),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [2]),
	.datad(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|bit_counter [1]),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal2~0 .lut_mask = 16'hFDFF;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N10
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|all_bits_transmitted~0 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|all_bits_transmitted~0_combout  = (!\ram_top1|reset~reg0_q  & !\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|reset~reg0_q ),
	.datad(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal2~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|all_bits_transmitted~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|all_bits_transmitted~0 .lut_mask = 16'h000F;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|all_bits_transmitted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N11
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|all_bits_transmitted (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|all_bits_transmitted~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|all_bits_transmitted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|all_bits_transmitted .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|all_bits_transmitted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N12
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  = (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|all_bits_transmitted~q  & (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & 
// !\UART|rs232_0|RS232_Out_Serializer|transmitting_data~q ))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|all_bits_transmitted~q ),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datac(gnd),
	.datad(\UART|rs232_0|RS232_Out_Serializer|transmitting_data~q ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0 .lut_mask = 16'h0044;
defparam \UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N8
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  = (\ram_top1|reset~reg0_q ) # (\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  $ (\UART|rs232_0|RS232_Out_Serializer|comb~0_combout ))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ),
	.datab(gnd),
	.datac(\ram_top1|reset~reg0_q ),
	.datad(\UART|rs232_0|RS232_Out_Serializer|comb~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 16'hF5FA;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N19
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_top1|reset~reg0_q ),
	.ena(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N20
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (((\UART|rs232_0|RS232_Out_Serializer|comb~0_combout ) # (VCC))))) # 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & (((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) # (GND))))
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY((\UART|rs232_0|RS232_Out_Serializer|comb~0_combout  $ 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])) # (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|comb~0_combout ),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.cout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y34_N21
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_top1|reset~reg0_q ),
	.ena(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N23
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_top1|reset~reg0_q ),
	.ena(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N16
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[0]~8 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[0]~8_combout  = \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ (GND)
// \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[0]~9  = CARRY(!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[0]~8_combout ),
	.cout(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[0]~9 ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[0]~8 .lut_mask = 16'hCC33;
defparam \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N18
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[1]~10 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[1]~10_combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & ((\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[0]~9 ) # 
// (GND))) # (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & (!\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[0]~9 ))
// \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[1]~11  = CARRY((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) # (!\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[0]~9 ))

	.dataa(gnd),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[0]~9 ),
	.combout(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[1]~10_combout ),
	.cout(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[1]~11 ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[1]~10 .lut_mask = 16'hC3CF;
defparam \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N20
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[2]~12 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[2]~12_combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & (!\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[1]~11  & 
// VCC)) # (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & (\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[1]~11  $ (GND)))
// \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[2]~13  = CARRY((!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & !\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[1]~11 ))

	.dataa(gnd),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[1]~11 ),
	.combout(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[2]~12_combout ),
	.cout(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[2]~13 ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[2]~12 .lut_mask = 16'h3C03;
defparam \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y34_N21
dffeas \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset~reg0_q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[2] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N19
dffeas \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset~reg0_q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[1] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N22
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[3]~14 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[3]~14_combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & ((\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[2]~13 ) # 
// (GND))) # (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & (!\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[2]~13 ))
// \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[3]~15  = CARRY((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # (!\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[2]~13 ))

	.dataa(gnd),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[2]~13 ),
	.combout(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[3]~14_combout ),
	.cout(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[3]~15 ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[3]~14 .lut_mask = 16'hC3CF;
defparam \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y34_N23
dffeas \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset~reg0_q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[3] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N17
dffeas \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset~reg0_q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[0] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N10
cycloneive_lcell_comb \UART|rs232_0|WideOr0~0 (
// Equation(s):
// \UART|rs232_0|WideOr0~0_combout  = (\UART|rs232_0|RS232_Out_Serializer|fifo_write_space [2]) # ((\UART|rs232_0|RS232_Out_Serializer|fifo_write_space [1]) # ((\UART|rs232_0|RS232_Out_Serializer|fifo_write_space [3]) # 
// (\UART|rs232_0|RS232_Out_Serializer|fifo_write_space [0])))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space [2]),
	.datab(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space [1]),
	.datac(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space [3]),
	.datad(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space [0]),
	.cin(gnd),
	.combout(\UART|rs232_0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \UART|rs232_0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N6
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .lut_mask = 16'h8000;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N16
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  & 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .lut_mask = 16'h8000;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N12
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  = (\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & (((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  
// & \UART|rs232_0|RS232_Out_Serializer|comb~0_combout )))) # (!\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & ((\UART|rs232_0|RS232_Out_Serializer|comb~0_combout  & 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout )) # (!\UART|rs232_0|RS232_Out_Serializer|comb~0_combout  & ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q )))))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.datab(\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datad(\UART|rs232_0|RS232_Out_Serializer|comb~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .lut_mask = 16'hE230;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N13
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset~reg0_q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N24
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[4]~16 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[4]~16_combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & (!\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[3]~15  & 
// VCC)) # (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & (\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[3]~15  $ (GND)))
// \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[4]~17  = CARRY((!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & !\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[3]~15 ))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[3]~15 ),
	.combout(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[4]~16_combout ),
	.cout(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[4]~17 ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[4]~16 .lut_mask = 16'h5A05;
defparam \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N26
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[5]~18 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[5]~18_combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & ((\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[4]~17 ) # 
// (GND))) # (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & (!\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[4]~17 ))
// \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[5]~19  = CARRY((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]) # (!\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[4]~17 ))

	.dataa(gnd),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[4]~17 ),
	.combout(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[5]~18_combout ),
	.cout(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[5]~19 ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[5]~18 .lut_mask = 16'hC3CF;
defparam \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N28
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[6]~20 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[6]~20_combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & (!\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[5]~19  & 
// VCC)) # (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & (\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[5]~19  $ (GND)))
// \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[6]~21  = CARRY((!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & !\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[5]~19 ))

	.dataa(gnd),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[5]~19 ),
	.combout(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[6]~20_combout ),
	.cout(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[6]~21 ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[6]~20 .lut_mask = 16'h3C03;
defparam \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N30
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[7]~22 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[7]~22_combout  = \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  $ (\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[6]~21 )

	.dataa(gnd),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[6]~21 ),
	.combout(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[7]~22 .lut_mask = 16'h3C3C;
defparam \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y34_N31
dffeas \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[7]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset~reg0_q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[7] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N29
dffeas \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset~reg0_q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[6] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N27
dffeas \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset~reg0_q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[5] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N25
dffeas \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset~reg0_q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[4] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|fifo_write_space[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N4
cycloneive_lcell_comb \UART|rs232_0|WideOr0~1 (
// Equation(s):
// \UART|rs232_0|WideOr0~1_combout  = (\UART|rs232_0|RS232_Out_Serializer|fifo_write_space [7]) # ((\UART|rs232_0|RS232_Out_Serializer|fifo_write_space [6]) # ((\UART|rs232_0|RS232_Out_Serializer|fifo_write_space [5]) # 
// (\UART|rs232_0|RS232_Out_Serializer|fifo_write_space [4])))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space [7]),
	.datab(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space [6]),
	.datac(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space [5]),
	.datad(\UART|rs232_0|RS232_Out_Serializer|fifo_write_space [4]),
	.cin(gnd),
	.combout(\UART|rs232_0|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \UART|rs232_0|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N13
dffeas \ram_top1|send_UART_data~reg0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|send_UART_data~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|send_UART_data~reg0 .is_wysiwyg = "true";
defparam \ram_top1|send_UART_data~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N2
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|comb~0 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|comb~0_combout  = (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & (\ram_top1|send_UART_data~reg0_q  & ((\UART|rs232_0|WideOr0~0_combout ) # 
// (\UART|rs232_0|WideOr0~1_combout ))))

	.dataa(\UART|rs232_0|WideOr0~0_combout ),
	.datab(\UART|rs232_0|WideOr0~1_combout ),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datad(\ram_top1|send_UART_data~reg0_q ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|comb~0 .lut_mask = 16'h0E00;
defparam \UART|rs232_0|RS232_Out_Serializer|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N4
cycloneive_lcell_comb \ram_top1|UART_data[2]~4 (
// Equation(s):
// \ram_top1|UART_data[2]~4_combout  = (!\ram_top1|state.finish_state~q  & (!\ram_top1|state.write_1_uart~q  & !\ram_top1|state.wait_1_uart~q ))

	.dataa(\ram_top1|state.finish_state~q ),
	.datab(gnd),
	.datac(\ram_top1|state.write_1_uart~q ),
	.datad(\ram_top1|state.wait_1_uart~q ),
	.cin(gnd),
	.combout(\ram_top1|UART_data[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|UART_data[2]~4 .lut_mask = 16'h0005;
defparam \ram_top1|UART_data[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N10
cycloneive_lcell_comb \ram_top1|UART_data[2]~1 (
// Equation(s):
// \ram_top1|UART_data[2]~1_combout  = (!\ram_top1|state.write_3_uart~q  & (!\ram_top1|state.wait_3_uart~q  & ((\ram_top1|state.write_2_uart~q ) # (\ram_top1|state.wait_2_uart~q ))))

	.dataa(\ram_top1|state.write_3_uart~q ),
	.datab(\ram_top1|state.write_2_uart~q ),
	.datac(\ram_top1|state.wait_2_uart~q ),
	.datad(\ram_top1|state.wait_3_uart~q ),
	.cin(gnd),
	.combout(\ram_top1|UART_data[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|UART_data[2]~1 .lut_mask = 16'h0054;
defparam \ram_top1|UART_data[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N28
cycloneive_lcell_comb \ram_top1|UART_data[2]~2 (
// Equation(s):
// \ram_top1|UART_data[2]~2_combout  = (!\ram_top1|UART_data[2]~1_combout  & (!\ram_top1|state.wait_4_uart~q  & !\ram_top1|state.write_4_uart~q ))

	.dataa(\ram_top1|UART_data[2]~1_combout ),
	.datab(\ram_top1|state.wait_4_uart~q ),
	.datac(\ram_top1|state.write_4_uart~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|UART_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|UART_data[2]~2 .lut_mask = 16'h0101;
defparam \ram_top1|UART_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N16
cycloneive_lcell_comb \ram_top1|UART_data[2]~0 (
// Equation(s):
// \ram_top1|UART_data[2]~0_combout  = (!\ram_top1|state.write_4_uart~q  & (!\ram_top1|state.wait_4_uart~q  & (!\ram_top1|state.write_3_uart~q  & !\ram_top1|state.wait_3_uart~q )))

	.dataa(\ram_top1|state.write_4_uart~q ),
	.datab(\ram_top1|state.wait_4_uart~q ),
	.datac(\ram_top1|state.write_3_uart~q ),
	.datad(\ram_top1|state.wait_3_uart~q ),
	.cin(gnd),
	.combout(\ram_top1|UART_data[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|UART_data[2]~0 .lut_mask = 16'h0001;
defparam \ram_top1|UART_data[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N2
cycloneive_lcell_comb \ram_top1|error_counter_2[0]~15 (
// Equation(s):
// \ram_top1|error_counter_2[0]~15_combout  = \ram_top1|error_counter_2 [0] $ (VCC)
// \ram_top1|error_counter_2[0]~16  = CARRY(\ram_top1|error_counter_2 [0])

	.dataa(gnd),
	.datab(\ram_top1|error_counter_2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram_top1|error_counter_2[0]~15_combout ),
	.cout(\ram_top1|error_counter_2[0]~16 ));
// synopsys translate_off
defparam \ram_top1|error_counter_2[0]~15 .lut_mask = 16'h33CC;
defparam \ram_top1|error_counter_2[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N30
cycloneive_lcell_comb \ram_top1|reset_error_counter~feeder (
// Equation(s):
// \ram_top1|reset_error_counter~feeder_combout  = \ram_top1|WideOr0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\ram_top1|reset_error_counter~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|reset_error_counter~feeder .lut_mask = 16'hFF00;
defparam \ram_top1|reset_error_counter~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N31
dffeas \ram_top1|reset_error_counter (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|reset_error_counter~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|reset_error_counter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|reset_error_counter .is_wysiwyg = "true";
defparam \ram_top1|reset_error_counter .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N0
cycloneive_lcell_comb \ram_top1|error_counter_2[14]~29 (
// Equation(s):
// \ram_top1|error_counter_2[14]~29_combout  = (\ram_top1|reset_error_counter~q ) # ((\ram_top1|latch_errors~q  & \ram_top1|RAM_Controller1|error_2~0_combout ))

	.dataa(\ram_top1|latch_errors~q ),
	.datab(\ram_top1|RAM_Controller1|error_2~0_combout ),
	.datac(gnd),
	.datad(\ram_top1|reset_error_counter~q ),
	.cin(gnd),
	.combout(\ram_top1|error_counter_2[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|error_counter_2[14]~29 .lut_mask = 16'hFF88;
defparam \ram_top1|error_counter_2[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N3
dffeas \ram_top1|error_counter_2[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|error_counter_2[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset_error_counter~q ),
	.sload(gnd),
	.ena(\ram_top1|error_counter_2[14]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|error_counter_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|error_counter_2[0] .is_wysiwyg = "true";
defparam \ram_top1|error_counter_2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N0
cycloneive_lcell_comb \ram_top1|error_counter_1[0]~15 (
// Equation(s):
// \ram_top1|error_counter_1[0]~15_combout  = \ram_top1|error_counter_1 [0] $ (VCC)
// \ram_top1|error_counter_1[0]~16  = CARRY(\ram_top1|error_counter_1 [0])

	.dataa(gnd),
	.datab(\ram_top1|error_counter_1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram_top1|error_counter_1[0]~15_combout ),
	.cout(\ram_top1|error_counter_1[0]~16 ));
// synopsys translate_off
defparam \ram_top1|error_counter_1[0]~15 .lut_mask = 16'h33CC;
defparam \ram_top1|error_counter_1[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N30
cycloneive_lcell_comb \ram_top1|error_counter_1[1]~29 (
// Equation(s):
// \ram_top1|error_counter_1[1]~29_combout  = (\ram_top1|reset_error_counter~q ) # ((\ram_top1|RAM_Controller1|error_1~0_combout  & \ram_top1|latch_errors~q ))

	.dataa(\ram_top1|RAM_Controller1|error_1~0_combout ),
	.datab(\ram_top1|latch_errors~q ),
	.datac(gnd),
	.datad(\ram_top1|reset_error_counter~q ),
	.cin(gnd),
	.combout(\ram_top1|error_counter_1[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|error_counter_1[1]~29 .lut_mask = 16'hFF88;
defparam \ram_top1|error_counter_1[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N1
dffeas \ram_top1|error_counter_1[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|error_counter_1[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset_error_counter~q ),
	.sload(gnd),
	.ena(\ram_top1|error_counter_1[1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|error_counter_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|error_counter_1[0] .is_wysiwyg = "true";
defparam \ram_top1|error_counter_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N0
cycloneive_lcell_comb \ram_top1|total_error_counter[0]~0 (
// Equation(s):
// \ram_top1|total_error_counter[0]~0_combout  = (\ram_top1|error_counter_2 [0] & (\ram_top1|error_counter_1 [0] $ (VCC))) # (!\ram_top1|error_counter_2 [0] & (\ram_top1|error_counter_1 [0] & VCC))
// \ram_top1|total_error_counter[0]~1  = CARRY((\ram_top1|error_counter_2 [0] & \ram_top1|error_counter_1 [0]))

	.dataa(\ram_top1|error_counter_2 [0]),
	.datab(\ram_top1|error_counter_1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram_top1|total_error_counter[0]~0_combout ),
	.cout(\ram_top1|total_error_counter[0]~1 ));
// synopsys translate_off
defparam \ram_top1|total_error_counter[0]~0 .lut_mask = 16'h6688;
defparam \ram_top1|total_error_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N20
cycloneive_lcell_comb \ram_top1|Selector18~0 (
// Equation(s):
// \ram_top1|Selector18~0_combout  = (\ram_top1|UART_data[2]~0_combout  & ((\ram_top1|UART_data[2]~2_combout  & (\pll1|frequency [0])) # (!\ram_top1|UART_data[2]~2_combout  & ((\ram_top1|total_error_counter[0]~0_combout ))))) # 
// (!\ram_top1|UART_data[2]~0_combout  & (((!\ram_top1|UART_data[2]~2_combout ))))

	.dataa(\ram_top1|UART_data[2]~0_combout ),
	.datab(\pll1|frequency [0]),
	.datac(\ram_top1|total_error_counter[0]~0_combout ),
	.datad(\ram_top1|UART_data[2]~2_combout ),
	.cin(gnd),
	.combout(\ram_top1|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector18~0 .lut_mask = 16'h88F5;
defparam \ram_top1|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N4
cycloneive_lcell_comb \ram_top1|error_counter_2[1]~17 (
// Equation(s):
// \ram_top1|error_counter_2[1]~17_combout  = (\ram_top1|error_counter_2 [1] & (!\ram_top1|error_counter_2[0]~16 )) # (!\ram_top1|error_counter_2 [1] & ((\ram_top1|error_counter_2[0]~16 ) # (GND)))
// \ram_top1|error_counter_2[1]~18  = CARRY((!\ram_top1|error_counter_2[0]~16 ) # (!\ram_top1|error_counter_2 [1]))

	.dataa(gnd),
	.datab(\ram_top1|error_counter_2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|error_counter_2[0]~16 ),
	.combout(\ram_top1|error_counter_2[1]~17_combout ),
	.cout(\ram_top1|error_counter_2[1]~18 ));
// synopsys translate_off
defparam \ram_top1|error_counter_2[1]~17 .lut_mask = 16'h3C3F;
defparam \ram_top1|error_counter_2[1]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y37_N5
dffeas \ram_top1|error_counter_2[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|error_counter_2[1]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset_error_counter~q ),
	.sload(gnd),
	.ena(\ram_top1|error_counter_2[14]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|error_counter_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|error_counter_2[1] .is_wysiwyg = "true";
defparam \ram_top1|error_counter_2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N6
cycloneive_lcell_comb \ram_top1|error_counter_2[2]~19 (
// Equation(s):
// \ram_top1|error_counter_2[2]~19_combout  = (\ram_top1|error_counter_2 [2] & (\ram_top1|error_counter_2[1]~18  $ (GND))) # (!\ram_top1|error_counter_2 [2] & (!\ram_top1|error_counter_2[1]~18  & VCC))
// \ram_top1|error_counter_2[2]~20  = CARRY((\ram_top1|error_counter_2 [2] & !\ram_top1|error_counter_2[1]~18 ))

	.dataa(\ram_top1|error_counter_2 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|error_counter_2[1]~18 ),
	.combout(\ram_top1|error_counter_2[2]~19_combout ),
	.cout(\ram_top1|error_counter_2[2]~20 ));
// synopsys translate_off
defparam \ram_top1|error_counter_2[2]~19 .lut_mask = 16'hA50A;
defparam \ram_top1|error_counter_2[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y37_N7
dffeas \ram_top1|error_counter_2[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|error_counter_2[2]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset_error_counter~q ),
	.sload(gnd),
	.ena(\ram_top1|error_counter_2[14]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|error_counter_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|error_counter_2[2] .is_wysiwyg = "true";
defparam \ram_top1|error_counter_2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N8
cycloneive_lcell_comb \ram_top1|error_counter_2[3]~21 (
// Equation(s):
// \ram_top1|error_counter_2[3]~21_combout  = (\ram_top1|error_counter_2 [3] & (!\ram_top1|error_counter_2[2]~20 )) # (!\ram_top1|error_counter_2 [3] & ((\ram_top1|error_counter_2[2]~20 ) # (GND)))
// \ram_top1|error_counter_2[3]~22  = CARRY((!\ram_top1|error_counter_2[2]~20 ) # (!\ram_top1|error_counter_2 [3]))

	.dataa(gnd),
	.datab(\ram_top1|error_counter_2 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|error_counter_2[2]~20 ),
	.combout(\ram_top1|error_counter_2[3]~21_combout ),
	.cout(\ram_top1|error_counter_2[3]~22 ));
// synopsys translate_off
defparam \ram_top1|error_counter_2[3]~21 .lut_mask = 16'h3C3F;
defparam \ram_top1|error_counter_2[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y37_N9
dffeas \ram_top1|error_counter_2[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|error_counter_2[3]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset_error_counter~q ),
	.sload(gnd),
	.ena(\ram_top1|error_counter_2[14]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|error_counter_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|error_counter_2[3] .is_wysiwyg = "true";
defparam \ram_top1|error_counter_2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N10
cycloneive_lcell_comb \ram_top1|error_counter_2[4]~23 (
// Equation(s):
// \ram_top1|error_counter_2[4]~23_combout  = (\ram_top1|error_counter_2 [4] & (\ram_top1|error_counter_2[3]~22  $ (GND))) # (!\ram_top1|error_counter_2 [4] & (!\ram_top1|error_counter_2[3]~22  & VCC))
// \ram_top1|error_counter_2[4]~24  = CARRY((\ram_top1|error_counter_2 [4] & !\ram_top1|error_counter_2[3]~22 ))

	.dataa(\ram_top1|error_counter_2 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|error_counter_2[3]~22 ),
	.combout(\ram_top1|error_counter_2[4]~23_combout ),
	.cout(\ram_top1|error_counter_2[4]~24 ));
// synopsys translate_off
defparam \ram_top1|error_counter_2[4]~23 .lut_mask = 16'hA50A;
defparam \ram_top1|error_counter_2[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y37_N11
dffeas \ram_top1|error_counter_2[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|error_counter_2[4]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset_error_counter~q ),
	.sload(gnd),
	.ena(\ram_top1|error_counter_2[14]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|error_counter_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|error_counter_2[4] .is_wysiwyg = "true";
defparam \ram_top1|error_counter_2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N12
cycloneive_lcell_comb \ram_top1|error_counter_2[5]~25 (
// Equation(s):
// \ram_top1|error_counter_2[5]~25_combout  = (\ram_top1|error_counter_2 [5] & (!\ram_top1|error_counter_2[4]~24 )) # (!\ram_top1|error_counter_2 [5] & ((\ram_top1|error_counter_2[4]~24 ) # (GND)))
// \ram_top1|error_counter_2[5]~26  = CARRY((!\ram_top1|error_counter_2[4]~24 ) # (!\ram_top1|error_counter_2 [5]))

	.dataa(\ram_top1|error_counter_2 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|error_counter_2[4]~24 ),
	.combout(\ram_top1|error_counter_2[5]~25_combout ),
	.cout(\ram_top1|error_counter_2[5]~26 ));
// synopsys translate_off
defparam \ram_top1|error_counter_2[5]~25 .lut_mask = 16'h5A5F;
defparam \ram_top1|error_counter_2[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y37_N13
dffeas \ram_top1|error_counter_2[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|error_counter_2[5]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset_error_counter~q ),
	.sload(gnd),
	.ena(\ram_top1|error_counter_2[14]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|error_counter_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|error_counter_2[5] .is_wysiwyg = "true";
defparam \ram_top1|error_counter_2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N14
cycloneive_lcell_comb \ram_top1|error_counter_2[6]~27 (
// Equation(s):
// \ram_top1|error_counter_2[6]~27_combout  = (\ram_top1|error_counter_2 [6] & (\ram_top1|error_counter_2[5]~26  $ (GND))) # (!\ram_top1|error_counter_2 [6] & (!\ram_top1|error_counter_2[5]~26  & VCC))
// \ram_top1|error_counter_2[6]~28  = CARRY((\ram_top1|error_counter_2 [6] & !\ram_top1|error_counter_2[5]~26 ))

	.dataa(gnd),
	.datab(\ram_top1|error_counter_2 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|error_counter_2[5]~26 ),
	.combout(\ram_top1|error_counter_2[6]~27_combout ),
	.cout(\ram_top1|error_counter_2[6]~28 ));
// synopsys translate_off
defparam \ram_top1|error_counter_2[6]~27 .lut_mask = 16'hC30C;
defparam \ram_top1|error_counter_2[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y37_N15
dffeas \ram_top1|error_counter_2[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|error_counter_2[6]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset_error_counter~q ),
	.sload(gnd),
	.ena(\ram_top1|error_counter_2[14]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|error_counter_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|error_counter_2[6] .is_wysiwyg = "true";
defparam \ram_top1|error_counter_2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N2
cycloneive_lcell_comb \ram_top1|error_counter_1[1]~17 (
// Equation(s):
// \ram_top1|error_counter_1[1]~17_combout  = (\ram_top1|error_counter_1 [1] & (!\ram_top1|error_counter_1[0]~16 )) # (!\ram_top1|error_counter_1 [1] & ((\ram_top1|error_counter_1[0]~16 ) # (GND)))
// \ram_top1|error_counter_1[1]~18  = CARRY((!\ram_top1|error_counter_1[0]~16 ) # (!\ram_top1|error_counter_1 [1]))

	.dataa(gnd),
	.datab(\ram_top1|error_counter_1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|error_counter_1[0]~16 ),
	.combout(\ram_top1|error_counter_1[1]~17_combout ),
	.cout(\ram_top1|error_counter_1[1]~18 ));
// synopsys translate_off
defparam \ram_top1|error_counter_1[1]~17 .lut_mask = 16'h3C3F;
defparam \ram_top1|error_counter_1[1]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y37_N3
dffeas \ram_top1|error_counter_1[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|error_counter_1[1]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset_error_counter~q ),
	.sload(gnd),
	.ena(\ram_top1|error_counter_1[1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|error_counter_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|error_counter_1[1] .is_wysiwyg = "true";
defparam \ram_top1|error_counter_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N4
cycloneive_lcell_comb \ram_top1|error_counter_1[2]~19 (
// Equation(s):
// \ram_top1|error_counter_1[2]~19_combout  = (\ram_top1|error_counter_1 [2] & (\ram_top1|error_counter_1[1]~18  $ (GND))) # (!\ram_top1|error_counter_1 [2] & (!\ram_top1|error_counter_1[1]~18  & VCC))
// \ram_top1|error_counter_1[2]~20  = CARRY((\ram_top1|error_counter_1 [2] & !\ram_top1|error_counter_1[1]~18 ))

	.dataa(gnd),
	.datab(\ram_top1|error_counter_1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|error_counter_1[1]~18 ),
	.combout(\ram_top1|error_counter_1[2]~19_combout ),
	.cout(\ram_top1|error_counter_1[2]~20 ));
// synopsys translate_off
defparam \ram_top1|error_counter_1[2]~19 .lut_mask = 16'hC30C;
defparam \ram_top1|error_counter_1[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y37_N5
dffeas \ram_top1|error_counter_1[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|error_counter_1[2]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset_error_counter~q ),
	.sload(gnd),
	.ena(\ram_top1|error_counter_1[1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|error_counter_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|error_counter_1[2] .is_wysiwyg = "true";
defparam \ram_top1|error_counter_1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N6
cycloneive_lcell_comb \ram_top1|error_counter_1[3]~21 (
// Equation(s):
// \ram_top1|error_counter_1[3]~21_combout  = (\ram_top1|error_counter_1 [3] & (!\ram_top1|error_counter_1[2]~20 )) # (!\ram_top1|error_counter_1 [3] & ((\ram_top1|error_counter_1[2]~20 ) # (GND)))
// \ram_top1|error_counter_1[3]~22  = CARRY((!\ram_top1|error_counter_1[2]~20 ) # (!\ram_top1|error_counter_1 [3]))

	.dataa(\ram_top1|error_counter_1 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|error_counter_1[2]~20 ),
	.combout(\ram_top1|error_counter_1[3]~21_combout ),
	.cout(\ram_top1|error_counter_1[3]~22 ));
// synopsys translate_off
defparam \ram_top1|error_counter_1[3]~21 .lut_mask = 16'h5A5F;
defparam \ram_top1|error_counter_1[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y37_N7
dffeas \ram_top1|error_counter_1[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|error_counter_1[3]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset_error_counter~q ),
	.sload(gnd),
	.ena(\ram_top1|error_counter_1[1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|error_counter_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|error_counter_1[3] .is_wysiwyg = "true";
defparam \ram_top1|error_counter_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N8
cycloneive_lcell_comb \ram_top1|error_counter_1[4]~23 (
// Equation(s):
// \ram_top1|error_counter_1[4]~23_combout  = (\ram_top1|error_counter_1 [4] & (\ram_top1|error_counter_1[3]~22  $ (GND))) # (!\ram_top1|error_counter_1 [4] & (!\ram_top1|error_counter_1[3]~22  & VCC))
// \ram_top1|error_counter_1[4]~24  = CARRY((\ram_top1|error_counter_1 [4] & !\ram_top1|error_counter_1[3]~22 ))

	.dataa(gnd),
	.datab(\ram_top1|error_counter_1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|error_counter_1[3]~22 ),
	.combout(\ram_top1|error_counter_1[4]~23_combout ),
	.cout(\ram_top1|error_counter_1[4]~24 ));
// synopsys translate_off
defparam \ram_top1|error_counter_1[4]~23 .lut_mask = 16'hC30C;
defparam \ram_top1|error_counter_1[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y37_N9
dffeas \ram_top1|error_counter_1[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|error_counter_1[4]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset_error_counter~q ),
	.sload(gnd),
	.ena(\ram_top1|error_counter_1[1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|error_counter_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|error_counter_1[4] .is_wysiwyg = "true";
defparam \ram_top1|error_counter_1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N10
cycloneive_lcell_comb \ram_top1|error_counter_1[5]~25 (
// Equation(s):
// \ram_top1|error_counter_1[5]~25_combout  = (\ram_top1|error_counter_1 [5] & (!\ram_top1|error_counter_1[4]~24 )) # (!\ram_top1|error_counter_1 [5] & ((\ram_top1|error_counter_1[4]~24 ) # (GND)))
// \ram_top1|error_counter_1[5]~26  = CARRY((!\ram_top1|error_counter_1[4]~24 ) # (!\ram_top1|error_counter_1 [5]))

	.dataa(\ram_top1|error_counter_1 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|error_counter_1[4]~24 ),
	.combout(\ram_top1|error_counter_1[5]~25_combout ),
	.cout(\ram_top1|error_counter_1[5]~26 ));
// synopsys translate_off
defparam \ram_top1|error_counter_1[5]~25 .lut_mask = 16'h5A5F;
defparam \ram_top1|error_counter_1[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y37_N11
dffeas \ram_top1|error_counter_1[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|error_counter_1[5]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset_error_counter~q ),
	.sload(gnd),
	.ena(\ram_top1|error_counter_1[1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|error_counter_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|error_counter_1[5] .is_wysiwyg = "true";
defparam \ram_top1|error_counter_1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N12
cycloneive_lcell_comb \ram_top1|error_counter_1[6]~27 (
// Equation(s):
// \ram_top1|error_counter_1[6]~27_combout  = (\ram_top1|error_counter_1 [6] & (\ram_top1|error_counter_1[5]~26  $ (GND))) # (!\ram_top1|error_counter_1 [6] & (!\ram_top1|error_counter_1[5]~26  & VCC))
// \ram_top1|error_counter_1[6]~28  = CARRY((\ram_top1|error_counter_1 [6] & !\ram_top1|error_counter_1[5]~26 ))

	.dataa(\ram_top1|error_counter_1 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|error_counter_1[5]~26 ),
	.combout(\ram_top1|error_counter_1[6]~27_combout ),
	.cout(\ram_top1|error_counter_1[6]~28 ));
// synopsys translate_off
defparam \ram_top1|error_counter_1[6]~27 .lut_mask = 16'hA50A;
defparam \ram_top1|error_counter_1[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y37_N13
dffeas \ram_top1|error_counter_1[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|error_counter_1[6]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset_error_counter~q ),
	.sload(gnd),
	.ena(\ram_top1|error_counter_1[1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|error_counter_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|error_counter_1[6] .is_wysiwyg = "true";
defparam \ram_top1|error_counter_1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N2
cycloneive_lcell_comb \ram_top1|total_error_counter[1]~2 (
// Equation(s):
// \ram_top1|total_error_counter[1]~2_combout  = (\ram_top1|error_counter_1 [1] & ((\ram_top1|error_counter_2 [1] & (\ram_top1|total_error_counter[0]~1  & VCC)) # (!\ram_top1|error_counter_2 [1] & (!\ram_top1|total_error_counter[0]~1 )))) # 
// (!\ram_top1|error_counter_1 [1] & ((\ram_top1|error_counter_2 [1] & (!\ram_top1|total_error_counter[0]~1 )) # (!\ram_top1|error_counter_2 [1] & ((\ram_top1|total_error_counter[0]~1 ) # (GND)))))
// \ram_top1|total_error_counter[1]~3  = CARRY((\ram_top1|error_counter_1 [1] & (!\ram_top1|error_counter_2 [1] & !\ram_top1|total_error_counter[0]~1 )) # (!\ram_top1|error_counter_1 [1] & ((!\ram_top1|total_error_counter[0]~1 ) # (!\ram_top1|error_counter_2 
// [1]))))

	.dataa(\ram_top1|error_counter_1 [1]),
	.datab(\ram_top1|error_counter_2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|total_error_counter[0]~1 ),
	.combout(\ram_top1|total_error_counter[1]~2_combout ),
	.cout(\ram_top1|total_error_counter[1]~3 ));
// synopsys translate_off
defparam \ram_top1|total_error_counter[1]~2 .lut_mask = 16'h9617;
defparam \ram_top1|total_error_counter[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N4
cycloneive_lcell_comb \ram_top1|total_error_counter[2]~4 (
// Equation(s):
// \ram_top1|total_error_counter[2]~4_combout  = ((\ram_top1|error_counter_1 [2] $ (\ram_top1|error_counter_2 [2] $ (!\ram_top1|total_error_counter[1]~3 )))) # (GND)
// \ram_top1|total_error_counter[2]~5  = CARRY((\ram_top1|error_counter_1 [2] & ((\ram_top1|error_counter_2 [2]) # (!\ram_top1|total_error_counter[1]~3 ))) # (!\ram_top1|error_counter_1 [2] & (\ram_top1|error_counter_2 [2] & 
// !\ram_top1|total_error_counter[1]~3 )))

	.dataa(\ram_top1|error_counter_1 [2]),
	.datab(\ram_top1|error_counter_2 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|total_error_counter[1]~3 ),
	.combout(\ram_top1|total_error_counter[2]~4_combout ),
	.cout(\ram_top1|total_error_counter[2]~5 ));
// synopsys translate_off
defparam \ram_top1|total_error_counter[2]~4 .lut_mask = 16'h698E;
defparam \ram_top1|total_error_counter[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N6
cycloneive_lcell_comb \ram_top1|total_error_counter[3]~6 (
// Equation(s):
// \ram_top1|total_error_counter[3]~6_combout  = (\ram_top1|error_counter_1 [3] & ((\ram_top1|error_counter_2 [3] & (\ram_top1|total_error_counter[2]~5  & VCC)) # (!\ram_top1|error_counter_2 [3] & (!\ram_top1|total_error_counter[2]~5 )))) # 
// (!\ram_top1|error_counter_1 [3] & ((\ram_top1|error_counter_2 [3] & (!\ram_top1|total_error_counter[2]~5 )) # (!\ram_top1|error_counter_2 [3] & ((\ram_top1|total_error_counter[2]~5 ) # (GND)))))
// \ram_top1|total_error_counter[3]~7  = CARRY((\ram_top1|error_counter_1 [3] & (!\ram_top1|error_counter_2 [3] & !\ram_top1|total_error_counter[2]~5 )) # (!\ram_top1|error_counter_1 [3] & ((!\ram_top1|total_error_counter[2]~5 ) # (!\ram_top1|error_counter_2 
// [3]))))

	.dataa(\ram_top1|error_counter_1 [3]),
	.datab(\ram_top1|error_counter_2 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|total_error_counter[2]~5 ),
	.combout(\ram_top1|total_error_counter[3]~6_combout ),
	.cout(\ram_top1|total_error_counter[3]~7 ));
// synopsys translate_off
defparam \ram_top1|total_error_counter[3]~6 .lut_mask = 16'h9617;
defparam \ram_top1|total_error_counter[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N8
cycloneive_lcell_comb \ram_top1|total_error_counter[4]~8 (
// Equation(s):
// \ram_top1|total_error_counter[4]~8_combout  = ((\ram_top1|error_counter_2 [4] $ (\ram_top1|error_counter_1 [4] $ (!\ram_top1|total_error_counter[3]~7 )))) # (GND)
// \ram_top1|total_error_counter[4]~9  = CARRY((\ram_top1|error_counter_2 [4] & ((\ram_top1|error_counter_1 [4]) # (!\ram_top1|total_error_counter[3]~7 ))) # (!\ram_top1|error_counter_2 [4] & (\ram_top1|error_counter_1 [4] & 
// !\ram_top1|total_error_counter[3]~7 )))

	.dataa(\ram_top1|error_counter_2 [4]),
	.datab(\ram_top1|error_counter_1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|total_error_counter[3]~7 ),
	.combout(\ram_top1|total_error_counter[4]~8_combout ),
	.cout(\ram_top1|total_error_counter[4]~9 ));
// synopsys translate_off
defparam \ram_top1|total_error_counter[4]~8 .lut_mask = 16'h698E;
defparam \ram_top1|total_error_counter[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N10
cycloneive_lcell_comb \ram_top1|total_error_counter[5]~10 (
// Equation(s):
// \ram_top1|total_error_counter[5]~10_combout  = (\ram_top1|error_counter_2 [5] & ((\ram_top1|error_counter_1 [5] & (\ram_top1|total_error_counter[4]~9  & VCC)) # (!\ram_top1|error_counter_1 [5] & (!\ram_top1|total_error_counter[4]~9 )))) # 
// (!\ram_top1|error_counter_2 [5] & ((\ram_top1|error_counter_1 [5] & (!\ram_top1|total_error_counter[4]~9 )) # (!\ram_top1|error_counter_1 [5] & ((\ram_top1|total_error_counter[4]~9 ) # (GND)))))
// \ram_top1|total_error_counter[5]~11  = CARRY((\ram_top1|error_counter_2 [5] & (!\ram_top1|error_counter_1 [5] & !\ram_top1|total_error_counter[4]~9 )) # (!\ram_top1|error_counter_2 [5] & ((!\ram_top1|total_error_counter[4]~9 ) # 
// (!\ram_top1|error_counter_1 [5]))))

	.dataa(\ram_top1|error_counter_2 [5]),
	.datab(\ram_top1|error_counter_1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|total_error_counter[4]~9 ),
	.combout(\ram_top1|total_error_counter[5]~10_combout ),
	.cout(\ram_top1|total_error_counter[5]~11 ));
// synopsys translate_off
defparam \ram_top1|total_error_counter[5]~10 .lut_mask = 16'h9617;
defparam \ram_top1|total_error_counter[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N12
cycloneive_lcell_comb \ram_top1|total_error_counter[6]~12 (
// Equation(s):
// \ram_top1|total_error_counter[6]~12_combout  = ((\ram_top1|error_counter_2 [6] $ (\ram_top1|error_counter_1 [6] $ (!\ram_top1|total_error_counter[5]~11 )))) # (GND)
// \ram_top1|total_error_counter[6]~13  = CARRY((\ram_top1|error_counter_2 [6] & ((\ram_top1|error_counter_1 [6]) # (!\ram_top1|total_error_counter[5]~11 ))) # (!\ram_top1|error_counter_2 [6] & (\ram_top1|error_counter_1 [6] & 
// !\ram_top1|total_error_counter[5]~11 )))

	.dataa(\ram_top1|error_counter_2 [6]),
	.datab(\ram_top1|error_counter_1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|total_error_counter[5]~11 ),
	.combout(\ram_top1|total_error_counter[6]~12_combout ),
	.cout(\ram_top1|total_error_counter[6]~13 ));
// synopsys translate_off
defparam \ram_top1|total_error_counter[6]~12 .lut_mask = 16'h698E;
defparam \ram_top1|total_error_counter[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N16
cycloneive_lcell_comb \ram_top1|error_counter_2[7]~30 (
// Equation(s):
// \ram_top1|error_counter_2[7]~30_combout  = (\ram_top1|error_counter_2 [7] & (!\ram_top1|error_counter_2[6]~28 )) # (!\ram_top1|error_counter_2 [7] & ((\ram_top1|error_counter_2[6]~28 ) # (GND)))
// \ram_top1|error_counter_2[7]~31  = CARRY((!\ram_top1|error_counter_2[6]~28 ) # (!\ram_top1|error_counter_2 [7]))

	.dataa(gnd),
	.datab(\ram_top1|error_counter_2 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|error_counter_2[6]~28 ),
	.combout(\ram_top1|error_counter_2[7]~30_combout ),
	.cout(\ram_top1|error_counter_2[7]~31 ));
// synopsys translate_off
defparam \ram_top1|error_counter_2[7]~30 .lut_mask = 16'h3C3F;
defparam \ram_top1|error_counter_2[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y37_N17
dffeas \ram_top1|error_counter_2[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|error_counter_2[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset_error_counter~q ),
	.sload(gnd),
	.ena(\ram_top1|error_counter_2[14]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|error_counter_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|error_counter_2[7] .is_wysiwyg = "true";
defparam \ram_top1|error_counter_2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N18
cycloneive_lcell_comb \ram_top1|error_counter_2[8]~32 (
// Equation(s):
// \ram_top1|error_counter_2[8]~32_combout  = (\ram_top1|error_counter_2 [8] & (\ram_top1|error_counter_2[7]~31  $ (GND))) # (!\ram_top1|error_counter_2 [8] & (!\ram_top1|error_counter_2[7]~31  & VCC))
// \ram_top1|error_counter_2[8]~33  = CARRY((\ram_top1|error_counter_2 [8] & !\ram_top1|error_counter_2[7]~31 ))

	.dataa(gnd),
	.datab(\ram_top1|error_counter_2 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|error_counter_2[7]~31 ),
	.combout(\ram_top1|error_counter_2[8]~32_combout ),
	.cout(\ram_top1|error_counter_2[8]~33 ));
// synopsys translate_off
defparam \ram_top1|error_counter_2[8]~32 .lut_mask = 16'hC30C;
defparam \ram_top1|error_counter_2[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y37_N19
dffeas \ram_top1|error_counter_2[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|error_counter_2[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset_error_counter~q ),
	.sload(gnd),
	.ena(\ram_top1|error_counter_2[14]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|error_counter_2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|error_counter_2[8] .is_wysiwyg = "true";
defparam \ram_top1|error_counter_2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N20
cycloneive_lcell_comb \ram_top1|error_counter_2[9]~34 (
// Equation(s):
// \ram_top1|error_counter_2[9]~34_combout  = (\ram_top1|error_counter_2 [9] & (!\ram_top1|error_counter_2[8]~33 )) # (!\ram_top1|error_counter_2 [9] & ((\ram_top1|error_counter_2[8]~33 ) # (GND)))
// \ram_top1|error_counter_2[9]~35  = CARRY((!\ram_top1|error_counter_2[8]~33 ) # (!\ram_top1|error_counter_2 [9]))

	.dataa(gnd),
	.datab(\ram_top1|error_counter_2 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|error_counter_2[8]~33 ),
	.combout(\ram_top1|error_counter_2[9]~34_combout ),
	.cout(\ram_top1|error_counter_2[9]~35 ));
// synopsys translate_off
defparam \ram_top1|error_counter_2[9]~34 .lut_mask = 16'h3C3F;
defparam \ram_top1|error_counter_2[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y37_N21
dffeas \ram_top1|error_counter_2[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|error_counter_2[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset_error_counter~q ),
	.sload(gnd),
	.ena(\ram_top1|error_counter_2[14]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|error_counter_2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|error_counter_2[9] .is_wysiwyg = "true";
defparam \ram_top1|error_counter_2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N22
cycloneive_lcell_comb \ram_top1|error_counter_2[10]~36 (
// Equation(s):
// \ram_top1|error_counter_2[10]~36_combout  = (\ram_top1|error_counter_2 [10] & (\ram_top1|error_counter_2[9]~35  $ (GND))) # (!\ram_top1|error_counter_2 [10] & (!\ram_top1|error_counter_2[9]~35  & VCC))
// \ram_top1|error_counter_2[10]~37  = CARRY((\ram_top1|error_counter_2 [10] & !\ram_top1|error_counter_2[9]~35 ))

	.dataa(\ram_top1|error_counter_2 [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|error_counter_2[9]~35 ),
	.combout(\ram_top1|error_counter_2[10]~36_combout ),
	.cout(\ram_top1|error_counter_2[10]~37 ));
// synopsys translate_off
defparam \ram_top1|error_counter_2[10]~36 .lut_mask = 16'hA50A;
defparam \ram_top1|error_counter_2[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y37_N23
dffeas \ram_top1|error_counter_2[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|error_counter_2[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset_error_counter~q ),
	.sload(gnd),
	.ena(\ram_top1|error_counter_2[14]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|error_counter_2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|error_counter_2[10] .is_wysiwyg = "true";
defparam \ram_top1|error_counter_2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N24
cycloneive_lcell_comb \ram_top1|error_counter_2[11]~38 (
// Equation(s):
// \ram_top1|error_counter_2[11]~38_combout  = (\ram_top1|error_counter_2 [11] & (!\ram_top1|error_counter_2[10]~37 )) # (!\ram_top1|error_counter_2 [11] & ((\ram_top1|error_counter_2[10]~37 ) # (GND)))
// \ram_top1|error_counter_2[11]~39  = CARRY((!\ram_top1|error_counter_2[10]~37 ) # (!\ram_top1|error_counter_2 [11]))

	.dataa(gnd),
	.datab(\ram_top1|error_counter_2 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|error_counter_2[10]~37 ),
	.combout(\ram_top1|error_counter_2[11]~38_combout ),
	.cout(\ram_top1|error_counter_2[11]~39 ));
// synopsys translate_off
defparam \ram_top1|error_counter_2[11]~38 .lut_mask = 16'h3C3F;
defparam \ram_top1|error_counter_2[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y37_N25
dffeas \ram_top1|error_counter_2[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|error_counter_2[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset_error_counter~q ),
	.sload(gnd),
	.ena(\ram_top1|error_counter_2[14]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|error_counter_2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|error_counter_2[11] .is_wysiwyg = "true";
defparam \ram_top1|error_counter_2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N26
cycloneive_lcell_comb \ram_top1|error_counter_2[12]~40 (
// Equation(s):
// \ram_top1|error_counter_2[12]~40_combout  = (\ram_top1|error_counter_2 [12] & (\ram_top1|error_counter_2[11]~39  $ (GND))) # (!\ram_top1|error_counter_2 [12] & (!\ram_top1|error_counter_2[11]~39  & VCC))
// \ram_top1|error_counter_2[12]~41  = CARRY((\ram_top1|error_counter_2 [12] & !\ram_top1|error_counter_2[11]~39 ))

	.dataa(\ram_top1|error_counter_2 [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|error_counter_2[11]~39 ),
	.combout(\ram_top1|error_counter_2[12]~40_combout ),
	.cout(\ram_top1|error_counter_2[12]~41 ));
// synopsys translate_off
defparam \ram_top1|error_counter_2[12]~40 .lut_mask = 16'hA50A;
defparam \ram_top1|error_counter_2[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y37_N27
dffeas \ram_top1|error_counter_2[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|error_counter_2[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset_error_counter~q ),
	.sload(gnd),
	.ena(\ram_top1|error_counter_2[14]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|error_counter_2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|error_counter_2[12] .is_wysiwyg = "true";
defparam \ram_top1|error_counter_2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N14
cycloneive_lcell_comb \ram_top1|error_counter_1[7]~30 (
// Equation(s):
// \ram_top1|error_counter_1[7]~30_combout  = (\ram_top1|error_counter_1 [7] & (!\ram_top1|error_counter_1[6]~28 )) # (!\ram_top1|error_counter_1 [7] & ((\ram_top1|error_counter_1[6]~28 ) # (GND)))
// \ram_top1|error_counter_1[7]~31  = CARRY((!\ram_top1|error_counter_1[6]~28 ) # (!\ram_top1|error_counter_1 [7]))

	.dataa(gnd),
	.datab(\ram_top1|error_counter_1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|error_counter_1[6]~28 ),
	.combout(\ram_top1|error_counter_1[7]~30_combout ),
	.cout(\ram_top1|error_counter_1[7]~31 ));
// synopsys translate_off
defparam \ram_top1|error_counter_1[7]~30 .lut_mask = 16'h3C3F;
defparam \ram_top1|error_counter_1[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y37_N15
dffeas \ram_top1|error_counter_1[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|error_counter_1[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset_error_counter~q ),
	.sload(gnd),
	.ena(\ram_top1|error_counter_1[1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|error_counter_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|error_counter_1[7] .is_wysiwyg = "true";
defparam \ram_top1|error_counter_1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N16
cycloneive_lcell_comb \ram_top1|error_counter_1[8]~32 (
// Equation(s):
// \ram_top1|error_counter_1[8]~32_combout  = (\ram_top1|error_counter_1 [8] & (\ram_top1|error_counter_1[7]~31  $ (GND))) # (!\ram_top1|error_counter_1 [8] & (!\ram_top1|error_counter_1[7]~31  & VCC))
// \ram_top1|error_counter_1[8]~33  = CARRY((\ram_top1|error_counter_1 [8] & !\ram_top1|error_counter_1[7]~31 ))

	.dataa(gnd),
	.datab(\ram_top1|error_counter_1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|error_counter_1[7]~31 ),
	.combout(\ram_top1|error_counter_1[8]~32_combout ),
	.cout(\ram_top1|error_counter_1[8]~33 ));
// synopsys translate_off
defparam \ram_top1|error_counter_1[8]~32 .lut_mask = 16'hC30C;
defparam \ram_top1|error_counter_1[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y37_N17
dffeas \ram_top1|error_counter_1[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|error_counter_1[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset_error_counter~q ),
	.sload(gnd),
	.ena(\ram_top1|error_counter_1[1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|error_counter_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|error_counter_1[8] .is_wysiwyg = "true";
defparam \ram_top1|error_counter_1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N18
cycloneive_lcell_comb \ram_top1|error_counter_1[9]~34 (
// Equation(s):
// \ram_top1|error_counter_1[9]~34_combout  = (\ram_top1|error_counter_1 [9] & (!\ram_top1|error_counter_1[8]~33 )) # (!\ram_top1|error_counter_1 [9] & ((\ram_top1|error_counter_1[8]~33 ) # (GND)))
// \ram_top1|error_counter_1[9]~35  = CARRY((!\ram_top1|error_counter_1[8]~33 ) # (!\ram_top1|error_counter_1 [9]))

	.dataa(gnd),
	.datab(\ram_top1|error_counter_1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|error_counter_1[8]~33 ),
	.combout(\ram_top1|error_counter_1[9]~34_combout ),
	.cout(\ram_top1|error_counter_1[9]~35 ));
// synopsys translate_off
defparam \ram_top1|error_counter_1[9]~34 .lut_mask = 16'h3C3F;
defparam \ram_top1|error_counter_1[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y37_N19
dffeas \ram_top1|error_counter_1[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|error_counter_1[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset_error_counter~q ),
	.sload(gnd),
	.ena(\ram_top1|error_counter_1[1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|error_counter_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|error_counter_1[9] .is_wysiwyg = "true";
defparam \ram_top1|error_counter_1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N20
cycloneive_lcell_comb \ram_top1|error_counter_1[10]~36 (
// Equation(s):
// \ram_top1|error_counter_1[10]~36_combout  = (\ram_top1|error_counter_1 [10] & (\ram_top1|error_counter_1[9]~35  $ (GND))) # (!\ram_top1|error_counter_1 [10] & (!\ram_top1|error_counter_1[9]~35  & VCC))
// \ram_top1|error_counter_1[10]~37  = CARRY((\ram_top1|error_counter_1 [10] & !\ram_top1|error_counter_1[9]~35 ))

	.dataa(gnd),
	.datab(\ram_top1|error_counter_1 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|error_counter_1[9]~35 ),
	.combout(\ram_top1|error_counter_1[10]~36_combout ),
	.cout(\ram_top1|error_counter_1[10]~37 ));
// synopsys translate_off
defparam \ram_top1|error_counter_1[10]~36 .lut_mask = 16'hC30C;
defparam \ram_top1|error_counter_1[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y37_N21
dffeas \ram_top1|error_counter_1[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|error_counter_1[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset_error_counter~q ),
	.sload(gnd),
	.ena(\ram_top1|error_counter_1[1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|error_counter_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|error_counter_1[10] .is_wysiwyg = "true";
defparam \ram_top1|error_counter_1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N22
cycloneive_lcell_comb \ram_top1|error_counter_1[11]~38 (
// Equation(s):
// \ram_top1|error_counter_1[11]~38_combout  = (\ram_top1|error_counter_1 [11] & (!\ram_top1|error_counter_1[10]~37 )) # (!\ram_top1|error_counter_1 [11] & ((\ram_top1|error_counter_1[10]~37 ) # (GND)))
// \ram_top1|error_counter_1[11]~39  = CARRY((!\ram_top1|error_counter_1[10]~37 ) # (!\ram_top1|error_counter_1 [11]))

	.dataa(\ram_top1|error_counter_1 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|error_counter_1[10]~37 ),
	.combout(\ram_top1|error_counter_1[11]~38_combout ),
	.cout(\ram_top1|error_counter_1[11]~39 ));
// synopsys translate_off
defparam \ram_top1|error_counter_1[11]~38 .lut_mask = 16'h5A5F;
defparam \ram_top1|error_counter_1[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y37_N23
dffeas \ram_top1|error_counter_1[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|error_counter_1[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset_error_counter~q ),
	.sload(gnd),
	.ena(\ram_top1|error_counter_1[1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|error_counter_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|error_counter_1[11] .is_wysiwyg = "true";
defparam \ram_top1|error_counter_1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N24
cycloneive_lcell_comb \ram_top1|error_counter_1[12]~40 (
// Equation(s):
// \ram_top1|error_counter_1[12]~40_combout  = (\ram_top1|error_counter_1 [12] & (\ram_top1|error_counter_1[11]~39  $ (GND))) # (!\ram_top1|error_counter_1 [12] & (!\ram_top1|error_counter_1[11]~39  & VCC))
// \ram_top1|error_counter_1[12]~41  = CARRY((\ram_top1|error_counter_1 [12] & !\ram_top1|error_counter_1[11]~39 ))

	.dataa(gnd),
	.datab(\ram_top1|error_counter_1 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|error_counter_1[11]~39 ),
	.combout(\ram_top1|error_counter_1[12]~40_combout ),
	.cout(\ram_top1|error_counter_1[12]~41 ));
// synopsys translate_off
defparam \ram_top1|error_counter_1[12]~40 .lut_mask = 16'hC30C;
defparam \ram_top1|error_counter_1[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y37_N25
dffeas \ram_top1|error_counter_1[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|error_counter_1[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset_error_counter~q ),
	.sload(gnd),
	.ena(\ram_top1|error_counter_1[1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|error_counter_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|error_counter_1[12] .is_wysiwyg = "true";
defparam \ram_top1|error_counter_1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N14
cycloneive_lcell_comb \ram_top1|total_error_counter[7]~14 (
// Equation(s):
// \ram_top1|total_error_counter[7]~14_combout  = (\ram_top1|error_counter_2 [7] & ((\ram_top1|error_counter_1 [7] & (\ram_top1|total_error_counter[6]~13  & VCC)) # (!\ram_top1|error_counter_1 [7] & (!\ram_top1|total_error_counter[6]~13 )))) # 
// (!\ram_top1|error_counter_2 [7] & ((\ram_top1|error_counter_1 [7] & (!\ram_top1|total_error_counter[6]~13 )) # (!\ram_top1|error_counter_1 [7] & ((\ram_top1|total_error_counter[6]~13 ) # (GND)))))
// \ram_top1|total_error_counter[7]~15  = CARRY((\ram_top1|error_counter_2 [7] & (!\ram_top1|error_counter_1 [7] & !\ram_top1|total_error_counter[6]~13 )) # (!\ram_top1|error_counter_2 [7] & ((!\ram_top1|total_error_counter[6]~13 ) # 
// (!\ram_top1|error_counter_1 [7]))))

	.dataa(\ram_top1|error_counter_2 [7]),
	.datab(\ram_top1|error_counter_1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|total_error_counter[6]~13 ),
	.combout(\ram_top1|total_error_counter[7]~14_combout ),
	.cout(\ram_top1|total_error_counter[7]~15 ));
// synopsys translate_off
defparam \ram_top1|total_error_counter[7]~14 .lut_mask = 16'h9617;
defparam \ram_top1|total_error_counter[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N16
cycloneive_lcell_comb \ram_top1|total_error_counter[8]~16 (
// Equation(s):
// \ram_top1|total_error_counter[8]~16_combout  = ((\ram_top1|error_counter_2 [8] $ (\ram_top1|error_counter_1 [8] $ (!\ram_top1|total_error_counter[7]~15 )))) # (GND)
// \ram_top1|total_error_counter[8]~17  = CARRY((\ram_top1|error_counter_2 [8] & ((\ram_top1|error_counter_1 [8]) # (!\ram_top1|total_error_counter[7]~15 ))) # (!\ram_top1|error_counter_2 [8] & (\ram_top1|error_counter_1 [8] & 
// !\ram_top1|total_error_counter[7]~15 )))

	.dataa(\ram_top1|error_counter_2 [8]),
	.datab(\ram_top1|error_counter_1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|total_error_counter[7]~15 ),
	.combout(\ram_top1|total_error_counter[8]~16_combout ),
	.cout(\ram_top1|total_error_counter[8]~17 ));
// synopsys translate_off
defparam \ram_top1|total_error_counter[8]~16 .lut_mask = 16'h698E;
defparam \ram_top1|total_error_counter[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N18
cycloneive_lcell_comb \ram_top1|total_error_counter[9]~18 (
// Equation(s):
// \ram_top1|total_error_counter[9]~18_combout  = (\ram_top1|error_counter_2 [9] & ((\ram_top1|error_counter_1 [9] & (\ram_top1|total_error_counter[8]~17  & VCC)) # (!\ram_top1|error_counter_1 [9] & (!\ram_top1|total_error_counter[8]~17 )))) # 
// (!\ram_top1|error_counter_2 [9] & ((\ram_top1|error_counter_1 [9] & (!\ram_top1|total_error_counter[8]~17 )) # (!\ram_top1|error_counter_1 [9] & ((\ram_top1|total_error_counter[8]~17 ) # (GND)))))
// \ram_top1|total_error_counter[9]~19  = CARRY((\ram_top1|error_counter_2 [9] & (!\ram_top1|error_counter_1 [9] & !\ram_top1|total_error_counter[8]~17 )) # (!\ram_top1|error_counter_2 [9] & ((!\ram_top1|total_error_counter[8]~17 ) # 
// (!\ram_top1|error_counter_1 [9]))))

	.dataa(\ram_top1|error_counter_2 [9]),
	.datab(\ram_top1|error_counter_1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|total_error_counter[8]~17 ),
	.combout(\ram_top1|total_error_counter[9]~18_combout ),
	.cout(\ram_top1|total_error_counter[9]~19 ));
// synopsys translate_off
defparam \ram_top1|total_error_counter[9]~18 .lut_mask = 16'h9617;
defparam \ram_top1|total_error_counter[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N20
cycloneive_lcell_comb \ram_top1|total_error_counter[10]~20 (
// Equation(s):
// \ram_top1|total_error_counter[10]~20_combout  = ((\ram_top1|error_counter_1 [10] $ (\ram_top1|error_counter_2 [10] $ (!\ram_top1|total_error_counter[9]~19 )))) # (GND)
// \ram_top1|total_error_counter[10]~21  = CARRY((\ram_top1|error_counter_1 [10] & ((\ram_top1|error_counter_2 [10]) # (!\ram_top1|total_error_counter[9]~19 ))) # (!\ram_top1|error_counter_1 [10] & (\ram_top1|error_counter_2 [10] & 
// !\ram_top1|total_error_counter[9]~19 )))

	.dataa(\ram_top1|error_counter_1 [10]),
	.datab(\ram_top1|error_counter_2 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|total_error_counter[9]~19 ),
	.combout(\ram_top1|total_error_counter[10]~20_combout ),
	.cout(\ram_top1|total_error_counter[10]~21 ));
// synopsys translate_off
defparam \ram_top1|total_error_counter[10]~20 .lut_mask = 16'h698E;
defparam \ram_top1|total_error_counter[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N22
cycloneive_lcell_comb \ram_top1|total_error_counter[11]~22 (
// Equation(s):
// \ram_top1|total_error_counter[11]~22_combout  = (\ram_top1|error_counter_1 [11] & ((\ram_top1|error_counter_2 [11] & (\ram_top1|total_error_counter[10]~21  & VCC)) # (!\ram_top1|error_counter_2 [11] & (!\ram_top1|total_error_counter[10]~21 )))) # 
// (!\ram_top1|error_counter_1 [11] & ((\ram_top1|error_counter_2 [11] & (!\ram_top1|total_error_counter[10]~21 )) # (!\ram_top1|error_counter_2 [11] & ((\ram_top1|total_error_counter[10]~21 ) # (GND)))))
// \ram_top1|total_error_counter[11]~23  = CARRY((\ram_top1|error_counter_1 [11] & (!\ram_top1|error_counter_2 [11] & !\ram_top1|total_error_counter[10]~21 )) # (!\ram_top1|error_counter_1 [11] & ((!\ram_top1|total_error_counter[10]~21 ) # 
// (!\ram_top1|error_counter_2 [11]))))

	.dataa(\ram_top1|error_counter_1 [11]),
	.datab(\ram_top1|error_counter_2 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|total_error_counter[10]~21 ),
	.combout(\ram_top1|total_error_counter[11]~22_combout ),
	.cout(\ram_top1|total_error_counter[11]~23 ));
// synopsys translate_off
defparam \ram_top1|total_error_counter[11]~22 .lut_mask = 16'h9617;
defparam \ram_top1|total_error_counter[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N24
cycloneive_lcell_comb \ram_top1|total_error_counter[12]~24 (
// Equation(s):
// \ram_top1|total_error_counter[12]~24_combout  = ((\ram_top1|error_counter_2 [12] $ (\ram_top1|error_counter_1 [12] $ (!\ram_top1|total_error_counter[11]~23 )))) # (GND)
// \ram_top1|total_error_counter[12]~25  = CARRY((\ram_top1|error_counter_2 [12] & ((\ram_top1|error_counter_1 [12]) # (!\ram_top1|total_error_counter[11]~23 ))) # (!\ram_top1|error_counter_2 [12] & (\ram_top1|error_counter_1 [12] & 
// !\ram_top1|total_error_counter[11]~23 )))

	.dataa(\ram_top1|error_counter_2 [12]),
	.datab(\ram_top1|error_counter_1 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|total_error_counter[11]~23 ),
	.combout(\ram_top1|total_error_counter[12]~24_combout ),
	.cout(\ram_top1|total_error_counter[12]~25 ));
// synopsys translate_off
defparam \ram_top1|total_error_counter[12]~24 .lut_mask = 16'h698E;
defparam \ram_top1|total_error_counter[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N30
cycloneive_lcell_comb \ram_top1|Selector18~1 (
// Equation(s):
// \ram_top1|Selector18~1_combout  = (\ram_top1|UART_data[2]~0_combout  & (\ram_top1|Selector18~0_combout )) # (!\ram_top1|UART_data[2]~0_combout  & ((\ram_top1|Selector18~0_combout  & ((\ram_top1|total_error_counter[12]~24_combout ))) # 
// (!\ram_top1|Selector18~0_combout  & (\ram_top1|total_error_counter[6]~12_combout ))))

	.dataa(\ram_top1|UART_data[2]~0_combout ),
	.datab(\ram_top1|Selector18~0_combout ),
	.datac(\ram_top1|total_error_counter[6]~12_combout ),
	.datad(\ram_top1|total_error_counter[12]~24_combout ),
	.cin(gnd),
	.combout(\ram_top1|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector18~1 .lut_mask = 16'hDC98;
defparam \ram_top1|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N14
cycloneive_lcell_comb \ram_top1|UART_data~3 (
// Equation(s):
// \ram_top1|UART_data~3_combout  = (\ram_top1|state.wait_3_uart~q ) # (\ram_top1|state.write_3_uart~q )

	.dataa(gnd),
	.datab(\ram_top1|state.wait_3_uart~q ),
	.datac(\ram_top1|state.write_3_uart~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|UART_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|UART_data~3 .lut_mask = 16'hFCFC;
defparam \ram_top1|UART_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N28
cycloneive_lcell_comb \ram_top1|Selector18~2 (
// Equation(s):
// \ram_top1|Selector18~2_combout  = (\ram_top1|Selector18~1_combout  & ((\ram_top1|UART_data[2]~4_combout ) # ((\ram_top1|UART_data~3_combout ) # (!\ram_top1|UART_data[2]~2_combout ))))

	.dataa(\ram_top1|UART_data[2]~4_combout ),
	.datab(\ram_top1|UART_data[2]~2_combout ),
	.datac(\ram_top1|Selector18~1_combout ),
	.datad(\ram_top1|UART_data~3_combout ),
	.cin(gnd),
	.combout(\ram_top1|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector18~2 .lut_mask = 16'hF0B0;
defparam \ram_top1|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N29
dffeas \ram_top1|UART_data[0]~reg0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|Selector18~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|UART_data[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|UART_data[0]~reg0 .is_wysiwyg = "true";
defparam \ram_top1|UART_data[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N10
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N28
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout  = (\ram_top1|reset~reg0_q ) # (\UART|rs232_0|RS232_Out_Serializer|comb~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|reset~reg0_q ),
	.datad(\UART|rs232_0|RS232_Out_Serializer|comb~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 16'hFFF0;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N11
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_top1|reset~reg0_q ),
	.ena(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N12
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y35_N13
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_top1|reset~reg0_q ),
	.ena(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N14
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y35_N15
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_top1|reset~reg0_q ),
	.ena(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N16
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y35_N17
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_top1|reset~reg0_q ),
	.ena(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N18
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y35_N19
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_top1|reset~reg0_q ),
	.ena(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N20
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY((!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y35_N21
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_top1|reset~reg0_q ),
	.ena(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N22
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] $ 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT )

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hA5A5;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y35_N23
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_top1|reset~reg0_q ),
	.ena(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N28
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = (!\ram_top1|reset~reg0_q  & !\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q )

	.dataa(\ram_top1|reset~reg0_q ),
	.datab(gnd),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 16'h0505;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N18
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[2]~4 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[2]~4_combout  = (\ram_top1|reset~reg0_q ) # ((!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|all_bits_transmitted~q  & 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & !\UART|rs232_0|RS232_Out_Serializer|transmitting_data~q )))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|all_bits_transmitted~q ),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datac(\ram_top1|reset~reg0_q ),
	.datad(\UART|rs232_0|RS232_Out_Serializer|transmitting_data~q ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[2]~4 .lut_mask = 16'hF0F4;
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N29
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N22
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout  = (!\ram_top1|reset~reg0_q  & ((\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q )) # (!\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0])))))

	.dataa(\ram_top1|reset~reg0_q ),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.datad(\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 16'h1150;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N23
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N14
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout  = (\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q )) # (!\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0])))

	.dataa(gnd),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.datad(\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 16'h33F0;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N14
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout  = \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] $ (VCC)
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.cout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N0
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = (\ram_top1|reset~reg0_q ) # ((!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & 
// \UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ))

	.dataa(gnd),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(\ram_top1|reset~reg0_q ),
	.datad(\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 16'hF3F0;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N15
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_top1|reset~reg0_q ),
	.ena(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N20
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout  = (!\ram_top1|reset~reg0_q  & ((\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) # (!\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1])))))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datab(\ram_top1|reset~reg0_q ),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.datad(\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 16'h2230;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N21
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N14
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout  = (\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) # (!\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1])))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.datac(gnd),
	.datad(\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 16'hAACC;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N16
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT )) # (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (GND)))
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY((!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.cout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y35_N17
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_top1|reset~reg0_q ),
	.ena(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N10
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout  = (!\ram_top1|reset~reg0_q  & ((\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])) # (!\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2])))))

	.dataa(\ram_top1|reset~reg0_q ),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.datad(\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 16'h4450;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N11
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N12
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))) # (!\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(gnd),
	.datad(\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 16'hCCAA;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N18
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  $ (GND))) # (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  & VCC))
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// !\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.cout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y35_N19
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_top1|reset~reg0_q ),
	.ena(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N26
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout  = (!\ram_top1|reset~reg0_q  & ((\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # (!\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3])))))

	.dataa(\ram_top1|reset~reg0_q ),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.datad(\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 16'h4450;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N27
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N4
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout  = (\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # (!\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3])))

	.dataa(gnd),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.datad(\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 16'hCCF0;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N20
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT )) # (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # (GND)))
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY((!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.cout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y35_N21
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_top1|reset~reg0_q ),
	.ena(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N4
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout  = (!\ram_top1|reset~reg0_q  & ((\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))) # (!\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]))))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ),
	.datab(\ram_top1|reset~reg0_q ),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.datad(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 16'h3210;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N5
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N26
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout  = (\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3])) # (!\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4])))

	.dataa(gnd),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.datad(\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 16'hCCF0;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N22
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  $ (GND))) # (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  & VCC))
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// !\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.cout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y35_N23
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_top1|reset~reg0_q ),
	.ena(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N8
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout  = (!\ram_top1|reset~reg0_q  & ((\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]))) # (!\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]))))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ),
	.datab(\ram_top1|reset~reg0_q ),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.datad(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 16'h3210;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N9
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N18
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout  = (\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4])) # (!\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5])))

	.dataa(gnd),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.datad(\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 16'hCCF0;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N24
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout  = \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] $ 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT )

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 16'h5A5A;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y35_N25
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_top1|reset~reg0_q ),
	.ena(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N30
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout  = (!\ram_top1|reset~reg0_q  & ((\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5])) # (!\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6])))))

	.dataa(\ram_top1|reset~reg0_q ),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.datad(\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 16'h4450;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N31
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N8
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout  = (\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5])) # (!\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & 
// ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6])))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datab(gnd),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.datad(\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 16'hAAF0;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N12
cycloneive_lcell_comb \ram_top1|Selector17~0 (
// Equation(s):
// \ram_top1|Selector17~0_combout  = (\ram_top1|UART_data~3_combout  & (((\pll1|frequency [1])) # (!\ram_top1|UART_data[2]~0_combout ))) # (!\ram_top1|UART_data~3_combout  & (\ram_top1|UART_data[2]~4_combout  & ((\pll1|frequency [1]) # 
// (!\ram_top1|UART_data[2]~0_combout ))))

	.dataa(\ram_top1|UART_data~3_combout ),
	.datab(\ram_top1|UART_data[2]~0_combout ),
	.datac(\pll1|frequency [1]),
	.datad(\ram_top1|UART_data[2]~4_combout ),
	.cin(gnd),
	.combout(\ram_top1|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector17~0 .lut_mask = 16'hF3A2;
defparam \ram_top1|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N22
cycloneive_lcell_comb \ram_top1|Selector17~1 (
// Equation(s):
// \ram_top1|Selector17~1_combout  = (\ram_top1|UART_data[2]~2_combout  & (\ram_top1|Selector17~0_combout  & ((\ram_top1|UART_data[2]~0_combout ) # (\ram_top1|total_error_counter[7]~14_combout )))) # (!\ram_top1|UART_data[2]~2_combout  & 
// (\ram_top1|UART_data[2]~0_combout ))

	.dataa(\ram_top1|UART_data[2]~0_combout ),
	.datab(\ram_top1|UART_data[2]~2_combout ),
	.datac(\ram_top1|total_error_counter[7]~14_combout ),
	.datad(\ram_top1|Selector17~0_combout ),
	.cin(gnd),
	.combout(\ram_top1|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector17~1 .lut_mask = 16'hEA22;
defparam \ram_top1|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N28
cycloneive_lcell_comb \ram_top1|error_counter_2[13]~42 (
// Equation(s):
// \ram_top1|error_counter_2[13]~42_combout  = (\ram_top1|error_counter_2 [13] & (!\ram_top1|error_counter_2[12]~41 )) # (!\ram_top1|error_counter_2 [13] & ((\ram_top1|error_counter_2[12]~41 ) # (GND)))
// \ram_top1|error_counter_2[13]~43  = CARRY((!\ram_top1|error_counter_2[12]~41 ) # (!\ram_top1|error_counter_2 [13]))

	.dataa(gnd),
	.datab(\ram_top1|error_counter_2 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|error_counter_2[12]~41 ),
	.combout(\ram_top1|error_counter_2[13]~42_combout ),
	.cout(\ram_top1|error_counter_2[13]~43 ));
// synopsys translate_off
defparam \ram_top1|error_counter_2[13]~42 .lut_mask = 16'h3C3F;
defparam \ram_top1|error_counter_2[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y37_N29
dffeas \ram_top1|error_counter_2[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|error_counter_2[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset_error_counter~q ),
	.sload(gnd),
	.ena(\ram_top1|error_counter_2[14]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|error_counter_2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|error_counter_2[13] .is_wysiwyg = "true";
defparam \ram_top1|error_counter_2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N26
cycloneive_lcell_comb \ram_top1|error_counter_1[13]~42 (
// Equation(s):
// \ram_top1|error_counter_1[13]~42_combout  = (\ram_top1|error_counter_1 [13] & (!\ram_top1|error_counter_1[12]~41 )) # (!\ram_top1|error_counter_1 [13] & ((\ram_top1|error_counter_1[12]~41 ) # (GND)))
// \ram_top1|error_counter_1[13]~43  = CARRY((!\ram_top1|error_counter_1[12]~41 ) # (!\ram_top1|error_counter_1 [13]))

	.dataa(\ram_top1|error_counter_1 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|error_counter_1[12]~41 ),
	.combout(\ram_top1|error_counter_1[13]~42_combout ),
	.cout(\ram_top1|error_counter_1[13]~43 ));
// synopsys translate_off
defparam \ram_top1|error_counter_1[13]~42 .lut_mask = 16'h5A5F;
defparam \ram_top1|error_counter_1[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y37_N27
dffeas \ram_top1|error_counter_1[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|error_counter_1[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset_error_counter~q ),
	.sload(gnd),
	.ena(\ram_top1|error_counter_1[1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|error_counter_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|error_counter_1[13] .is_wysiwyg = "true";
defparam \ram_top1|error_counter_1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N26
cycloneive_lcell_comb \ram_top1|total_error_counter[13]~26 (
// Equation(s):
// \ram_top1|total_error_counter[13]~26_combout  = (\ram_top1|error_counter_2 [13] & ((\ram_top1|error_counter_1 [13] & (\ram_top1|total_error_counter[12]~25  & VCC)) # (!\ram_top1|error_counter_1 [13] & (!\ram_top1|total_error_counter[12]~25 )))) # 
// (!\ram_top1|error_counter_2 [13] & ((\ram_top1|error_counter_1 [13] & (!\ram_top1|total_error_counter[12]~25 )) # (!\ram_top1|error_counter_1 [13] & ((\ram_top1|total_error_counter[12]~25 ) # (GND)))))
// \ram_top1|total_error_counter[13]~27  = CARRY((\ram_top1|error_counter_2 [13] & (!\ram_top1|error_counter_1 [13] & !\ram_top1|total_error_counter[12]~25 )) # (!\ram_top1|error_counter_2 [13] & ((!\ram_top1|total_error_counter[12]~25 ) # 
// (!\ram_top1|error_counter_1 [13]))))

	.dataa(\ram_top1|error_counter_2 [13]),
	.datab(\ram_top1|error_counter_1 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|total_error_counter[12]~25 ),
	.combout(\ram_top1|total_error_counter[13]~26_combout ),
	.cout(\ram_top1|total_error_counter[13]~27 ));
// synopsys translate_off
defparam \ram_top1|total_error_counter[13]~26 .lut_mask = 16'h9617;
defparam \ram_top1|total_error_counter[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N14
cycloneive_lcell_comb \ram_top1|Selector17~2 (
// Equation(s):
// \ram_top1|Selector17~2_combout  = (\ram_top1|UART_data[2]~2_combout  & (((\ram_top1|Selector17~1_combout )))) # (!\ram_top1|UART_data[2]~2_combout  & ((\ram_top1|Selector17~1_combout  & (\ram_top1|total_error_counter[1]~2_combout )) # 
// (!\ram_top1|Selector17~1_combout  & ((\ram_top1|total_error_counter[13]~26_combout )))))

	.dataa(\ram_top1|total_error_counter[1]~2_combout ),
	.datab(\ram_top1|UART_data[2]~2_combout ),
	.datac(\ram_top1|Selector17~1_combout ),
	.datad(\ram_top1|total_error_counter[13]~26_combout ),
	.cin(gnd),
	.combout(\ram_top1|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector17~2 .lut_mask = 16'hE3E0;
defparam \ram_top1|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N15
dffeas \ram_top1|UART_data[1]~reg0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|Selector17~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|UART_data[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|UART_data[1]~reg0 .is_wysiwyg = "true";
defparam \ram_top1|UART_data[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N28
cycloneive_lcell_comb \ram_top1|error_counter_1[14]~44 (
// Equation(s):
// \ram_top1|error_counter_1[14]~44_combout  = \ram_top1|error_counter_1 [14] $ (!\ram_top1|error_counter_1[13]~43 )

	.dataa(\ram_top1|error_counter_1 [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ram_top1|error_counter_1[13]~43 ),
	.combout(\ram_top1|error_counter_1[14]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|error_counter_1[14]~44 .lut_mask = 16'hA5A5;
defparam \ram_top1|error_counter_1[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y37_N29
dffeas \ram_top1|error_counter_1[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|error_counter_1[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset_error_counter~q ),
	.sload(gnd),
	.ena(\ram_top1|error_counter_1[1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|error_counter_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|error_counter_1[14] .is_wysiwyg = "true";
defparam \ram_top1|error_counter_1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N30
cycloneive_lcell_comb \ram_top1|error_counter_2[14]~44 (
// Equation(s):
// \ram_top1|error_counter_2[14]~44_combout  = \ram_top1|error_counter_2 [14] $ (!\ram_top1|error_counter_2[13]~43 )

	.dataa(\ram_top1|error_counter_2 [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ram_top1|error_counter_2[13]~43 ),
	.combout(\ram_top1|error_counter_2[14]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|error_counter_2[14]~44 .lut_mask = 16'hA5A5;
defparam \ram_top1|error_counter_2[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y37_N31
dffeas \ram_top1|error_counter_2[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|error_counter_2[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|reset_error_counter~q ),
	.sload(gnd),
	.ena(\ram_top1|error_counter_2[14]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|error_counter_2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|error_counter_2[14] .is_wysiwyg = "true";
defparam \ram_top1|error_counter_2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N28
cycloneive_lcell_comb \ram_top1|total_error_counter[14]~28 (
// Equation(s):
// \ram_top1|total_error_counter[14]~28_combout  = ((\ram_top1|error_counter_1 [14] $ (\ram_top1|error_counter_2 [14] $ (!\ram_top1|total_error_counter[13]~27 )))) # (GND)
// \ram_top1|total_error_counter[14]~29  = CARRY((\ram_top1|error_counter_1 [14] & ((\ram_top1|error_counter_2 [14]) # (!\ram_top1|total_error_counter[13]~27 ))) # (!\ram_top1|error_counter_1 [14] & (\ram_top1|error_counter_2 [14] & 
// !\ram_top1|total_error_counter[13]~27 )))

	.dataa(\ram_top1|error_counter_1 [14]),
	.datab(\ram_top1|error_counter_2 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|total_error_counter[13]~27 ),
	.combout(\ram_top1|total_error_counter[14]~28_combout ),
	.cout(\ram_top1|total_error_counter[14]~29 ));
// synopsys translate_off
defparam \ram_top1|total_error_counter[14]~28 .lut_mask = 16'h698E;
defparam \ram_top1|total_error_counter[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N4
cycloneive_lcell_comb \ram_top1|Selector16~0 (
// Equation(s):
// \ram_top1|Selector16~0_combout  = (\ram_top1|UART_data[2]~0_combout  & ((\ram_top1|UART_data[2]~2_combout  & (\pll1|frequency [2])) # (!\ram_top1|UART_data[2]~2_combout  & ((\ram_top1|total_error_counter[2]~4_combout ))))) # 
// (!\ram_top1|UART_data[2]~0_combout  & (!\ram_top1|UART_data[2]~2_combout ))

	.dataa(\ram_top1|UART_data[2]~0_combout ),
	.datab(\ram_top1|UART_data[2]~2_combout ),
	.datac(\pll1|frequency [2]),
	.datad(\ram_top1|total_error_counter[2]~4_combout ),
	.cin(gnd),
	.combout(\ram_top1|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector16~0 .lut_mask = 16'hB391;
defparam \ram_top1|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N26
cycloneive_lcell_comb \ram_top1|Selector16~1 (
// Equation(s):
// \ram_top1|Selector16~1_combout  = (\ram_top1|UART_data[2]~0_combout  & (((\ram_top1|Selector16~0_combout )))) # (!\ram_top1|UART_data[2]~0_combout  & ((\ram_top1|Selector16~0_combout  & (\ram_top1|total_error_counter[14]~28_combout )) # 
// (!\ram_top1|Selector16~0_combout  & ((\ram_top1|total_error_counter[8]~16_combout )))))

	.dataa(\ram_top1|UART_data[2]~0_combout ),
	.datab(\ram_top1|total_error_counter[14]~28_combout ),
	.datac(\ram_top1|Selector16~0_combout ),
	.datad(\ram_top1|total_error_counter[8]~16_combout ),
	.cin(gnd),
	.combout(\ram_top1|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector16~1 .lut_mask = 16'hE5E0;
defparam \ram_top1|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N24
cycloneive_lcell_comb \ram_top1|Selector16~2 (
// Equation(s):
// \ram_top1|Selector16~2_combout  = (\ram_top1|Selector16~1_combout  & ((\ram_top1|UART_data[2]~4_combout ) # ((\ram_top1|UART_data~3_combout ) # (!\ram_top1|UART_data[2]~2_combout ))))

	.dataa(\ram_top1|UART_data[2]~4_combout ),
	.datab(\ram_top1|UART_data[2]~2_combout ),
	.datac(\ram_top1|Selector16~1_combout ),
	.datad(\ram_top1|UART_data~3_combout ),
	.cin(gnd),
	.combout(\ram_top1|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector16~2 .lut_mask = 16'hF0B0;
defparam \ram_top1|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N25
dffeas \ram_top1|UART_data[2]~reg0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|Selector16~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|UART_data[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|UART_data[2]~reg0 .is_wysiwyg = "true";
defparam \ram_top1|UART_data[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N8
cycloneive_lcell_comb \ram_top1|Selector15~0 (
// Equation(s):
// \ram_top1|Selector15~0_combout  = (\ram_top1|UART_data~3_combout  & (((\pll1|frequency [3])) # (!\ram_top1|UART_data[2]~0_combout ))) # (!\ram_top1|UART_data~3_combout  & (\ram_top1|UART_data[2]~4_combout  & ((\pll1|frequency [3]) # 
// (!\ram_top1|UART_data[2]~0_combout ))))

	.dataa(\ram_top1|UART_data~3_combout ),
	.datab(\ram_top1|UART_data[2]~0_combout ),
	.datac(\pll1|frequency [3]),
	.datad(\ram_top1|UART_data[2]~4_combout ),
	.cin(gnd),
	.combout(\ram_top1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector15~0 .lut_mask = 16'hF3A2;
defparam \ram_top1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N10
cycloneive_lcell_comb \ram_top1|Selector15~1 (
// Equation(s):
// \ram_top1|Selector15~1_combout  = (\ram_top1|UART_data[2]~2_combout  & (\ram_top1|Selector15~0_combout  & ((\ram_top1|UART_data[2]~0_combout ) # (\ram_top1|total_error_counter[9]~18_combout )))) # (!\ram_top1|UART_data[2]~2_combout  & 
// (\ram_top1|UART_data[2]~0_combout ))

	.dataa(\ram_top1|UART_data[2]~0_combout ),
	.datab(\ram_top1|UART_data[2]~2_combout ),
	.datac(\ram_top1|Selector15~0_combout ),
	.datad(\ram_top1|total_error_counter[9]~18_combout ),
	.cin(gnd),
	.combout(\ram_top1|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector15~1 .lut_mask = 16'hE2A2;
defparam \ram_top1|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N30
cycloneive_lcell_comb \ram_top1|Add3~0 (
// Equation(s):
// \ram_top1|Add3~0_combout  = \ram_top1|total_error_counter[14]~29 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ram_top1|total_error_counter[14]~29 ),
	.combout(\ram_top1|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Add3~0 .lut_mask = 16'hF0F0;
defparam \ram_top1|Add3~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N18
cycloneive_lcell_comb \ram_top1|Selector15~2 (
// Equation(s):
// \ram_top1|Selector15~2_combout  = (\ram_top1|Selector15~1_combout  & ((\ram_top1|UART_data[2]~2_combout ) # ((\ram_top1|total_error_counter[3]~6_combout )))) # (!\ram_top1|Selector15~1_combout  & (!\ram_top1|UART_data[2]~2_combout  & 
// (\ram_top1|Add3~0_combout )))

	.dataa(\ram_top1|Selector15~1_combout ),
	.datab(\ram_top1|UART_data[2]~2_combout ),
	.datac(\ram_top1|Add3~0_combout ),
	.datad(\ram_top1|total_error_counter[3]~6_combout ),
	.cin(gnd),
	.combout(\ram_top1|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector15~2 .lut_mask = 16'hBA98;
defparam \ram_top1|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N19
dffeas \ram_top1|UART_data[3]~reg0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|Selector15~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|UART_data[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|UART_data[3]~reg0 .is_wysiwyg = "true";
defparam \ram_top1|UART_data[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N24
cycloneive_lcell_comb \ram_top1|Selector14~2 (
// Equation(s):
// \ram_top1|Selector14~2_combout  = (\ram_top1|UART_data[2]~4_combout  & (\ram_top1|UART_data[2]~0_combout  & (!\ram_top1|state.wait_2_uart~q  & !\ram_top1|state.write_2_uart~q )))

	.dataa(\ram_top1|UART_data[2]~4_combout ),
	.datab(\ram_top1|UART_data[2]~0_combout ),
	.datac(\ram_top1|state.wait_2_uart~q ),
	.datad(\ram_top1|state.write_2_uart~q ),
	.cin(gnd),
	.combout(\ram_top1|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector14~2 .lut_mask = 16'h0008;
defparam \ram_top1|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N26
cycloneive_lcell_comb \ram_top1|Selector14~3 (
// Equation(s):
// \ram_top1|Selector14~3_combout  = (\ram_top1|UART_data[2]~1_combout  & ((\ram_top1|total_error_counter[4]~8_combout ) # ((\pll1|frequency [4] & \ram_top1|Selector14~2_combout )))) # (!\ram_top1|UART_data[2]~1_combout  & (\pll1|frequency [4] & 
// (\ram_top1|Selector14~2_combout )))

	.dataa(\ram_top1|UART_data[2]~1_combout ),
	.datab(\pll1|frequency [4]),
	.datac(\ram_top1|Selector14~2_combout ),
	.datad(\ram_top1|total_error_counter[4]~8_combout ),
	.cin(gnd),
	.combout(\ram_top1|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector14~3 .lut_mask = 16'hEAC0;
defparam \ram_top1|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N30
cycloneive_lcell_comb \ram_top1|Selector14~4 (
// Equation(s):
// \ram_top1|Selector14~4_combout  = (\ram_top1|Selector14~3_combout ) # ((\ram_top1|total_error_counter[10]~20_combout  & ((\ram_top1|state.wait_3_uart~q ) # (\ram_top1|state.write_3_uart~q ))))

	.dataa(\ram_top1|total_error_counter[10]~20_combout ),
	.datab(\ram_top1|state.wait_3_uart~q ),
	.datac(\ram_top1|state.write_3_uart~q ),
	.datad(\ram_top1|Selector14~3_combout ),
	.cin(gnd),
	.combout(\ram_top1|Selector14~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector14~4 .lut_mask = 16'hFFA8;
defparam \ram_top1|Selector14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N31
dffeas \ram_top1|UART_data[4]~reg0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|Selector14~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|UART_data[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|UART_data[4]~reg0 .is_wysiwyg = "true";
defparam \ram_top1|UART_data[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N18
cycloneive_lcell_comb \ram_top1|Selector13~2 (
// Equation(s):
// \ram_top1|Selector13~2_combout  = (\ram_top1|UART_data[2]~1_combout  & ((\ram_top1|total_error_counter[5]~10_combout ) # ((\ram_top1|Selector14~2_combout  & \pll1|frequency [5])))) # (!\ram_top1|UART_data[2]~1_combout  & (\ram_top1|Selector14~2_combout  & 
// (\pll1|frequency [5])))

	.dataa(\ram_top1|UART_data[2]~1_combout ),
	.datab(\ram_top1|Selector14~2_combout ),
	.datac(\pll1|frequency [5]),
	.datad(\ram_top1|total_error_counter[5]~10_combout ),
	.cin(gnd),
	.combout(\ram_top1|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector13~2 .lut_mask = 16'hEAC0;
defparam \ram_top1|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N8
cycloneive_lcell_comb \ram_top1|Selector13~3 (
// Equation(s):
// \ram_top1|Selector13~3_combout  = (\ram_top1|Selector13~2_combout ) # ((\ram_top1|total_error_counter[11]~22_combout  & ((\ram_top1|state.wait_3_uart~q ) # (\ram_top1|state.write_3_uart~q ))))

	.dataa(\ram_top1|total_error_counter[11]~22_combout ),
	.datab(\ram_top1|state.wait_3_uart~q ),
	.datac(\ram_top1|state.write_3_uart~q ),
	.datad(\ram_top1|Selector13~2_combout ),
	.cin(gnd),
	.combout(\ram_top1|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector13~3 .lut_mask = 16'hFFA8;
defparam \ram_top1|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N9
dffeas \ram_top1|UART_data[5]~reg0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|Selector13~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|UART_data[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|UART_data[5]~reg0 .is_wysiwyg = "true";
defparam \ram_top1|UART_data[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N10
cycloneive_lcell_comb \ram_top1|Selector12~1 (
// Equation(s):
// \ram_top1|Selector12~1_combout  = (!\ram_top1|state.wait_4_uart~q  & !\ram_top1|state.write_4_uart~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|state.wait_4_uart~q ),
	.datad(\ram_top1|state.write_4_uart~q ),
	.cin(gnd),
	.combout(\ram_top1|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector12~1 .lut_mask = 16'h000F;
defparam \ram_top1|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N0
cycloneive_lcell_comb \ram_top1|Selector12~0 (
// Equation(s):
// \ram_top1|Selector12~0_combout  = (\ram_top1|state.write_3_uart~q ) # ((\ram_top1|state.write_2_uart~q ) # ((\ram_top1|state.wait_2_uart~q ) # (\ram_top1|state.wait_3_uart~q )))

	.dataa(\ram_top1|state.write_3_uart~q ),
	.datab(\ram_top1|state.write_2_uart~q ),
	.datac(\ram_top1|state.wait_2_uart~q ),
	.datad(\ram_top1|state.wait_3_uart~q ),
	.cin(gnd),
	.combout(\ram_top1|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector12~0 .lut_mask = 16'hFFFE;
defparam \ram_top1|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N8
cycloneive_lcell_comb \ram_top1|Selector12~2 (
// Equation(s):
// \ram_top1|Selector12~2_combout  = ((\ram_top1|Selector12~0_combout ) # ((\pll1|frequency [6] & \ram_top1|WideOr0~1_combout ))) # (!\ram_top1|Selector12~1_combout )

	.dataa(\ram_top1|Selector12~1_combout ),
	.datab(\pll1|frequency [6]),
	.datac(\ram_top1|Selector12~0_combout ),
	.datad(\ram_top1|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\ram_top1|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Selector12~2 .lut_mask = 16'hFDF5;
defparam \ram_top1|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N9
dffeas \ram_top1|UART_data[6]~reg0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|Selector12~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|UART_data[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|UART_data[6]~reg0 .is_wysiwyg = "true";
defparam \ram_top1|UART_data[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N14
cycloneive_lcell_comb \ram_top1|UART_data[7]~reg0feeder (
// Equation(s):
// \ram_top1|UART_data[7]~reg0feeder_combout  = \ram_top1|WideOr0~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\ram_top1|UART_data[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|UART_data[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \ram_top1|UART_data[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N15
dffeas \ram_top1|UART_data[7]~reg0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|UART_data[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|UART_data[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|UART_data[7]~reg0 .is_wysiwyg = "true";
defparam \ram_top1|UART_data[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\UART|rs232_0|RS232_Out_Serializer|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\UART|rs232_0|RS232_Out_Serializer|comb~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\ram_top1|UART_data[7]~reg0_q ,\ram_top1|UART_data[6]~reg0_q ,\ram_top1|UART_data[5]~reg0_q ,\ram_top1|UART_data[4]~reg0_q ,\ram_top1|UART_data[3]~reg0_q ,
\ram_top1|UART_data[2]~reg0_q ,\ram_top1|UART_data[1]~reg0_q ,\ram_top1|UART_data[0]~reg0_q }),
	.portaaddr({\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ALTSYNCRAM";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 7;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 36;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 127;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 7;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 36;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 127;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_clock_rising_edge~0 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_clock_rising_edge~0_combout  = (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~0_combout  & (!\ram_top1|reset~reg0_q  & 
// (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [8] & !\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~1_combout )))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~0_combout ),
	.datab(\ram_top1|reset~reg0_q ),
	.datac(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_counter [8]),
	.datad(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|Equal0~1_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_clock_rising_edge~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_clock_rising_edge~0 .lut_mask = 16'h0010;
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_clock_rising_edge~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N1
dffeas \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_clock_rising_edge (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_clock_rising_edge~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_clock_rising_edge~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_clock_rising_edge .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_clock_rising_edge .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N12
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~10 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~10_combout  = (\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7])) # 
// (!\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & (((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_clock_rising_edge~q ) # (\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg [8]))))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_clock_rising_edge~q ),
	.datac(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg [8]),
	.datad(\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~10 .lut_mask = 16'hAAFC;
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N13
dffeas \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_top1|reset~reg0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[8] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N6
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~9 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~9_combout  = (\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6]))) # 
// (!\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & (\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg [8]))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg [8]),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datac(gnd),
	.datad(\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~9 .lut_mask = 16'hCCAA;
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N30
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[2]~2 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[2]~2_combout  = (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_clock_rising_edge~q ) # ((\ram_top1|reset~reg0_q ) # (\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ))

	.dataa(gnd),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_clock_rising_edge~q ),
	.datac(\ram_top1|reset~reg0_q ),
	.datad(\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[2]~2 .lut_mask = 16'hFFFC;
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N7
dffeas \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_top1|reset~reg0_q ),
	.ena(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[7] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N16
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~8 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~8_combout  = (\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5]))) # 
// (!\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & (\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg [7]))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg [7]),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datac(gnd),
	.datad(\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~8 .lut_mask = 16'hCCAA;
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N17
dffeas \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_top1|reset~reg0_q ),
	.ena(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[6] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N22
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~7 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~7_combout  = (\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4])) # 
// (!\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & ((\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg [6])))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datab(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg [6]),
	.datac(gnd),
	.datad(\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~7 .lut_mask = 16'hAACC;
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N23
dffeas \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_top1|reset~reg0_q ),
	.ena(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[5] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N0
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~6 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~6_combout  = (\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3]))) # 
// (!\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & (\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg [5]))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg [5]),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datac(gnd),
	.datad(\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~6 .lut_mask = 16'hCCAA;
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N1
dffeas \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_top1|reset~reg0_q ),
	.ena(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[4] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N2
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~5 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~5_combout  = (\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2])) # 
// (!\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & ((\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg [4])))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datab(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg [4]),
	.datac(gnd),
	.datad(\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~5 .lut_mask = 16'hAACC;
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N3
dffeas \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_top1|reset~reg0_q ),
	.ena(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[3] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N28
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~3 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~3_combout  = (\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1])) # 
// (!\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & ((\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg [3])))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datab(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg [3]),
	.datac(gnd),
	.datad(\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~3 .lut_mask = 16'hAACC;
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N29
dffeas \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_top1|reset~reg0_q ),
	.ena(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[2] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N10
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~1 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~1_combout  = (\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & (\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0])) # 
// (!\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & ((\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg [2])))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datab(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg [2]),
	.datac(gnd),
	.datad(\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~1 .lut_mask = 16'hAACC;
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N11
dffeas \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_top1|reset~reg0_q ),
	.ena(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[1] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N24
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~0 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~0_combout  = (!\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout  & ((\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_clock_rising_edge~q  & 
// (\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg [1])) # (!\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_clock_rising_edge~q  & ((\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg [0])))))

	.dataa(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg [1]),
	.datab(\UART|rs232_0|RS232_Out_Serializer|RS232_Out_Counters|baud_clock_rising_edge~q ),
	.datac(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg [0]),
	.datad(\UART|rs232_0|RS232_Out_Serializer|read_fifo_en~0_combout ),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~0 .lut_mask = 16'h00B8;
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N25
dffeas \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_top1|reset~reg0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[0] .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N28
cycloneive_lcell_comb \UART|rs232_0|RS232_Out_Serializer|serial_data_out~0 (
// Equation(s):
// \UART|rs232_0|RS232_Out_Serializer|serial_data_out~0_combout  = (\ram_top1|reset~reg0_q ) # (\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|reset~reg0_q ),
	.datad(\UART|rs232_0|RS232_Out_Serializer|data_out_shift_reg [0]),
	.cin(gnd),
	.combout(\UART|rs232_0|RS232_Out_Serializer|serial_data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|serial_data_out~0 .lut_mask = 16'hFFF0;
defparam \UART|rs232_0|RS232_Out_Serializer|serial_data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N29
dffeas \UART|rs232_0|RS232_Out_Serializer|serial_data_out (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART|rs232_0|RS232_Out_Serializer|serial_data_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|rs232_0|RS232_Out_Serializer|serial_data_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|rs232_0|RS232_Out_Serializer|serial_data_out .is_wysiwyg = "true";
defparam \UART|rs232_0|RS232_Out_Serializer|serial_data_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N0
cycloneive_lcell_comb \ram_top1|error_address_1[0]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ),
	.cin(gnd),
	.combout(\ram_top1|error_address_1[0]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|error_address_1[0]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top1|error_address_1[0]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N2
cycloneive_lcell_comb \ram_top1|error_address_1[9]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a9 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|error_address_1[9]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|error_address_1[9]_QIC_DANGLING_PORT0 .lut_mask = 16'hF0F0;
defparam \ram_top1|error_address_1[9]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N4
cycloneive_lcell_comb \ram_top1|error_address_1[8]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a8 ),
	.cin(gnd),
	.combout(\ram_top1|error_address_1[8]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|error_address_1[8]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top1|error_address_1[8]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N6
cycloneive_lcell_comb \ram_top1|error_address_1[7]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a7 ),
	.cin(gnd),
	.combout(\ram_top1|error_address_1[7]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|error_address_1[7]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top1|error_address_1[7]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N8
cycloneive_lcell_comb \ram_top1|error_address_1[6]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a6 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|error_address_1[6]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|error_address_1[6]_QIC_DANGLING_PORT0 .lut_mask = 16'hF0F0;
defparam \ram_top1|error_address_1[6]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N10
cycloneive_lcell_comb \ram_top1|error_address_1[5]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a5 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|error_address_1[5]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|error_address_1[5]_QIC_DANGLING_PORT0 .lut_mask = 16'hF0F0;
defparam \ram_top1|error_address_1[5]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N12
cycloneive_lcell_comb \ram_top1|error_address_1[4]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a4 ),
	.cin(gnd),
	.combout(\ram_top1|error_address_1[4]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|error_address_1[4]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top1|error_address_1[4]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N14
cycloneive_lcell_comb \ram_top1|error_address_1[3]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a3 ),
	.cin(gnd),
	.combout(\ram_top1|error_address_1[3]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|error_address_1[3]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top1|error_address_1[3]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N16
cycloneive_lcell_comb \ram_top1|error_address_1[2]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a2 ),
	.cin(gnd),
	.combout(\ram_top1|error_address_1[2]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|error_address_1[2]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top1|error_address_1[2]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N18
cycloneive_lcell_comb \ram_top1|error_address_1[1]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|even_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a1 ),
	.cin(gnd),
	.combout(\ram_top1|error_address_1[1]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|error_address_1[1]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top1|error_address_1[1]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N0
cycloneive_lcell_comb \ram_top1|error_address_2[0]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ),
	.cin(gnd),
	.combout(\ram_top1|error_address_2[0]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|error_address_2[0]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top1|error_address_2[0]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N2
cycloneive_lcell_comb \ram_top1|error_address_2[9]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a9 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|error_address_2[9]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|error_address_2[9]_QIC_DANGLING_PORT0 .lut_mask = 16'hF0F0;
defparam \ram_top1|error_address_2[9]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N4
cycloneive_lcell_comb \ram_top1|error_address_2[8]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a8 ),
	.cin(gnd),
	.combout(\ram_top1|error_address_2[8]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|error_address_2[8]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top1|error_address_2[8]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N6
cycloneive_lcell_comb \ram_top1|error_address_2[7]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a7 ),
	.cin(gnd),
	.combout(\ram_top1|error_address_2[7]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|error_address_2[7]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top1|error_address_2[7]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N8
cycloneive_lcell_comb \ram_top1|error_address_2[6]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a6 ),
	.cin(gnd),
	.combout(\ram_top1|error_address_2[6]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|error_address_2[6]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top1|error_address_2[6]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N10
cycloneive_lcell_comb \ram_top1|error_address_2[5]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a5 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|error_address_2[5]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|error_address_2[5]_QIC_DANGLING_PORT0 .lut_mask = 16'hF0F0;
defparam \ram_top1|error_address_2[5]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N12
cycloneive_lcell_comb \ram_top1|error_address_2[4]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a4 ),
	.cin(gnd),
	.combout(\ram_top1|error_address_2[4]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|error_address_2[4]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top1|error_address_2[4]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N14
cycloneive_lcell_comb \ram_top1|error_address_2[3]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a3 ),
	.cin(gnd),
	.combout(\ram_top1|error_address_2[3]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|error_address_2[3]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top1|error_address_2[3]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N16
cycloneive_lcell_comb \ram_top1|error_address_2[2]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a2 ),
	.cin(gnd),
	.combout(\ram_top1|error_address_2[2]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|error_address_2[2]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top1|error_address_2[2]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N18
cycloneive_lcell_comb \ram_top1|error_address_2[1]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|odd_add_1_rtl_0|auto_generated|altsyncram2|ram_block3a1 ),
	.cin(gnd),
	.combout(\ram_top1|error_address_2[1]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|error_address_2[1]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top1|error_address_2[1]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneive_io_ibuf \KEY[4]~input (
	.i(KEY[4]),
	.ibar(gnd),
	.o(\KEY[4]~input_o ));
// synopsys translate_off
defparam \KEY[4]~input .bus_hold = "false";
defparam \KEY[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
