fifo_256in_32out.v,verilog,xil_defaultlib,../../../../adc4x16g_core.srcs/sources_1/ip/fifo_256in_32out/sim/fifo_256in_32out.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
