use openvm_circuit::arch::{AotError, AotExecutor};
use openvm_instructions::{
    instruction::Instruction,
    program::DEFAULT_PC_STEP,
    riscv::{RV32_IMM_AS, RV32_REGISTER_AS},
    LocalOpcode, NATIVE_AS,
};
use openvm_rv32im_transpiler::Rv32LoadStoreOpcode;
use openvm_stark_backend::p3_field::PrimeField32;

use crate::{
    common::{address_space_start_to_gpr, gpr_to_rv32_register},
    LoadStoreExecutor,
};

impl<F, A, const NUM_CELLS: usize> AotExecutor<F> for LoadStoreExecutor<A, NUM_CELLS>
where
    F: PrimeField32,
{
    fn is_aot_supported(&self, inst: &openvm_instructions::instruction::Instruction<F>) -> bool {
        let local_opcode = Rv32LoadStoreOpcode::from_usize(
            inst.opcode
                .local_opcode_idx(Rv32LoadStoreOpcode::CLASS_OFFSET),
        );
        let e_u32 = inst.e.as_canonical_u32();
        let is_native_store = e_u32 == NATIVE_AS;
        // Writing into native address space is not supported in AOT.
        match local_opcode {
            Rv32LoadStoreOpcode::STOREW
            | Rv32LoadStoreOpcode::STOREH
            | Rv32LoadStoreOpcode::STOREB => !is_native_store,
            _ => true,
        }
    }

    fn generate_x86_asm(&self, inst: &Instruction<F>, _pc: u32) -> Result<String, AotError> {
        use crate::common::rv32_register_to_gpr;

        let Instruction {
            opcode,
            a,
            b,
            c,
            d,
            e,
            f,
            g,
            ..
        } = inst;
        let enabled = !f.is_zero();

        let e_u32 = e.as_canonical_u32();

        if d.as_canonical_u32() != RV32_REGISTER_AS || e_u32 == RV32_IMM_AS {
            return Err(AotError::InvalidInstruction);
        }

        let local_opcode = Rv32LoadStoreOpcode::from_usize(
            opcode.local_opcode_idx(Rv32LoadStoreOpcode::CLASS_OFFSET),
        );

        let imm = c.as_canonical_u32();
        let imm_sign = g.as_canonical_u32();
        let imm_extended = (imm + imm_sign * 0xffff0000) as i32;
        assert_ne!(
            e_u32, NATIVE_AS,
            "Storing into native address space should be handled by the fallback operation"
        );

        let a = a.as_canonical_u32() as u8;
        let b = b.as_canonical_u32() as u8;
        let a_reg = a / 4;
        let b_reg = b / 4;

        let mut asm_str = String::new();
        // eax = [b:4]_1
        asm_str += &rv32_register_to_gpr(b_reg as u8, "eax");
        // eax = ptr = [b:4]_1 + imm_extended
        asm_str += &format!("   add eax, {imm_extended}\n");
        // rcx = <start of destination address space>
        asm_str += &address_space_start_to_gpr(e_u32, "rcx");
        // rax = rax + rcx = <memory address in host memory>
        asm_str += &format!("   lea rax, [rax + rcx]\n");

        match local_opcode {
            Rv32LoadStoreOpcode::LOADW => {
                asm_str += "   mov eax, [rax]\n";
                asm_str += &gpr_to_rv32_register("eax", a_reg as u8);
            }
            Rv32LoadStoreOpcode::LOADHU => {
                asm_str += "   movzx eax, word ptr [rax]\n";
                asm_str += &gpr_to_rv32_register("eax", a_reg as u8);
            }
            Rv32LoadStoreOpcode::LOADBU => {
                asm_str += "   movzx eax, byte ptr [rax]\n";
                asm_str += &gpr_to_rv32_register("eax", a_reg as u8);
            }
            Rv32LoadStoreOpcode::STOREW => {
                if !enabled {
                    return Err(AotError::InvalidInstruction);
                }
                asm_str += &rv32_register_to_gpr(a_reg as u8, "ecx");
                asm_str += "   mov [rax], ecx\n";
            }
            Rv32LoadStoreOpcode::STOREH => {
                if !enabled {
                    return Err(AotError::InvalidInstruction);
                }
                asm_str += &rv32_register_to_gpr(a_reg as u8, "ecx");
                asm_str += "   mov word ptr [rax], cx\n";
            }
            Rv32LoadStoreOpcode::STOREB => {
                if !enabled {
                    return Err(AotError::InvalidInstruction);
                }
                asm_str += &rv32_register_to_gpr(a_reg as u8, "ecx");
                asm_str += "   mov byte ptr [rax], cl\n";
            }
            _ => unreachable!("LoadStoreExecutor should not handle LOADB/LOADH opcodes"),
        }

        // instret += 1
        asm_str += "   add r14, 1\n";
        // pc += DEFAULT_PC_STEP
        asm_str += &format!("   add r13, {}\n", DEFAULT_PC_STEP);

        Ok(asm_str)
    }
}
