
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20324
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1112.020 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_eth_rx_wrapper_0_0' [C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/synth_1/.Xil/Vivado-17712-LAPTOP-DJJCMLUK/realtime/design_1_eth_rx_wrapper_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_eth_rx_wrapper_0_0' (1#1) [C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/synth_1/.Xil/Vivado-17712-LAPTOP-DJJCMLUK/realtime/design_1_eth_rx_wrapper_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'data_drop' of module 'design_1_eth_rx_wrapper_0_0' is unconnected for instance 'eth_rx_wrapper' [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v:73]
WARNING: [Synth 8-7071] port 'data_drop_vld' of module 'design_1_eth_rx_wrapper_0_0' is unconnected for instance 'eth_rx_wrapper' [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v:73]
WARNING: [Synth 8-7071] port 'data_broadcast' of module 'design_1_eth_rx_wrapper_0_0' is unconnected for instance 'eth_rx_wrapper' [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v:73]
WARNING: [Synth 8-7071] port 'data_broadcast_vld' of module 'design_1_eth_rx_wrapper_0_0' is unconnected for instance 'eth_rx_wrapper' [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v:73]
WARNING: [Synth 8-7071] port 'data_not_for_me' of module 'design_1_eth_rx_wrapper_0_0' is unconnected for instance 'eth_rx_wrapper' [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v:73]
WARNING: [Synth 8-7071] port 'data_not_for_me_vld' of module 'design_1_eth_rx_wrapper_0_0' is unconnected for instance 'eth_rx_wrapper' [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v:73]
WARNING: [Synth 8-7023] instance 'eth_rx_wrapper' of module 'design_1_eth_rx_wrapper_0_0' has 14 connections declared, but only 8 given [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v:73]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_2' [C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/synth_1/.Xil/Vivado-17712-LAPTOP-DJJCMLUK/realtime/design_1_clk_wiz_0_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_2' (2#1) [C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/synth_1/.Xil/Vivado-17712-LAPTOP-DJJCMLUK/realtime/design_1_clk_wiz_0_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_rmii_rx_0' [C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/synth_1/.Xil/Vivado-17712-LAPTOP-DJJCMLUK/realtime/design_1_rmii_rx_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rmii_rx_0' (3#1) [C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/synth_1/.Xil/Vivado-17712-LAPTOP-DJJCMLUK/realtime/design_1_rmii_rx_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_0_1' [C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/synth_1/.Xil/Vivado-17712-LAPTOP-DJJCMLUK/realtime/design_1_proc_sys_reset_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_0_1' (4#1) [C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/synth_1/.Xil/Vivado-17712-LAPTOP-DJJCMLUK/realtime/design_1_proc_sys_reset_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_0_1' is unconnected for instance 'rst_phy_clk' [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v:97]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_0_1' is unconnected for instance 'rst_phy_clk' [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v:97]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_0_1' is unconnected for instance 'rst_phy_clk' [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v:97]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_proc_sys_reset_0_1' is unconnected for instance 'rst_phy_clk' [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v:97]
WARNING: [Synth 8-7023] instance 'rst_phy_clk' of module 'design_1_proc_sys_reset_0_1' has 10 connections declared, but only 6 given [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v:97]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_2_0' [C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/synth_1/.Xil/Vivado-17712-LAPTOP-DJJCMLUK/realtime/design_1_proc_sys_reset_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_2_0' (5#1) [C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/synth_1/.Xil/Vivado-17712-LAPTOP-DJJCMLUK/realtime/design_1_proc_sys_reset_2_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_2_0' is unconnected for instance 'rst_ref_clk' [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v:104]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_2_0' is unconnected for instance 'rst_ref_clk' [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v:104]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_2_0' is unconnected for instance 'rst_ref_clk' [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v:104]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_proc_sys_reset_2_0' is unconnected for instance 'rst_ref_clk' [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v:104]
WARNING: [Synth 8-7023] instance 'rst_ref_clk' of module 'design_1_proc_sys_reset_2_0' has 10 connections declared, but only 6 given [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v:104]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_1_0' [C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/synth_1/.Xil/Vivado-17712-LAPTOP-DJJCMLUK/realtime/design_1_proc_sys_reset_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_1_0' (6#1) [C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/synth_1/.Xil/Vivado-17712-LAPTOP-DJJCMLUK/realtime/design_1_proc_sys_reset_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_1_0' is unconnected for instance 'rst_sys_clk' [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v:111]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_1_0' is unconnected for instance 'rst_sys_clk' [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v:111]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_1_0' is unconnected for instance 'rst_sys_clk' [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v:111]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_proc_sys_reset_1_0' is unconnected for instance 'rst_sys_clk' [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v:111]
WARNING: [Synth 8-7023] instance 'rst_sys_clk' of module 'design_1_proc_sys_reset_1_0' has 10 connections declared, but only 6 given [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v:111]
INFO: [Synth 8-6157] synthesizing module 'design_1_uart_wrapper_0_0' [C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/synth_1/.Xil/Vivado-17712-LAPTOP-DJJCMLUK/realtime/design_1_uart_wrapper_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_uart_wrapper_0_0' (7#1) [C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/synth_1/.Xil/Vivado-17712-LAPTOP-DJJCMLUK/realtime/design_1_uart_wrapper_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (8#1) [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (9#1) [C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1135.672 ; gain = 23.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1135.672 ; gain = 23.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1135.672 ; gain = 23.652
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1135.672 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/rst_phy_clk'
Finished Parsing XDC File [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/rst_phy_clk'
Parsing XDC File [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_in_context.xdc] for cell 'design_1_i/rst_sys_clk'
Finished Parsing XDC File [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_in_context.xdc] for cell 'design_1_i/rst_sys_clk'
Parsing XDC File [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_rmii_rx_0/design_1_rmii_rx_0/design_1_rmii_rx_0_in_context.xdc] for cell 'design_1_i/rmii_rx'
Finished Parsing XDC File [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_rmii_rx_0/design_1_rmii_rx_0/design_1_rmii_rx_0_in_context.xdc] for cell 'design_1_i/rmii_rx'
Parsing XDC File [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_eth_rx_wrapper_0_0/design_1_eth_rx_wrapper_0_0/design_1_eth_rx_wrapper_0_0_in_context.xdc] for cell 'design_1_i/eth_rx_wrapper'
Finished Parsing XDC File [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_eth_rx_wrapper_0_0/design_1_eth_rx_wrapper_0_0/design_1_eth_rx_wrapper_0_0_in_context.xdc] for cell 'design_1_i/eth_rx_wrapper'
Parsing XDC File [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_uart_wrapper_0_0/design_1_uart_wrapper_0_0/design_1_uart_wrapper_0_0_in_context.xdc] for cell 'design_1_i/uart_wrapper'
Finished Parsing XDC File [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_uart_wrapper_0_0/design_1_uart_wrapper_0_0/design_1_uart_wrapper_0_0_in_context.xdc] for cell 'design_1_i/uart_wrapper'
Parsing XDC File [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_in_context.xdc] for cell 'design_1_i/pll_sys_ref_clk'
Finished Parsing XDC File [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_in_context.xdc] for cell 'design_1_i/pll_sys_ref_clk'
Parsing XDC File [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_2_0/design_1_proc_sys_reset_2_0/design_1_proc_sys_reset_1_0_in_context.xdc] for cell 'design_1_i/rst_ref_clk'
Finished Parsing XDC File [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_2_0/design_1_proc_sys_reset_2_0/design_1_proc_sys_reset_1_0_in_context.xdc] for cell 'design_1_i/rst_ref_clk'
Parsing XDC File [C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/constraints/arty_constraints.xdc]
Finished Parsing XDC File [C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/constraints/arty_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/constraints/arty_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1163.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1163.543 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1163.543 ; gain = 51.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1163.543 ; gain = 51.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_phy_clk. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_sys_clk. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rmii_rx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/eth_rx_wrapper. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/uart_wrapper. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/pll_sys_ref_clk. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ref_clk. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1163.543 ; gain = 51.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1163.543 ; gain = 51.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1163.543 ; gain = 51.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sys_clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1216.352 ; gain = 104.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1216.352 ; gain = 104.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1235.969 ; gain = 123.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1240.746 ; gain = 128.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1240.746 ; gain = 128.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1240.746 ; gain = 128.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1240.746 ; gain = 128.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1240.746 ; gain = 128.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1240.746 ; gain = 128.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |design_1_eth_rx_wrapper_0_0 |         1|
|2     |design_1_clk_wiz_0_2        |         1|
|3     |design_1_rmii_rx_0          |         1|
|4     |design_1_proc_sys_reset_0_1 |         1|
|5     |design_1_proc_sys_reset_2_0 |         1|
|6     |design_1_proc_sys_reset_1_0 |         1|
|7     |design_1_uart_wrapper_0_0   |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |design_1_clk_wiz_0        |     1|
|2     |design_1_eth_rx_wrapper_0 |     1|
|3     |design_1_proc_sys_reset_0 |     1|
|4     |design_1_proc_sys_reset_1 |     1|
|5     |design_1_proc_sys_reset_2 |     1|
|6     |design_1_rmii_rx          |     1|
|7     |design_1_uart_wrapper_0   |     1|
|8     |IBUF                      |    10|
|9     |OBUF                      |     5|
|10    |OBUFT                     |     7|
+------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1240.746 ; gain = 128.727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1240.746 ; gain = 100.855
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1240.746 ; gain = 128.727
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1252.852 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1255.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1255.801 ; gain = 143.781
INFO: [Common 17-1381] The checkpoint 'C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 22 09:53:41 2023...
