m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/simulation/modelsim
vheapsort
Z1 !s110 1602000688
!i10b 1
!s100 0Kz32`hN8ihXD;l`S>M^[0
I99fYea`^QRYjIVH<OC52g3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1601664235
8D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v
FD:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1602000688.000000
!s107 D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual|D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v|
!i113 1
Z5 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual
Z6 tCvgOpt 0
vheapsort_tb
R1
!i10b 1
!s100 i]9VkK3X];A:_C44@PHIM1
Idek?G:31@3Dd=>RIK^GP82
R2
R0
w1601490772
8D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/test_bench/heapsort_tb.v
FD:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/test_bench/heapsort_tb.v
L0 3
R3
r1
!s85 0
31
R4
!s107 D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/test_bench/heapsort_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/test_bench|D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/test_bench/heapsort_tb.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/test_bench
R6
vRAM_2_port_1
Z7 !s110 1602000687
!i10b 1
!s100 4E1aQYF_HY20^g>Le_d^80
IfKFWGO<T1eJzjeYhen^A:3
R2
R0
w1600277424
8D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/RAM/RAM_2_port_1.v
FD:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/RAM/RAM_2_port_1.v
Z8 L0 39
R3
r1
!s85 0
31
Z9 !s108 1602000687.000000
!s107 D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/RAM/RAM_2_port_1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/RAM|D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/RAM/RAM_2_port_1.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/RAM
R6
n@r@a@m_2_port_1
vRAM_2_port_gen
R7
!i10b 1
!s100 ceU:=O5N>7MSlHW0n8D7n2
IK[NTk7]LiSndI@>2EJ@=92
R2
R0
w1597673665
8D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v
FD:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v
R8
R3
r1
!s85 0
31
R9
!s107 D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen|D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen
R6
n@r@a@m_2_port_gen
vsorting_node
R1
!i10b 1
!s100 i4maVkBmj5b:3kRj=kaHB3
I1=S:`7cD5S2mWi17kPLTU3
R2
R0
w1602000474
8D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v
FD:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node|D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v|
!i113 1
R5
Z10 !s92 -vlog01compat -work work +incdir+D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node
R6
vsorting_node_level_1
R1
!i10b 1
!s100 ;JKdNkUmNoLK8c=Y`Poz=1
IiE6MiNLka;ld`QK2jN_Qn2
R2
R0
w1602000473
8D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node_level_1.v
FD:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node_level_1.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node_level_1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node|D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node_level_1.v|
!i113 1
R5
R10
R6
vstrobe_relative
R1
!i10b 1
!s100 B54oVeV:ciM><K41H5`dR2
ILfZ>Bm;>nLL`Bfnh6JjIc3
R2
R0
w1480451248
8D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/strobe_relative.v
FD:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/strobe_relative.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/strobe_relative.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils|D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/strobe_relative.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils
R6
vtranslation_layer
R1
!i10b 1
!s100 lIPKa[:eS`zhkHUb4fd0e1
IjHRBK:7[31zgBb@^2n7j=3
R2
R0
w1600275966
8D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v
FD:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer|D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer
R6
