%%  ************    LibreSilicon's StdCellLibrary   *******************
%%
%%  Organisation:   Chipforge
%%                  Germany / European Union
%%
%%  Profile:        Chipforge focus on fine System-on-Chip Cores in
%%                  Verilog HDL Code which are easy understandable and
%%                  adjustable. For further information see
%%                          www.chipforge.org
%%                  there are projects from small cores up to PCBs, too.
%%
%%  File:           StdCellLib/Documents/LaTeX/schematic_MUXI21.tex
%%
%%  Purpose:        Schematic File for MUXI21
%%
%%  ************    LaTeX with circdia.sty package      ***************
%%
%%  ///////////////////////////////////////////////////////////////////
%%
%%  Copyright (c) 2018 by chipforge <hsank@nospam.chipforge.org>
%%  All rights reserved.
%%
%%      This Standard Cell Library is licensed under the Libre Silicon
%%      public license; you can redistribute it and/or modify it under
%%      the terms of the Libre Silicon public license as published by
%%      the Libre Silicon alliance, either version 1 of the License, or
%%      (at your option) any later version.
%%
%%      This design is distributed in the hope that it will be useful,
%%      but WITHOUT ANY WARRANTY; without even the implied warranty of
%%      MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
%%      See the Libre Silicon Public License for more details.
%%
%%  ///////////////////////////////////////////////////////////////////
\begin{center}
    Schematic (two stages, 2$T_{p}$/2$T_{n}$ stacked, 10T total)
    \begin{figure}[h] %\caption{Schematic}
        \begin{center}
            \begin{circuitdiagram}[draft*]{30}{47}
            \pin{2}{2.5}{L}{A0}
            \trans{nenh*}{6}{4}{R}{$M_{1NA0}$}{}
            \ground{8}{0.5}{D}  % ground below nmos
            \wire{8}{6.5}{21}{6.5}  % wire on nmos
            \trans[\wireLR{0.5}]{nenh*}{24}{4.5}{Ud}{$M_{1NSB}$}{}
            \pin[\male]{25.5}{0.5}{D}{/S}

            \pin{2}{12.5}{L}{A0}
            \trans{penh*}{6}{11}{R}{}{$M_{1PA0}$}
            \power{8}{14.5}{U}{}  % power above pmos
            \wire{8}{8.5}{15}{8.5}  % wire on pmos
            \trans[\wireLR{0.5}]{penh*}{18}{10.5}{Du}{$M_{1PS}$}{}
            \wire{21}{8.5}{27}{8.5}  % wire on pmos

            \wire{19.5}{13}{19.5}{18}
            \pin[\male]{18.5}{16}{L}{S}
            \junct{19.5}{16}

            \pin{2}{18.5}{L}{A1}
            \trans{nenh*}{6}{20}{R}{$M_{1NA1}$}{}
            \ground{8}{16.5}{D}  % ground below nmos
            \wire{8}{22.5}{15}{22.5}  % wire on nmos
            \trans[\wireLR{0.5}]{nenh*}{18}{20.5}{Ud}{$M_{1NS}$}{}
            \wire{21}{22.5}{27}{22.5}  % wire on nmos

            \pin{2}{28.5}{L}{A1}
            \trans{penh*}{6}{27}{R}{}{$M_{1PA1}$}
            \power{8}{30.5}{U}{}  % power above pmos
            \wire{8}{24.5}{21}{24.5}  % wire on pmos
            \trans[\wireLR{0.5}]{penh*}{24}{26.5}{Du}{}{$M_{1PSB}$}
            \pin[\male]{25.5}{30.5}{U}{/S}

            \wire{27}{6.5}{27}{24.5}  % wire before pin Z
            \junct{27}{8.5}
            \junct{27}{22.5}
            \wire{27}{16}{28}{16}  % wire before pin Z
            \junct{27}{16}
            \pin{29}{16}{R}{Z}

            \pin{13}{39}{L}{S}
            \wire{14}{39}{16}{39}
            \pin[\male]{16}{39}{R}{S}
            \wire{15}{43.5}{15}{34.5}    % wire for next gates
            \junct{15}{39}
            \trans[\wireU{0.5}]{nenh*}{18}{36}{R}{$M_{0NS}$}{}
            \trans[\wireD{0.5}]{penh*}{18}{42}{R}{}{$M_{0PS}$}
            \ground{20}{32.5}{D}  % ground below nmos
            \power{20}{45.5}{U}{}  % power above pmos
            \wire{20}{39}{22}{39}    % wire before pin Z
            \junct{20}{39}
            \pin[\male]{22}{39}{R}{/S}  % pin /S
            \end{circuitdiagram}
        \end{center}
    \end{figure}
\end{center}
