# riscv repositories


> A curated list of my GitHub stars!  Generated by [collect-repos](https://github.com/zoroqi/collect-repos), idea comes from [starred](https://github.com/maguowei/starred)  


## Contents(58)

- [BitBake](#bitbake) (1)
- [C](#c) (2)
- [CSS](#css) (1)
- [Coq](#coq) (1)
- [HTML](#html) (1)
- [Makefile](#makefile) (29)
- [Others](#others) (13)
- [Python](#python) (4)
- [TeX](#tex) (6)

## BitBake

- [riscv/meta-riscv](https://github.com/riscv/meta-riscv) topic:openembedded,openembedded-layer,risc-v,riscv,yocto,yocto-layer,yocto-meta pushed_at:2025-01 star:0.4k fork:0.1k OpenEmbedded/Yocto layer for RISC-V Architecture

## C

- [riscv/riscv-crypto](https://github.com/riscv/riscv-crypto) topic: pushed_at:2024-03 star:0.4k fork:0.1k RISC-V cryptography extensions standardisation work.
- [riscv/riscv-test-env](https://github.com/riscv/riscv-test-env) topic: pushed_at:2024-12 star:0.0k fork:0.1k 

## CSS

- [riscv/docs-resources](https://github.com/riscv/docs-resources) topic: pushed_at:2024-12 star:0.0k fork:0.0k 

## Coq

- [riscv/sail-riscv](https://github.com/riscv/sail-riscv) topic: pushed_at:2025-02 star:0.5k fork:0.2k Sail RISC-V model

## HTML

- [riscv/riscv-CMOs](https://github.com/riscv/riscv-CMOs) topic: pushed_at:2022-05 star:0.1k fork:0.0k 

## Makefile

- [riscv/composable-custom-extensions](https://github.com/riscv/composable-custom-extensions) topic: pushed_at:2025-01 star:0.0k fork:0.0k This task group will propose ISA extension(s) and non-ISA hardware and software interop interfaces to enable routine reuse and composition of a subcategory of custom extensions called composable extensions.
- [riscv/docs-spec-template](https://github.com/riscv/docs-spec-template) topic: pushed_at:2025-01 star:0.0k fork:0.0k 
- [riscv/riscv-aclint](https://github.com/riscv/riscv-aclint) topic: pushed_at:2022-01 star:0.0k fork:0.0k 
- [riscv/riscv-aia](https://github.com/riscv/riscv-aia) topic: pushed_at:2024-11 star:0.1k fork:0.0k 
- [riscv/riscv-attached-matrix-facility](https://github.com/riscv/riscv-attached-matrix-facility) topic: pushed_at:2023-10 star:0.0k fork:0.0k Attached Matrix Facility Specification
- [riscv/riscv-b](https://github.com/riscv/riscv-b) topic: pushed_at:2024-12 star:0.0k fork:0.0k "B" extension - that represents the collection of the Zba, Zbb, and Zbs extensions 
- [riscv/riscv-bfloat16](https://github.com/riscv/riscv-bfloat16) topic: pushed_at:2024-07 star:0.0k fork:0.0k 
- [riscv/riscv-bitmanip](https://github.com/riscv/riscv-bitmanip) topic: pushed_at:2024-03 star:0.2k fork:0.1k Working draft of the proposed RISC-V Bitmanipulation extension
- [riscv/riscv-cfi](https://github.com/riscv/riscv-cfi) topic: pushed_at:2024-12 star:0.1k fork:0.0k This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. and Unpriv. specifications at https://github.com/riscv/riscv-isa-manual
- [riscv/riscv-control-transfer-records](https://github.com/riscv/riscv-control-transfer-records) topic: pushed_at:2025-01 star:0.0k fork:0.0k This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usages associated with profiling and debug.
- [riscv/riscv-dot-product](https://github.com/riscv/riscv-dot-product) topic: pushed_at:2024-12 star:0.0k fork:0.0k Dot-Product Extension
- [riscv/riscv-double-trap](https://github.com/riscv/riscv-double-trap) topic: pushed_at:2024-08 star:0.0k fork:0.0k RISC-V Double Trap Fast-Track Extension
- [riscv/riscv-fast-interrupt](https://github.com/riscv/riscv-fast-interrupt) topic: pushed_at:2025-01 star:0.3k fork:0.1k Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
- [riscv/riscv-glossary](https://github.com/riscv/riscv-glossary) topic: pushed_at:2024-12 star:0.0k fork:0.0k 
- [riscv/riscv-hac](https://github.com/riscv/riscv-hac) topic: pushed_at:2024-02 star:0.0k fork:0.0k  High Assurance Cryptography
- [riscv/riscv-j-extension](https://github.com/riscv/riscv-j-extension) topic: pushed_at:2025-01 star:0.2k fork:0.0k Working Draft of the RISC-V J Extension Specification
- [riscv/riscv-memory-tagging](https://github.com/riscv/riscv-memory-tagging) topic: pushed_at:2025-02 star:0.0k fork:0.0k Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores
- [riscv/riscv-performance-event-sampling](https://github.com/riscv/riscv-performance-event-sampling) topic: pushed_at:2025-01 star:0.0k fork:0.0k Define 2 new extensions to, along with Zihpm and Sscofpmf, enable event and instruction sampling with precise attribution.
- [riscv/riscv-performance-events](https://github.com/riscv/riscv-performance-events) topic: pushed_at:2025-02 star:0.0k fork:0.0k RISC-V Performance Events Specification
- [riscv/riscv-pqc](https://github.com/riscv/riscv-pqc) topic: pushed_at:2024-02 star:0.0k fork:0.0k Post Quantum Cryptography
- [riscv/riscv-profiles](https://github.com/riscv/riscv-profiles) topic: pushed_at:2025-02 star:0.1k fork:0.0k RISC-V Architecture Profiles
- [riscv/riscv-smmtt](https://github.com/riscv/riscv-smmtt) topic:access-control,ap-tee,confidential-computing,smmtt,supervisor-domains,trusted-computing,trusted-execution-environment pushed_at:2025-02 star:0.0k fork:0.0k This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant security use cases e.g. confidential-computing, trusted platform services, fault isolation and so on.
- [riscv/riscv-ssdtso](https://github.com/riscv/riscv-ssdtso) topic: pushed_at:2024-12 star:0.0k fork:0.0k The Ssdtso is a fast-track extension adding a 'dynamic-RVTSO' mode of operation and on-demand per-hart switching between the memory models.
- [riscv/riscv-ssqosid](https://github.com/riscv/riscv-ssqosid) topic: pushed_at:2024-06 star:0.0k fork:0.0k This repo will hold the specification for the proposed QoS ID extension being pursued on the fast-track process.
- [riscv/riscv-svvptc](https://github.com/riscv/riscv-svvptc) topic: pushed_at:2024-12 star:0.0k fork:0.0k Obviating Memory-Management Instructions after Marking PTEs Valid (Svvptc)
- [riscv/riscv-zaamo-zalrsc](https://github.com/riscv/riscv-zaamo-zalrsc) topic: pushed_at:2024-04 star:0.0k fork:0.0k Zaamo / Zalrsc: A extension components
- [riscv/riscv-zabha](https://github.com/riscv/riscv-zabha) topic: pushed_at:2024-12 star:0.0k fork:0.0k The Zabha extension provides support for byte and halfword atomic memory operations.
- [riscv/riscv-zalasr](https://github.com/riscv/riscv-zalasr) topic: pushed_at:2024-12 star:0.0k fork:0.0k The ISA specification for the Zalasr extension.
- [riscv/riscv-zilsd](https://github.com/riscv/riscv-zilsd) topic: pushed_at:2025-02 star:0.0k fork:0.0k Zilsd (Load/Store Pair for RV32) Fast-Track Extension

## Others

- [riscv/.github](https://github.com/riscv/.github) topic: pushed_at:2025-02 star:0.0k fork:0.0k 
- [riscv/friendly-terminology](https://github.com/riscv/friendly-terminology) topic: pushed_at:2024-04 star:0.0k fork:0.0k This repository implements the Friendly Terminology for use with the in-solidarity-bot plugin.
- [riscv/ft-trigger-delegation](https://github.com/riscv/ft-trigger-delegation) topic: pushed_at:2024-09 star:0.0k fork:0.0k Trigger Delegation Fast-Track Specification
- [riscv/guides](https://github.com/riscv/guides) topic: pushed_at:2024-11 star:0.0k fork:0.0k RISC-V International Guides
- [riscv/integrated-matrix-extension](https://github.com/riscv/integrated-matrix-extension) topic: pushed_at:2024-09 star:0.0k fork:0.0k RISC-V Integrated Matrix Development Repository
- [riscv/learn](https://github.com/riscv/learn) topic: pushed_at:2025-01 star:0.8k fork:0.1k Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc. 
- [riscv/riscv-docs-base-container-image](https://github.com/riscv/riscv-docs-base-container-image) topic: pushed_at:2025-02 star:0.0k fork:0.0k A base container image populated with the dependencies to build the RISC-V Documentation.
- [riscv/riscv-library](https://github.com/riscv/riscv-library) topic: pushed_at:2024-12 star:0.0k fork:0.0k This repository holds the front matter pages for the RISC-V Library
- [riscv/riscv-p-spec](https://github.com/riscv/riscv-p-spec) topic: pushed_at:2023-10 star:0.1k fork:0.0k RISC-V Packed SIMD Extension
- [riscv/riscv-plic-spec](https://github.com/riscv/riscv-plic-spec) topic: pushed_at:2023-03 star:0.1k fork:0.0k PLIC Specification
- [riscv/riscv-timing-fences](https://github.com/riscv/riscv-timing-fences) topic: pushed_at:2024-11 star:0.0k fork:0.0k The Timing Fences Task Group proposes an ISA extension to mitigate timing channels by partitioning shared microarchitectural states.
- [riscv/self-hosted-trace](https://github.com/riscv/self-hosted-trace) topic: pushed_at:2024-10 star:0.0k fork:0.0k RISC-V Self-hosted Trace Development Repositoty
- [riscv/virtual-memory](https://github.com/riscv/virtual-memory) topic: pushed_at:2021-09 star:0.0k fork:0.0k 

## Python

- [riscv/configuration-structure](https://github.com/riscv/configuration-structure) topic: pushed_at:2024-10 star:0.0k fork:0.0k RISC-V Configuration Structure
- [riscv/riscv-cheri](https://github.com/riscv/riscv-cheri) topic:capabilities,compartmentalization,memory-safety pushed_at:2025-02 star:0.1k fork:0.0k This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory protection and scalable compartmentalization.
- [riscv/riscv-debug-spec](https://github.com/riscv/riscv-debug-spec) topic: pushed_at:2025-01 star:0.5k fork:0.1k Working Draft of the RISC-V Debug Specification Standard
- [riscv/riscv-opcodes](https://github.com/riscv/riscv-opcodes) topic: pushed_at:2025-02 star:0.7k fork:0.3k RISC-V Opcodes

## TeX

- [riscv/docs-dev-guide](https://github.com/riscv/docs-dev-guide) topic: pushed_at:2025-02 star:0.1k fork:0.0k Documentation developer guide
- [riscv/riscv-isa-manual](https://github.com/riscv/riscv-isa-manual) topic: pushed_at:2025-02 star:3.9k fork:0.7k RISC-V Instruction Set Manual
- [riscv/riscv-smbios](https://github.com/riscv/riscv-smbios) topic: pushed_at:2023-12 star:0.0k fork:0.0k RISC-V SMBIOS Type 44 Spec
- [riscv/riscv-spmp](https://github.com/riscv/riscv-spmp) topic: pushed_at:2024-09 star:0.0k fork:0.0k The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by an hart, address matching, encoding of permissions, exceptions for access violation, and support for virtualization.
- [riscv/riscv-ssrastraps](https://github.com/riscv/riscv-ssrastraps) topic: pushed_at:2022-10 star:0.0k fork:0.0k The RAS exception and interrupts extension (Ssrastraps) defines standard local interrupt numbers and exception-cause codes for reporting errors detected by RAS functions in the system.
- [riscv/sig-functional-safety-whitepaper](https://github.com/riscv/sig-functional-safety-whitepaper) topic: pushed_at:2025-02 star:0.0k fork:0.0k GitHub repository for the Functional Safety SIG Whitepaper Development


## License

[![CC0](http://mirrors.creativecommons.org/presskit/buttons/88x31/svg/cc-zero.svg)](https://creativecommons.org/publicdomain/zero/1.0/)

To the extent possible under law, [zoroqi](https://github.com/zoroqi) has waived all copyright and related or neighboring rights to this work.
