{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.976563",
   "Default View_TopLeft":"-242,1404",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.7.1 2023-07-26 3bc4126617 VDI=43 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port default_300mhz_clk0 -pg 1 -lvl 0 -x 0 -y 1780 -defaultsOSRD
preplace port vector_regfile_port -pg 1 -lvl 0 -x 0 -y 490 -defaultsOSRD
preplace port matrix_regfile0_port -pg 1 -lvl 0 -x 0 -y 990 -defaultsOSRD
preplace port matrix_regfile1_port -pg 1 -lvl 0 -x 0 -y 1210 -defaultsOSRD
preplace port matrix_regfile2_port -pg 1 -lvl 0 -x 0 -y 2140 -defaultsOSRD
preplace port matrix_regfile3_port -pg 1 -lvl 0 -x 0 -y 2400 -defaultsOSRD
preplace port rs232_uart -pg 1 -lvl 11 -x 3430 -y 1460 -defaultsOSRD
preplace port ddr4_sdram_c0 -pg 1 -lvl 11 -x 3430 -y 1660 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x 0 -y 1760 -defaultsOSRD
preplace port port-id_ui_clk -pg 1 -lvl 11 -x 3430 -y 1820 -defaultsOSRD
preplace portBus v_reg_src_addr -pg 1 -lvl 11 -x 3430 -y 1350 -defaultsOSRD
preplace portBus m_reg_src_addr -pg 1 -lvl 11 -x 3430 -y 1050 -defaultsOSRD
preplace portBus v_reg_dest_addr -pg 1 -lvl 11 -x 3430 -y 1250 -defaultsOSRD
preplace portBus start_matmul_request -pg 1 -lvl 11 -x 3430 -y 1150 -defaultsOSRD
preplace portBus matmul_idle -pg 1 -lvl 0 -x 0 -y 1410 -defaultsOSRD
preplace inst axi_cdma -pg 1 -lvl 3 -x 960 -y 1430 -defaultsOSRD
preplace inst bram_init_ctrl -pg 1 -lvl 5 -x 1950 -y 360 -defaultsOSRD
preplace inst bram_init -pg 1 -lvl 7 -x 2650 -y 160 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 1 -x 130 -y 1690 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 2 -x 440 -y 1660 -defaultsOSRD
preplace inst vector_regfile_ctrl -pg 1 -lvl 5 -x 1950 -y 620 -defaultsOSRD
preplace inst vector_regfile -pg 1 -lvl 7 -x 2650 -y 410 -defaultsOSRD
preplace inst matrix_regfile0 -pg 1 -lvl 7 -x 2650 -y 910 -defaultsOSRD
preplace inst matrix_regfile_ctrl0 -pg 1 -lvl 5 -x 1950 -y 860 -defaultsOSRD
preplace inst vector_addr_slice -pg 1 -lvl 6 -x 2410 -y 330 -defaultsOSRD
preplace inst matrix_addr_slice0 -pg 1 -lvl 6 -x 2410 -y 810 -defaultsOSRD
preplace inst matrix_addr_slice1 -pg 1 -lvl 6 -x 2410 -y 1070 -defaultsOSRD
preplace inst matrix_regfile1 -pg 1 -lvl 7 -x 2650 -y 1170 -defaultsOSRD
preplace inst matrix_regfile_ctrl1 -pg 1 -lvl 5 -x 1950 -y 1120 -defaultsOSRD
preplace inst matrix_addr_slice2 -pg 1 -lvl 6 -x 2410 -y 1960 -defaultsOSRD
preplace inst matrix_regfile2 -pg 1 -lvl 7 -x 2650 -y 2060 -defaultsOSRD
preplace inst matrix_regfile_ctrl2 -pg 1 -lvl 5 -x 1950 -y 2010 -defaultsOSRD
preplace inst matrix_addr_slice3 -pg 1 -lvl 6 -x 2410 -y 2220 -defaultsOSRD
preplace inst matrix_regfile3 -pg 1 -lvl 7 -x 2650 -y 2320 -defaultsOSRD
preplace inst matrix_regfile_ctrl3 -pg 1 -lvl 5 -x 1950 -y 2270 -defaultsOSRD
preplace inst microblaze_riscv_0 -pg 1 -lvl 3 -x 960 -y 1650 -defaultsOSRD
preplace inst microblaze_riscv_0_local_memory -pg 1 -lvl 4 -x 1460 -y 1660 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 2 -x 440 -y 1480 -defaultsOSRD
preplace inst axi_gpio -pg 1 -lvl 5 -x 1950 -y 1330 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 4 -x 1460 -y 1370 -defaultsOSRD
preplace inst axi_uart -pg 1 -lvl 5 -x 1950 -y 1470 -defaultsOSRD
preplace inst v_reg_src -pg 1 -lvl 10 -x 3300 -y 1350 -defaultsOSRD
preplace inst m_reg_src -pg 1 -lvl 10 -x 3300 -y 1050 -defaultsOSRD
preplace inst v_reg_dest -pg 1 -lvl 10 -x 3300 -y 1250 -defaultsOSRD
preplace inst start_matmul_request -pg 1 -lvl 10 -x 3300 -y 1150 -defaultsOSRD
preplace inst control_input -pg 1 -lvl 9 -x 3070 -y 1560 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 8 -x 2860 -y 1520 -defaultsOSRD
preplace inst bram_init_addr -pg 1 -lvl 6 -x 2410 -y 70 -defaultsOSRD
preplace inst bram_init_addr_msb -pg 1 -lvl 5 -x 1950 -y 80 -defaultsOSRD
preplace inst ddr4_0 -pg 1 -lvl 5 -x 1950 -y 1740 -defaultsOSRD
preplace inst rst_ddr4_0_300M -pg 1 -lvl 4 -x 1460 -y 1980 -defaultsOSRD
preplace inst resetn_inv_0 -pg 1 -lvl 4 -x 1460 -y 1820 -defaultsOSRD
preplace netloc axi_bram_ctrl_0_bram1_douta 1 5 2 2270 410 NJ
preplace netloc axi_bram_ctrl_0_bram_clk_a 1 5 2 2180 140 2540J
preplace netloc axi_bram_ctrl_0_bram_douta 1 5 2 2200 170 NJ
preplace netloc axi_bram_ctrl_0_bram_en_a 1 5 2 2210 190 NJ
preplace netloc axi_bram_ctrl_0_bram_rst_a 1 5 2 2220 210 NJ
preplace netloc axi_bram_ctrl_0_bram_we_a 1 5 2 2230 240 2540J
preplace netloc axi_bram_ctrl_0_bram_wrdata_a 1 5 2 2190 150 NJ
preplace netloc axi_bram_ctrl_1_bram_clk_a1 1 5 2 2260 400 2520J
preplace netloc axi_bram_ctrl_1_bram_en_a1 1 5 2 2280 430 NJ
preplace netloc axi_bram_ctrl_1_bram_rst_a1 1 5 2 2290 450 NJ
preplace netloc axi_bram_ctrl_1_bram_we_a1 1 5 2 2300 470 NJ
preplace netloc axi_bram_ctrl_1_bram_wrdata_a1 1 5 2 2250 390 NJ
preplace netloc axi_cdma_cdma_introut 1 2 7 700 1540 1250 1570 NJ 1570 NJ 1570 NJ 1570 2760J 1580 2950J
preplace netloc axi_gpio_gpio_io_o 1 5 5 NJ 1350 NJ 1350 NJ 1350 NJ 1350 3190
preplace netloc bram_init_addr_dout 1 6 1 2540 70n
preplace netloc bram_init_addr_msb_dout 1 5 1 N 80
preplace netloc bram_init_ctrl_bram_addr_a 1 5 1 2170 60n
preplace netloc clk_wiz_locked 1 1 1 N 1700
preplace netloc control_input_dout 1 5 5 N 1330 NJ 1330 NJ 1330 NJ 1330 3180
preplace netloc ddr4_0_addn_ui_clkout1 1 0 6 20 1550 NJ 1550 NJ 1550 NJ 1550 NJ 1550 2170
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 3 3 1280 1880 NJ 1880 2160
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 0 6 30 1960 NJ 1960 NJ 1960 1280 2410 NJ 2410 2150
preplace netloc ddr4_0_c0_init_calib_complete 1 5 4 2300 1600 NJ 1600 NJ 1600 2960J
preplace netloc m_reg_src_Dout 1 10 1 NJ 1050
preplace netloc matrix_regfile_ctrl_bram_addr_a 1 5 1 N 810
preplace netloc matrix_regfile_ctrl_bram_addr_a1 1 5 1 N 1070
preplace netloc matrix_regfile_ctrl_bram_addr_a2 1 5 1 N 1960
preplace netloc matrix_regfile_ctrl_bram_addr_a3 1 5 1 N 2220
preplace netloc matrix_regfile_ctrl_bram_clk_a 1 5 2 2300 870 NJ
preplace netloc matrix_regfile_ctrl_bram_clk_a1 1 5 2 2300 1130 NJ
preplace netloc matrix_regfile_ctrl_bram_clk_a2 1 5 2 2300 1900 2540J
preplace netloc matrix_regfile_ctrl_bram_clk_a3 1 5 2 2270 2280 NJ
preplace netloc matrix_regfile_ctrl_bram_en_a 1 5 2 2170 900 2520J
preplace netloc matrix_regfile_ctrl_bram_en_a1 1 5 2 2170 1160 2520J
preplace netloc matrix_regfile_ctrl_bram_en_a2 1 5 2 2200 2050 2520J
preplace netloc matrix_regfile_ctrl_bram_en_a3 1 5 2 2210 2340 NJ
preplace netloc matrix_regfile_ctrl_bram_rst_a 1 5 2 2190 950 NJ
preplace netloc matrix_regfile_ctrl_bram_rst_a1 1 5 2 2190 1210 NJ
preplace netloc matrix_regfile_ctrl_bram_rst_a2 1 5 2 2210 2100 NJ
preplace netloc matrix_regfile_ctrl_bram_rst_a3 1 5 2 2190 2360 NJ
preplace netloc matrix_regfile_ctrl_bram_we_a 1 5 2 2170 970 NJ
preplace netloc matrix_regfile_ctrl_bram_we_a1 1 5 2 2170 1230 NJ
preplace netloc matrix_regfile_ctrl_bram_we_a2 1 5 2 2180 2120 NJ
preplace netloc matrix_regfile_ctrl_bram_we_a3 1 5 2 2180 2380 NJ
preplace netloc matrix_regfile_ctrl_bram_wrdata_a 1 5 2 2270 890 NJ
preplace netloc matrix_regfile_ctrl_bram_wrdata_a1 1 5 2 2270 1150 NJ
preplace netloc matrix_regfile_ctrl_bram_wrdata_a2 1 5 2 2300 2040 NJ
preplace netloc matrix_regfile_ctrl_bram_wrdata_a3 1 5 2 2300 2160 2540J
preplace netloc matrix_regfile_douta 1 5 2 2220 910 NJ
preplace netloc matrix_regfile_douta1 1 5 2 2220 1170 NJ
preplace netloc matrix_regfile_douta2 1 5 2 2260 2060 NJ
preplace netloc matrix_regfile_douta3 1 5 2 2230 2320 NJ
preplace netloc mdm_1_debug_sys_rst 1 1 2 260 1400 620
preplace netloc microblaze_riscv_0_Clk 1 1 4 240 1560 690 1340 1270 1540 1730
preplace netloc resetn_1 1 0 4 NJ 1760 250 1770 NJ 1770 1220J
preplace netloc resetn_inv_0_Res 1 4 1 1750J 1780n
preplace netloc rst_clk_wiz_100M_bus_struct_reset 1 2 2 620J 1750 1240
preplace netloc rst_clk_wiz_100M_mb_reset 1 2 1 630 1620n
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 2 3 660 1330 1220 1740 1690
preplace netloc rst_ddr4_0_300M_peripheral_aresetn 1 4 1 1740 1760n
preplace netloc start_matmul_request_Dout 1 10 1 NJ 1150
preplace netloc v_reg_dest_Dout 1 10 1 NJ 1250
preplace netloc vector_regfile_ctrl_bram_addr_a 1 5 1 2240 330n
preplace netloc xlconstant_0_dout 1 8 1 2950J 1520n
preplace netloc xlslice_0_Dout 1 6 1 2540J 330n
preplace netloc xlslice_0_Dout1 1 10 1 NJ 1350
preplace netloc xlslice_1_Dout 1 6 1 2540J 810n
preplace netloc xlslice_1_Dout1 1 6 1 2520J 1070n
preplace netloc xlslice_1_Dout2 1 6 1 2520J 1960n
preplace netloc xlslice_1_Dout3 1 6 1 2520J 2220n
preplace netloc In3_0_1 1 0 9 NJ 1410 NJ 1410 680J 1520 1240J 1560 NJ 1560 NJ 1560 NJ 1560 2770J 1590 NJ
preplace netloc ddr4_0_addn_ui_clkout2 1 5 6 NJ 1820 NJ 1820 NJ 1820 NJ 1820 NJ 1820 NJ
preplace netloc BRAM_PORTB_1_1 1 0 7 NJ 990 NJ 990 NJ 990 NJ 990 NJ 990 NJ 990 NJ
preplace netloc BRAM_PORTB_2_1 1 0 7 20J 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 2530J
preplace netloc BRAM_PORTB_3_1 1 0 7 NJ 2140 NJ 2140 NJ 2140 NJ 2140 NJ 2140 NJ 2140 NJ
preplace netloc BRAM_PORTB_4_1 1 0 7 NJ 2400 NJ 2400 NJ 2400 NJ 2400 NJ 2400 NJ 2400 NJ
preplace netloc axi_cdma_M_AXI 1 3 1 1250 1350n
preplace netloc axi_smc_M03_AXI 1 4 1 1700 1330n
preplace netloc axi_smc_M09_AXI 1 4 1 N 1450
preplace netloc axi_smc_M10_AXI 1 4 1 1710 1470n
preplace netloc axi_uartlite_0_UART 1 5 6 NJ 1460 NJ 1460 NJ 1460 NJ 1460 NJ 1460 NJ
preplace netloc ddr4_0_C0_DDR4 1 5 6 NJ 1660 NJ 1660 NJ 1660 NJ 1660 NJ 1660 NJ
preplace netloc default_300mhz_clk0_1 1 0 5 NJ 1780 NJ 1780 NJ 1780 1260J 1750 1750J
preplace netloc microblaze_riscv_0_M_AXI_DP 1 3 1 1230 1330n
preplace netloc microblaze_riscv_0_debug 1 2 1 670 1470n
preplace netloc microblaze_riscv_0_dlmb_1 1 3 1 N 1630
preplace netloc microblaze_riscv_0_ilmb_1 1 3 1 N 1650
preplace netloc smartconnect_0_M00_AXI 1 2 3 700 1530 NJ 1530 1640
preplace netloc smartconnect_0_M01_AXI 1 4 1 1750 1290n
preplace netloc smartconnect_0_M02_AXI 1 4 1 1650 340n
preplace netloc smartconnect_0_M04_AXI 1 4 1 1660 840n
preplace netloc smartconnect_0_M05_AXI 1 4 1 1720 1100n
preplace netloc smartconnect_0_M06_AXI 1 4 1 1720 1390n
preplace netloc smartconnect_0_M07_AXI 1 4 1 1650 1410n
preplace netloc smartconnect_0_M08_AXI 1 4 1 1710 600n
preplace netloc vector_regfile_port 1 0 7 NJ 490 NJ 490 NJ 490 NJ 490 NJ 490 NJ 490 NJ
levelinfo -pg 1 0 130 440 960 1460 1950 2410 2650 2860 3070 3300 3430
pagesize -pg 1 -db -bbox -sgen -210 0 3680 2460
"
}
{
   "da_board_cnt":"1"
}
