Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Fri Sep 26 23:31:39 2025
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                1.39e-02 6.11e-02 1.50e+07 9.00e-02 100.0
  U0_CLK_GATE (CLK_GATE)               1.84e-03 2.34e-03 4.20e+04 4.22e-03   4.7
  U0_ALU (ALU_WIDTH8_test_1)           1.83e-04 1.53e-02 4.33e+06 1.98e-02  22.0
    mult_45 (ALU_WIDTH8_DW02_mult_0)   1.34e-05 6.63e-06 1.65e+06 1.67e-03   1.9
    add_43 (ALU_WIDTH8_DW01_add_0)     1.56e-06 2.02e-05 2.05e+05 2.27e-04   0.3
    sub_44 (ALU_WIDTH8_DW01_sub_0)     2.31e-06 1.98e-05 2.48e+05 2.70e-04   0.3
    div_46 (ALU_WIDTH8_DW_div_uns_0)   2.43e-05 1.13e-04 1.24e+06 1.38e-03   1.5
  U0_RegFile (RegFile_DEPTH16_WIDTH8_test_1)
                                       3.31e-03 1.73e-02 3.65e+06 2.43e-02  27.0
  U0_SYS_CTRL (SYS_CTRL_test_1)        1.27e-04 2.33e-03 6.34e+05 3.09e-03   3.4
  U0_UART (UART_TOP_test_1)            1.57e-03 7.19e-03 2.17e+06 1.09e-02  12.1
    RX_UNIT (UART_RX_Top_test_1)       1.03e-03 4.94e-03 1.62e+06 7.59e-03   8.4
      U_FSM (UART_RX_FSM_test_1)       7.18e-05 5.21e-04 4.59e+05 1.05e-03   1.2
      U_stop_chk (UART_RX_stop_check_test_1)
                                       4.64e-08 1.07e-04 2.14e+04 1.28e-04   0.1
      U_start_chk (UART_RX_start_check_test_1)
                                       1.92e-07 1.10e-04 1.82e+04 1.29e-04   0.1
      U_Par_check (UART_RX_parity_check_test_1)
                                       3.23e-06 1.41e-04 1.16e+05 2.60e-04   0.3
      U_sampler (UART_RX_sampler_test_1)
                                       5.41e-05 6.53e-04 2.00e+05 9.08e-04   1.0
      U_edge_counter (UART_RX_edge_counter_test_1)
                                       1.29e-04 1.26e-03 3.75e+05 1.76e-03   2.0
      U_desrial (UART_RX_deserializer_test_1)
                                       1.57e-04 2.12e-03 4.25e+05 2.70e-03   3.0
    TX_UNIT (UART_TX_Top_test_1)       5.13e-04 2.22e-03 5.38e+05 3.27e-03   3.6
      SER (UART_Serializer_test_1)     1.34e-04 1.64e-03 3.25e+05 2.09e-03   2.3
      FSM (UART_FSM_test_1)            1.16e-04 4.35e-04 9.70e+04 6.48e-04   0.7
      parity_calc (UART_Parity_test_1) 1.94e-06 1.23e-04 1.11e+05 2.36e-04   0.3
  U1_ClkDiv (Clk_Divider_test_1)       1.36e-05 1.12e-03 6.24e+05 1.76e-03   2.0
    r72 (Clk_Divider_1_DW01_inc_0)        0.000    0.000 9.76e+04 9.76e-05   0.1
  U0_CLKDIV_MUX (CLKDIV_MUX)           4.96e-06 4.33e-06 3.97e+04 4.90e-05   0.1
  U0_ClkDiv (Clk_Divider_test_0)       5.55e-05 1.25e-03 6.00e+05 1.91e-03   2.1
    r72 (Clk_Divider_0_DW01_inc_0)     2.42e-06 9.55e-06 9.74e+04 1.09e-04   0.1
  U0_PULSE_GEN (PULSE_GEN_test_0)      1.03e-06 2.28e-04 3.15e+04 2.61e-04   0.3
  U0_ASYNC_FIFO (ASYNC_FIFO_TOP_DATA_WIDTH8_DEPTH8_test_1)
                                       2.25e-03 1.13e-02 2.49e+06 1.61e-02  17.9
    U_FIFO_RD (ASYNC_FIFO_RD_B_WIDTH3_test_1)
                                       1.41e-04 1.09e-03 2.63e+05 1.50e-03   1.7
    U_FIFO_WR (ASYNC_FIFO_WR_B_WIDTH3_test_1)
                                       8.86e-05 1.01e-03 2.56e+05 1.36e-03   1.5
    U_R2W_SYNC (ASYNC_FIFO_BIT_SYNC_B_WIDTH3_STAGES2_test_0)
                                       1.80e-06 8.67e-04 1.07e+05 9.76e-04   1.1
    U_W2R_SYNC (ASYNC_FIFO_BIT_SYNC_B_WIDTH3_STAGES2_test_1)
                                       1.26e-07 8.85e-04 1.07e+05 9.93e-04   1.1
    U_FIFO_MEM (ASYNC_FIFO_MEM_DATA_WIDTH8_DEPTH8_test_1)
                                       1.51e-03 7.41e-03 1.75e+06 1.07e-02  11.9
  U0_ref_Data_sync (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1)
                                          0.000 1.36e-03 2.21e+05 1.59e-03   1.8
    U_PULSE_GEN (PULSE_GEN_test_1)        0.000 2.10e-04 3.12e+04 2.41e-04   0.3
  U1_RST_SYNC (RST_SYNC_NUM_STAGES2_test_1)
                                       2.37e-06 2.72e-04 2.80e+04 3.03e-04   0.3
  U0_RST_SYNC (RST_SYNC_NUM_STAGES2_test_0)
                                       5.12e-06 2.86e-04 2.88e+04 3.20e-04   0.4
  U6_SYNC_RST_MUX_UART (MUX_2X1_5)     9.82e-06 4.26e-05 1.29e+04 6.53e-05   0.1
  U5_SYNC_RST_MUX_REF (MUX_2X1_6)      9.82e-06 4.26e-05 1.32e+04 6.56e-05   0.1
  U4_RST_MUX (MUX_2X1_0)               5.89e-05 4.59e-05 1.15e+04 1.16e-04   0.1
  U3_RX_CLK_MUX (MUX_2X1_2)            2.91e-04 6.48e-05 1.15e+04 3.67e-04   0.4
  U2_TX_CLK_MUX (MUX_2X1_3)            2.55e-04 6.43e-05 1.15e+04 3.31e-04   0.4
  U1_UART_CLK_MUX (MUX_2X1_4)          1.85e-04 6.35e-05 1.15e+04 2.60e-04   0.3
  U0_REF_CLK_MUX (MUX_2X1_1)           1.84e-03 1.39e-04 1.88e+04 2.00e-03   2.2
1
