#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Fri Sep  5 05:12:35 2025
# Process ID: 3129
# Log file: /home/ise/Xilinx_project/adder_4bit/planAhead_run_1/planAhead.log
# Journal file: /home/ise/Xilinx_project/adder_4bit/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source /home/ise/Xilinx_project/adder_4bit/pa.fromNetlist.tcl
startgroup
set_property package_pin C7 [get_ports {led_sum[0]}]
endgroup
startgroup
set_property package_pin E6 [get_ports {led_sum[1]}]
endgroup
startgroup
set_property package_pin C5 [get_ports {led_sum[2]}]
endgroup
startgroup
set_property package_pin F7 [get_ports {led_sum[3]}]
endgroup
startgroup
set_property package_pin D6 [get_ports {led_sum[4]}]
endgroup
startgroup
set_property package_pin E7 [get_ports {led_sum[5]}]
endgroup
startgroup
set_property package_pin D5 [get_ports {led_sum[6]}]
endgroup
startgroup
set_property package_pin C6 [get_ports led_cout]
endgroup
set_property package_pin "" [get_ports [list  Cin]]
startgroup
set_property package_pin A4 [get_ports {A[0]}]
endgroup
startgroup
set_property package_pin A5 [get_ports {A[1]}]
endgroup
startgroup
set_property package_pin A6 [get_ports {A[2]}]
endgroup
startgroup
set_property package_pin A7 [get_ports {A[3]}]
endgroup
startgroup
set_property package_pin B8 [get_ports {B[0]}]
endgroup
startgroup
set_property package_pin A8 [get_ports {B[1]}]
endgroup
startgroup
set_property package_pin C8 [get_ports {B[2]}]
endgroup
startgroup
set_property package_pin A9 [get_ports {B[3]}]
endgroup
startgroup
set_property package_pin B10 [get_ports Cin]
endgroup
save_constraints
report_drc -name drc_1
reset_drc -name drc_1
startgroup
set_property package_pin P4 [get_ports led_cout]
endgroup
save_constraints
