// Seed: 2607290682
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input logic id_5,
    input logic id_6,
    output id_7,
    output logic id_8,
    output logic id_9,
    output id_10,
    input id_11,
    output id_12,
    input id_13
);
  logic id_14;
  logic id_15;
  assign id_12[1] = 1;
  reg id_16, id_17;
  initial begin
    if (id_5) begin
      id_17 <= 1 - id_5(1 == id_1, 1'b0, 1, 1);
    end
  end
  logic id_18;
  logic id_19;
  assign id_7 = id_4;
  logic id_20, id_21, id_22;
  logic id_23;
endmodule
