

================================================================
== Vitis HLS Report for 'real_matmul'
================================================================
* Date:           Sat Sep 28 22:24:47 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        build_hls
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  7.040 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    90165|    90165|  0.721 ms|  0.721 ms|  90166|  90166|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 147
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 148 [1/1] (1.00ns)   --->   "%MatC_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %MatC_DRAM"   --->   Operation 148 'read' 'MatC_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 149 [1/1] (1.00ns)   --->   "%MatB_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %MatB_DRAM"   --->   Operation 149 'read' 'MatB_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 150 [1/1] (1.00ns)   --->   "%MatA_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %MatA_DRAM"   --->   Operation 150 'read' 'MatA_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%MatA = alloca i64 1" [src/real_matmul.cpp:21]   --->   Operation 151 'alloca' 'MatA' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%MatB = alloca i64 1" [src/real_matmul.cpp:22]   --->   Operation 152 'alloca' 'MatB' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%MatC = alloca i64 1" [src/real_matmul.cpp:23]   --->   Operation 153 'alloca' 'MatC' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [2/2] (0.00ns)   --->   "%call_ln0 = call void @real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS, i128 %mem, i2400 %MatA, i64 %MatA_DRAM_read"   --->   Operation 154 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %MatB_DRAM_read, i32 4, i32 63" [src/real_matmul.cpp:36]   --->   Operation 155 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [2/2] (0.00ns)   --->   "%call_ln0 = call void @real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT, i16 %MatC"   --->   Operation 156 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %MatC_DRAM_read, i32 4, i32 63" [src/real_matmul.cpp:71]   --->   Operation 157 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 158 [1/2] (0.00ns)   --->   "%call_ln0 = call void @real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS, i128 %mem, i2400 %MatA, i64 %MatA_DRAM_read"   --->   Operation 158 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 159 [1/2] (0.00ns)   --->   "%call_ln0 = call void @real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT, i16 %MatC"   --->   Operation 159 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.04>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i60 %trunc_ln" [src/real_matmul.cpp:36]   --->   Operation 160 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i128 %mem, i64 %sext_ln36" [src/real_matmul.cpp:36]   --->   Operation 161 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [71/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 162 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.04>
ST_4 : Operation 163 [70/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 163 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.04>
ST_5 : Operation 164 [69/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 164 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.04>
ST_6 : Operation 165 [68/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 165 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.04>
ST_7 : Operation 166 [67/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 166 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 167 [66/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 167 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.04>
ST_9 : Operation 168 [65/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 168 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.04>
ST_10 : Operation 169 [64/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 169 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.04>
ST_11 : Operation 170 [63/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 170 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.04>
ST_12 : Operation 171 [62/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 171 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.04>
ST_13 : Operation 172 [61/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 172 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.04>
ST_14 : Operation 173 [60/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 173 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.04>
ST_15 : Operation 174 [59/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 174 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.04>
ST_16 : Operation 175 [58/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 175 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.04>
ST_17 : Operation 176 [57/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 176 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.04>
ST_18 : Operation 177 [56/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 177 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.04>
ST_19 : Operation 178 [55/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 178 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.04>
ST_20 : Operation 179 [54/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 179 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.04>
ST_21 : Operation 180 [53/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 180 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.04>
ST_22 : Operation 181 [52/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 181 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.04>
ST_23 : Operation 182 [51/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 182 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.04>
ST_24 : Operation 183 [50/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 183 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.04>
ST_25 : Operation 184 [49/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 184 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.04>
ST_26 : Operation 185 [48/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 185 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.04>
ST_27 : Operation 186 [47/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 186 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.04>
ST_28 : Operation 187 [46/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 187 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.04>
ST_29 : Operation 188 [45/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 188 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.04>
ST_30 : Operation 189 [44/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 189 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.04>
ST_31 : Operation 190 [43/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 190 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.04>
ST_32 : Operation 191 [42/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 191 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.04>
ST_33 : Operation 192 [41/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 192 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.04>
ST_34 : Operation 193 [40/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 193 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.04>
ST_35 : Operation 194 [39/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 194 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.04>
ST_36 : Operation 195 [38/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 195 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.04>
ST_37 : Operation 196 [37/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 196 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.04>
ST_38 : Operation 197 [36/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 197 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.04>
ST_39 : Operation 198 [35/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 198 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.04>
ST_40 : Operation 199 [34/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 199 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.04>
ST_41 : Operation 200 [33/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 200 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.04>
ST_42 : Operation 201 [32/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 201 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.04>
ST_43 : Operation 202 [31/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 202 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.04>
ST_44 : Operation 203 [30/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 203 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.04>
ST_45 : Operation 204 [29/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 204 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.04>
ST_46 : Operation 205 [28/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 205 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.04>
ST_47 : Operation 206 [27/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 206 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.04>
ST_48 : Operation 207 [26/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 207 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.04>
ST_49 : Operation 208 [25/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 208 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.04>
ST_50 : Operation 209 [24/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 209 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.04>
ST_51 : Operation 210 [23/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 210 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.04>
ST_52 : Operation 211 [22/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 211 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.04>
ST_53 : Operation 212 [21/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 212 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.04>
ST_54 : Operation 213 [20/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 213 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.04>
ST_55 : Operation 214 [19/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 214 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.04>
ST_56 : Operation 215 [18/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 215 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.04>
ST_57 : Operation 216 [17/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 216 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.04>
ST_58 : Operation 217 [16/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 217 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.04>
ST_59 : Operation 218 [15/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 218 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.04>
ST_60 : Operation 219 [14/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 219 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 7.04>
ST_61 : Operation 220 [13/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 220 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 7.04>
ST_62 : Operation 221 [12/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 221 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 7.04>
ST_63 : Operation 222 [11/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 222 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 7.04>
ST_64 : Operation 223 [10/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 223 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 7.04>
ST_65 : Operation 224 [9/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 224 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 7.04>
ST_66 : Operation 225 [8/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 225 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 7.04>
ST_67 : Operation 226 [7/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 226 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 7.04>
ST_68 : Operation 227 [6/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 227 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 7.04>
ST_69 : Operation 228 [5/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 228 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 7.04>
ST_70 : Operation 229 [4/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 229 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 7.04>
ST_71 : Operation 230 [3/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 230 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 7.04>
ST_72 : Operation 231 [2/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 231 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 7.04>
ST_73 : Operation 232 [1/71] (7.04ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i64 3750" [src/real_matmul.cpp:36]   --->   Operation 232 'readreq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 0.00>
ST_74 : Operation 233 [2/2] (0.00ns)   --->   "%call_ln36 = call void @real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS, i128 %mem, i2400 %MatB, i60 %trunc_ln" [src/real_matmul.cpp:36]   --->   Operation 233 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 74> <Delay = 0.00>
ST_75 : Operation 234 [1/2] (0.00ns)   --->   "%call_ln36 = call void @real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS, i128 %mem, i2400 %MatB, i60 %trunc_ln" [src/real_matmul.cpp:36]   --->   Operation 234 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 75> <Delay = 0.00>
ST_76 : Operation 235 [2/2] (0.00ns)   --->   "%call_ln0 = call void @real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS, i2400 %MatA, i16 %MatC, i2400 %MatB"   --->   Operation 235 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 76> <Delay = 7.04>
ST_77 : Operation 236 [1/2] (0.00ns)   --->   "%call_ln0 = call void @real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS, i2400 %MatA, i16 %MatC, i2400 %MatB"   --->   Operation 236 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i60 %trunc_ln3" [src/real_matmul.cpp:71]   --->   Operation 237 'sext' 'sext_ln71' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 238 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i128 %mem, i64 %sext_ln71" [src/real_matmul.cpp:71]   --->   Operation 238 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 239 [1/1] (7.04ns)   --->   "%empty_31 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %mem_addr_1, i64 2500" [src/real_matmul.cpp:71]   --->   Operation 239 'writereq' 'empty_31' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 0.00>
ST_78 : Operation 240 [2/2] (0.00ns)   --->   "%call_ln71 = call void @real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS, i128 %mem, i60 %trunc_ln3, i16 %MatC" [src/real_matmul.cpp:71]   --->   Operation 240 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 78> <Delay = 0.00>
ST_79 : Operation 241 [1/2] (0.00ns)   --->   "%call_ln71 = call void @real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS, i128 %mem, i60 %trunc_ln3, i16 %MatC" [src/real_matmul.cpp:71]   --->   Operation 241 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 79> <Delay = 7.04>
ST_80 : Operation 242 [68/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 242 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 7.04>
ST_81 : Operation 243 [67/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 243 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 7.04>
ST_82 : Operation 244 [66/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 244 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 7.04>
ST_83 : Operation 245 [65/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 245 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 7.04>
ST_84 : Operation 246 [64/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 246 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 7.04>
ST_85 : Operation 247 [63/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 247 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 85> <Delay = 7.04>
ST_86 : Operation 248 [62/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 248 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 86> <Delay = 7.04>
ST_87 : Operation 249 [61/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 249 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 87> <Delay = 7.04>
ST_88 : Operation 250 [60/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 250 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 88> <Delay = 7.04>
ST_89 : Operation 251 [59/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 251 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 89> <Delay = 7.04>
ST_90 : Operation 252 [58/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 252 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 90> <Delay = 7.04>
ST_91 : Operation 253 [57/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 253 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 91> <Delay = 7.04>
ST_92 : Operation 254 [56/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 254 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 92> <Delay = 7.04>
ST_93 : Operation 255 [55/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 255 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 93> <Delay = 7.04>
ST_94 : Operation 256 [54/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 256 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 94> <Delay = 7.04>
ST_95 : Operation 257 [53/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 257 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 95> <Delay = 7.04>
ST_96 : Operation 258 [52/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 258 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 96> <Delay = 7.04>
ST_97 : Operation 259 [51/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 259 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 97> <Delay = 7.04>
ST_98 : Operation 260 [50/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 260 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 98> <Delay = 7.04>
ST_99 : Operation 261 [49/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 261 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 99> <Delay = 7.04>
ST_100 : Operation 262 [48/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 262 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 100> <Delay = 7.04>
ST_101 : Operation 263 [47/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 263 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 101> <Delay = 7.04>
ST_102 : Operation 264 [46/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 264 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 102> <Delay = 7.04>
ST_103 : Operation 265 [45/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 265 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 103> <Delay = 7.04>
ST_104 : Operation 266 [44/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 266 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 104> <Delay = 7.04>
ST_105 : Operation 267 [43/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 267 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 105> <Delay = 7.04>
ST_106 : Operation 268 [42/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 268 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 106> <Delay = 7.04>
ST_107 : Operation 269 [41/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 269 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 107> <Delay = 7.04>
ST_108 : Operation 270 [40/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 270 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 108> <Delay = 7.04>
ST_109 : Operation 271 [39/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 271 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 109> <Delay = 7.04>
ST_110 : Operation 272 [38/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 272 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 110> <Delay = 7.04>
ST_111 : Operation 273 [37/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 273 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 111> <Delay = 7.04>
ST_112 : Operation 274 [36/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 274 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 112> <Delay = 7.04>
ST_113 : Operation 275 [35/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 275 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 113> <Delay = 7.04>
ST_114 : Operation 276 [34/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 276 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 114> <Delay = 7.04>
ST_115 : Operation 277 [33/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 277 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 115> <Delay = 7.04>
ST_116 : Operation 278 [32/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 278 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 116> <Delay = 7.04>
ST_117 : Operation 279 [31/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 279 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 117> <Delay = 7.04>
ST_118 : Operation 280 [30/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 280 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 118> <Delay = 7.04>
ST_119 : Operation 281 [29/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 281 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 119> <Delay = 7.04>
ST_120 : Operation 282 [28/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 282 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 120> <Delay = 7.04>
ST_121 : Operation 283 [27/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 283 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 121> <Delay = 7.04>
ST_122 : Operation 284 [26/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 284 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 122> <Delay = 7.04>
ST_123 : Operation 285 [25/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 285 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 123> <Delay = 7.04>
ST_124 : Operation 286 [24/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 286 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 124> <Delay = 7.04>
ST_125 : Operation 287 [23/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 287 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 125> <Delay = 7.04>
ST_126 : Operation 288 [22/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 288 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 126> <Delay = 7.04>
ST_127 : Operation 289 [21/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 289 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 127> <Delay = 7.04>
ST_128 : Operation 290 [20/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 290 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 128> <Delay = 7.04>
ST_129 : Operation 291 [19/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 291 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 129> <Delay = 7.04>
ST_130 : Operation 292 [18/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 292 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 130> <Delay = 7.04>
ST_131 : Operation 293 [17/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 293 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 131> <Delay = 7.04>
ST_132 : Operation 294 [16/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 294 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 132> <Delay = 7.04>
ST_133 : Operation 295 [15/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 295 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 133> <Delay = 7.04>
ST_134 : Operation 296 [14/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 296 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 134> <Delay = 7.04>
ST_135 : Operation 297 [13/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 297 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 135> <Delay = 7.04>
ST_136 : Operation 298 [12/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 298 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 136> <Delay = 7.04>
ST_137 : Operation 299 [11/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 299 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 137> <Delay = 7.04>
ST_138 : Operation 300 [10/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 300 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 138> <Delay = 7.04>
ST_139 : Operation 301 [9/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 301 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 139> <Delay = 7.04>
ST_140 : Operation 302 [8/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 302 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 140> <Delay = 7.04>
ST_141 : Operation 303 [7/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 303 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 142 <SV = 141> <Delay = 7.04>
ST_142 : Operation 304 [6/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 304 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 142> <Delay = 7.04>
ST_143 : Operation 305 [5/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 305 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 143> <Delay = 7.04>
ST_144 : Operation 306 [4/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 306 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 144> <Delay = 7.04>
ST_145 : Operation 307 [3/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 307 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 145> <Delay = 7.04>
ST_146 : Operation 308 [2/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 308 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 147 <SV = 146> <Delay = 7.04>
ST_147 : Operation 309 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [src/real_matmul.cpp:10]   --->   Operation 309 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 310 [1/1] (0.00ns)   --->   "%specinterface_ln10 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0" [src/real_matmul.cpp:10]   --->   Operation 310 'specinterface' 'specinterface_ln10' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 311 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mem, void @empty_0, i32 0, i32 0, void @empty_1, i32 64, i32 1, void @empty_2, void @empty_9, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 311 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 312 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %mem"   --->   Operation 312 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 313 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatA_DRAM, void @empty_10, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_11, void @empty_3, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 313 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 314 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatA_DRAM, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 314 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 315 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatB_DRAM, void @empty_10, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_11, void @empty, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 315 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 316 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatB_DRAM, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 316 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 317 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatC_DRAM, void @empty_10, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_11, void @empty_8, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 317 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 318 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatC_DRAM, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 318 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 319 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_11, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 319 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 320 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i2400 %MatB"   --->   Operation 320 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 321 [1/68] (7.04ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [src/real_matmul.cpp:78]   --->   Operation 321 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 322 [1/1] (0.00ns)   --->   "%ret_ln78 = ret" [src/real_matmul.cpp:78]   --->   Operation 322 'ret' 'ret_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 0.960ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('MatC_DRAM_read') on port 'MatC_DRAM' [16]  (1.000 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 7.040ns
The critical path consists of the following:
	'getelementptr' operation 128 bit ('mem_addr', src/real_matmul.cpp:36) [26]  (0.000 ns)
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 4>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 5>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 6>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 7>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 8>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 9>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 10>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 11>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 12>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 13>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 14>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 15>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 16>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 17>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 18>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 19>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 20>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 21>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 22>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 23>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 24>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 25>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 26>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 27>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 28>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 29>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 30>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 31>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 32>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 33>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 34>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 35>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 36>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 37>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 38>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 39>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 40>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 41>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 42>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 43>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 44>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 45>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 46>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 47>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 48>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 49>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 50>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 51>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 52>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 53>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 54>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 55>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 56>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 57>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 58>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 59>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 60>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 61>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 62>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 63>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 64>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 65>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 66>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 67>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 68>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 69>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 70>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 71>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 72>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 73>: 7.040ns
The critical path consists of the following:
	bus request operation ('empty', src/real_matmul.cpp:36) on port 'mem' (src/real_matmul.cpp:36) [27]  (7.040 ns)

 <State 74>: 0.000ns
The critical path consists of the following:

 <State 75>: 0.000ns
The critical path consists of the following:

 <State 76>: 0.000ns
The critical path consists of the following:

 <State 77>: 7.040ns
The critical path consists of the following:
	'getelementptr' operation 128 bit ('mem_addr_1', src/real_matmul.cpp:71) [33]  (0.000 ns)
	bus request operation ('empty_31', src/real_matmul.cpp:71) on port 'mem' (src/real_matmul.cpp:71) [34]  (7.040 ns)

 <State 78>: 0.000ns
The critical path consists of the following:

 <State 79>: 0.000ns
The critical path consists of the following:

 <State 80>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 81>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 82>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 83>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 84>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 85>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 86>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 87>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 88>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 89>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 90>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 91>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 92>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 93>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 94>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 95>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 96>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 97>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 98>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 99>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 100>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 101>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 102>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 103>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 104>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 105>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 106>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 107>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 108>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 109>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 110>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 111>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 112>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 113>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 114>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 115>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 116>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 117>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 118>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 119>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 120>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 121>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 122>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 123>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 124>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 125>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 126>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 127>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 128>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 129>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 130>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 131>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 132>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 133>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 134>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 135>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 136>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 137>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 138>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 139>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 140>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 141>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 142>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 143>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 144>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 145>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 146>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)

 <State 147>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_32', src/real_matmul.cpp:78) on port 'mem' (src/real_matmul.cpp:78) [36]  (7.040 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
