Source Block: hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@321:343@HdlStmProcess
        8'h41: up_rdata_ff <= {offload0_enabled};
        default: up_rdata_ff <= 'h00;
        endcase
end

always @(posedge clk) begin
        if (up_sw_resetn == 1'b0) begin
                sync_id <= 'h00;
                sync_id_pending <= 1'b0;
        end else begin
                if (sync_valid == 1'b1) begin
                        sync_id <= sync_data;
                        sync_id_pending <= 1'b1;
                end else if (up_wreq_s == 1'b1 && up_waddr_s == 8'h21 && up_wdata_s[3] == 1'b1) begin
                        sync_id_pending <= 1'b0;
                end
        end
end

assign sync_ready = 1'b1;

generate if (ASYNC_SPI_CLK) begin


Diff Content:
- 326 always @(posedge clk) begin
- 327         if (up_sw_resetn == 1'b0) begin
- 328                 sync_id <= 'h00;
- 329                 sync_id_pending <= 1'b0;
- 330         end else begin
- 331                 if (sync_valid == 1'b1) begin
- 332                         sync_id <= sync_data;
- 333                         sync_id_pending <= 1'b1;
- 334                 end else if (up_wreq_s == 1'b1 && up_waddr_s == 8'h21 && up_wdata_s[3] == 1'b1) begin
- 335                         sync_id_pending <= 1'b0;
- 336                 end
- 337         end
- 338 end

Clone Blocks:
