
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 7.17

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: spi_cs_n$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.25    0.21    0.41 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.25    0.00    0.41 ^ spi_cs_n$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.41   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ spi_cs_n$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.06    0.06   library removal time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: tx_shift[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_shift[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ tx_shift[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.02    0.08    0.38    0.38 v tx_shift[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         tx_shift[0] (net)
                  0.08    0.00    0.38 v _233_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.06    0.44 ^ _233_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _100_ (net)
                  0.08    0.00    0.44 ^ _235_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.06    0.05    0.49 v _235_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _027_ (net)
                  0.06    0.00    0.49 v tx_shift[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ tx_shift[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.25    0.21    0.41 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.25    0.00    0.41 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    32    0.39    0.26    0.24    0.65 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.26    0.00    0.65 ^ state[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.65   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ state[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  9.42   slack (MET)


Startpoint: bit_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: miso_capture[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.07    0.29    0.56    0.56 ^ bit_counter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_counter[0] (net)
                  0.29    0.00    0.56 ^ _253_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     5    0.06    0.24    0.30    0.86 ^ _253_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _126_ (net)
                  0.24    0.00    0.86 ^ _132_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.13    0.11    0.97 v _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _109_ (net)
                  0.13    0.00    0.97 v _133_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     5    0.05    0.19    0.36    1.32 v _133_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _113_ (net)
                  0.19    0.00    1.32 v _248_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.13    0.26    1.58 v _248_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _115_ (net)
                  0.13    0.00    1.58 v _163_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.05    0.39    0.25    1.84 ^ _163_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _052_ (net)
                  0.39    0.00    1.84 ^ _174_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.03    0.16    0.10    1.93 v _174_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _062_ (net)
                  0.16    0.00    1.93 v _175_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     4    0.06    0.24    0.45    2.39 v _175_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _063_ (net)
                  0.24    0.00    2.39 v _180_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
     1    0.01    0.39    0.27    2.65 ^ _180_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
                                         _006_ (net)
                  0.39    0.00    2.65 ^ miso_capture[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.65   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ miso_capture[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.17    9.83   library setup time
                                  9.83   data required time
-----------------------------------------------------------------------------
                                  9.83   data required time
                                 -2.65   data arrival time
-----------------------------------------------------------------------------
                                  7.17   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.25    0.21    0.41 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.25    0.00    0.41 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    32    0.39    0.26    0.24    0.65 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.26    0.00    0.65 ^ state[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.65   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ state[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  9.42   slack (MET)


Startpoint: bit_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: miso_capture[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.07    0.29    0.56    0.56 ^ bit_counter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_counter[0] (net)
                  0.29    0.00    0.56 ^ _253_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     5    0.06    0.24    0.30    0.86 ^ _253_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _126_ (net)
                  0.24    0.00    0.86 ^ _132_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.13    0.11    0.97 v _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _109_ (net)
                  0.13    0.00    0.97 v _133_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     5    0.05    0.19    0.36    1.32 v _133_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _113_ (net)
                  0.19    0.00    1.32 v _248_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.13    0.26    1.58 v _248_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _115_ (net)
                  0.13    0.00    1.58 v _163_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.05    0.39    0.25    1.84 ^ _163_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _052_ (net)
                  0.39    0.00    1.84 ^ _174_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.03    0.16    0.10    1.93 v _174_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _062_ (net)
                  0.16    0.00    1.93 v _175_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     4    0.06    0.24    0.45    2.39 v _175_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _063_ (net)
                  0.24    0.00    2.39 v _180_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
     1    0.01    0.39    0.27    2.65 ^ _180_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
                                         _006_ (net)
                  0.39    0.00    2.65 ^ miso_capture[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.65   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ miso_capture[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.17    9.83   library setup time
                                  9.83   data required time
-----------------------------------------------------------------------------
                                  9.83   data required time
                                 -2.65   data arrival time
-----------------------------------------------------------------------------
                                  7.17   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.4052340984344482

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8590

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.20770306885242462

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9310

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: miso_capture[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ bit_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.56    0.56 ^ bit_counter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.30    0.86 ^ _253_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.11    0.97 v _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.36    1.32 v _133_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.26    1.58 v _248_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.25    1.84 ^ _163_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.10    1.93 v _174_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.45    2.39 v _175_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.27    2.65 ^ _180_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
   0.00    2.65 ^ miso_capture[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.65   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ miso_capture[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.17    9.83   library setup time
           9.83   data required time
---------------------------------------------------------
           9.83   data required time
          -2.65   data arrival time
---------------------------------------------------------
           7.17   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: tx_shift[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_shift[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ tx_shift[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.38    0.38 v tx_shift[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.06    0.44 ^ _233_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.49 v _235_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.00    0.49 v tx_shift[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.49   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ tx_shift[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.49   data arrival time
---------------------------------------------------------
           0.45   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.6531

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
7.1748

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
270.430817

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.42e-03   8.20e-04   1.98e-08   6.24e-03  54.5%
Combinational          3.59e-03   1.62e-03   3.32e-08   5.20e-03  45.5%
Clock                  0.00e+00   0.00e+00   3.99e-09   3.99e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.00e-03   2.44e-03   5.69e-08   1.14e-02 100.0%
                          78.7%      21.3%       0.0%
