
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032783                       # Number of seconds simulated
sim_ticks                                 32783369481                       # Number of ticks simulated
final_tick                               604286292600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 276320                       # Simulator instruction rate (inst/s)
host_op_rate                                   354000                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1955841                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919220                       # Number of bytes of host memory used
host_seconds                                 16761.78                       # Real time elapsed on the host
sim_insts                                  4631611293                       # Number of instructions simulated
sim_ops                                    5933665005                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2150528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2655616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1181312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1603328                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7597824                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2411136                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2411136                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16801                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        20747                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         9229                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        12526                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 59358                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           18837                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                18837                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58566                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     65598138                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50757                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     81004974                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        54662                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     36033880                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        50757                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     48906748                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               231758484                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58566                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50757                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        54662                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        50757                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             214743                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          73547535                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               73547535                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          73547535                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58566                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     65598138                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50757                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     81004974                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        54662                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     36033880                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        50757                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     48906748                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              305306018                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78617194                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28427763                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24858866                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1800843                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14247624                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13690449                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2042835                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56830                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33528063                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158133225                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28427763                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15733284                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32567126                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8842273                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3973779                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16528119                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       713822                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77100162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.360966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.169372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44533036     57.76%     57.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1615575      2.10%     59.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2961679      3.84%     63.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2768252      3.59%     67.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4559628      5.91%     73.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4748509      6.16%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1126908      1.46%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          847965      1.10%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13938610     18.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77100162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361597                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.011433                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34589989                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3840565                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31518636                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       124978                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7025984                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3090892                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5208                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176919890                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1380                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7025984                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36042891                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1394387                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       429351                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30179585                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2027955                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172278325                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        688683                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       829083                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228701559                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784134262                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784134262                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79805387                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20367                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9937                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5404659                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26518259                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5758306                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96831                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1983857                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163074359                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137671325                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       181901                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48879544                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134190574                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77100162                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.785617                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839590                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26712277     34.65%     34.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14383221     18.66%     53.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12574675     16.31%     69.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7664699      9.94%     79.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8020575     10.40%     89.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4726377      6.13%     96.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2079615      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       557002      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       381721      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77100162                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         540183     66.21%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175065     21.46%     87.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100623     12.33%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107983458     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085237      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23701506     17.22%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4891203      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137671325                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.751161                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             815871                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005926                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353440584                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    211974188                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133182192                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138487196                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339943                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7588188                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          893                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          426                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1404951                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7025984                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         778328                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        61886                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163094221                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       191209                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26518259                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5758306                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9937                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30905                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          234                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          426                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       958576                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1060605                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2019181                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135101462                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22779933                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2569863                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27552927                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20418341                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4772994                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.718472                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133331370                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133182192                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81829445                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199692150                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.694059                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409778                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49483277                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1805593                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70074178                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.621305                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.318384                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32264124     46.04%     46.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14843525     21.18%     67.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8305481     11.85%     79.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2815297      4.02%     83.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2697022      3.85%     86.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1125749      1.61%     88.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3006461      4.29%     92.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876544      1.25%     94.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4139975      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70074178                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4139975                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229029065                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333221395                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32749                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1517032                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.786172                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.786172                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.271986                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.271986                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624955850                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174561830                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182372021                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78617194                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28155995                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22907775                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1921783                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11818295                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10976702                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2971426                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81441                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28256482                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156245818                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28155995                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13948128                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34359343                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10321998                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5861608                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13826441                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       810612                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76834808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.511532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.305151                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42475465     55.28%     55.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3020559      3.93%     59.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2454034      3.19%     62.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5923741      7.71%     70.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1602125      2.09%     72.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2058836      2.68%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1496345      1.95%     76.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          837144      1.09%     77.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16966559     22.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76834808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.358140                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.987426                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29560540                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5688203                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33041657                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       225140                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8319263                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4794083                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38416                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186762869                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        74835                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8319263                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31720833                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1282424                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1204520                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31054138                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3253625                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     180201835                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        32358                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1346583                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1011068                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1773                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    252346594                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    841272810                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    841272810                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154638152                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97708442                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36621                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20473                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8919584                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16800020                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8550240                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       133925                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2782443                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170376839                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35229                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135353554                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       260970                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58847572                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179710053                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5277                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76834808                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761618                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886633                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26662747     34.70%     34.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16551426     21.54%     56.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10851586     14.12%     70.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8016428     10.43%     80.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6888741      8.97%     89.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3571930      4.65%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3062750      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       575042      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       654158      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76834808                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         793105     71.12%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             8      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        161476     14.48%     85.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       160602     14.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112779672     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1927669      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14976      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13442507      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7188730      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135353554                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.721679                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1115191                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008239                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    348918077                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    229260238                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131912967                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136468745                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       510459                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6623920                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2549                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          602                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2186449                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8319263                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         499084                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        73597                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170412069                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       428102                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16800020                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8550240                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20253                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65906                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          602                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1149098                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1079571                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2228669                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133214188                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12613136                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2139366                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19617929                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18792790                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7004793                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.694466                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132001272                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131912967                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85982612                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242694159                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.677915                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354284                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90590155                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    111251708                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59161087                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29952                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1926159                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68515545                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.623744                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.139953                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26646320     38.89%     38.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18978907     27.70%     66.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7723209     11.27%     77.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4343010      6.34%     84.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3547244      5.18%     89.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1440170      2.10%     91.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1713413      2.50%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       859127      1.25%     95.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3264145      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68515545                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90590155                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     111251708                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16539891                       # Number of memory references committed
system.switch_cpus1.commit.loads             10176100                       # Number of loads committed
system.switch_cpus1.commit.membars              14976                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15984529                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        100241657                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2264645                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3264145                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235664195                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          349150153                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43212                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1782386                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90590155                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            111251708                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90590155                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.867834                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.867834                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.152294                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.152294                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       599300554                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182351314                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172363163                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29952                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                78617194                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        28839458                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     23512209                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1927109                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12170620                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11265287                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3110570                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85387                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     28856370                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             158399375                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           28839458                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14375857                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35180442                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10239231                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5081964                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14244897                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       934729                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     77407238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.535775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.292306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        42226796     54.55%     54.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2328720      3.01%     57.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4340330      5.61%     63.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4339391      5.61%     68.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2682573      3.47%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2149328      2.78%     75.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1341454      1.73%     76.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1255045      1.62%     78.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16743601     21.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     77407238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.366834                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.014818                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        30087834                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5028264                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33796856                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       206183                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8288100                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4878436                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          319                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     190038616                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1610                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8288100                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        32268724                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         927332                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1120210                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31780219                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3022649                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     183253647                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1256912                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       924211                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    257392516                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    854859224                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    854859224                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    159069138                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        98323311                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        32655                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        15663                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8416581                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16950678                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8643480                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       106820                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2758292                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         172754568                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31325                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        137593057                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       272517                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     58463226                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    178784045                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     77407238                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.777522                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.898198                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     26629927     34.40%     34.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16842749     21.76%     56.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10997947     14.21%     70.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7274615      9.40%     79.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7693072      9.94%     89.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3681946      4.76%     94.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2941896      3.80%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       663513      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       681573      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     77407238                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         856976     72.49%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162407     13.74%     86.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       162878     13.78%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    115077741     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1848226      1.34%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15662      0.01%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13313962      9.68%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7337466      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     137593057                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.750165                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1182261                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008592                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    354048128                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    231249431                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134434036                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     138775318                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       426543                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6580938                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1893                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          312                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2074324                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8288100                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         484829                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        83212                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    172785900                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       346555                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16950678                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8643480                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        15663                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         65374                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          312                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1207146                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1067671                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2274817                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    135763999                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12699751                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1829056                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19859650                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19246266                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7159899                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.726900                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             134476364                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134434036                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85661619                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        245854923                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.709983                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348423                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     92642132                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    114069726                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     58716537                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31324                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1950304                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     69119138                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.650335                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.148869                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     26301609     38.05%     38.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19336116     27.98%     66.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8043126     11.64%     77.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4002356      5.79%     83.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3986787      5.77%     89.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1607198      2.33%     91.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1606911      2.32%     93.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       864594      1.25%     95.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3370441      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     69119138                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     92642132                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     114069726                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16938869                       # Number of memory references committed
system.switch_cpus2.commit.loads             10369729                       # Number of loads committed
system.switch_cpus2.commit.membars              15662                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16464894                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        102767932                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2352748                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3370441                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           238534960                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          353866219                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31567                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1209956                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           92642132                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            114069726                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     92642132                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.848612                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.848612                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.178395                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.178395                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       609871055                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      186758088                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      174579271                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31324                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                78617194                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        28494686                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     23181727                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1903177                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12111833                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11233340                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2929660                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        83869                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     31505476                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             155644611                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           28494686                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14163000                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             32698552                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        9772539                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5129915                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         15394000                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       754811                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     77170963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.484744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.297774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        44472411     57.63%     57.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1754045      2.27%     59.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2290133      2.97%     62.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3470853      4.50%     67.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3367384      4.36%     71.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2555860      3.31%     75.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1520530      1.97%     77.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2286755      2.96%     79.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        15452992     20.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     77170963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.362449                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.979778                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        32551687                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5025638                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         31510326                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       246520                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       7836790                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4829958                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          252                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     186201912                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1284                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       7836790                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        34266997                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         952611                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1565489                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         30001492                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2547582                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     180781391                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          790                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1101254                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       800574                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           50                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    251861897                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    841959725                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    841959725                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    156635727                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        95226156                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38458                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21685                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7213889                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     16761206                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8884664                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       171072                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2759234                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         168044423                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36527                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        135374176                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       250643                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     54649439                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    166148082                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5943                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     77170963                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.754211                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.898183                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     26935051     34.90%     34.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16913175     21.92%     56.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     10890445     14.11%     70.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7466507      9.68%     80.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6993489      9.06%     89.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3719656      4.82%     94.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2745633      3.56%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       821500      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       685507      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     77170963                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         665304     69.11%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             5      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        136491     14.18%     83.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       160832     16.71%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    112637456     83.20%     83.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1912576      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15291      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13361116      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7447737      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     135374176                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.721941                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             962632                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007111                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    349132590                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    222731146                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    131568301                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     136336808                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       455340                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6424942                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         1915                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          793                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2259968                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           88                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       7836790                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         563514                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        90472                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    168080950                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1098896                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     16761206                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8884664                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21235                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         68376                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          793                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1166421                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1068986                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2235407                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    132772563                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12575257                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2601613                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19852311                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18596054                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7277054                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.688849                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             131602949                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            131568301                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         84532137                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        237408971                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.673531                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356061                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     91735591                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    112746489                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     55334660                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        30584                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1934630                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     69334172                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.626132                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.152974                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     26825160     38.69%     38.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     19872136     28.66%     67.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7330842     10.57%     77.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4193971      6.05%     83.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3495821      5.04%     89.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1700063      2.45%     91.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1723936      2.49%     93.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       734403      1.06%     95.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3457840      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     69334172                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     91735591                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     112746489                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              16960957                       # Number of memory references committed
system.switch_cpus3.commit.loads             10336261                       # Number of loads committed
system.switch_cpus3.commit.membars              15292                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16171179                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        101624923                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2300536                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3457840                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           233957481                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          344003320                       # The number of ROB writes
system.switch_cpus3.timesIdled                  32132                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1446231                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           91735591                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            112746489                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     91735591                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.856998                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.856998                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.166864                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.166864                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       597493467                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181698389                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      171992052                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         30584                       # number of misc regfile writes
system.l2.replacements                          59367                       # number of replacements
system.l2.tagsinuse                      16383.992196                       # Cycle average of tags in use
system.l2.total_refs                           770348                       # Total number of references to valid blocks.
system.l2.sampled_refs                          75751                       # Sample count of references to valid blocks.
system.l2.avg_refs                          10.169476                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            98.192487                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      3.718377                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3504.867269                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      3.464562                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3412.252870                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      3.649067                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1995.544255                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      4.002679                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2635.832580                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1148.166061                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1398.282533                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            982.185281                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1193.834177                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005993                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000227                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.213920                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000211                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.208267                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000223                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.121798                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000244                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.160878                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.070078                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.085344                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.059948                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.072866                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        32730                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        44897                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        26801                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        35228                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  139656                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            46074                       # number of Writeback hits
system.l2.Writeback_hits::total                 46074                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        32730                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        44897                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        26801                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        35228                       # number of demand (read+write) hits
system.l2.demand_hits::total                   139656                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        32730                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        44897                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        26801                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        35228                       # number of overall hits
system.l2.overall_hits::total                  139656                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16801                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        20747                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         9229                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        12525                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 59357                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16801                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        20747                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         9229                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        12526                       # number of demand (read+write) misses
system.l2.demand_misses::total                  59358                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16801                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        20747                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         9229                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        12526                       # number of overall misses
system.l2.overall_misses::total                 59358                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       775434                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1032132128                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       740010                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1229010196                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       617548                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    591116178                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       807883                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    755426102                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3610625479                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        38790                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         38790                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       775434                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1032132128                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       740010                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1229010196                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       617548                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    591116178                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       807883                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    755464892                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3610664269                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       775434                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1032132128                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       740010                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1229010196                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       617548                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    591116178                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       807883                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    755464892                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3610664269                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49531                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        65644                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        36030                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        47753                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              199013                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        46074                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             46074                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49531                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        65644                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        36030                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        47754                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               199014                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49531                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        65644                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        36030                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        47754                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              199014                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.339202                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.316053                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.256148                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.262287                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.298257                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.339202                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.316053                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.256148                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.262303                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.298260                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.339202                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.316053                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.256148                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.262303                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.298260                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 51695.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61432.779477                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 56923.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 59237.971562                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 44110.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 64049.862174                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 62144.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 60313.461238                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60828.975167                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        38790                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        38790                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 51695.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61432.779477                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 56923.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 59237.971562                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 44110.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 64049.862174                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 62144.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 60311.742935                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60828.603878                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 51695.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61432.779477                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 56923.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 59237.971562                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 44110.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 64049.862174                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 62144.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 60311.742935                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60828.603878                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                18837                       # number of writebacks
system.l2.writebacks::total                     18837                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16801                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        20747                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         9229                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        12525                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            59357                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        20747                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         9229                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        12526                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             59358                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        20747                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         9229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        12526                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            59358                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       690343                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    934866909                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       665172                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1109227585                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       536369                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    537791544                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       731875                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    682650277                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3267160074                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        32946                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        32946                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       690343                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    934866909                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       665172                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1109227585                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       536369                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    537791544                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       731875                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    682683223                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3267193020                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       690343                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    934866909                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       665172                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1109227585                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       536369                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    537791544                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       731875                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    682683223                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3267193020                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.339202                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.316053                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.256148                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.262287                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.298257                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.339202                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.316053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.256148                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.262303                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.298260                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.339202                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.316053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.256148                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.262303                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.298260                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46022.866667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55643.527707                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51167.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53464.480889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 38312.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 58271.919385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 56298.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 54503.016128                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55042.540459                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        32946                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        32946                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 46022.866667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55643.527707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 51167.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 53464.480889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 38312.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 58271.919385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 56298.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 54501.295146                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55042.168200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 46022.866667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55643.527707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 51167.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 53464.480889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 38312.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 58271.919385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 56298.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 54501.295146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55042.168200                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.987232                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016560214                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875572.350554                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.987232                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024018                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868569                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16528100                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16528100                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16528100                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16528100                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16528100                       # number of overall hits
system.cpu0.icache.overall_hits::total       16528100                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       970384                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       970384                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       970384                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       970384                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       970384                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       970384                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16528119                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16528119                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16528119                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16528119                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16528119                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16528119                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51072.842105                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51072.842105                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51072.842105                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51072.842105                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51072.842105                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51072.842105                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       792620                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       792620                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       792620                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       792620                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       792620                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       792620                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 52841.333333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52841.333333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 52841.333333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52841.333333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 52841.333333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52841.333333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49531                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246453405                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49787                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4950.155764                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.298583                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.701417                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825385                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174615                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20670638                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20670638                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9937                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9937                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25004130                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25004130                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25004130                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25004130                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       165786                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       165786                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       165786                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        165786                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       165786                       # number of overall misses
system.cpu0.dcache.overall_misses::total       165786                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   7942955209                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7942955209                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   7942955209                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7942955209                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   7942955209                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7942955209                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20836424                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20836424                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25169916                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25169916                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25169916                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25169916                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007957                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007957                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006587                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006587                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006587                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006587                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 47910.892409                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 47910.892409                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 47910.892409                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 47910.892409                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 47910.892409                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 47910.892409                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8139                       # number of writebacks
system.cpu0.dcache.writebacks::total             8139                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       116255                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       116255                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       116255                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       116255                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       116255                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       116255                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49531                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49531                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49531                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49531                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49531                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49531                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1327935333                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1327935333                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1327935333                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1327935333                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1327935333                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1327935333                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002377                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002377                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001968                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001968                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001968                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001968                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 26810.186207                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26810.186207                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 26810.186207                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26810.186207                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 26810.186207                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26810.186207                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996784                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100799839                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219354.514113                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996784                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13826425                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13826425                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13826425                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13826425                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13826425                       # number of overall hits
system.cpu1.icache.overall_hits::total       13826425                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       977254                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       977254                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       977254                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       977254                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       977254                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       977254                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13826441                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13826441                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13826441                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13826441                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13826441                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13826441                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 61078.375000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61078.375000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 61078.375000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61078.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 61078.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61078.375000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       799690                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       799690                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       799690                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       799690                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       799690                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       799690                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 61514.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61514.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 61514.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61514.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 61514.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61514.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65644                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192149898                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 65900                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2915.779939                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.107033                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.892967                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898856                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101144                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9580531                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9580531                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6333839                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6333839                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19868                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19868                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14976                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14976                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15914370                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15914370                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15914370                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15914370                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       140214                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       140214                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       140214                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        140214                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       140214                       # number of overall misses
system.cpu1.dcache.overall_misses::total       140214                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   5187153458                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5187153458                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5187153458                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5187153458                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5187153458                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5187153458                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9720745                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9720745                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6333839                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6333839                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19868                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19868                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14976                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14976                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16054584                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16054584                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16054584                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16054584                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014424                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014424                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008734                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008734                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008734                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008734                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36994.547321                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36994.547321                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36994.547321                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36994.547321                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36994.547321                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36994.547321                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10655                       # number of writebacks
system.cpu1.dcache.writebacks::total            10655                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        74570                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        74570                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        74570                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        74570                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        74570                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        74570                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65644                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65644                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65644                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65644                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65644                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65644                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1636825979                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1636825979                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1636825979                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1636825979                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1636825979                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1636825979                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006753                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006753                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004089                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004089                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004089                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004089                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 24934.890912                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24934.890912                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 24934.890912                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24934.890912                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 24934.890912                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24934.890912                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.995799                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1098884565                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2373400.788337                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.995799                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14244881                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14244881                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14244881                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14244881                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14244881                       # number of overall hits
system.cpu2.icache.overall_hits::total       14244881                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       786859                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       786859                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       786859                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       786859                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       786859                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       786859                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14244897                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14244897                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14244897                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14244897                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14244897                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14244897                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 49178.687500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49178.687500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 49178.687500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49178.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 49178.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49178.687500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       649888                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       649888                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       649888                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       649888                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       649888                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       649888                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46420.571429                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46420.571429                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46420.571429                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46420.571429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46420.571429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46420.571429                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 36030                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180818971                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 36286                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4983.160751                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.418259                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.581741                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.907884                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.092116                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9692881                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9692881                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6538323                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6538323                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15663                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15663                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15662                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15662                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16231204                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16231204                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16231204                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16231204                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        94730                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        94730                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        94730                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         94730                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        94730                       # number of overall misses
system.cpu2.dcache.overall_misses::total        94730                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3727199959                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3727199959                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3727199959                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3727199959                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3727199959                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3727199959                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9787611                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9787611                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6538323                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6538323                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15662                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15662                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16325934                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16325934                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16325934                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16325934                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009679                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009679                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005802                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005802                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005802                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005802                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 39345.507854                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 39345.507854                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 39345.507854                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 39345.507854                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 39345.507854                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 39345.507854                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7873                       # number of writebacks
system.cpu2.dcache.writebacks::total             7873                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        58700                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        58700                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        58700                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        58700                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        58700                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        58700                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        36030                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        36030                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        36030                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        36030                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        36030                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        36030                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    808014752                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    808014752                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    808014752                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    808014752                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    808014752                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    808014752                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002207                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002207                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 22426.165751                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 22426.165751                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 22426.165751                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 22426.165751                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 22426.165751                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 22426.165751                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997003                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1100447175                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2218643.497984                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997003                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15393980                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15393980                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15393980                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15393980                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15393980                       # number of overall hits
system.cpu3.icache.overall_hits::total       15393980                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1245104                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1245104                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1245104                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1245104                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1245104                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1245104                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15394000                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15394000                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15394000                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15394000                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15394000                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15394000                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 62255.200000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 62255.200000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 62255.200000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 62255.200000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 62255.200000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 62255.200000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       837223                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       837223                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       837223                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       837223                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       837223                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       837223                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 64401.769231                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 64401.769231                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 64401.769231                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 64401.769231                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 64401.769231                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 64401.769231                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 47754                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185273670                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 48010                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3859.064153                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.550217                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.449783                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912306                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087694                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9570265                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9570265                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6590710                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6590710                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16224                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16224                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15292                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15292                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16160975                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16160975                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16160975                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16160975                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       122119                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       122119                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2524                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2524                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       124643                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        124643                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       124643                       # number of overall misses
system.cpu3.dcache.overall_misses::total       124643                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4990366340                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4990366340                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    168555224                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    168555224                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   5158921564                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5158921564                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   5158921564                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5158921564                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9692384                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9692384                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6593234                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6593234                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15292                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15292                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16285618                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16285618                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16285618                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16285618                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012599                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012599                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000383                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000383                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007654                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007654                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007654                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007654                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 40864.782221                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 40864.782221                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 66780.992076                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 66780.992076                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 41389.581156                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 41389.581156                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 41389.581156                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 41389.581156                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       348378                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 38708.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        19407                       # number of writebacks
system.cpu3.dcache.writebacks::total            19407                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        74366                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        74366                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2523                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2523                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        76889                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        76889                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        76889                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        76889                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        47753                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        47753                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        47754                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        47754                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        47754                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        47754                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1096123217                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1096123217                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data        39790                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total        39790                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1096163007                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1096163007                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1096163007                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1096163007                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004927                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004927                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002932                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002932                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002932                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002932                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 22954.017905                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 22954.017905                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        39790                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        39790                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 22954.370461                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 22954.370461                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 22954.370461                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 22954.370461                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
