0.6
2019.2
Nov  6 2019
21:42:20
/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sim_1/imports/vtr_flow/counter_tb.v,1671135053,verilog,,,,upcounter_testbench,,,,,,,,
/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/primitives.v,1671134851,verilog,,/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v,,DFF;LUT_K;adder;dual_port_ram;fpga_interconnect;multiply;mux;single_port_ram,,,,,,,,
/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v,1671134879,verilog,,/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sim_1/imports/vtr_flow/counter_tb.v,,up_counter,,,,,,,,
