#Build: Fabric Compiler 2022.2, Build 117120, Mar 16 10:58 2023
#Install: /anlabeda/pds/2022.2/bin
#Application name: pds
#OS: Centos 7 3.10.0-1160.88.1.el7.x86_64
#Hostname: anlab012
Generated by Fabric Compiler (version 2022.2 build 117120) at Wed Nov 15 13:55:57 2023
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Wed Nov 15 13:56:06 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Analyzing module ipsxe_floating_point_div_inv_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Analyzing module reci (library work)
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 13)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 14)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 15)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Analyzing module n_rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Analyzing module GTP_APM_E2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v successfully.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.KKNCWq
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.KKNCWq
Parsing done.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.KKNCWq successfully.
I: Module "ipsxe_floating_point_div_inv_v1_0" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.830s wall, 1.710s user + 0.090s system = 1.800s CPU (98.4%)

Start rtl-elaborate.
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Elaborating module ipsxe_floating_point_div_inv_v1_0
I: Module instance {ipsxe_floating_point_div_inv_v1_0} parameter value:
    DIVIDEND_WIDTH_FLOATING_SRT = 7'b0100000
    QUOTIENT_WIDTH_FLOATING_SRT = 7'b0100000
    RECIPROCAL_WIDTH_FLOATING_SRT = 7'b0100000
    EXPONENT_WIDTH_FLOATING_SRT = 4'b1000
    FRACTION_WIDTH_FLOATING_SRT = 7'b0010111
    LATENCY_CONFIG_NEW = 32'b00000000000000000000000000000001
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 108)] Elaborating instance u_reci
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Elaborating module reci
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci} parameter value:
    FLT_WIDTH = 7'b0010111
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 26)] Elaborating instance u_rom
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Elaborating module n_rom
W: Sdm-2008: The attribute named rom_style is not legal, then it has no effect, ignore its value.
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u_rom} parameter value:
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 20)] Width mismatch between port rd_en and signal bound to it for instantiated module n_rom
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Elaborating instance u0_GTP_APM_E2
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Elaborating module GTP_APM_E2
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u0_GTP_APM_E2} parameter value:
    GRS_EN = TRUE
    USE_POSTADD = 32'b00000000000000000000000000000000
    USE_PREADD = 32'b00000000000000000000000000000001
    PREADD_REG = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000000
    CXO_REG = 32'b00000000000000000000000000000000
    XB_REG = 32'b00000000000000000000000000000000
    Y_REG = 32'b00000000000000000000000000000000
    Z_REG = 32'b00000000000000000000000000000000
    MULT_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000000
    MODEY_REG = 32'b00000000000000000000000000000000
    MODEZ_REG = 32'b00000000000000000000000000000000
    MODEIN_REG = 32'b00000000000000000000000000000000
    USE_MULT = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    XB_SEL = 32'b00000000000000000000000000000000
    ASYNC_RST = 32'b00000000000000000000000000000000
    USE_SIMD = 32'b00000000000000000000000000000000
    P_INIT0 = 48'b000000000000000000000000000000000000000000000000
    P_INIT1 = 48'b000000000000000000000000000000000000000000000000
    ROUNDMODE_SEL = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000
    USE_ACCLOW = 32'b00000000000000000000000000000000
    CIN_SEL = 32'b00000000000000000000000000000000
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Elaborating instance u1_GTP_APM_E2
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Elaborating module GTP_APM_E2
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u1_GTP_APM_E2} parameter value:
    GRS_EN = TRUE
    USE_POSTADD = 32'b00000000000000000000000000000000
    USE_PREADD = 32'b00000000000000000000000000000001
    PREADD_REG = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000000
    CXO_REG = 32'b00000000000000000000000000000000
    XB_REG = 32'b00000000000000000000000000000000
    Y_REG = 32'b00000000000000000000000000000000
    Z_REG = 32'b00000000000000000000000000000000
    MULT_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000000
    MODEY_REG = 32'b00000000000000000000000000000000
    MODEZ_REG = 32'b00000000000000000000000000000000
    MODEIN_REG = 32'b00000000000000000000000000000000
    USE_MULT = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    XB_SEL = 32'b00000000000000000000000000000000
    ASYNC_RST = 32'b00000000000000000000000000000000
    USE_SIMD = 32'b00000000000000000000000000000000
    P_INIT0 = 48'b000000000000000000000000000000000000000000000000
    P_INIT1 = 48'b000000000000000000000000000000000000000000000000
    ROUNDMODE_SEL = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000
    USE_ACCLOW = 32'b00000000000000000000000000000000
    CIN_SEL = 32'b00000000000000000000000000000000
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CXI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CXBI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CPI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CIN in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CXI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CXBI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CPI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CIN in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
Executing : rtl-elaborate successfully. Time elapsed: 0.030s wall, 0.020s user + 0.010s system = 0.030s CPU (99.3%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.011s wall, 0.010s user + 0.000s system = 0.010s CPU (88.8%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 13)] Latch is generated for signal rom_ndata, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.023s wall, 0.030s user + 0.000s system = 0.030s CPU (130.4%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.010s wall, 0.010s user + 0.000s system = 0.010s CPU (103.0%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N28 (bmsWIDEMUX).
I: Constant propagation done on N13 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.040s wall, 0.040s user + 0.010s system = 0.050s CPU (124.6%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Nov 15 13:56:09 2023
Action compile: Peak memory pool usage is 96 MB
Action from compile to compile of Main flow: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile of Main flow: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile of Main flow: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Nov 15 13:56:10 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
Previous run crashed:
 0# 0x00000000011A9298 in /anlabeda/pds/2022.2/bin/pds_shell
 1# 0x00000000011A9643 in /anlabeda/pds/2022.2/bin/pds_shell
 2# 0x00007FF5EE4E7B50
 3# 0x000000000216691F in /anlabeda/pds/2022.2/bin/pds_shell
 4# 0x0000000002169277 in /anlabeda/pds/2022.2/bin/pds_shell
 5# 0x0000000002169C60 in /anlabeda/pds/2022.2/bin/pds_shell
 6# 0x0000000000D2424B in /anlabeda/pds/2022.2/bin/pds_shell
 7# 0x00007FF5F14383C3
 8# 0x000000000216A376 in /anlabeda/pds/2022.2/bin/pds_shell
 9# 0x00000000021AD7CE in /anlabeda/pds/2022.2/bin/pds_shell
10# 0x0000000003B4BBD0 in /anlabeda/pds/2022.2/bin/pds_shell
11# 0x00007FF5F1432173
12# 0x00007FF5EE59FA2D


License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 173321

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports i_clk
Executing : get_ports i_clk successfully.
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500}
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500} successfully.
W: ConstraintEditor-4019: Port Bus 'i_op_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_resul' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_aclken' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_areset_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_tvalid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_divide_by_zero' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_q_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_underflow' unspecified I/O constraint.
Constraint check end.

Start pre-mapping.
I: Constant propagation done on u_reci/u0_GTP_APM_E2/N84_2 (bmsWIDEMUX).
I: Constant propagation done on u_reci/u1_GTP_APM_E2/N84_2 (bmsWIDEMUX).

pds_shell received signal 11.

call stack dump:
00000000011a92fe
00000000011a9643
00007f5166636b50
000000000216691f
0000000002169277
0000000002169c60
0000000000d2424b
00007f51695873c3
000000000216a376
00000000021ad7ce
0000000003b4bbd0
00007f5169581173
00007f51666eea2d
00000000006f6300

Action synthesize: Real time elapsed is 0h:0m:24s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:23s
Current time: Wed Nov 15 13:56:33 2023
Action synthesize: Peak memory pool usage is 432 MB
E: Flow-0189: Internal error occurred.
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v". 


Process "Compile" started.
Current time: Wed Nov 15 13:59:51 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Analyzing module ipsxe_floating_point_div_inv_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Analyzing module reci (library work)
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 13)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 14)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 15)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Analyzing module n_rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Analyzing module GTP_APM_E2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v successfully.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.paMimI
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.paMimI
Parsing done.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.paMimI successfully.
I: Module "ipsxe_floating_point_div_inv_v1_0" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.983s wall, 1.880s user + 0.090s system = 1.970s CPU (99.3%)

Start rtl-elaborate.
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Elaborating module ipsxe_floating_point_div_inv_v1_0
I: Module instance {ipsxe_floating_point_div_inv_v1_0} parameter value:
    DIVIDEND_WIDTH_FLOATING_SRT = 7'b0100000
    QUOTIENT_WIDTH_FLOATING_SRT = 7'b0100000
    RECIPROCAL_WIDTH_FLOATING_SRT = 7'b0100000
    EXPONENT_WIDTH_FLOATING_SRT = 4'b1000
    FRACTION_WIDTH_FLOATING_SRT = 7'b0010111
    LATENCY_CONFIG_NEW = 32'b00000000000000000000000000000001
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 108)] Elaborating instance u_reci
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Elaborating module reci
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci} parameter value:
    FLT_WIDTH = 7'b0010111
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 26)] Elaborating instance u_rom
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Elaborating module n_rom
W: Sdm-2008: The attribute named rom_style is not legal, then it has no effect, ignore its value.
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u_rom} parameter value:
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 20)] Width mismatch between port rd_en and signal bound to it for instantiated module n_rom
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Elaborating instance u0_GTP_APM_E2
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Elaborating module GTP_APM_E2
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u0_GTP_APM_E2} parameter value:
    GRS_EN = TRUE
    USE_POSTADD = 32'b00000000000000000000000000000000
    USE_PREADD = 32'b00000000000000000000000000000001
    PREADD_REG = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000000
    CXO_REG = 32'b00000000000000000000000000000000
    XB_REG = 32'b00000000000000000000000000000000
    Y_REG = 32'b00000000000000000000000000000000
    Z_REG = 32'b00000000000000000000000000000000
    MULT_REG = 32'b00000000000000000000000000000000
    P_REG = 32'b00000000000000000000000000000000
    MODEY_REG = 32'b00000000000000000000000000000000
    MODEZ_REG = 32'b00000000000000000000000000000000
    MODEIN_REG = 32'b00000000000000000000000000000000
    USE_MULT = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    XB_SEL = 32'b00000000000000000000000000000000
    ASYNC_RST = 32'b00000000000000000000000000000000
    USE_SIMD = 32'b00000000000000000000000000000000
    P_INIT0 = 48'b000000000000000000000000000000000000000000000000
    P_INIT1 = 48'b000000000000000000000000000000000000000000000000
    ROUNDMODE_SEL = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000
    USE_ACCLOW = 32'b00000000000000000000000000000000
    CIN_SEL = 32'b00000000000000000000000000000000
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Elaborating instance u1_GTP_APM_E2
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Elaborating module GTP_APM_E2
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u1_GTP_APM_E2} parameter value:
    GRS_EN = TRUE
    USE_POSTADD = 32'b00000000000000000000000000000000
    USE_PREADD = 32'b00000000000000000000000000000001
    PREADD_REG = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000000
    CXO_REG = 32'b00000000000000000000000000000000
    XB_REG = 32'b00000000000000000000000000000000
    Y_REG = 32'b00000000000000000000000000000000
    Z_REG = 32'b00000000000000000000000000000000
    MULT_REG = 32'b00000000000000000000000000000000
    P_REG = 32'b00000000000000000000000000000000
    MODEY_REG = 32'b00000000000000000000000000000000
    MODEZ_REG = 32'b00000000000000000000000000000000
    MODEIN_REG = 32'b00000000000000000000000000000000
    USE_MULT = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    XB_SEL = 32'b00000000000000000000000000000000
    ASYNC_RST = 32'b00000000000000000000000000000000
    USE_SIMD = 32'b00000000000000000000000000000000
    P_INIT0 = 48'b000000000000000000000000000000000000000000000000
    P_INIT1 = 48'b000000000000000000000000000000000000000000000000
    ROUNDMODE_SEL = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000
    USE_ACCLOW = 32'b00000000000000000000000000000000
    CIN_SEL = 32'b00000000000000000000000000000000
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CXI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CXBI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CPI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CIN in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CXI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CXBI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CPI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CIN in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
Executing : rtl-elaborate successfully. Time elapsed: 0.036s wall, 0.020s user + 0.010s system = 0.030s CPU (83.2%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.016s wall, 0.020s user + 0.000s system = 0.020s CPU (128.8%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 13)] Latch is generated for signal rom_ndata, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.030s wall, 0.030s user + 0.000s system = 0.030s CPU (99.0%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.015s wall, 0.020s user + 0.000s system = 0.020s CPU (134.0%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N28 (bmsWIDEMUX).
I: Constant propagation done on N13 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.068s wall, 0.060s user + 0.000s system = 0.060s CPU (88.6%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Nov 15 13:59:55 2023
Action compile: Peak memory pool usage is 96 MB
Action from compile to compile of Main flow: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile of Main flow: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile of Main flow: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Nov 15 13:59:55 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
Previous run crashed:
 0# 0x00000000011A9298 in /anlabeda/pds/2022.2/bin/pds_shell
 1# 0x00000000011A9643 in /anlabeda/pds/2022.2/bin/pds_shell
 2# 0x00007F5166636B50
 3# 0x000000000216691F in /anlabeda/pds/2022.2/bin/pds_shell
 4# 0x0000000002169277 in /anlabeda/pds/2022.2/bin/pds_shell
 5# 0x0000000002169C60 in /anlabeda/pds/2022.2/bin/pds_shell
 6# 0x0000000000D2424B in /anlabeda/pds/2022.2/bin/pds_shell
 7# 0x00007F51695873C3
 8# 0x000000000216A376 in /anlabeda/pds/2022.2/bin/pds_shell
 9# 0x00000000021AD7CE in /anlabeda/pds/2022.2/bin/pds_shell
10# 0x0000000003B4BBD0 in /anlabeda/pds/2022.2/bin/pds_shell
11# 0x00007F5169581173
12# 0x00007F51666EEA2D


License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 173321

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports i_clk
Executing : get_ports i_clk successfully.
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500}
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500} successfully.
W: ConstraintEditor-4019: Port Bus 'i_op_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_resul' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_aclken' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_areset_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_tvalid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_divide_by_zero' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_q_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_underflow' unspecified I/O constraint.
Constraint check end.

Start pre-mapping.
I: Constant propagation done on u_reci/u0_GTP_APM_E2/N84_2 (bmsWIDEMUX).
I: Constant propagation done on u_reci/u1_GTP_APM_E2/N84_2 (bmsWIDEMUX).

pds_shell received signal 11.

call stack dump:
00000000011a92fe
00000000011a9643
00007f1d8a511b50
000000000216691f
0000000002169277
0000000002169c60
0000000000d2424b
00007f1d8d4623c3
000000000216a376
00000000021ad7ce
0000000003b4bbd0
00007f1d8d45c173
00007f1d8a5c9a2d
00000000006f6300

Action synthesize: Real time elapsed is 0h:0m:24s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:22s
Current time: Wed Nov 15 14:00:18 2023
Action synthesize: Peak memory pool usage is 433 MB
E: Flow-0189: Internal error occurred.
File "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/APM_ip/GTP_APM_E2.v" has been added to project successfully. 
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Process exit normally.


Process "Compile" started.
Current time: Wed Nov 15 14:08:01 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Analyzing module ipsxe_floating_point_div_inv_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Analyzing module reci (library work)
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 13)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 14)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 15)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Analyzing module n_rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Analyzing module GTP_APM_E2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v successfully.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.DHezKj
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.DHezKj
Parsing done.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.DHezKj successfully.
I: Module "ipsxe_floating_point_div_inv_v1_0" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.846s wall, 1.720s user + 0.090s system = 1.810s CPU (98.1%)

Start rtl-elaborate.
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Elaborating module ipsxe_floating_point_div_inv_v1_0
I: Module instance {ipsxe_floating_point_div_inv_v1_0} parameter value:
    DIVIDEND_WIDTH_FLOATING_SRT = 7'b0100000
    QUOTIENT_WIDTH_FLOATING_SRT = 7'b0100000
    RECIPROCAL_WIDTH_FLOATING_SRT = 7'b0100000
    EXPONENT_WIDTH_FLOATING_SRT = 4'b1000
    FRACTION_WIDTH_FLOATING_SRT = 7'b0010111
    LATENCY_CONFIG_NEW = 32'b00000000000000000000000000000001
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 108)] Elaborating instance u_reci
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Elaborating module reci
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci} parameter value:
    FLT_WIDTH = 7'b0010111
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 26)] Elaborating instance u_rom
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Elaborating module n_rom
W: Sdm-2008: The attribute named rom_style is not legal, then it has no effect, ignore its value.
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u_rom} parameter value:
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 20)] Width mismatch between port rd_en and signal bound to it for instantiated module n_rom
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Elaborating instance u0_GTP_APM_E2
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Elaborating module GTP_APM_E2
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u0_GTP_APM_E2} parameter value:
    GRS_EN = TRUE
    USE_POSTADD = 32'b00000000000000000000000000000000
    USE_PREADD = 32'b00000000000000000000000000000001
    PREADD_REG = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000000
    CXO_REG = 32'b00000000000000000000000000000000
    XB_REG = 32'b00000000000000000000000000000000
    Y_REG = 32'b00000000000000000000000000000000
    Z_REG = 32'b00000000000000000000000000000000
    MULT_REG = 32'b00000000000000000000000000000000
    P_REG = 32'b00000000000000000000000000000000
    MODEY_REG = 32'b00000000000000000000000000000000
    MODEZ_REG = 32'b00000000000000000000000000000000
    MODEIN_REG = 32'b00000000000000000000000000000000
    USE_MULT = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    XB_SEL = 32'b00000000000000000000000000000000
    ASYNC_RST = 32'b00000000000000000000000000000000
    USE_SIMD = 32'b00000000000000000000000000000000
    P_INIT0 = 48'b000000000000000000000000000000000000000000000000
    P_INIT1 = 48'b000000000000000000000000000000000000000000000000
    ROUNDMODE_SEL = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000
    USE_ACCLOW = 32'b00000000000000000000000000000000
    CIN_SEL = 32'b00000000000000000000000000000000
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Elaborating instance u1_GTP_APM_E2
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Elaborating module GTP_APM_E2
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u1_GTP_APM_E2} parameter value:
    GRS_EN = TRUE
    USE_POSTADD = 32'b00000000000000000000000000000000
    USE_PREADD = 32'b00000000000000000000000000000001
    PREADD_REG = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000000
    CXO_REG = 32'b00000000000000000000000000000000
    XB_REG = 32'b00000000000000000000000000000000
    Y_REG = 32'b00000000000000000000000000000000
    Z_REG = 32'b00000000000000000000000000000000
    MULT_REG = 32'b00000000000000000000000000000000
    P_REG = 32'b00000000000000000000000000000000
    MODEY_REG = 32'b00000000000000000000000000000000
    MODEZ_REG = 32'b00000000000000000000000000000000
    MODEIN_REG = 32'b00000000000000000000000000000000
    USE_MULT = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    XB_SEL = 32'b00000000000000000000000000000000
    ASYNC_RST = 32'b00000000000000000000000000000000
    USE_SIMD = 32'b00000000000000000000000000000000
    P_INIT0 = 48'b000000000000000000000000000000000000000000000000
    P_INIT1 = 48'b000000000000000000000000000000000000000000000000
    ROUNDMODE_SEL = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000
    USE_ACCLOW = 32'b00000000000000000000000000000000
    CIN_SEL = 32'b00000000000000000000000000000000
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CXI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CXBI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CPI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CIN in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CXI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CXBI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CPI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CIN in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
Executing : rtl-elaborate successfully. Time elapsed: 0.034s wall, 0.020s user + 0.020s system = 0.040s CPU (116.4%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.013s wall, 0.010s user + 0.000s system = 0.010s CPU (77.7%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 13)] Latch is generated for signal rom_ndata, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.027s wall, 0.030s user + 0.000s system = 0.030s CPU (112.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.013s wall, 0.020s user + 0.000s system = 0.020s CPU (154.1%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N28 (bmsWIDEMUX).
I: Constant propagation done on N13 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.050s wall, 0.050s user + 0.000s system = 0.050s CPU (100.1%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Nov 15 14:08:05 2023
Action compile: Peak memory pool usage is 96 MB
Action from compile to compile of Main flow: Total Real Time elapsed is 0h:0m:5s
Action from compile to compile of Main flow: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile of Main flow: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.
Compiling technology operator (valence) library.


Process "Synthesize" started.
Current time: Wed Nov 15 14:08:23 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
Previous run crashed:
 0# 0x00000000011A9298 in /anlabeda/pds/2022.2/bin/pds_shell
 1# 0x00000000011A9643 in /anlabeda/pds/2022.2/bin/pds_shell
 2# 0x00007F1D8A511B50
 3# 0x000000000216691F in /anlabeda/pds/2022.2/bin/pds_shell
 4# 0x0000000002169277 in /anlabeda/pds/2022.2/bin/pds_shell
 5# 0x0000000002169C60 in /anlabeda/pds/2022.2/bin/pds_shell
 6# 0x0000000000D2424B in /anlabeda/pds/2022.2/bin/pds_shell
 7# 0x00007F1D8D4623C3
 8# 0x000000000216A376 in /anlabeda/pds/2022.2/bin/pds_shell
 9# 0x00000000021AD7CE in /anlabeda/pds/2022.2/bin/pds_shell
10# 0x0000000003B4BBD0 in /anlabeda/pds/2022.2/bin/pds_shell
11# 0x00007F1D8D45C173
12# 0x00007F1D8A5C9A2D


License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 173321

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports i_clk
Executing : get_ports i_clk successfully.
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500}
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500} successfully.
W: ConstraintEditor-4019: Port Bus 'i_op_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_resul' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_aclken' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_areset_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_tvalid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_divide_by_zero' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_q_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_underflow' unspecified I/O constraint.
Constraint check end.

Start pre-mapping.
I: Constant propagation done on u_reci/u0_GTP_APM_E2/N84_2 (bmsWIDEMUX).
I: Constant propagation done on u_reci/u1_GTP_APM_E2/N84_2 (bmsWIDEMUX).

pds_shell received signal 11.

call stack dump:
00000000011a92fe
00000000011a9643
00007f297fe0cb50
000000000216691f
0000000002169277
0000000002169c60
0000000000d2424b
00007f2982d5d3c3
000000000216a376
00000000021ad7ce
0000000003b4bbd0
00007f2982d57173
00007f297fec4a2d
00000000006f6300

Action synthesize: Real time elapsed is 0h:0m:24s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:22s
Current time: Wed Nov 15 14:08:46 2023
Action synthesize: Peak memory pool usage is 431 MB
E: Flow-0189: Internal error occurred.
E: Flow-0011: Synthesize design DB file is not found.
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v". 


Process "Compile" started.
Current time: Wed Nov 15 14:09:37 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Analyzing module ipsxe_floating_point_div_inv_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Analyzing module reci (library work)
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 13)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 14)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 15)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Analyzing module n_rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Analyzing module GTP_APM_E2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v successfully.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.qZfNUr
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.qZfNUr
Parsing done.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.qZfNUr successfully.
I: Module "ipsxe_floating_point_div_inv_v1_0" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.652s wall, 1.540s user + 0.090s system = 1.630s CPU (98.7%)

Start rtl-elaborate.
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Elaborating module ipsxe_floating_point_div_inv_v1_0
I: Module instance {ipsxe_floating_point_div_inv_v1_0} parameter value:
    DIVIDEND_WIDTH_FLOATING_SRT = 7'b0100000
    QUOTIENT_WIDTH_FLOATING_SRT = 7'b0100000
    RECIPROCAL_WIDTH_FLOATING_SRT = 7'b0100000
    EXPONENT_WIDTH_FLOATING_SRT = 4'b1000
    FRACTION_WIDTH_FLOATING_SRT = 7'b0010111
    LATENCY_CONFIG_NEW = 32'b00000000000000000000000000000001
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 108)] Elaborating instance u_reci
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Elaborating module reci
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci} parameter value:
    FLT_WIDTH = 7'b0010111
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 26)] Elaborating instance u_rom
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Elaborating module n_rom
W: Sdm-2008: The attribute named rom_style is not legal, then it has no effect, ignore its value.
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u_rom} parameter value:
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 20)] Width mismatch between port rd_en and signal bound to it for instantiated module n_rom
Executing : rtl-elaborate successfully. Time elapsed: 0.017s wall, 0.010s user + 0.000s system = 0.010s CPU (59.3%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.007s wall, 0.010s user + 0.010s system = 0.020s CPU (271.9%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 13)] Latch is generated for signal rom_ndata, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.018s wall, 0.010s user + 0.000s system = 0.010s CPU (54.6%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.008s wall, 0.010s user + 0.000s system = 0.010s CPU (120.7%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N28 (bmsWIDEMUX).
I: Constant propagation done on N13 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.025s wall, 0.020s user + 0.000s system = 0.020s CPU (78.5%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Nov 15 14:09:40 2023
Action compile: Peak memory pool usage is 94 MB
Action from compile to compile of Main flow: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile of Main flow: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile of Main flow: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Nov 15 14:09:40 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
Previous run crashed:
 0# 0x00000000011A9298 in /anlabeda/pds/2022.2/bin/pds_shell
 1# 0x00000000011A9643 in /anlabeda/pds/2022.2/bin/pds_shell
 2# 0x00007F297FE0CB50
 3# 0x000000000216691F in /anlabeda/pds/2022.2/bin/pds_shell
 4# 0x0000000002169277 in /anlabeda/pds/2022.2/bin/pds_shell
 5# 0x0000000002169C60 in /anlabeda/pds/2022.2/bin/pds_shell
 6# 0x0000000000D2424B in /anlabeda/pds/2022.2/bin/pds_shell
 7# 0x00007F2982D5D3C3
 8# 0x000000000216A376 in /anlabeda/pds/2022.2/bin/pds_shell
 9# 0x00000000021AD7CE in /anlabeda/pds/2022.2/bin/pds_shell
10# 0x0000000003B4BBD0 in /anlabeda/pds/2022.2/bin/pds_shell
11# 0x00007F2982D57173
12# 0x00007F297FEC4A2D


License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 173321

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports i_clk
Executing : get_ports i_clk successfully.
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500}
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500} successfully.
W: ConstraintEditor-4019: Port Bus 'i_op_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_resul' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_aclken' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_areset_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_tvalid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_divide_by_zero' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_q_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_underflow' unspecified I/O constraint.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.083s wall, 0.100s user + 0.080s system = 0.180s CPU (216.3%)

Start mod-gen.
I: Removed bmsREDOR inst u_reci/N38 that is redundant to N7
I: Constant propagation done on N52 (bmsREDAND).
I: Constant propagation done on N53 (bmsREDAND).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.470s wall, 0.640s user + 0.450s system = 1.090s CPU (232.0%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.118s wall, 0.100s user + 0.020s system = 0.120s CPU (101.4%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.008s wall, 0.010s user + 0.000s system = 0.010s CPU (123.4%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.429s wall, 0.590s user + 0.360s system = 0.950s CPU (221.7%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.355s wall, 0.470s user + 0.410s system = 0.880s CPU (247.5%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.007s wall, 0.010s user + 0.000s system = 0.010s CPU (153.1%)


Cell Usage:
GTP_APM_E2                    9 uses
GTP_GRS                       1 use
GTP_LUT1                      7 uses
GTP_LUT3                      1 use
GTP_LUT4                      1 use
GTP_LUT5                      1 use
GTP_LUT6                      5 uses
GTP_LUT6CARRY               102 uses
GTP_LUT6D                     7 uses

I/O ports: 68
GTP_INBUF                  33 uses
GTP_OUTBUF                 35 uses

Mapping Summary:
Total LUTs: 124 of 243600 (0.05%)
	LUTs as dram: 0 of 75400 (0.00%)
	LUTs as logic: 124
Total Registers: 0 of 487200 (0.00%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 480 (0.00%)

APMs:
Total APMs = 9.00 of 840 (1.07%)

Total I/O ports = 68 of 500 (13.60%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'ipsxe_floating_point_div_inv_v1_0' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ipsxe_floating_point_div_inv_v1_0_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock i_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing-4087: Port 'o_divide_by_zero' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_q_valid' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[31]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_underflow' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'i_aclken' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_areset_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_tvalid' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:26s
Action synthesize: CPU time elapsed is 0h:0m:24s
Action synthesize: Process CPU time elapsed is 0h:0m:25s
Current time: Wed Nov 15 14:10:05 2023
Action synthesize: Peak memory pool usage is 449 MB
Action from compile to synthesize of Main flow: Total Real Time elapsed is 0h:0m:30s
Action from compile to synthesize of Main flow: Total CPU time elapsed is 0h:0m:25s
Action from compile to synthesize of Main flow: Total Process CPU Time elapsed is 0h:0m:26s
Process "Synthesize" done.
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v". 


Process "Compile" started.
Current time: Wed Nov 15 14:14:28 2023
Compiling architecture definition.
E: Verilog-4060: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Multiple instances with the same instance name u0_GTP_APM_E2
E: Verilog-4039: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 209)] Identifier com_re_sec_q is not declared
E: Parsing ERROR.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Analyzing module ipsxe_floating_point_div_inv_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Analyzing module reci (library work)
E: Verilog-4060: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Multiple instances with the same instance name u0_GTP_APM_E2
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 13)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 14)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 15)] Ansi_parameter force parameter in body to localparam
E: Verilog-4039: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 209)] Identifier com_re_sec_q is not declared
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Analyzing module n_rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Analyzing module GTP_APM_E2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v successfully.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.SRVpCU
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.SRVpCU
Parsing done.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.SRVpCU successfully.
I: Module "ipsxe_floating_point_div_inv_v1_0" is set as top module.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Nov 15 14:14:32 2023
Action compile: Peak memory pool usage is 82 MB
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v". 


Process "Compile" started.
Current time: Wed Nov 15 14:15:05 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Analyzing module ipsxe_floating_point_div_inv_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Analyzing module reci (library work)
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 13)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 14)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 15)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Analyzing module n_rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Analyzing module GTP_APM_E2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v successfully.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.whEMbN
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.whEMbN
Parsing done.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.whEMbN successfully.
I: Module "ipsxe_floating_point_div_inv_v1_0" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.752s wall, 1.630s user + 0.090s system = 1.720s CPU (98.2%)

Start rtl-elaborate.
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Elaborating module ipsxe_floating_point_div_inv_v1_0
I: Module instance {ipsxe_floating_point_div_inv_v1_0} parameter value:
    DIVIDEND_WIDTH_FLOATING_SRT = 7'b0100000
    QUOTIENT_WIDTH_FLOATING_SRT = 7'b0100000
    RECIPROCAL_WIDTH_FLOATING_SRT = 7'b0100000
    EXPONENT_WIDTH_FLOATING_SRT = 4'b1000
    FRACTION_WIDTH_FLOATING_SRT = 7'b0010111
    LATENCY_CONFIG_NEW = 32'b00000000000000000000000000000001
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 108)] Elaborating instance u_reci
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Elaborating module reci
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci} parameter value:
    FLT_WIDTH = 7'b0010111
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 26)] Elaborating instance u_rom
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Elaborating module n_rom
W: Sdm-2008: The attribute named rom_style is not legal, then it has no effect, ignore its value.
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u_rom} parameter value:
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 20)] Width mismatch between port rd_en and signal bound to it for instantiated module n_rom
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Elaborating instance u0_GTP_APM_E2
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Elaborating module GTP_APM_E2
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u0_GTP_APM_E2} parameter value:
    GRS_EN = TRUE
    USE_POSTADD = 32'b00000000000000000000000000000000
    USE_PREADD = 32'b00000000000000000000000000000001
    PREADD_REG = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000000
    CXO_REG = 32'b00000000000000000000000000000000
    XB_REG = 32'b00000000000000000000000000000000
    Y_REG = 32'b00000000000000000000000000000000
    Z_REG = 32'b00000000000000000000000000000000
    MULT_REG = 32'b00000000000000000000000000000000
    P_REG = 32'b00000000000000000000000000000000
    MODEY_REG = 32'b00000000000000000000000000000000
    MODEZ_REG = 32'b00000000000000000000000000000000
    MODEIN_REG = 32'b00000000000000000000000000000000
    USE_MULT = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    XB_SEL = 32'b00000000000000000000000000000000
    ASYNC_RST = 32'b00000000000000000000000000000000
    USE_SIMD = 32'b00000000000000000000000000000000
    P_INIT0 = 48'b000000000000000000000000000000000000000000000000
    P_INIT1 = 48'b000000000000000000000000000000000000000000000000
    ROUNDMODE_SEL = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000
    USE_ACCLOW = 32'b00000000000000000000000000000000
    CIN_SEL = 32'b00000000000000000000000000000000
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Elaborating instance u1_GTP_APM_E2
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Elaborating module GTP_APM_E2
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u1_GTP_APM_E2} parameter value:
    GRS_EN = TRUE
    USE_POSTADD = 32'b00000000000000000000000000000000
    USE_PREADD = 32'b00000000000000000000000000000001
    PREADD_REG = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000000
    CXO_REG = 32'b00000000000000000000000000000000
    XB_REG = 32'b00000000000000000000000000000000
    Y_REG = 32'b00000000000000000000000000000000
    Z_REG = 32'b00000000000000000000000000000000
    MULT_REG = 32'b00000000000000000000000000000000
    P_REG = 32'b00000000000000000000000000000000
    MODEY_REG = 32'b00000000000000000000000000000000
    MODEZ_REG = 32'b00000000000000000000000000000000
    MODEIN_REG = 32'b00000000000000000000000000000000
    USE_MULT = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    XB_SEL = 32'b00000000000000000000000000000000
    ASYNC_RST = 32'b00000000000000000000000000000000
    USE_SIMD = 32'b00000000000000000000000000000000
    P_INIT0 = 48'b000000000000000000000000000000000000000000000000
    P_INIT1 = 48'b000000000000000000000000000000000000000000000000
    ROUNDMODE_SEL = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000
    USE_ACCLOW = 32'b00000000000000000000000000000000
    CIN_SEL = 32'b00000000000000000000000000000000
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CXI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CXBI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CPI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CIN in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CXI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CXBI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CPI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CIN in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
Executing : rtl-elaborate successfully. Time elapsed: 0.037s wall, 0.020s user + 0.010s system = 0.030s CPU (81.0%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.014s wall, 0.020s user + 0.000s system = 0.020s CPU (143.7%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 13)] Latch is generated for signal rom_ndata, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.029s wall, 0.030s user + 0.000s system = 0.030s CPU (103.9%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.014s wall, 0.010s user + 0.000s system = 0.010s CPU (72.6%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N28 (bmsWIDEMUX).
I: Constant propagation done on N13 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.052s wall, 0.060s user + 0.000s system = 0.060s CPU (114.7%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Nov 15 14:15:09 2023
Action compile: Peak memory pool usage is 96 MB
Action from compile to compile of Main flow: Total Real Time elapsed is 0h:0m:5s
Action from compile to compile of Main flow: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile of Main flow: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Nov 15 14:15:09 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 173321

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports i_clk
Executing : get_ports i_clk successfully.
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500}
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500} successfully.
W: ConstraintEditor-4019: Port Bus 'i_op_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_resul' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_aclken' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_areset_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_tvalid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_divide_by_zero' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_q_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_underflow' unspecified I/O constraint.
Constraint check end.

Start pre-mapping.
I: Constant propagation done on u_reci/u0_GTP_APM_E2/N84_2 (bmsWIDEMUX).
I: Constant propagation done on u_reci/u1_GTP_APM_E2/N84_2 (bmsWIDEMUX).

pds_shell received signal 11.

call stack dump:
00000000011a92fe
00000000011a9643
00007fd8749cbb50
000000000216691f
0000000002169277
0000000002169c60
0000000000d2424b
00007fd87791c3c3
000000000216a376
00000000021ad7ce
0000000003b4bbd0
00007fd877916173
00007fd874a83a2d
00000000006f6300

Action synthesize: Real time elapsed is 0h:0m:24s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:22s
Current time: Wed Nov 15 14:15:32 2023
Action synthesize: Peak memory pool usage is 432 MB
E: Flow-0189: Internal error occurred.
W: Public-4009: File /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v already exists.
W: No IP source file has been added to design or simulation category, no conflict. 
File "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/APM_ip/GTP_APM_E2.v" has been removed from project successfully. 
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Wed Nov 15 14:49:19 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Analyzing module ipsxe_floating_point_div_inv_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Analyzing module reci (library work)
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 13)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 14)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 15)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Analyzing module n_rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Analyzing module GTP_APM_E2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v successfully.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.GtISNs
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.GtISNs
Parsing done.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.GtISNs successfully.
I: Module "ipsxe_floating_point_div_inv_v1_0" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.931s wall, 1.820s user + 0.070s system = 1.890s CPU (97.9%)

Start rtl-elaborate.
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Elaborating module ipsxe_floating_point_div_inv_v1_0
I: Module instance {ipsxe_floating_point_div_inv_v1_0} parameter value:
    DIVIDEND_WIDTH_FLOATING_SRT = 7'b0100000
    QUOTIENT_WIDTH_FLOATING_SRT = 7'b0100000
    RECIPROCAL_WIDTH_FLOATING_SRT = 7'b0100000
    EXPONENT_WIDTH_FLOATING_SRT = 4'b1000
    FRACTION_WIDTH_FLOATING_SRT = 7'b0010111
    LATENCY_CONFIG_NEW = 32'b00000000000000000000000000000001
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 108)] Elaborating instance u_reci
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Elaborating module reci
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci} parameter value:
    FLT_WIDTH = 7'b0010111
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 26)] Elaborating instance u_rom
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Elaborating module n_rom
W: Sdm-2008: The attribute named rom_style is not legal, then it has no effect, ignore its value.
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u_rom} parameter value:
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 20)] Width mismatch between port rd_en and signal bound to it for instantiated module n_rom
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Elaborating instance u0_GTP_APM_E2
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Elaborating module GTP_APM_E2
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u0_GTP_APM_E2} parameter value:
    GRS_EN = TRUE
    USE_POSTADD = 32'b00000000000000000000000000000000
    USE_PREADD = 32'b00000000000000000000000000000001
    PREADD_REG = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000000
    CXO_REG = 32'b00000000000000000000000000000000
    XB_REG = 32'b00000000000000000000000000000000
    Y_REG = 32'b00000000000000000000000000000000
    Z_REG = 32'b00000000000000000000000000000000
    MULT_REG = 32'b00000000000000000000000000000000
    P_REG = 32'b00000000000000000000000000000000
    MODEY_REG = 32'b00000000000000000000000000000000
    MODEZ_REG = 32'b00000000000000000000000000000000
    MODEIN_REG = 32'b00000000000000000000000000000000
    USE_MULT = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    XB_SEL = 32'b00000000000000000000000000000000
    ASYNC_RST = 32'b00000000000000000000000000000000
    USE_SIMD = 32'b00000000000000000000000000000000
    P_INIT0 = 48'b000000000000000000000000000000000000000000000000
    P_INIT1 = 48'b000000000000000000000000000000000000000000000000
    ROUNDMODE_SEL = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000
    USE_ACCLOW = 32'b00000000000000000000000000000000
    CIN_SEL = 32'b00000000000000000000000000000000
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Elaborating instance u1_GTP_APM_E2
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Elaborating module GTP_APM_E2
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u1_GTP_APM_E2} parameter value:
    GRS_EN = TRUE
    USE_POSTADD = 32'b00000000000000000000000000000000
    USE_PREADD = 32'b00000000000000000000000000000001
    PREADD_REG = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000000
    CXO_REG = 32'b00000000000000000000000000000000
    XB_REG = 32'b00000000000000000000000000000000
    Y_REG = 32'b00000000000000000000000000000000
    Z_REG = 32'b00000000000000000000000000000000
    MULT_REG = 32'b00000000000000000000000000000000
    P_REG = 32'b00000000000000000000000000000000
    MODEY_REG = 32'b00000000000000000000000000000000
    MODEZ_REG = 32'b00000000000000000000000000000000
    MODEIN_REG = 32'b00000000000000000000000000000000
    USE_MULT = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    XB_SEL = 32'b00000000000000000000000000000000
    ASYNC_RST = 32'b00000000000000000000000000000000
    USE_SIMD = 32'b00000000000000000000000000000000
    P_INIT0 = 48'b000000000000000000000000000000000000000000000000
    P_INIT1 = 48'b000000000000000000000000000000000000000000000000
    ROUNDMODE_SEL = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000
    USE_ACCLOW = 32'b00000000000000000000000000000000
    CIN_SEL = 32'b00000000000000000000000000000000
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CXI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CXBI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CPI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CIN in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CXI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CXBI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CPI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CIN in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
Executing : rtl-elaborate successfully. Time elapsed: 0.039s wall, 0.020s user + 0.020s system = 0.040s CPU (101.9%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.014s wall, 0.020s user + 0.000s system = 0.020s CPU (138.4%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 13)] Latch is generated for signal rom_ndata, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.030s wall, 0.030s user + 0.000s system = 0.030s CPU (99.9%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.017s wall, 0.010s user + 0.000s system = 0.010s CPU (59.8%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.003s wall, 0.010s user + 0.000s system = 0.010s CPU (361.6%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N28 (bmsWIDEMUX).
I: Constant propagation done on N13 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.084s wall, 0.080s user + 0.010s system = 0.090s CPU (106.6%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Nov 15 14:49:23 2023
Action compile: Peak memory pool usage is 96 MB
Action from compile to compile of Main flow: Total Real Time elapsed is 0h:0m:5s
Action from compile to compile of Main flow: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile of Main flow: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Nov 15 14:49:23 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
Previous run crashed:
 0# 0x00000000011A9298 in /anlabeda/pds/2022.2/bin/pds_shell
 1# 0x00000000011A9643 in /anlabeda/pds/2022.2/bin/pds_shell
 2# 0x00007FD8749CBB50
 3# 0x000000000216691F in /anlabeda/pds/2022.2/bin/pds_shell
 4# 0x0000000002169277 in /anlabeda/pds/2022.2/bin/pds_shell
 5# 0x0000000002169C60 in /anlabeda/pds/2022.2/bin/pds_shell
 6# 0x0000000000D2424B in /anlabeda/pds/2022.2/bin/pds_shell
 7# 0x00007FD87791C3C3
 8# 0x000000000216A376 in /anlabeda/pds/2022.2/bin/pds_shell
 9# 0x00000000021AD7CE in /anlabeda/pds/2022.2/bin/pds_shell
10# 0x0000000003B4BBD0 in /anlabeda/pds/2022.2/bin/pds_shell
11# 0x00007FD877916173
12# 0x00007FD874A83A2D


License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 173321

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports i_clk
Executing : get_ports i_clk successfully.
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500}
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500} successfully.
W: ConstraintEditor-4019: Port Bus 'i_op_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_resul' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_aclken' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_areset_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_tvalid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_divide_by_zero' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_q_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_underflow' unspecified I/O constraint.
Constraint check end.

Start pre-mapping.
I: Constant propagation done on u_reci/u0_GTP_APM_E2/N84_2 (bmsWIDEMUX).
I: Constant propagation done on u_reci/u1_GTP_APM_E2/N84_2 (bmsWIDEMUX).

pds_shell received signal 11.

call stack dump:
00000000011a92fe
00000000011a9643
00007f69d9a7eb50
000000000216691f
0000000002169277
0000000002169c60
0000000000d2424b
00007f69dc9cf3c3
000000000216a376
00000000021ad7ce
0000000003b4bbd0
00007f69dc9c9173
00007f69d9b36a2d
00000000006f6300

Action synthesize: Real time elapsed is 0h:0m:27s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:25s
Current time: Wed Nov 15 14:49:49 2023
Action synthesize: Peak memory pool usage is 433 MB
E: Flow-0189: Internal error occurred.
File "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v" has been removed from project successfully. 
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Wed Nov 15 14:49:57 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Analyzing module ipsxe_floating_point_div_inv_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Analyzing module reci (library work)
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 13)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 14)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 15)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Analyzing module n_rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v successfully.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.YTXpMg
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.YTXpMg
Parsing done.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.YTXpMg successfully.
I: Module "ipsxe_floating_point_div_inv_v1_0" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.750s wall, 1.640s user + 0.090s system = 1.730s CPU (98.9%)

Start rtl-elaborate.
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Elaborating module ipsxe_floating_point_div_inv_v1_0
I: Module instance {ipsxe_floating_point_div_inv_v1_0} parameter value:
    DIVIDEND_WIDTH_FLOATING_SRT = 7'b0100000
    QUOTIENT_WIDTH_FLOATING_SRT = 7'b0100000
    RECIPROCAL_WIDTH_FLOATING_SRT = 7'b0100000
    EXPONENT_WIDTH_FLOATING_SRT = 4'b1000
    FRACTION_WIDTH_FLOATING_SRT = 7'b0010111
    LATENCY_CONFIG_NEW = 32'b00000000000000000000000000000001
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 108)] Elaborating instance u_reci
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Elaborating module reci
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci} parameter value:
    FLT_WIDTH = 7'b0010111
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 26)] Elaborating instance u_rom
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Elaborating module n_rom
W: Sdm-2008: The attribute named rom_style is not legal, then it has no effect, ignore its value.
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u_rom} parameter value:
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 20)] Width mismatch between port rd_en and signal bound to it for instantiated module n_rom
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Elaborating instance u0_GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Elaborating instance u1_GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
Executing : rtl-elaborate successfully. Time elapsed: 0.015s wall, 0.000s user + 0.010s system = 0.010s CPU (66.9%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.006s wall, 0.010s user + 0.000s system = 0.010s CPU (166.1%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 13)] Latch is generated for signal rom_ndata, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.016s wall, 0.010s user + 0.010s system = 0.020s CPU (125.7%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.007s wall, 0.010s user + 0.000s system = 0.010s CPU (140.2%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N28 (bmsWIDEMUX).
I: Constant propagation done on N13 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.026s wall, 0.030s user + 0.000s system = 0.030s CPU (115.3%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Nov 15 14:50:00 2023
Action compile: Peak memory pool usage is 94 MB
Action from compile to compile of Main flow: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile of Main flow: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile of Main flow: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Nov 15 14:50:00 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
Previous run crashed:
 0# 0x00000000011A9298 in /anlabeda/pds/2022.2/bin/pds_shell
 1# 0x00000000011A9643 in /anlabeda/pds/2022.2/bin/pds_shell
 2# 0x00007F69D9A7EB50
 3# 0x000000000216691F in /anlabeda/pds/2022.2/bin/pds_shell
 4# 0x0000000002169277 in /anlabeda/pds/2022.2/bin/pds_shell
 5# 0x0000000002169C60 in /anlabeda/pds/2022.2/bin/pds_shell
 6# 0x0000000000D2424B in /anlabeda/pds/2022.2/bin/pds_shell
 7# 0x00007F69DC9CF3C3
 8# 0x000000000216A376 in /anlabeda/pds/2022.2/bin/pds_shell
 9# 0x00000000021AD7CE in /anlabeda/pds/2022.2/bin/pds_shell
10# 0x0000000003B4BBD0 in /anlabeda/pds/2022.2/bin/pds_shell
11# 0x00007F69DC9C9173
12# 0x00007F69D9B36A2D


License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 173321

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports i_clk
Executing : get_ports i_clk successfully.
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500}
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500} successfully.
W: ConstraintEditor-4019: Port Bus 'i_op_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_resul' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_aclken' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_areset_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_tvalid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_divide_by_zero' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_q_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_underflow' unspecified I/O constraint.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.118s wall, 0.120s user + 0.090s system = 0.210s CPU (178.1%)

Start mod-gen.
I: Removed bmsREDOR inst u_reci/N41 that is redundant to N7
I: Constant propagation done on N52 (bmsREDAND).
I: Constant propagation done on N53 (bmsREDAND).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.574s wall, 0.720s user + 0.380s system = 1.100s CPU (191.7%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.124s wall, 0.100s user + 0.020s system = 0.120s CPU (96.9%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.006s wall, 0.010s user + 0.000s system = 0.010s CPU (161.7%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.424s wall, 0.570s user + 0.330s system = 0.900s CPU (212.4%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.228s wall, 0.330s user + 0.200s system = 0.530s CPU (232.7%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.006s wall, 0.010s user + 0.000s system = 0.010s CPU (164.3%)


Cell Usage:
GTP_APM_E2                    9 uses
GTP_GRS                       1 use
GTP_LUT1                      7 uses
GTP_LUT3                      1 use
GTP_LUT4                      1 use
GTP_LUT5                      1 use
GTP_LUT6                      5 uses
GTP_LUT6CARRY                58 uses
GTP_LUT6D                     7 uses

I/O ports: 69
GTP_INBUF                  34 uses
GTP_OUTBUF                 35 uses

Mapping Summary:
Total LUTs: 80 of 243600 (0.03%)
	LUTs as dram: 0 of 75400 (0.00%)
	LUTs as logic: 80
Total Registers: 0 of 487200 (0.00%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 480 (0.00%)

APMs:
Total APMs = 9.00 of 840 (1.07%)

Total I/O ports = 69 of 500 (13.80%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'ipsxe_floating_point_div_inv_v1_0' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ipsxe_floating_point_div_inv_v1_0_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'o_divide_by_zero' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_q_valid' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[31]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_underflow' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'i_aclken' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_areset_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_tvalid' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:26s
Action synthesize: CPU time elapsed is 0h:0m:24s
Action synthesize: Process CPU time elapsed is 0h:0m:25s
Current time: Wed Nov 15 14:50:25 2023
Action synthesize: Peak memory pool usage is 447 MB
Action from compile to synthesize of Main flow: Total Real Time elapsed is 0h:0m:30s
Action from compile to synthesize of Main flow: Total CPU time elapsed is 0h:0m:25s
Action from compile to synthesize of Main flow: Total Process CPU Time elapsed is 0h:0m:26s
Process "Synthesize" done.
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v". 


Process "Compile" started.
Current time: Wed Nov 15 14:51:18 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Analyzing module ipsxe_floating_point_div_inv_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Analyzing module reci (library work)
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 13)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 14)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 15)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Analyzing module n_rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v successfully.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.eOEMNN
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.eOEMNN
Parsing done.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.eOEMNN successfully.
I: Module "ipsxe_floating_point_div_inv_v1_0" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.996s wall, 1.850s user + 0.110s system = 1.960s CPU (98.2%)

Start rtl-elaborate.
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Elaborating module ipsxe_floating_point_div_inv_v1_0
I: Module instance {ipsxe_floating_point_div_inv_v1_0} parameter value:
    DIVIDEND_WIDTH_FLOATING_SRT = 7'b0100000
    QUOTIENT_WIDTH_FLOATING_SRT = 7'b0100000
    RECIPROCAL_WIDTH_FLOATING_SRT = 7'b0100000
    EXPONENT_WIDTH_FLOATING_SRT = 4'b1000
    FRACTION_WIDTH_FLOATING_SRT = 7'b0010111
    LATENCY_CONFIG_NEW = 32'b00000000000000000000000000000001
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 108)] Elaborating instance u_reci
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Elaborating module reci
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci} parameter value:
    FLT_WIDTH = 7'b0010111
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 26)] Elaborating instance u_rom
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Elaborating module n_rom
W: Sdm-2008: The attribute named rom_style is not legal, then it has no effect, ignore its value.
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u_rom} parameter value:
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 20)] Width mismatch between port rd_en and signal bound to it for instantiated module n_rom
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Elaborating instance u0_GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Elaborating instance u1_GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
Executing : rtl-elaborate successfully. Time elapsed: 0.019s wall, 0.010s user + 0.010s system = 0.020s CPU (103.7%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.008s wall, 0.010s user + 0.000s system = 0.010s CPU (123.2%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 13)] Latch is generated for signal rom_ndata, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.020s wall, 0.020s user + 0.010s system = 0.030s CPU (150.2%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.009s wall, 0.010s user + 0.000s system = 0.010s CPU (109.1%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N28 (bmsWIDEMUX).
I: Constant propagation done on N13 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.032s wall, 0.030s user + 0.000s system = 0.030s CPU (93.9%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Nov 15 14:51:22 2023
Action compile: Peak memory pool usage is 94 MB
Action from compile to compile of Main flow: Total Real Time elapsed is 0h:0m:5s
Action from compile to compile of Main flow: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile of Main flow: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Nov 15 14:51:22 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 173321

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports i_clk
Executing : get_ports i_clk successfully.
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500}
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500} successfully.
W: ConstraintEditor-4019: Port Bus 'i_op_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_resul' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_aclken' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_areset_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_tvalid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_divide_by_zero' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_q_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_underflow' unspecified I/O constraint.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.093s wall, 0.120s user + 0.060s system = 0.180s CPU (194.0%)

Start mod-gen.
I: Removed bmsREDOR inst u_reci/N41 that is redundant to N7
I: Constant propagation done on N52 (bmsREDAND).
I: Constant propagation done on N53 (bmsREDAND).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.450s wall, 0.730s user + 0.360s system = 1.090s CPU (242.2%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.134s wall, 0.110s user + 0.020s system = 0.130s CPU (96.7%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.338s wall, 0.530s user + 0.230s system = 0.760s CPU (224.6%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.281s wall, 0.390s user + 0.260s system = 0.650s CPU (231.3%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_APM_E2                    8 uses
GTP_GRS                       1 use
GTP_LUT1                      5 uses
GTP_LUT3                      2 uses
GTP_LUT4                      1 use
GTP_LUT5                      1 use
GTP_LUT6                      5 uses
GTP_LUT6CARRY                65 uses
GTP_LUT6D                     5 uses

I/O ports: 69
GTP_INBUF                  34 uses
GTP_OUTBUF                 35 uses

Mapping Summary:
Total LUTs: 84 of 243600 (0.03%)
	LUTs as dram: 0 of 75400 (0.00%)
	LUTs as logic: 84
Total Registers: 0 of 487200 (0.00%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 480 (0.00%)

APMs:
Total APMs = 8.00 of 840 (0.95%)

Total I/O ports = 69 of 500 (13.80%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'ipsxe_floating_point_div_inv_v1_0' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ipsxe_floating_point_div_inv_v1_0_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'o_divide_by_zero' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_q_valid' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[31]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_underflow' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'i_aclken' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_areset_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_tvalid' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:28s
Action synthesize: CPU time elapsed is 0h:0m:26s
Action synthesize: Process CPU time elapsed is 0h:0m:28s
Current time: Wed Nov 15 14:51:49 2023
Action synthesize: Peak memory pool usage is 447 MB
Action from compile to synthesize of Main flow: Total Real Time elapsed is 0h:0m:33s
Action from compile to synthesize of Main flow: Total CPU time elapsed is 0h:0m:27s
Action from compile to synthesize of Main flow: Total Process CPU Time elapsed is 0h:0m:29s
Process "Synthesize" done.
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v". 


Process "Compile" started.
Current time: Wed Nov 15 14:53:33 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Analyzing module ipsxe_floating_point_div_inv_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Analyzing module reci (library work)
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 13)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 14)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 15)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Analyzing module n_rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v successfully.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.SofIgJ
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.SofIgJ
Parsing done.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.SofIgJ successfully.
I: Module "ipsxe_floating_point_div_inv_v1_0" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.750s wall, 1.620s user + 0.090s system = 1.710s CPU (97.7%)

Start rtl-elaborate.
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Elaborating module ipsxe_floating_point_div_inv_v1_0
I: Module instance {ipsxe_floating_point_div_inv_v1_0} parameter value:
    DIVIDEND_WIDTH_FLOATING_SRT = 7'b0100000
    QUOTIENT_WIDTH_FLOATING_SRT = 7'b0100000
    RECIPROCAL_WIDTH_FLOATING_SRT = 7'b0100000
    EXPONENT_WIDTH_FLOATING_SRT = 4'b1000
    FRACTION_WIDTH_FLOATING_SRT = 7'b0010111
    LATENCY_CONFIG_NEW = 32'b00000000000000000000000000000001
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 108)] Elaborating instance u_reci
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Elaborating module reci
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci} parameter value:
    FLT_WIDTH = 7'b0010111
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 26)] Elaborating instance u_rom
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Elaborating module n_rom
W: Sdm-2008: The attribute named rom_style is not legal, then it has no effect, ignore its value.
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u_rom} parameter value:
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 20)] Width mismatch between port rd_en and signal bound to it for instantiated module n_rom
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Elaborating instance u0_GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Elaborating instance u1_GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
Executing : rtl-elaborate successfully. Time elapsed: 0.016s wall, 0.000s user + 0.010s system = 0.010s CPU (60.9%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.008s wall, 0.010s user + 0.000s system = 0.010s CPU (125.7%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 13)] Latch is generated for signal rom_ndata, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.017s wall, 0.010s user + 0.010s system = 0.020s CPU (118.2%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.010s user + 0.000s system = 0.010s CPU (521.4%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N28 (bmsWIDEMUX).
I: Constant propagation done on N13 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.030s wall, 0.030s user + 0.000s system = 0.030s CPU (99.9%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Nov 15 14:53:36 2023
Action compile: Peak memory pool usage is 94 MB
Action from compile to compile of Main flow: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile of Main flow: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile of Main flow: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Nov 15 14:53:36 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 173321

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports i_clk
Executing : get_ports i_clk successfully.
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500}
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500} successfully.
W: ConstraintEditor-4019: Port Bus 'i_op_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_resul' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_aclken' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_areset_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_tvalid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_divide_by_zero' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_q_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_underflow' unspecified I/O constraint.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.104s wall, 0.120s user + 0.070s system = 0.190s CPU (183.5%)

Start mod-gen.
I: Removed bmsREDOR inst u_reci/N41 that is redundant to N7
I: Constant propagation done on N52 (bmsREDAND).
I: Constant propagation done on N53 (bmsREDAND).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.443s wall, 0.650s user + 0.230s system = 0.880s CPU (198.7%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.120s wall, 0.100s user + 0.020s system = 0.120s CPU (99.8%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.437s wall, 0.630s user + 0.330s system = 0.960s CPU (219.8%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.275s wall, 0.430s user + 0.220s system = 0.650s CPU (236.2%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.010s wall, 0.010s user + 0.000s system = 0.010s CPU (101.0%)


Cell Usage:
GTP_APM_E2                    9 uses
GTP_GRS                       1 use
GTP_LUT1                      7 uses
GTP_LUT3                      1 use
GTP_LUT4                      1 use
GTP_LUT5                      1 use
GTP_LUT6                      5 uses
GTP_LUT6CARRY                58 uses
GTP_LUT6D                     7 uses

I/O ports: 69
GTP_INBUF                  34 uses
GTP_OUTBUF                 35 uses

Mapping Summary:
Total LUTs: 80 of 243600 (0.03%)
	LUTs as dram: 0 of 75400 (0.00%)
	LUTs as logic: 80
Total Registers: 0 of 487200 (0.00%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 480 (0.00%)

APMs:
Total APMs = 9.00 of 840 (1.07%)

Total I/O ports = 69 of 500 (13.80%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'ipsxe_floating_point_div_inv_v1_0' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ipsxe_floating_point_div_inv_v1_0_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'o_divide_by_zero' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_q_valid' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[31]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_underflow' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'i_aclken' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_areset_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_tvalid' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:27s
Action synthesize: CPU time elapsed is 0h:0m:26s
Action synthesize: Process CPU time elapsed is 0h:0m:27s
Current time: Wed Nov 15 14:54:03 2023
Action synthesize: Peak memory pool usage is 448 MB
Action from compile to synthesize of Main flow: Total Real Time elapsed is 0h:0m:31s
Action from compile to synthesize of Main flow: Total CPU time elapsed is 0h:0m:27s
Action from compile to synthesize of Main flow: Total Process CPU Time elapsed is 0h:0m:28s
Process "Synthesize" done.
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v". 


Process "Compile" started.
Current time: Wed Nov 15 15:03:19 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Analyzing module ipsxe_floating_point_div_inv_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Analyzing module reci (library work)
I: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 33)] Convert attribute name from syn_romstyle to PAP_RAM_STYLE
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 13)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 14)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 15)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Analyzing module n_rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v successfully.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.LtOqiQ
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.LtOqiQ
Parsing done.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.LtOqiQ successfully.
I: Module "ipsxe_floating_point_div_inv_v1_0" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.749s wall, 1.650s user + 0.080s system = 1.730s CPU (98.9%)

Start rtl-elaborate.
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Elaborating module ipsxe_floating_point_div_inv_v1_0
I: Module instance {ipsxe_floating_point_div_inv_v1_0} parameter value:
    DIVIDEND_WIDTH_FLOATING_SRT = 7'b0100000
    QUOTIENT_WIDTH_FLOATING_SRT = 7'b0100000
    RECIPROCAL_WIDTH_FLOATING_SRT = 7'b0100000
    EXPONENT_WIDTH_FLOATING_SRT = 4'b1000
    FRACTION_WIDTH_FLOATING_SRT = 7'b0010111
    LATENCY_CONFIG_NEW = 32'b00000000000000000000000000000001
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 108)] Elaborating instance u_reci
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Elaborating module reci
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci} parameter value:
    FLT_WIDTH = 7'b0010111
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 26)] Elaborating instance u_rom
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Elaborating module n_rom
W: Sdm-2008: The attribute named rom_style is not legal, then it has no effect, ignore its value.
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u_rom} parameter value:
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 20)] Width mismatch between port rd_en and signal bound to it for instantiated module n_rom
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 72)] Elaborating instance u0_GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 164)] Elaborating instance u1_GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 72)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 164)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
Executing : rtl-elaborate successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.004s wall, 0.010s user + 0.000s system = 0.010s CPU (269.0%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 13)] Latch is generated for signal rom_ndata, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.010s wall, 0.010s user + 0.010s system = 0.020s CPU (193.7%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N28 (bmsWIDEMUX).
I: Constant propagation done on N13 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.020s wall, 0.020s user + 0.000s system = 0.020s CPU (100.6%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Wed Nov 15 15:03:23 2023
Action compile: Peak memory pool usage is 94 MB
Action from compile to compile of Main flow: Total Real Time elapsed is 0h:0m:5s
Action from compile to compile of Main flow: Total CPU time elapsed is 0h:0m:2s
Action from compile to compile of Main flow: Total Process CPU Time elapsed is 0h:0m:2s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Nov 15 15:03:23 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 173321

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v". 
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports i_clk
Executing : get_ports i_clk successfully.
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500}
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500} successfully.
W: ConstraintEditor-4019: Port Bus 'i_op_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_resul' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_aclken' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_areset_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_tvalid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_divide_by_zero' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_q_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_underflow' unspecified I/O constraint.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.085s wall, 0.100s user + 0.070s system = 0.170s CPU (199.6%)

Start mod-gen.
I: Removed bmsREDOR inst u_reci/N41 that is redundant to N7
I: Constant propagation done on N52 (bmsREDAND).
I: Constant propagation done on N53 (bmsREDAND).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.573s wall, 0.700s user + 0.380s system = 1.080s CPU (188.4%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.117s wall, 0.100s user + 0.020s system = 0.120s CPU (102.6%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.006s wall, 0.010s user + 0.000s system = 0.010s CPU (160.3%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.408s wall, 0.580s user + 0.340s system = 0.920s CPU (225.4%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.319s wall, 0.470s user + 0.270s system = 0.740s CPU (231.8%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.007s wall, 0.010s user + 0.000s system = 0.010s CPU (149.9%)


Cell Usage:
GTP_APM_E2                    9 uses
GTP_GRS                       1 use
GTP_LUT1                      7 uses
GTP_LUT3                      1 use
GTP_LUT4                      1 use
GTP_LUT5                      1 use
GTP_LUT6                      5 uses
GTP_LUT6CARRY                58 uses
GTP_LUT6D                     7 uses

I/O ports: 69
GTP_INBUF                  34 uses
GTP_OUTBUF                 35 uses

Mapping Summary:
Total LUTs: 80 of 243600 (0.03%)
	LUTs as dram: 0 of 75400 (0.00%)
	LUTs as logic: 80
Total Registers: 0 of 487200 (0.00%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 480 (0.00%)

APMs:
Total APMs = 9.00 of 840 (1.07%)

Total I/O ports = 69 of 500 (13.80%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'ipsxe_floating_point_div_inv_v1_0' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ipsxe_floating_point_div_inv_v1_0_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'o_divide_by_zero' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_q_valid' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[31]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_underflow' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'i_aclken' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_areset_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_tvalid' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:25s
Action synthesize: CPU time elapsed is 0h:0m:23s
Action synthesize: Process CPU time elapsed is 0h:0m:24s
Current time: Wed Nov 15 15:03:47 2023
Action synthesize: Peak memory pool usage is 449 MB
Action from compile to synthesize of Main flow: Total Real Time elapsed is 0h:0m:30s
Action from compile to synthesize of Main flow: Total CPU time elapsed is 0h:0m:25s
Action from compile to synthesize of Main flow: Total Process CPU Time elapsed is 0h:0m:26s
Process "Synthesize" done.


Process "Compile" started.
Current time: Wed Nov 15 15:03:49 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Analyzing module ipsxe_floating_point_div_inv_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Analyzing module reci (library work)
I: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 33)] Convert attribute name from syn_romstyle to PAP_RAM_STYLE
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 13)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 14)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 15)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Analyzing module n_rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v successfully.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.HAHxBi
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.HAHxBi
Parsing done.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.HAHxBi successfully.
I: Module "ipsxe_floating_point_div_inv_v1_0" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.729s wall, 1.610s user + 0.100s system = 1.710s CPU (98.9%)

Start rtl-elaborate.
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Elaborating module ipsxe_floating_point_div_inv_v1_0
I: Module instance {ipsxe_floating_point_div_inv_v1_0} parameter value:
    DIVIDEND_WIDTH_FLOATING_SRT = 7'b0100000
    QUOTIENT_WIDTH_FLOATING_SRT = 7'b0100000
    RECIPROCAL_WIDTH_FLOATING_SRT = 7'b0100000
    EXPONENT_WIDTH_FLOATING_SRT = 4'b1000
    FRACTION_WIDTH_FLOATING_SRT = 7'b0010111
    LATENCY_CONFIG_NEW = 32'b00000000000000000000000000000001
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 108)] Elaborating instance u_reci
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Elaborating module reci
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci} parameter value:
    FLT_WIDTH = 7'b0010111
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 26)] Elaborating instance u_rom
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Elaborating module n_rom
W: Sdm-2008: The attribute named rom_style is not legal, then it has no effect, ignore its value.
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u_rom} parameter value:
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 20)] Width mismatch between port rd_en and signal bound to it for instantiated module n_rom
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 72)] Elaborating instance u0_GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 164)] Elaborating instance u1_GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 72)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 164)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
Executing : rtl-elaborate successfully. Time elapsed: 0.010s wall, 0.010s user + 0.000s system = 0.010s CPU (96.8%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 13)] Latch is generated for signal rom_ndata, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.011s wall, 0.010s user + 0.010s system = 0.020s CPU (184.2%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.005s wall, 0.010s user + 0.000s system = 0.010s CPU (215.8%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N28 (bmsWIDEMUX).
I: Constant propagation done on N13 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.018s wall, 0.010s user + 0.000s system = 0.010s CPU (54.7%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Nov 15 15:03:53 2023
Action compile: Peak memory pool usage is 94 MB
Action from compile to compile of Main flow: Total Real Time elapsed is 0h:0m:5s
Action from compile to compile of Main flow: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile of Main flow: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Nov 15 15:03:53 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 173321

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports i_clk
Executing : get_ports i_clk successfully.
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500}
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500} successfully.
W: ConstraintEditor-4019: Port Bus 'i_op_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_resul' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_aclken' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_areset_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_tvalid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_divide_by_zero' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_q_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_underflow' unspecified I/O constraint.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.098s wall, 0.130s user + 0.060s system = 0.190s CPU (194.3%)

Start mod-gen.
I: Removed bmsREDOR inst u_reci/N41 that is redundant to N7
I: Constant propagation done on N52 (bmsREDAND).
I: Constant propagation done on N53 (bmsREDAND).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.493s wall, 0.650s user + 0.330s system = 0.980s CPU (198.6%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.122s wall, 0.100s user + 0.020s system = 0.120s CPU (98.0%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.006s wall, 0.010s user + 0.000s system = 0.010s CPU (161.6%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.426s wall, 0.570s user + 0.340s system = 0.910s CPU (213.6%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.247s wall, 0.400s user + 0.230s system = 0.630s CPU (254.6%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_APM_E2                    9 uses
GTP_GRS                       1 use
GTP_LUT1                      7 uses
GTP_LUT3                      1 use
GTP_LUT4                      1 use
GTP_LUT5                      1 use
GTP_LUT6                      5 uses
GTP_LUT6CARRY                58 uses
GTP_LUT6D                     7 uses

I/O ports: 69
GTP_INBUF                  34 uses
GTP_OUTBUF                 35 uses

Mapping Summary:
Total LUTs: 80 of 243600 (0.03%)
	LUTs as dram: 0 of 75400 (0.00%)
	LUTs as logic: 80
Total Registers: 0 of 487200 (0.00%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 480 (0.00%)

APMs:
Total APMs = 9.00 of 840 (1.07%)

Total I/O ports = 69 of 500 (13.80%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'ipsxe_floating_point_div_inv_v1_0' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ipsxe_floating_point_div_inv_v1_0_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'o_divide_by_zero' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_q_valid' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[31]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_underflow' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'i_aclken' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_areset_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_tvalid' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:26s
Action synthesize: CPU time elapsed is 0h:0m:24s
Action synthesize: Process CPU time elapsed is 0h:0m:25s
Current time: Wed Nov 15 15:04:18 2023
Action synthesize: Peak memory pool usage is 448 MB
Action from compile to synthesize of Main flow: Total Real Time elapsed is 0h:0m:31s
Action from compile to synthesize of Main flow: Total CPU time elapsed is 0h:0m:25s
Action from compile to synthesize of Main flow: Total Process CPU Time elapsed is 0h:0m:26s
Process "Synthesize" done.
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v". 


Process "Compile" started.
Current time: Wed Nov 15 15:05:17 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Analyzing module ipsxe_floating_point_div_inv_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Analyzing module reci (library work)
I: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 33)] Convert attribute name from syn_romstyle to PAP_RAM_STYLE
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 13)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 14)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 15)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Analyzing module n_rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v successfully.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.YBsMBx
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.YBsMBx
Parsing done.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.YBsMBx successfully.
I: Module "ipsxe_floating_point_div_inv_v1_0" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.701s wall, 1.580s user + 0.100s system = 1.680s CPU (98.8%)

Start rtl-elaborate.
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Elaborating module ipsxe_floating_point_div_inv_v1_0
I: Module instance {ipsxe_floating_point_div_inv_v1_0} parameter value:
    DIVIDEND_WIDTH_FLOATING_SRT = 7'b0100000
    QUOTIENT_WIDTH_FLOATING_SRT = 7'b0100000
    RECIPROCAL_WIDTH_FLOATING_SRT = 7'b0100000
    EXPONENT_WIDTH_FLOATING_SRT = 4'b1000
    FRACTION_WIDTH_FLOATING_SRT = 7'b0010111
    LATENCY_CONFIG_NEW = 32'b00000000000000000000000000000001
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 108)] Elaborating instance u_reci
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Elaborating module reci
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci} parameter value:
    FLT_WIDTH = 7'b0010111
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 26)] Elaborating instance u_rom
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Elaborating module n_rom
W: Sdm-2008: The attribute named rom_style is not legal, then it has no effect, ignore its value.
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u_rom} parameter value:
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 20)] Width mismatch between port rd_en and signal bound to it for instantiated module n_rom
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 72)] Elaborating instance u0_GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 164)] Elaborating instance u1_GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 72)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 164)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
Executing : rtl-elaborate successfully. Time elapsed: 0.016s wall, 0.010s user + 0.000s system = 0.010s CPU (61.1%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.008s wall, 0.010s user + 0.000s system = 0.010s CPU (124.2%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 13)] Latch is generated for signal rom_ndata, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.017s wall, 0.010s user + 0.010s system = 0.020s CPU (116.4%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.009s wall, 0.010s user + 0.000s system = 0.010s CPU (111.2%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N28 (bmsWIDEMUX).
I: Constant propagation done on N13 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.030s wall, 0.020s user + 0.000s system = 0.020s CPU (66.3%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Nov 15 15:05:20 2023
Action compile: Peak memory pool usage is 94 MB
Action from compile to compile of Main flow: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile of Main flow: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile of Main flow: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Nov 15 15:05:20 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 173321

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports i_clk
Executing : get_ports i_clk successfully.
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500}
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500} successfully.
W: ConstraintEditor-4019: Port Bus 'i_op_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_resul' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_aclken' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_areset_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_tvalid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_divide_by_zero' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_q_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_underflow' unspecified I/O constraint.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.103s wall, 0.120s user + 0.090s system = 0.210s CPU (204.6%)

Start mod-gen.
I: Removed bmsREDOR inst u_reci/N41 that is redundant to N7
I: Constant propagation done on N52 (bmsREDAND).
I: Constant propagation done on N53 (bmsREDAND).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.520s wall, 0.670s user + 0.370s system = 1.040s CPU (200.0%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.129s wall, 0.110s user + 0.020s system = 0.130s CPU (101.0%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.006s wall, 0.010s user + 0.000s system = 0.010s CPU (155.0%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.364s wall, 0.540s user + 0.260s system = 0.800s CPU (220.0%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.276s wall, 0.420s user + 0.230s system = 0.650s CPU (235.4%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.008s wall, 0.010s user + 0.000s system = 0.010s CPU (120.8%)


Cell Usage:
GTP_APM_E2                    9 uses
GTP_GRS                       1 use
GTP_LUT1                      7 uses
GTP_LUT3                      1 use
GTP_LUT4                      1 use
GTP_LUT5                      1 use
GTP_LUT6                      5 uses
GTP_LUT6CARRY                58 uses
GTP_LUT6D                     7 uses

I/O ports: 69
GTP_INBUF                  34 uses
GTP_OUTBUF                 35 uses

Mapping Summary:
Total LUTs: 80 of 243600 (0.03%)
	LUTs as dram: 0 of 75400 (0.00%)
	LUTs as logic: 80
Total Registers: 0 of 487200 (0.00%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 480 (0.00%)

APMs:
Total APMs = 9.00 of 840 (1.07%)

Total I/O ports = 69 of 500 (13.80%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'ipsxe_floating_point_div_inv_v1_0' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ipsxe_floating_point_div_inv_v1_0_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'o_divide_by_zero' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_q_valid' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[31]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_underflow' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'i_aclken' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_areset_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_tvalid' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:25s
Action synthesize: CPU time elapsed is 0h:0m:23s
Action synthesize: Process CPU time elapsed is 0h:0m:24s
Current time: Wed Nov 15 15:05:45 2023
Action synthesize: Peak memory pool usage is 449 MB
Action from compile to synthesize of Main flow: Total Real Time elapsed is 0h:0m:29s
Action from compile to synthesize of Main flow: Total CPU time elapsed is 0h:0m:24s
Action from compile to synthesize of Main flow: Total Process CPU Time elapsed is 0h:0m:25s
Process "Synthesize" done.
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v". 


Process "Compile" started.
Current time: Wed Nov 15 15:06:36 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Analyzing module ipsxe_floating_point_div_inv_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Analyzing module reci (library work)
I: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 33)] Convert attribute name from syn_romstyle to PAP_RAM_STYLE
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 13)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 14)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 15)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Analyzing module n_rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v successfully.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.mMXTSd
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.mMXTSd
Parsing done.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.mMXTSd successfully.
I: Module "ipsxe_floating_point_div_inv_v1_0" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.874s wall, 1.740s user + 0.080s system = 1.820s CPU (97.1%)

Start rtl-elaborate.
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Elaborating module ipsxe_floating_point_div_inv_v1_0
I: Module instance {ipsxe_floating_point_div_inv_v1_0} parameter value:
    DIVIDEND_WIDTH_FLOATING_SRT = 7'b0100000
    QUOTIENT_WIDTH_FLOATING_SRT = 7'b0100000
    RECIPROCAL_WIDTH_FLOATING_SRT = 7'b0100000
    EXPONENT_WIDTH_FLOATING_SRT = 4'b1000
    FRACTION_WIDTH_FLOATING_SRT = 7'b0010111
    LATENCY_CONFIG_NEW = 32'b00000000000000000000000000000001
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 108)] Elaborating instance u_reci
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Elaborating module reci
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci} parameter value:
    FLT_WIDTH = 7'b0010111
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 26)] Elaborating instance u_rom
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Elaborating module n_rom
W: Sdm-2008: The attribute named rom_style is not legal, then it has no effect, ignore its value.
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u_rom} parameter value:
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 20)] Width mismatch between port rd_en and signal bound to it for instantiated module n_rom
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Elaborating instance u0_GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Elaborating instance u1_GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
Executing : rtl-elaborate successfully. Time elapsed: 0.016s wall, 0.010s user + 0.010s system = 0.020s CPU (127.5%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.008s wall, 0.010s user + 0.000s system = 0.010s CPU (122.1%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 13)] Latch is generated for signal rom_ndata, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.017s wall, 0.010s user + 0.010s system = 0.020s CPU (119.0%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.009s wall, 0.010s user + 0.000s system = 0.010s CPU (108.7%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N28 (bmsWIDEMUX).
I: Constant propagation done on N13 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.033s wall, 0.030s user + 0.000s system = 0.030s CPU (91.5%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Nov 15 15:06:40 2023
Action compile: Peak memory pool usage is 94 MB
Action from compile to compile of Main flow: Total Real Time elapsed is 0h:0m:5s
Action from compile to compile of Main flow: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile of Main flow: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Nov 15 15:06:40 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 173321

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports i_clk
Executing : get_ports i_clk successfully.
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500}
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500} successfully.
W: ConstraintEditor-4019: Port Bus 'i_op_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_resul' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_aclken' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_areset_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_tvalid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_divide_by_zero' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_q_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_underflow' unspecified I/O constraint.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.116s wall, 0.140s user + 0.090s system = 0.230s CPU (198.3%)

Start mod-gen.
I: Removed bmsREDOR inst u_reci/N41 that is redundant to N7
I: Constant propagation done on N52 (bmsREDAND).
I: Constant propagation done on N53 (bmsREDAND).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.596s wall, 0.780s user + 0.360s system = 1.140s CPU (191.4%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.138s wall, 0.100s user + 0.030s system = 0.130s CPU (94.2%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.006s wall, 0.010s user + 0.000s system = 0.010s CPU (163.1%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.425s wall, 0.620s user + 0.300s system = 0.920s CPU (216.3%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.317s wall, 0.440s user + 0.290s system = 0.730s CPU (230.6%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_APM_E2                    9 uses
GTP_GRS                       1 use
GTP_LUT1                      7 uses
GTP_LUT3                      1 use
GTP_LUT4                      1 use
GTP_LUT5                      1 use
GTP_LUT6                      5 uses
GTP_LUT6CARRY                58 uses
GTP_LUT6D                     7 uses

I/O ports: 69
GTP_INBUF                  34 uses
GTP_OUTBUF                 35 uses

Mapping Summary:
Total LUTs: 80 of 243600 (0.03%)
	LUTs as dram: 0 of 75400 (0.00%)
	LUTs as logic: 80
Total Registers: 0 of 487200 (0.00%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 480 (0.00%)

APMs:
Total APMs = 9.00 of 840 (1.07%)

Total I/O ports = 69 of 500 (13.80%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'ipsxe_floating_point_div_inv_v1_0' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ipsxe_floating_point_div_inv_v1_0_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'o_divide_by_zero' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_q_valid' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[31]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_underflow' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'i_aclken' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_areset_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_tvalid' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:27s
Action synthesize: CPU time elapsed is 0h:0m:24s
Action synthesize: Process CPU time elapsed is 0h:0m:25s
Current time: Wed Nov 15 15:07:06 2023
Action synthesize: Peak memory pool usage is 451 MB
Action from compile to synthesize of Main flow: Total Real Time elapsed is 0h:0m:32s
Action from compile to synthesize of Main flow: Total CPU time elapsed is 0h:0m:25s
Action from compile to synthesize of Main flow: Total Process CPU Time elapsed is 0h:0m:26s
Process "Synthesize" done.
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v". 
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v". 


Process "Compile" started.
Current time: Wed Nov 15 15:08:17 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Analyzing module ipsxe_floating_point_div_inv_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Analyzing module reci (library work)
I: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 33)] Convert attribute name from syn_dspstyle to PAP_DSP_STYLE
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 13)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 14)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 15)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Analyzing module n_rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v successfully.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.yqzMOj
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.yqzMOj
Parsing done.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.yqzMOj successfully.
I: Module "ipsxe_floating_point_div_inv_v1_0" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.874s wall, 1.730s user + 0.120s system = 1.850s CPU (98.7%)

Start rtl-elaborate.
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Elaborating module ipsxe_floating_point_div_inv_v1_0
I: Module instance {ipsxe_floating_point_div_inv_v1_0} parameter value:
    DIVIDEND_WIDTH_FLOATING_SRT = 7'b0100000
    QUOTIENT_WIDTH_FLOATING_SRT = 7'b0100000
    RECIPROCAL_WIDTH_FLOATING_SRT = 7'b0100000
    EXPONENT_WIDTH_FLOATING_SRT = 4'b1000
    FRACTION_WIDTH_FLOATING_SRT = 7'b0010111
    LATENCY_CONFIG_NEW = 32'b00000000000000000000000000000001
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 108)] Elaborating instance u_reci
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Elaborating module reci
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci} parameter value:
    FLT_WIDTH = 7'b0010111
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 26)] Elaborating instance u_rom
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Elaborating module n_rom
W: Sdm-2008: The attribute named rom_style is not legal, then it has no effect, ignore its value.
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u_rom} parameter value:
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 20)] Width mismatch between port rd_en and signal bound to it for instantiated module n_rom
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 72)] Elaborating instance u0_GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 164)] Elaborating instance u1_GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 72)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 164)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
Executing : rtl-elaborate successfully. Time elapsed: 0.015s wall, 0.010s user + 0.010s system = 0.020s CPU (131.6%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 13)] Latch is generated for signal rom_ndata, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.016s wall, 0.020s user + 0.010s system = 0.030s CPU (184.1%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.008s wall, 0.010s user + 0.000s system = 0.010s CPU (119.4%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N28 (bmsWIDEMUX).
I: Constant propagation done on N13 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.029s wall, 0.020s user + 0.000s system = 0.020s CPU (69.5%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Nov 15 15:08:21 2023
Action compile: Peak memory pool usage is 94 MB
Action from compile to compile of Main flow: Total Real Time elapsed is 0h:0m:5s
Action from compile to compile of Main flow: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile of Main flow: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Nov 15 15:08:21 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 173321

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports i_clk
Executing : get_ports i_clk successfully.
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500}
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500} successfully.
W: ConstraintEditor-4019: Port Bus 'i_op_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_resul' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_aclken' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_areset_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_tvalid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_divide_by_zero' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_q_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_underflow' unspecified I/O constraint.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.101s wall, 0.120s user + 0.060s system = 0.180s CPU (177.8%)

Start mod-gen.
I: Removed bmsREDOR inst u_reci/N41 that is redundant to N7
I: Constant propagation done on N52 (bmsREDAND).
I: Constant propagation done on N53 (bmsREDAND).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.564s wall, 0.680s user + 0.430s system = 1.110s CPU (196.8%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.121s wall, 0.110s user + 0.010s system = 0.120s CPU (99.2%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.434s wall, 0.630s user + 0.280s system = 0.910s CPU (209.7%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.232s wall, 0.370s user + 0.180s system = 0.550s CPU (237.1%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_APM_E2                    8 uses
GTP_GRS                       1 use
GTP_LUT1                      4 uses
GTP_LUT3                      2 uses
GTP_LUT4                      1 use
GTP_LUT5                      1 use
GTP_LUT6                      5 uses
GTP_LUT6CARRY               106 uses
GTP_LUT6D                    10 uses

I/O ports: 69
GTP_INBUF                  34 uses
GTP_OUTBUF                 35 uses

Mapping Summary:
Total LUTs: 129 of 243600 (0.05%)
	LUTs as dram: 0 of 75400 (0.00%)
	LUTs as logic: 129
Total Registers: 0 of 487200 (0.00%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 480 (0.00%)

APMs:
Total APMs = 8.00 of 840 (0.95%)

Total I/O ports = 69 of 500 (13.80%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'ipsxe_floating_point_div_inv_v1_0' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ipsxe_floating_point_div_inv_v1_0_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'o_divide_by_zero' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_q_valid' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[31]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_underflow' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'i_aclken' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_areset_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_tvalid' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:27s
Action synthesize: CPU time elapsed is 0h:0m:25s
Action synthesize: Process CPU time elapsed is 0h:0m:26s
Current time: Wed Nov 15 15:08:47 2023
Action synthesize: Peak memory pool usage is 454 MB
Action from compile to synthesize of Main flow: Total Real Time elapsed is 0h:0m:32s
Action from compile to synthesize of Main flow: Total CPU time elapsed is 0h:0m:26s
Action from compile to synthesize of Main flow: Total Process CPU Time elapsed is 0h:0m:27s
Process "Synthesize" done.
Compiling verification operator library.
Compiling technology operator (valence) library.
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v". 
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v". 


Process "Compile" started.
Current time: Wed Nov 15 15:21:16 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Analyzing module ipsxe_floating_point_div_inv_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Analyzing module reci (library work)
I: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 33)] Convert attribute name from syn_dspstyle to PAP_DSP_STYLE
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 13)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 14)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 15)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Analyzing module n_rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v successfully.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.chqAnR
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.chqAnR
Parsing done.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.chqAnR successfully.
I: Module "ipsxe_floating_point_div_inv_v1_0" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.033s wall, 1.890s user + 0.110s system = 2.000s CPU (98.4%)

Start rtl-elaborate.
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Elaborating module ipsxe_floating_point_div_inv_v1_0
I: Module instance {ipsxe_floating_point_div_inv_v1_0} parameter value:
    DIVIDEND_WIDTH_FLOATING_SRT = 7'b0100000
    QUOTIENT_WIDTH_FLOATING_SRT = 7'b0100000
    RECIPROCAL_WIDTH_FLOATING_SRT = 7'b0100000
    EXPONENT_WIDTH_FLOATING_SRT = 4'b1000
    FRACTION_WIDTH_FLOATING_SRT = 7'b0010111
    LATENCY_CONFIG_NEW = 32'b00000000000000000000000000000001
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 108)] Elaborating instance u_reci
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Elaborating module reci
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci} parameter value:
    FLT_WIDTH = 7'b0010111
    ADDR_TOTAL = 32'b00000000000000000000000000000100
    ADDR_WIDTH = 32'b00000000000000000000000000000010
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 26)] Elaborating instance u_rom
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Elaborating module n_rom
W: Sdm-2008: The attribute named rom_style is not legal, then it has no effect, ignore its value.
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u_rom} parameter value:
    ADDR_TOTAL = 32'b00000000000000000000000000000100
    ADDR_WIDTH = 32'b00000000000000000000000000000010
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000100
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 20)] Width mismatch between port rd_en and signal bound to it for instantiated module n_rom
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 72)] Elaborating instance u0_GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 164)] Elaborating instance u1_GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 72)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 164)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
Executing : rtl-elaborate successfully. Time elapsed: 0.018s wall, 0.000s user + 0.010s system = 0.010s CPU (54.8%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.008s wall, 0.010s user + 0.000s system = 0.010s CPU (132.4%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 13)] Latch is generated for signal rom_ndata, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.019s wall, 0.010s user + 0.010s system = 0.020s CPU (106.9%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.010s user + 0.000s system = 0.010s CPU (539.5%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.010s user + 0.000s system = 0.010s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N28 (bmsWIDEMUX).
I: Constant propagation done on N13 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.030s wall, 0.020s user + 0.010s system = 0.030s CPU (99.3%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Nov 15 15:21:20 2023
Action compile: Peak memory pool usage is 94 MB
Action from compile to compile of Main flow: Total Real Time elapsed is 0h:0m:5s
Action from compile to compile of Main flow: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile of Main flow: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Nov 15 15:21:20 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 173321

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports i_clk
Executing : get_ports i_clk successfully.
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500}
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500} successfully.
W: ConstraintEditor-4019: Port Bus 'i_op_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_resul' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_aclken' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_areset_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_tvalid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_divide_by_zero' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_q_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_underflow' unspecified I/O constraint.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.121s wall, 0.170s user + 0.090s system = 0.260s CPU (214.1%)

Start mod-gen.
I: Removed bmsREDOR inst u_reci/N41 that is redundant to N7
I: Constant propagation done on N52 (bmsREDAND).
I: Constant propagation done on N53 (bmsREDAND).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.554s wall, 0.670s user + 0.410s system = 1.080s CPU (195.0%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.134s wall, 0.110s user + 0.030s system = 0.140s CPU (104.2%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.479s wall, 0.580s user + 0.300s system = 0.880s CPU (183.9%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.342s wall, 0.440s user + 0.320s system = 0.760s CPU (222.1%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.008s wall, 0.010s user + 0.000s system = 0.010s CPU (130.0%)


Cell Usage:
GTP_APM_E2                    8 uses
GTP_GRS                       1 use
GTP_LUT1                      5 uses
GTP_LUT3                      2 uses
GTP_LUT6                      6 uses
GTP_LUT6CARRY                65 uses
GTP_LUT6D                     6 uses

I/O ports: 69
GTP_INBUF                  34 uses
GTP_OUTBUF                 35 uses

Mapping Summary:
Total LUTs: 84 of 243600 (0.03%)
	LUTs as dram: 0 of 75400 (0.00%)
	LUTs as logic: 84
Total Registers: 0 of 487200 (0.00%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 480 (0.00%)

APMs:
Total APMs = 8.00 of 840 (0.95%)

Total I/O ports = 69 of 500 (13.80%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'ipsxe_floating_point_div_inv_v1_0' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ipsxe_floating_point_div_inv_v1_0_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'o_divide_by_zero' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_q_valid' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[31]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_underflow' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'i_aclken' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_areset_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_tvalid' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:26s
Action synthesize: CPU time elapsed is 0h:0m:24s
Action synthesize: Process CPU time elapsed is 0h:0m:25s
Current time: Wed Nov 15 15:21:45 2023
Action synthesize: Peak memory pool usage is 444 MB
Action from compile to synthesize of Main flow: Total Real Time elapsed is 0h:0m:31s
Action from compile to synthesize of Main flow: Total CPU time elapsed is 0h:0m:25s
Action from compile to synthesize of Main flow: Total Process CPU Time elapsed is 0h:0m:26s
Process "Synthesize" done.
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v". 
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v". 
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v". 
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v". 
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v". 
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v". 
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v". 
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v". 
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v". 


Process "Compile" started.
Current time: Wed Nov 15 15:32:43 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Analyzing module ipsxe_floating_point_div_inv_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Analyzing module reci (library work)
I: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 33)] Convert attribute name from syn_dspstyle to PAP_DSP_STYLE
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 13)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 14)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 15)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Analyzing module n_rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v successfully.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.rnKiLn
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.rnKiLn
Parsing done.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.rnKiLn successfully.
I: Module "ipsxe_floating_point_div_inv_v1_0" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.651s wall, 1.530s user + 0.100s system = 1.630s CPU (98.7%)

Start rtl-elaborate.
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Elaborating module ipsxe_floating_point_div_inv_v1_0
I: Module instance {ipsxe_floating_point_div_inv_v1_0} parameter value:
    DIVIDEND_WIDTH_FLOATING_SRT = 7'b0100000
    QUOTIENT_WIDTH_FLOATING_SRT = 7'b0100000
    RECIPROCAL_WIDTH_FLOATING_SRT = 7'b0100000
    EXPONENT_WIDTH_FLOATING_SRT = 4'b1000
    FRACTION_WIDTH_FLOATING_SRT = 7'b0010111
    LATENCY_CONFIG_NEW = 32'b00000000000000000000000000000001
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 108)] Elaborating instance u_reci
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Elaborating module reci
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci} parameter value:
    FLT_WIDTH = 7'b0010111
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 26)] Elaborating instance u_rom
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Elaborating module n_rom
W: Sdm-2008: The attribute named rom_style is not legal, then it has no effect, ignore its value.
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u_rom} parameter value:
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 20)] Width mismatch between port rd_en and signal bound to it for instantiated module n_rom
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 72)] Elaborating instance u0_GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 164)] Elaborating instance u1_GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 72)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 164)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
Executing : rtl-elaborate successfully. Time elapsed: 0.018s wall, 0.020s user + 0.010s system = 0.030s CPU (163.4%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 13)] Latch is generated for signal rom_ndata, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.019s wall, 0.010s user + 0.010s system = 0.020s CPU (107.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.010s user + 0.000s system = 0.010s CPU (546.2%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.010s user + 0.000s system = 0.010s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N28 (bmsWIDEMUX).
I: Constant propagation done on N13 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.040s wall, 0.030s user + 0.000s system = 0.030s CPU (74.3%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Nov 15 15:32:47 2023
Action compile: Peak memory pool usage is 94 MB
Action from compile to compile of Main flow: Total Real Time elapsed is 0h:0m:5s
Action from compile to compile of Main flow: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile of Main flow: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Nov 15 15:32:47 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 173321

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports i_clk
Executing : get_ports i_clk successfully.
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500}
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500} successfully.
W: ConstraintEditor-4019: Port Bus 'i_op_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_resul' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_aclken' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_areset_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_tvalid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_divide_by_zero' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_q_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_underflow' unspecified I/O constraint.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.118s wall, 0.140s user + 0.080s system = 0.220s CPU (186.7%)

Start mod-gen.
I: Removed bmsREDOR inst u_reci/N41 that is redundant to N7
I: Constant propagation done on N52 (bmsREDAND).
I: Constant propagation done on N53 (bmsREDAND).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.604s wall, 0.770s user + 0.400s system = 1.170s CPU (193.6%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.165s wall, 0.140s user + 0.030s system = 0.170s CPU (103.3%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.008s wall, 0.010s user + 0.000s system = 0.010s CPU (129.9%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.380s wall, 0.580s user + 0.270s system = 0.850s CPU (224.0%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.266s wall, 0.420s user + 0.250s system = 0.670s CPU (252.3%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.006s wall, 0.010s user + 0.000s system = 0.010s CPU (176.5%)


Cell Usage:
GTP_APM_E2                    9 uses
GTP_GRS                       1 use
GTP_LUT1                      7 uses
GTP_LUT3                      1 use
GTP_LUT4                      1 use
GTP_LUT5                      1 use
GTP_LUT6                      5 uses
GTP_LUT6CARRY                58 uses
GTP_LUT6D                     7 uses

I/O ports: 69
GTP_INBUF                  34 uses
GTP_OUTBUF                 35 uses

Mapping Summary:
Total LUTs: 80 of 243600 (0.03%)
	LUTs as dram: 0 of 75400 (0.00%)
	LUTs as logic: 80
Total Registers: 0 of 487200 (0.00%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 480 (0.00%)

APMs:
Total APMs = 9.00 of 840 (1.07%)

Total I/O ports = 69 of 500 (13.80%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'ipsxe_floating_point_div_inv_v1_0' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ipsxe_floating_point_div_inv_v1_0_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'o_divide_by_zero' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_q_valid' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[31]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_underflow' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'i_aclken' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_areset_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_tvalid' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:28s
Action synthesize: CPU time elapsed is 0h:0m:25s
Action synthesize: Process CPU time elapsed is 0h:0m:26s
Current time: Wed Nov 15 15:33:14 2023
Action synthesize: Peak memory pool usage is 450 MB
Action from compile to synthesize of Main flow: Total Real Time elapsed is 0h:0m:33s
Action from compile to synthesize of Main flow: Total CPU time elapsed is 0h:0m:26s
Action from compile to synthesize of Main flow: Total Process CPU Time elapsed is 0h:0m:27s
Process "Synthesize" done.
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v". 
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v". 


Process "Compile" started.
Current time: Wed Nov 15 15:34:15 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Analyzing module ipsxe_floating_point_div_inv_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Analyzing module reci (library work)
I: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 33)] Convert attribute name from syn_dspstyle to PAP_DSP_STYLE
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 13)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 14)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 15)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Analyzing module n_rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v successfully.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.KNJkwG
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.KNJkwG
Parsing done.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.KNJkwG successfully.
I: Module "ipsxe_floating_point_div_inv_v1_0" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.154s wall, 2.040s user + 0.080s system = 2.120s CPU (98.4%)

Start rtl-elaborate.
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Elaborating module ipsxe_floating_point_div_inv_v1_0
I: Module instance {ipsxe_floating_point_div_inv_v1_0} parameter value:
    DIVIDEND_WIDTH_FLOATING_SRT = 7'b0100000
    QUOTIENT_WIDTH_FLOATING_SRT = 7'b0100000
    RECIPROCAL_WIDTH_FLOATING_SRT = 7'b0100000
    EXPONENT_WIDTH_FLOATING_SRT = 4'b1000
    FRACTION_WIDTH_FLOATING_SRT = 7'b0010111
    LATENCY_CONFIG_NEW = 32'b00000000000000000000000000000001
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 108)] Elaborating instance u_reci
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Elaborating module reci
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci} parameter value:
    FLT_WIDTH = 7'b0010111
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 26)] Elaborating instance u_rom
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Elaborating module n_rom
W: Sdm-2008: The attribute named rom_style is not legal, then it has no effect, ignore its value.
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u_rom} parameter value:
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 20)] Width mismatch between port rd_en and signal bound to it for instantiated module n_rom
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 72)] Elaborating instance u0_GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 164)] Elaborating instance u1_GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 72)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 164)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
Executing : rtl-elaborate successfully. Time elapsed: 0.016s wall, 0.010s user + 0.010s system = 0.020s CPU (124.2%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.008s wall, 0.010s user + 0.000s system = 0.010s CPU (127.5%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 13)] Latch is generated for signal rom_ndata, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.017s wall, 0.010s user + 0.010s system = 0.020s CPU (117.2%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.009s wall, 0.010s user + 0.000s system = 0.010s CPU (113.6%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N28 (bmsWIDEMUX).
I: Constant propagation done on N13 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.030s wall, 0.030s user + 0.000s system = 0.030s CPU (100.6%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:6s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Nov 15 15:34:20 2023
Action compile: Peak memory pool usage is 94 MB
Action from compile to compile of Main flow: Total Real Time elapsed is 0h:0m:6s
Action from compile to compile of Main flow: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile of Main flow: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Nov 15 15:34:20 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 173321

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports i_clk
Executing : get_ports i_clk successfully.
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500}
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500} successfully.
W: ConstraintEditor-4019: Port Bus 'i_op_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_resul' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_aclken' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_areset_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_tvalid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_divide_by_zero' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_q_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_underflow' unspecified I/O constraint.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.100s wall, 0.130s user + 0.050s system = 0.180s CPU (179.2%)

Start mod-gen.
I: Removed bmsREDOR inst u_reci/N42 that is redundant to N7
I: Constant propagation done on N52 (bmsREDAND).
I: Constant propagation done on N53 (bmsREDAND).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.594s wall, 0.840s user + 0.430s system = 1.270s CPU (213.7%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.169s wall, 0.150s user + 0.030s system = 0.180s CPU (106.7%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.009s wall, 0.010s user + 0.000s system = 0.010s CPU (110.5%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.474s wall, 0.640s user + 0.340s system = 0.980s CPU (206.8%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.279s wall, 0.410s user + 0.250s system = 0.660s CPU (236.5%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.006s wall, 0.010s user + 0.000s system = 0.010s CPU (168.9%)


Cell Usage:
GTP_APM_E2                    8 uses
GTP_GRS                       1 use
GTP_LUT1                      4 uses
GTP_LUT3                      2 uses
GTP_LUT4                      1 use
GTP_LUT5                      1 use
GTP_LUT6                      5 uses
GTP_LUT6CARRY               106 uses
GTP_LUT6D                    10 uses

I/O ports: 69
GTP_INBUF                  34 uses
GTP_OUTBUF                 35 uses

Mapping Summary:
Total LUTs: 129 of 243600 (0.05%)
	LUTs as dram: 0 of 75400 (0.00%)
	LUTs as logic: 129
Total Registers: 0 of 487200 (0.00%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 480 (0.00%)

APMs:
Total APMs = 8.00 of 840 (0.95%)

Total I/O ports = 69 of 500 (13.80%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'ipsxe_floating_point_div_inv_v1_0' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ipsxe_floating_point_div_inv_v1_0_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'o_divide_by_zero' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_q_valid' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[31]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_underflow' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'i_aclken' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_areset_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_tvalid' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:29s
Action synthesize: CPU time elapsed is 0h:0m:26s
Action synthesize: Process CPU time elapsed is 0h:0m:28s
Current time: Wed Nov 15 15:34:48 2023
Action synthesize: Peak memory pool usage is 450 MB
Action from compile to synthesize of Main flow: Total Real Time elapsed is 0h:0m:35s
Action from compile to synthesize of Main flow: Total CPU time elapsed is 0h:0m:27s
Action from compile to synthesize of Main flow: Total Process CPU Time elapsed is 0h:0m:29s
Process "Synthesize" done.
