{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652012584463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652012584463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 08 17:53:04 2022 " "Processing started: Sun May 08 17:53:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652012584463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652012584463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652012584463 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652012585000 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652012585000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LUT-arch " "Found design unit 1: LUT-arch" {  } { { "LUT.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652012597085 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "LUT.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652012597085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652012597085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_sign_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sel_sign_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_sign_extender-conditon " "Found design unit 1: sel_sign_extender-conditon" {  } { { "sel_sign_extender.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/sel_sign_extender.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652012597088 ""} { "Info" "ISGN_ENTITY_NAME" "1 sel_sign_extender " "Found entity 1: sel_sign_extender" {  } { { "sel_sign_extender.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/sel_sign_extender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652012597088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652012597088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_enable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_enable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_enable-WB_enable_contol " "Found design unit 1: write_enable-WB_enable_contol" {  } { { "write_enable.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/write_enable.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652012597090 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_enable " "Found entity 1: write_enable" {  } { { "write_enable.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/write_enable.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652012597090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652012597090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_oper_sel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_oper_sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_oper_sel-controller " "Found design unit 1: alu_oper_sel-controller" {  } { { "alu_oper_sel.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu_oper_sel.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652012597092 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_oper_sel " "Found entity 1: alu_oper_sel" {  } { { "alu_oper_sel.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu_oper_sel.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652012597092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652012597092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beq_jcheck.vhd 2 1 " "Found 2 design units, including 1 entities, in source file beq_jcheck.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BEQ_jcheck-jump_controller " "Found design unit 1: BEQ_jcheck-jump_controller" {  } { { "BEQ_jcheck.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/BEQ_jcheck.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652012597094 ""} { "Info" "ISGN_ENTITY_NAME" "1 BEQ_jcheck " "Found entity 1: BEQ_jcheck" {  } { { "BEQ_jcheck.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/BEQ_jcheck.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652012597094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652012597094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_cmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addr_cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Addr_cmp-comparator " "Found design unit 1: Addr_cmp-comparator" {  } { { "Addr_cmp.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/Addr_cmp.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652012597095 ""} { "Info" "ISGN_ENTITY_NAME" "1 Addr_cmp " "Found entity 1: Addr_cmp" {  } { { "Addr_cmp.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/Addr_cmp.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652012597095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652012597095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_pred.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_pred.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_pred-prediction " "Found design unit 1: pc_pred-prediction" {  } { { "pc_pred.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pc_pred.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652012597096 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_pred " "Found entity 1: pc_pred" {  } { { "pc_pred.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pc_pred.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652012597096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652012597096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cond_left_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cond_left_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cond_left_shift-cond_shifter " "Found design unit 1: cond_left_shift-cond_shifter" {  } { { "cond_left_shift.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/cond_left_shift.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652012597098 ""} { "Info" "ISGN_ENTITY_NAME" "1 cond_left_shift " "Found entity 1: cond_left_shift" {  } { { "cond_left_shift.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/cond_left_shift.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652012597098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652012597098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_register.vhd 13 7 " "Found 13 design units, including 7 entities, in source file pipeline_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_register " "Found design unit 1: pipeline_register" {  } { { "pipeline_register.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652012597102 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pipe_IFD-reg_1_2 " "Found design unit 2: pipe_IFD-reg_1_2" {  } { { "pipeline_register.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 165 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652012597102 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 pipe_IDRR-reg_2_3 " "Found design unit 3: pipe_IDRR-reg_2_3" {  } { { "pipeline_register.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 229 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652012597102 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 pipe_RREX-reg_3_4 " "Found design unit 4: pipe_RREX-reg_3_4" {  } { { "pipeline_register.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 312 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652012597102 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 pipe_EXMOP-reg_4_5 " "Found design unit 5: pipe_EXMOP-reg_4_5" {  } { { "pipeline_register.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 405 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652012597102 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 pipe_MOPWB-reg_5_6 " "Found design unit 6: pipe_MOPWB-reg_5_6" {  } { { "pipeline_register.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 501 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652012597102 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg " "Found entity 1: pipe_reg" {  } { { "pipeline_register.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652012597102 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipe_bit " "Found entity 2: pipe_bit" {  } { { "pipeline_register.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652012597102 ""} { "Info" "ISGN_ENTITY_NAME" "3 pipe_IFD " "Found entity 3: pipe_IFD" {  } { { "pipeline_register.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652012597102 ""} { "Info" "ISGN_ENTITY_NAME" "4 pipe_IDRR " "Found entity 4: pipe_IDRR" {  } { { "pipeline_register.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652012597102 ""} { "Info" "ISGN_ENTITY_NAME" "5 pipe_RREX " "Found entity 5: pipe_RREX" {  } { { "pipeline_register.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652012597102 ""} { "Info" "ISGN_ENTITY_NAME" "6 pipe_EXMOP " "Found entity 6: pipe_EXMOP" {  } { { "pipeline_register.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652012597102 ""} { "Info" "ISGN_ENTITY_NAME" "7 pipe_MOPWB " "Found entity 7: pipe_MOPWB" {  } { { "pipeline_register.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 477 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652012597102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652012597102 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "write_enable " "Elaborating entity \"write_enable\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652012597149 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable write_enable.vhd(53) " "VHDL Process Statement warning at write_enable.vhd(53): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "write_enable.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/write_enable.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652012597153 "|write_enable"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652012597918 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652012598369 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652012598369 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652012598460 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652012598460 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652012598460 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652012598460 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652012598494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 08 17:53:18 2022 " "Processing ended: Sun May 08 17:53:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652012598494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652012598494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652012598494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652012598494 ""}
