#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001fd78666d20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum000001fd788bc080 .enum2/s (32)
   "READ" 0,
   "WRITE" 1
 ;
S_000001fd78666eb0 .scope module, "cache_controller" "cache_controller" 3 97;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
o000001fd788e42d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001fd7866bbe0_0 .net "clk", 0 0, o000001fd788e42d8;  0 drivers
S_000001fd78667040 .scope module, "tb" "tb" 3 5;
 .timescale 0 0;
v000001fd78934510_0 .var "activate", 0 0;
v000001fd78933110_0 .var "address", 15 0;
v000001fd78934790_0 .net "address_f_cache", 15 0, v000001fd78948d10_0;  1 drivers
v000001fd78933430_0 .net "block_f_cache", 31 0, v000001fd78933ed0_0;  1 drivers
v000001fd78933bb0_0 .var "clk", 0 0;
v000001fd78933c50_0 .var "data", 15 0;
v000001fd78933750_0 .net "data_f_dut", 15 0, v000001fd78934470_0;  1 drivers
v000001fd789343d0_0 .var/2s "instr_type", 31 0;
v000001fd78934e70 .array "instructions", 31 0, 15 0;
v000001fd789331b0_0 .net "mem_data", 31 0, v000001fd78933070_0;  1 drivers
v000001fd78934bf0_0 .net "mem_load_req_f_cache", 0 0, v000001fd78933f70_0;  1 drivers
v000001fd78933cf0_0 .net "mem_load_req_rdy", 0 0, v000001fd78934d30_0;  1 drivers
v000001fd78933250_0 .net "mem_load_toggle", 0 0, v000001fd789336b0_0;  1 drivers
v000001fd78933d90_0 .net "mem_store_ack", 0 0, v000001fd78933610_0;  1 drivers
v000001fd78933390_0 .net "mem_store_completed", 0 0, v000001fd789341f0_0;  1 drivers
v000001fd789332f0_0 .net "mem_store_req_f_cache", 0 0, v000001fd789334d0_0;  1 drivers
S_000001fd7888c720 .scope module, "dut" "cache" 3 41, 3 103 0, S_000001fd78667040;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "address_in";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /OUTPUT 16 "data_out";
    .port_info 3 /INPUT 1 "activate";
    .port_info 4 /INPUT 32 "instr_type";
    .port_info 5 /OUTPUT 32 "data_to_mem";
    .port_info 6 /INPUT 32 "data_f_mem";
    .port_info 7 /OUTPUT 1 "mem_load_req";
    .port_info 8 /OUTPUT 1 "mem_store_req";
    .port_info 9 /OUTPUT 1 "mem_store_ack";
    .port_info 10 /INPUT 1 "mem_store_completed";
    .port_info 11 /INPUT 1 "mem_load_req_rdy";
    .port_info 12 /INPUT 1 "mem_load_toggle";
    .port_info 13 /OUTPUT 16 "address_to_mem";
P_000001fd7888c570 .param/l "BL_NUM_BYTES" 0 3 138, +C4<00000000000000000000000000000100>;
P_000001fd7888c5a8 .param/l "CACHE_NUM_ROW" 0 3 104, +C4<00000000000000000000000000001000>;
P_000001fd7888c5e0 .param/l "CACHE_NUM_SET" 0 3 105, +C4<00000000000000000000000000000100>;
v000001fd789490d0 .array "LRU", 31 0, 3 0;
v000001fd78948f90_0 .net "activate", 0 0, v000001fd78934510_0;  1 drivers
v000001fd789495d0_0 .net "address_in", 15 0, v000001fd78933110_0;  1 drivers
v000001fd78948d10_0 .var "address_to_mem", 15 0;
v000001fd78949030_0 .var "block_address", 15 0;
v000001fd78949530_0 .var "block_num", 15 0;
v000001fd78949170 .array "cache_data", 31 0, 31 0;
v000001fd78934650_0 .net "data_f_mem", 31 0, v000001fd78933070_0;  alias, 1 drivers
v000001fd78934f10_0 .net "data_in", 15 0, v000001fd78933c50_0;  1 drivers
v000001fd78934470_0 .var "data_out", 15 0;
v000001fd78933ed0_0 .var "data_to_mem", 31 0;
v000001fd78934150_0 .net/2s "instr_type", 31 0, v000001fd789343d0_0;  1 drivers
v000001fd78933f70_0 .var "mem_load_req", 0 0;
v000001fd78934330_0 .net "mem_load_req_rdy", 0 0, v000001fd78934d30_0;  alias, 1 drivers
v000001fd789345b0_0 .net "mem_load_toggle", 0 0, v000001fd789336b0_0;  alias, 1 drivers
v000001fd78933610_0 .var "mem_store_ack", 0 0;
v000001fd78934c90_0 .net "mem_store_completed", 0 0, v000001fd789341f0_0;  alias, 1 drivers
v000001fd789334d0_0 .var "mem_store_req", 0 0;
v000001fd789339d0_0 .var "read_success", 0 0;
v000001fd78933570 .array "tag_number_set", 31 0, 10 0;
v000001fd78933a70 .array "vld_set", 31 0, 0 0;
E_000001fd788dca20 .event anyedge, v000001fd78934150_0, v000001fd78934f10_0, v000001fd789495d0_0, v000001fd78948f90_0;
S_000001fd7888c9a0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 233, 3 233 0, S_000001fd7888c720;
 .timescale 0 0;
v000001fd7888cb30_0 .var/2s "i", 31 0;
S_000001fd788b1410 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 3 234, 3 234 0, S_000001fd7888c9a0;
 .timescale 0 0;
v000001fd788d4c00_0 .var/2s "j", 31 0;
S_000001fd788b15a0 .scope begin, "$unm_blk_22" "$unm_blk_22" 3 254, 3 254 0, S_000001fd7888c720;
 .timescale 0 0;
v000001fd788d3070_0 .var "set_match_stm", 0 0;
v000001fd788e0ad0_0 .var "set_num_fsis", 0 0;
v000001fd788b1730_0 .var "set_num_stm", 0 0;
v000001fd788b17d0_0 .var "space_found_fsis", 0 0;
E_000001fd788dc620 .event anyedge, v000001fd78934330_0;
S_000001fd78948090 .scope begin, "$unm_blk_31" "$unm_blk_31" 3 306, 3 306 0, S_000001fd7888c720;
 .timescale 0 0;
v000001fd78948220_0 .var "set_num_st", 0 0;
v000001fd789482c0_0 .var "space_found_st", 0 0;
S_000001fd78948360 .scope autotask, "find_oldest_set_col" "find_oldest_set_col" 3 213, 3 213 0, S_000001fd7888c720;
 .timescale 0 0;
v000001fd78948db0_0 .var "highest_index", 0 0;
v000001fd78948770_0 .var "highest_val", 3 0;
v000001fd78949350_0 .var "oldest_set_col", 0 0;
v000001fd78948950_0 .var/2s "row", 7 0;
TD_tb.dut.find_oldest_set_col ;
    %fork t_1, S_000001fd789484f0;
    %jmp t_0;
    .scope S_000001fd789484f0;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd78948db0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fd78948b30_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001fd78948b30_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001fd78948770_0;
    %load/vec4 v000001fd78948950_0;
    %pad/s 11;
    %pad/s 13;
    %muli 4, 0, 13;
    %pad/s 14;
    %load/vec4 v000001fd78948b30_0;
    %pad/s 14;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001fd789490d0, 4;
    %cmp/u;
    %jmp/0xz  T_0.2, 5;
    %load/vec4 v000001fd78948950_0;
    %pad/s 11;
    %pad/s 13;
    %muli 4, 0, 13;
    %pad/s 14;
    %load/vec4 v000001fd78948b30_0;
    %pad/s 14;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001fd789490d0, 4;
    %store/vec4 v000001fd78948770_0, 0, 4;
    %load/vec4 v000001fd78948b30_0;
    %pad/s 1;
    %store/vec4 v000001fd78948db0_0, 0, 1;
T_0.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001fd78948b30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001fd78948b30_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_000001fd78948360;
t_0 %join;
    %end;
S_000001fd789484f0 .scope autobegin, "$ivl_for_loop2" "$ivl_for_loop2" 3 220, 3 220 0, S_000001fd78948360;
 .timescale 0 0;
v000001fd78948b30_0 .var/2s "i", 31 0;
S_000001fd78949690 .scope autotask, "find_space_in_set" "find_space_in_set" 3 193, 3 193 0, S_000001fd7888c720;
 .timescale 0 0;
v000001fd789486d0_0 .var/2s "row", 7 0;
v000001fd789489f0_0 .var "set_num", 0 0;
v000001fd789493f0_0 .var "space_found", 0 0;
v000001fd78948bd0_0 .var "state", 0 0;
TD_tb.dut.find_space_in_set ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd78948bd0_0, 0, 1;
    %fork t_3, S_000001fd78949820;
    %jmp t_2;
    .scope S_000001fd78949820;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fd78948e50_0, 0, 32;
T_1.4 ;
    %load/vec4 v000001fd78948e50_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.5, 5;
    %load/vec4 v000001fd789486d0_0;
    %pad/s 11;
    %pad/s 13;
    %muli 4, 0, 13;
    %pad/s 14;
    %load/vec4 v000001fd78948e50_0;
    %pad/s 14;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001fd78933a70, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001fd78948bd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd789493f0_0, 0, 1;
    %load/vec4 v000001fd78948e50_0;
    %pad/s 1;
    %store/vec4 v000001fd789489f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd78948bd0_0, 0, 1;
T_1.6 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001fd78948e50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001fd78948e50_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %end;
    .scope S_000001fd78949690;
t_2 %join;
    %vpi_call/w 3 207 "$display", "find_space_in_set - space_found at col %d", v000001fd789489f0_0 {0 0 0};
    %end;
S_000001fd78949820 .scope autobegin, "$ivl_for_loop1" "$ivl_for_loop1" 3 200, 3 200 0, S_000001fd78949690;
 .timescale 0 0;
v000001fd78948e50_0 .var/2s "i", 31 0;
S_000001fd789499b0 .scope task, "send_to_mem" "send_to_mem" 3 142, 3 142 0, S_000001fd7888c720;
 .timescale 0 0;
v000001fd78949490_0 .var/2s "row", 7 0;
v000001fd78949210_0 .var "set_col", 0 0;
E_000001fd788dc660 .event anyedge, v000001fd78934c90_0;
TD_tb.dut.send_to_mem ;
    %load/vec4 v000001fd78949490_0;
    %pad/s 11;
    %pad/s 13;
    %muli 4, 0, 13;
    %pad/s 14;
    %load/vec4 v000001fd78949210_0;
    %pad/u 4;
    %pad/u 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001fd78949170, 4;
    %store/vec4 v000001fd78933ed0_0, 0, 32;
    %load/vec4 v000001fd78949490_0;
    %pad/s 11;
    %pad/s 13;
    %muli 4, 0, 13;
    %pad/s 14;
    %load/vec4 v000001fd78949210_0;
    %pad/u 4;
    %pad/u 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001fd78949170, 4;
    %vpi_call/w 3 148 "$display", "Send to mem, data[%d][%d] is %h", v000001fd78949490_0, v000001fd78949210_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd789334d0_0, 0, 1;
    %load/vec4 v000001fd789495d0_0;
    %store/vec4 v000001fd78948d10_0, 0, 16;
    %vpi_call/w 3 151 "$display", "%0t", $time {0 0 0};
T_2.8 ;
    %load/vec4 v000001fd78934c90_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.9, 6;
    %wait E_000001fd788dc660;
    %jmp T_2.8;
T_2.9 ;
    %vpi_call/w 3 153 "$display", "Memory store has been processed - from cache" {0 0 0};
    %vpi_call/w 3 154 "$display", "%0t", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd789334d0_0, 0, 1;
T_2.10 ;
    %load/vec4 v000001fd78934c90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.11, 6;
    %wait E_000001fd788dc660;
    %jmp T_2.10;
T_2.11 ;
    %vpi_call/w 3 159 "$display", "Memory store has fully completed - from cache" {0 0 0};
    %vpi_call/w 3 160 "$display", "%0t", $time {0 0 0};
    %end;
S_000001fd78949b40 .scope autotask, "set_tag_match" "set_tag_match" 3 169, 3 169 0, S_000001fd7888c720;
 .timescale 0 0;
v000001fd78948810_0 .var/2s "row", 7 0;
v000001fd78948a90_0 .var "set_num", 0 0;
v000001fd789488b0_0 .var "state", 0 0;
v000001fd78948ef0_0 .var "tag", 10 0;
v000001fd789492b0_0 .var "vld_bool", 0 0;
TD_tb.dut.set_tag_match ;
    %fork t_5, S_000001fd78949cd0;
    %jmp t_4;
    .scope S_000001fd78949cd0;
t_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd789488b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fd78948c70_0, 0, 32;
T_3.12 ;
    %load/vec4 v000001fd78948c70_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.13, 5;
    %load/vec4 v000001fd78949530_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v000001fd78948c70_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001fd78933a70, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001fd78948810_0;
    %pad/s 11;
    %pad/s 13;
    %muli 4, 0, 13;
    %pad/s 14;
    %load/vec4 v000001fd78948c70_0;
    %pad/s 14;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001fd78933570, 4;
    %load/vec4 v000001fd78948ef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001fd789488b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd789492b0_0, 0, 1;
    %load/vec4 v000001fd78948c70_0;
    %pad/s 1;
    %store/vec4 v000001fd78948a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd789488b0_0, 0, 1;
T_3.14 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001fd78948c70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001fd78948c70_0, 0, 32;
    %jmp T_3.12;
T_3.13 ;
    %end;
    .scope S_000001fd78949b40;
t_4 %join;
    %end;
S_000001fd78949cd0 .scope autobegin, "$ivl_for_loop0" "$ivl_for_loop0" 3 176, 3 176 0, S_000001fd78949b40;
 .timescale 0 0;
v000001fd78948c70_0 .var/2s "i", 31 0;
S_000001fd78935030 .scope module, "simple_ram" "RAM" 3 59, 3 356 0, S_000001fd78667040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "address_in";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /OUTPUT 32 "data_out";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 1 "load_completed";
    .port_info 6 /OUTPUT 1 "store_completed";
    .port_info 7 /INPUT 1 "store_ack";
    .port_info 8 /INPUT 1 "mem_load_req";
    .port_info 9 /OUTPUT 1 "load_toggle";
P_000001fd78668940 .param/l "D_WIDTH" 0 3 357, +C4<00000000000000000000000000100000>;
P_000001fd78668978 .param/l "WIDTH_AD" 0 3 358, +C4<00000000000000000000000000010000>;
v000001fd78934290_0 .net "address_in", 15 0, v000001fd78948d10_0;  alias, 1 drivers
v000001fd78933890_0 .net "clk", 0 0, v000001fd78933bb0_0;  1 drivers
v000001fd789337f0_0 .net "data_in", 31 0, v000001fd78933ed0_0;  alias, 1 drivers
v000001fd78933070_0 .var "data_out", 31 0;
v000001fd78934d30_0 .var "load_completed", 0 0;
v000001fd789336b0_0 .var "load_toggle", 0 0;
v000001fd78934830 .array "mem", 65535 0, 31 0;
v000001fd789346f0_0 .net "mem_load_req", 0 0, v000001fd78933f70_0;  alias, 1 drivers
v000001fd78934ab0_0 .net "store_ack", 0 0, v000001fd78933610_0;  alias, 1 drivers
v000001fd789341f0_0 .var "store_completed", 0 0;
v000001fd789348d0_0 .net "wren", 0 0, v000001fd789334d0_0;  alias, 1 drivers
E_000001fd788dcce0 .event posedge, v000001fd78933890_0;
S_000001fd78935270 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 3 377, 3 377 0, S_000001fd78935030;
 .timescale 0 0;
v000001fd78933b10_0 .var/2s "i", 31 0;
    .scope S_000001fd7888c720;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd789339d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_000001fd788b15a0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd788d3070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd788b1730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd788b17d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd788e0ad0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_000001fd78948090;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd789482c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd78948220_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_000001fd7888c720;
T_7 ;
    %wait E_000001fd788dca20;
    %load/vec4 v000001fd78948f90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_7, S_000001fd7888c9a0;
    %jmp t_6;
    .scope S_000001fd7888c9a0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fd7888cb30_0, 0, 32;
T_7.2 ;
    %load/vec4 v000001fd7888cb30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.3, 5;
    %fork t_9, S_000001fd788b1410;
    %jmp t_8;
    .scope S_000001fd788b1410;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fd788d4c00_0, 0, 32;
T_7.4 ;
    %load/vec4 v000001fd788d4c00_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_7.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001fd7888cb30_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v000001fd788d4c00_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001fd78933a70, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001fd788d4c00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001fd788d4c00_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
    %end;
    .scope S_000001fd7888c9a0;
t_8 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001fd7888cb30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001fd7888cb30_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .scope S_000001fd7888c720;
t_6 %join;
T_7.0 ;
    %load/vec4 v000001fd78948f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %vpi_call/w 3 241 "$display", "instr type is %d, time is: %0t", v000001fd78934150_0, $time {0 0 0};
    %load/vec4 v000001fd789495d0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %vpi_call/w 3 243 "$display", "Address needs to be word aligned (divisible by 2) for now" {0 0 0};
    %vpi_call/w 3 244 "$display", "This most likely means to load a byte. If address 0x03, we should actually load word at 0x02. Then only return the upper 8 bits" {0 0 0};
    %vpi_call/w 3 245 "$finish" {0 0 0};
T_7.8 ;
    %load/vec4 v000001fd789495d0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %pad/u 16;
    %store/vec4 v000001fd78949030_0, 0, 16;
    %load/vec4 v000001fd78949030_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %pad/u 16;
    %store/vec4 v000001fd78949530_0, 0, 16;
    %vpi_call/w 3 250 "$display", "block_address is %d", v000001fd78949030_0 {0 0 0};
    %vpi_call/w 3 251 "$display", "block_num is %d", v000001fd78949530_0 {0 0 0};
    %load/vec4 v000001fd78934150_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %fork t_11, S_000001fd788b15a0;
    %jmp t_10;
    .scope S_000001fd788b15a0;
t_11 ;
    %vpi_call/w 3 263 "$display", "Got a read instruction" {0 0 0};
    %alloc S_000001fd78949b40;
    %load/vec4 v000001fd78949530_0;
    %cast2;
    %pad/u 8;
    %store/vec4 v000001fd78948810_0, 0, 8;
    %load/vec4 v000001fd789495d0_0;
    %parti/s 11, 5, 4;
    %store/vec4 v000001fd78948ef0_0, 0, 11;
    %fork TD_tb.dut.set_tag_match, S_000001fd78949b40;
    %join;
    %load/vec4 v000001fd789492b0_0;
    %store/vec4 v000001fd788d3070_0, 0, 1;
    %load/vec4 v000001fd78948a90_0;
    %store/vec4 v000001fd788b1730_0, 0, 1;
    %free S_000001fd78949b40;
    %load/vec4 v000001fd788d3070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %vpi_call/w 3 266 "$display", "vld[block_num] passed" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd789339d0_0, 0, 1;
    %load/vec4 v000001fd789495d0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v000001fd78949530_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v000001fd788b1730_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001fd78949170, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v000001fd78934470_0, 0, 16;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v000001fd789495d0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_7.16, 4;
    %load/vec4 v000001fd78949530_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v000001fd788b1730_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001fd78949170, 4;
    %parti/s 16, 16, 6;
    %store/vec4 v000001fd78934470_0, 0, 16;
T_7.16 ;
T_7.15 ;
T_7.12 ;
    %load/vec4 v000001fd789339d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.18, 4;
    %vpi_call/w 3 277 "$display", "The tag did not match the address, going to memory" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd78933f70_0, 0, 1;
    %load/vec4 v000001fd789495d0_0;
    %store/vec4 v000001fd78948d10_0, 0, 16;
    %alloc S_000001fd78949690;
    %load/vec4 v000001fd78949530_0;
    %cast2;
    %pad/u 8;
    %store/vec4 v000001fd789486d0_0, 0, 8;
    %fork TD_tb.dut.find_space_in_set, S_000001fd78949690;
    %join;
    %load/vec4 v000001fd789493f0_0;
    %store/vec4 v000001fd788b17d0_0, 0, 1;
    %load/vec4 v000001fd789489f0_0;
    %store/vec4 v000001fd788e0ad0_0, 0, 1;
    %free S_000001fd78949690;
    %load/vec4 v000001fd788b17d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.20, 8;
T_7.22 ;
    %load/vec4 v000001fd78934330_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.23, 6;
    %wait E_000001fd788dc620;
    %jmp T_7.22;
T_7.23 ;
    %load/vec4 v000001fd78934650_0;
    %load/vec4 v000001fd78949530_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v000001fd788e0ad0_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v000001fd78949170, 4, 0;
    %vpi_call/w 3 287 "$display", "inside read, data_f_mem is %h", v000001fd78934650_0 {0 0 0};
    %load/vec4 v000001fd789495d0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.24, 4;
    %load/vec4 v000001fd78949530_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v000001fd788e0ad0_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001fd78949170, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v000001fd78934470_0, 0, 16;
    %jmp T_7.25;
T_7.24 ;
    %load/vec4 v000001fd789495d0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_7.26, 4;
    %load/vec4 v000001fd78949530_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v000001fd788e0ad0_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001fd78949170, 4;
    %parti/s 16, 16, 6;
    %store/vec4 v000001fd78934470_0, 0, 16;
T_7.26 ;
T_7.25 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001fd78949530_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v000001fd788e0ad0_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v000001fd78933a70, 4, 0;
    %load/vec4 v000001fd789495d0_0;
    %parti/s 11, 5, 4;
    %load/vec4 v000001fd78949530_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v000001fd788e0ad0_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v000001fd78933570, 4, 0;
T_7.20 ;
T_7.18 ;
    %vpi_call/w 3 302 "$display", "Read data from ram, data_out from cache is %h", v000001fd78934470_0 {0 0 0};
    %end;
    .scope S_000001fd7888c720;
t_10 %join;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v000001fd78934150_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.28, 4;
    %fork t_13, S_000001fd78948090;
    %jmp t_12;
    .scope S_000001fd78948090;
t_13 ;
    %vpi_call/w 3 310 "$display", "Got a write instruction" {0 0 0};
    %alloc S_000001fd78949690;
    %load/vec4 v000001fd78949530_0;
    %cast2;
    %pad/u 8;
    %store/vec4 v000001fd789486d0_0, 0, 8;
    %fork TD_tb.dut.find_space_in_set, S_000001fd78949690;
    %join;
    %load/vec4 v000001fd789493f0_0;
    %store/vec4 v000001fd789482c0_0, 0, 1;
    %load/vec4 v000001fd789489f0_0;
    %store/vec4 v000001fd78948220_0, 0, 1;
    %free S_000001fd78949690;
    %load/vec4 v000001fd789482c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.30, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001fd78949530_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v000001fd78948220_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v000001fd78933a70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001fd78949530_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v000001fd78948220_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v000001fd78949170, 4, 0;
    %load/vec4 v000001fd789495d0_0;
    %parti/s 11, 5, 4;
    %load/vec4 v000001fd78949530_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v000001fd78948220_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v000001fd78933570, 4, 0;
    %jmp T_7.31;
T_7.30 ;
    %load/vec4 v000001fd789482c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.32, 4;
    %vpi_call/w 3 322 "$display", "block is already valid, sending old cache line to memory" {0 0 0};
    %alloc S_000001fd78948360;
    %load/vec4 v000001fd78949530_0;
    %cast2;
    %pad/u 8;
    %store/vec4 v000001fd78948950_0, 0, 8;
    %fork TD_tb.dut.find_oldest_set_col, S_000001fd78948360;
    %join;
    %load/vec4 v000001fd78949350_0;
    %store/vec4 v000001fd78948220_0, 0, 1;
    %free S_000001fd78948360;
    %load/vec4 v000001fd78949530_0;
    %cast2;
    %pad/u 8;
    %store/vec4 v000001fd78949490_0, 0, 8;
    %load/vec4 v000001fd78948220_0;
    %store/vec4 v000001fd78949210_0, 0, 1;
    %fork TD_tb.dut.send_to_mem, S_000001fd789499b0;
    %join;
T_7.32 ;
T_7.31 ;
    %load/vec4 v000001fd789495d0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.34, 4;
    %load/vec4 v000001fd78934f10_0;
    %load/vec4 v000001fd78949530_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v000001fd78948220_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001fd78949170, 4, 5;
    %jmp T_7.35;
T_7.34 ;
    %load/vec4 v000001fd789495d0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_7.36, 4;
    %load/vec4 v000001fd78934f10_0;
    %load/vec4 v000001fd78949530_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v000001fd78948220_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001fd78949170, 4, 5;
T_7.36 ;
T_7.35 ;
    %end;
    .scope S_000001fd7888c720;
t_12 %join;
T_7.28 ;
T_7.11 ;
    %vpi_call/w 3 347 "$display", "--------------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd789339d0_0, 0, 1;
T_7.6 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001fd78935030;
T_8 ;
    %fork t_15, S_000001fd78935270;
    %jmp t_14;
    .scope S_000001fd78935270;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fd78933b10_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001fd78933b10_0;
    %cmpi/s 65536, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v000001fd78933b10_0;
    %ix/getv/s 4, v000001fd78933b10_0;
    %store/vec4a v000001fd78934830, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001fd78933b10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001fd78933b10_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .scope S_000001fd78935030;
t_14 %join;
    %end;
    .thread T_8;
    .scope S_000001fd78935030;
T_9 ;
    %wait E_000001fd788dcce0;
    %load/vec4 v000001fd789348d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001fd789337f0_0;
    %load/vec4 v000001fd78934290_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd78934830, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd789341f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd789341f0_0, 0;
T_9.1 ;
    %load/vec4 v000001fd789346f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd78934d30_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd78934d30_0, 0;
T_9.3 ;
    %load/vec4 v000001fd789348d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
T_9.4 ;
    %load/vec4 v000001fd78934290_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v000001fd78934830, 4;
    %assign/vec4 v000001fd78933070_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_000001fd78667040;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd78933bb0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fd78933110_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fd78933c50_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd78934510_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_000001fd78667040;
T_11 ;
    %vpi_call/w 3 8 "$readmemb", "instructions3.mem", v000001fd78934e70 {0 0 0};
    %end;
    .thread T_11;
    .scope S_000001fd78667040;
T_12 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001fd789343d0_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_000001fd78667040;
T_13 ;
    %vpi_call/w 3 35 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 36 "$dumpvars" {0 0 0};
    %end;
    .thread T_13;
    .scope S_000001fd78667040;
T_14 ;
    %delay 5, 0;
    %load/vec4 v000001fd78933bb0_0;
    %inv;
    %store/vec4 v000001fd78933bb0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_000001fd78667040;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd78934510_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd78934510_0, 0, 1;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v000001fd78933110_0, 0, 16;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v000001fd78933c50_0, 0, 16;
    %delay 50, 0;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v000001fd78933110_0, 0, 16;
    %pushi/vec4 57005, 0, 16;
    %store/vec4 v000001fd78933c50_0, 0, 16;
    %delay 200, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fd789343d0_0, 0, 32;
    %pushi/vec4 40, 0, 16;
    %store/vec4 v000001fd78933110_0, 0, 16;
    %pushi/vec4 48879, 0, 16;
    %store/vec4 v000001fd78933c50_0, 0, 16;
    %delay 300, 0;
    %vpi_call/w 3 92 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "cache_set.sv";
