/**
 * \file IfxBcu_bf.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_FPI/V13.1.1.0.3
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Bcu_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Bcu_Registers
 * 
 */
#ifndef IFXBCU_BF_H
#define IFXBCU_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Bcu_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_BCU_OCS_Bits.TGS */
#define IFX_BCU_OCS_TGS_LEN (2u)

/** \brief Mask for Ifx_BCU_OCS_Bits.TGS */
#define IFX_BCU_OCS_TGS_MSK (0x3u)

/** \brief Offset for Ifx_BCU_OCS_Bits.TGS */
#define IFX_BCU_OCS_TGS_OFF (0u)

/** \brief Length for Ifx_BCU_OCS_Bits.TGB */
#define IFX_BCU_OCS_TGB_LEN (1u)

/** \brief Mask for Ifx_BCU_OCS_Bits.TGB */
#define IFX_BCU_OCS_TGB_MSK (0x1u)

/** \brief Offset for Ifx_BCU_OCS_Bits.TGB */
#define IFX_BCU_OCS_TGB_OFF (2u)

/** \brief Length for Ifx_BCU_OCS_Bits.TG_P */
#define IFX_BCU_OCS_TG_P_LEN (1u)

/** \brief Mask for Ifx_BCU_OCS_Bits.TG_P */
#define IFX_BCU_OCS_TG_P_MSK (0x1u)

/** \brief Offset for Ifx_BCU_OCS_Bits.TG_P */
#define IFX_BCU_OCS_TG_P_OFF (3u)

/** \brief Length for Ifx_BCU_ID_Bits.MOD_REV */
#define IFX_BCU_ID_MOD_REV_LEN (8u)

/** \brief Mask for Ifx_BCU_ID_Bits.MOD_REV */
#define IFX_BCU_ID_MOD_REV_MSK (0xffu)

/** \brief Offset for Ifx_BCU_ID_Bits.MOD_REV */
#define IFX_BCU_ID_MOD_REV_OFF (0u)

/** \brief Length for Ifx_BCU_ID_Bits.MOD_TYPE */
#define IFX_BCU_ID_MOD_TYPE_LEN (8u)

/** \brief Mask for Ifx_BCU_ID_Bits.MOD_TYPE */
#define IFX_BCU_ID_MOD_TYPE_MSK (0xffu)

/** \brief Offset for Ifx_BCU_ID_Bits.MOD_TYPE */
#define IFX_BCU_ID_MOD_TYPE_OFF (8u)

/** \brief Length for Ifx_BCU_ID_Bits.MOD_NUM */
#define IFX_BCU_ID_MOD_NUM_LEN (16u)

/** \brief Mask for Ifx_BCU_ID_Bits.MOD_NUM */
#define IFX_BCU_ID_MOD_NUM_MSK (0xffffu)

/** \brief Offset for Ifx_BCU_ID_Bits.MOD_NUM */
#define IFX_BCU_ID_MOD_NUM_OFF (16u)

/** \brief Length for Ifx_BCU_PROT_Bits.STATE */
#define IFX_BCU_PROT_STATE_LEN (3u)

/** \brief Mask for Ifx_BCU_PROT_Bits.STATE */
#define IFX_BCU_PROT_STATE_MSK (0x7u)

/** \brief Offset for Ifx_BCU_PROT_Bits.STATE */
#define IFX_BCU_PROT_STATE_OFF (0u)

/** \brief Length for Ifx_BCU_PROT_Bits.SWEN */
#define IFX_BCU_PROT_SWEN_LEN (1u)

/** \brief Mask for Ifx_BCU_PROT_Bits.SWEN */
#define IFX_BCU_PROT_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_BCU_PROT_Bits.SWEN */
#define IFX_BCU_PROT_SWEN_OFF (3u)

/** \brief Length for Ifx_BCU_PROT_Bits.VM */
#define IFX_BCU_PROT_VM_LEN (3u)

/** \brief Mask for Ifx_BCU_PROT_Bits.VM */
#define IFX_BCU_PROT_VM_MSK (0x7u)

/** \brief Offset for Ifx_BCU_PROT_Bits.VM */
#define IFX_BCU_PROT_VM_OFF (16u)

/** \brief Length for Ifx_BCU_PROT_Bits.VMEN */
#define IFX_BCU_PROT_VMEN_LEN (1u)

/** \brief Mask for Ifx_BCU_PROT_Bits.VMEN */
#define IFX_BCU_PROT_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_BCU_PROT_Bits.VMEN */
#define IFX_BCU_PROT_VMEN_OFF (19u)

/** \brief Length for Ifx_BCU_PROT_Bits.PRS */
#define IFX_BCU_PROT_PRS_LEN (3u)

/** \brief Mask for Ifx_BCU_PROT_Bits.PRS */
#define IFX_BCU_PROT_PRS_MSK (0x7u)

/** \brief Offset for Ifx_BCU_PROT_Bits.PRS */
#define IFX_BCU_PROT_PRS_OFF (20u)

/** \brief Length for Ifx_BCU_PROT_Bits.PRSEN */
#define IFX_BCU_PROT_PRSEN_LEN (1u)

/** \brief Mask for Ifx_BCU_PROT_Bits.PRSEN */
#define IFX_BCU_PROT_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_BCU_PROT_Bits.PRSEN */
#define IFX_BCU_PROT_PRSEN_OFF (23u)

/** \brief Length for Ifx_BCU_PROT_Bits.TAGID */
#define IFX_BCU_PROT_TAGID_LEN (6u)

/** \brief Mask for Ifx_BCU_PROT_Bits.TAGID */
#define IFX_BCU_PROT_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_BCU_PROT_Bits.TAGID */
#define IFX_BCU_PROT_TAGID_OFF (24u)

/** \brief Length for Ifx_BCU_PROT_Bits.ODEF */
#define IFX_BCU_PROT_ODEF_LEN (1u)

/** \brief Mask for Ifx_BCU_PROT_Bits.ODEF */
#define IFX_BCU_PROT_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_BCU_PROT_Bits.ODEF */
#define IFX_BCU_PROT_ODEF_OFF (30u)

/** \brief Length for Ifx_BCU_PROT_Bits.OWEN */
#define IFX_BCU_PROT_OWEN_LEN (1u)

/** \brief Mask for Ifx_BCU_PROT_Bits.OWEN */
#define IFX_BCU_PROT_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_BCU_PROT_Bits.OWEN */
#define IFX_BCU_PROT_OWEN_OFF (31u)

/** \brief Length for Ifx_BCU_ACCEN_WRA_Bits.EN00 */
#define IFX_BCU_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRA_Bits.EN00 */
#define IFX_BCU_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRA_Bits.EN00 */
#define IFX_BCU_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_BCU_ACCEN_WRA_Bits.EN01 */
#define IFX_BCU_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRA_Bits.EN01 */
#define IFX_BCU_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRA_Bits.EN01 */
#define IFX_BCU_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_BCU_ACCEN_WRA_Bits.EN02 */
#define IFX_BCU_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRA_Bits.EN02 */
#define IFX_BCU_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRA_Bits.EN02 */
#define IFX_BCU_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_BCU_ACCEN_WRA_Bits.EN03 */
#define IFX_BCU_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRA_Bits.EN03 */
#define IFX_BCU_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRA_Bits.EN03 */
#define IFX_BCU_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_BCU_ACCEN_WRA_Bits.EN04 */
#define IFX_BCU_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRA_Bits.EN04 */
#define IFX_BCU_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRA_Bits.EN04 */
#define IFX_BCU_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_BCU_ACCEN_WRA_Bits.EN05 */
#define IFX_BCU_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRA_Bits.EN05 */
#define IFX_BCU_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRA_Bits.EN05 */
#define IFX_BCU_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_BCU_ACCEN_WRA_Bits.EN06 */
#define IFX_BCU_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRA_Bits.EN06 */
#define IFX_BCU_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRA_Bits.EN06 */
#define IFX_BCU_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_BCU_ACCEN_WRA_Bits.EN07 */
#define IFX_BCU_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRA_Bits.EN07 */
#define IFX_BCU_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRA_Bits.EN07 */
#define IFX_BCU_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_BCU_ACCEN_WRA_Bits.EN08 */
#define IFX_BCU_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRA_Bits.EN08 */
#define IFX_BCU_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRA_Bits.EN08 */
#define IFX_BCU_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_BCU_ACCEN_WRA_Bits.EN09 */
#define IFX_BCU_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRA_Bits.EN09 */
#define IFX_BCU_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRA_Bits.EN09 */
#define IFX_BCU_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_BCU_ACCEN_WRA_Bits.EN10 */
#define IFX_BCU_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRA_Bits.EN10 */
#define IFX_BCU_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRA_Bits.EN10 */
#define IFX_BCU_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_BCU_ACCEN_WRA_Bits.EN11 */
#define IFX_BCU_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRA_Bits.EN11 */
#define IFX_BCU_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRA_Bits.EN11 */
#define IFX_BCU_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_BCU_ACCEN_WRA_Bits.EN12 */
#define IFX_BCU_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRA_Bits.EN12 */
#define IFX_BCU_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRA_Bits.EN12 */
#define IFX_BCU_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_BCU_ACCEN_WRA_Bits.EN13 */
#define IFX_BCU_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRA_Bits.EN13 */
#define IFX_BCU_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRA_Bits.EN13 */
#define IFX_BCU_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_BCU_ACCEN_WRA_Bits.EN14 */
#define IFX_BCU_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRA_Bits.EN14 */
#define IFX_BCU_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRA_Bits.EN14 */
#define IFX_BCU_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_BCU_ACCEN_WRA_Bits.EN15 */
#define IFX_BCU_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRA_Bits.EN15 */
#define IFX_BCU_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRA_Bits.EN15 */
#define IFX_BCU_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_BCU_ACCEN_WRA_Bits.EN16 */
#define IFX_BCU_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRA_Bits.EN16 */
#define IFX_BCU_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRA_Bits.EN16 */
#define IFX_BCU_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_BCU_ACCEN_WRA_Bits.EN17 */
#define IFX_BCU_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRA_Bits.EN17 */
#define IFX_BCU_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRA_Bits.EN17 */
#define IFX_BCU_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_BCU_ACCEN_WRA_Bits.EN18 */
#define IFX_BCU_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRA_Bits.EN18 */
#define IFX_BCU_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRA_Bits.EN18 */
#define IFX_BCU_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_BCU_ACCEN_WRA_Bits.EN19 */
#define IFX_BCU_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRA_Bits.EN19 */
#define IFX_BCU_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRA_Bits.EN19 */
#define IFX_BCU_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_BCU_ACCEN_WRA_Bits.EN20 */
#define IFX_BCU_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRA_Bits.EN20 */
#define IFX_BCU_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRA_Bits.EN20 */
#define IFX_BCU_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_BCU_ACCEN_WRA_Bits.EN21 */
#define IFX_BCU_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRA_Bits.EN21 */
#define IFX_BCU_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRA_Bits.EN21 */
#define IFX_BCU_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_BCU_ACCEN_WRA_Bits.EN22 */
#define IFX_BCU_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRA_Bits.EN22 */
#define IFX_BCU_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRA_Bits.EN22 */
#define IFX_BCU_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_BCU_ACCEN_WRA_Bits.EN23 */
#define IFX_BCU_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRA_Bits.EN23 */
#define IFX_BCU_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRA_Bits.EN23 */
#define IFX_BCU_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_BCU_ACCEN_WRA_Bits.EN24 */
#define IFX_BCU_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRA_Bits.EN24 */
#define IFX_BCU_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRA_Bits.EN24 */
#define IFX_BCU_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_BCU_ACCEN_WRA_Bits.EN25 */
#define IFX_BCU_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRA_Bits.EN25 */
#define IFX_BCU_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRA_Bits.EN25 */
#define IFX_BCU_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_BCU_ACCEN_WRA_Bits.EN26 */
#define IFX_BCU_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRA_Bits.EN26 */
#define IFX_BCU_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRA_Bits.EN26 */
#define IFX_BCU_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_BCU_ACCEN_WRA_Bits.EN27 */
#define IFX_BCU_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRA_Bits.EN27 */
#define IFX_BCU_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRA_Bits.EN27 */
#define IFX_BCU_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_BCU_ACCEN_WRA_Bits.EN28 */
#define IFX_BCU_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRA_Bits.EN28 */
#define IFX_BCU_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRA_Bits.EN28 */
#define IFX_BCU_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_BCU_ACCEN_WRA_Bits.EN29 */
#define IFX_BCU_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRA_Bits.EN29 */
#define IFX_BCU_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRA_Bits.EN29 */
#define IFX_BCU_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_BCU_ACCEN_WRA_Bits.EN30 */
#define IFX_BCU_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRA_Bits.EN30 */
#define IFX_BCU_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRA_Bits.EN30 */
#define IFX_BCU_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_BCU_ACCEN_WRA_Bits.EN31 */
#define IFX_BCU_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRA_Bits.EN31 */
#define IFX_BCU_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRA_Bits.EN31 */
#define IFX_BCU_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_BCU_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_BCU_ACCEN_WRB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_BCU_ACCEN_WRB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_BCU_ACCEN_WRB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_BCU_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_BCU_ACCEN_WRB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_BCU_ACCEN_WRB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_BCU_ACCEN_WRB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_BCU_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_BCU_ACCEN_WRB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_BCU_ACCEN_WRB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_BCU_ACCEN_WRB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_BCU_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_BCU_ACCEN_WRB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_BCU_ACCEN_WRB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_BCU_ACCEN_WRB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_BCU_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_BCU_ACCEN_WRB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_BCU_ACCEN_WRB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_BCU_ACCEN_WRB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_BCU_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_BCU_ACCEN_WRB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_BCU_ACCEN_WRB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_BCU_ACCEN_WRB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_BCU_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_BCU_ACCEN_WRB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_BCU_ACCEN_WRB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_BCU_ACCEN_WRB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_BCU_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_BCU_ACCEN_WRB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_BCU_ACCEN_WRB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_BCU_ACCEN_WRB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_BCU_ACCEN_RDA_Bits.EN00 */
#define IFX_BCU_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDA_Bits.EN00 */
#define IFX_BCU_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDA_Bits.EN00 */
#define IFX_BCU_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_BCU_ACCEN_RDA_Bits.EN01 */
#define IFX_BCU_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDA_Bits.EN01 */
#define IFX_BCU_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDA_Bits.EN01 */
#define IFX_BCU_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_BCU_ACCEN_RDA_Bits.EN02 */
#define IFX_BCU_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDA_Bits.EN02 */
#define IFX_BCU_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDA_Bits.EN02 */
#define IFX_BCU_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_BCU_ACCEN_RDA_Bits.EN03 */
#define IFX_BCU_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDA_Bits.EN03 */
#define IFX_BCU_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDA_Bits.EN03 */
#define IFX_BCU_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_BCU_ACCEN_RDA_Bits.EN04 */
#define IFX_BCU_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDA_Bits.EN04 */
#define IFX_BCU_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDA_Bits.EN04 */
#define IFX_BCU_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_BCU_ACCEN_RDA_Bits.EN05 */
#define IFX_BCU_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDA_Bits.EN05 */
#define IFX_BCU_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDA_Bits.EN05 */
#define IFX_BCU_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_BCU_ACCEN_RDA_Bits.EN06 */
#define IFX_BCU_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDA_Bits.EN06 */
#define IFX_BCU_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDA_Bits.EN06 */
#define IFX_BCU_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_BCU_ACCEN_RDA_Bits.EN07 */
#define IFX_BCU_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDA_Bits.EN07 */
#define IFX_BCU_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDA_Bits.EN07 */
#define IFX_BCU_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_BCU_ACCEN_RDA_Bits.EN08 */
#define IFX_BCU_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDA_Bits.EN08 */
#define IFX_BCU_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDA_Bits.EN08 */
#define IFX_BCU_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_BCU_ACCEN_RDA_Bits.EN09 */
#define IFX_BCU_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDA_Bits.EN09 */
#define IFX_BCU_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDA_Bits.EN09 */
#define IFX_BCU_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_BCU_ACCEN_RDA_Bits.EN10 */
#define IFX_BCU_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDA_Bits.EN10 */
#define IFX_BCU_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDA_Bits.EN10 */
#define IFX_BCU_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_BCU_ACCEN_RDA_Bits.EN11 */
#define IFX_BCU_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDA_Bits.EN11 */
#define IFX_BCU_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDA_Bits.EN11 */
#define IFX_BCU_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_BCU_ACCEN_RDA_Bits.EN12 */
#define IFX_BCU_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDA_Bits.EN12 */
#define IFX_BCU_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDA_Bits.EN12 */
#define IFX_BCU_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_BCU_ACCEN_RDA_Bits.EN13 */
#define IFX_BCU_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDA_Bits.EN13 */
#define IFX_BCU_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDA_Bits.EN13 */
#define IFX_BCU_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_BCU_ACCEN_RDA_Bits.EN14 */
#define IFX_BCU_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDA_Bits.EN14 */
#define IFX_BCU_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDA_Bits.EN14 */
#define IFX_BCU_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_BCU_ACCEN_RDA_Bits.EN15 */
#define IFX_BCU_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDA_Bits.EN15 */
#define IFX_BCU_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDA_Bits.EN15 */
#define IFX_BCU_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_BCU_ACCEN_RDA_Bits.EN16 */
#define IFX_BCU_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDA_Bits.EN16 */
#define IFX_BCU_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDA_Bits.EN16 */
#define IFX_BCU_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_BCU_ACCEN_RDA_Bits.EN17 */
#define IFX_BCU_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDA_Bits.EN17 */
#define IFX_BCU_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDA_Bits.EN17 */
#define IFX_BCU_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_BCU_ACCEN_RDA_Bits.EN18 */
#define IFX_BCU_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDA_Bits.EN18 */
#define IFX_BCU_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDA_Bits.EN18 */
#define IFX_BCU_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_BCU_ACCEN_RDA_Bits.EN19 */
#define IFX_BCU_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDA_Bits.EN19 */
#define IFX_BCU_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDA_Bits.EN19 */
#define IFX_BCU_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_BCU_ACCEN_RDA_Bits.EN20 */
#define IFX_BCU_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDA_Bits.EN20 */
#define IFX_BCU_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDA_Bits.EN20 */
#define IFX_BCU_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_BCU_ACCEN_RDA_Bits.EN21 */
#define IFX_BCU_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDA_Bits.EN21 */
#define IFX_BCU_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDA_Bits.EN21 */
#define IFX_BCU_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_BCU_ACCEN_RDA_Bits.EN22 */
#define IFX_BCU_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDA_Bits.EN22 */
#define IFX_BCU_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDA_Bits.EN22 */
#define IFX_BCU_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_BCU_ACCEN_RDA_Bits.EN23 */
#define IFX_BCU_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDA_Bits.EN23 */
#define IFX_BCU_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDA_Bits.EN23 */
#define IFX_BCU_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_BCU_ACCEN_RDA_Bits.EN24 */
#define IFX_BCU_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDA_Bits.EN24 */
#define IFX_BCU_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDA_Bits.EN24 */
#define IFX_BCU_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_BCU_ACCEN_RDA_Bits.EN25 */
#define IFX_BCU_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDA_Bits.EN25 */
#define IFX_BCU_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDA_Bits.EN25 */
#define IFX_BCU_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_BCU_ACCEN_RDA_Bits.EN26 */
#define IFX_BCU_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDA_Bits.EN26 */
#define IFX_BCU_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDA_Bits.EN26 */
#define IFX_BCU_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_BCU_ACCEN_RDA_Bits.EN27 */
#define IFX_BCU_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDA_Bits.EN27 */
#define IFX_BCU_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDA_Bits.EN27 */
#define IFX_BCU_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_BCU_ACCEN_RDA_Bits.EN28 */
#define IFX_BCU_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDA_Bits.EN28 */
#define IFX_BCU_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDA_Bits.EN28 */
#define IFX_BCU_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_BCU_ACCEN_RDA_Bits.EN29 */
#define IFX_BCU_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDA_Bits.EN29 */
#define IFX_BCU_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDA_Bits.EN29 */
#define IFX_BCU_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_BCU_ACCEN_RDA_Bits.EN30 */
#define IFX_BCU_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDA_Bits.EN30 */
#define IFX_BCU_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDA_Bits.EN30 */
#define IFX_BCU_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_BCU_ACCEN_RDA_Bits.EN31 */
#define IFX_BCU_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDA_Bits.EN31 */
#define IFX_BCU_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDA_Bits.EN31 */
#define IFX_BCU_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_BCU_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_BCU_ACCEN_RDB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_BCU_ACCEN_RDB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_BCU_ACCEN_RDB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_BCU_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_BCU_ACCEN_RDB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_BCU_ACCEN_RDB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_BCU_ACCEN_RDB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_BCU_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_BCU_ACCEN_RDB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_BCU_ACCEN_RDB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_BCU_ACCEN_RDB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_BCU_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_BCU_ACCEN_RDB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_BCU_ACCEN_RDB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_BCU_ACCEN_RDB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_BCU_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_BCU_ACCEN_RDB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_BCU_ACCEN_RDB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_BCU_ACCEN_RDB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_BCU_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_BCU_ACCEN_RDB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_BCU_ACCEN_RDB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_BCU_ACCEN_RDB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_BCU_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_BCU_ACCEN_RDB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_BCU_ACCEN_RDB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_BCU_ACCEN_RDB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_BCU_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_BCU_ACCEN_RDB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_BCU_ACCEN_RDB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_BCU_ACCEN_RDB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_BCU_ACCEN_VM_Bits.RD00 */
#define IFX_BCU_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_VM_Bits.RD00 */
#define IFX_BCU_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_VM_Bits.RD00 */
#define IFX_BCU_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_BCU_ACCEN_VM_Bits.RD01 */
#define IFX_BCU_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_VM_Bits.RD01 */
#define IFX_BCU_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_VM_Bits.RD01 */
#define IFX_BCU_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_BCU_ACCEN_VM_Bits.RD02 */
#define IFX_BCU_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_VM_Bits.RD02 */
#define IFX_BCU_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_VM_Bits.RD02 */
#define IFX_BCU_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_BCU_ACCEN_VM_Bits.RD03 */
#define IFX_BCU_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_VM_Bits.RD03 */
#define IFX_BCU_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_VM_Bits.RD03 */
#define IFX_BCU_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_BCU_ACCEN_VM_Bits.RD04 */
#define IFX_BCU_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_VM_Bits.RD04 */
#define IFX_BCU_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_VM_Bits.RD04 */
#define IFX_BCU_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_BCU_ACCEN_VM_Bits.RD05 */
#define IFX_BCU_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_VM_Bits.RD05 */
#define IFX_BCU_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_VM_Bits.RD05 */
#define IFX_BCU_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_BCU_ACCEN_VM_Bits.RD06 */
#define IFX_BCU_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_VM_Bits.RD06 */
#define IFX_BCU_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_VM_Bits.RD06 */
#define IFX_BCU_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_BCU_ACCEN_VM_Bits.RD07 */
#define IFX_BCU_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_VM_Bits.RD07 */
#define IFX_BCU_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_VM_Bits.RD07 */
#define IFX_BCU_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_BCU_ACCEN_VM_Bits.WR00 */
#define IFX_BCU_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_VM_Bits.WR00 */
#define IFX_BCU_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_VM_Bits.WR00 */
#define IFX_BCU_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_BCU_ACCEN_VM_Bits.WR01 */
#define IFX_BCU_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_VM_Bits.WR01 */
#define IFX_BCU_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_VM_Bits.WR01 */
#define IFX_BCU_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_BCU_ACCEN_VM_Bits.WR02 */
#define IFX_BCU_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_VM_Bits.WR02 */
#define IFX_BCU_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_VM_Bits.WR02 */
#define IFX_BCU_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_BCU_ACCEN_VM_Bits.WR03 */
#define IFX_BCU_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_VM_Bits.WR03 */
#define IFX_BCU_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_VM_Bits.WR03 */
#define IFX_BCU_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_BCU_ACCEN_VM_Bits.WR04 */
#define IFX_BCU_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_VM_Bits.WR04 */
#define IFX_BCU_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_VM_Bits.WR04 */
#define IFX_BCU_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_BCU_ACCEN_VM_Bits.WR05 */
#define IFX_BCU_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_VM_Bits.WR05 */
#define IFX_BCU_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_VM_Bits.WR05 */
#define IFX_BCU_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_BCU_ACCEN_VM_Bits.WR06 */
#define IFX_BCU_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_VM_Bits.WR06 */
#define IFX_BCU_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_VM_Bits.WR06 */
#define IFX_BCU_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_BCU_ACCEN_VM_Bits.WR07 */
#define IFX_BCU_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_VM_Bits.WR07 */
#define IFX_BCU_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_VM_Bits.WR07 */
#define IFX_BCU_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_BCU_ACCEN_PRS_Bits.RD00 */
#define IFX_BCU_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_PRS_Bits.RD00 */
#define IFX_BCU_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_PRS_Bits.RD00 */
#define IFX_BCU_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_BCU_ACCEN_PRS_Bits.RD01 */
#define IFX_BCU_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_PRS_Bits.RD01 */
#define IFX_BCU_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_PRS_Bits.RD01 */
#define IFX_BCU_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_BCU_ACCEN_PRS_Bits.RD02 */
#define IFX_BCU_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_PRS_Bits.RD02 */
#define IFX_BCU_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_PRS_Bits.RD02 */
#define IFX_BCU_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_BCU_ACCEN_PRS_Bits.RD03 */
#define IFX_BCU_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_PRS_Bits.RD03 */
#define IFX_BCU_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_PRS_Bits.RD03 */
#define IFX_BCU_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_BCU_ACCEN_PRS_Bits.RD04 */
#define IFX_BCU_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_PRS_Bits.RD04 */
#define IFX_BCU_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_PRS_Bits.RD04 */
#define IFX_BCU_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_BCU_ACCEN_PRS_Bits.RD05 */
#define IFX_BCU_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_PRS_Bits.RD05 */
#define IFX_BCU_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_PRS_Bits.RD05 */
#define IFX_BCU_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_BCU_ACCEN_PRS_Bits.RD06 */
#define IFX_BCU_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_PRS_Bits.RD06 */
#define IFX_BCU_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_PRS_Bits.RD06 */
#define IFX_BCU_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_BCU_ACCEN_PRS_Bits.RD07 */
#define IFX_BCU_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_PRS_Bits.RD07 */
#define IFX_BCU_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_PRS_Bits.RD07 */
#define IFX_BCU_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_BCU_ACCEN_PRS_Bits.WR00 */
#define IFX_BCU_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_PRS_Bits.WR00 */
#define IFX_BCU_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_PRS_Bits.WR00 */
#define IFX_BCU_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_BCU_ACCEN_PRS_Bits.WR01 */
#define IFX_BCU_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_PRS_Bits.WR01 */
#define IFX_BCU_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_PRS_Bits.WR01 */
#define IFX_BCU_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_BCU_ACCEN_PRS_Bits.WR02 */
#define IFX_BCU_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_PRS_Bits.WR02 */
#define IFX_BCU_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_PRS_Bits.WR02 */
#define IFX_BCU_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_BCU_ACCEN_PRS_Bits.WR03 */
#define IFX_BCU_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_PRS_Bits.WR03 */
#define IFX_BCU_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_PRS_Bits.WR03 */
#define IFX_BCU_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_BCU_ACCEN_PRS_Bits.WR04 */
#define IFX_BCU_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_PRS_Bits.WR04 */
#define IFX_BCU_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_PRS_Bits.WR04 */
#define IFX_BCU_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_BCU_ACCEN_PRS_Bits.WR05 */
#define IFX_BCU_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_PRS_Bits.WR05 */
#define IFX_BCU_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_PRS_Bits.WR05 */
#define IFX_BCU_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_BCU_ACCEN_PRS_Bits.WR06 */
#define IFX_BCU_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_PRS_Bits.WR06 */
#define IFX_BCU_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_PRS_Bits.WR06 */
#define IFX_BCU_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_BCU_ACCEN_PRS_Bits.WR07 */
#define IFX_BCU_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_BCU_ACCEN_PRS_Bits.WR07 */
#define IFX_BCU_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ACCEN_PRS_Bits.WR07 */
#define IFX_BCU_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_BCU_RRCTRL_Bits.RR8 */
#define IFX_BCU_RRCTRL_RR8_LEN (3u)

/** \brief Mask for Ifx_BCU_RRCTRL_Bits.RR8 */
#define IFX_BCU_RRCTRL_RR8_MSK (0x7u)

/** \brief Offset for Ifx_BCU_RRCTRL_Bits.RR8 */
#define IFX_BCU_RRCTRL_RR8_OFF (1u)

/** \brief Length for Ifx_BCU_RRCTRL_Bits.RR4 */
#define IFX_BCU_RRCTRL_RR4_LEN (3u)

/** \brief Mask for Ifx_BCU_RRCTRL_Bits.RR4 */
#define IFX_BCU_RRCTRL_RR4_MSK (0x7u)

/** \brief Offset for Ifx_BCU_RRCTRL_Bits.RR4 */
#define IFX_BCU_RRCTRL_RR4_OFF (17u)

/** \brief Length for Ifx_BCU_PRIOH_Bits.MASTER8 */
#define IFX_BCU_PRIOH_MASTER8_LEN (4u)

/** \brief Mask for Ifx_BCU_PRIOH_Bits.MASTER8 */
#define IFX_BCU_PRIOH_MASTER8_MSK (0xfu)

/** \brief Offset for Ifx_BCU_PRIOH_Bits.MASTER8 */
#define IFX_BCU_PRIOH_MASTER8_OFF (0u)

/** \brief Length for Ifx_BCU_PRIOH_Bits.MASTER9 */
#define IFX_BCU_PRIOH_MASTER9_LEN (4u)

/** \brief Mask for Ifx_BCU_PRIOH_Bits.MASTER9 */
#define IFX_BCU_PRIOH_MASTER9_MSK (0xfu)

/** \brief Offset for Ifx_BCU_PRIOH_Bits.MASTER9 */
#define IFX_BCU_PRIOH_MASTER9_OFF (4u)

/** \brief Length for Ifx_BCU_PRIOH_Bits.MASTER10 */
#define IFX_BCU_PRIOH_MASTER10_LEN (4u)

/** \brief Mask for Ifx_BCU_PRIOH_Bits.MASTER10 */
#define IFX_BCU_PRIOH_MASTER10_MSK (0xfu)

/** \brief Offset for Ifx_BCU_PRIOH_Bits.MASTER10 */
#define IFX_BCU_PRIOH_MASTER10_OFF (8u)

/** \brief Length for Ifx_BCU_PRIOH_Bits.MASTER11 */
#define IFX_BCU_PRIOH_MASTER11_LEN (4u)

/** \brief Mask for Ifx_BCU_PRIOH_Bits.MASTER11 */
#define IFX_BCU_PRIOH_MASTER11_MSK (0xfu)

/** \brief Offset for Ifx_BCU_PRIOH_Bits.MASTER11 */
#define IFX_BCU_PRIOH_MASTER11_OFF (12u)

/** \brief Length for Ifx_BCU_PRIOH_Bits.MASTER12 */
#define IFX_BCU_PRIOH_MASTER12_LEN (4u)

/** \brief Mask for Ifx_BCU_PRIOH_Bits.MASTER12 */
#define IFX_BCU_PRIOH_MASTER12_MSK (0xfu)

/** \brief Offset for Ifx_BCU_PRIOH_Bits.MASTER12 */
#define IFX_BCU_PRIOH_MASTER12_OFF (16u)

/** \brief Length for Ifx_BCU_PRIOH_Bits.MASTER13 */
#define IFX_BCU_PRIOH_MASTER13_LEN (4u)

/** \brief Mask for Ifx_BCU_PRIOH_Bits.MASTER13 */
#define IFX_BCU_PRIOH_MASTER13_MSK (0xfu)

/** \brief Offset for Ifx_BCU_PRIOH_Bits.MASTER13 */
#define IFX_BCU_PRIOH_MASTER13_OFF (20u)

/** \brief Length for Ifx_BCU_PRIOH_Bits.MASTER14 */
#define IFX_BCU_PRIOH_MASTER14_LEN (4u)

/** \brief Mask for Ifx_BCU_PRIOH_Bits.MASTER14 */
#define IFX_BCU_PRIOH_MASTER14_MSK (0xfu)

/** \brief Offset for Ifx_BCU_PRIOH_Bits.MASTER14 */
#define IFX_BCU_PRIOH_MASTER14_OFF (24u)

/** \brief Length for Ifx_BCU_PRIOH_Bits.MASTER15 */
#define IFX_BCU_PRIOH_MASTER15_LEN (4u)

/** \brief Mask for Ifx_BCU_PRIOH_Bits.MASTER15 */
#define IFX_BCU_PRIOH_MASTER15_MSK (0xfu)

/** \brief Offset for Ifx_BCU_PRIOH_Bits.MASTER15 */
#define IFX_BCU_PRIOH_MASTER15_OFF (28u)

/** \brief Length for Ifx_BCU_PRIOL_Bits.MASTER0 */
#define IFX_BCU_PRIOL_MASTER0_LEN (4u)

/** \brief Mask for Ifx_BCU_PRIOL_Bits.MASTER0 */
#define IFX_BCU_PRIOL_MASTER0_MSK (0xfu)

/** \brief Offset for Ifx_BCU_PRIOL_Bits.MASTER0 */
#define IFX_BCU_PRIOL_MASTER0_OFF (0u)

/** \brief Length for Ifx_BCU_PRIOL_Bits.MASTER1 */
#define IFX_BCU_PRIOL_MASTER1_LEN (4u)

/** \brief Mask for Ifx_BCU_PRIOL_Bits.MASTER1 */
#define IFX_BCU_PRIOL_MASTER1_MSK (0xfu)

/** \brief Offset for Ifx_BCU_PRIOL_Bits.MASTER1 */
#define IFX_BCU_PRIOL_MASTER1_OFF (4u)

/** \brief Length for Ifx_BCU_PRIOL_Bits.MASTER2 */
#define IFX_BCU_PRIOL_MASTER2_LEN (4u)

/** \brief Mask for Ifx_BCU_PRIOL_Bits.MASTER2 */
#define IFX_BCU_PRIOL_MASTER2_MSK (0xfu)

/** \brief Offset for Ifx_BCU_PRIOL_Bits.MASTER2 */
#define IFX_BCU_PRIOL_MASTER2_OFF (8u)

/** \brief Length for Ifx_BCU_PRIOL_Bits.MASTER3 */
#define IFX_BCU_PRIOL_MASTER3_LEN (4u)

/** \brief Mask for Ifx_BCU_PRIOL_Bits.MASTER3 */
#define IFX_BCU_PRIOL_MASTER3_MSK (0xfu)

/** \brief Offset for Ifx_BCU_PRIOL_Bits.MASTER3 */
#define IFX_BCU_PRIOL_MASTER3_OFF (12u)

/** \brief Length for Ifx_BCU_PRIOL_Bits.MASTER4 */
#define IFX_BCU_PRIOL_MASTER4_LEN (4u)

/** \brief Mask for Ifx_BCU_PRIOL_Bits.MASTER4 */
#define IFX_BCU_PRIOL_MASTER4_MSK (0xfu)

/** \brief Offset for Ifx_BCU_PRIOL_Bits.MASTER4 */
#define IFX_BCU_PRIOL_MASTER4_OFF (16u)

/** \brief Length for Ifx_BCU_PRIOL_Bits.MASTER5 */
#define IFX_BCU_PRIOL_MASTER5_LEN (4u)

/** \brief Mask for Ifx_BCU_PRIOL_Bits.MASTER5 */
#define IFX_BCU_PRIOL_MASTER5_MSK (0xfu)

/** \brief Offset for Ifx_BCU_PRIOL_Bits.MASTER5 */
#define IFX_BCU_PRIOL_MASTER5_OFF (20u)

/** \brief Length for Ifx_BCU_PRIOL_Bits.MASTER6 */
#define IFX_BCU_PRIOL_MASTER6_LEN (4u)

/** \brief Mask for Ifx_BCU_PRIOL_Bits.MASTER6 */
#define IFX_BCU_PRIOL_MASTER6_MSK (0xfu)

/** \brief Offset for Ifx_BCU_PRIOL_Bits.MASTER6 */
#define IFX_BCU_PRIOL_MASTER6_OFF (24u)

/** \brief Length for Ifx_BCU_PRIOL_Bits.MASTER7 */
#define IFX_BCU_PRIOL_MASTER7_LEN (4u)

/** \brief Mask for Ifx_BCU_PRIOL_Bits.MASTER7 */
#define IFX_BCU_PRIOL_MASTER7_MSK (0xfu)

/** \brief Offset for Ifx_BCU_PRIOL_Bits.MASTER7 */
#define IFX_BCU_PRIOL_MASTER7_OFF (28u)

/** \brief Length for Ifx_BCU_CON_Bits.TOUT */
#define IFX_BCU_CON_TOUT_LEN (16u)

/** \brief Mask for Ifx_BCU_CON_Bits.TOUT */
#define IFX_BCU_CON_TOUT_MSK (0xffffu)

/** \brief Offset for Ifx_BCU_CON_Bits.TOUT */
#define IFX_BCU_CON_TOUT_OFF (0u)

/** \brief Length for Ifx_BCU_CON_Bits.DBG */
#define IFX_BCU_CON_DBG_LEN (1u)

/** \brief Mask for Ifx_BCU_CON_Bits.DBG */
#define IFX_BCU_CON_DBG_MSK (0x1u)

/** \brief Offset for Ifx_BCU_CON_Bits.DBG */
#define IFX_BCU_CON_DBG_OFF (16u)

/** \brief Length for Ifx_BCU_CON_Bits.SPC */
#define IFX_BCU_CON_SPC_LEN (12u)

/** \brief Mask for Ifx_BCU_CON_Bits.SPC */
#define IFX_BCU_CON_SPC_MSK (0xfffu)

/** \brief Offset for Ifx_BCU_CON_Bits.SPC */
#define IFX_BCU_CON_SPC_OFF (20u)

/** \brief Length for Ifx_BCU_ECON_Bits.VM */
#define IFX_BCU_ECON_VM_LEN (3u)

/** \brief Mask for Ifx_BCU_ECON_Bits.VM */
#define IFX_BCU_ECON_VM_MSK (0x7u)

/** \brief Offset for Ifx_BCU_ECON_Bits.VM */
#define IFX_BCU_ECON_VM_OFF (0u)

/** \brief Length for Ifx_BCU_ECON_Bits.VM_VALID */
#define IFX_BCU_ECON_VM_VALID_LEN (1u)

/** \brief Mask for Ifx_BCU_ECON_Bits.VM_VALID */
#define IFX_BCU_ECON_VM_VALID_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ECON_Bits.VM_VALID */
#define IFX_BCU_ECON_VM_VALID_OFF (3u)

/** \brief Length for Ifx_BCU_ECON_Bits.PRS */
#define IFX_BCU_ECON_PRS_LEN (3u)

/** \brief Mask for Ifx_BCU_ECON_Bits.PRS */
#define IFX_BCU_ECON_PRS_MSK (0x7u)

/** \brief Offset for Ifx_BCU_ECON_Bits.PRS */
#define IFX_BCU_ECON_PRS_OFF (4u)

/** \brief Length for Ifx_BCU_ECON_Bits.PRS_VALID */
#define IFX_BCU_ECON_PRS_VALID_LEN (1u)

/** \brief Mask for Ifx_BCU_ECON_Bits.PRS_VALID */
#define IFX_BCU_ECON_PRS_VALID_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ECON_Bits.PRS_VALID */
#define IFX_BCU_ECON_PRS_VALID_OFF (7u)

/** \brief Length for Ifx_BCU_ECON_Bits.CS_VALID */
#define IFX_BCU_ECON_CS_VALID_LEN (1u)

/** \brief Mask for Ifx_BCU_ECON_Bits.CS_VALID */
#define IFX_BCU_ECON_CS_VALID_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ECON_Bits.CS_VALID */
#define IFX_BCU_ECON_CS_VALID_OFF (8u)

/** \brief Length for Ifx_BCU_ECON_Bits.ERRCNT */
#define IFX_BCU_ECON_ERRCNT_LEN (5u)

/** \brief Mask for Ifx_BCU_ECON_Bits.ERRCNT */
#define IFX_BCU_ECON_ERRCNT_MSK (0x1fu)

/** \brief Offset for Ifx_BCU_ECON_Bits.ERRCNT */
#define IFX_BCU_ECON_ERRCNT_OFF (9u)

/** \brief Length for Ifx_BCU_ECON_Bits.TOUT */
#define IFX_BCU_ECON_TOUT_LEN (1u)

/** \brief Mask for Ifx_BCU_ECON_Bits.TOUT */
#define IFX_BCU_ECON_TOUT_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ECON_Bits.TOUT */
#define IFX_BCU_ECON_TOUT_OFF (14u)

/** \brief Length for Ifx_BCU_ECON_Bits.RDY */
#define IFX_BCU_ECON_RDY_LEN (1u)

/** \brief Mask for Ifx_BCU_ECON_Bits.RDY */
#define IFX_BCU_ECON_RDY_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ECON_Bits.RDY */
#define IFX_BCU_ECON_RDY_OFF (15u)

/** \brief Length for Ifx_BCU_ECON_Bits.ABT */
#define IFX_BCU_ECON_ABT_LEN (1u)

/** \brief Mask for Ifx_BCU_ECON_Bits.ABT */
#define IFX_BCU_ECON_ABT_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ECON_Bits.ABT */
#define IFX_BCU_ECON_ABT_OFF (16u)

/** \brief Length for Ifx_BCU_ECON_Bits.ACK */
#define IFX_BCU_ECON_ACK_LEN (2u)

/** \brief Mask for Ifx_BCU_ECON_Bits.ACK */
#define IFX_BCU_ECON_ACK_MSK (0x3u)

/** \brief Offset for Ifx_BCU_ECON_Bits.ACK */
#define IFX_BCU_ECON_ACK_OFF (17u)

/** \brief Length for Ifx_BCU_ECON_Bits.SVM */
#define IFX_BCU_ECON_SVM_LEN (1u)

/** \brief Mask for Ifx_BCU_ECON_Bits.SVM */
#define IFX_BCU_ECON_SVM_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ECON_Bits.SVM */
#define IFX_BCU_ECON_SVM_OFF (19u)

/** \brief Length for Ifx_BCU_ECON_Bits.WRN */
#define IFX_BCU_ECON_WRN_LEN (1u)

/** \brief Mask for Ifx_BCU_ECON_Bits.WRN */
#define IFX_BCU_ECON_WRN_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ECON_Bits.WRN */
#define IFX_BCU_ECON_WRN_OFF (20u)

/** \brief Length for Ifx_BCU_ECON_Bits.RDN */
#define IFX_BCU_ECON_RDN_LEN (1u)

/** \brief Mask for Ifx_BCU_ECON_Bits.RDN */
#define IFX_BCU_ECON_RDN_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ECON_Bits.RDN */
#define IFX_BCU_ECON_RDN_OFF (21u)

/** \brief Length for Ifx_BCU_ECON_Bits.TAG */
#define IFX_BCU_ECON_TAG_LEN (6u)

/** \brief Mask for Ifx_BCU_ECON_Bits.TAG */
#define IFX_BCU_ECON_TAG_MSK (0x3fu)

/** \brief Offset for Ifx_BCU_ECON_Bits.TAG */
#define IFX_BCU_ECON_TAG_OFF (22u)

/** \brief Length for Ifx_BCU_ECON_Bits.OPC */
#define IFX_BCU_ECON_OPC_LEN (4u)

/** \brief Mask for Ifx_BCU_ECON_Bits.OPC */
#define IFX_BCU_ECON_OPC_MSK (0xfu)

/** \brief Offset for Ifx_BCU_ECON_Bits.OPC */
#define IFX_BCU_ECON_OPC_OFF (28u)

/** \brief Length for Ifx_BCU_EADD_Bits.FPIADR */
#define IFX_BCU_EADD_FPIADR_LEN (32u)

/** \brief Mask for Ifx_BCU_EADD_Bits.FPIADR */
#define IFX_BCU_EADD_FPIADR_MSK (0xffffffffu)

/** \brief Offset for Ifx_BCU_EADD_Bits.FPIADR */
#define IFX_BCU_EADD_FPIADR_OFF (0u)

/** \brief Length for Ifx_BCU_EDAT_Bits.FPIDAT */
#define IFX_BCU_EDAT_FPIDAT_LEN (32u)

/** \brief Mask for Ifx_BCU_EDAT_Bits.FPIDAT */
#define IFX_BCU_EDAT_FPIDAT_MSK (0xffffffffu)

/** \brief Offset for Ifx_BCU_EDAT_Bits.FPIDAT */
#define IFX_BCU_EDAT_FPIDAT_OFF (0u)

/** \brief Length for Ifx_BCU_CSAVSTAT_Bits.CSAV */
#define IFX_BCU_CSAVSTAT_CSAV_LEN (2u)

/** \brief Mask for Ifx_BCU_CSAVSTAT_Bits.CSAV */
#define IFX_BCU_CSAVSTAT_CSAV_MSK (0x3u)

/** \brief Offset for Ifx_BCU_CSAVSTAT_Bits.CSAV */
#define IFX_BCU_CSAVSTAT_CSAV_OFF (0u)

/** \brief Length for Ifx_BCU_ALSTAT_Bits.AL00 */
#define IFX_BCU_ALSTAT_AL00_LEN (1u)

/** \brief Mask for Ifx_BCU_ALSTAT_Bits.AL00 */
#define IFX_BCU_ALSTAT_AL00_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALSTAT_Bits.AL00 */
#define IFX_BCU_ALSTAT_AL00_OFF (0u)

/** \brief Length for Ifx_BCU_ALSTAT_Bits.AL01 */
#define IFX_BCU_ALSTAT_AL01_LEN (1u)

/** \brief Mask for Ifx_BCU_ALSTAT_Bits.AL01 */
#define IFX_BCU_ALSTAT_AL01_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALSTAT_Bits.AL01 */
#define IFX_BCU_ALSTAT_AL01_OFF (1u)

/** \brief Length for Ifx_BCU_ALSTAT_Bits.AL02 */
#define IFX_BCU_ALSTAT_AL02_LEN (1u)

/** \brief Mask for Ifx_BCU_ALSTAT_Bits.AL02 */
#define IFX_BCU_ALSTAT_AL02_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALSTAT_Bits.AL02 */
#define IFX_BCU_ALSTAT_AL02_OFF (2u)

/** \brief Length for Ifx_BCU_ALSTAT_Bits.AL03 */
#define IFX_BCU_ALSTAT_AL03_LEN (1u)

/** \brief Mask for Ifx_BCU_ALSTAT_Bits.AL03 */
#define IFX_BCU_ALSTAT_AL03_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALSTAT_Bits.AL03 */
#define IFX_BCU_ALSTAT_AL03_OFF (3u)

/** \brief Length for Ifx_BCU_ALSTAT_Bits.AL04 */
#define IFX_BCU_ALSTAT_AL04_LEN (1u)

/** \brief Mask for Ifx_BCU_ALSTAT_Bits.AL04 */
#define IFX_BCU_ALSTAT_AL04_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALSTAT_Bits.AL04 */
#define IFX_BCU_ALSTAT_AL04_OFF (4u)

/** \brief Length for Ifx_BCU_ALSTAT_Bits.AL05 */
#define IFX_BCU_ALSTAT_AL05_LEN (1u)

/** \brief Mask for Ifx_BCU_ALSTAT_Bits.AL05 */
#define IFX_BCU_ALSTAT_AL05_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALSTAT_Bits.AL05 */
#define IFX_BCU_ALSTAT_AL05_OFF (5u)

/** \brief Length for Ifx_BCU_ALSTAT_Bits.AL06 */
#define IFX_BCU_ALSTAT_AL06_LEN (1u)

/** \brief Mask for Ifx_BCU_ALSTAT_Bits.AL06 */
#define IFX_BCU_ALSTAT_AL06_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALSTAT_Bits.AL06 */
#define IFX_BCU_ALSTAT_AL06_OFF (6u)

/** \brief Length for Ifx_BCU_ALSTAT_Bits.AL07 */
#define IFX_BCU_ALSTAT_AL07_LEN (1u)

/** \brief Mask for Ifx_BCU_ALSTAT_Bits.AL07 */
#define IFX_BCU_ALSTAT_AL07_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALSTAT_Bits.AL07 */
#define IFX_BCU_ALSTAT_AL07_OFF (7u)

/** \brief Length for Ifx_BCU_ALSTAT_Bits.AL08 */
#define IFX_BCU_ALSTAT_AL08_LEN (1u)

/** \brief Mask for Ifx_BCU_ALSTAT_Bits.AL08 */
#define IFX_BCU_ALSTAT_AL08_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALSTAT_Bits.AL08 */
#define IFX_BCU_ALSTAT_AL08_OFF (8u)

/** \brief Length for Ifx_BCU_ALSTAT_Bits.AL09 */
#define IFX_BCU_ALSTAT_AL09_LEN (1u)

/** \brief Mask for Ifx_BCU_ALSTAT_Bits.AL09 */
#define IFX_BCU_ALSTAT_AL09_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALSTAT_Bits.AL09 */
#define IFX_BCU_ALSTAT_AL09_OFF (9u)

/** \brief Length for Ifx_BCU_ALSTAT_Bits.AL10 */
#define IFX_BCU_ALSTAT_AL10_LEN (1u)

/** \brief Mask for Ifx_BCU_ALSTAT_Bits.AL10 */
#define IFX_BCU_ALSTAT_AL10_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALSTAT_Bits.AL10 */
#define IFX_BCU_ALSTAT_AL10_OFF (10u)

/** \brief Length for Ifx_BCU_ALSTAT_Bits.AL11 */
#define IFX_BCU_ALSTAT_AL11_LEN (1u)

/** \brief Mask for Ifx_BCU_ALSTAT_Bits.AL11 */
#define IFX_BCU_ALSTAT_AL11_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALSTAT_Bits.AL11 */
#define IFX_BCU_ALSTAT_AL11_OFF (11u)

/** \brief Length for Ifx_BCU_ALSTAT_Bits.AL12 */
#define IFX_BCU_ALSTAT_AL12_LEN (1u)

/** \brief Mask for Ifx_BCU_ALSTAT_Bits.AL12 */
#define IFX_BCU_ALSTAT_AL12_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALSTAT_Bits.AL12 */
#define IFX_BCU_ALSTAT_AL12_OFF (12u)

/** \brief Length for Ifx_BCU_ALSTAT_Bits.AL13 */
#define IFX_BCU_ALSTAT_AL13_LEN (1u)

/** \brief Mask for Ifx_BCU_ALSTAT_Bits.AL13 */
#define IFX_BCU_ALSTAT_AL13_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALSTAT_Bits.AL13 */
#define IFX_BCU_ALSTAT_AL13_OFF (13u)

/** \brief Length for Ifx_BCU_ALSTAT_Bits.AL14 */
#define IFX_BCU_ALSTAT_AL14_LEN (1u)

/** \brief Mask for Ifx_BCU_ALSTAT_Bits.AL14 */
#define IFX_BCU_ALSTAT_AL14_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALSTAT_Bits.AL14 */
#define IFX_BCU_ALSTAT_AL14_OFF (14u)

/** \brief Length for Ifx_BCU_ALSTAT_Bits.AL15 */
#define IFX_BCU_ALSTAT_AL15_LEN (1u)

/** \brief Mask for Ifx_BCU_ALSTAT_Bits.AL15 */
#define IFX_BCU_ALSTAT_AL15_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALSTAT_Bits.AL15 */
#define IFX_BCU_ALSTAT_AL15_OFF (15u)

/** \brief Length for Ifx_BCU_ALSTAT_Bits.AL16 */
#define IFX_BCU_ALSTAT_AL16_LEN (1u)

/** \brief Mask for Ifx_BCU_ALSTAT_Bits.AL16 */
#define IFX_BCU_ALSTAT_AL16_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALSTAT_Bits.AL16 */
#define IFX_BCU_ALSTAT_AL16_OFF (16u)

/** \brief Length for Ifx_BCU_ALSTAT_Bits.AL17 */
#define IFX_BCU_ALSTAT_AL17_LEN (1u)

/** \brief Mask for Ifx_BCU_ALSTAT_Bits.AL17 */
#define IFX_BCU_ALSTAT_AL17_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALSTAT_Bits.AL17 */
#define IFX_BCU_ALSTAT_AL17_OFF (17u)

/** \brief Length for Ifx_BCU_ALSTAT_Bits.AL18 */
#define IFX_BCU_ALSTAT_AL18_LEN (1u)

/** \brief Mask for Ifx_BCU_ALSTAT_Bits.AL18 */
#define IFX_BCU_ALSTAT_AL18_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALSTAT_Bits.AL18 */
#define IFX_BCU_ALSTAT_AL18_OFF (18u)

/** \brief Length for Ifx_BCU_ALSTAT_Bits.AL19 */
#define IFX_BCU_ALSTAT_AL19_LEN (1u)

/** \brief Mask for Ifx_BCU_ALSTAT_Bits.AL19 */
#define IFX_BCU_ALSTAT_AL19_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALSTAT_Bits.AL19 */
#define IFX_BCU_ALSTAT_AL19_OFF (19u)

/** \brief Length for Ifx_BCU_ALSTAT_Bits.AL20 */
#define IFX_BCU_ALSTAT_AL20_LEN (1u)

/** \brief Mask for Ifx_BCU_ALSTAT_Bits.AL20 */
#define IFX_BCU_ALSTAT_AL20_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALSTAT_Bits.AL20 */
#define IFX_BCU_ALSTAT_AL20_OFF (20u)

/** \brief Length for Ifx_BCU_ALSTAT_Bits.AL21 */
#define IFX_BCU_ALSTAT_AL21_LEN (1u)

/** \brief Mask for Ifx_BCU_ALSTAT_Bits.AL21 */
#define IFX_BCU_ALSTAT_AL21_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALSTAT_Bits.AL21 */
#define IFX_BCU_ALSTAT_AL21_OFF (21u)

/** \brief Length for Ifx_BCU_ALSTAT_Bits.AL22 */
#define IFX_BCU_ALSTAT_AL22_LEN (1u)

/** \brief Mask for Ifx_BCU_ALSTAT_Bits.AL22 */
#define IFX_BCU_ALSTAT_AL22_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALSTAT_Bits.AL22 */
#define IFX_BCU_ALSTAT_AL22_OFF (22u)

/** \brief Length for Ifx_BCU_ALSTAT_Bits.AL23 */
#define IFX_BCU_ALSTAT_AL23_LEN (1u)

/** \brief Mask for Ifx_BCU_ALSTAT_Bits.AL23 */
#define IFX_BCU_ALSTAT_AL23_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALSTAT_Bits.AL23 */
#define IFX_BCU_ALSTAT_AL23_OFF (23u)

/** \brief Length for Ifx_BCU_ALSTAT_Bits.AL24 */
#define IFX_BCU_ALSTAT_AL24_LEN (1u)

/** \brief Mask for Ifx_BCU_ALSTAT_Bits.AL24 */
#define IFX_BCU_ALSTAT_AL24_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALSTAT_Bits.AL24 */
#define IFX_BCU_ALSTAT_AL24_OFF (24u)

/** \brief Length for Ifx_BCU_ALSTAT_Bits.AL25 */
#define IFX_BCU_ALSTAT_AL25_LEN (1u)

/** \brief Mask for Ifx_BCU_ALSTAT_Bits.AL25 */
#define IFX_BCU_ALSTAT_AL25_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALSTAT_Bits.AL25 */
#define IFX_BCU_ALSTAT_AL25_OFF (25u)

/** \brief Length for Ifx_BCU_ALSTAT_Bits.AL26 */
#define IFX_BCU_ALSTAT_AL26_LEN (1u)

/** \brief Mask for Ifx_BCU_ALSTAT_Bits.AL26 */
#define IFX_BCU_ALSTAT_AL26_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALSTAT_Bits.AL26 */
#define IFX_BCU_ALSTAT_AL26_OFF (26u)

/** \brief Length for Ifx_BCU_ALSTAT_Bits.AL27 */
#define IFX_BCU_ALSTAT_AL27_LEN (1u)

/** \brief Mask for Ifx_BCU_ALSTAT_Bits.AL27 */
#define IFX_BCU_ALSTAT_AL27_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALSTAT_Bits.AL27 */
#define IFX_BCU_ALSTAT_AL27_OFF (27u)

/** \brief Length for Ifx_BCU_ALSTAT_Bits.AL28 */
#define IFX_BCU_ALSTAT_AL28_LEN (1u)

/** \brief Mask for Ifx_BCU_ALSTAT_Bits.AL28 */
#define IFX_BCU_ALSTAT_AL28_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALSTAT_Bits.AL28 */
#define IFX_BCU_ALSTAT_AL28_OFF (28u)

/** \brief Length for Ifx_BCU_ALSTAT_Bits.AL29 */
#define IFX_BCU_ALSTAT_AL29_LEN (1u)

/** \brief Mask for Ifx_BCU_ALSTAT_Bits.AL29 */
#define IFX_BCU_ALSTAT_AL29_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALSTAT_Bits.AL29 */
#define IFX_BCU_ALSTAT_AL29_OFF (29u)

/** \brief Length for Ifx_BCU_ALSTAT_Bits.AL30 */
#define IFX_BCU_ALSTAT_AL30_LEN (1u)

/** \brief Mask for Ifx_BCU_ALSTAT_Bits.AL30 */
#define IFX_BCU_ALSTAT_AL30_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALSTAT_Bits.AL30 */
#define IFX_BCU_ALSTAT_AL30_OFF (30u)

/** \brief Length for Ifx_BCU_ALSTAT_Bits.AL31 */
#define IFX_BCU_ALSTAT_AL31_LEN (1u)

/** \brief Mask for Ifx_BCU_ALSTAT_Bits.AL31 */
#define IFX_BCU_ALSTAT_AL31_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALSTAT_Bits.AL31 */
#define IFX_BCU_ALSTAT_AL31_OFF (31u)

/** \brief Length for Ifx_BCU_ALCLR_Bits.CLR00 */
#define IFX_BCU_ALCLR_CLR00_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCLR_Bits.CLR00 */
#define IFX_BCU_ALCLR_CLR00_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCLR_Bits.CLR00 */
#define IFX_BCU_ALCLR_CLR00_OFF (0u)

/** \brief Length for Ifx_BCU_ALCLR_Bits.CLR01 */
#define IFX_BCU_ALCLR_CLR01_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCLR_Bits.CLR01 */
#define IFX_BCU_ALCLR_CLR01_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCLR_Bits.CLR01 */
#define IFX_BCU_ALCLR_CLR01_OFF (1u)

/** \brief Length for Ifx_BCU_ALCLR_Bits.CLR02 */
#define IFX_BCU_ALCLR_CLR02_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCLR_Bits.CLR02 */
#define IFX_BCU_ALCLR_CLR02_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCLR_Bits.CLR02 */
#define IFX_BCU_ALCLR_CLR02_OFF (2u)

/** \brief Length for Ifx_BCU_ALCLR_Bits.CLR03 */
#define IFX_BCU_ALCLR_CLR03_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCLR_Bits.CLR03 */
#define IFX_BCU_ALCLR_CLR03_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCLR_Bits.CLR03 */
#define IFX_BCU_ALCLR_CLR03_OFF (3u)

/** \brief Length for Ifx_BCU_ALCLR_Bits.CLR04 */
#define IFX_BCU_ALCLR_CLR04_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCLR_Bits.CLR04 */
#define IFX_BCU_ALCLR_CLR04_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCLR_Bits.CLR04 */
#define IFX_BCU_ALCLR_CLR04_OFF (4u)

/** \brief Length for Ifx_BCU_ALCLR_Bits.CLR05 */
#define IFX_BCU_ALCLR_CLR05_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCLR_Bits.CLR05 */
#define IFX_BCU_ALCLR_CLR05_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCLR_Bits.CLR05 */
#define IFX_BCU_ALCLR_CLR05_OFF (5u)

/** \brief Length for Ifx_BCU_ALCLR_Bits.CLR06 */
#define IFX_BCU_ALCLR_CLR06_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCLR_Bits.CLR06 */
#define IFX_BCU_ALCLR_CLR06_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCLR_Bits.CLR06 */
#define IFX_BCU_ALCLR_CLR06_OFF (6u)

/** \brief Length for Ifx_BCU_ALCLR_Bits.CLR07 */
#define IFX_BCU_ALCLR_CLR07_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCLR_Bits.CLR07 */
#define IFX_BCU_ALCLR_CLR07_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCLR_Bits.CLR07 */
#define IFX_BCU_ALCLR_CLR07_OFF (7u)

/** \brief Length for Ifx_BCU_ALCLR_Bits.CLR08 */
#define IFX_BCU_ALCLR_CLR08_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCLR_Bits.CLR08 */
#define IFX_BCU_ALCLR_CLR08_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCLR_Bits.CLR08 */
#define IFX_BCU_ALCLR_CLR08_OFF (8u)

/** \brief Length for Ifx_BCU_ALCLR_Bits.CLR09 */
#define IFX_BCU_ALCLR_CLR09_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCLR_Bits.CLR09 */
#define IFX_BCU_ALCLR_CLR09_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCLR_Bits.CLR09 */
#define IFX_BCU_ALCLR_CLR09_OFF (9u)

/** \brief Length for Ifx_BCU_ALCLR_Bits.CLR10 */
#define IFX_BCU_ALCLR_CLR10_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCLR_Bits.CLR10 */
#define IFX_BCU_ALCLR_CLR10_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCLR_Bits.CLR10 */
#define IFX_BCU_ALCLR_CLR10_OFF (10u)

/** \brief Length for Ifx_BCU_ALCLR_Bits.CLR11 */
#define IFX_BCU_ALCLR_CLR11_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCLR_Bits.CLR11 */
#define IFX_BCU_ALCLR_CLR11_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCLR_Bits.CLR11 */
#define IFX_BCU_ALCLR_CLR11_OFF (11u)

/** \brief Length for Ifx_BCU_ALCLR_Bits.CLR12 */
#define IFX_BCU_ALCLR_CLR12_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCLR_Bits.CLR12 */
#define IFX_BCU_ALCLR_CLR12_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCLR_Bits.CLR12 */
#define IFX_BCU_ALCLR_CLR12_OFF (12u)

/** \brief Length for Ifx_BCU_ALCLR_Bits.CLR13 */
#define IFX_BCU_ALCLR_CLR13_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCLR_Bits.CLR13 */
#define IFX_BCU_ALCLR_CLR13_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCLR_Bits.CLR13 */
#define IFX_BCU_ALCLR_CLR13_OFF (13u)

/** \brief Length for Ifx_BCU_ALCLR_Bits.CLR14 */
#define IFX_BCU_ALCLR_CLR14_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCLR_Bits.CLR14 */
#define IFX_BCU_ALCLR_CLR14_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCLR_Bits.CLR14 */
#define IFX_BCU_ALCLR_CLR14_OFF (14u)

/** \brief Length for Ifx_BCU_ALCLR_Bits.CLR15 */
#define IFX_BCU_ALCLR_CLR15_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCLR_Bits.CLR15 */
#define IFX_BCU_ALCLR_CLR15_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCLR_Bits.CLR15 */
#define IFX_BCU_ALCLR_CLR15_OFF (15u)

/** \brief Length for Ifx_BCU_ALCLR_Bits.CLR16 */
#define IFX_BCU_ALCLR_CLR16_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCLR_Bits.CLR16 */
#define IFX_BCU_ALCLR_CLR16_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCLR_Bits.CLR16 */
#define IFX_BCU_ALCLR_CLR16_OFF (16u)

/** \brief Length for Ifx_BCU_ALCLR_Bits.CLR17 */
#define IFX_BCU_ALCLR_CLR17_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCLR_Bits.CLR17 */
#define IFX_BCU_ALCLR_CLR17_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCLR_Bits.CLR17 */
#define IFX_BCU_ALCLR_CLR17_OFF (17u)

/** \brief Length for Ifx_BCU_ALCLR_Bits.CLR18 */
#define IFX_BCU_ALCLR_CLR18_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCLR_Bits.CLR18 */
#define IFX_BCU_ALCLR_CLR18_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCLR_Bits.CLR18 */
#define IFX_BCU_ALCLR_CLR18_OFF (18u)

/** \brief Length for Ifx_BCU_ALCLR_Bits.CLR19 */
#define IFX_BCU_ALCLR_CLR19_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCLR_Bits.CLR19 */
#define IFX_BCU_ALCLR_CLR19_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCLR_Bits.CLR19 */
#define IFX_BCU_ALCLR_CLR19_OFF (19u)

/** \brief Length for Ifx_BCU_ALCLR_Bits.CLR20 */
#define IFX_BCU_ALCLR_CLR20_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCLR_Bits.CLR20 */
#define IFX_BCU_ALCLR_CLR20_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCLR_Bits.CLR20 */
#define IFX_BCU_ALCLR_CLR20_OFF (20u)

/** \brief Length for Ifx_BCU_ALCLR_Bits.CLR21 */
#define IFX_BCU_ALCLR_CLR21_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCLR_Bits.CLR21 */
#define IFX_BCU_ALCLR_CLR21_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCLR_Bits.CLR21 */
#define IFX_BCU_ALCLR_CLR21_OFF (21u)

/** \brief Length for Ifx_BCU_ALCLR_Bits.CLR22 */
#define IFX_BCU_ALCLR_CLR22_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCLR_Bits.CLR22 */
#define IFX_BCU_ALCLR_CLR22_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCLR_Bits.CLR22 */
#define IFX_BCU_ALCLR_CLR22_OFF (22u)

/** \brief Length for Ifx_BCU_ALCLR_Bits.CLR23 */
#define IFX_BCU_ALCLR_CLR23_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCLR_Bits.CLR23 */
#define IFX_BCU_ALCLR_CLR23_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCLR_Bits.CLR23 */
#define IFX_BCU_ALCLR_CLR23_OFF (23u)

/** \brief Length for Ifx_BCU_ALCLR_Bits.CLR24 */
#define IFX_BCU_ALCLR_CLR24_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCLR_Bits.CLR24 */
#define IFX_BCU_ALCLR_CLR24_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCLR_Bits.CLR24 */
#define IFX_BCU_ALCLR_CLR24_OFF (24u)

/** \brief Length for Ifx_BCU_ALCLR_Bits.CLR25 */
#define IFX_BCU_ALCLR_CLR25_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCLR_Bits.CLR25 */
#define IFX_BCU_ALCLR_CLR25_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCLR_Bits.CLR25 */
#define IFX_BCU_ALCLR_CLR25_OFF (25u)

/** \brief Length for Ifx_BCU_ALCLR_Bits.CLR26 */
#define IFX_BCU_ALCLR_CLR26_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCLR_Bits.CLR26 */
#define IFX_BCU_ALCLR_CLR26_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCLR_Bits.CLR26 */
#define IFX_BCU_ALCLR_CLR26_OFF (26u)

/** \brief Length for Ifx_BCU_ALCLR_Bits.CLR27 */
#define IFX_BCU_ALCLR_CLR27_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCLR_Bits.CLR27 */
#define IFX_BCU_ALCLR_CLR27_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCLR_Bits.CLR27 */
#define IFX_BCU_ALCLR_CLR27_OFF (27u)

/** \brief Length for Ifx_BCU_ALCLR_Bits.CLR28 */
#define IFX_BCU_ALCLR_CLR28_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCLR_Bits.CLR28 */
#define IFX_BCU_ALCLR_CLR28_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCLR_Bits.CLR28 */
#define IFX_BCU_ALCLR_CLR28_OFF (28u)

/** \brief Length for Ifx_BCU_ALCLR_Bits.CLR29 */
#define IFX_BCU_ALCLR_CLR29_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCLR_Bits.CLR29 */
#define IFX_BCU_ALCLR_CLR29_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCLR_Bits.CLR29 */
#define IFX_BCU_ALCLR_CLR29_OFF (29u)

/** \brief Length for Ifx_BCU_ALCLR_Bits.CLR30 */
#define IFX_BCU_ALCLR_CLR30_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCLR_Bits.CLR30 */
#define IFX_BCU_ALCLR_CLR30_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCLR_Bits.CLR30 */
#define IFX_BCU_ALCLR_CLR30_OFF (30u)

/** \brief Length for Ifx_BCU_ALCLR_Bits.CLR31 */
#define IFX_BCU_ALCLR_CLR31_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCLR_Bits.CLR31 */
#define IFX_BCU_ALCLR_CLR31_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCLR_Bits.CLR31 */
#define IFX_BCU_ALCLR_CLR31_OFF (31u)

/** \brief Length for Ifx_BCU_ALCTRL_Bits.ALOV */
#define IFX_BCU_ALCTRL_ALOV_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCTRL_Bits.ALOV */
#define IFX_BCU_ALCTRL_ALOV_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCTRL_Bits.ALOV */
#define IFX_BCU_ALCTRL_ALOV_OFF (0u)

/** \brief Length for Ifx_BCU_ALCTRL_Bits.ALOVCLR */
#define IFX_BCU_ALCTRL_ALOVCLR_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCTRL_Bits.ALOVCLR */
#define IFX_BCU_ALCTRL_ALOVCLR_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCTRL_Bits.ALOVCLR */
#define IFX_BCU_ALCTRL_ALOVCLR_OFF (1u)

/** \brief Length for Ifx_BCU_ALCTRL_Bits.PALOV */
#define IFX_BCU_ALCTRL_PALOV_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCTRL_Bits.PALOV */
#define IFX_BCU_ALCTRL_PALOV_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCTRL_Bits.PALOV */
#define IFX_BCU_ALCTRL_PALOV_OFF (2u)

/** \brief Length for Ifx_BCU_ALCTRL_Bits.PALOVCLR */
#define IFX_BCU_ALCTRL_PALOVCLR_LEN (1u)

/** \brief Mask for Ifx_BCU_ALCTRL_Bits.PALOVCLR */
#define IFX_BCU_ALCTRL_PALOVCLR_MSK (0x1u)

/** \brief Offset for Ifx_BCU_ALCTRL_Bits.PALOVCLR */
#define IFX_BCU_ALCTRL_PALOVCLR_OFF (3u)

/** \brief Length for Ifx_BCU_FEGEN_Bits.SEDM */
#define IFX_BCU_FEGEN_SEDM_LEN (3u)

/** \brief Mask for Ifx_BCU_FEGEN_Bits.SEDM */
#define IFX_BCU_FEGEN_SEDM_MSK (0x7u)

/** \brief Offset for Ifx_BCU_FEGEN_Bits.SEDM */
#define IFX_BCU_FEGEN_SEDM_OFF (0u)

/** \brief Length for Ifx_BCU_FEGEN_Bits.MEDM */
#define IFX_BCU_FEGEN_MEDM_LEN (3u)

/** \brief Mask for Ifx_BCU_FEGEN_Bits.MEDM */
#define IFX_BCU_FEGEN_MEDM_MSK (0x7u)

/** \brief Offset for Ifx_BCU_FEGEN_Bits.MEDM */
#define IFX_BCU_FEGEN_MEDM_OFF (8u)

/** \brief Length for Ifx_BCU_FEGEN_Bits.EN */
#define IFX_BCU_FEGEN_EN_LEN (3u)

/** \brief Mask for Ifx_BCU_FEGEN_Bits.EN */
#define IFX_BCU_FEGEN_EN_MSK (0x7u)

/** \brief Offset for Ifx_BCU_FEGEN_Bits.EN */
#define IFX_BCU_FEGEN_EN_OFF (16u)

/** \brief Length for Ifx_BCU_FEGEN_Bits.BCU */
#define IFX_BCU_FEGEN_BCU_LEN (2u)

/** \brief Mask for Ifx_BCU_FEGEN_Bits.BCU */
#define IFX_BCU_FEGEN_BCU_MSK (0x3u)

/** \brief Offset for Ifx_BCU_FEGEN_Bits.BCU */
#define IFX_BCU_FEGEN_BCU_OFF (24u)

/** \brief Length for Ifx_BCU_PSELECT_Bits.PSEL */
#define IFX_BCU_PSELECT_PSEL_LEN (4u)

/** \brief Mask for Ifx_BCU_PSELECT_Bits.PSEL */
#define IFX_BCU_PSELECT_PSEL_MSK (0xfu)

/** \brief Offset for Ifx_BCU_PSELECT_Bits.PSEL */
#define IFX_BCU_PSELECT_PSEL_OFF (0u)

/** \brief Length for Ifx_BCU_PSELECT_Bits.PMAR */
#define IFX_BCU_PSELECT_PMAR_LEN (4u)

/** \brief Mask for Ifx_BCU_PSELECT_Bits.PMAR */
#define IFX_BCU_PSELECT_PMAR_MSK (0xfu)

/** \brief Offset for Ifx_BCU_PSELECT_Bits.PMAR */
#define IFX_BCU_PSELECT_PMAR_OFF (8u)

/** \brief Length for Ifx_BCU_QOSICTRL_Bits.QOSINT */
#define IFX_BCU_QOSICTRL_QOSINT_LEN (16u)

/** \brief Mask for Ifx_BCU_QOSICTRL_Bits.QOSINT */
#define IFX_BCU_QOSICTRL_QOSINT_MSK (0xffffu)

/** \brief Offset for Ifx_BCU_QOSICTRL_Bits.QOSINT */
#define IFX_BCU_QOSICTRL_QOSINT_OFF (0u)

/** \brief Length for Ifx_BCU_QOSICTRL_Bits.QOSEN */
#define IFX_BCU_QOSICTRL_QOSEN_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSICTRL_Bits.QOSEN */
#define IFX_BCU_QOSICTRL_QOSEN_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSICTRL_Bits.QOSEN */
#define IFX_BCU_QOSICTRL_QOSEN_OFF (31u)

/** \brief Length for Ifx_BCU_QOSISTAT_Bits.QOSICNT */
#define IFX_BCU_QOSISTAT_QOSICNT_LEN (20u)

/** \brief Mask for Ifx_BCU_QOSISTAT_Bits.QOSICNT */
#define IFX_BCU_QOSISTAT_QOSICNT_MSK (0xfffffu)

/** \brief Offset for Ifx_BCU_QOSISTAT_Bits.QOSICNT */
#define IFX_BCU_QOSISTAT_QOSICNT_OFF (0u)

/** \brief Length for Ifx_BCU_QOSM_CTRL_Bits.MICC */
#define IFX_BCU_QOSM_CTRL_MICC_LEN (15u)

/** \brief Mask for Ifx_BCU_QOSM_CTRL_Bits.MICC */
#define IFX_BCU_QOSM_CTRL_MICC_MSK (0x7fffu)

/** \brief Offset for Ifx_BCU_QOSM_CTRL_Bits.MICC */
#define IFX_BCU_QOSM_CTRL_MICC_OFF (0u)

/** \brief Length for Ifx_BCU_QOSM_CTRL_Bits.MRD */
#define IFX_BCU_QOSM_CTRL_MRD_LEN (11u)

/** \brief Mask for Ifx_BCU_QOSM_CTRL_Bits.MRD */
#define IFX_BCU_QOSM_CTRL_MRD_MSK (0x7ffu)

/** \brief Offset for Ifx_BCU_QOSM_CTRL_Bits.MRD */
#define IFX_BCU_QOSM_CTRL_MRD_OFF (16u)

/** \brief Length for Ifx_BCU_QOSM_CTRL_Bits.MSBCLR */
#define IFX_BCU_QOSM_CTRL_MSBCLR_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSM_CTRL_Bits.MSBCLR */
#define IFX_BCU_QOSM_CTRL_MSBCLR_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSM_CTRL_Bits.MSBCLR */
#define IFX_BCU_QOSM_CTRL_MSBCLR_OFF (30u)

/** \brief Length for Ifx_BCU_QOSM_CTRL_Bits.MEN */
#define IFX_BCU_QOSM_CTRL_MEN_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSM_CTRL_Bits.MEN */
#define IFX_BCU_QOSM_CTRL_MEN_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSM_CTRL_Bits.MEN */
#define IFX_BCU_QOSM_CTRL_MEN_OFF (31u)

/** \brief Length for Ifx_BCU_QOSM_STAT_Bits.MCNT */
#define IFX_BCU_QOSM_STAT_MCNT_LEN (19u)

/** \brief Mask for Ifx_BCU_QOSM_STAT_Bits.MCNT */
#define IFX_BCU_QOSM_STAT_MCNT_MSK (0x7ffffu)

/** \brief Offset for Ifx_BCU_QOSM_STAT_Bits.MCNT */
#define IFX_BCU_QOSM_STAT_MCNT_OFF (0u)

/** \brief Length for Ifx_BCU_QOSM_STAT_Bits.MSB */
#define IFX_BCU_QOSM_STAT_MSB_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSM_STAT_Bits.MSB */
#define IFX_BCU_QOSM_STAT_MSB_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSM_STAT_Bits.MSB */
#define IFX_BCU_QOSM_STAT_MSB_OFF (30u)

/** \brief Length for Ifx_BCU_QOSM_STAT_Bits.MSTAT */
#define IFX_BCU_QOSM_STAT_MSTAT_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSM_STAT_Bits.MSTAT */
#define IFX_BCU_QOSM_STAT_MSTAT_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSM_STAT_Bits.MSTAT */
#define IFX_BCU_QOSM_STAT_MSTAT_OFF (31u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDA_Bits.EN00 */
#define IFX_BCU_QOSARP_TAGIDA_EN00_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDA_Bits.EN00 */
#define IFX_BCU_QOSARP_TAGIDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDA_Bits.EN00 */
#define IFX_BCU_QOSARP_TAGIDA_EN00_OFF (0u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDA_Bits.EN01 */
#define IFX_BCU_QOSARP_TAGIDA_EN01_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDA_Bits.EN01 */
#define IFX_BCU_QOSARP_TAGIDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDA_Bits.EN01 */
#define IFX_BCU_QOSARP_TAGIDA_EN01_OFF (1u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDA_Bits.EN02 */
#define IFX_BCU_QOSARP_TAGIDA_EN02_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDA_Bits.EN02 */
#define IFX_BCU_QOSARP_TAGIDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDA_Bits.EN02 */
#define IFX_BCU_QOSARP_TAGIDA_EN02_OFF (2u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDA_Bits.EN03 */
#define IFX_BCU_QOSARP_TAGIDA_EN03_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDA_Bits.EN03 */
#define IFX_BCU_QOSARP_TAGIDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDA_Bits.EN03 */
#define IFX_BCU_QOSARP_TAGIDA_EN03_OFF (3u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDA_Bits.EN04 */
#define IFX_BCU_QOSARP_TAGIDA_EN04_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDA_Bits.EN04 */
#define IFX_BCU_QOSARP_TAGIDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDA_Bits.EN04 */
#define IFX_BCU_QOSARP_TAGIDA_EN04_OFF (4u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDA_Bits.EN05 */
#define IFX_BCU_QOSARP_TAGIDA_EN05_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDA_Bits.EN05 */
#define IFX_BCU_QOSARP_TAGIDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDA_Bits.EN05 */
#define IFX_BCU_QOSARP_TAGIDA_EN05_OFF (5u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDA_Bits.EN06 */
#define IFX_BCU_QOSARP_TAGIDA_EN06_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDA_Bits.EN06 */
#define IFX_BCU_QOSARP_TAGIDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDA_Bits.EN06 */
#define IFX_BCU_QOSARP_TAGIDA_EN06_OFF (6u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDA_Bits.EN07 */
#define IFX_BCU_QOSARP_TAGIDA_EN07_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDA_Bits.EN07 */
#define IFX_BCU_QOSARP_TAGIDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDA_Bits.EN07 */
#define IFX_BCU_QOSARP_TAGIDA_EN07_OFF (7u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDA_Bits.EN08 */
#define IFX_BCU_QOSARP_TAGIDA_EN08_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDA_Bits.EN08 */
#define IFX_BCU_QOSARP_TAGIDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDA_Bits.EN08 */
#define IFX_BCU_QOSARP_TAGIDA_EN08_OFF (8u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDA_Bits.EN09 */
#define IFX_BCU_QOSARP_TAGIDA_EN09_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDA_Bits.EN09 */
#define IFX_BCU_QOSARP_TAGIDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDA_Bits.EN09 */
#define IFX_BCU_QOSARP_TAGIDA_EN09_OFF (9u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDA_Bits.EN10 */
#define IFX_BCU_QOSARP_TAGIDA_EN10_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDA_Bits.EN10 */
#define IFX_BCU_QOSARP_TAGIDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDA_Bits.EN10 */
#define IFX_BCU_QOSARP_TAGIDA_EN10_OFF (10u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDA_Bits.EN11 */
#define IFX_BCU_QOSARP_TAGIDA_EN11_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDA_Bits.EN11 */
#define IFX_BCU_QOSARP_TAGIDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDA_Bits.EN11 */
#define IFX_BCU_QOSARP_TAGIDA_EN11_OFF (11u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDA_Bits.EN12 */
#define IFX_BCU_QOSARP_TAGIDA_EN12_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDA_Bits.EN12 */
#define IFX_BCU_QOSARP_TAGIDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDA_Bits.EN12 */
#define IFX_BCU_QOSARP_TAGIDA_EN12_OFF (12u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDA_Bits.EN13 */
#define IFX_BCU_QOSARP_TAGIDA_EN13_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDA_Bits.EN13 */
#define IFX_BCU_QOSARP_TAGIDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDA_Bits.EN13 */
#define IFX_BCU_QOSARP_TAGIDA_EN13_OFF (13u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDA_Bits.EN14 */
#define IFX_BCU_QOSARP_TAGIDA_EN14_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDA_Bits.EN14 */
#define IFX_BCU_QOSARP_TAGIDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDA_Bits.EN14 */
#define IFX_BCU_QOSARP_TAGIDA_EN14_OFF (14u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDA_Bits.EN15 */
#define IFX_BCU_QOSARP_TAGIDA_EN15_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDA_Bits.EN15 */
#define IFX_BCU_QOSARP_TAGIDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDA_Bits.EN15 */
#define IFX_BCU_QOSARP_TAGIDA_EN15_OFF (15u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDA_Bits.EN16 */
#define IFX_BCU_QOSARP_TAGIDA_EN16_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDA_Bits.EN16 */
#define IFX_BCU_QOSARP_TAGIDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDA_Bits.EN16 */
#define IFX_BCU_QOSARP_TAGIDA_EN16_OFF (16u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDA_Bits.EN17 */
#define IFX_BCU_QOSARP_TAGIDA_EN17_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDA_Bits.EN17 */
#define IFX_BCU_QOSARP_TAGIDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDA_Bits.EN17 */
#define IFX_BCU_QOSARP_TAGIDA_EN17_OFF (17u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDA_Bits.EN18 */
#define IFX_BCU_QOSARP_TAGIDA_EN18_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDA_Bits.EN18 */
#define IFX_BCU_QOSARP_TAGIDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDA_Bits.EN18 */
#define IFX_BCU_QOSARP_TAGIDA_EN18_OFF (18u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDA_Bits.EN19 */
#define IFX_BCU_QOSARP_TAGIDA_EN19_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDA_Bits.EN19 */
#define IFX_BCU_QOSARP_TAGIDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDA_Bits.EN19 */
#define IFX_BCU_QOSARP_TAGIDA_EN19_OFF (19u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDA_Bits.EN20 */
#define IFX_BCU_QOSARP_TAGIDA_EN20_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDA_Bits.EN20 */
#define IFX_BCU_QOSARP_TAGIDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDA_Bits.EN20 */
#define IFX_BCU_QOSARP_TAGIDA_EN20_OFF (20u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDA_Bits.EN21 */
#define IFX_BCU_QOSARP_TAGIDA_EN21_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDA_Bits.EN21 */
#define IFX_BCU_QOSARP_TAGIDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDA_Bits.EN21 */
#define IFX_BCU_QOSARP_TAGIDA_EN21_OFF (21u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDA_Bits.EN22 */
#define IFX_BCU_QOSARP_TAGIDA_EN22_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDA_Bits.EN22 */
#define IFX_BCU_QOSARP_TAGIDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDA_Bits.EN22 */
#define IFX_BCU_QOSARP_TAGIDA_EN22_OFF (22u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDA_Bits.EN23 */
#define IFX_BCU_QOSARP_TAGIDA_EN23_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDA_Bits.EN23 */
#define IFX_BCU_QOSARP_TAGIDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDA_Bits.EN23 */
#define IFX_BCU_QOSARP_TAGIDA_EN23_OFF (23u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDA_Bits.EN24 */
#define IFX_BCU_QOSARP_TAGIDA_EN24_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDA_Bits.EN24 */
#define IFX_BCU_QOSARP_TAGIDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDA_Bits.EN24 */
#define IFX_BCU_QOSARP_TAGIDA_EN24_OFF (24u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDA_Bits.EN25 */
#define IFX_BCU_QOSARP_TAGIDA_EN25_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDA_Bits.EN25 */
#define IFX_BCU_QOSARP_TAGIDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDA_Bits.EN25 */
#define IFX_BCU_QOSARP_TAGIDA_EN25_OFF (25u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDA_Bits.EN26 */
#define IFX_BCU_QOSARP_TAGIDA_EN26_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDA_Bits.EN26 */
#define IFX_BCU_QOSARP_TAGIDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDA_Bits.EN26 */
#define IFX_BCU_QOSARP_TAGIDA_EN26_OFF (26u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDA_Bits.EN27 */
#define IFX_BCU_QOSARP_TAGIDA_EN27_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDA_Bits.EN27 */
#define IFX_BCU_QOSARP_TAGIDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDA_Bits.EN27 */
#define IFX_BCU_QOSARP_TAGIDA_EN27_OFF (27u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDA_Bits.EN28 */
#define IFX_BCU_QOSARP_TAGIDA_EN28_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDA_Bits.EN28 */
#define IFX_BCU_QOSARP_TAGIDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDA_Bits.EN28 */
#define IFX_BCU_QOSARP_TAGIDA_EN28_OFF (28u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDA_Bits.EN29 */
#define IFX_BCU_QOSARP_TAGIDA_EN29_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDA_Bits.EN29 */
#define IFX_BCU_QOSARP_TAGIDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDA_Bits.EN29 */
#define IFX_BCU_QOSARP_TAGIDA_EN29_OFF (29u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDA_Bits.EN30 */
#define IFX_BCU_QOSARP_TAGIDA_EN30_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDA_Bits.EN30 */
#define IFX_BCU_QOSARP_TAGIDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDA_Bits.EN30 */
#define IFX_BCU_QOSARP_TAGIDA_EN30_OFF (30u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDA_Bits.EN31 */
#define IFX_BCU_QOSARP_TAGIDA_EN31_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDA_Bits.EN31 */
#define IFX_BCU_QOSARP_TAGIDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDA_Bits.EN31 */
#define IFX_BCU_QOSARP_TAGIDA_EN31_OFF (31u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDB_Bits.EN32 */
#define IFX_BCU_QOSARP_TAGIDB_EN32_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDB_Bits.EN32 */
#define IFX_BCU_QOSARP_TAGIDB_EN32_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDB_Bits.EN32 */
#define IFX_BCU_QOSARP_TAGIDB_EN32_OFF (0u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDB_Bits.EN33 */
#define IFX_BCU_QOSARP_TAGIDB_EN33_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDB_Bits.EN33 */
#define IFX_BCU_QOSARP_TAGIDB_EN33_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDB_Bits.EN33 */
#define IFX_BCU_QOSARP_TAGIDB_EN33_OFF (1u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDB_Bits.EN34 */
#define IFX_BCU_QOSARP_TAGIDB_EN34_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDB_Bits.EN34 */
#define IFX_BCU_QOSARP_TAGIDB_EN34_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDB_Bits.EN34 */
#define IFX_BCU_QOSARP_TAGIDB_EN34_OFF (2u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDB_Bits.EN35 */
#define IFX_BCU_QOSARP_TAGIDB_EN35_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDB_Bits.EN35 */
#define IFX_BCU_QOSARP_TAGIDB_EN35_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDB_Bits.EN35 */
#define IFX_BCU_QOSARP_TAGIDB_EN35_OFF (3u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDB_Bits.EN36 */
#define IFX_BCU_QOSARP_TAGIDB_EN36_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDB_Bits.EN36 */
#define IFX_BCU_QOSARP_TAGIDB_EN36_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDB_Bits.EN36 */
#define IFX_BCU_QOSARP_TAGIDB_EN36_OFF (4u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDB_Bits.EN37 */
#define IFX_BCU_QOSARP_TAGIDB_EN37_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDB_Bits.EN37 */
#define IFX_BCU_QOSARP_TAGIDB_EN37_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDB_Bits.EN37 */
#define IFX_BCU_QOSARP_TAGIDB_EN37_OFF (5u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDB_Bits.EN38 */
#define IFX_BCU_QOSARP_TAGIDB_EN38_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDB_Bits.EN38 */
#define IFX_BCU_QOSARP_TAGIDB_EN38_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDB_Bits.EN38 */
#define IFX_BCU_QOSARP_TAGIDB_EN38_OFF (6u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDB_Bits.EN39 */
#define IFX_BCU_QOSARP_TAGIDB_EN39_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDB_Bits.EN39 */
#define IFX_BCU_QOSARP_TAGIDB_EN39_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDB_Bits.EN39 */
#define IFX_BCU_QOSARP_TAGIDB_EN39_OFF (7u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDB_Bits.EN40 */
#define IFX_BCU_QOSARP_TAGIDB_EN40_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDB_Bits.EN40 */
#define IFX_BCU_QOSARP_TAGIDB_EN40_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDB_Bits.EN40 */
#define IFX_BCU_QOSARP_TAGIDB_EN40_OFF (8u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDB_Bits.EN41 */
#define IFX_BCU_QOSARP_TAGIDB_EN41_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDB_Bits.EN41 */
#define IFX_BCU_QOSARP_TAGIDB_EN41_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDB_Bits.EN41 */
#define IFX_BCU_QOSARP_TAGIDB_EN41_OFF (9u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDB_Bits.EN42 */
#define IFX_BCU_QOSARP_TAGIDB_EN42_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDB_Bits.EN42 */
#define IFX_BCU_QOSARP_TAGIDB_EN42_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDB_Bits.EN42 */
#define IFX_BCU_QOSARP_TAGIDB_EN42_OFF (10u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDB_Bits.EN43 */
#define IFX_BCU_QOSARP_TAGIDB_EN43_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDB_Bits.EN43 */
#define IFX_BCU_QOSARP_TAGIDB_EN43_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDB_Bits.EN43 */
#define IFX_BCU_QOSARP_TAGIDB_EN43_OFF (11u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDB_Bits.EN44 */
#define IFX_BCU_QOSARP_TAGIDB_EN44_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDB_Bits.EN44 */
#define IFX_BCU_QOSARP_TAGIDB_EN44_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDB_Bits.EN44 */
#define IFX_BCU_QOSARP_TAGIDB_EN44_OFF (12u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDB_Bits.EN45 */
#define IFX_BCU_QOSARP_TAGIDB_EN45_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDB_Bits.EN45 */
#define IFX_BCU_QOSARP_TAGIDB_EN45_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDB_Bits.EN45 */
#define IFX_BCU_QOSARP_TAGIDB_EN45_OFF (13u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDB_Bits.EN46 */
#define IFX_BCU_QOSARP_TAGIDB_EN46_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDB_Bits.EN46 */
#define IFX_BCU_QOSARP_TAGIDB_EN46_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDB_Bits.EN46 */
#define IFX_BCU_QOSARP_TAGIDB_EN46_OFF (14u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDB_Bits.EN47 */
#define IFX_BCU_QOSARP_TAGIDB_EN47_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDB_Bits.EN47 */
#define IFX_BCU_QOSARP_TAGIDB_EN47_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDB_Bits.EN47 */
#define IFX_BCU_QOSARP_TAGIDB_EN47_OFF (15u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDB_Bits.EN48 */
#define IFX_BCU_QOSARP_TAGIDB_EN48_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDB_Bits.EN48 */
#define IFX_BCU_QOSARP_TAGIDB_EN48_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDB_Bits.EN48 */
#define IFX_BCU_QOSARP_TAGIDB_EN48_OFF (16u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDB_Bits.EN49 */
#define IFX_BCU_QOSARP_TAGIDB_EN49_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDB_Bits.EN49 */
#define IFX_BCU_QOSARP_TAGIDB_EN49_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDB_Bits.EN49 */
#define IFX_BCU_QOSARP_TAGIDB_EN49_OFF (17u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDB_Bits.EN50 */
#define IFX_BCU_QOSARP_TAGIDB_EN50_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDB_Bits.EN50 */
#define IFX_BCU_QOSARP_TAGIDB_EN50_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDB_Bits.EN50 */
#define IFX_BCU_QOSARP_TAGIDB_EN50_OFF (18u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDB_Bits.EN51 */
#define IFX_BCU_QOSARP_TAGIDB_EN51_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDB_Bits.EN51 */
#define IFX_BCU_QOSARP_TAGIDB_EN51_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDB_Bits.EN51 */
#define IFX_BCU_QOSARP_TAGIDB_EN51_OFF (19u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDB_Bits.EN52 */
#define IFX_BCU_QOSARP_TAGIDB_EN52_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDB_Bits.EN52 */
#define IFX_BCU_QOSARP_TAGIDB_EN52_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDB_Bits.EN52 */
#define IFX_BCU_QOSARP_TAGIDB_EN52_OFF (20u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDB_Bits.EN53 */
#define IFX_BCU_QOSARP_TAGIDB_EN53_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDB_Bits.EN53 */
#define IFX_BCU_QOSARP_TAGIDB_EN53_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDB_Bits.EN53 */
#define IFX_BCU_QOSARP_TAGIDB_EN53_OFF (21u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDB_Bits.EN54 */
#define IFX_BCU_QOSARP_TAGIDB_EN54_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDB_Bits.EN54 */
#define IFX_BCU_QOSARP_TAGIDB_EN54_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDB_Bits.EN54 */
#define IFX_BCU_QOSARP_TAGIDB_EN54_OFF (22u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDB_Bits.EN55 */
#define IFX_BCU_QOSARP_TAGIDB_EN55_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDB_Bits.EN55 */
#define IFX_BCU_QOSARP_TAGIDB_EN55_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDB_Bits.EN55 */
#define IFX_BCU_QOSARP_TAGIDB_EN55_OFF (23u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDB_Bits.EN56 */
#define IFX_BCU_QOSARP_TAGIDB_EN56_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDB_Bits.EN56 */
#define IFX_BCU_QOSARP_TAGIDB_EN56_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDB_Bits.EN56 */
#define IFX_BCU_QOSARP_TAGIDB_EN56_OFF (24u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDB_Bits.EN57 */
#define IFX_BCU_QOSARP_TAGIDB_EN57_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDB_Bits.EN57 */
#define IFX_BCU_QOSARP_TAGIDB_EN57_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDB_Bits.EN57 */
#define IFX_BCU_QOSARP_TAGIDB_EN57_OFF (25u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDB_Bits.EN58 */
#define IFX_BCU_QOSARP_TAGIDB_EN58_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDB_Bits.EN58 */
#define IFX_BCU_QOSARP_TAGIDB_EN58_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDB_Bits.EN58 */
#define IFX_BCU_QOSARP_TAGIDB_EN58_OFF (26u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDB_Bits.EN59 */
#define IFX_BCU_QOSARP_TAGIDB_EN59_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDB_Bits.EN59 */
#define IFX_BCU_QOSARP_TAGIDB_EN59_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDB_Bits.EN59 */
#define IFX_BCU_QOSARP_TAGIDB_EN59_OFF (27u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDB_Bits.EN60 */
#define IFX_BCU_QOSARP_TAGIDB_EN60_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDB_Bits.EN60 */
#define IFX_BCU_QOSARP_TAGIDB_EN60_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDB_Bits.EN60 */
#define IFX_BCU_QOSARP_TAGIDB_EN60_OFF (28u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDB_Bits.EN61 */
#define IFX_BCU_QOSARP_TAGIDB_EN61_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDB_Bits.EN61 */
#define IFX_BCU_QOSARP_TAGIDB_EN61_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDB_Bits.EN61 */
#define IFX_BCU_QOSARP_TAGIDB_EN61_OFF (29u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDB_Bits.EN62 */
#define IFX_BCU_QOSARP_TAGIDB_EN62_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDB_Bits.EN62 */
#define IFX_BCU_QOSARP_TAGIDB_EN62_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDB_Bits.EN62 */
#define IFX_BCU_QOSARP_TAGIDB_EN62_OFF (30u)

/** \brief Length for Ifx_BCU_QOSARP_TAGIDB_Bits.EN63 */
#define IFX_BCU_QOSARP_TAGIDB_EN63_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_TAGIDB_Bits.EN63 */
#define IFX_BCU_QOSARP_TAGIDB_EN63_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_TAGIDB_Bits.EN63 */
#define IFX_BCU_QOSARP_TAGIDB_EN63_OFF (31u)

/** \brief Length for Ifx_BCU_QOSARP_VM_Bits.EN00 */
#define IFX_BCU_QOSARP_VM_EN00_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_VM_Bits.EN00 */
#define IFX_BCU_QOSARP_VM_EN00_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_VM_Bits.EN00 */
#define IFX_BCU_QOSARP_VM_EN00_OFF (0u)

/** \brief Length for Ifx_BCU_QOSARP_VM_Bits.EN01 */
#define IFX_BCU_QOSARP_VM_EN01_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_VM_Bits.EN01 */
#define IFX_BCU_QOSARP_VM_EN01_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_VM_Bits.EN01 */
#define IFX_BCU_QOSARP_VM_EN01_OFF (1u)

/** \brief Length for Ifx_BCU_QOSARP_VM_Bits.EN02 */
#define IFX_BCU_QOSARP_VM_EN02_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_VM_Bits.EN02 */
#define IFX_BCU_QOSARP_VM_EN02_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_VM_Bits.EN02 */
#define IFX_BCU_QOSARP_VM_EN02_OFF (2u)

/** \brief Length for Ifx_BCU_QOSARP_VM_Bits.EN03 */
#define IFX_BCU_QOSARP_VM_EN03_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_VM_Bits.EN03 */
#define IFX_BCU_QOSARP_VM_EN03_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_VM_Bits.EN03 */
#define IFX_BCU_QOSARP_VM_EN03_OFF (3u)

/** \brief Length for Ifx_BCU_QOSARP_VM_Bits.EN04 */
#define IFX_BCU_QOSARP_VM_EN04_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_VM_Bits.EN04 */
#define IFX_BCU_QOSARP_VM_EN04_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_VM_Bits.EN04 */
#define IFX_BCU_QOSARP_VM_EN04_OFF (4u)

/** \brief Length for Ifx_BCU_QOSARP_VM_Bits.EN05 */
#define IFX_BCU_QOSARP_VM_EN05_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_VM_Bits.EN05 */
#define IFX_BCU_QOSARP_VM_EN05_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_VM_Bits.EN05 */
#define IFX_BCU_QOSARP_VM_EN05_OFF (5u)

/** \brief Length for Ifx_BCU_QOSARP_VM_Bits.EN06 */
#define IFX_BCU_QOSARP_VM_EN06_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_VM_Bits.EN06 */
#define IFX_BCU_QOSARP_VM_EN06_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_VM_Bits.EN06 */
#define IFX_BCU_QOSARP_VM_EN06_OFF (6u)

/** \brief Length for Ifx_BCU_QOSARP_VM_Bits.EN07 */
#define IFX_BCU_QOSARP_VM_EN07_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_VM_Bits.EN07 */
#define IFX_BCU_QOSARP_VM_EN07_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_VM_Bits.EN07 */
#define IFX_BCU_QOSARP_VM_EN07_OFF (7u)

/** \brief Length for Ifx_BCU_QOSARP_THR_Bits.THV */
#define IFX_BCU_QOSARP_THR_THV_LEN (16u)

/** \brief Mask for Ifx_BCU_QOSARP_THR_Bits.THV */
#define IFX_BCU_QOSARP_THR_THV_MSK (0xffffu)

/** \brief Offset for Ifx_BCU_QOSARP_THR_Bits.THV */
#define IFX_BCU_QOSARP_THR_THV_OFF (0u)

/** \brief Length for Ifx_BCU_QOSARP_CTRL_Bits.EN */
#define IFX_BCU_QOSARP_CTRL_EN_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_CTRL_Bits.EN */
#define IFX_BCU_QOSARP_CTRL_EN_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_CTRL_Bits.EN */
#define IFX_BCU_QOSARP_CTRL_EN_OFF (0u)

/** \brief Length for Ifx_BCU_QOSARP_CTRL_Bits.CLR */
#define IFX_BCU_QOSARP_CTRL_CLR_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_CTRL_Bits.CLR */
#define IFX_BCU_QOSARP_CTRL_CLR_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_CTRL_Bits.CLR */
#define IFX_BCU_QOSARP_CTRL_CLR_OFF (30u)

/** \brief Length for Ifx_BCU_QOSARP_CTRL_Bits.STAT */
#define IFX_BCU_QOSARP_CTRL_STAT_LEN (1u)

/** \brief Mask for Ifx_BCU_QOSARP_CTRL_Bits.STAT */
#define IFX_BCU_QOSARP_CTRL_STAT_MSK (0x1u)

/** \brief Offset for Ifx_BCU_QOSARP_CTRL_Bits.STAT */
#define IFX_BCU_QOSARP_CTRL_STAT_OFF (31u)

/** \brief Length for Ifx_BCU_QOSARP_CCC_Bits.CAPTURE */
#define IFX_BCU_QOSARP_CCC_CAPTURE_LEN (16u)

/** \brief Mask for Ifx_BCU_QOSARP_CCC_Bits.CAPTURE */
#define IFX_BCU_QOSARP_CCC_CAPTURE_MSK (0xffffu)

/** \brief Offset for Ifx_BCU_QOSARP_CCC_Bits.CAPTURE */
#define IFX_BCU_QOSARP_CCC_CAPTURE_OFF (0u)

/** \brief Length for Ifx_BCU_QOSARP_CCV_Bits.COUNTER */
#define IFX_BCU_QOSARP_CCV_COUNTER_LEN (20u)

/** \brief Mask for Ifx_BCU_QOSARP_CCV_Bits.COUNTER */
#define IFX_BCU_QOSARP_CCV_COUNTER_MSK (0xfffffu)

/** \brief Offset for Ifx_BCU_QOSARP_CCV_Bits.COUNTER */
#define IFX_BCU_QOSARP_CCV_COUNTER_OFF (0u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXBCU_BF_H */
