Project Navigator Auto-Make Log File
-------------------------------------

Compiling vhdl file f:/1b/barrel_shifter_32bit.vhdl in Library work.
ERROR:HDLParsers:164 - f:/1b/barrel_shifter_32bit.vhdl Line 10. parse error,
   unexpected IDENTIFIER, expecting END
WARNING:HDLParsers:3465 - Library as no units. Did not save reference file
   xst/work/hdllib.ref for it.
vhdtdtfi:Declaration (Module barrel_shifter_32bit) not found.
tdtfi(vhdl) completed with errors.

Error creating barrel_shifter_tb.vhd. Defaulting to boilerplate test bench.


Project Navigator Auto-Make Log File
-------------------------------------

Compiling vhdl file f:/1b/barrel_shifter_32bit.vhdl in Library work.
ERROR:HDLParsers:164 - f:/1b/barrel_shifter_32bit.vhdl Line 10. parse error,
   unexpected IDENTIFIER, expecting END
WARNING:HDLParsers:3465 - Library as no units. Did not save reference file
   xst/work/hdllib.ref for it.
vhdtdtfi:Declaration (Module barrel_shifter_32bit) not found.
tdtfi(vhdl) completed with errors.

Error creating barrel_shifter_tb.vhd. Defaulting to boilerplate test bench.


Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------


Launching Application for process "Generate Expected Simulation Results".

Reading C:/FPGAdv62/Modeltech/tcl/vsim/pref.tcl 

# 5.7f

# do barrle_shifter_tb.ado 
listening on address 127.0.0.1 port 1200
# ** Warning: (vlib-34) Library already exists at "work".
# resume
# Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity barrel_shifter_32bit
# -- Compiling architecture behavioral of barrel_shifter_32bit
# Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity barrle_shifter_tb
# -- Compiling architecture testbench_arch of barrle_shifter_tb
# -- Loading entity barrel_shifter_32bit
# -- Compiling configuration barrel_shifter_32bit_cfg
# -- Loading entity barrle_shifter_tb
# -- Loading architecture testbench_arch of barrle_shifter_tb
# vsim -lib work -t 1ps barrle_shifter_tb 
# //  ModelSim SE VHDL 5.7f Sep 1 2003 
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2003
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading C:/FPGAdv62/Modeltech/win32/../std.standard
# Loading C:/FPGAdv62/Modeltech/win32/../ieee.std_logic_1164(body)
# Loading C:/FPGAdv62/Modeltech/win32/../ieee.std_logic_arith(body)
# Loading C:/FPGAdv62/Modeltech/win32/../ieee.std_logic_unsigned(body)
# Loading C:/FPGAdv62/Modeltech/win32/../std.textio(body)
# Loading C:/FPGAdv62/Modeltech/win32/../ieee.std_logic_textio(body)
# Loading work.barrle_shifter_tb(testbench_arch)
# Loading work.barrel_shifter_32bit(behavioral)
# ** Failure: Success! Simulation for annotation completed
#    Time: 1350 ns  Iteration: 0  Process: /barrle_shifter_tb/line__70 File: barrle_shifter_tb.ant
# Break at barrle_shifter_tb.ant line 121
# Stopped at barrle_shifter_tb.ant line 121 


Project Navigator Auto-Make Log File
-------------------------------------


Process interrupted by the user.
ERROR: 

Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file F:/1b/barrel_shifter_32bit.vhdl in Library work.
Entity <barrel_shifter_32bit> (Architecture <behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.2i - spl2sym G.28
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------




Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------




Project Navigator Auto-Make Log File
-------------------------------------

WARNING:HDLParsers:3458 - Because of erroneous VHDL in VHDL file
   F:\1b/float_adder.vhdl, automatic determination of correct order of
   compilation of files in project file pepExtractor.prj is not possible. Please
   compile your vhdl file(s) individually to find and fix the error(s) in your
   vhdl file(s). Defaulting to compilation in the order vhdl file names appear
   in the project file.
Compiling vhdl file F:\1b/float_adder.vhdl in Library work.
ERROR:HDLParsers:164 - F:\1b/float_adder.vhdl Line 22. parse error, unexpected
   IF

Process interrupted by the user.
ERROR: 

Project Navigator Auto-Make Log File
-------------------------------------

WARNING:HDLParsers:3458 - Because of erroneous VHDL in VHDL file
   F:\1b/float_adder.vhdl, automatic determination of correct order of
   compilation of files in project file pepExtractor.prj is not possible. Please
   compile your vhdl file(s) individually to find and fix the error(s) in your
   vhdl file(s). Defaulting to compilation in the order vhdl file names appear
   in the project file.
Compiling vhdl file F:\1b/float_adder.vhdl in Library work.
ERROR:HDLParsers:3402 - F:\1b/float_adder.vhdl Line 25. Read symbol =, expecting
   <= or := 
ERROR:HDLParsers:3402 - F:\1b/float_adder.vhdl Line 27. Read symbol =, expecting
   <= or := 
ERROR:HDLParsers:164 - F:\1b/float_adder.vhdl Line 32. parse error, unexpected
   END, expecting SEMICOLON

Process interrupted by the user.
ERROR: 

Project Navigator Auto-Make Log File
-------------------------------------

WARNING:HDLParsers:3458 - Because of erroneous VHDL in VHDL file
   F:\1b/float_adder.vhdl, automatic determination of correct order of
   compilation of files in project file pepExtractor.prj is not possible. Please
   compile your vhdl file(s) individually to find and fix the error(s) in your
   vhdl file(s). Defaulting to compilation in the order vhdl file names appear
   in the project file.
Compiling vhdl file F:\1b/float_adder.vhdl in Library work.
ERROR:HDLParsers:164 - F:\1b/float_adder.vhdl Line 32. parse error, unexpected
   END, expecting SEMICOLON



Project Navigator Auto-Make Log File
-------------------------------------

Compiling vhdl file F:/1b/float_adder.vhdl in Library work.
Entity <float_adder> (Architecture <Behavioral>) compiled.



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file F:/1b/float_exp_adder.vhdl in Library work.
ERROR:HDLParsers:164 - F:/1b/float_exp_adder.vhdl Line 21. parse error,
   unexpected SIGNAL
ERROR:HDLParsers:3312 - F:/1b/float_exp_adder.vhdl Line 23. Undefined symbol
   'a'.
ERROR:HDLParsers:3312 - F:/1b/float_exp_adder.vhdl Line 24. Undefined symbol
   'b'.
ERROR:HDLParsers:1209 - F:/1b/float_exp_adder.vhdl Line 26. a: Undefined symbol
   (last report in this block)
ERROR:HDLParsers:1209 - F:/1b/float_exp_adder.vhdl Line 26. b: Undefined symbol
   (last report in this block)
ERROR:HDLParsers:808 - F:/1b/float_exp_adder.vhdl Line 32. not can not have such
   operands in this context.
tdtfi(vhdl) completed successfully.


Release 6.2i - spl2sym G.28
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file F:/1b/float_exp_adder.vhdl in Library work.
ERROR:HDLParsers:164 - F:/1b/float_exp_adder.vhdl Line 21. parse error,
   unexpected SIGNAL
ERROR:HDLParsers:3312 - F:/1b/float_exp_adder.vhdl Line 24. Undefined symbol
   'a'.
ERROR:HDLParsers:3312 - F:/1b/float_exp_adder.vhdl Line 25. Undefined symbol
   'b'.
ERROR:HDLParsers:1209 - F:/1b/float_exp_adder.vhdl Line 27. a: Undefined symbol
   (last report in this block)
ERROR:HDLParsers:1209 - F:/1b/float_exp_adder.vhdl Line 27. b: Undefined symbol
   (last report in this block)
ERROR:HDLParsers:808 - F:/1b/float_exp_adder.vhdl Line 33. not can not have such
   operands in this context.
tdtfi(vhdl) completed successfully.


Release 6.2i - spl2sym G.28
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file F:/1b/float_exp_adder.vhdl in Library work.
ERROR:HDLParsers:164 - F:/1b/float_exp_adder.vhdl Line 21. parse error,
   unexpected SIGNAL
ERROR:HDLParsers:3312 - F:/1b/float_exp_adder.vhdl Line 24. Undefined symbol
   'a'.
ERROR:HDLParsers:3312 - F:/1b/float_exp_adder.vhdl Line 25. Undefined symbol
   'b'.
ERROR:HDLParsers:1209 - F:/1b/float_exp_adder.vhdl Line 27. a: Undefined symbol
   (last report in this block)
ERROR:HDLParsers:1209 - F:/1b/float_exp_adder.vhdl Line 27. b: Undefined symbol
   (last report in this block)
ERROR:HDLParsers:808 - F:/1b/float_exp_adder.vhdl Line 33. not can not have such
   operands in this context.
tdtfi(vhdl) completed successfully.


Release 6.2i - spl2sym G.28
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file F:/1b/float_exp_adder.vhdl in Library work.
Entity <float_exp_adder> (Architecture <behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.2i - spl2sym G.28
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".


