--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2336 paths analyzed, 363 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.542ns.
--------------------------------------------------------------------------------
Slack:                  14.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_11 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.422ns (Levels of Logic = 5)
  Clock Path Skew:      -0.085ns (0.600 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_11 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y50.BQ      Tcko                  0.430   beta_game/M_regs_q_15
                                                       beta_game/level/M_regs_q_11
    SLICE_X18Y51.C4      net (fanout=3)        0.565   beta_game/M_regs_q_11
    SLICE_X18Y51.C       Tilo                  0.235   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_alu_a31
    SLICE_X14Y48.A3      net (fanout=3)        1.028   beta_game/M_alu_a[11]
    SLICE_X14Y48.A       Tilo                  0.235   M_game_state_q_FSM_FFd1
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>_SW1
    SLICE_X16Y48.D3      net (fanout=1)        0.813   beta_game/alu/cmp/N45
    SLICE_X16Y48.COUT    Topcyd                0.312   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.BMUX    Tcinb                 0.286   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X18Y45.A2      net (fanout=3)        1.166   a[15]_b[15]_equal_1_o
    SLICE_X18Y45.CLK     Tas                   0.349   beta_game/M_regs_q_5
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.422ns (1.847ns logic, 3.575ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  14.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_11 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.308ns (Levels of Logic = 5)
  Clock Path Skew:      -0.084ns (0.600 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_11 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y51.AQ      Tcko                  0.476   M_beta_game_boardout[11]
                                                       beta_game/board/M_regs_q_11
    SLICE_X18Y51.C3      net (fanout=7)        0.405   M_beta_game_boardout[11]
    SLICE_X18Y51.C       Tilo                  0.235   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_alu_a31
    SLICE_X14Y48.A3      net (fanout=3)        1.028   beta_game/M_alu_a[11]
    SLICE_X14Y48.A       Tilo                  0.235   M_game_state_q_FSM_FFd1
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>_SW1
    SLICE_X16Y48.D3      net (fanout=1)        0.813   beta_game/alu/cmp/N45
    SLICE_X16Y48.COUT    Topcyd                0.312   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.BMUX    Tcinb                 0.286   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X18Y45.A2      net (fanout=3)        1.166   a[15]_b[15]_equal_1_o
    SLICE_X18Y45.CLK     Tas                   0.349   beta_game/M_regs_q_5
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.308ns (1.893ns logic, 3.415ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  14.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_4 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.369ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_4 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.CQ      Tcko                  0.430   M_beta_game_boardout[4]
                                                       beta_game/board/M_regs_q_4
    SLICE_X18Y44.B2      net (fanout=7)        1.234   M_beta_game_boardout[4]
    SLICE_X18Y44.B       Tilo                  0.235   beta_game/alu/cmp/N38
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>_SW0
    SLICE_X16Y48.B3      net (fanout=1)        1.183   beta_game/alu/cmp/N38
    SLICE_X16Y48.COUT    Topcyb                0.483   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.BMUX    Tcinb                 0.286   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X18Y45.A2      net (fanout=3)        1.166   a[15]_b[15]_equal_1_o
    SLICE_X18Y45.CLK     Tas                   0.349   beta_game/M_regs_q_5
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.369ns (1.783ns logic, 3.586ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  14.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_4 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.345ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_4 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.BQ      Tcko                  0.430   beta_game/M_levels_mux_out[11]
                                                       beta_game/level/M_regs_q_4
    SLICE_X18Y44.B1      net (fanout=12)       1.210   beta_game/M_levels_mux_out[11]
    SLICE_X18Y44.B       Tilo                  0.235   beta_game/alu/cmp/N38
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>_SW0
    SLICE_X16Y48.B3      net (fanout=1)        1.183   beta_game/alu/cmp/N38
    SLICE_X16Y48.COUT    Topcyb                0.483   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.BMUX    Tcinb                 0.286   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X18Y45.A2      net (fanout=3)        1.166   a[15]_b[15]_equal_1_o
    SLICE_X18Y45.CLK     Tas                   0.349   beta_game/M_regs_q_5
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.345ns (1.783ns logic, 3.562ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  14.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_11 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.130ns (Levels of Logic = 5)
  Clock Path Skew:      -0.085ns (0.600 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_11 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y50.BQ      Tcko                  0.430   beta_game/M_regs_q_15
                                                       beta_game/level/M_regs_q_11
    SLICE_X19Y48.A2      net (fanout=3)        1.182   beta_game/M_regs_q_11
    SLICE_X19Y48.A       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>_SW0
    SLICE_X19Y48.C2      net (fanout=2)        0.537   beta_game/N44
    SLICE_X19Y48.C       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/M_alu_b<10>1_SW1
    SLICE_X16Y48.D6      net (fanout=1)        0.347   beta_game/N60
    SLICE_X16Y48.COUT    Topcyd                0.312   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.BMUX    Tcinb                 0.286   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X18Y45.A2      net (fanout=3)        1.166   a[15]_b[15]_equal_1_o
    SLICE_X18Y45.CLK     Tas                   0.349   beta_game/M_regs_q_5
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.130ns (1.895ns logic, 3.235ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  14.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_11 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.116ns (Levels of Logic = 5)
  Clock Path Skew:      -0.085ns (0.600 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_11 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y50.BQ      Tcko                  0.430   beta_game/M_regs_q_15
                                                       beta_game/level/M_regs_q_11
    SLICE_X18Y51.C4      net (fanout=3)        0.565   beta_game/M_regs_q_11
    SLICE_X18Y51.C       Tilo                  0.235   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_alu_a31
    SLICE_X14Y48.A3      net (fanout=3)        1.028   beta_game/M_alu_a[11]
    SLICE_X14Y48.A       Tilo                  0.235   M_game_state_q_FSM_FFd1
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>_SW1
    SLICE_X16Y48.D3      net (fanout=1)        0.813   beta_game/alu/cmp/N45
    SLICE_X16Y48.COUT    Topcyd                0.312   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.BMUX    Tcinb                 0.286   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X17Y45.B3      net (fanout=3)        0.836   a[15]_b[15]_equal_1_o
    SLICE_X17Y45.CLK     Tas                   0.373   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.116ns (1.871ns logic, 3.245ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  14.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_10 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.044ns (Levels of Logic = 5)
  Clock Path Skew:      -0.085ns (0.600 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_10 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y50.AQ      Tcko                  0.430   beta_game/M_regs_q_15
                                                       beta_game/level/M_regs_q_10
    SLICE_X19Y48.D5      net (fanout=3)        0.875   beta_game/M_regs_q_10
    SLICE_X19Y48.D       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/Mmux_M_alu_a21
    SLICE_X17Y50.A6      net (fanout=4)        0.581   beta_game/M_alu_a[10]
    SLICE_X17Y50.A       Tilo                  0.259   beta_game/alu/N23
                                                       beta_game/M_alu_b<10>1_SW2
    SLICE_X16Y48.D4      net (fanout=1)        0.524   beta_game/N61
    SLICE_X16Y48.COUT    Topcyd                0.312   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.BMUX    Tcinb                 0.286   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X18Y45.A2      net (fanout=3)        1.166   a[15]_b[15]_equal_1_o
    SLICE_X18Y45.CLK     Tas                   0.349   beta_game/M_regs_q_5
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.044ns (1.895ns logic, 3.149ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  14.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_11 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.002ns (Levels of Logic = 5)
  Clock Path Skew:      -0.084ns (0.600 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_11 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y51.AQ      Tcko                  0.476   M_beta_game_boardout[11]
                                                       beta_game/board/M_regs_q_11
    SLICE_X18Y51.C3      net (fanout=7)        0.405   M_beta_game_boardout[11]
    SLICE_X18Y51.C       Tilo                  0.235   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_alu_a31
    SLICE_X14Y48.A3      net (fanout=3)        1.028   beta_game/M_alu_a[11]
    SLICE_X14Y48.A       Tilo                  0.235   M_game_state_q_FSM_FFd1
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>_SW1
    SLICE_X16Y48.D3      net (fanout=1)        0.813   beta_game/alu/cmp/N45
    SLICE_X16Y48.COUT    Topcyd                0.312   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.BMUX    Tcinb                 0.286   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X17Y45.B3      net (fanout=3)        0.836   a[15]_b[15]_equal_1_o
    SLICE_X17Y45.CLK     Tas                   0.373   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.002ns (1.917ns logic, 3.085ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  14.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_4 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.063ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_4 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.CQ      Tcko                  0.430   M_beta_game_boardout[4]
                                                       beta_game/board/M_regs_q_4
    SLICE_X18Y44.B2      net (fanout=7)        1.234   M_beta_game_boardout[4]
    SLICE_X18Y44.B       Tilo                  0.235   beta_game/alu/cmp/N38
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>_SW0
    SLICE_X16Y48.B3      net (fanout=1)        1.183   beta_game/alu/cmp/N38
    SLICE_X16Y48.COUT    Topcyb                0.483   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.BMUX    Tcinb                 0.286   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X17Y45.B3      net (fanout=3)        0.836   a[15]_b[15]_equal_1_o
    SLICE_X17Y45.CLK     Tas                   0.373   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.063ns (1.807ns logic, 3.256ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  14.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_4 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.039ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_4 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.BQ      Tcko                  0.430   beta_game/M_levels_mux_out[11]
                                                       beta_game/level/M_regs_q_4
    SLICE_X18Y44.B1      net (fanout=12)       1.210   beta_game/M_levels_mux_out[11]
    SLICE_X18Y44.B       Tilo                  0.235   beta_game/alu/cmp/N38
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>_SW0
    SLICE_X16Y48.B3      net (fanout=1)        1.183   beta_game/alu/cmp/N38
    SLICE_X16Y48.COUT    Topcyb                0.483   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.BMUX    Tcinb                 0.286   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X17Y45.B3      net (fanout=3)        0.836   a[15]_b[15]_equal_1_o
    SLICE_X17Y45.CLK     Tas                   0.373   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.039ns (1.807ns logic, 3.232ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  14.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_5 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.021ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.194 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_5 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y43.AQ      Tcko                  0.476   M_beta_game_boardout[6]
                                                       beta_game/board/M_regs_q_5
    SLICE_X19Y46.B4      net (fanout=7)        0.783   M_beta_game_boardout[5]
    SLICE_X19Y46.B       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a121
    SLICE_X17Y47.C4      net (fanout=3)        0.562   beta_game/M_alu_a[5]
    SLICE_X17Y47.C       Tilo                  0.259   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>_SW1
    SLICE_X16Y48.B5      net (fanout=1)        0.395   beta_game/alu/cmp/N39
    SLICE_X16Y48.COUT    Topcyb                0.483   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.BMUX    Tcinb                 0.286   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X18Y45.A2      net (fanout=3)        1.166   a[15]_b[15]_equal_1_o
    SLICE_X18Y45.CLK     Tas                   0.349   beta_game/M_regs_q_5
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.021ns (2.112ns logic, 2.909ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  14.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_2 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.938ns (Levels of Logic = 4)
  Clock Path Skew:      -0.085ns (0.600 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_2 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y50.BMUX    Tshcko                0.576   beta_game/M_alu_a[15]
                                                       beta_game/board/M_regs_q_2
    SLICE_X19Y46.A2      net (fanout=7)        1.257   M_beta_game_boardout[2]
    SLICE_X19Y46.A       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a91
    SLICE_X16Y48.A6      net (fanout=2)        0.568   beta_game/M_alu_a[2]
    SLICE_X16Y48.COUT    Topcya                0.474   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.BMUX    Tcinb                 0.286   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X18Y45.A2      net (fanout=3)        1.166   a[15]_b[15]_equal_1_o
    SLICE_X18Y45.CLK     Tas                   0.349   beta_game/M_regs_q_5
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.938ns (1.944ns logic, 2.994ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  14.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_5 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.984ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_5 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y45.DQ      Tcko                  0.476   beta_game/M_regs_q_5
                                                       beta_game/level/M_regs_q_5
    SLICE_X19Y46.B2      net (fanout=3)        0.746   beta_game/M_regs_q_5
    SLICE_X19Y46.B       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a121
    SLICE_X17Y47.C4      net (fanout=3)        0.562   beta_game/M_alu_a[5]
    SLICE_X17Y47.C       Tilo                  0.259   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>_SW1
    SLICE_X16Y48.B5      net (fanout=1)        0.395   beta_game/alu/cmp/N39
    SLICE_X16Y48.COUT    Topcyb                0.483   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.BMUX    Tcinb                 0.286   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X18Y45.A2      net (fanout=3)        1.166   a[15]_b[15]_equal_1_o
    SLICE_X18Y45.CLK     Tas                   0.349   beta_game/M_regs_q_5
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.984ns (2.112ns logic, 2.872ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  15.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_9 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.914ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.194 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_9 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y45.AQ      Tcko                  0.430   M_beta_game_boardout[10]
                                                       beta_game/board/M_regs_q_9
    SLICE_X14Y48.B3      net (fanout=7)        0.884   M_beta_game_boardout[9]
    SLICE_X14Y48.B       Tilo                  0.235   M_game_state_q_FSM_FFd1
                                                       beta_game/Mmux_M_alu_a161
    SLICE_X14Y48.A5      net (fanout=3)        0.201   beta_game/M_alu_a[9]
    SLICE_X14Y48.A       Tilo                  0.235   M_game_state_q_FSM_FFd1
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>_SW1
    SLICE_X16Y48.D3      net (fanout=1)        0.813   beta_game/alu/cmp/N45
    SLICE_X16Y48.COUT    Topcyd                0.312   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.BMUX    Tcinb                 0.286   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X18Y45.A2      net (fanout=3)        1.166   a[15]_b[15]_equal_1_o
    SLICE_X18Y45.CLK     Tas                   0.349   beta_game/M_regs_q_5
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.914ns (1.847ns logic, 3.067ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  15.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_11 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.839ns (Levels of Logic = 5)
  Clock Path Skew:      -0.085ns (0.600 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_11 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y50.BQ      Tcko                  0.430   beta_game/M_regs_q_15
                                                       beta_game/level/M_regs_q_11
    SLICE_X19Y48.A2      net (fanout=3)        1.182   beta_game/M_regs_q_11
    SLICE_X19Y48.A       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>_SW0
    SLICE_X19Y48.B6      net (fanout=2)        0.150   beta_game/N44
    SLICE_X19Y48.B       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/M_alu_b<10>1_SW0
    SLICE_X16Y48.D5      net (fanout=1)        0.443   beta_game/N59
    SLICE_X16Y48.COUT    Topcyd                0.312   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.BMUX    Tcinb                 0.286   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X18Y45.A2      net (fanout=3)        1.166   a[15]_b[15]_equal_1_o
    SLICE_X18Y45.CLK     Tas                   0.349   beta_game/M_regs_q_5
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.839ns (1.895ns logic, 2.944ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  15.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_11 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.824ns (Levels of Logic = 5)
  Clock Path Skew:      -0.085ns (0.600 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_11 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y50.BQ      Tcko                  0.430   beta_game/M_regs_q_15
                                                       beta_game/level/M_regs_q_11
    SLICE_X19Y48.A2      net (fanout=3)        1.182   beta_game/M_regs_q_11
    SLICE_X19Y48.A       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>_SW0
    SLICE_X19Y48.C2      net (fanout=2)        0.537   beta_game/N44
    SLICE_X19Y48.C       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/M_alu_b<10>1_SW1
    SLICE_X16Y48.D6      net (fanout=1)        0.347   beta_game/N60
    SLICE_X16Y48.COUT    Topcyd                0.312   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.BMUX    Tcinb                 0.286   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X17Y45.B3      net (fanout=3)        0.836   a[15]_b[15]_equal_1_o
    SLICE_X17Y45.CLK     Tas                   0.373   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.824ns (1.919ns logic, 2.905ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  15.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_10 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.892ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.194 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_10 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y45.CQ      Tcko                  0.430   M_beta_game_boardout[10]
                                                       beta_game/board/M_regs_q_10
    SLICE_X19Y48.D4      net (fanout=7)        0.723   M_beta_game_boardout[10]
    SLICE_X19Y48.D       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/Mmux_M_alu_a21
    SLICE_X17Y50.A6      net (fanout=4)        0.581   beta_game/M_alu_a[10]
    SLICE_X17Y50.A       Tilo                  0.259   beta_game/alu/N23
                                                       beta_game/M_alu_b<10>1_SW2
    SLICE_X16Y48.D4      net (fanout=1)        0.524   beta_game/N61
    SLICE_X16Y48.COUT    Topcyd                0.312   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.BMUX    Tcinb                 0.286   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X18Y45.A2      net (fanout=3)        1.166   a[15]_b[15]_equal_1_o
    SLICE_X18Y45.CLK     Tas                   0.349   beta_game/M_regs_q_5
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.892ns (1.895ns logic, 2.997ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  15.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_10 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.738ns (Levels of Logic = 5)
  Clock Path Skew:      -0.085ns (0.600 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_10 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y50.AQ      Tcko                  0.430   beta_game/M_regs_q_15
                                                       beta_game/level/M_regs_q_10
    SLICE_X19Y48.D5      net (fanout=3)        0.875   beta_game/M_regs_q_10
    SLICE_X19Y48.D       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/Mmux_M_alu_a21
    SLICE_X17Y50.A6      net (fanout=4)        0.581   beta_game/M_alu_a[10]
    SLICE_X17Y50.A       Tilo                  0.259   beta_game/alu/N23
                                                       beta_game/M_alu_b<10>1_SW2
    SLICE_X16Y48.D4      net (fanout=1)        0.524   beta_game/N61
    SLICE_X16Y48.COUT    Topcyd                0.312   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.BMUX    Tcinb                 0.286   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X17Y45.B3      net (fanout=3)        0.836   a[15]_b[15]_equal_1_o
    SLICE_X17Y45.CLK     Tas                   0.373   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.738ns (1.919ns logic, 2.819ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  15.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_9 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.747ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.194 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_9 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y45.AQ      Tcko                  0.430   M_beta_game_boardout[10]
                                                       beta_game/board/M_regs_q_9
    SLICE_X19Y48.A3      net (fanout=7)        0.799   M_beta_game_boardout[9]
    SLICE_X19Y48.A       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>_SW0
    SLICE_X19Y48.C2      net (fanout=2)        0.537   beta_game/N44
    SLICE_X19Y48.C       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/M_alu_b<10>1_SW1
    SLICE_X16Y48.D6      net (fanout=1)        0.347   beta_game/N60
    SLICE_X16Y48.COUT    Topcyd                0.312   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.BMUX    Tcinb                 0.286   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X18Y45.A2      net (fanout=3)        1.166   a[15]_b[15]_equal_1_o
    SLICE_X18Y45.CLK     Tas                   0.349   beta_game/M_regs_q_5
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.747ns (1.895ns logic, 2.852ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  15.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_11 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.665ns (Levels of Logic = 5)
  Clock Path Skew:      -0.084ns (0.600 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_11 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y51.AQ      Tcko                  0.476   M_beta_game_boardout[11]
                                                       beta_game/board/M_regs_q_11
    SLICE_X19Y48.A5      net (fanout=7)        0.671   M_beta_game_boardout[11]
    SLICE_X19Y48.A       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>_SW0
    SLICE_X19Y48.C2      net (fanout=2)        0.537   beta_game/N44
    SLICE_X19Y48.C       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/M_alu_b<10>1_SW1
    SLICE_X16Y48.D6      net (fanout=1)        0.347   beta_game/N60
    SLICE_X16Y48.COUT    Topcyd                0.312   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.BMUX    Tcinb                 0.286   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X18Y45.A2      net (fanout=3)        1.166   a[15]_b[15]_equal_1_o
    SLICE_X18Y45.CLK     Tas                   0.349   beta_game/M_regs_q_5
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.665ns (1.941ns logic, 2.724ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  15.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_1 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.721ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_1 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y45.CQ      Tcko                  0.430   M_beta_game_boardout[1]
                                                       beta_game/board/M_regs_q_1
    SLICE_X18Y44.A1      net (fanout=7)        0.803   M_beta_game_boardout[1]
    SLICE_X18Y44.A       Tilo                  0.235   beta_game/alu/cmp/N38
                                                       beta_game/Mmux_M_alu_a81
    SLICE_X16Y48.A2      net (fanout=2)        0.975   beta_game/M_alu_a[1]
    SLICE_X16Y48.COUT    Topcya                0.474   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.BMUX    Tcinb                 0.286   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X18Y45.A2      net (fanout=3)        1.166   a[15]_b[15]_equal_1_o
    SLICE_X18Y45.CLK     Tas                   0.349   beta_game/M_regs_q_5
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.721ns (1.774ns logic, 2.947ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  15.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_5 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.715ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.295 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_5 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y43.AQ      Tcko                  0.476   M_beta_game_boardout[6]
                                                       beta_game/board/M_regs_q_5
    SLICE_X19Y46.B4      net (fanout=7)        0.783   M_beta_game_boardout[5]
    SLICE_X19Y46.B       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a121
    SLICE_X17Y47.C4      net (fanout=3)        0.562   beta_game/M_alu_a[5]
    SLICE_X17Y47.C       Tilo                  0.259   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>_SW1
    SLICE_X16Y48.B5      net (fanout=1)        0.395   beta_game/alu/cmp/N39
    SLICE_X16Y48.COUT    Topcyb                0.483   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.BMUX    Tcinb                 0.286   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X17Y45.B3      net (fanout=3)        0.836   a[15]_b[15]_equal_1_o
    SLICE_X17Y45.CLK     Tas                   0.373   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.715ns (2.136ns logic, 2.579ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack:                  15.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.632ns (Levels of Logic = 4)
  Clock Path Skew:      -0.085ns (0.600 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_2 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y50.BMUX    Tshcko                0.576   beta_game/M_alu_a[15]
                                                       beta_game/board/M_regs_q_2
    SLICE_X19Y46.A2      net (fanout=7)        1.257   M_beta_game_boardout[2]
    SLICE_X19Y46.A       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a91
    SLICE_X16Y48.A6      net (fanout=2)        0.568   beta_game/M_alu_a[2]
    SLICE_X16Y48.COUT    Topcya                0.474   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.BMUX    Tcinb                 0.286   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X17Y45.B3      net (fanout=3)        0.836   a[15]_b[15]_equal_1_o
    SLICE_X17Y45.CLK     Tas                   0.373   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.632ns (1.968ns logic, 2.664ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack:                  15.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_5 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.678ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_5 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y45.DQ      Tcko                  0.476   beta_game/M_regs_q_5
                                                       beta_game/level/M_regs_q_5
    SLICE_X19Y46.B2      net (fanout=3)        0.746   beta_game/M_regs_q_5
    SLICE_X19Y46.B       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a121
    SLICE_X17Y47.C4      net (fanout=3)        0.562   beta_game/M_alu_a[5]
    SLICE_X17Y47.C       Tilo                  0.259   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>_SW1
    SLICE_X16Y48.B5      net (fanout=1)        0.395   beta_game/alu/cmp/N39
    SLICE_X16Y48.COUT    Topcyb                0.483   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.BMUX    Tcinb                 0.286   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X17Y45.B3      net (fanout=3)        0.836   a[15]_b[15]_equal_1_o
    SLICE_X17Y45.CLK     Tas                   0.373   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.678ns (2.136ns logic, 2.542ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack:                  15.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/level/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.684ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.196 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/level/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y45.AQ      Tcko                  0.476   beta_game/M_regs_q_5
                                                       beta_game/level/M_regs_q_0
    SLICE_X16Y51.C5      net (fanout=4)        0.904   beta_game/M_regs_q_0
    SLICE_X16Y51.C       Tilo                  0.255   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y46.A1      net (fanout=1)        1.002   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y46.COUT    Topcya                0.472   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y47.CMUX    Tcinc                 0.289   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X19Y47.A5      net (fanout=1)        0.910   beta_game/alu/M_add_out[6]
    SLICE_X19Y47.CLK     Tas                   0.373   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out144
                                                       beta_game/level/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.684ns (1.865ns logic, 2.819ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  15.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_8 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.679ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.194 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_8 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y47.CQ      Tcko                  0.430   beta_game/M_regs_q_9
                                                       beta_game/level/M_regs_q_8
    SLICE_X17Y48.B1      net (fanout=3)        0.978   beta_game/M_regs_q_8
    SLICE_X17Y48.B       Tilo                  0.259   beta_game/M_alu_a[7]
                                                       beta_game/Mmux_M_alu_a151
    SLICE_X17Y48.A5      net (fanout=3)        0.243   beta_game/M_alu_a[8]
    SLICE_X17Y48.A       Tilo                  0.259   beta_game/M_alu_a[7]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<2>_SW1
    SLICE_X16Y48.C3      net (fanout=1)        0.378   beta_game/alu/cmp/N42
    SLICE_X16Y48.COUT    Topcyc                0.328   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<2>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.BMUX    Tcinb                 0.286   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X18Y45.A2      net (fanout=3)        1.166   a[15]_b[15]_equal_1_o
    SLICE_X18Y45.CLK     Tas                   0.349   beta_game/M_regs_q_5
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.679ns (1.911ns logic, 2.768ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  15.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/level/M_regs_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.721ns (Levels of Logic = 6)
  Clock Path Skew:      0.037ns (0.661 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/level/M_regs_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y45.AQ      Tcko                  0.476   beta_game/M_regs_q_5
                                                       beta_game/level/M_regs_q_0
    SLICE_X16Y51.C5      net (fanout=4)        0.904   beta_game/M_regs_q_0
    SLICE_X16Y51.C       Tilo                  0.255   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y46.A1      net (fanout=1)        1.002   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y46.COUT    Topcya                0.472   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y47.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y48.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[11]
    SLICE_X18Y49.CMUX    Tcinc                 0.289   beta_game/alu/M_add_n
                                                       beta_game/alu/add/Maddsub_holder_xor<15>
    SLICE_X19Y50.C1      net (fanout=1)        0.759   beta_game/alu/M_add_out[14]
    SLICE_X19Y50.CLK     Tas                   0.373   beta_game/M_regs_q_15
                                                       beta_game/alu/Mmux_out74
                                                       beta_game/level/M_regs_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.721ns (2.047ns logic, 2.674ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack:                  15.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/level/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.649ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.296 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/level/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y45.AQ      Tcko                  0.476   beta_game/M_regs_q_5
                                                       beta_game/level/M_regs_q_0
    SLICE_X16Y51.C5      net (fanout=4)        0.904   beta_game/M_regs_q_0
    SLICE_X16Y51.C       Tilo                  0.255   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y46.A1      net (fanout=1)        1.002   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y46.COUT    Topcya                0.472   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y47.AMUX    Tcina                 0.210   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X17Y47.B1      net (fanout=1)        0.954   beta_game/alu/M_add_out[4]
    SLICE_X17Y47.CLK     Tas                   0.373   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/Mmux_out125
                                                       beta_game/level/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.649ns (1.786ns logic, 2.863ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  15.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_7 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.626ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_7 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y47.AQ      Tcko                  0.430   M_beta_game_boardout[8]
                                                       beta_game/board/M_regs_q_7
    SLICE_X17Y48.C3      net (fanout=7)        0.611   M_beta_game_boardout[7]
    SLICE_X17Y48.C       Tilo                  0.259   beta_game/M_alu_a[7]
                                                       beta_game/Mmux_M_alu_a141
    SLICE_X17Y48.A2      net (fanout=3)        0.557   beta_game/M_alu_a[7]
    SLICE_X17Y48.A       Tilo                  0.259   beta_game/M_alu_a[7]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<2>_SW1
    SLICE_X16Y48.C3      net (fanout=1)        0.378   beta_game/alu/cmp/N42
    SLICE_X16Y48.COUT    Topcyc                0.328   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<2>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.BMUX    Tcinb                 0.286   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X18Y45.A2      net (fanout=3)        1.166   a[15]_b[15]_equal_1_o
    SLICE_X18Y45.CLK     Tas                   0.349   beta_game/M_regs_q_5
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.626ns (1.911ns logic, 2.715ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack:                  15.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/level/M_regs_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.662ns (Levels of Logic = 6)
  Clock Path Skew:      0.037ns (0.661 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/level/M_regs_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y45.AQ      Tcko                  0.476   beta_game/M_regs_q_5
                                                       beta_game/level/M_regs_q_0
    SLICE_X16Y51.C5      net (fanout=4)        0.904   beta_game/M_regs_q_0
    SLICE_X16Y51.C       Tilo                  0.255   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y46.A1      net (fanout=1)        1.002   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y46.COUT    Topcya                0.472   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y47.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y48.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[11]
    SLICE_X18Y49.BMUX    Tcinb                 0.277   beta_game/alu/M_add_n
                                                       beta_game/alu/add/Maddsub_holder_xor<15>
    SLICE_X19Y50.C3      net (fanout=1)        0.821   beta_game/alu/M_add_out[13]
    SLICE_X19Y50.CLK     Tas                   0.264   beta_game/M_regs_q_15
                                                       beta_game/alu/Mmux_out64
                                                       beta_game/level/M_regs_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.662ns (1.926ns logic, 2.736ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X8Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X8Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: beta_game/M_alu_a[15]/CLK
  Logical resource: beta_game/board/M_regs_q_2/CK
  Location pin: SLICE_X16Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: beta_game/M_alu_a[15]/SR
  Logical resource: beta_game/board/M_regs_q_2/SR
  Location pin: SLICE_X16Y50.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q_3/CLK
  Logical resource: ws2812_man_1/M_counter_q_0/CK
  Location pin: SLICE_X10Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q_3/CLK
  Logical resource: ws2812_man_1/M_counter_q_1/CK
  Location pin: SLICE_X10Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q_3/CLK
  Logical resource: ws2812_man_1/M_counter_q_2/CK
  Location pin: SLICE_X10Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q_3/CLK
  Logical resource: ws2812_man_1/M_counter_q_3/CK
  Location pin: SLICE_X10Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q_7/CLK
  Logical resource: ws2812_man_1/M_counter_q_4/CK
  Location pin: SLICE_X10Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q_7/CLK
  Logical resource: ws2812_man_1/M_counter_q_5/CK
  Location pin: SLICE_X10Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q_7/CLK
  Logical resource: ws2812_man_1/M_counter_q_6/CK
  Location pin: SLICE_X10Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q_7/CLK
  Logical resource: ws2812_man_1/M_counter_q_7/CK
  Location pin: SLICE_X10Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q_11/CLK
  Logical resource: ws2812_man_1/M_counter_q_8/CK
  Location pin: SLICE_X10Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.542|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2336 paths, 0 nets, and 430 connections

Design statistics:
   Minimum period:   5.542ns{1}   (Maximum frequency: 180.440MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Dec  1 16:33:31 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 404 MB



