{"vcs1":{"timestamp_begin":1768185621.529406839, "rt":4.46, "ut":2.31, "st":0.59}}
{"vcselab":{"timestamp_begin":1768185626.075144932, "rt":1.25, "ut":0.28, "st":0.39}}
{"link":{"timestamp_begin":1768185627.398273314, "rt":0.62, "ut":0.16, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1768185621.054883854}
{"VCS_COMP_START_TIME": 1768185621.054883854}
{"VCS_COMP_END_TIME": 1768185629.436328074}
{"VCS_USER_OPTIONS": "-sverilog testbed_dwconv.sv -R -full64 -debug_access+all +v2k +define+RTL -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 331724}}
{"stitch_vcselab": {"peak_mem": 231540}}
