<stg><name>crypto_sign_signatur</name>


<trans_list>

<trans id="875" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln540" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="13" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln540" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="17" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="18" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="19" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="20" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="21" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="22" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln540_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="26" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln540_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="30" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="31" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="32" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="33" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="34" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="35" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="36" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="37" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="38" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="39" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="43" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="45" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="47" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="49" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="50" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="51" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="52" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="53" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="59" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="59" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="60" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="60" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="61" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="63" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="63" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="73" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln540_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="73" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln540_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="77" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="81" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="81" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="82" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="82" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="83" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="84" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="84" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="85" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="86" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="86" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="87" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="87" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="88" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="89" to="90">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="89" to="92">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="90" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="90" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="91" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="92" to="95">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="92" to="93">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="93" to="94">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="93" to="92">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="94" to="93">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="94" to="115">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="98" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="98" to="99">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="99" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="99" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="100" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="103" to="104">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="103" to="115">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="110" to="115">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="110" to="111">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="111" to="114">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="111" to="112">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="112" to="113">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="112" to="111">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="113" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="115" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_5" val="0"/>
<literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="115" to="118">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_5" val="0"/>
<literal name="icmp_ln392" val="1"/>
<literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="115" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="1"/>
<literal name="icmp_ln172" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="116" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="116" to="115">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="117" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="119" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64">
<![CDATA[
:1  %state_0_s = alloca [25 x i64], align 8

]]></Node>
<StgValue><ssdm name="state_0_s"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="64">
<![CDATA[
:2  %seedbuf = alloca [208 x i8], align 16

]]></Node>
<StgValue><ssdm name="seedbuf"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="23" op_0_bw="64">
<![CDATA[
:3  %mat_vec_coeffs = alloca [4096 x i23], align 4

]]></Node>
<StgValue><ssdm name="mat_vec_coeffs"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
:4  %s1_vec_coeffs = alloca [1024 x i32], align 4

]]></Node>
<StgValue><ssdm name="s1_vec_coeffs"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="19" op_0_bw="64">
<![CDATA[
:5  %y_vec_coeffs = alloca [1024 x i19], align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
:6  %z_vec_coeffs = alloca [1024 x i32], align 4

]]></Node>
<StgValue><ssdm name="z_vec_coeffs"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
:7  %t0_vec_coeffs = alloca [1024 x i32], align 4

]]></Node>
<StgValue><ssdm name="t0_vec_coeffs"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
:8  %s2_vec_coeffs = alloca [1024 x i32], align 4

]]></Node>
<StgValue><ssdm name="s2_vec_coeffs"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
:9  %w1_vec_coeffs = alloca [1024 x i32], align 4

]]></Node>
<StgValue><ssdm name="w1_vec_coeffs"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
:10  %w0_vec_coeffs = alloca [1024 x i32], align 4

]]></Node>
<StgValue><ssdm name="w0_vec_coeffs"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
:11  %h_vec_coeffs = alloca [1024 x i32], align 4

]]></Node>
<StgValue><ssdm name="h_vec_coeffs"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
:12  %cp_coeffs = alloca [256 x i32], align 4

]]></Node>
<StgValue><ssdm name="cp_coeffs"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64">
<![CDATA[
:13  %state_s = alloca [25 x i64], align 8

]]></Node>
<StgValue><ssdm name="state_s"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:14  call fastcc void @unpack_sk([208 x i8]* %seedbuf, [1024 x i32]* %t0_vec_coeffs, [1024 x i32]* %s1_vec_coeffs, [1024 x i32]* %s2_vec_coeffs, [2544 x i8]* %sk)

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %mlen_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %mlen)

]]></Node>
<StgValue><ssdm name="mlen_read"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:14  call fastcc void @unpack_sk([208 x i8]* %seedbuf, [1024 x i32]* %t0_vec_coeffs, [1024 x i32]* %s1_vec_coeffs, [1024 x i32]* %s2_vec_coeffs, [2544 x i8]* %sk)

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %1

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_0_i_i = phi i5 [ 0, %0 ], [ %i_43, %2 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln362 = icmp eq i5 %i_0_i_i, -7

]]></Node>
<StgValue><ssdm name="icmp_ln362"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_43 = add i5 %i_0_i_i, 1

]]></Node>
<StgValue><ssdm name="i_43"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln362, label %shake256_init.1.exit, label %2

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln363 = zext i5 %i_0_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln363"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %state_s_addr_10 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln363

]]></Node>
<StgValue><ssdm name="state_s_addr_10"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:2  store i64 0, i64* %state_s_addr_10, align 8

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="0">
<![CDATA[
shake256_init.1.exit:0  call fastcc void @keccak_absorb.3199([25 x i64]* %state_s, [208 x i8]* %seedbuf, i8 32)

]]></Node>
<StgValue><ssdm name="call_ln663"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="146" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="0">
<![CDATA[
shake256_init.1.exit:0  call fastcc void @keccak_absorb.3199([25 x i64]* %state_s, [208 x i8]* %seedbuf, i8 32)

]]></Node>
<StgValue><ssdm name="call_ln663"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="147" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="7" op_3_bw="8" op_4_bw="13" op_5_bw="64" op_6_bw="64" op_7_bw="0" op_8_bw="0">
<![CDATA[
shake256_init.1.exit:1  %state_pos = call fastcc i32 @keccak_absorb.2([25 x i64]* %state_s, i7 48, [5720 x i8]* %sig, i13 2420, i64 %mlen_read)

]]></Node>
<StgValue><ssdm name="state_pos"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="148" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="7" op_3_bw="8" op_4_bw="13" op_5_bw="64" op_6_bw="64" op_7_bw="0" op_8_bw="0">
<![CDATA[
shake256_init.1.exit:1  %state_pos = call fastcc i32 @keccak_absorb.2([25 x i64]* %state_s, i7 48, [5720 x i8]* %sig, i13 2420, i64 %mlen_read)

]]></Node>
<StgValue><ssdm name="state_pos"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
shake256_init.1.exit:2  %i = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %state_pos, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="29">
<![CDATA[
shake256_init.1.exit:7  %zext_ln450_4 = zext i29 %i to i64

]]></Node>
<StgValue><ssdm name="zext_ln450_4"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
shake256_init.1.exit:8  %state_s_addr = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln450_4

]]></Node>
<StgValue><ssdm name="state_s_addr"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="152" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="5" op_1_bw="32">
<![CDATA[
shake256_init.1.exit:9  %state_s_load = load i64* %state_s_addr, align 8

]]></Node>
<StgValue><ssdm name="state_s_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="32">
<![CDATA[
shake256_init.1.exit:3  %trunc_ln450 = trunc i32 %state_pos to i3

]]></Node>
<StgValue><ssdm name="trunc_ln450"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
shake256_init.1.exit:4  %shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln450, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="6">
<![CDATA[
shake256_init.1.exit:5  %zext_ln450 = zext i6 %shl_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln450"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
shake256_init.1.exit:6  %shl_ln450 = shl i64 31, %zext_ln450

]]></Node>
<StgValue><ssdm name="shl_ln450"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="5" op_1_bw="32">
<![CDATA[
shake256_init.1.exit:9  %state_s_load = load i64* %state_s_addr, align 8

]]></Node>
<StgValue><ssdm name="state_s_load"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
shake256_init.1.exit:10  %xor_ln450 = xor i64 %state_s_load, %shl_ln450

]]></Node>
<StgValue><ssdm name="xor_ln450"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
shake256_init.1.exit:11  store i64 %xor_ln450, i64* %state_s_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln450"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
shake256_init.1.exit:12  %state_s_addr_9 = getelementptr [25 x i64]* %state_s, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="state_s_addr_9"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
shake256_init.1.exit:13  %state_s_load_6 = load i64* %state_s_addr_9, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="162" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
shake256_init.1.exit:13  %state_s_load_6 = load i64* %state_s_addr_9, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_6"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
shake256_init.1.exit:14  %xor_ln451 = xor i64 %state_s_load_6, -9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln451"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
shake256_init.1.exit:15  store i64 %xor_ln451, i64* %state_s_addr_9, align 8

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="165" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="32">
<![CDATA[
shake256_init.1.exit:16  call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %state_s)

]]></Node>
<StgValue><ssdm name="call_ln536"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="166" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="32">
<![CDATA[
shake256_init.1.exit:16  call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %state_s)

]]></Node>
<StgValue><ssdm name="call_ln536"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
shake256_init.1.exit:17  br label %3

]]></Node>
<StgValue><ssdm name="br_ln540"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_3_i = phi i3 [ 0, %shake256_init.1.exit ], [ %add_ln540, %4 ]

]]></Node>
<StgValue><ssdm name="i_3_i"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="3">
<![CDATA[
:1  %zext_ln540 = zext i3 %i_3_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln540"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln540 = icmp eq i3 %i_3_i, -2

]]></Node>
<StgValue><ssdm name="icmp_ln540"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %add_ln540 = add i3 %i_3_i, 1

]]></Node>
<StgValue><ssdm name="add_ln540"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln540, label %keccak_squeeze.exit.preheader, label %4

]]></Node>
<StgValue><ssdm name="br_ln540"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln540" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %state_s_addr_11 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln540

]]></Node>
<StgValue><ssdm name="state_s_addr_11"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln540" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="5">
<![CDATA[
:1  %state_s_load_7 = load i64* %state_s_addr_11, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_7"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln540" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
keccak_squeeze.exit.preheader:0  br label %keccak_squeeze.exit

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="177" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="5">
<![CDATA[
:1  %state_s_load_7 = load i64* %state_s_addr_11, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_7"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64">
<![CDATA[
:2  %trunc_ln541 = trunc i64 %state_s_load_7 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln541"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:3  %shl_ln24 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_3_i, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln24"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="6">
<![CDATA[
:4  %zext_ln541 = zext i6 %shl_ln24 to i8

]]></Node>
<StgValue><ssdm name="zext_ln541"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %add_ln541 = add i8 112, %zext_ln541

]]></Node>
<StgValue><ssdm name="add_ln541"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="8">
<![CDATA[
:6  %zext_ln541_1 = zext i8 %add_ln541 to i64

]]></Node>
<StgValue><ssdm name="zext_ln541_1"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %seedbuf_addr = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln541_1

]]></Node>
<StgValue><ssdm name="seedbuf_addr"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  store i8 %trunc_ln541, i8* %seedbuf_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln541"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_7, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:10  %or_ln542 = or i6 %shl_ln24, 1

]]></Node>
<StgValue><ssdm name="or_ln542"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="6">
<![CDATA[
:11  %zext_ln542 = zext i6 %or_ln542 to i8

]]></Node>
<StgValue><ssdm name="zext_ln542"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %add_ln542 = add i8 112, %zext_ln542

]]></Node>
<StgValue><ssdm name="add_ln542"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="8">
<![CDATA[
:13  %zext_ln542_1 = zext i8 %add_ln542 to i64

]]></Node>
<StgValue><ssdm name="zext_ln542_1"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %seedbuf_addr_1 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln542_1

]]></Node>
<StgValue><ssdm name="seedbuf_addr_1"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15  store i8 %trunc_ln, i8* %seedbuf_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln542"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %trunc_ln4 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_7, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:23  %trunc_ln5 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_7, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:30  %trunc_ln6 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_7, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:37  %trunc_ln7 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_7, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="196" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:44  %trunc_ln8 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_7, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:51  %trunc_ln9 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_7, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="198" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:17  %or_ln543 = or i6 %shl_ln24, 2

]]></Node>
<StgValue><ssdm name="or_ln543"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="6">
<![CDATA[
:18  %zext_ln543 = zext i6 %or_ln543 to i8

]]></Node>
<StgValue><ssdm name="zext_ln543"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %add_ln543 = add i8 112, %zext_ln543

]]></Node>
<StgValue><ssdm name="add_ln543"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="8">
<![CDATA[
:20  %zext_ln543_1 = zext i8 %add_ln543 to i64

]]></Node>
<StgValue><ssdm name="zext_ln543_1"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %seedbuf_addr_2 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln543_1

]]></Node>
<StgValue><ssdm name="seedbuf_addr_2"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  store i8 %trunc_ln4, i8* %seedbuf_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln543"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:24  %or_ln544 = or i6 %shl_ln24, 3

]]></Node>
<StgValue><ssdm name="or_ln544"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="6">
<![CDATA[
:25  %zext_ln544 = zext i6 %or_ln544 to i8

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26  %add_ln544 = add i8 112, %zext_ln544

]]></Node>
<StgValue><ssdm name="add_ln544"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="8">
<![CDATA[
:27  %zext_ln544_1 = zext i8 %add_ln544 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_1"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %seedbuf_addr_3 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="seedbuf_addr_3"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:29  store i8 %trunc_ln5, i8* %seedbuf_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="210" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:31  %or_ln545 = or i6 %shl_ln24, 4

]]></Node>
<StgValue><ssdm name="or_ln545"/></StgValue>
</operation>

<operation id="211" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="6">
<![CDATA[
:32  %zext_ln545 = zext i6 %or_ln545 to i8

]]></Node>
<StgValue><ssdm name="zext_ln545"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:33  %add_ln545 = add i8 112, %zext_ln545

]]></Node>
<StgValue><ssdm name="add_ln545"/></StgValue>
</operation>

<operation id="213" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="8">
<![CDATA[
:34  %zext_ln545_1 = zext i8 %add_ln545 to i64

]]></Node>
<StgValue><ssdm name="zext_ln545_1"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %seedbuf_addr_4 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln545_1

]]></Node>
<StgValue><ssdm name="seedbuf_addr_4"/></StgValue>
</operation>

<operation id="215" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:36  store i8 %trunc_ln6, i8* %seedbuf_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln545"/></StgValue>
</operation>

<operation id="216" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:38  %or_ln546 = or i6 %shl_ln24, 5

]]></Node>
<StgValue><ssdm name="or_ln546"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="6">
<![CDATA[
:39  %zext_ln546 = zext i6 %or_ln546 to i8

]]></Node>
<StgValue><ssdm name="zext_ln546"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:40  %add_ln546 = add i8 112, %zext_ln546

]]></Node>
<StgValue><ssdm name="add_ln546"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="8">
<![CDATA[
:41  %zext_ln546_1 = zext i8 %add_ln546 to i64

]]></Node>
<StgValue><ssdm name="zext_ln546_1"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %seedbuf_addr_5 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln546_1

]]></Node>
<StgValue><ssdm name="seedbuf_addr_5"/></StgValue>
</operation>

<operation id="221" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:43  store i8 %trunc_ln7, i8* %seedbuf_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln546"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:45  %or_ln547 = or i6 %shl_ln24, 6

]]></Node>
<StgValue><ssdm name="or_ln547"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="6">
<![CDATA[
:46  %zext_ln547 = zext i6 %or_ln547 to i8

]]></Node>
<StgValue><ssdm name="zext_ln547"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:47  %add_ln547 = add i8 112, %zext_ln547

]]></Node>
<StgValue><ssdm name="add_ln547"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="8">
<![CDATA[
:48  %zext_ln547_1 = zext i8 %add_ln547 to i64

]]></Node>
<StgValue><ssdm name="zext_ln547_1"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %seedbuf_addr_6 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln547_1

]]></Node>
<StgValue><ssdm name="seedbuf_addr_6"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:50  store i8 %trunc_ln8, i8* %seedbuf_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln547"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:52  %or_ln548 = or i6 %shl_ln24, 7

]]></Node>
<StgValue><ssdm name="or_ln548"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="6">
<![CDATA[
:53  %zext_ln548 = zext i6 %or_ln548 to i8

]]></Node>
<StgValue><ssdm name="zext_ln548"/></StgValue>
</operation>

<operation id="230" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:54  %add_ln548 = add i8 112, %zext_ln548

]]></Node>
<StgValue><ssdm name="add_ln548"/></StgValue>
</operation>

<operation id="231" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="8">
<![CDATA[
:55  %zext_ln548_1 = zext i8 %add_ln548 to i64

]]></Node>
<StgValue><ssdm name="zext_ln548_1"/></StgValue>
</operation>

<operation id="232" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %seedbuf_addr_7 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln548_1

]]></Node>
<StgValue><ssdm name="seedbuf_addr_7"/></StgValue>
</operation>

<operation id="233" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:57  store i8 %trunc_ln9, i8* %seedbuf_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln548"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
:58  br label %3

]]></Node>
<StgValue><ssdm name="br_ln540"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="235" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
keccak_squeeze.exit:0  %i_0_i_i_i = phi i5 [ %i_44, %5 ], [ 0, %keccak_squeeze.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
keccak_squeeze.exit:1  %icmp_ln362_1 = icmp eq i5 %i_0_i_i_i, -7

]]></Node>
<StgValue><ssdm name="icmp_ln362_1"/></StgValue>
</operation>

<operation id="237" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
keccak_squeeze.exit:2  %empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
keccak_squeeze.exit:3  %i_44 = add i5 %i_0_i_i_i, 1

]]></Node>
<StgValue><ssdm name="i_44"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
keccak_squeeze.exit:4  br i1 %icmp_ln362_1, label %shake256.exit, label %5

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln363_1 = zext i5 %i_0_i_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln363_1"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %state_0_s_addr = getelementptr [25 x i64]* %state_0_s, i64 0, i64 %zext_ln363_1

]]></Node>
<StgValue><ssdm name="state_0_s_addr"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:2  store i64 0, i64* %state_0_s_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %keccak_squeeze.exit

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
shake256.exit:0  %empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 0, i64 0)

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
shake256.exit:1  br label %.preheader.i2

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="246" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.i2:0  %i_3_i1 = phi i4 [ %add_ln416, %load64.1.exit18.i ], [ 0, %shake256.exit ]

]]></Node>
<StgValue><ssdm name="i_3_i1"/></StgValue>
</operation>

<operation id="247" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="4">
<![CDATA[
.preheader.i2:1  %zext_ln416 = zext i4 %i_3_i1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln416"/></StgValue>
</operation>

<operation id="248" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i2:2  %empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="249" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i2:3  %icmp_ln416 = icmp eq i4 %i_3_i1, -6

]]></Node>
<StgValue><ssdm name="icmp_ln416"/></StgValue>
</operation>

<operation id="250" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i2:4  %add_ln416 = add i4 %i_3_i1, 1

]]></Node>
<StgValue><ssdm name="add_ln416"/></StgValue>
</operation>

<operation id="251" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i2:5  br i1 %icmp_ln416, label %keccak_absorb.3.exit, label %6

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>

<operation id="252" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:0  %shl_ln25 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_3_i1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln25"/></StgValue>
</operation>

<operation id="253" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="7">
<![CDATA[
:1  %zext_ln26 = zext i7 %shl_ln25 to i8

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="254" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="255" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
keccak_absorb.3.exit:0  %state_0_s_addr_1 = getelementptr [25 x i64]* %state_0_s, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="state_0_s_addr_1"/></StgValue>
</operation>

<operation id="256" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="5">
<![CDATA[
keccak_absorb.3.exit:1  %state_0_s_load = load i64* %state_0_s_addr_1, align 8

]]></Node>
<StgValue><ssdm name="state_0_s_load"/></StgValue>
</operation>

<operation id="257" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
keccak_absorb.3.exit:4  %state_0_s_addr_2 = getelementptr [25 x i64]* %state_0_s, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="state_0_s_addr_2"/></StgValue>
</operation>

<operation id="258" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="5">
<![CDATA[
keccak_absorb.3.exit:5  %state_0_s_load_1 = load i64* %state_0_s_addr_2, align 8

]]></Node>
<StgValue><ssdm name="state_0_s_load_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="259" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0_i5_i = phi i4 [ 0, %6 ], [ %i_45, %8 ]

]]></Node>
<StgValue><ssdm name="i_0_i5_i"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1  %r_0_i6_i = phi i64 [ 0, %6 ], [ %r, %8 ]

]]></Node>
<StgValue><ssdm name="r_0_i6_i"/></StgValue>
</operation>

<operation id="261" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln30 = icmp eq i4 %i_0_i5_i, -8

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="262" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="263" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %i_45 = add i4 %i_0_i5_i, 1

]]></Node>
<StgValue><ssdm name="i_45"/></StgValue>
</operation>

<operation id="264" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln30, label %load64.1.exit18.i, label %8

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
:0  %or_ln = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 -3, i4 %i_0_i5_i)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="266" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="7">
<![CDATA[
:1  %zext_ln31 = zext i7 %or_ln to i8

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="267" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %add_ln31 = add i8 %zext_ln26, %zext_ln31

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="268" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="8">
<![CDATA[
:3  %zext_ln31_18 = zext i8 %add_ln31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_18"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %seedbuf_addr_16 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln31_18

]]></Node>
<StgValue><ssdm name="seedbuf_addr_16"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8">
<![CDATA[
:5  %seedbuf_load = load i8* %seedbuf_addr_16, align 1

]]></Node>
<StgValue><ssdm name="seedbuf_load"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load64.1.exit18.i:0  %state_0_s_addr_4 = getelementptr [25 x i64]* %state_0_s, i64 0, i64 %zext_ln416

]]></Node>
<StgValue><ssdm name="state_0_s_addr_4"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="5">
<![CDATA[
load64.1.exit18.i:1  %state_0_s_load_3 = load i64* %state_0_s_addr_4, align 8

]]></Node>
<StgValue><ssdm name="state_0_s_load_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="273" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8">
<![CDATA[
:5  %seedbuf_load = load i8* %seedbuf_addr_16, align 1

]]></Node>
<StgValue><ssdm name="seedbuf_load"/></StgValue>
</operation>

<operation id="274" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="8">
<![CDATA[
:6  %zext_ln31_19 = zext i8 %seedbuf_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_19"/></StgValue>
</operation>

<operation id="275" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="4">
<![CDATA[
:7  %trunc_ln31 = trunc i4 %i_0_i5_i to i3

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="276" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:8  %shl_ln26 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln31, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln26"/></StgValue>
</operation>

<operation id="277" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="6">
<![CDATA[
:9  %zext_ln31_20 = zext i6 %shl_ln26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_20"/></StgValue>
</operation>

<operation id="278" st_id="21" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %shl_ln31 = shl i64 %zext_ln31_19, %zext_ln31_20

]]></Node>
<StgValue><ssdm name="shl_ln31"/></StgValue>
</operation>

<operation id="279" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %r = or i64 %shl_ln31, %r_0_i6_i

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="280" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %7

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="281" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="5">
<![CDATA[
load64.1.exit18.i:1  %state_0_s_load_3 = load i64* %state_0_s_addr_4, align 8

]]></Node>
<StgValue><ssdm name="state_0_s_load_3"/></StgValue>
</operation>

<operation id="282" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
load64.1.exit18.i:2  %xor_ln417 = xor i64 %state_0_s_load_3, %r_0_i6_i

]]></Node>
<StgValue><ssdm name="xor_ln417"/></StgValue>
</operation>

<operation id="283" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
load64.1.exit18.i:3  store i64 %xor_ln417, i64* %state_0_s_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln417"/></StgValue>
</operation>

<operation id="284" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
load64.1.exit18.i:4  br label %.preheader.i2

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="285" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="5">
<![CDATA[
keccak_absorb.3.exit:1  %state_0_s_load = load i64* %state_0_s_addr_1, align 8

]]></Node>
<StgValue><ssdm name="state_0_s_load"/></StgValue>
</operation>

<operation id="286" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
keccak_absorb.3.exit:2  %xor_ln450_1 = xor i64 %state_0_s_load, 31

]]></Node>
<StgValue><ssdm name="xor_ln450_1"/></StgValue>
</operation>

<operation id="287" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
keccak_absorb.3.exit:3  store i64 %xor_ln450_1, i64* %state_0_s_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln450"/></StgValue>
</operation>

<operation id="288" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="5">
<![CDATA[
keccak_absorb.3.exit:5  %state_0_s_load_1 = load i64* %state_0_s_addr_2, align 8

]]></Node>
<StgValue><ssdm name="state_0_s_load_1"/></StgValue>
</operation>

<operation id="289" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
keccak_absorb.3.exit:6  %xor_ln451_1 = xor i64 %state_0_s_load_1, -9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln451_1"/></StgValue>
</operation>

<operation id="290" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
keccak_absorb.3.exit:7  store i64 %xor_ln451_1, i64* %state_0_s_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="291" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
keccak_absorb.3.exit:8  call fastcc void @KeccakF1600_StatePer([25 x i64]* %state_0_s)

]]></Node>
<StgValue><ssdm name="call_ln536"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="292" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
keccak_absorb.3.exit:8  call fastcc void @KeccakF1600_StatePer([25 x i64]* %state_0_s)

]]></Node>
<StgValue><ssdm name="call_ln536"/></StgValue>
</operation>

<operation id="293" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
keccak_absorb.3.exit:9  br label %9

]]></Node>
<StgValue><ssdm name="br_ln540"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="294" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_3_i3 = phi i3 [ 0, %keccak_absorb.3.exit ], [ %add_ln540_1, %10 ]

]]></Node>
<StgValue><ssdm name="i_3_i3"/></StgValue>
</operation>

<operation id="295" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="3">
<![CDATA[
:1  %zext_ln540_1 = zext i3 %i_3_i3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln540_1"/></StgValue>
</operation>

<operation id="296" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="297" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln540_1 = icmp eq i3 %i_3_i3, -2

]]></Node>
<StgValue><ssdm name="icmp_ln540_1"/></StgValue>
</operation>

<operation id="298" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %add_ln540_1 = add i3 %i_3_i3, 1

]]></Node>
<StgValue><ssdm name="add_ln540_1"/></StgValue>
</operation>

<operation id="299" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln540_1, label %keccak_squeeze.1.exit.preheader, label %10

]]></Node>
<StgValue><ssdm name="br_ln540"/></StgValue>
</operation>

<operation id="300" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln540_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %state_0_s_addr_3 = getelementptr [25 x i64]* %state_0_s, i64 0, i64 %zext_ln540_1

]]></Node>
<StgValue><ssdm name="state_0_s_addr_3"/></StgValue>
</operation>

<operation id="301" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln540_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="5">
<![CDATA[
:1  %state_0_s_load_2 = load i64* %state_0_s_addr_3, align 8

]]></Node>
<StgValue><ssdm name="state_0_s_load_2"/></StgValue>
</operation>

<operation id="302" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln540_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
keccak_squeeze.1.exit.preheader:0  br label %keccak_squeeze.1.exit

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="303" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="5">
<![CDATA[
:1  %state_0_s_load_2 = load i64* %state_0_s_addr_3, align 8

]]></Node>
<StgValue><ssdm name="state_0_s_load_2"/></StgValue>
</operation>

<operation id="304" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="64">
<![CDATA[
:2  %trunc_ln541_1 = trunc i64 %state_0_s_load_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln541_1"/></StgValue>
</operation>

<operation id="305" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:3  %shl_ln541_1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_3_i3, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln541_1"/></StgValue>
</operation>

<operation id="306" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="6">
<![CDATA[
:4  %zext_ln541_2 = zext i6 %shl_ln541_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln541_2"/></StgValue>
</operation>

<operation id="307" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %add_ln541_1 = add i8 -96, %zext_ln541_2

]]></Node>
<StgValue><ssdm name="add_ln541_1"/></StgValue>
</operation>

<operation id="308" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="8">
<![CDATA[
:6  %zext_ln541_3 = zext i8 %add_ln541_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln541_3"/></StgValue>
</operation>

<operation id="309" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %seedbuf_addr_8 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln541_3

]]></Node>
<StgValue><ssdm name="seedbuf_addr_8"/></StgValue>
</operation>

<operation id="310" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  store i8 %trunc_ln541_1, i8* %seedbuf_addr_8, align 8

]]></Node>
<StgValue><ssdm name="store_ln541"/></StgValue>
</operation>

<operation id="311" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %trunc_ln542_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_0_s_load_2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln542_1"/></StgValue>
</operation>

<operation id="312" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:10  %or_ln542_1 = or i6 %shl_ln541_1, 1

]]></Node>
<StgValue><ssdm name="or_ln542_1"/></StgValue>
</operation>

<operation id="313" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="6">
<![CDATA[
:11  %zext_ln542_2 = zext i6 %or_ln542_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln542_2"/></StgValue>
</operation>

<operation id="314" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %add_ln542_1 = add i8 -96, %zext_ln542_2

]]></Node>
<StgValue><ssdm name="add_ln542_1"/></StgValue>
</operation>

<operation id="315" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="8">
<![CDATA[
:13  %zext_ln542_3 = zext i8 %add_ln542_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln542_3"/></StgValue>
</operation>

<operation id="316" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %seedbuf_addr_9 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln542_3

]]></Node>
<StgValue><ssdm name="seedbuf_addr_9"/></StgValue>
</operation>

<operation id="317" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15  store i8 %trunc_ln542_1, i8* %seedbuf_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln542"/></StgValue>
</operation>

<operation id="318" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %trunc_ln543_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_0_s_load_2, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln543_1"/></StgValue>
</operation>

<operation id="319" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:23  %trunc_ln544_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_0_s_load_2, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln544_1"/></StgValue>
</operation>

<operation id="320" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:30  %trunc_ln545_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_0_s_load_2, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="trunc_ln545_1"/></StgValue>
</operation>

<operation id="321" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:37  %trunc_ln546_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_0_s_load_2, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln546_1"/></StgValue>
</operation>

<operation id="322" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:44  %trunc_ln547_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_0_s_load_2, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="trunc_ln547_1"/></StgValue>
</operation>

<operation id="323" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:51  %trunc_ln548_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_0_s_load_2, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="trunc_ln548_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="324" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:17  %or_ln543_1 = or i6 %shl_ln541_1, 2

]]></Node>
<StgValue><ssdm name="or_ln543_1"/></StgValue>
</operation>

<operation id="325" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="6">
<![CDATA[
:18  %zext_ln543_2 = zext i6 %or_ln543_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln543_2"/></StgValue>
</operation>

<operation id="326" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %add_ln543_1 = add i8 -96, %zext_ln543_2

]]></Node>
<StgValue><ssdm name="add_ln543_1"/></StgValue>
</operation>

<operation id="327" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="8">
<![CDATA[
:20  %zext_ln543_3 = zext i8 %add_ln543_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln543_3"/></StgValue>
</operation>

<operation id="328" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %seedbuf_addr_10 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln543_3

]]></Node>
<StgValue><ssdm name="seedbuf_addr_10"/></StgValue>
</operation>

<operation id="329" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  store i8 %trunc_ln543_1, i8* %seedbuf_addr_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln543"/></StgValue>
</operation>

<operation id="330" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:24  %or_ln544_1 = or i6 %shl_ln541_1, 3

]]></Node>
<StgValue><ssdm name="or_ln544_1"/></StgValue>
</operation>

<operation id="331" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="6">
<![CDATA[
:25  %zext_ln544_2 = zext i6 %or_ln544_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln544_2"/></StgValue>
</operation>

<operation id="332" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26  %add_ln544_1 = add i8 -96, %zext_ln544_2

]]></Node>
<StgValue><ssdm name="add_ln544_1"/></StgValue>
</operation>

<operation id="333" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="8">
<![CDATA[
:27  %zext_ln544_3 = zext i8 %add_ln544_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_3"/></StgValue>
</operation>

<operation id="334" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %seedbuf_addr_11 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln544_3

]]></Node>
<StgValue><ssdm name="seedbuf_addr_11"/></StgValue>
</operation>

<operation id="335" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:29  store i8 %trunc_ln544_1, i8* %seedbuf_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="336" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:31  %or_ln545_1 = or i6 %shl_ln541_1, 4

]]></Node>
<StgValue><ssdm name="or_ln545_1"/></StgValue>
</operation>

<operation id="337" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="6">
<![CDATA[
:32  %zext_ln545_2 = zext i6 %or_ln545_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln545_2"/></StgValue>
</operation>

<operation id="338" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:33  %add_ln545_1 = add i8 -96, %zext_ln545_2

]]></Node>
<StgValue><ssdm name="add_ln545_1"/></StgValue>
</operation>

<operation id="339" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="8">
<![CDATA[
:34  %zext_ln545_3 = zext i8 %add_ln545_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln545_3"/></StgValue>
</operation>

<operation id="340" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %seedbuf_addr_12 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln545_3

]]></Node>
<StgValue><ssdm name="seedbuf_addr_12"/></StgValue>
</operation>

<operation id="341" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:36  store i8 %trunc_ln545_1, i8* %seedbuf_addr_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln545"/></StgValue>
</operation>

<operation id="342" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:38  %or_ln546_1 = or i6 %shl_ln541_1, 5

]]></Node>
<StgValue><ssdm name="or_ln546_1"/></StgValue>
</operation>

<operation id="343" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="6">
<![CDATA[
:39  %zext_ln546_2 = zext i6 %or_ln546_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln546_2"/></StgValue>
</operation>

<operation id="344" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:40  %add_ln546_1 = add i8 -96, %zext_ln546_2

]]></Node>
<StgValue><ssdm name="add_ln546_1"/></StgValue>
</operation>

<operation id="345" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="8">
<![CDATA[
:41  %zext_ln546_3 = zext i8 %add_ln546_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln546_3"/></StgValue>
</operation>

<operation id="346" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %seedbuf_addr_13 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln546_3

]]></Node>
<StgValue><ssdm name="seedbuf_addr_13"/></StgValue>
</operation>

<operation id="347" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:43  store i8 %trunc_ln546_1, i8* %seedbuf_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln546"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="348" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:45  %or_ln547_1 = or i6 %shl_ln541_1, 6

]]></Node>
<StgValue><ssdm name="or_ln547_1"/></StgValue>
</operation>

<operation id="349" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="6">
<![CDATA[
:46  %zext_ln547_2 = zext i6 %or_ln547_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln547_2"/></StgValue>
</operation>

<operation id="350" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:47  %add_ln547_1 = add i8 -96, %zext_ln547_2

]]></Node>
<StgValue><ssdm name="add_ln547_1"/></StgValue>
</operation>

<operation id="351" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="8">
<![CDATA[
:48  %zext_ln547_3 = zext i8 %add_ln547_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln547_3"/></StgValue>
</operation>

<operation id="352" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %seedbuf_addr_14 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln547_3

]]></Node>
<StgValue><ssdm name="seedbuf_addr_14"/></StgValue>
</operation>

<operation id="353" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:50  store i8 %trunc_ln547_1, i8* %seedbuf_addr_14, align 2

]]></Node>
<StgValue><ssdm name="store_ln547"/></StgValue>
</operation>

<operation id="354" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:52  %or_ln548_1 = or i6 %shl_ln541_1, 7

]]></Node>
<StgValue><ssdm name="or_ln548_1"/></StgValue>
</operation>

<operation id="355" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="6">
<![CDATA[
:53  %zext_ln548_2 = zext i6 %or_ln548_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln548_2"/></StgValue>
</operation>

<operation id="356" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:54  %add_ln548_1 = add i8 -96, %zext_ln548_2

]]></Node>
<StgValue><ssdm name="add_ln548_1"/></StgValue>
</operation>

<operation id="357" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="8">
<![CDATA[
:55  %zext_ln548_3 = zext i8 %add_ln548_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln548_3"/></StgValue>
</operation>

<operation id="358" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %seedbuf_addr_15 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln548_3

]]></Node>
<StgValue><ssdm name="seedbuf_addr_15"/></StgValue>
</operation>

<operation id="359" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:57  store i8 %trunc_ln548_1, i8* %seedbuf_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln548"/></StgValue>
</operation>

<operation id="360" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
:58  br label %9

]]></Node>
<StgValue><ssdm name="br_ln540"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="361" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
keccak_squeeze.1.exit:0  %i_0_i = phi i3 [ %i_47, %keccak_squeeze.1.exit.loopexit ], [ 0, %keccak_squeeze.1.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="362" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
keccak_squeeze.1.exit:1  %icmp_ln20 = icmp eq i3 %i_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="363" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
keccak_squeeze.1.exit:2  %empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="364" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
keccak_squeeze.1.exit:3  %i_47 = add i3 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i_47"/></StgValue>
</operation>

<operation id="365" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
keccak_squeeze.1.exit:4  br i1 %icmp_ln20, label %polyvec_matrix_expand.exit.preheader, label %.preheader.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="366" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="367" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
polyvec_matrix_expand.exit.preheader:0  br label %polyvec_matrix_expand.exit

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="368" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.i:0  %j_0_i = phi i3 [ %j, %11 ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="369" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i:1  %icmp_ln21 = icmp eq i3 %j_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="370" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  %empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="371" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i:3  %j = add i3 %j_0_i, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="372" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %icmp_ln21, label %keccak_squeeze.1.exit.loopexit, label %11

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="373" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="2" op_0_bw="3">
<![CDATA[
:0  %trunc_ln22 = trunc i3 %i_0_i to i2

]]></Node>
<StgValue><ssdm name="trunc_ln22"/></StgValue>
</operation>

<operation id="374" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="5" op_3_bw="3">
<![CDATA[
:1  %add_ln = call i10 @_ssdm_op_BitConcatenate.i10.i2.i5.i3(i2 %trunc_ln22, i5 0, i3 %j_0_i)

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="375" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="3" op_3_bw="3" op_4_bw="8" op_5_bw="10" op_6_bw="64" op_7_bw="0" op_8_bw="0">
<![CDATA[
:2  call fastcc void @poly_uniform([4096 x i23]* %mat_vec_coeffs, i3 %i_0_i, i3 %j_0_i, [208 x i8]* %seedbuf, i10 %add_ln)

]]></Node>
<StgValue><ssdm name="call_ln22"/></StgValue>
</operation>

<operation id="376" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
keccak_squeeze.1.exit.loopexit:0  br label %keccak_squeeze.1.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="377" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="3" op_3_bw="3" op_4_bw="8" op_5_bw="10" op_6_bw="64" op_7_bw="0" op_8_bw="0">
<![CDATA[
:2  call fastcc void @poly_uniform([4096 x i23]* %mat_vec_coeffs, i3 %i_0_i, i3 %j_0_i, [208 x i8]* %seedbuf, i10 %add_ln)

]]></Node>
<StgValue><ssdm name="call_ln22"/></StgValue>
</operation>

<operation id="378" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="379" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
polyvec_matrix_expand.exit:0  %i_0_i3 = phi i3 [ %i_70, %12 ], [ 0, %polyvec_matrix_expand.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i3"/></StgValue>
</operation>

<operation id="380" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
polyvec_matrix_expand.exit:1  %icmp_ln100 = icmp eq i3 %i_0_i3, -4

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="381" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
polyvec_matrix_expand.exit:2  %empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="382" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
polyvec_matrix_expand.exit:3  %i_70 = add i3 %i_0_i3, 1

]]></Node>
<StgValue><ssdm name="i_70"/></StgValue>
</operation>

<operation id="383" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
polyvec_matrix_expand.exit:4  br i1 %icmp_ln100, label %polyvecl_ntt.exit.preheader, label %12

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="384" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3" op_3_bw="23" op_4_bw="0">
<![CDATA[
:0  call fastcc void @ntt([1024 x i32]* %s1_vec_coeffs, i3 %i_0_i3)

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="385" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
polyvecl_ntt.exit.preheader:0  br label %polyvecl_ntt.exit

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="386" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3" op_3_bw="23" op_4_bw="0">
<![CDATA[
:0  call fastcc void @ntt([1024 x i32]* %s1_vec_coeffs, i3 %i_0_i3)

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="387" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %polyvec_matrix_expand.exit

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="388" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
polyvecl_ntt.exit:0  %i_0_i5 = phi i3 [ %i_71, %13 ], [ 0, %polyvecl_ntt.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i5"/></StgValue>
</operation>

<operation id="389" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
polyvecl_ntt.exit:1  %icmp_ln282 = icmp eq i3 %i_0_i5, -4

]]></Node>
<StgValue><ssdm name="icmp_ln282"/></StgValue>
</operation>

<operation id="390" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
polyvecl_ntt.exit:2  %empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="391" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
polyvecl_ntt.exit:3  %i_71 = add i3 %i_0_i5, 1

]]></Node>
<StgValue><ssdm name="i_71"/></StgValue>
</operation>

<operation id="392" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
polyvecl_ntt.exit:4  br i1 %icmp_ln282, label %polyveck_ntt.exit.preheader, label %13

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>

<operation id="393" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3" op_3_bw="23" op_4_bw="0">
<![CDATA[
:0  call fastcc void @ntt([1024 x i32]* %s2_vec_coeffs, i3 %i_0_i5)

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="394" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
polyveck_ntt.exit.preheader:0  br label %polyveck_ntt.exit

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="395" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3" op_3_bw="23" op_4_bw="0">
<![CDATA[
:0  call fastcc void @ntt([1024 x i32]* %s2_vec_coeffs, i3 %i_0_i5)

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="396" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %polyvecl_ntt.exit

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="397" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
polyveck_ntt.exit:0  %i_0_i7 = phi i3 [ %i_72, %14 ], [ 0, %polyveck_ntt.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i7"/></StgValue>
</operation>

<operation id="398" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
polyveck_ntt.exit:1  %icmp_ln282_1 = icmp eq i3 %i_0_i7, -4

]]></Node>
<StgValue><ssdm name="icmp_ln282_1"/></StgValue>
</operation>

<operation id="399" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
polyveck_ntt.exit:2  %empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="400" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
polyveck_ntt.exit:3  %i_72 = add i3 %i_0_i7, 1

]]></Node>
<StgValue><ssdm name="i_72"/></StgValue>
</operation>

<operation id="401" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
polyveck_ntt.exit:4  br i1 %icmp_ln282_1, label %polyveck_ntt.exit11.preheader, label %14

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>

<operation id="402" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3" op_3_bw="23" op_4_bw="0">
<![CDATA[
:0  call fastcc void @ntt([1024 x i32]* %t0_vec_coeffs, i3 %i_0_i7)

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="403" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
polyveck_ntt.exit11.preheader:0  br label %polyveck_ntt.exit11

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="404" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3" op_3_bw="23" op_4_bw="0">
<![CDATA[
:0  call fastcc void @ntt([1024 x i32]* %t0_vec_coeffs, i3 %i_0_i7)

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="405" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %polyveck_ntt.exit

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="406" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
polyveck_ntt.exit11:0  %nonce_0 = phi i16 [ %nonce, %.backedge ], [ 0, %polyveck_ntt.exit11.preheader ]

]]></Node>
<StgValue><ssdm name="nonce_0"/></StgValue>
</operation>

<operation id="407" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
polyveck_ntt.exit11:1  %nonce = add i16 %nonce_0, 1

]]></Node>
<StgValue><ssdm name="nonce"/></StgValue>
</operation>

<operation id="408" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="8" op_3_bw="16" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
polyveck_ntt.exit11:2  call fastcc void @polyvecl_uniform_gam([1024 x i19]* %y_vec_coeffs, [208 x i8]* %seedbuf, i16 %nonce_0)

]]></Node>
<StgValue><ssdm name="call_ln123"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="409" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="8" op_3_bw="16" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
polyveck_ntt.exit11:2  call fastcc void @polyvecl_uniform_gam([1024 x i19]* %y_vec_coeffs, [208 x i8]* %seedbuf, i16 %nonce_0)

]]></Node>
<StgValue><ssdm name="call_ln123"/></StgValue>
</operation>

<operation id="410" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
polyveck_ntt.exit11:3  br label %memcpy

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="411" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
memcpy:0  %phi_ln124 = phi i8 [ 0, %polyveck_ntt.exit11 ], [ %add_ln124, %memcpy ]

]]></Node>
<StgValue><ssdm name="phi_ln124"/></StgValue>
</operation>

<operation id="412" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
memcpy:1  %add_ln124 = add i8 %phi_ln124, 1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="413" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="8">
<![CDATA[
memcpy:2  %zext_ln124 = zext i8 %phi_ln124 to i64

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="414" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="10" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy:3  %y_vec_coeffs_addr = getelementptr [1024 x i19]* %y_vec_coeffs, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="415" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="19" op_0_bw="10">
<![CDATA[
memcpy:5  %y_vec_coeffs_load = load i19* %y_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_load"/></StgValue>
</operation>

<operation id="416" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
memcpy:8  %icmp_ln124 = icmp eq i8 %phi_ln124, -1

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="417" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy:4  %z_vec_coeffs_addr = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="418" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="19" op_0_bw="10">
<![CDATA[
memcpy:5  %y_vec_coeffs_load = load i19* %y_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_load"/></StgValue>
</operation>

<operation id="419" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="19">
<![CDATA[
memcpy:6  %sext_ln124 = sext i19 %y_vec_coeffs_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln124"/></StgValue>
</operation>

<operation id="420" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
memcpy:7  store i32 %sext_ln124, i32* %z_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="421" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy:9  %empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="422" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy:10  br i1 %icmp_ln124, label %memcpy1.preheader, label %memcpy

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="423" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
memcpy1.preheader:0  br label %memcpy1

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="424" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
memcpy1:0  %phi_ln124_1 = phi i8 [ %add_ln124_1, %memcpy1 ], [ 0, %memcpy1.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln124_1"/></StgValue>
</operation>

<operation id="425" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
memcpy1:1  %add_ln124_1 = add i8 %phi_ln124_1, 1

]]></Node>
<StgValue><ssdm name="add_ln124_1"/></StgValue>
</operation>

<operation id="426" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
memcpy1:2  %tmp_33 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 1, i8 %phi_ln124_1)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="427" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy1:3  %y_vec_coeffs_addr_1 = getelementptr [1024 x i19]* %y_vec_coeffs, i64 0, i64 %tmp_33

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_addr_1"/></StgValue>
</operation>

<operation id="428" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="19" op_0_bw="10">
<![CDATA[
memcpy1:5  %y_vec_coeffs_load_1 = load i19* %y_vec_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_load_1"/></StgValue>
</operation>

<operation id="429" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
memcpy1:8  %icmp_ln124_1 = icmp eq i8 %phi_ln124_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln124_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="430" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy1:4  %z_vec_coeffs_addr_1 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %tmp_33

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_addr_1"/></StgValue>
</operation>

<operation id="431" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="19" op_0_bw="10">
<![CDATA[
memcpy1:5  %y_vec_coeffs_load_1 = load i19* %y_vec_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_load_1"/></StgValue>
</operation>

<operation id="432" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="19">
<![CDATA[
memcpy1:6  %sext_ln124_1 = sext i19 %y_vec_coeffs_load_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln124_1"/></StgValue>
</operation>

<operation id="433" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
memcpy1:7  store i32 %sext_ln124_1, i32* %z_vec_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="434" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy1:9  %empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="435" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy1:10  br i1 %icmp_ln124_1, label %memcpy2.preheader, label %memcpy1

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="436" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
memcpy2.preheader:0  br label %memcpy2

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="437" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
memcpy2:0  %phi_ln124_2 = phi i8 [ %add_ln124_2, %memcpy2 ], [ 0, %memcpy2.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln124_2"/></StgValue>
</operation>

<operation id="438" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
memcpy2:1  %add_ln124_2 = add i8 %phi_ln124_2, 1

]]></Node>
<StgValue><ssdm name="add_ln124_2"/></StgValue>
</operation>

<operation id="439" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
memcpy2:2  %tmp_34 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 2, i8 %phi_ln124_2)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="440" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="10" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy2:3  %y_vec_coeffs_addr_2 = getelementptr [1024 x i19]* %y_vec_coeffs, i64 0, i64 %tmp_34

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_addr_2"/></StgValue>
</operation>

<operation id="441" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="19" op_0_bw="10">
<![CDATA[
memcpy2:5  %y_vec_coeffs_load_2 = load i19* %y_vec_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_load_2"/></StgValue>
</operation>

<operation id="442" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
memcpy2:8  %icmp_ln124_2 = icmp eq i8 %phi_ln124_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln124_2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="443" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy2:4  %z_vec_coeffs_addr_2 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %tmp_34

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_addr_2"/></StgValue>
</operation>

<operation id="444" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="19" op_0_bw="10">
<![CDATA[
memcpy2:5  %y_vec_coeffs_load_2 = load i19* %y_vec_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_load_2"/></StgValue>
</operation>

<operation id="445" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="19">
<![CDATA[
memcpy2:6  %sext_ln124_2 = sext i19 %y_vec_coeffs_load_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln124_2"/></StgValue>
</operation>

<operation id="446" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
memcpy2:7  store i32 %sext_ln124_2, i32* %z_vec_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="447" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy2:9  %empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="448" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy2:10  br i1 %icmp_ln124_2, label %memcpy3.preheader, label %memcpy2

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="449" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
memcpy3.preheader:0  br label %memcpy3

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="450" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
memcpy3:0  %phi_ln124_3 = phi i8 [ %add_ln124_3, %memcpy3 ], [ 0, %memcpy3.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln124_3"/></StgValue>
</operation>

<operation id="451" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
memcpy3:1  %add_ln124_3 = add i8 %phi_ln124_3, 1

]]></Node>
<StgValue><ssdm name="add_ln124_3"/></StgValue>
</operation>

<operation id="452" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
memcpy3:2  %tmp_35 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 3, i8 %phi_ln124_3)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="453" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="10" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy3:3  %y_vec_coeffs_addr_3 = getelementptr [1024 x i19]* %y_vec_coeffs, i64 0, i64 %tmp_35

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_addr_3"/></StgValue>
</operation>

<operation id="454" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="19" op_0_bw="10">
<![CDATA[
memcpy3:5  %y_vec_coeffs_load_3 = load i19* %y_vec_coeffs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_load_3"/></StgValue>
</operation>

<operation id="455" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
memcpy3:8  %icmp_ln124_3 = icmp eq i8 %phi_ln124_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln124_3"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="456" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy3:4  %z_vec_coeffs_addr_3 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %tmp_35

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_addr_3"/></StgValue>
</operation>

<operation id="457" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="19" op_0_bw="10">
<![CDATA[
memcpy3:5  %y_vec_coeffs_load_3 = load i19* %y_vec_coeffs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_load_3"/></StgValue>
</operation>

<operation id="458" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="19">
<![CDATA[
memcpy3:6  %sext_ln124_3 = sext i19 %y_vec_coeffs_load_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln124_3"/></StgValue>
</operation>

<operation id="459" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
memcpy3:7  store i32 %sext_ln124_3, i32* %z_vec_coeffs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="460" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy3:9  %empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="461" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy3:10  br i1 %icmp_ln124_3, label %.preheader87.preheader, label %memcpy3

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="462" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
.preheader87.preheader:0  br label %.preheader87

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="463" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader87:0  %i_0_i12 = phi i3 [ %i_73, %15 ], [ 0, %.preheader87.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i12"/></StgValue>
</operation>

<operation id="464" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader87:1  %icmp_ln100_1 = icmp eq i3 %i_0_i12, -4

]]></Node>
<StgValue><ssdm name="icmp_ln100_1"/></StgValue>
</operation>

<operation id="465" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader87:2  %empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="466" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader87:3  %i_73 = add i3 %i_0_i12, 1

]]></Node>
<StgValue><ssdm name="i_73"/></StgValue>
</operation>

<operation id="467" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader87:4  br i1 %icmp_ln100_1, label %polyvecl_ntt.exit16.preheader, label %15

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="468" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3" op_3_bw="23">
<![CDATA[
:0  call fastcc void @ntt([1024 x i32]* %z_vec_coeffs, i3 %i_0_i12)

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="469" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0">
<![CDATA[
polyvecl_ntt.exit16.preheader:0  br label %polyvecl_ntt.exit16

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="470" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3" op_3_bw="23">
<![CDATA[
:0  call fastcc void @ntt([1024 x i32]* %z_vec_coeffs, i3 %i_0_i12)

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="471" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader87

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="472" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
polyvecl_ntt.exit16:0  %i_0_i17 = phi i3 [ %i_74, %16 ], [ 0, %polyvecl_ntt.exit16.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i17"/></StgValue>
</operation>

<operation id="473" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
polyvecl_ntt.exit16:1  %icmp_ln28 = icmp eq i3 %i_0_i17, -4

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="474" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
polyvecl_ntt.exit16:2  %empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="475" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
polyvecl_ntt.exit16:3  %i_74 = add i3 %i_0_i17, 1

]]></Node>
<StgValue><ssdm name="i_74"/></StgValue>
</operation>

<operation id="476" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
polyvecl_ntt.exit16:4  br i1 %icmp_ln28, label %polyvec_matrix_pointwise_montgomery.exit, label %16

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="477" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3" op_3_bw="23" op_4_bw="32">
<![CDATA[
:0  call fastcc void @polyvecl_pointwise_a([1024 x i32]* %w1_vec_coeffs, i3 %i_0_i17, [4096 x i23]* %mat_vec_coeffs, [1024 x i32]* %z_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln29"/></StgValue>
</operation>

<operation id="478" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
polyvec_matrix_pointwise_montgomery.exit:0  call fastcc void @polyveck_reduce([1024 x i32]* %w1_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln129"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="479" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3" op_3_bw="23" op_4_bw="32">
<![CDATA[
:0  call fastcc void @polyvecl_pointwise_a([1024 x i32]* %w1_vec_coeffs, i3 %i_0_i17, [4096 x i23]* %mat_vec_coeffs, [1024 x i32]* %z_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln29"/></StgValue>
</operation>

<operation id="480" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %polyvecl_ntt.exit16

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="481" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
polyvec_matrix_pointwise_montgomery.exit:0  call fastcc void @polyveck_reduce([1024 x i32]* %w1_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln129"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="482" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="23" op_3_bw="0" op_4_bw="0">
<![CDATA[
polyvec_matrix_pointwise_montgomery.exit:1  call fastcc void @polyveck_invntt_tomo([1024 x i32]* %w1_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln130"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="483" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="23" op_3_bw="0" op_4_bw="0">
<![CDATA[
polyvec_matrix_pointwise_montgomery.exit:1  call fastcc void @polyveck_invntt_tomo([1024 x i32]* %w1_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln130"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="484" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
polyvec_matrix_pointwise_montgomery.exit:2  call fastcc void @polyveck_caddq([1024 x i32]* %w1_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln133"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="485" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
polyvec_matrix_pointwise_montgomery.exit:2  call fastcc void @polyveck_caddq([1024 x i32]* %w1_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln133"/></StgValue>
</operation>

<operation id="486" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
polyvec_matrix_pointwise_montgomery.exit:3  br label %poly_decompose.exit.i

]]></Node>
<StgValue><ssdm name="br_ln371"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="487" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
poly_decompose.exit.i:0  %i_0_i19 = phi i3 [ 0, %polyvec_matrix_pointwise_montgomery.exit ], [ %i_75, %poly_decompose.exit.i.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i19"/></StgValue>
</operation>

<operation id="488" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
poly_decompose.exit.i:1  %icmp_ln371 = icmp eq i3 %i_0_i19, -4

]]></Node>
<StgValue><ssdm name="icmp_ln371"/></StgValue>
</operation>

<operation id="489" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
poly_decompose.exit.i:2  %empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="490" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
poly_decompose.exit.i:3  %i_75 = add i3 %i_0_i19, 1

]]></Node>
<StgValue><ssdm name="i_75"/></StgValue>
</operation>

<operation id="491" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
poly_decompose.exit.i:4  br i1 %icmp_ln371, label %polyveck_decompose.exit, label %17

]]></Node>
<StgValue><ssdm name="br_ln371"/></StgValue>
</operation>

<operation id="492" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:0  %tmp_36 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0_i19, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="493" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="12" op_0_bw="11">
<![CDATA[
:1  %zext_ln221 = zext i11 %tmp_36 to i12

]]></Node>
<StgValue><ssdm name="zext_ln221"/></StgValue>
</operation>

<operation id="494" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %18

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="495" st_id="59" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
polyveck_decompose.exit:0  call fastcc void @polyveck_pack_w1([5720 x i8]* %sig, [1024 x i32]* %w1_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln135"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="496" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %i_0_i_i20 = phi i9 [ 0, %17 ], [ %i_77, %19 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i20"/></StgValue>
</operation>

<operation id="497" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln225 = icmp eq i9 %i_0_i_i20, -256

]]></Node>
<StgValue><ssdm name="icmp_ln225"/></StgValue>
</operation>

<operation id="498" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="499" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_77 = add i9 %i_0_i_i20, 1

]]></Node>
<StgValue><ssdm name="i_77"/></StgValue>
</operation>

<operation id="500" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln225, label %poly_decompose.exit.i.loopexit, label %19

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="501" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="9">
<![CDATA[
:0  %zext_ln226 = zext i9 %i_0_i_i20 to i12

]]></Node>
<StgValue><ssdm name="zext_ln226"/></StgValue>
</operation>

<operation id="502" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln226 = add i12 %zext_ln221, %zext_ln226

]]></Node>
<StgValue><ssdm name="add_ln226"/></StgValue>
</operation>

<operation id="503" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="12">
<![CDATA[
:2  %zext_ln226_1 = zext i12 %add_ln226 to i64

]]></Node>
<StgValue><ssdm name="zext_ln226_1"/></StgValue>
</operation>

<operation id="504" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %w1_vec_coeffs_addr = getelementptr [1024 x i32]* %w1_vec_coeffs, i64 0, i64 %zext_ln226_1

]]></Node>
<StgValue><ssdm name="w1_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="505" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="10">
<![CDATA[
:5  %w1_vec_coeffs_load = load i32* %w1_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="w1_vec_coeffs_load"/></StgValue>
</operation>

<operation id="506" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
poly_decompose.exit.i.loopexit:0  br label %poly_decompose.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="507" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %w0_vec_coeffs_addr = getelementptr [1024 x i32]* %w0_vec_coeffs, i64 0, i64 %zext_ln226_1

]]></Node>
<StgValue><ssdm name="w0_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="508" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="10">
<![CDATA[
:5  %w1_vec_coeffs_load = load i32* %w1_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="w1_vec_coeffs_load"/></StgValue>
</operation>

<operation id="509" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %add_ln42 = add nsw i32 127, %w1_vec_coeffs_load

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="510" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %trunc_ln10 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln42, i32 7, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="511" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="25">
<![CDATA[
:8  %a1 = sext i25 %trunc_ln10 to i32

]]></Node>
<StgValue><ssdm name="a1"/></StgValue>
</operation>

<operation id="512" st_id="61" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %mul_ln47 = mul nsw i32 11275, %a1

]]></Node>
<StgValue><ssdm name="mul_ln47"/></StgValue>
</operation>

<operation id="513" st_id="61" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln47 = add nsw i32 8388608, %mul_ln47

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="514" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %trunc_ln11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %add_ln47, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="515" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="9" op_0_bw="8">
<![CDATA[
:12  %sext_ln47 = sext i8 %trunc_ln11 to i9

]]></Node>
<StgValue><ssdm name="sext_ln47"/></StgValue>
</operation>

<operation id="516" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:13  %sub_ln48 = sub i9 43, %sext_ln47

]]></Node>
<StgValue><ssdm name="sub_ln48"/></StgValue>
</operation>

<operation id="517" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:14  %tmp = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sub_ln48, i32 8)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="518" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %xor_ln48 = xor i1 %tmp, true

]]></Node>
<StgValue><ssdm name="xor_ln48"/></StgValue>
</operation>

<operation id="519" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:16  %select_ln48 = select i1 %xor_ln48, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln48"/></StgValue>
</operation>

<operation id="520" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:17  %a1_1 = and i8 %select_ln48, %trunc_ln11

]]></Node>
<StgValue><ssdm name="a1_1"/></StgValue>
</operation>

<operation id="521" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="27" op_0_bw="8">
<![CDATA[
:18  %sext_ln48 = sext i8 %a1_1 to i27

]]></Node>
<StgValue><ssdm name="sext_ln48"/></StgValue>
</operation>

<operation id="522" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="8">
<![CDATA[
:19  %sext_ln48_1 = sext i8 %a1_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln48_1"/></StgValue>
</operation>

<operation id="523" st_id="61" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:20  %mul_ln51 = mul i27 -190464, %sext_ln48

]]></Node>
<StgValue><ssdm name="mul_ln51"/></StgValue>
</operation>

<operation id="524" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="27">
<![CDATA[
:21  %sext_ln51 = sext i27 %mul_ln51 to i32

]]></Node>
<StgValue><ssdm name="sext_ln51"/></StgValue>
</operation>

<operation id="525" st_id="61" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %add_ln51 = add i32 %sext_ln51, %w1_vec_coeffs_load

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="526" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %sub_ln52 = sub nsw i32 4190208, %add_ln51

]]></Node>
<StgValue><ssdm name="sub_ln52"/></StgValue>
</operation>

<operation id="527" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sub_ln52, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="528" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %select_ln52 = select i1 %tmp_13, i32 8380417, i32 0

]]></Node>
<StgValue><ssdm name="select_ln52"/></StgValue>
</operation>

<operation id="529" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %sub_ln52_1 = sub nsw i32 %add_ln51, %select_ln52

]]></Node>
<StgValue><ssdm name="sub_ln52_1"/></StgValue>
</operation>

<operation id="530" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:27  store i32 %sub_ln52_1, i32* %w0_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="531" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32">
<![CDATA[
:28  store i32 %sext_ln48_1, i32* %w1_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="532" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
:29  br label %18

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="533" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
polyveck_decompose.exit:0  call fastcc void @polyveck_pack_w1([5720 x i8]* %sig, [1024 x i32]* %w1_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln135"/></StgValue>
</operation>

<operation id="534" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
polyveck_decompose.exit:1  br label %20

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="535" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_0_i_i23 = phi i5 [ 0, %polyveck_decompose.exit ], [ %i_76, %21 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i23"/></StgValue>
</operation>

<operation id="536" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln362_2 = icmp eq i5 %i_0_i_i23, -7

]]></Node>
<StgValue><ssdm name="icmp_ln362_2"/></StgValue>
</operation>

<operation id="537" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_101 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="538" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_76 = add i5 %i_0_i_i23, 1

]]></Node>
<StgValue><ssdm name="i_76"/></StgValue>
</operation>

<operation id="539" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln362_2, label %shake256_init.1.exit28, label %21

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="540" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln363_2 = zext i5 %i_0_i_i23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln363_2"/></StgValue>
</operation>

<operation id="541" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %state_s_addr_13 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln363_2

]]></Node>
<StgValue><ssdm name="state_s_addr_13"/></StgValue>
</operation>

<operation id="542" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:2  store i64 0, i64* %state_s_addr_13, align 8

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="543" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %20

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="544" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
shake256_init.1.exit28:0  call fastcc void @keccak_absorb.3199([25 x i64]* %state_s, [208 x i8]* %seedbuf, i8 112)

]]></Node>
<StgValue><ssdm name="call_ln663"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="545" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
shake256_init.1.exit28:0  call fastcc void @keccak_absorb.3199([25 x i64]* %state_s, [208 x i8]* %seedbuf, i8 112)

]]></Node>
<StgValue><ssdm name="call_ln663"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="546" st_id="65" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="7" op_3_bw="8" op_4_bw="13" op_5_bw="64" op_6_bw="64" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="0">
<![CDATA[
shake256_init.1.exit28:1  %state_pos_1 = call fastcc i32 @keccak_absorb.2([25 x i64]* %state_s, i7 48, [5720 x i8]* %sig, i13 0, i64 768)

]]></Node>
<StgValue><ssdm name="state_pos_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="547" st_id="66" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="7" op_3_bw="8" op_4_bw="13" op_5_bw="64" op_6_bw="64" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="0">
<![CDATA[
shake256_init.1.exit28:1  %state_pos_1 = call fastcc i32 @keccak_absorb.2([25 x i64]* %state_s, i7 48, [5720 x i8]* %sig, i13 0, i64 768)

]]></Node>
<StgValue><ssdm name="state_pos_1"/></StgValue>
</operation>

<operation id="548" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
shake256_init.1.exit28:2  %i_s = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %state_pos_1, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="549" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="29">
<![CDATA[
shake256_init.1.exit28:7  %zext_ln450_6 = zext i29 %i_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln450_6"/></StgValue>
</operation>

<operation id="550" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
shake256_init.1.exit28:8  %state_s_addr_12 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln450_6

]]></Node>
<StgValue><ssdm name="state_s_addr_12"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="551" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="5" op_1_bw="32">
<![CDATA[
shake256_init.1.exit28:9  %state_s_load_8 = load i64* %state_s_addr_12, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_8"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="552" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="3" op_0_bw="32">
<![CDATA[
shake256_init.1.exit28:3  %trunc_ln450_1 = trunc i32 %state_pos_1 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln450_1"/></StgValue>
</operation>

<operation id="553" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
shake256_init.1.exit28:4  %shl_ln450_5 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln450_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln450_5"/></StgValue>
</operation>

<operation id="554" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="6">
<![CDATA[
shake256_init.1.exit28:5  %zext_ln450_5 = zext i6 %shl_ln450_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln450_5"/></StgValue>
</operation>

<operation id="555" st_id="68" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
shake256_init.1.exit28:6  %shl_ln450_1 = shl i64 31, %zext_ln450_5

]]></Node>
<StgValue><ssdm name="shl_ln450_1"/></StgValue>
</operation>

<operation id="556" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="5" op_1_bw="32">
<![CDATA[
shake256_init.1.exit28:9  %state_s_load_8 = load i64* %state_s_addr_12, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_8"/></StgValue>
</operation>

<operation id="557" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
shake256_init.1.exit28:10  %xor_ln450_2 = xor i64 %state_s_load_8, %shl_ln450_1

]]></Node>
<StgValue><ssdm name="xor_ln450_2"/></StgValue>
</operation>

<operation id="558" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
shake256_init.1.exit28:11  store i64 %xor_ln450_2, i64* %state_s_addr_12, align 8

]]></Node>
<StgValue><ssdm name="store_ln450"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="559" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
shake256_init.1.exit28:12  %state_s_load_9 = load i64* %state_s_addr_9, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_9"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="560" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
shake256_init.1.exit28:12  %state_s_load_9 = load i64* %state_s_addr_9, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_9"/></StgValue>
</operation>

<operation id="561" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
shake256_init.1.exit28:13  %xor_ln451_2 = xor i64 %state_s_load_9, -9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln451_2"/></StgValue>
</operation>

<operation id="562" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
shake256_init.1.exit28:14  store i64 %xor_ln451_2, i64* %state_s_addr_9, align 8

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="563" st_id="71" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
shake256_init.1.exit28:15  call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %state_s)

]]></Node>
<StgValue><ssdm name="call_ln536"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="564" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
shake256_init.1.exit28:15  call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %state_s)

]]></Node>
<StgValue><ssdm name="call_ln536"/></StgValue>
</operation>

<operation id="565" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
shake256_init.1.exit28:16  br label %22

]]></Node>
<StgValue><ssdm name="br_ln540"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="566" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_3_i47 = phi i3 [ 0, %shake256_init.1.exit28 ], [ %add_ln540_2, %23 ]

]]></Node>
<StgValue><ssdm name="i_3_i47"/></StgValue>
</operation>

<operation id="567" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="3">
<![CDATA[
:1  %zext_ln540_2 = zext i3 %i_3_i47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln540_2"/></StgValue>
</operation>

<operation id="568" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="569" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln540_2 = icmp eq i3 %i_3_i47, -4

]]></Node>
<StgValue><ssdm name="icmp_ln540_2"/></StgValue>
</operation>

<operation id="570" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %add_ln540_2 = add i3 %i_3_i47, 1

]]></Node>
<StgValue><ssdm name="add_ln540_2"/></StgValue>
</operation>

<operation id="571" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln540_2, label %keccak_squeeze.1191.exit, label %23

]]></Node>
<StgValue><ssdm name="br_ln540"/></StgValue>
</operation>

<operation id="572" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln540_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %state_s_addr_14 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln540_2

]]></Node>
<StgValue><ssdm name="state_s_addr_14"/></StgValue>
</operation>

<operation id="573" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln540_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="5">
<![CDATA[
:1  %state_s_load_10 = load i64* %state_s_addr_14, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_10"/></StgValue>
</operation>

<operation id="574" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln540_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="2" op_0_bw="3">
<![CDATA[
:3  %trunc_ln541_3 = trunc i3 %i_3_i47 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln541_3"/></StgValue>
</operation>

<operation id="575" st_id="73" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln540_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="64" op_4_bw="32" op_5_bw="0" op_6_bw="32">
<![CDATA[
keccak_squeeze.1191.exit:0  call fastcc void @poly_challenge([256 x i32]* %cp_coeffs, [5720 x i8]* %sig)

]]></Node>
<StgValue><ssdm name="call_ln142"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="576" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="5">
<![CDATA[
:1  %state_s_load_10 = load i64* %state_s_addr_14, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_10"/></StgValue>
</operation>

<operation id="577" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="64">
<![CDATA[
:2  %trunc_ln541_2 = trunc i64 %state_s_load_10 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln541_2"/></StgValue>
</operation>

<operation id="578" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:4  %shl_ln541_2 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln541_3, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln541_2"/></StgValue>
</operation>

<operation id="579" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="5">
<![CDATA[
:5  %zext_ln541_4 = zext i5 %shl_ln541_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln541_4"/></StgValue>
</operation>

<operation id="580" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sig_addr = getelementptr [5720 x i8]* %sig, i64 0, i64 %zext_ln541_4

]]></Node>
<StgValue><ssdm name="sig_addr"/></StgValue>
</operation>

<operation id="581" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:7  store i8 %trunc_ln541_2, i8* %sig_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln541"/></StgValue>
</operation>

<operation id="582" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %trunc_ln542_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_10, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln542_2"/></StgValue>
</operation>

<operation id="583" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:9  %or_ln542_2 = or i5 %shl_ln541_2, 1

]]></Node>
<StgValue><ssdm name="or_ln542_2"/></StgValue>
</operation>

<operation id="584" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="5">
<![CDATA[
:10  %zext_ln542_4 = zext i5 %or_ln542_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln542_4"/></StgValue>
</operation>

<operation id="585" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %sig_addr_1 = getelementptr [5720 x i8]* %sig, i64 0, i64 %zext_ln542_4

]]></Node>
<StgValue><ssdm name="sig_addr_1"/></StgValue>
</operation>

<operation id="586" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:12  store i8 %trunc_ln542_2, i8* %sig_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln542"/></StgValue>
</operation>

<operation id="587" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %trunc_ln543_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_10, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln543_2"/></StgValue>
</operation>

<operation id="588" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18  %trunc_ln544_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_10, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln544_2"/></StgValue>
</operation>

<operation id="589" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:23  %trunc_ln545_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_10, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="trunc_ln545_2"/></StgValue>
</operation>

<operation id="590" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:28  %trunc_ln546_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_10, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln546_2"/></StgValue>
</operation>

<operation id="591" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:33  %trunc_ln547_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_10, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="trunc_ln547_2"/></StgValue>
</operation>

<operation id="592" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:38  %trunc_ln548_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_10, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="trunc_ln548_2"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="593" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:14  %or_ln543_2 = or i5 %shl_ln541_2, 2

]]></Node>
<StgValue><ssdm name="or_ln543_2"/></StgValue>
</operation>

<operation id="594" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="5">
<![CDATA[
:15  %zext_ln543_4 = zext i5 %or_ln543_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln543_4"/></StgValue>
</operation>

<operation id="595" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %sig_addr_2 = getelementptr [5720 x i8]* %sig, i64 0, i64 %zext_ln543_4

]]></Node>
<StgValue><ssdm name="sig_addr_2"/></StgValue>
</operation>

<operation id="596" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:17  store i8 %trunc_ln543_2, i8* %sig_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln543"/></StgValue>
</operation>

<operation id="597" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:19  %or_ln544_2 = or i5 %shl_ln541_2, 3

]]></Node>
<StgValue><ssdm name="or_ln544_2"/></StgValue>
</operation>

<operation id="598" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="5">
<![CDATA[
:20  %zext_ln544_4 = zext i5 %or_ln544_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_4"/></StgValue>
</operation>

<operation id="599" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %sig_addr_3 = getelementptr [5720 x i8]* %sig, i64 0, i64 %zext_ln544_4

]]></Node>
<StgValue><ssdm name="sig_addr_3"/></StgValue>
</operation>

<operation id="600" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:22  store i8 %trunc_ln544_2, i8* %sig_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="601" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:24  %or_ln545_2 = or i5 %shl_ln541_2, 4

]]></Node>
<StgValue><ssdm name="or_ln545_2"/></StgValue>
</operation>

<operation id="602" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="5">
<![CDATA[
:25  %zext_ln545_4 = zext i5 %or_ln545_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln545_4"/></StgValue>
</operation>

<operation id="603" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %sig_addr_4 = getelementptr [5720 x i8]* %sig, i64 0, i64 %zext_ln545_4

]]></Node>
<StgValue><ssdm name="sig_addr_4"/></StgValue>
</operation>

<operation id="604" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:27  store i8 %trunc_ln545_2, i8* %sig_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln545"/></StgValue>
</operation>

<operation id="605" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:29  %or_ln546_2 = or i5 %shl_ln541_2, 5

]]></Node>
<StgValue><ssdm name="or_ln546_2"/></StgValue>
</operation>

<operation id="606" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="5">
<![CDATA[
:30  %zext_ln546_4 = zext i5 %or_ln546_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln546_4"/></StgValue>
</operation>

<operation id="607" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %sig_addr_5 = getelementptr [5720 x i8]* %sig, i64 0, i64 %zext_ln546_4

]]></Node>
<StgValue><ssdm name="sig_addr_5"/></StgValue>
</operation>

<operation id="608" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:32  store i8 %trunc_ln546_2, i8* %sig_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln546"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="609" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:34  %or_ln547_2 = or i5 %shl_ln541_2, 6

]]></Node>
<StgValue><ssdm name="or_ln547_2"/></StgValue>
</operation>

<operation id="610" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="5">
<![CDATA[
:35  %zext_ln547_4 = zext i5 %or_ln547_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln547_4"/></StgValue>
</operation>

<operation id="611" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %sig_addr_6 = getelementptr [5720 x i8]* %sig, i64 0, i64 %zext_ln547_4

]]></Node>
<StgValue><ssdm name="sig_addr_6"/></StgValue>
</operation>

<operation id="612" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:37  store i8 %trunc_ln547_2, i8* %sig_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln547"/></StgValue>
</operation>

<operation id="613" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:39  %or_ln548_2 = or i5 %shl_ln541_2, 7

]]></Node>
<StgValue><ssdm name="or_ln548_2"/></StgValue>
</operation>

<operation id="614" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="5">
<![CDATA[
:40  %zext_ln548_4 = zext i5 %or_ln548_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln548_4"/></StgValue>
</operation>

<operation id="615" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %sig_addr_7 = getelementptr [5720 x i8]* %sig, i64 0, i64 %zext_ln548_4

]]></Node>
<StgValue><ssdm name="sig_addr_7"/></StgValue>
</operation>

<operation id="616" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:42  store i8 %trunc_ln548_2, i8* %sig_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln548"/></StgValue>
</operation>

<operation id="617" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
:43  br label %22

]]></Node>
<StgValue><ssdm name="br_ln540"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="618" st_id="78" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="64" op_4_bw="32" op_5_bw="0" op_6_bw="32">
<![CDATA[
keccak_squeeze.1191.exit:0  call fastcc void @poly_challenge([256 x i32]* %cp_coeffs, [5720 x i8]* %sig)

]]></Node>
<StgValue><ssdm name="call_ln142"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="619" st_id="79" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="23" op_3_bw="0" op_4_bw="0">
<![CDATA[
keccak_squeeze.1191.exit:1  call fastcc void @ntt.1([256 x i32]* %cp_coeffs) nounwind

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="620" st_id="80" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="23" op_3_bw="0" op_4_bw="0">
<![CDATA[
keccak_squeeze.1191.exit:1  call fastcc void @ntt.1([256 x i32]* %cp_coeffs) nounwind

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="621" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
keccak_squeeze.1191.exit:2  br label %poly_pointwise_montgomery.2.exit.i

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="622" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
poly_pointwise_montgomery.2.exit.i:0  %i_0_i43 = phi i3 [ 0, %keccak_squeeze.1191.exit ], [ %i_78, %poly_pointwise_montgomery.2.exit.i.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i43"/></StgValue>
</operation>

<operation id="623" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
poly_pointwise_montgomery.2.exit.i:1  %icmp_ln114 = icmp eq i3 %i_0_i43, -4

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="624" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
poly_pointwise_montgomery.2.exit.i:2  %empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="625" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
poly_pointwise_montgomery.2.exit.i:3  %i_78 = add i3 %i_0_i43, 1

]]></Node>
<StgValue><ssdm name="i_78"/></StgValue>
</operation>

<operation id="626" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
poly_pointwise_montgomery.2.exit.i:4  br i1 %icmp_ln114, label %polyvecl_pointwise_poly_montgomery.exit.preheader, label %24

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="627" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:0  %tmp_37 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0_i43, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="628" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="12" op_0_bw="11">
<![CDATA[
:1  %zext_ln176 = zext i11 %tmp_37 to i12

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="629" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %25

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="630" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0">
<![CDATA[
polyvecl_pointwise_poly_montgomery.exit.preheader:0  br label %polyvecl_pointwise_poly_montgomery.exit

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="631" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %i_0_i_i44 = phi i9 [ 0, %24 ], [ %i_80, %26 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i44"/></StgValue>
</operation>

<operation id="632" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln180 = icmp eq i9 %i_0_i_i44, -256

]]></Node>
<StgValue><ssdm name="icmp_ln180"/></StgValue>
</operation>

<operation id="633" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="634" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_80 = add i9 %i_0_i_i44, 1

]]></Node>
<StgValue><ssdm name="i_80"/></StgValue>
</operation>

<operation id="635" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln180, label %poly_pointwise_montgomery.2.exit.i.loopexit, label %26

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="636" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="9">
<![CDATA[
:0  %zext_ln181 = zext i9 %i_0_i_i44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln181"/></StgValue>
</operation>

<operation id="637" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="12" op_0_bw="9">
<![CDATA[
:1  %zext_ln181_15 = zext i9 %i_0_i_i44 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_15"/></StgValue>
</operation>

<operation id="638" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %add_ln181 = add i12 %zext_ln181_15, %zext_ln176

]]></Node>
<StgValue><ssdm name="add_ln181"/></StgValue>
</operation>

<operation id="639" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="12">
<![CDATA[
:3  %zext_ln181_16 = zext i12 %add_ln181 to i64

]]></Node>
<StgValue><ssdm name="zext_ln181_16"/></StgValue>
</operation>

<operation id="640" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %s1_vec_coeffs_addr = getelementptr [1024 x i32]* %s1_vec_coeffs, i64 0, i64 %zext_ln181_16

]]></Node>
<StgValue><ssdm name="s1_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="641" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %cp_coeffs_addr = getelementptr [256 x i32]* %cp_coeffs, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="cp_coeffs_addr"/></StgValue>
</operation>

<operation id="642" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="8">
<![CDATA[
:7  %cp_coeffs_load = load i32* %cp_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="cp_coeffs_load"/></StgValue>
</operation>

<operation id="643" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="10">
<![CDATA[
:9  %s1_vec_coeffs_load = load i32* %s1_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="s1_vec_coeffs_load"/></StgValue>
</operation>

<operation id="644" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
poly_pointwise_montgomery.2.exit.i.loopexit:0  br label %poly_pointwise_montgomery.2.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="645" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %z_vec_coeffs_addr_4 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %zext_ln181_16

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_addr_4"/></StgValue>
</operation>

<operation id="646" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="8">
<![CDATA[
:7  %cp_coeffs_load = load i32* %cp_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="cp_coeffs_load"/></StgValue>
</operation>

<operation id="647" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="32">
<![CDATA[
:8  %sext_ln181 = sext i32 %cp_coeffs_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln181"/></StgValue>
</operation>

<operation id="648" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="10">
<![CDATA[
:9  %s1_vec_coeffs_load = load i32* %s1_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="s1_vec_coeffs_load"/></StgValue>
</operation>

<operation id="649" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="32">
<![CDATA[
:10  %sext_ln181_5 = sext i32 %s1_vec_coeffs_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln181_5"/></StgValue>
</operation>

<operation id="650" st_id="83" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %mul_ln181 = mul nsw i64 %sext_ln181_5, %sext_ln181

]]></Node>
<StgValue><ssdm name="mul_ln181"/></StgValue>
</operation>

<operation id="651" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="64">
<![CDATA[
:12  %trunc_ln18 = trunc i64 %mul_ln181 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</operation>

<operation id="652" st_id="83" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %t = mul nsw i32 58728449, %trunc_ln18

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="653" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="55" op_0_bw="32">
<![CDATA[
:14  %sext_ln19 = sext i32 %t to i55

]]></Node>
<StgValue><ssdm name="sext_ln19"/></StgValue>
</operation>

<operation id="654" st_id="83" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
:15  %mul_ln19 = mul i55 -8380417, %sext_ln19

]]></Node>
<StgValue><ssdm name="mul_ln19"/></StgValue>
</operation>

<operation id="655" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="55">
<![CDATA[
:16  %sext_ln19_14 = sext i55 %mul_ln19 to i64

]]></Node>
<StgValue><ssdm name="sext_ln19_14"/></StgValue>
</operation>

<operation id="656" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %add_ln19 = add i64 %sext_ln19_14, %mul_ln181

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="657" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18  %t_13 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %add_ln19, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="t_13"/></StgValue>
</operation>

<operation id="658" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:19  store i32 %t_13, i32* %z_vec_coeffs_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="659" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %25

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="660" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
polyvecl_pointwise_poly_montgomery.exit:0  %i_0_i49 = phi i3 [ %i_79, %27 ], [ 0, %polyvecl_pointwise_poly_montgomery.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i49"/></StgValue>
</operation>

<operation id="661" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
polyvecl_pointwise_poly_montgomery.exit:1  %icmp_ln107 = icmp eq i3 %i_0_i49, -4

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="662" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
polyvecl_pointwise_poly_montgomery.exit:2  %empty_105 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="663" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
polyvecl_pointwise_poly_montgomery.exit:3  %i_79 = add i3 %i_0_i49, 1

]]></Node>
<StgValue><ssdm name="i_79"/></StgValue>
</operation>

<operation id="664" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
polyvecl_pointwise_poly_montgomery.exit:4  br i1 %icmp_ln107, label %polyvecl_invntt_tomont.exit.preheader, label %27

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="665" st_id="84" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3" op_3_bw="23">
<![CDATA[
:0  call fastcc void @invntt_tomont([1024 x i32]* %z_vec_coeffs, i3 %i_0_i49)

]]></Node>
<StgValue><ssdm name="call_ln160"/></StgValue>
</operation>

<operation id="666" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0">
<![CDATA[
polyvecl_invntt_tomont.exit.preheader:0  br label %polyvecl_invntt_tomont.exit

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="667" st_id="85" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3" op_3_bw="23">
<![CDATA[
:0  call fastcc void @invntt_tomont([1024 x i32]* %z_vec_coeffs, i3 %i_0_i49)

]]></Node>
<StgValue><ssdm name="call_ln160"/></StgValue>
</operation>

<operation id="668" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %polyvecl_pointwise_poly_montgomery.exit

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="669" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
polyvecl_invntt_tomont.exit:0  %i_0_i51 = phi i3 [ %i_81, %polyvecl_invntt_tomont.exit.loopexit ], [ 0, %polyvecl_invntt_tomont.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i51"/></StgValue>
</operation>

<operation id="670" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
polyvecl_invntt_tomont.exit:1  %icmp_ln85 = icmp eq i3 %i_0_i51, -4

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="671" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
polyvecl_invntt_tomont.exit:2  %empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="672" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
polyvecl_invntt_tomont.exit:3  %i_81 = add i3 %i_0_i51, 1

]]></Node>
<StgValue><ssdm name="i_81"/></StgValue>
</operation>

<operation id="673" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
polyvecl_invntt_tomont.exit:4  br i1 %icmp_ln85, label %polyvecl_add.exit.preheader, label %28

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="674" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:0  %tmp_38 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0_i51, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="675" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="12" op_0_bw="11">
<![CDATA[
:1  %zext_ln83 = zext i11 %tmp_38 to i12

]]></Node>
<StgValue><ssdm name="zext_ln83"/></StgValue>
</operation>

<operation id="676" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %29

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="677" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
polyvecl_add.exit.preheader:0  br label %polyvecl_add.exit

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="678" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %i_0_i_i52 = phi i9 [ 0, %28 ], [ %i_83, %30 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i52"/></StgValue>
</operation>

<operation id="679" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln87 = icmp eq i9 %i_0_i_i52, -256

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="680" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_107 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="681" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_83 = add i9 %i_0_i_i52, 1

]]></Node>
<StgValue><ssdm name="i_83"/></StgValue>
</operation>

<operation id="682" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln87, label %polyvecl_invntt_tomont.exit.loopexit, label %30

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="683" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="12" op_0_bw="9">
<![CDATA[
:0  %zext_ln88 = zext i9 %i_0_i_i52 to i12

]]></Node>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</operation>

<operation id="684" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln88_3 = add i12 %zext_ln83, %zext_ln88

]]></Node>
<StgValue><ssdm name="add_ln88_3"/></StgValue>
</operation>

<operation id="685" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="12">
<![CDATA[
:2  %zext_ln88_4 = zext i12 %add_ln88_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln88_4"/></StgValue>
</operation>

<operation id="686" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="10" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %y_vec_coeffs_addr_4 = getelementptr [1024 x i19]* %y_vec_coeffs, i64 0, i64 %zext_ln88_4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_addr_4"/></StgValue>
</operation>

<operation id="687" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %z_vec_coeffs_addr_5 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %zext_ln88_4

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_addr_5"/></StgValue>
</operation>

<operation id="688" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="10">
<![CDATA[
:5  %z_vec_coeffs_load = load i32* %z_vec_coeffs_addr_5, align 4

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_load"/></StgValue>
</operation>

<operation id="689" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="19" op_0_bw="10">
<![CDATA[
:6  %y_vec_coeffs_load_4 = load i19* %y_vec_coeffs_addr_4, align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_load_4"/></StgValue>
</operation>

<operation id="690" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
polyvecl_invntt_tomont.exit.loopexit:0  br label %polyvecl_invntt_tomont.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="691" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="10">
<![CDATA[
:5  %z_vec_coeffs_load = load i32* %z_vec_coeffs_addr_5, align 4

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_load"/></StgValue>
</operation>

<operation id="692" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="19" op_0_bw="10">
<![CDATA[
:6  %y_vec_coeffs_load_4 = load i19* %y_vec_coeffs_addr_4, align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_load_4"/></StgValue>
</operation>

<operation id="693" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="19">
<![CDATA[
:7  %sext_ln88 = sext i19 %y_vec_coeffs_load_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln88"/></StgValue>
</operation>

<operation id="694" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln88 = add nsw i32 %z_vec_coeffs_load, %sext_ln88

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="695" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32">
<![CDATA[
:9  store i32 %add_ln88, i32* %z_vec_coeffs_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="696" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %29

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="697" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
polyvecl_add.exit:0  %i_0_i59 = phi i3 [ %i_82, %polyvecl_add.exit.loopexit ], [ 0, %polyvecl_add.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i59"/></StgValue>
</operation>

<operation id="698" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
polyvecl_add.exit:1  %icmp_ln53 = icmp eq i3 %i_0_i59, -4

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="699" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
polyvecl_add.exit:2  %empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="700" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
polyvecl_add.exit:3  %i_82 = add i3 %i_0_i59, 1

]]></Node>
<StgValue><ssdm name="i_82"/></StgValue>
</operation>

<operation id="701" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
polyvecl_add.exit:4  br i1 %icmp_ln53, label %polyvecl_reduce.exit.preheader, label %31

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="702" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:0  %tmp_39 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0_i59, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="703" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="12" op_0_bw="11">
<![CDATA[
:1  %zext_ln28 = zext i11 %tmp_39 to i12

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="704" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %32

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="705" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
polyvecl_reduce.exit.preheader:0  br label %polyvecl_reduce.exit

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="706" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %i_0_i_i60 = phi i9 [ 0, %31 ], [ %i_85, %33 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i60"/></StgValue>
</operation>

<operation id="707" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln32 = icmp eq i9 %i_0_i_i60, -256

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="708" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_109 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="709" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_85 = add i9 %i_0_i_i60, 1

]]></Node>
<StgValue><ssdm name="i_85"/></StgValue>
</operation>

<operation id="710" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln32, label %polyvecl_add.exit.loopexit, label %33

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="711" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="12" op_0_bw="9">
<![CDATA[
:0  %zext_ln33 = zext i9 %i_0_i_i60 to i12

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="712" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln33 = add i12 %zext_ln28, %zext_ln33

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="713" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="12">
<![CDATA[
:2  %zext_ln33_2 = zext i12 %add_ln33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln33_2"/></StgValue>
</operation>

<operation id="714" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %z_vec_coeffs_addr_6 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %zext_ln33_2

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_addr_6"/></StgValue>
</operation>

<operation id="715" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="10">
<![CDATA[
:4  %z_vec_coeffs_load_1 = load i32* %z_vec_coeffs_addr_6, align 4

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_load_1"/></StgValue>
</operation>

<operation id="716" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0">
<![CDATA[
polyvecl_add.exit.loopexit:0  br label %polyvecl_add.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="717" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="10">
<![CDATA[
:4  %z_vec_coeffs_load_1 = load i32* %z_vec_coeffs_addr_6, align 4

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_load_1"/></StgValue>
</operation>

<operation id="718" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln36 = add nsw i32 %z_vec_coeffs_load_1, 4194304

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="719" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="9" op_0_bw="9" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %trunc_ln12 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %add_ln36, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="720" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="9">
<![CDATA[
:7  %t_14 = sext i9 %trunc_ln12 to i32

]]></Node>
<StgValue><ssdm name="t_14"/></StgValue>
</operation>

<operation id="721" st_id="91" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %mul_ln37 = mul i32 %t_14, -8380417

]]></Node>
<StgValue><ssdm name="mul_ln37"/></StgValue>
</operation>

<operation id="722" st_id="91" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %t_15 = add i32 %mul_ln37, %z_vec_coeffs_load_1

]]></Node>
<StgValue><ssdm name="t_15"/></StgValue>
</operation>

<operation id="723" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32">
<![CDATA[
:10  store i32 %t_15, i32* %z_vec_coeffs_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="724" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %32

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="725" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
polyvecl_reduce.exit:0  %i_0_i85 = phi i3 [ %i_84, %polyvecl_reduce.exit.loopexit ], [ 0, %polyvecl_reduce.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i85"/></StgValue>
</operation>

<operation id="726" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
polyvecl_reduce.exit:1  %icmp_ln158 = icmp eq i3 %i_0_i85, -4

]]></Node>
<StgValue><ssdm name="icmp_ln158"/></StgValue>
</operation>

<operation id="727" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
polyvecl_reduce.exit:2  %empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="728" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
polyvecl_reduce.exit:3  %i_84 = add i3 %i_0_i85, 1

]]></Node>
<StgValue><ssdm name="i_84"/></StgValue>
</operation>

<operation id="729" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
polyvecl_reduce.exit:4  br i1 %icmp_ln158, label %polyvecl_chknorm.exit, label %34

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="730" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:0  %tmp_40 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0_i85, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="731" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="12" op_0_bw="11">
<![CDATA[
:1  %zext_ln287 = zext i11 %tmp_40 to i12

]]></Node>
<StgValue><ssdm name="zext_ln287"/></StgValue>
</operation>

<operation id="732" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="733" st_id="92" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
polyvecl_chknorm.exit:0  call fastcc void @polyveck_pointwise_p([1024 x i32]* %h_vec_coeffs, [256 x i32]* %cp_coeffs, [1024 x i32]* %s2_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln155"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="734" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader.i.i:0  %i_0_i_i86 = phi i9 [ 0, %34 ], [ %i_87, %35 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i86"/></StgValue>
</operation>

<operation id="735" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.i.i:1  %icmp_ln298 = icmp eq i9 %i_0_i_i86, -256

]]></Node>
<StgValue><ssdm name="icmp_ln298"/></StgValue>
</operation>

<operation id="736" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i.i:2  %empty_111 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 256, i64 128) nounwind

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="737" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.i.i:3  %i_87 = add i9 %i_0_i_i86, 1

]]></Node>
<StgValue><ssdm name="i_87"/></StgValue>
</operation>

<operation id="738" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i:4  br i1 %icmp_ln298, label %polyvecl_reduce.exit.loopexit, label %35

]]></Node>
<StgValue><ssdm name="br_ln298"/></StgValue>
</operation>

<operation id="739" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="12" op_0_bw="9">
<![CDATA[
:0  %zext_ln300 = zext i9 %i_0_i_i86 to i12

]]></Node>
<StgValue><ssdm name="zext_ln300"/></StgValue>
</operation>

<operation id="740" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln300 = add i12 %zext_ln287, %zext_ln300

]]></Node>
<StgValue><ssdm name="add_ln300"/></StgValue>
</operation>

<operation id="741" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="12">
<![CDATA[
:2  %zext_ln300_2 = zext i12 %add_ln300 to i64

]]></Node>
<StgValue><ssdm name="zext_ln300_2"/></StgValue>
</operation>

<operation id="742" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %z_vec_coeffs_addr_7 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %zext_ln300_2

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_addr_7"/></StgValue>
</operation>

<operation id="743" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="10">
<![CDATA[
:4  %z_vec_coeffs_load_2 = load i32* %z_vec_coeffs_addr_7, align 4

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_load_2"/></StgValue>
</operation>

<operation id="744" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
polyvecl_reduce.exit.loopexit:0  br label %polyvecl_reduce.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="745" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="10">
<![CDATA[
:4  %z_vec_coeffs_load_2 = load i32* %z_vec_coeffs_addr_7, align 4

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_load_2"/></StgValue>
</operation>

<operation id="746" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %z_vec_coeffs_load_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="747" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %t_16 = select i1 %tmp_14, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="t_16"/></StgValue>
</operation>

<operation id="748" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %shl_ln301 = shl i32 %z_vec_coeffs_load_2, 1

]]></Node>
<StgValue><ssdm name="shl_ln301"/></StgValue>
</operation>

<operation id="749" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %and_ln301 = and i32 %shl_ln301, %t_16

]]></Node>
<StgValue><ssdm name="and_ln301"/></StgValue>
</operation>

<operation id="750" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %t_17 = sub nsw i32 %z_vec_coeffs_load_2, %and_ln301

]]></Node>
<StgValue><ssdm name="t_17"/></StgValue>
</operation>

<operation id="751" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %icmp_ln303 = icmp slt i32 %t_17, 130994

]]></Node>
<StgValue><ssdm name="icmp_ln303"/></StgValue>
</operation>

<operation id="752" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %icmp_ln303, label %.preheader.i.i, label %.backedge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln303"/></StgValue>
</operation>

<operation id="753" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0">
<![CDATA[
.backedge.loopexit:0  br label %.backedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="754" st_id="95" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
polyvecl_chknorm.exit:0  call fastcc void @polyveck_pointwise_p([1024 x i32]* %h_vec_coeffs, [256 x i32]* %cp_coeffs, [1024 x i32]* %s2_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln155"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="755" st_id="96" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="23" op_3_bw="0" op_4_bw="0">
<![CDATA[
polyvecl_chknorm.exit:1  call fastcc void @polyveck_invntt_tomo([1024 x i32]* %h_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="756" st_id="97" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="23" op_3_bw="0" op_4_bw="0">
<![CDATA[
polyvecl_chknorm.exit:1  call fastcc void @polyveck_invntt_tomo([1024 x i32]* %h_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="757" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0">
<![CDATA[
polyvecl_chknorm.exit:2  br label %poly_sub.exit.i

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="758" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
poly_sub.exit.i:0  %i_0_i66 = phi i3 [ 0, %polyvecl_chknorm.exit ], [ %i_86, %poly_sub.exit.i.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i66"/></StgValue>
</operation>

<operation id="759" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
poly_sub.exit.i:1  %icmp_ln252 = icmp eq i3 %i_0_i66, -4

]]></Node>
<StgValue><ssdm name="icmp_ln252"/></StgValue>
</operation>

<operation id="760" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
poly_sub.exit.i:2  %empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="761" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
poly_sub.exit.i:3  %i_86 = add i3 %i_0_i66, 1

]]></Node>
<StgValue><ssdm name="i_86"/></StgValue>
</operation>

<operation id="762" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
poly_sub.exit.i:4  br i1 %icmp_ln252, label %polyveck_sub.exit, label %36

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="763" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:0  %tmp_41 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0_i66, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="764" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="12" op_0_bw="11">
<![CDATA[
:1  %zext_ln104 = zext i11 %tmp_41 to i12

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="765" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %37

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="766" st_id="98" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
polyveck_sub.exit:0  call fastcc void @polyveck_reduce([1024 x i32]* %w0_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln158"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="767" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %i_0_i_i67 = phi i9 [ 0, %36 ], [ %i_88, %38 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i67"/></StgValue>
</operation>

<operation id="768" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln108 = icmp eq i9 %i_0_i_i67, -256

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="769" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_113 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="770" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_88 = add i9 %i_0_i_i67, 1

]]></Node>
<StgValue><ssdm name="i_88"/></StgValue>
</operation>

<operation id="771" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln108, label %poly_sub.exit.i.loopexit, label %38

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="772" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="12" op_0_bw="9">
<![CDATA[
:0  %zext_ln109 = zext i9 %i_0_i_i67 to i12

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="773" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln109 = add i12 %zext_ln104, %zext_ln109

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>

<operation id="774" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="12">
<![CDATA[
:2  %zext_ln109_1 = zext i12 %add_ln109 to i64

]]></Node>
<StgValue><ssdm name="zext_ln109_1"/></StgValue>
</operation>

<operation id="775" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %w0_vec_coeffs_addr_1 = getelementptr [1024 x i32]* %w0_vec_coeffs, i64 0, i64 %zext_ln109_1

]]></Node>
<StgValue><ssdm name="w0_vec_coeffs_addr_1"/></StgValue>
</operation>

<operation id="776" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %h_vec_coeffs_addr = getelementptr [1024 x i32]* %h_vec_coeffs, i64 0, i64 %zext_ln109_1

]]></Node>
<StgValue><ssdm name="h_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="777" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="10">
<![CDATA[
:5  %w0_vec_coeffs_load = load i32* %w0_vec_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="w0_vec_coeffs_load"/></StgValue>
</operation>

<operation id="778" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="10">
<![CDATA[
:6  %h_vec_coeffs_load = load i32* %h_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="h_vec_coeffs_load"/></StgValue>
</operation>

<operation id="779" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0">
<![CDATA[
poly_sub.exit.i.loopexit:0  br label %poly_sub.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="780" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="10">
<![CDATA[
:5  %w0_vec_coeffs_load = load i32* %w0_vec_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="w0_vec_coeffs_load"/></StgValue>
</operation>

<operation id="781" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="10">
<![CDATA[
:6  %h_vec_coeffs_load = load i32* %h_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="h_vec_coeffs_load"/></StgValue>
</operation>

<operation id="782" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %sub_ln109 = sub nsw i32 %w0_vec_coeffs_load, %h_vec_coeffs_load

]]></Node>
<StgValue><ssdm name="sub_ln109"/></StgValue>
</operation>

<operation id="783" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32">
<![CDATA[
:8  store i32 %sub_ln109, i32* %w0_vec_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="784" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %37

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="785" st_id="101" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
polyveck_sub.exit:0  call fastcc void @polyveck_reduce([1024 x i32]* %w0_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln158"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="786" st_id="102" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="18" op_3_bw="0" op_4_bw="0">
<![CDATA[
polyveck_sub.exit:1  %tmp_s = call fastcc i1 @polyveck_chknorm([1024 x i32]* %w0_vec_coeffs, i18 95154)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="787" st_id="103" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="18" op_3_bw="0" op_4_bw="0">
<![CDATA[
polyveck_sub.exit:1  %tmp_s = call fastcc i1 @polyveck_chknorm([1024 x i32]* %w0_vec_coeffs, i18 95154)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="788" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
polyveck_sub.exit:2  br i1 %tmp_s, label %.backedge, label %39

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="789" st_id="103" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:0  call fastcc void @polyveck_pointwise_p([1024 x i32]* %h_vec_coeffs, [256 x i32]* %cp_coeffs, [1024 x i32]* %t0_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln163"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="790" st_id="104" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:0  call fastcc void @polyveck_pointwise_p([1024 x i32]* %h_vec_coeffs, [256 x i32]* %cp_coeffs, [1024 x i32]* %t0_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln163"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="791" st_id="105" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="23" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:1  call fastcc void @polyveck_invntt_tomo([1024 x i32]* %h_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln164"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="792" st_id="106" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="23" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:1  call fastcc void @polyveck_invntt_tomo([1024 x i32]* %h_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln164"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="793" st_id="107" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:2  call fastcc void @polyveck_reduce([1024 x i32]* %h_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln165"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="794" st_id="108" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:2  call fastcc void @polyveck_reduce([1024 x i32]* %h_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln165"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="795" st_id="109" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="18" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:3  %tmp_5 = call fastcc i1 @polyveck_chknorm([1024 x i32]* %h_vec_coeffs, i18 95232)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="796" st_id="110" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="18" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:3  %tmp_5 = call fastcc i1 @polyveck_chknorm([1024 x i32]* %h_vec_coeffs, i18 95232)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="797" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5, label %.backedge, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="798" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="799" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0  %i_0_i74 = phi i3 [ %i_89, %.preheader.loopexit ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i74"/></StgValue>
</operation>

<operation id="800" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %icmp_ln234 = icmp eq i3 %i_0_i74, -4

]]></Node>
<StgValue><ssdm name="icmp_ln234"/></StgValue>
</operation>

<operation id="801" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_114 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="802" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %i_89 = add i3 %i_0_i74, 1

]]></Node>
<StgValue><ssdm name="i_89"/></StgValue>
</operation>

<operation id="803" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln234, label %polyveck_add.exit, label %40

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="804" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:0  %tmp_42 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0_i74, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="805" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="12" op_0_bw="11">
<![CDATA[
:1  %zext_ln83_1 = zext i11 %tmp_42 to i12

]]></Node>
<StgValue><ssdm name="zext_ln83_1"/></StgValue>
</operation>

<operation id="806" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %41

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="807" st_id="111" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
polyveck_add.exit:0  call fastcc void @polyveck_caddq([1024 x i32]* %w0_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln170"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="808" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %i_0_i_i75 = phi i9 [ 0, %40 ], [ %i_90, %42 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i75"/></StgValue>
</operation>

<operation id="809" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln87_1 = icmp eq i9 %i_0_i_i75, -256

]]></Node>
<StgValue><ssdm name="icmp_ln87_1"/></StgValue>
</operation>

<operation id="810" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_115 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="811" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_90 = add i9 %i_0_i_i75, 1

]]></Node>
<StgValue><ssdm name="i_90"/></StgValue>
</operation>

<operation id="812" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln87_1, label %.preheader.loopexit, label %42

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="813" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="12" op_0_bw="9">
<![CDATA[
:0  %zext_ln88_5 = zext i9 %i_0_i_i75 to i12

]]></Node>
<StgValue><ssdm name="zext_ln88_5"/></StgValue>
</operation>

<operation id="814" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln88_4 = add i12 %zext_ln83_1, %zext_ln88_5

]]></Node>
<StgValue><ssdm name="add_ln88_4"/></StgValue>
</operation>

<operation id="815" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="12">
<![CDATA[
:2  %zext_ln88_6 = zext i12 %add_ln88_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln88_6"/></StgValue>
</operation>

<operation id="816" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %w0_vec_coeffs_addr_2 = getelementptr [1024 x i32]* %w0_vec_coeffs, i64 0, i64 %zext_ln88_6

]]></Node>
<StgValue><ssdm name="w0_vec_coeffs_addr_2"/></StgValue>
</operation>

<operation id="817" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %h_vec_coeffs_addr_1 = getelementptr [1024 x i32]* %h_vec_coeffs, i64 0, i64 %zext_ln88_6

]]></Node>
<StgValue><ssdm name="h_vec_coeffs_addr_1"/></StgValue>
</operation>

<operation id="818" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="10">
<![CDATA[
:5  %w0_vec_coeffs_load_1 = load i32* %w0_vec_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="w0_vec_coeffs_load_1"/></StgValue>
</operation>

<operation id="819" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="10">
<![CDATA[
:6  %h_vec_coeffs_load_1 = load i32* %h_vec_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="h_vec_coeffs_load_1"/></StgValue>
</operation>

<operation id="820" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0">
<![CDATA[
.preheader.loopexit:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="821" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="10">
<![CDATA[
:5  %w0_vec_coeffs_load_1 = load i32* %w0_vec_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="w0_vec_coeffs_load_1"/></StgValue>
</operation>

<operation id="822" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="10">
<![CDATA[
:6  %h_vec_coeffs_load_1 = load i32* %h_vec_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="h_vec_coeffs_load_1"/></StgValue>
</operation>

<operation id="823" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %add_ln88_2 = add nsw i32 %w0_vec_coeffs_load_1, %h_vec_coeffs_load_1

]]></Node>
<StgValue><ssdm name="add_ln88_2"/></StgValue>
</operation>

<operation id="824" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32">
<![CDATA[
:8  store i32 %add_ln88_2, i32* %w0_vec_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="825" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %41

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="826" st_id="114" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
polyveck_add.exit:0  call fastcc void @polyveck_caddq([1024 x i32]* %w0_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln170"/></StgValue>
</operation>

<operation id="827" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0">
<![CDATA[
polyveck_add.exit:1  br label %43

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="828" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_0_i87 = phi i3 [ 0, %polyveck_add.exit ], [ %i_91, %poly_make_hint.exit.i ]

]]></Node>
<StgValue><ssdm name="i_0_i87"/></StgValue>
</operation>

<operation id="829" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:1  %n = phi i11 [ 0, %polyveck_add.exit ], [ %s, %poly_make_hint.exit.i ]

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="830" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln392 = icmp eq i3 %i_0_i87, -4

]]></Node>
<StgValue><ssdm name="icmp_ln392"/></StgValue>
</operation>

<operation id="831" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="832" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %i_91 = add i3 %i_0_i87, 1

]]></Node>
<StgValue><ssdm name="i_91"/></StgValue>
</operation>

<operation id="833" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln392, label %polyveck_make_hint.exit, label %44

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>

<operation id="834" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_5" val="0"/>
<literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:0  %tmp_43 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0_i87, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="835" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_5" val="0"/>
<literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="12" op_0_bw="11">
<![CDATA[
:1  %zext_ln244 = zext i11 %tmp_43 to i12

]]></Node>
<StgValue><ssdm name="zext_ln244"/></StgValue>
</operation>

<operation id="836" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_5" val="0"/>
<literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %45

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="837" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_5" val="0"/>
<literal name="icmp_ln392" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
polyveck_make_hint.exit:0  %icmp_ln172 = icmp ugt i11 %n, 80

]]></Node>
<StgValue><ssdm name="icmp_ln172"/></StgValue>
</operation>

<operation id="838" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_5" val="0"/>
<literal name="icmp_ln392" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
polyveck_make_hint.exit:1  br i1 %icmp_ln172, label %.backedge, label %46

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="839" st_id="115" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_5" val="0"/>
<literal name="icmp_ln392" val="1"/>
<literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="1">
<![CDATA[
:0  call fastcc void @pack_sig([5720 x i8]* %sig, [1024 x i32]* %z_vec_coeffs, [1024 x i32]* %h_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln176"/></StgValue>
</operation>

<operation id="840" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="1"/>
<literal name="icmp_ln172" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0">
<![CDATA[
.backedge:0  br label %polyveck_ntt.exit11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="841" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %i_0_i_i88 = phi i9 [ 0, %44 ], [ %i_92, %_ifconv.i ]

]]></Node>
<StgValue><ssdm name="i_0_i_i88"/></StgValue>
</operation>

<operation id="842" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:1  %s_0_i_i = phi i9 [ 0, %44 ], [ %s_1, %_ifconv.i ]

]]></Node>
<StgValue><ssdm name="s_0_i_i"/></StgValue>
</operation>

<operation id="843" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln248 = icmp eq i9 %i_0_i_i88, -256

]]></Node>
<StgValue><ssdm name="icmp_ln248"/></StgValue>
</operation>

<operation id="844" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="845" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %i_92 = add i9 %i_0_i_i88, 1

]]></Node>
<StgValue><ssdm name="i_92"/></StgValue>
</operation>

<operation id="846" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln248, label %poly_make_hint.exit.i, label %_ifconv.i

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="847" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="12" op_0_bw="9">
<![CDATA[
_ifconv.i:0  %zext_ln249 = zext i9 %i_0_i_i88 to i12

]]></Node>
<StgValue><ssdm name="zext_ln249"/></StgValue>
</operation>

<operation id="848" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv.i:1  %add_ln249 = add i12 %zext_ln244, %zext_ln249

]]></Node>
<StgValue><ssdm name="add_ln249"/></StgValue>
</operation>

<operation id="849" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="12">
<![CDATA[
_ifconv.i:2  %zext_ln249_1 = zext i12 %add_ln249 to i64

]]></Node>
<StgValue><ssdm name="zext_ln249_1"/></StgValue>
</operation>

<operation id="850" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv.i:3  %w1_vec_coeffs_addr_4 = getelementptr [1024 x i32]* %w1_vec_coeffs, i64 0, i64 %zext_ln249_1

]]></Node>
<StgValue><ssdm name="w1_vec_coeffs_addr_4"/></StgValue>
</operation>

<operation id="851" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv.i:4  %w0_vec_coeffs_addr_3 = getelementptr [1024 x i32]* %w0_vec_coeffs, i64 0, i64 %zext_ln249_1

]]></Node>
<StgValue><ssdm name="w0_vec_coeffs_addr_3"/></StgValue>
</operation>

<operation id="852" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="10">
<![CDATA[
_ifconv.i:6  %w0_vec_coeffs_load_2 = load i32* %w0_vec_coeffs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="w0_vec_coeffs_load_2"/></StgValue>
</operation>

<operation id="853" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="10">
<![CDATA[
_ifconv.i:7  %w1_vec_coeffs_load_4 = load i32* %w1_vec_coeffs_addr_4, align 4

]]></Node>
<StgValue><ssdm name="w1_vec_coeffs_load_4"/></StgValue>
</operation>

<operation id="854" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="11" op_0_bw="9">
<![CDATA[
poly_make_hint.exit.i:0  %zext_ln248 = zext i9 %s_0_i_i to i11

]]></Node>
<StgValue><ssdm name="zext_ln248"/></StgValue>
</operation>

<operation id="855" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
poly_make_hint.exit.i:1  %s = add i11 %zext_ln248, %n

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="856" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0">
<![CDATA[
poly_make_hint.exit.i:2  br label %43

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="857" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv.i:5  %h_vec_coeffs_addr_2 = getelementptr [1024 x i32]* %h_vec_coeffs, i64 0, i64 %zext_ln249_1

]]></Node>
<StgValue><ssdm name="h_vec_coeffs_addr_2"/></StgValue>
</operation>

<operation id="858" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="10">
<![CDATA[
_ifconv.i:6  %w0_vec_coeffs_load_2 = load i32* %w0_vec_coeffs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="w0_vec_coeffs_load_2"/></StgValue>
</operation>

<operation id="859" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="10">
<![CDATA[
_ifconv.i:7  %w1_vec_coeffs_load_4 = load i32* %w1_vec_coeffs_addr_4, align 4

]]></Node>
<StgValue><ssdm name="w1_vec_coeffs_load_4"/></StgValue>
</operation>

<operation id="860" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:8  %icmp_ln69 = icmp slt i32 %w0_vec_coeffs_load_2, 95233

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="861" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:9  %icmp_ln69_1 = icmp sgt i32 %w0_vec_coeffs_load_2, 8285185

]]></Node>
<StgValue><ssdm name="icmp_ln69_1"/></StgValue>
</operation>

<operation id="862" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:10  %icmp_ln69_2 = icmp eq i32 %w0_vec_coeffs_load_2, 8285185

]]></Node>
<StgValue><ssdm name="icmp_ln69_2"/></StgValue>
</operation>

<operation id="863" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:11  %icmp_ln69_3 = icmp eq i32 %w1_vec_coeffs_load_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln69_3"/></StgValue>
</operation>

<operation id="864" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i:12  %and_ln69 = and i1 %icmp_ln69_2, %icmp_ln69_3

]]></Node>
<StgValue><ssdm name="and_ln69"/></StgValue>
</operation>

<operation id="865" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i:13  %or_ln69 = or i1 %icmp_ln69_1, %and_ln69

]]></Node>
<StgValue><ssdm name="or_ln69"/></StgValue>
</operation>

<operation id="866" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i:14  %or_ln69_1 = or i1 %or_ln69, %icmp_ln69

]]></Node>
<StgValue><ssdm name="or_ln69_1"/></StgValue>
</operation>

<operation id="867" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i:15  %xor_ln69 = xor i1 %or_ln69_1, true

]]></Node>
<StgValue><ssdm name="xor_ln69"/></StgValue>
</operation>

<operation id="868" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="9" op_0_bw="1">
<![CDATA[
_ifconv.i:16  %zext_ln69 = zext i1 %xor_ln69 to i9

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="869" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="1">
<![CDATA[
_ifconv.i:17  %zext_ln69_1 = zext i1 %xor_ln69 to i32

]]></Node>
<StgValue><ssdm name="zext_ln69_1"/></StgValue>
</operation>

<operation id="870" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
_ifconv.i:18  store i32 %zext_ln69_1, i32* %h_vec_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="871" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv.i:19  %s_1 = add i9 %s_0_i_i, %zext_ln69

]]></Node>
<StgValue><ssdm name="s_1"/></StgValue>
</operation>

<operation id="872" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0">
<![CDATA[
_ifconv.i:20  br label %45

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="873" st_id="118" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="1">
<![CDATA[
:0  call fastcc void @pack_sig([5720 x i8]* %sig, [1024 x i32]* %z_vec_coeffs, [1024 x i32]* %h_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln176"/></StgValue>
</operation>

<operation id="874" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
