# VHDL UART
## Description
A VHDL three wire UART for communicating over a serial link.

Note: The default settings are 115200 BAUD, 8 Data, 1 Stop, No parity.

* Total logic elements	253 
* Total registers	146

* Test Bench RX results:
![Test Bench](https://github.com/fahimalavi/UART_3Wires/blob/main/Images/Test_Bench_RX_Results.jpg?raw=true)

* Test Bench TX results:
![Test Bench](https://github.com/fahimalavi/UART_3Wires/blob/main/Images/Test_Bench_TX_Results.jpg?raw=true)

Contact me regarding additional features of RTL design for
- Error detection
- Parity feature
- Additional stop bit
- Additional Baud rates
- Test Benches

MIT licensed.

Fahim Alavi : Year 2023
