# Reading C:/Modeltech_xe/tcl/vsim/pref.tcl 
#  OpenFile "C:/CpuGen/Applications/Cpu8Bit/TestBench/testbench_xpre.mpf" 
# Loading project testbench_xpre
** Warning: A ModelSim starter license was detected and will be used, even though you have installed ModelSim XE. You should obtain an XE license in order to access ModelSim XE's full capabilities.Compile of Utils_pkg.vhd was successful.
# Compile of Clock.vhd was successful.
# Compile of World.vhd was successful.
# Compile of cpu_utils.vhd was successful.
# Compile of cpu_cu.vhd was successful.
# Compile of cpu_du.vhd was successful.
# Compile of cpu_iu.vhd was successful.
# Compile of cpu_wd.vhd was successful.
# Compile of cpu_oa.vhd was successful.
# Compile of cpu.vhd was successful.
# Compile of inout4reg.vhd was successful.
# Compile of interrupt.vhd was successful.
# Compile of ram.vhd was successful.
# Compile of rom.vhd was successful.
# Compile of timer.vhd was successful.
# Compile of tx_uart.vhd was successful.
# Compile of rx_uart.vhd was successful.
# Compile of ctrl8cpu.vhd was successful.
# Compile of cpu8bit.vhd was successful.
# Compile of testbench_a.vhd was successful.
# 20 compiles, 0 failed with no errors. 
do C:/CpuGen/Applications/Cpu8Bit/TestBench/sim_pre.do
# vsim -t ns work.testbench(struct) 
# Loading C:/Modeltech_xe/win32xoem/../win32aloem/convert_hex2ver.dll
# Loading C:/Modeltech_xe/win32xoem/../std.standard
# Loading C:/Modeltech_xe/win32xoem/../ieee.std_logic_1164(body)
# Loading C:/Modeltech_xe/win32xoem/../std.textio(body)
# Loading work.cpu_utils(body)
# Loading C:/Modeltech_xe/win32xoem/../ieee.std_logic_arith(body)
# Loading C:/Modeltech_xe/win32xoem/../ieee.std_logic_unsigned(body)
# Loading work.testbench(struct)
# Loading work.utils_pkg(body)
# Loading work.cpu8bit(schematic)
# Loading work.cpu(cpu_arch)
# Loading work.cpu_iu(iu_struct)
# Loading work.cpu_cu(cu_struct)
# Loading work.cpu_du(du_struct)
# Loading work.cpu_oa(oa_struct)
# Loading work.cpu_wd(wd_struct)
# Loading work.ctrl8cpu(ctrl8cpu_struct)
# Loading work.ram(struct)
# Loading work.rom(struct)
# Loading work.interrupt(interrupt_struct)
# Loading work.tx_uart(tx_uart_struct)
# Loading work.rx_uart(rx_uart_struct)
# Loading work.timer(tmr_struct)
# Loading work.inout4reg(inout4reg_struct)
# Loading work.clock(behavioral)
# Loading work.world(behavioral)
# WARNING: Design size of 885 statements or 15 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# .structure .wave .signals .source
# ** Warning: Load data rom 
#    Time: 0 ns  Iteration: 0  Instance: /testbench/i1/i4
# ** Warning: Load data ram 
#    Time: 100 ns  Iteration: 3  Instance: /testbench/i1/i3
quit
