// Seed: 2774584038
module module_0 (
    input uwire id_0,
    input wand id_1,
    output supply1 id_2,
    input tri1 id_3,
    input tri id_4,
    input tri0 id_5,
    input supply1 id_6,
    output wand id_7
);
  assign module_1.id_5 = 0;
  bit id_9;
  initial id_9 = 1 < -1;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    input tri id_2,
    input wand id_3,
    output tri1 id_4,
    input supply1 id_5,
    output supply0 id_6,
    input supply0 id_7,
    input wand id_8,
    output tri1 id_9,
    input wand id_10,
    input supply0 id_11,
    output wire id_12,
    input tri1 id_13,
    output wor id_14,
    input tri0 id_15,
    input wire id_16
    , id_22,
    output wire id_17,
    output tri1 id_18,
    output tri0 id_19,
    output wire id_20
);
  logic id_23;
  ;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_19,
      id_10,
      id_11,
      id_0,
      id_13,
      id_19
  );
endmodule
