$date
	Sat Jul 20 09:06:05 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module and_4b_test $end
$var wire 4 ! o [3:0] $end
$var reg 1 " clk $end
$var reg 4 # x [3:0] $end
$var reg 4 $ y [3:0] $end
$scope module a0 $end
$var wire 4 % o [3:0] $end
$var wire 4 & x [3:0] $end
$var wire 4 ' y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
b0 #
0"
b0 !
$end
#5
1"
#10
0"
#15
1"
#20
0"
b1 $
b1 '
#25
1"
#30
0"
b0 $
b0 '
b1 #
b1 &
#35
1"
#40
b1 !
b1 %
0"
b1 $
b1 '
#45
1"
#50
0"
