{
  "design": {
    "design_info": {
      "boundary_crc": "0xB62AB219AC52184C",
      "device": "xc7k325tffg900-2",
      "gen_directory": "../../../../e203_cnn_soc.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "e203_axi_0": "",
      "conv_axi_v2_0": "",
      "clk_wiz_0": "",
      "axi_interconnect_0": {
        "s00_couplers": {
          "auto_cc": "",
          "auto_pc": ""
        }
      },
      "proc_sys_reset_0": ""
    },
    "ports": {
      "clk_in1_n_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_in1_n_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "clk_in1_p_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_in1_p_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "mcu_rst": {
        "direction": "I"
      },
      "led_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "btnl_0": {
        "direction": "IO"
      },
      "qspi0_cs_0": {
        "direction": "O"
      },
      "mcu_TMS_0": {
        "direction": "IO"
      },
      "mcu_TCK_0": {
        "direction": "IO"
      },
      "mcu_TDI_0": {
        "direction": "IO"
      },
      "qspi0_dq_0": {
        "direction": "IO",
        "left": "3",
        "right": "0"
      },
      "mcu_TDO_0": {
        "direction": "IO"
      },
      "uart0_rx_0": {
        "direction": "IO"
      },
      "uart0_tx_0": {
        "direction": "IO"
      },
      "sw_0": {
        "direction": "IO",
        "left": "6",
        "right": "0"
      },
      "btnr_0": {
        "direction": "IO"
      },
      "btnu_0": {
        "direction": "IO"
      },
      "btnd_0": {
        "direction": "IO"
      },
      "mcu_wakeup_0": {
        "direction": "IO"
      }
    },
    "components": {
      "e203_axi_0": {
        "vlnv": "xilinx.com:user:e203_axi:1.0",
        "xci_name": "design_1_e203_axi_0_0",
        "xci_path": "ip\\design_1_e203_axi_0_0\\design_1_e203_axi_0_0.xci",
        "inst_hier_path": "e203_axi_0",
        "addressing": {
          "address_spaces": {
            "expl_axi": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "interface_ports": {
          "expl_axi": {
            "mode": "Master",
            "address_space_ref": "expl_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        }
      },
      "conv_axi_v2_0": {
        "vlnv": "xilinx.com:user:conv_axi_v2:1.0",
        "xci_name": "design_1_conv_axi_v2_0_0",
        "xci_path": "ip\\design_1_conv_axi_v2_0_0\\design_1_conv_axi_v2_0_0.xci",
        "inst_hier_path": "conv_axi_v2_0"
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip\\design_1_clk_wiz_0_0\\design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "50.0"
          },
          "CLKOUT1_JITTER": {
            "value": "98.146"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "89.971"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "CLKOUT2_JITTER": {
            "value": "112.316"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "89.971"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_diff_clock"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_200"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_100"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "5.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "5.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "5.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "10"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\design_1_axi_interconnect_0_0\\design_1_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "design_1_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "design_1_auto_cc_0",
                "xci_path": "ip\\design_1_auto_cc_0\\design_1_auto_cc_0.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_0",
                "xci_path": "ip\\design_1_auto_pc_0\\design_1_auto_pc_0.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_auto_pc": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_0_0",
        "xci_path": "ip\\design_1_proc_sys_reset_0_0\\design_1_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      }
    },
    "interface_nets": {
      "e203_axi_0_expl_axi": {
        "interface_ports": [
          "e203_axi_0/expl_axi",
          "axi_interconnect_0/S00_AXI"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "conv_axi_v2_0/S00_AXI",
          "axi_interconnect_0/M00_AXI"
        ]
      }
    },
    "nets": {
      "clk_in1_n_0_1": {
        "ports": [
          "clk_in1_n_0",
          "clk_wiz_0/clk_in1_n"
        ]
      },
      "clk_in1_p_0_1": {
        "ports": [
          "clk_in1_p_0",
          "clk_wiz_0/clk_in1_p"
        ]
      },
      "mcu_rst_1": {
        "ports": [
          "mcu_rst",
          "proc_sys_reset_0/ext_reset_in",
          "e203_axi_0/mcu_rst"
        ]
      },
      "clk_wiz_0_clk_200": {
        "ports": [
          "clk_wiz_0/clk_200",
          "proc_sys_reset_0/slowest_sync_clk",
          "e203_axi_0/clk200M",
          "axi_interconnect_0/M00_ACLK",
          "conv_axi_v2_0/s00_axi_aclk"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "axi_interconnect_0/M00_ARESETN",
          "conv_axi_v2_0/s00_axi_aresetn"
        ]
      },
      "ACLK_1": {
        "ports": [
          "e203_axi_0/aclk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK"
        ]
      },
      "e203_axi_0_aresetn": {
        "ports": [
          "e203_axi_0/aresetn",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/S00_ARESETN"
        ]
      },
      "conv_axi_v2_0_led": {
        "ports": [
          "conv_axi_v2_0/led",
          "led_0"
        ]
      },
      "Net": {
        "ports": [
          "btnl_0",
          "e203_axi_0/btnl"
        ]
      },
      "e203_axi_0_qspi0_cs": {
        "ports": [
          "e203_axi_0/qspi0_cs",
          "qspi0_cs_0"
        ]
      },
      "Net1": {
        "ports": [
          "mcu_TMS_0",
          "e203_axi_0/mcu_TMS"
        ]
      },
      "Net2": {
        "ports": [
          "mcu_TCK_0",
          "e203_axi_0/mcu_TCK"
        ]
      },
      "Net3": {
        "ports": [
          "mcu_TDI_0",
          "e203_axi_0/mcu_TDI"
        ]
      },
      "Net4": {
        "ports": [
          "qspi0_dq_0",
          "e203_axi_0/qspi0_dq"
        ]
      },
      "Net5": {
        "ports": [
          "mcu_TDO_0",
          "e203_axi_0/mcu_TDO"
        ]
      },
      "Net6": {
        "ports": [
          "uart0_rx_0",
          "e203_axi_0/uart0_rx"
        ]
      },
      "Net7": {
        "ports": [
          "uart0_tx_0",
          "e203_axi_0/uart0_tx"
        ]
      },
      "Net8": {
        "ports": [
          "sw_0",
          "e203_axi_0/sw"
        ]
      },
      "Net9": {
        "ports": [
          "btnr_0",
          "e203_axi_0/btnr"
        ]
      },
      "Net10": {
        "ports": [
          "btnu_0",
          "e203_axi_0/btnu"
        ]
      },
      "Net11": {
        "ports": [
          "btnd_0",
          "e203_axi_0/btnd"
        ]
      },
      "Net12": {
        "ports": [
          "mcu_wakeup_0",
          "e203_axi_0/mcu_wakeup"
        ]
      },
      "e203_axi_0_ck_rst": {
        "ports": [
          "e203_axi_0/ck_rst",
          "clk_wiz_0/resetn"
        ]
      }
    },
    "addressing": {
      "/e203_axi_0": {
        "address_spaces": {
          "expl_axi": {
            "segments": {
              "SEG_conv_axi_v2_0_S00_AXI_reg": {
                "address_block": "/conv_axi_v2_0/S00_AXI/S00_AXI_reg",
                "offset": "0x40000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}