# Day 4: 4-bit Subtractor Design and Verification

## Objective
Design and verify a 4-bit binary subtractor using Verilog.

## Tools
- Icarus Verilog
- GTKWave

## Files
- `4bit_subtractor.v` - RTL Design
- `tb_4bit_subtractor.v` - Testbench
- `run.sh` - Compilation and Simulation script

## Output
- Generates `output.vcd` for waveform analysis in GTKWave.
