# VHDL_implementation_of_efficient_SSB

This contains the VHDL code for implementing Heartley SSB architecture.
Code can be compiled using any EDA tool, the project is implemented using Vivado HLX tool.

The detailed miniproject report is enclosed which containes all the neccessary information and study which were done to implement the project.
