INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/angie_wong/cs1410_lab/lab2/lab2_server/source/STUDENT_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STUDENT_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/angie_wong/cs1410_lab/lab2/lab2_server/CS1410_lab2.srcs/sources_1/imports/source/and32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and32
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-311] analyzing module rca
INFO: [VRFC 10-311] analyzing module slt32
INFO: [VRFC 10-311] analyzing module mux8_32bit
INFO: [VRFC 10-311] analyzing module cla4
INFO: [VRFC 10-311] analyzing module cla16
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-311] analyzing module srl32
INFO: [VRFC 10-311] analyzing module sra32
INFO: [VRFC 10-311] analyzing module sll32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/angie_wong/cs1410_lab/lab2/lab2_server/tb/alu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
