

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Wed Nov 15 19:49:58 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1049348|  1049348|  10.493 ms|  10.493 ms|  1049349|  1049349|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                         |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dft_Pipeline_VITIS_LOOP_35_3_fu_186  |dft_Pipeline_VITIS_LOOP_35_3  |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1   |  1049088|  1049088|      4098|          -|          -|   256|        no|
        | + VITIS_LOOP_21_2  |     4096|     4096|        16|          -|          -|   256|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     69|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|    1003|   2129|    -|
|Memory           |        4|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    345|    -|
|Register         |        -|    -|     480|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|   16|    1483|   2543|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    7|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                 Instance                |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |grp_dft_Pipeline_VITIS_LOOP_35_3_fu_186  |dft_Pipeline_VITIS_LOOP_35_3        |        0|   0|   21|   65|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U6        |fadd_32ns_32ns_32_5_full_dsp_1      |        0|   2|  205|  390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U5    |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7         |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U8         |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U9         |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U10        |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    +-----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                    |                                    |        0|  16| 1003| 2129|    0|
    +-----------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory          |               Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |cos_coefficients_table_U  |cos_coefficients_table_ROM_AUTO_1R  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |sin_coefficients_table_U  |sin_coefficients_table_ROM_AUTO_1R  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |temp_real_U               |temp_real_RAM_AUTO_1R1W             |        1|  0|   0|    0|   256|   32|     1|         8192|
    |temp_imag_U               |temp_real_RAM_AUTO_1R1W             |        1|  0|   0|    0|   256|   32|     1|         8192|
    +--------------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                     |                                    |        4|  0|   0|    0|  1024|  128|     4|        32768|
    +--------------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_246_p2   |         +|   0|  0|  14|           9|           1|
    |add_ln21_fu_264_p2   |         +|   0|  0|  14|           9|           1|
    |add_ln24_fu_270_p2   |         +|   0|  0|  15|           8|           8|
    |icmp_ln16_fu_240_p2  |      icmp|   0|  0|  13|           9|          10|
    |icmp_ln21_fu_258_p2  |      icmp|   0|  0|  13|           9|          10|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  69|          44|          30|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |add261012_reg_162     |    9|          2|   32|         64|
    |add913_reg_149        |    9|          2|   32|         64|
    |ap_NS_fsm             |  100|         20|    1|         20|
    |grp_fu_196_opcode     |   14|          3|    2|          6|
    |grp_fu_196_p0         |   14|          3|   32|         96|
    |grp_fu_196_p1         |   14|          3|   32|         96|
    |grp_fu_200_p0         |   14|          3|   32|         96|
    |grp_fu_200_p1         |   14|          3|   32|         96|
    |i_fu_52               |    9|          2|    9|         18|
    |imag_sample_address0  |   14|          3|    8|         24|
    |imag_sample_ce0       |   14|          3|    1|          3|
    |imag_sample_we0       |    9|          2|    1|          2|
    |index_reg_175         |    9|          2|    8|         16|
    |j_reg_138             |    9|          2|    9|         18|
    |real_sample_address0  |   14|          3|    8|         24|
    |real_sample_ce0       |   14|          3|    1|          3|
    |real_sample_we0       |    9|          2|    1|          2|
    |temp_imag_address0    |   14|          3|    8|         24|
    |temp_imag_ce0         |   14|          3|    1|          3|
    |temp_real_address0    |   14|          3|    8|         24|
    |temp_real_ce0         |   14|          3|    1|          3|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  345|         73|  259|        702|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |add1_reg_417                                          |  32|   0|   32|          0|
    |add261012_reg_162                                     |  32|   0|   32|          0|
    |add913_reg_149                                        |  32|   0|   32|          0|
    |add_ln16_reg_310                                      |   9|   0|    9|          0|
    |add_ln21_reg_328                                      |   9|   0|    9|          0|
    |add_ln24_reg_333                                      |   8|   0|    8|          0|
    |ap_CS_fsm                                             |  19|   0|   19|          0|
    |c_reg_358                                             |  32|   0|   32|          0|
    |grp_dft_Pipeline_VITIS_LOOP_35_3_fu_186_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_52                                               |   9|   0|    9|          0|
    |imag_sample_load_reg_375                              |  32|   0|   32|          0|
    |index_reg_175                                         |   8|   0|    8|          0|
    |j_reg_138                                             |   9|   0|    9|          0|
    |mul1_reg_397                                          |  32|   0|   32|          0|
    |mul2_reg_402                                          |  32|   0|   32|          0|
    |mul3_reg_407                                          |  32|   0|   32|          0|
    |mul_reg_392                                           |  32|   0|   32|          0|
    |real_sample_load_reg_370                              |  32|   0|   32|          0|
    |s_reg_364                                             |  32|   0|   32|          0|
    |sub_reg_412                                           |  32|   0|   32|          0|
    |temp_imag_addr_reg_320                                |   8|   0|    8|          0|
    |temp_real_addr_reg_315                                |   8|   0|    8|          0|
    |trunc_ln24_reg_302                                    |   8|   0|    8|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 | 480|   0|  480|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|           dft|  return value|
|real_sample_address0  |  out|    8|   ap_memory|   real_sample|         array|
|real_sample_ce0       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_we0       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_d0        |  out|   32|   ap_memory|   real_sample|         array|
|real_sample_q0        |   in|   32|   ap_memory|   real_sample|         array|
|imag_sample_address0  |  out|    8|   ap_memory|   imag_sample|         array|
|imag_sample_ce0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_we0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_d0        |  out|   32|   ap_memory|   imag_sample|         array|
|imag_sample_q0        |   in|   32|   ap_memory|   imag_sample|         array|
+----------------------+-----+-----+------------+--------------+--------------+

