/* SPDX-License-Identifier: GPL-2.0 */
/*
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 *
 * Copyright (C) 2019 Kalray Inc.
 */

#ifndef KVX_ETH_RX_REGS_H
#define KVX_ETH_RX_REGS_H



/* misc. */
#define KVX_ETH_RX_VERSION_OFFSET                  0x0
#define KVX_ETH_RX_VERSION_VERSION_SHIFT           0x0
#define KVX_ETH_RX_VERSION_VERSION_MASK            0xFFFFUL
#define KVX_ETH_RX_VERSION_ETHERNET_ID_SHIFT       0x10
#define KVX_ETH_RX_VERSION_ETHERNET_ID_MASK        0x10000UL
#define KVX_ETH_RX_VERSION_CHIP_ID_SHIFT           0x11
#define KVX_ETH_RX_VERSION_CHIP_ID_MASK            0x20000UL
#define KVX_ETH_RX_HCC_SELECT_OFFSET               0x4
#define KVX_ETH_RX_GLOBAL_IRQ_ENABLE_OFFSET        0x74
#define KVX_ETH_RX_GLOBAL_IRQ_ENABLE_ERROR_IT_ENABLE_SHIFT 0x0
#define KVX_ETH_RX_GLOBAL_IRQ_ENABLE_ERROR_IT_ENABLE_MASK 0x1UL
#define KVX_ETH_RX_GLOBAL_IRQ_ENABLE_EVENT_IT_ENABLE_SHIFT 0x1
#define KVX_ETH_RX_GLOBAL_IRQ_ENABLE_EVENT_IT_ENABLE_MASK 0x2UL

/* group MPPA_ETHERNET_RX_IRQ_STATUS */
#define KVX_ETH_RX_IRQ_STATUS_GRP_OFFSET           0x68
#define KVX_ETH_RX_IRQ_STATUS_IRQ_ERROR_STATUS_OFFSET 0x0
#define KVX_ETH_RX_IRQ_STATUS_IRQ_ERROR_STATUS_MAC_ERROR_SHIFT 0x0
#define KVX_ETH_RX_IRQ_STATUS_IRQ_ERROR_STATUS_MAC_ERROR_MASK 0x1UL
#define KVX_ETH_RX_IRQ_STATUS_IRQ_ERROR_STATUS_MTU_ERROR_SHIFT 0x1
#define KVX_ETH_RX_IRQ_STATUS_IRQ_ERROR_STATUS_MTU_ERROR_MASK 0x2UL
#define KVX_ETH_RX_IRQ_STATUS_IRQ_ERROR_STATUS_RFS_TABLE_CORRUPTED_SHIFT 0x2
#define KVX_ETH_RX_IRQ_STATUS_IRQ_ERROR_STATUS_RFS_TABLE_CORRUPTED_MASK 0x4UL
#define KVX_ETH_RX_IRQ_STATUS_IRQ_ERROR_STATUS_COS_BUFFER_FULL_SHIFT 0x3
#define KVX_ETH_RX_IRQ_STATUS_IRQ_ERROR_STATUS_COS_BUFFER_FULL_MASK 0x8UL
#define KVX_ETH_RX_IRQ_STATUS_IRQ_EVENT_STATUS_OFFSET 0x4
#define KVX_ETH_RX_IRQ_STATUS_IRQ_EVENT_STATUS_DROP_SHIFT 0x0
#define KVX_ETH_RX_IRQ_STATUS_IRQ_EVENT_STATUS_DROP_MASK 0x1UL
#define KVX_ETH_RX_IRQ_STATUS_IRQ_EVENT_STATUS_PARSER_HIT_SHIFT 0x1
#define KVX_ETH_RX_IRQ_STATUS_IRQ_EVENT_STATUS_PARSER_HIT_MASK 0x2UL
#define KVX_ETH_RX_IRQ_STATUS_IRQ_EVENT_STATUS_PARSER_CNT_OV_SHIFT 0x2
#define KVX_ETH_RX_IRQ_STATUS_IRQ_EVENT_STATUS_PARSER_CNT_OV_MASK 0x4UL
#define KVX_ETH_RX_IRQ_STATUS_IRQ_EVENT_STATUS_DEFAULT_HIT_SHIFT 0x3
#define KVX_ETH_RX_IRQ_STATUS_IRQ_EVENT_STATUS_DEFAULT_HIT_MASK 0x8UL
#define KVX_ETH_RX_IRQ_STATUS_IRQ_EVENT_STATUS_DEFAULT_CNT_OV_SHIFT 0x4
#define KVX_ETH_RX_IRQ_STATUS_IRQ_EVENT_STATUS_DEFAULT_CNT_OV_MASK 0x10UL
#define KVX_ETH_RX_IRQ_STATUS_IRQ_EVENT_STATUS_PFC_TRIG_SHIFT 0x5
#define KVX_ETH_RX_IRQ_STATUS_IRQ_EVENT_STATUS_PFC_TRIG_MASK 0x20UL
#define KVX_ETH_RX_IRQ_STATUS_IRQ_EVENT_STATUS_PPS_IN_SHIFT 0x6
#define KVX_ETH_RX_IRQ_STATUS_IRQ_EVENT_STATUS_PPS_IN_MASK 0x40UL
#define KVX_ETH_RX_IRQ_STATUS_IRQ_EVENT_STATUS_PPS_OUT_SHIFT 0x7
#define KVX_ETH_RX_IRQ_STATUS_IRQ_EVENT_STATUS_PPS_OUT_MASK 0x80UL
#define KVX_ETH_RX_IRQ_STATUS_IRQ_DROP_SRC_STATUS_OFFSET 0x8
#define KVX_ETH_RX_IRQ_STATUS_IRQ_DROP_SRC_STATUS_MAC_DROP_SHIFT 0x0
#define KVX_ETH_RX_IRQ_STATUS_IRQ_DROP_SRC_STATUS_MAC_DROP_MASK 0x1UL
#define KVX_ETH_RX_IRQ_STATUS_IRQ_DROP_SRC_STATUS_MTU_DROP_SHIFT 0x1
#define KVX_ETH_RX_IRQ_STATUS_IRQ_DROP_SRC_STATUS_MTU_DROP_MASK 0x2UL
#define KVX_ETH_RX_IRQ_STATUS_IRQ_DROP_SRC_STATUS_DEFAULT_DROP_SHIFT 0x2
#define KVX_ETH_RX_IRQ_STATUS_IRQ_DROP_SRC_STATUS_DEFAULT_DROP_MASK 0x4UL
#define KVX_ETH_RX_IRQ_STATUS_IRQ_DROP_SRC_STATUS_PARSER_DROP_SHIFT 0x3
#define KVX_ETH_RX_IRQ_STATUS_IRQ_DROP_SRC_STATUS_PARSER_DROP_MASK 0x8UL
#define KVX_ETH_RX_IRQ_STATUS_IRQ_DROP_SRC_STATUS_RFS_DROP_SHIFT 0x4
#define KVX_ETH_RX_IRQ_STATUS_IRQ_DROP_SRC_STATUS_RFS_DROP_MASK 0x10UL
#define KVX_ETH_RX_IRQ_STATUS_IRQ_DROP_SRC_STATUS_RSS_DROP_SHIFT 0x5
#define KVX_ETH_RX_IRQ_STATUS_IRQ_DROP_SRC_STATUS_RSS_DROP_MASK 0x20UL
#define KVX_ETH_RX_IRQ_STATUS_IRQ_DROP_SRC_STATUS_CRC_DROP_SHIFT 0x6
#define KVX_ETH_RX_IRQ_STATUS_IRQ_DROP_SRC_STATUS_CRC_DROP_MASK 0x40UL
#define KVX_ETH_RX_IRQ_STATUS_IRQ_DROP_SRC_STATUS_POLICER_DROP_SHIFT 0x7
#define KVX_ETH_RX_IRQ_STATUS_IRQ_DROP_SRC_STATUS_POLICER_DROP_MASK 0x80UL

/* group MPPA_ETHERNET_RX_PHC */
#define KVX_ETH_RX_PHC_GRP_OFFSET                  0x8
#define KVX_ETH_RX_PHC_TS_CMD_OFFSET               0x0
#define KVX_ETH_RX_PHC_TS_CMD_GET_SC_SHIFT         0x0
#define KVX_ETH_RX_PHC_TS_CMD_GET_SC_MASK          0x1UL
#define KVX_ETH_RX_PHC_TS_CMD_GET_NC_SHIFT         0x1
#define KVX_ETH_RX_PHC_TS_CMD_GET_NC_MASK          0x2UL
#define KVX_ETH_RX_PHC_TS_CMD_WRITE_SC_SHIFT       0x2
#define KVX_ETH_RX_PHC_TS_CMD_WRITE_SC_MASK        0x4UL
#define KVX_ETH_RX_PHC_TS_CMD_WRITE_NC_SHIFT       0x3
#define KVX_ETH_RX_PHC_TS_CMD_WRITE_NC_MASK        0x8UL
#define KVX_ETH_RX_PHC_NC_OFFSET                   0xC
#define KVX_ETH_RX_PHC_NC_MAX_OFFSET               0x10
#define KVX_ETH_RX_PHC_NC_INCR_OFFSET              0x18
#define KVX_ETH_RX_PHC_NC_QUANTA_OFFSET            0x1C
#define KVX_ETH_RX_PHC_NC_DRIFT_OFFSET             0x20
#define KVX_ETH_RX_PHC_NC_DRIFT_DRIFT_EN_SHIFT     0x0
#define KVX_ETH_RX_PHC_NC_DRIFT_DRIFT_EN_MASK      0x1UL
#define KVX_ETH_RX_PHC_NC_DRIFT_DRIFT_POLARITY_SHIFT 0x1
#define KVX_ETH_RX_PHC_NC_DRIFT_DRIFT_POLARITY_MASK 0x2UL
#define KVX_ETH_RX_PHC_NC_DRIFT_DRIFT_DELAY_SHIFT  0x2
#define KVX_ETH_RX_PHC_NC_DRIFT_DRIFT_DELAY_MASK   0xFFFFFFFCUL
#define KVX_ETH_RX_PHC_NC_DRIFT2_OFFSET            0x24
#define KVX_ETH_RX_PHC_NC_DRIFT2_DRIFT_EN_SHIFT    0x0
#define KVX_ETH_RX_PHC_NC_DRIFT2_DRIFT_EN_MASK     0x1UL
#define KVX_ETH_RX_PHC_NC_DRIFT2_DRIFT_POLARITY_SHIFT 0x1
#define KVX_ETH_RX_PHC_NC_DRIFT2_DRIFT_POLARITY_MASK 0x2UL
#define KVX_ETH_RX_PHC_NC_DRIFT2_DRIFT_DELAY_SHIFT 0x2
#define KVX_ETH_RX_PHC_NC_DRIFT2_DRIFT_DELAY_MASK  0xFFFFFFFCUL
#define KVX_ETH_RX_PHC_PPS_CONTROL_OFFSET          0x28
#define KVX_ETH_RX_PHC_PPS_CAPTURE_SC_MSB_OFFSET   0x2C
#define KVX_ETH_RX_PHC_PPS_CAPTURE_SC_LSB_OFFSET   0x30
#define KVX_ETH_RX_PHC_PPS_CAPTURE_NC_OFFSET       0x34
#define KVX_ETH_RX_PHC_PPS_TRIGGER_SC_MSB_OFFSET   0x38
#define KVX_ETH_RX_PHC_PPS_TRIGGER_SC_LSB_OFFSET   0x3C
#define KVX_ETH_RX_PHC_PPS_TRIGGER_NC_OFFSET       0x40
#define KVX_ETH_RX_PHC_PPS_TRIGGER_PERIOD_NC_OFFSET 0x44
#define KVX_ETH_RX_PHC_PPS_OUT_DURATION_OFFSET     0x48
#define KVX_ETH_RX_PHC_PPS_IN_IT_OFFSET            0x4C
#define KVX_ETH_RX_PHC_PPS_IN_IT_LAC_OFFSET        0x50
#define KVX_ETH_RX_PHC_PPS_OUT_IT_OFFSET           0x54
#define KVX_ETH_RX_PHC_PPS_OUT_IT_LAC_OFFSET       0x58
#define KVX_ETH_RX_PHC_PPS_IT_ENABLE_OFFSET        0x5C
#define KVX_ETH_RX_PHC_PPS_IT_ENABLE_PPS_IN_IT_ENABLE_SHIFT 0x0
#define KVX_ETH_RX_PHC_PPS_IT_ENABLE_PPS_IN_IT_ENABLE_MASK 0x1UL
#define KVX_ETH_RX_PHC_PPS_IT_ENABLE_PPS_OUT_IT_ENABLE_SHIFT 0x1
#define KVX_ETH_RX_PHC_PPS_IT_ENABLE_PPS_OUT_IT_ENABLE_MASK 0x2UL

/* group MPPA_ETHERNET_RX_PHC_SC */
#define KVX_ETH_RX_PHC_SC_GRP_OFFSET               0x4
#define KVX_ETH_RX_PHC_SC_MSB_OFFSET               0x0
#define KVX_ETH_RX_PHC_SC_LSB_OFFSET               0x4
#define KVX_ETH_RX_PHC_SC_INCR_OFFSET              0x14

/* load balancer analyzer */

/* group MPPA_LB_ANALYZER_LB_CONTROL */
#define KVX_ETH_LBA_CONTROL_GRP_OFFSET             0xAB84
#define KVX_ETH_LBA_CONTROL_GRP_ELEM_SIZE          0x170
#define KVX_ETH_LBA_CONTROL_GRP_ELEM_NB            0x4
#define KVX_ETH_LBA_CONTROL_LB_MTU_SIZE_OFFSET     0x0
#define KVX_ETH_LBA_CONTROL_LB_ERROR_CTRL_OFFSET   0x4
#define KVX_ETH_LBA_CONTROL_LB_ERROR_CTRL_KEEP_ALL_CRC_ERROR_PKT_SHIFT 0x0
#define KVX_ETH_LBA_CONTROL_LB_ERROR_CTRL_KEEP_ALL_CRC_ERROR_PKT_MASK 0x1UL
#define KVX_ETH_LBA_CONTROL_LB_ERROR_CTRL_KEEP_ALL_MAC_ERROR_PKT_SHIFT 0x1
#define KVX_ETH_LBA_CONTROL_LB_ERROR_CTRL_KEEP_ALL_MAC_ERROR_PKT_MASK 0x2UL
#define KVX_ETH_LBA_CONTROL_LB_ERROR_CTRL_KEEP_ALL_MTU_ERROR_PKT_SHIFT 0x3
#define KVX_ETH_LBA_CONTROL_LB_ERROR_CTRL_KEEP_ALL_MTU_ERROR_PKT_MASK 0x8UL
#define KVX_ETH_LBA_CONTROL_LB_TRUNC_INCOMING_HDR_OFFSET 0xC
#define KVX_ETH_LBA_CONTROL_LB_DEFAULT_XCOS_OFFSET 0x1C
#define KVX_ETH_LBA_CONTROL_LB_HIPRIO_XCOS_OFFSET  0x20
#define KVX_ETH_LBA_CONTROL_LB_HIPRIO_XCOS_HIPRIO_XCOS_OVRD_ENABLE_SHIFT 0x0
#define KVX_ETH_LBA_CONTROL_LB_HIPRIO_XCOS_HIPRIO_XCOS_OVRD_ENABLE_MASK 0x1UL
#define KVX_ETH_LBA_CONTROL_LB_HIPRIO_XCOS_HIPRIO_XCOS_OVRD_VALUE_SHIFT 0x1
#define KVX_ETH_LBA_CONTROL_LB_HIPRIO_XCOS_HIPRIO_XCOS_OVRD_VALUE_MASK 0x1EUL
#define KVX_ETH_LBA_CONTROL_LB_DEFAULT_FLOW_TYPE_OFFSET 0x24
#define KVX_ETH_LBA_CONTROL_LB_METADATA_HDR_FMT_OFFSET 0x28

/* group MPPA_LB_ANALYZER_LB_CONTROL_LB_DEFAULT_PARSER */
#define KVX_ETH_LBA_CONTROL_LB_DEFAULT_PARSER_GRP_OFFSET 0x10
#define KVX_ETH_LBA_CONTROL_LB_DEFAULT_PARSER_DEFAULT_DISPATCH_INFO_OFFSET 0x0
#define KVX_ETH_LBA_CONTROL_LB_DEFAULT_PARSER_DEFAULT_DISPATCH_INFO_RX_TAG_SHIFT 0x0
#define KVX_ETH_LBA_CONTROL_LB_DEFAULT_PARSER_DEFAULT_DISPATCH_INFO_RX_TAG_MASK 0x1FUL
#define KVX_ETH_LBA_CONTROL_LB_DEFAULT_PARSER_DEFAULT_DISPATCH_INFO_DIRECTION_SHIFT 0x5
#define KVX_ETH_LBA_CONTROL_LB_DEFAULT_PARSER_DEFAULT_DISPATCH_INFO_DIRECTION_MASK 0xE0UL
#define KVX_ETH_LBA_CONTROL_LB_DEFAULT_PARSER_DEFAULT_DISPATCH_INFO_DROP_SHIFT 0x8
#define KVX_ETH_LBA_CONTROL_LB_DEFAULT_PARSER_DEFAULT_DISPATCH_INFO_DROP_MASK 0x100UL
#define KVX_ETH_LBA_CONTROL_LB_DEFAULT_PARSER_DEFAULT_DISPATCH_INFO_SPLIT_EN_SHIFT 0x9
#define KVX_ETH_LBA_CONTROL_LB_DEFAULT_PARSER_DEFAULT_DISPATCH_INFO_SPLIT_EN_MASK 0x200UL
#define KVX_ETH_LBA_CONTROL_LB_DEFAULT_PARSER_DEFAULT_DISPATCH_INFO_SPLIT_TRIG_SHIFT 0xa
#define KVX_ETH_LBA_CONTROL_LB_DEFAULT_PARSER_DEFAULT_DISPATCH_INFO_SPLIT_TRIG_MASK 0x400UL
#define KVX_ETH_LBA_CONTROL_LB_DEFAULT_PARSER_DEFAULT_DISPATCH_INFO_RX_CACHE_ID_SHIFT 0xb
#define KVX_ETH_LBA_CONTROL_LB_DEFAULT_PARSER_DEFAULT_DISPATCH_INFO_RX_CACHE_ID_MASK 0x1800UL
#define KVX_ETH_LBA_CONTROL_LB_DEFAULT_PARSER_DEFAULT_DISPATCH_INFO_RX_CACHE_ID_SPLIT_SHIFT 0xd
#define KVX_ETH_LBA_CONTROL_LB_DEFAULT_PARSER_DEFAULT_DISPATCH_INFO_RX_CACHE_ID_SPLIT_MASK 0x6000UL
#define KVX_ETH_LBA_CONTROL_LB_DEFAULT_PARSER_DEFAULT_HIT_CNT_OFFSET 0x4
#define KVX_ETH_LBA_CONTROL_LB_DEFAULT_PARSER_DEFAULT_HIT_CNT_LAC_OFFSET 0x8

/* group MPPA_LB_ANALYZER_LB_CONTROL_LB_DEINTERLEAVE */
#define KVX_ETH_LBA_CONTROL_LB_DEINTERLEAVE_GRP_OFFSET 0x8
#define KVX_ETH_LBA_CONTROL_LB_DEINTERLEAVE_DWRR_OFFSET 0x0

/* group MPPA_LB_ANALYZER_LB_CONTROL_LB_POLICER */
#define KVX_ETH_LBA_CONTROL_LB_POLICER_GRP_OFFSET  0x2C
#define KVX_ETH_LBA_CONTROL_LB_POLICER_POLICER_CTRL_OFFSET 0x0
#define KVX_ETH_LBA_CONTROL_LB_POLICER_POLICER_CTRL_ELEM_SIZE 0x4
#define KVX_ETH_LBA_CONTROL_LB_POLICER_POLICER_CTRL_ELEM_NB 0x10
#define KVX_ETH_LBA_CONTROL_LB_POLICER_POLICER_CTRL_ENABLE_POLICING_SHIFT 0x0
#define KVX_ETH_LBA_CONTROL_LB_POLICER_POLICER_CTRL_ENABLE_POLICING_MASK 0x1UL
#define KVX_ETH_LBA_CONTROL_LB_POLICER_POLICER_CTRL_ENABLE_COLOR_AWARE_SHIFT 0x1
#define KVX_ETH_LBA_CONTROL_LB_POLICER_POLICER_CTRL_ENABLE_COLOR_AWARE_MASK 0x2UL
#define KVX_ETH_LBA_CONTROL_LB_POLICER_POLICER_CTRL_POLICER_POLICY_COMMITTED_RATE_SHIFT 0x2
#define KVX_ETH_LBA_CONTROL_LB_POLICER_POLICER_CTRL_POLICER_POLICY_COMMITTED_RATE_MASK 0xCUL
#define KVX_ETH_LBA_CONTROL_LB_POLICER_POLICER_CTRL_POLICER_POLICY_COMMITTED_BURST_SHIFT 0x4
#define KVX_ETH_LBA_CONTROL_LB_POLICER_POLICER_CTRL_POLICER_POLICY_COMMITTED_BURST_MASK 0x30UL
#define KVX_ETH_LBA_CONTROL_LB_POLICER_POLICER_CTRL_POLICER_POLICY_PEAK_RATE_SHIFT 0x6
#define KVX_ETH_LBA_CONTROL_LB_POLICER_POLICER_CTRL_POLICER_POLICY_PEAK_RATE_MASK 0xC0UL
#define KVX_ETH_LBA_CONTROL_LB_POLICER_POLICER_CTRL_POLICER_POLICY_PEAK_BURST_SHIFT 0x8
#define KVX_ETH_LBA_CONTROL_LB_POLICER_POLICER_CTRL_POLICER_POLICY_PEAK_BURST_MASK 0x300UL
#define KVX_ETH_LBA_CONTROL_LB_POLICER_POLICER_CTRL_AF_COMMITTED_RATE_SHIFT 0xa
#define KVX_ETH_LBA_CONTROL_LB_POLICER_POLICER_CTRL_AF_COMMITTED_RATE_MASK 0x3C00UL
#define KVX_ETH_LBA_CONTROL_LB_POLICER_POLICER_CTRL_AF_COMMITTED_BURST_SHIFT 0xe
#define KVX_ETH_LBA_CONTROL_LB_POLICER_POLICER_CTRL_AF_COMMITTED_BURST_MASK 0x3C000UL
#define KVX_ETH_LBA_CONTROL_LB_POLICER_POLICER_CTRL_AF_PEAK_RATE_SHIFT 0x12
#define KVX_ETH_LBA_CONTROL_LB_POLICER_POLICER_CTRL_AF_PEAK_RATE_MASK 0x3C0000UL
#define KVX_ETH_LBA_CONTROL_LB_POLICER_POLICER_CTRL_AF_PEAK_BURST_SHIFT 0x16
#define KVX_ETH_LBA_CONTROL_LB_POLICER_POLICER_CTRL_AF_PEAK_BURST_MASK 0x3C00000UL
#define KVX_ETH_LBA_CONTROL_LB_POLICER_LB_COMMITTED_RATE_OFFSET 0x40
#define KVX_ETH_LBA_CONTROL_LB_POLICER_LB_COMMITTED_RATE_ELEM_SIZE 0x4
#define KVX_ETH_LBA_CONTROL_LB_POLICER_LB_COMMITTED_RATE_ELEM_NB 0x10
#define KVX_ETH_LBA_CONTROL_LB_POLICER_LB_COMMITTED_BURST_OFFSET 0x80
#define KVX_ETH_LBA_CONTROL_LB_POLICER_LB_COMMITTED_BURST_ELEM_SIZE 0x4
#define KVX_ETH_LBA_CONTROL_LB_POLICER_LB_COMMITTED_BURST_ELEM_NB 0x10
#define KVX_ETH_LBA_CONTROL_LB_POLICER_LB_PEAK_RATE_OFFSET 0xC0
#define KVX_ETH_LBA_CONTROL_LB_POLICER_LB_PEAK_RATE_ELEM_SIZE 0x4
#define KVX_ETH_LBA_CONTROL_LB_POLICER_LB_PEAK_RATE_ELEM_NB 0x10
#define KVX_ETH_LBA_CONTROL_LB_POLICER_LB_PEAK_BURST_OFFSET 0x100
#define KVX_ETH_LBA_CONTROL_LB_POLICER_LB_PEAK_BURST_ELEM_SIZE 0x4
#define KVX_ETH_LBA_CONTROL_LB_POLICER_LB_PEAK_BURST_ELEM_NB 0x10
#define KVX_ETH_LBA_CONTROL_LB_POLICER_XCOS2WRED_OFFSET 0x140
#define KVX_ETH_LBA_CONTROL_LB_POLICER_XCOS2WRED_XCOS2WRED_0_SHIFT 0x0
#define KVX_ETH_LBA_CONTROL_LB_POLICER_XCOS2WRED_XCOS2WRED_0_MASK 0x7UL
#define KVX_ETH_LBA_CONTROL_LB_POLICER_XCOS2WRED_XCOS2WRED_1_SHIFT 0x3
#define KVX_ETH_LBA_CONTROL_LB_POLICER_XCOS2WRED_XCOS2WRED_1_MASK 0x38UL
#define KVX_ETH_LBA_CONTROL_LB_POLICER_XCOS2WRED_XCOS2WRED_2_SHIFT 0x6
#define KVX_ETH_LBA_CONTROL_LB_POLICER_XCOS2WRED_XCOS2WRED_2_MASK 0x1C0UL
#define KVX_ETH_LBA_CONTROL_LB_POLICER_XCOS2WRED_XCOS2WRED_3_SHIFT 0x9
#define KVX_ETH_LBA_CONTROL_LB_POLICER_XCOS2WRED_XCOS2WRED_3_MASK 0xE00UL
#define KVX_ETH_LBA_CONTROL_LB_POLICER_XCOS2WRED_XCOS2WRED_4_SHIFT 0xc
#define KVX_ETH_LBA_CONTROL_LB_POLICER_XCOS2WRED_XCOS2WRED_4_MASK 0x7000UL
#define KVX_ETH_LBA_CONTROL_LB_POLICER_XCOS2WRED_XCOS2WRED_5_SHIFT 0xf
#define KVX_ETH_LBA_CONTROL_LB_POLICER_XCOS2WRED_XCOS2WRED_5_MASK 0x38000UL
#define KVX_ETH_LBA_CONTROL_LB_POLICER_XCOS2WRED_XCOS2WRED_6_SHIFT 0x12
#define KVX_ETH_LBA_CONTROL_LB_POLICER_XCOS2WRED_XCOS2WRED_6_MASK 0x1C0000UL
#define KVX_ETH_LBA_CONTROL_LB_POLICER_XCOS2WRED_XCOS2WRED_7_SHIFT 0x15
#define KVX_ETH_LBA_CONTROL_LB_POLICER_XCOS2WRED_XCOS2WRED_7_MASK 0xE00000UL
#define KVX_ETH_LBA_CONTROL_LB_POLICER_XCOS2WRED_XCOS2WRED_8_SHIFT 0x18
#define KVX_ETH_LBA_CONTROL_LB_POLICER_XCOS2WRED_XCOS2WRED_8_MASK 0x7000000UL

/* group MPPA_LB_ANALYZER_LB_IT */
#define KVX_ETH_LBA_IT_GRP_OFFSET                  0xB3F0
#define KVX_ETH_LBA_IT_ERROR_IT_EN_OFFSET          0x0
#define KVX_ETH_LBA_IT_ERROR_IT_EN_MTU_ERROR_IT_EN_SHIFT 0x0
#define KVX_ETH_LBA_IT_ERROR_IT_EN_MTU_ERROR_IT_EN_MASK 0xFUL
#define KVX_ETH_LBA_IT_ERROR_IT_EN_MAC_ERROR_IT_EN_SHIFT 0x4
#define KVX_ETH_LBA_IT_ERROR_IT_EN_MAC_ERROR_IT_EN_MASK 0xF0UL
#define KVX_ETH_LBA_IT_PARSER_HIT_IT_EN_OFFSET     0x4
#define KVX_ETH_LBA_IT_PARSER_CNT_OVERFLOW_IT_EN_OFFSET 0x8
#define KVX_ETH_LBA_IT_DEFAULT_IT_EN_OFFSET        0xC
#define KVX_ETH_LBA_IT_DEFAULT_IT_EN_DEFAULT_HIT_IT_EN_SHIFT 0x0
#define KVX_ETH_LBA_IT_DEFAULT_IT_EN_DEFAULT_HIT_IT_EN_MASK 0xFUL
#define KVX_ETH_LBA_IT_DEFAULT_IT_EN_DEFAULT_CNT_OVERFLOW_IT_EN_SHIFT 0x4
#define KVX_ETH_LBA_IT_DEFAULT_IT_EN_DEFAULT_CNT_OVERFLOW_IT_EN_MASK 0xF0UL
#define KVX_ETH_LBA_IT_DROP_IT_EN_OFFSET           0x10
#define KVX_ETH_LBA_IT_DROP_IT_EN_MTU_DROP_IT_EN_SHIFT 0x0
#define KVX_ETH_LBA_IT_DROP_IT_EN_MTU_DROP_IT_EN_MASK 0xFUL
#define KVX_ETH_LBA_IT_DROP_IT_EN_MAC_DROP_IT_EN_SHIFT 0x4
#define KVX_ETH_LBA_IT_DROP_IT_EN_MAC_DROP_IT_EN_MASK 0xF0UL
#define KVX_ETH_LBA_IT_DROP_IT_EN_DISPATCH_DEFAULT_DROP_IT_EN_SHIFT 0x8
#define KVX_ETH_LBA_IT_DROP_IT_EN_DISPATCH_DEFAULT_DROP_IT_EN_MASK 0xF00UL
#define KVX_ETH_LBA_IT_DROP_IT_EN_DISPATCH_PARSER_DROP_IT_EN_SHIFT 0xc
#define KVX_ETH_LBA_IT_DROP_IT_EN_DISPATCH_PARSER_DROP_IT_EN_MASK 0xF000UL
#define KVX_ETH_LBA_IT_DROP_IT_EN_DISPATCH_RFS_DROP_IT_EN_SHIFT 0x10
#define KVX_ETH_LBA_IT_DROP_IT_EN_DISPATCH_RFS_DROP_IT_EN_MASK 0xF0000UL
#define KVX_ETH_LBA_IT_DROP_IT_EN_DISPATCH_RSS_DROP_IT_EN_SHIFT 0x14
#define KVX_ETH_LBA_IT_DROP_IT_EN_DISPATCH_RSS_DROP_IT_EN_MASK 0xF00000UL
#define KVX_ETH_LBA_IT_DROP2_IT_EN_OFFSET          0x14
#define KVX_ETH_LBA_IT_DROP2_IT_EN_POLICER_DROP_XCOS0_IT_EN_SHIFT 0x0
#define KVX_ETH_LBA_IT_DROP2_IT_EN_POLICER_DROP_XCOS0_IT_EN_MASK 0xFUL
#define KVX_ETH_LBA_IT_DROP2_IT_EN_POLICER_DROP_XCOS1_IT_EN_SHIFT 0x4
#define KVX_ETH_LBA_IT_DROP2_IT_EN_POLICER_DROP_XCOS1_IT_EN_MASK 0xF0UL
#define KVX_ETH_LBA_IT_DROP2_IT_EN_POLICER_DROP_XCOS2_IT_EN_SHIFT 0x8
#define KVX_ETH_LBA_IT_DROP2_IT_EN_POLICER_DROP_XCOS2_IT_EN_MASK 0xF00UL
#define KVX_ETH_LBA_IT_DROP2_IT_EN_POLICER_DROP_XCOS3_IT_EN_SHIFT 0xc
#define KVX_ETH_LBA_IT_DROP2_IT_EN_POLICER_DROP_XCOS3_IT_EN_MASK 0xF000UL
#define KVX_ETH_LBA_IT_DROP2_IT_EN_POLICER_DROP_XCOS4_IT_EN_SHIFT 0x10
#define KVX_ETH_LBA_IT_DROP2_IT_EN_POLICER_DROP_XCOS4_IT_EN_MASK 0xF0000UL
#define KVX_ETH_LBA_IT_DROP2_IT_EN_POLICER_DROP_XCOS5_IT_EN_SHIFT 0x14
#define KVX_ETH_LBA_IT_DROP2_IT_EN_POLICER_DROP_XCOS5_IT_EN_MASK 0xF00000UL
#define KVX_ETH_LBA_IT_DROP2_IT_EN_POLICER_DROP_XCOS6_IT_EN_SHIFT 0x18
#define KVX_ETH_LBA_IT_DROP2_IT_EN_POLICER_DROP_XCOS6_IT_EN_MASK 0xF000000UL
#define KVX_ETH_LBA_IT_DROP2_IT_EN_POLICER_DROP_XCOS7_IT_EN_SHIFT 0x1c
#define KVX_ETH_LBA_IT_DROP2_IT_EN_POLICER_DROP_XCOS7_IT_EN_MASK 0xF0000000UL
#define KVX_ETH_LBA_IT_DROP3_IT_EN_OFFSET          0x18
#define KVX_ETH_LBA_IT_DROP3_IT_EN_POLICER_DROP_XCOS8_IT_EN_SHIFT 0x0
#define KVX_ETH_LBA_IT_DROP3_IT_EN_POLICER_DROP_XCOS8_IT_EN_MASK 0xFUL
#define KVX_ETH_LBA_IT_DROP3_IT_EN_CRC_ERROR_DROP_IT_EN_SHIFT 0x4
#define KVX_ETH_LBA_IT_DROP3_IT_EN_CRC_ERROR_DROP_IT_EN_MASK 0xF0UL
#define KVX_ETH_LBA_IT_ERROR_IT_VECTOR_OFFSET      0x1C
#define KVX_ETH_LBA_IT_ERROR_IT_VECTOR_MTU_ERROR_IT_SHIFT 0x0
#define KVX_ETH_LBA_IT_ERROR_IT_VECTOR_MTU_ERROR_IT_MASK 0xFUL
#define KVX_ETH_LBA_IT_ERROR_IT_VECTOR_MAC_ERROR_IT_SHIFT 0x4
#define KVX_ETH_LBA_IT_ERROR_IT_VECTOR_MAC_ERROR_IT_MASK 0xF0UL
#define KVX_ETH_LBA_IT_ERROR_IT_VECTOR_LAC_OFFSET  0x20
#define KVX_ETH_LBA_IT_ERROR_IT_VECTOR_LAC_MTU_ERROR_IT_SHIFT 0x0
#define KVX_ETH_LBA_IT_ERROR_IT_VECTOR_LAC_MTU_ERROR_IT_MASK 0xFUL
#define KVX_ETH_LBA_IT_ERROR_IT_VECTOR_LAC_MAC_ERROR_IT_SHIFT 0x4
#define KVX_ETH_LBA_IT_ERROR_IT_VECTOR_LAC_MAC_ERROR_IT_MASK 0xF0UL
#define KVX_ETH_LBA_IT_PARSER_HIT_IT_VECTOR_OFFSET 0x24
#define KVX_ETH_LBA_IT_PARSER_HIT_IT_VECTOR_LAC_OFFSET 0x28
#define KVX_ETH_LBA_IT_PARSER_CNT_OVERFLOW_IT_VECTOR_OFFSET 0x2C
#define KVX_ETH_LBA_IT_PARSER_CNT_OVERFLOW_IT_VECTOR_LAC_OFFSET 0x30
#define KVX_ETH_LBA_IT_DEFAULT_IT_VECTOR_OFFSET    0x34
#define KVX_ETH_LBA_IT_DEFAULT_IT_VECTOR_DEFAULT_HIT_IT_SHIFT 0x0
#define KVX_ETH_LBA_IT_DEFAULT_IT_VECTOR_DEFAULT_HIT_IT_MASK 0xFUL
#define KVX_ETH_LBA_IT_DEFAULT_IT_VECTOR_DEFAULT_CNT_OVERFLOW_IT_SHIFT 0x4
#define KVX_ETH_LBA_IT_DEFAULT_IT_VECTOR_DEFAULT_CNT_OVERFLOW_IT_MASK 0xF0UL
#define KVX_ETH_LBA_IT_DEFAULT_IT_VECTOR_LAC_OFFSET 0x38
#define KVX_ETH_LBA_IT_DEFAULT_IT_VECTOR_LAC_DEFAULT_HIT_IT_SHIFT 0x0
#define KVX_ETH_LBA_IT_DEFAULT_IT_VECTOR_LAC_DEFAULT_HIT_IT_MASK 0xFUL
#define KVX_ETH_LBA_IT_DEFAULT_IT_VECTOR_LAC_DEFAULT_CNT_OVERFLOW_IT_SHIFT 0x4
#define KVX_ETH_LBA_IT_DEFAULT_IT_VECTOR_LAC_DEFAULT_CNT_OVERFLOW_IT_MASK 0xF0UL
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR_OFFSET       0x3C
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR_MTU_DROP_IT_SHIFT 0x0
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR_MTU_DROP_IT_MASK 0xFUL
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR_MAC_DROP_IT_SHIFT 0x4
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR_MAC_DROP_IT_MASK 0xF0UL
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR_DISPATCH_DEFAULT_DROP_IT_SHIFT 0x8
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR_DISPATCH_DEFAULT_DROP_IT_MASK 0xF00UL
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR_DISPATCH_PARSER_DROP_IT_SHIFT 0xc
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR_DISPATCH_PARSER_DROP_IT_MASK 0xF000UL
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR_DISPATCH_RFS_DROP_IT_SHIFT 0x10
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR_DISPATCH_RFS_DROP_IT_MASK 0xF0000UL
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR_DISPATCH_RSS_DROP_IT_SHIFT 0x14
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR_DISPATCH_RSS_DROP_IT_MASK 0xF00000UL
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR_LAC_OFFSET   0x40
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR_LAC_MTU_DROP_IT_SHIFT 0x0
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR_LAC_MTU_DROP_IT_MASK 0xFUL
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR_LAC_MAC_DROP_IT_SHIFT 0x4
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR_LAC_MAC_DROP_IT_MASK 0xF0UL
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR_LAC_DISPATCH_DEFAULT_DROP_IT_SHIFT 0x8
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR_LAC_DISPATCH_DEFAULT_DROP_IT_MASK 0xF00UL
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR_LAC_DISPATCH_PARSER_DROP_IT_SHIFT 0xc
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR_LAC_DISPATCH_PARSER_DROP_IT_MASK 0xF000UL
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR_LAC_DISPATCH_RFS_DROP_IT_SHIFT 0x10
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR_LAC_DISPATCH_RFS_DROP_IT_MASK 0xF0000UL
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR_LAC_DISPATCH_RSS_DROP_IT_SHIFT 0x14
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR_LAC_DISPATCH_RSS_DROP_IT_MASK 0xF00000UL
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_OFFSET      0x44
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_POLICER_DROP_XCOS0_SHIFT 0x0
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_POLICER_DROP_XCOS0_MASK 0xFUL
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_POLICER_DROP_XCOS1_SHIFT 0x4
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_POLICER_DROP_XCOS1_MASK 0xF0UL
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_POLICER_DROP_XCOS2_SHIFT 0x8
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_POLICER_DROP_XCOS2_MASK 0xF00UL
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_POLICER_DROP_XCOS3_SHIFT 0xc
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_POLICER_DROP_XCOS3_MASK 0xF000UL
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_POLICER_DROP_XCOS4_SHIFT 0x10
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_POLICER_DROP_XCOS4_MASK 0xF0000UL
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_POLICER_DROP_XCOS5_SHIFT 0x14
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_POLICER_DROP_XCOS5_MASK 0xF00000UL
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_POLICER_DROP_XCOS6_SHIFT 0x18
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_POLICER_DROP_XCOS6_MASK 0xF000000UL
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_POLICER_DROP_XCOS7_SHIFT 0x1c
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_POLICER_DROP_XCOS7_MASK 0xF0000000UL
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_LAC_OFFSET  0x48
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_LAC_POLICER_DROP_XCOS0_SHIFT 0x0
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_LAC_POLICER_DROP_XCOS0_MASK 0xFUL
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_LAC_POLICER_DROP_XCOS1_SHIFT 0x4
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_LAC_POLICER_DROP_XCOS1_MASK 0xF0UL
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_LAC_POLICER_DROP_XCOS2_SHIFT 0x8
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_LAC_POLICER_DROP_XCOS2_MASK 0xF00UL
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_LAC_POLICER_DROP_XCOS3_SHIFT 0xc
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_LAC_POLICER_DROP_XCOS3_MASK 0xF000UL
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_LAC_POLICER_DROP_XCOS4_SHIFT 0x10
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_LAC_POLICER_DROP_XCOS4_MASK 0xF0000UL
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_LAC_POLICER_DROP_XCOS5_SHIFT 0x14
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_LAC_POLICER_DROP_XCOS5_MASK 0xF00000UL
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_LAC_POLICER_DROP_XCOS6_SHIFT 0x18
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_LAC_POLICER_DROP_XCOS6_MASK 0xF000000UL
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_LAC_POLICER_DROP_XCOS7_SHIFT 0x1c
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR2_LAC_POLICER_DROP_XCOS7_MASK 0xF0000000UL
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR3_OFFSET      0x4C
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR3_POLICER_DROP_XCOS8_SHIFT 0x0
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR3_POLICER_DROP_XCOS8_MASK 0xFUL
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR3_CRC_ERROR_DROP_IT_SHIFT 0x4
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR3_CRC_ERROR_DROP_IT_MASK 0xF0UL
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR3_LAC_OFFSET  0x50
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR3_LAC_POLICER_DROP_XCOS8_SHIFT 0x0
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR3_LAC_POLICER_DROP_XCOS8_MASK 0xFUL
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR3_LAC_CRC_ERROR_DROP_IT_SHIFT 0x4
#define KVX_ETH_LBA_IT_DROP_IT_VECTOR3_LAC_CRC_ERROR_DROP_IT_MASK 0xF0UL

/* group MPPA_LB_ANALYZER_LB_PARSER */
#define KVX_ETH_LBA_PARSER_GRP_OFFSET              0xA004
#define KVX_ETH_LBA_PARSER_GRP_ELEM_SIZE           0xB8
#define KVX_ETH_LBA_PARSER_GRP_ELEM_NB             0x10
#define KVX_ETH_LBA_PARSER_CTRL_OFFSET             0x0
#define KVX_ETH_LBA_PARSER_CTRL_ENABLE_SHIFT       0x0
#define KVX_ETH_LBA_PARSER_CTRL_ENABLE_MASK        0x1UL
#define KVX_ETH_LBA_PARSER_CTRL_LANE_SRC_SHIFT     0x1
#define KVX_ETH_LBA_PARSER_CTRL_LANE_SRC_MASK      0x1EUL
#define KVX_ETH_LBA_PARSER_CTRL_PRIORITY_SHIFT     0x5
#define KVX_ETH_LBA_PARSER_CTRL_PRIORITY_MASK      0x1E0UL
#define KVX_ETH_LBA_PARSER_CTRL_DISABLE_CRC_SHIFT  0x9
#define KVX_ETH_LBA_PARSER_CTRL_DISABLE_CRC_MASK   0x200UL
#define KVX_ETH_LBA_PARSER_CTRL_PRIORITY_CLASS_SHIFT 0xa
#define KVX_ETH_LBA_PARSER_CTRL_PRIORITY_CLASS_MASK 0x400UL
#define KVX_ETH_LBA_PARSER_STATUS_OFFSET           0x4
#define KVX_ETH_LBA_PARSER_DISPATCH_POLICY_OFFSET  0x8
#define KVX_ETH_LBA_PARSER_DISPATCH_INFO_OFFSET    0xC
#define KVX_ETH_LBA_PARSER_DISPATCH_INFO_RX_TAG_SHIFT 0x0
#define KVX_ETH_LBA_PARSER_DISPATCH_INFO_RX_TAG_MASK 0x1FUL
#define KVX_ETH_LBA_PARSER_DISPATCH_INFO_DIRECTION_SHIFT 0x5
#define KVX_ETH_LBA_PARSER_DISPATCH_INFO_DIRECTION_MASK 0xE0UL
#define KVX_ETH_LBA_PARSER_DISPATCH_INFO_DROP_SHIFT 0x8
#define KVX_ETH_LBA_PARSER_DISPATCH_INFO_DROP_MASK 0x100UL
#define KVX_ETH_LBA_PARSER_DISPATCH_INFO_SPLIT_EN_SHIFT 0x9
#define KVX_ETH_LBA_PARSER_DISPATCH_INFO_SPLIT_EN_MASK 0x200UL
#define KVX_ETH_LBA_PARSER_DISPATCH_INFO_SPLIT_TRIG_SHIFT 0xa
#define KVX_ETH_LBA_PARSER_DISPATCH_INFO_SPLIT_TRIG_MASK 0x400UL
#define KVX_ETH_LBA_PARSER_DISPATCH_INFO_RX_CACHE_ID_SHIFT 0xb
#define KVX_ETH_LBA_PARSER_DISPATCH_INFO_RX_CACHE_ID_MASK 0x1800UL
#define KVX_ETH_LBA_PARSER_DISPATCH_INFO_RX_CACHE_ID_SPLIT_SHIFT 0xd
#define KVX_ETH_LBA_PARSER_DISPATCH_INFO_RX_CACHE_ID_SPLIT_MASK 0x6000UL
#define KVX_ETH_LBA_PARSER_MINIHASHCTRL_OFFSET     0x10
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_0_7_OFFSET  0x14
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_0_7_MINI_H_0_SHIFT 0x0
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_0_7_MINI_H_0_MASK 0xFUL
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_0_7_MINI_H_1_SHIFT 0x4
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_0_7_MINI_H_1_MASK 0xF0UL
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_0_7_MINI_H_2_SHIFT 0x8
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_0_7_MINI_H_2_MASK 0xF00UL
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_0_7_MINI_H_3_SHIFT 0xc
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_0_7_MINI_H_3_MASK 0xF000UL
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_0_7_MINI_H_4_SHIFT 0x10
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_0_7_MINI_H_4_MASK 0xF0000UL
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_0_7_MINI_H_5_SHIFT 0x14
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_0_7_MINI_H_5_MASK 0xF00000UL
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_0_7_MINI_H_6_SHIFT 0x18
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_0_7_MINI_H_6_MASK 0xF000000UL
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_0_7_MINI_H_7_SHIFT 0x1c
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_0_7_MINI_H_7_MASK 0xF0000000UL
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_8_15_OFFSET 0x18
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_8_15_MINI_H_8_SHIFT 0x0
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_8_15_MINI_H_8_MASK 0xFUL
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_8_15_MINI_H_9_SHIFT 0x4
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_8_15_MINI_H_9_MASK 0xF0UL
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_8_15_MINI_H_10_SHIFT 0x8
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_8_15_MINI_H_10_MASK 0xF00UL
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_8_15_MINI_H_11_SHIFT 0xc
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_8_15_MINI_H_11_MASK 0xF000UL
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_8_15_MINI_H_12_SHIFT 0x10
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_8_15_MINI_H_12_MASK 0xF0000UL
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_8_15_MINI_H_13_SHIFT 0x14
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_8_15_MINI_H_13_MASK 0xF00000UL
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_8_15_MINI_H_14_SHIFT 0x18
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_8_15_MINI_H_14_MASK 0xF000000UL
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_8_15_MINI_H_15_SHIFT 0x1c
#define KVX_ETH_LBA_PARSER_MINIHASHMAP_8_15_MINI_H_15_MASK 0xF0000000UL
#define KVX_ETH_LBA_PARSER_FLOW_TYPE_OFFSET        0x1C
#define KVX_ETH_LBA_PARSER_FLOW_KEY_CTRL_OFFSET    0x20
#define KVX_ETH_LBA_PARSER_FLOW_KEY_CTRL_APPEND_LANEID_SHIFT 0x0
#define KVX_ETH_LBA_PARSER_FLOW_KEY_CTRL_APPEND_LANEID_MASK 0x1UL
#define KVX_ETH_LBA_PARSER_FLOW_KEY_CTRL_APPEND_FNID_SHIFT 0x1
#define KVX_ETH_LBA_PARSER_FLOW_KEY_CTRL_APPEND_FNID_MASK 0x2UL
#define KVX_ETH_LBA_PARSER_FLOW_KEY_CTRL_APPEND_FLOW_TYPE_SHIFT 0x2
#define KVX_ETH_LBA_PARSER_FLOW_KEY_CTRL_APPEND_FLOW_TYPE_MASK 0x4UL
#define KVX_ETH_LBA_PARSER_HIT_CNT_OFFSET          0x24
#define KVX_ETH_LBA_PARSER_HIT_CNT_LAC_OFFSET      0x28
#define KVX_ETH_LBA_PARSER_RSS_QPN_OVRD_OFFSET     0x2C
#define KVX_ETH_LBA_PARSER_RSS_IDX_OVRD_OFFSET     0x30
#define KVX_ETH_LBA_PARSER_RSS_IDX_OVRD_IDX_MASK_LANE_SHIFT 0x0
#define KVX_ETH_LBA_PARSER_RSS_IDX_OVRD_IDX_MASK_LANE_MASK 0x3UL
#define KVX_ETH_LBA_PARSER_RSS_IDX_OVRD_IDX_MASK_PARSERID_SHIFT 0x2
#define KVX_ETH_LBA_PARSER_RSS_IDX_OVRD_IDX_MASK_PARSERID_MASK 0x3CUL
#define KVX_ETH_LBA_PARSER_RSS_IDX_OVRD_PARSERID_SHIFT 0x6
#define KVX_ETH_LBA_PARSER_RSS_IDX_OVRD_PARSERID_MASK 0x3C0UL
#define KVX_ETH_LBA_PARSER_RSS_IDX_OVRD_IDX_MASK_FNID_SHIFT 0xa
#define KVX_ETH_LBA_PARSER_RSS_IDX_OVRD_IDX_MASK_FNID_MASK 0x3FC00UL
#define KVX_ETH_LBA_PARSER_RSS_IDX_OVRD_RESERVED_IDX_MASK_XCOS_SHIFT 0x12
#define KVX_ETH_LBA_PARSER_RSS_IDX_OVRD_RESERVED_IDX_MASK_XCOS_MASK 0xFFC0000UL
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_OFFSET      0x34
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_IP_V6_EXT0_OPCODE_SHIFT 0x0
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_IP_V6_EXT0_OPCODE_MASK 0xFFUL
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_IP_V6_EXT1_OPCODE_SHIFT 0x8
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_IP_V6_EXT1_OPCODE_MASK 0xFF00UL
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_IP_V6_EXT2_OPCODE_SHIFT 0x10
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_IP_V6_EXT2_OPCODE_MASK 0xFF0000UL
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_IP_V6_EXT3_OPCODE_SHIFT 0x18
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_IP_V6_EXT3_OPCODE_MASK 0xFF000000UL
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_CTRL_OFFSET 0x38
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_CTRL_IP_V6_EXT0_OPCODE_EN_SHIFT 0x0
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_CTRL_IP_V6_EXT0_OPCODE_EN_MASK 0x1UL
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_CTRL_IP_V6_EXT1_OPCODE_EN_SHIFT 0x1
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_CTRL_IP_V6_EXT1_OPCODE_EN_MASK 0x2UL
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_CTRL_IP_V6_EXT2_OPCODE_EN_SHIFT 0x2
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_CTRL_IP_V6_EXT2_OPCODE_EN_MASK 0x4UL
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_CTRL_IP_V6_EXT3_OPCODE_EN_SHIFT 0x3
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_CTRL_IP_V6_EXT3_OPCODE_EN_MASK 0x8UL
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_CTRL_IP_V6_EXT0_FK_EN_SHIFT 0x4
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_CTRL_IP_V6_EXT0_FK_EN_MASK 0x10UL
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_CTRL_IP_V6_EXT1_FK_EN_SHIFT 0x5
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_CTRL_IP_V6_EXT1_FK_EN_MASK 0x20UL
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_CTRL_IP_V6_EXT2_FK_EN_SHIFT 0x6
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_CTRL_IP_V6_EXT2_FK_EN_MASK 0x40UL
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_CTRL_IP_V6_EXT3_FK_EN_SHIFT 0x7
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_CTRL_IP_V6_EXT3_FK_EN_MASK 0x80UL
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_FK_POS_OFFSET 0x3C
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_FK_POS_IP_V6_EXT0_FK_START_SHIFT 0x0
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_FK_POS_IP_V6_EXT0_FK_START_MASK 0xFUL
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_FK_POS_IP_V6_EXT1_FK_START_SHIFT 0x4
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_FK_POS_IP_V6_EXT1_FK_START_MASK 0xF0UL
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_FK_POS_IP_V6_EXT2_FK_START_SHIFT 0x8
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_FK_POS_IP_V6_EXT2_FK_START_MASK 0xF00UL
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_FK_POS_IP_V6_EXT3_FK_START_SHIFT 0xc
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_FK_POS_IP_V6_EXT3_FK_START_MASK 0xF000UL
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_FK_POS_IP_V6_EXT0_FK_END_SHIFT 0x10
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_FK_POS_IP_V6_EXT0_FK_END_MASK 0xF0000UL
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_FK_POS_IP_V6_EXT1_FK_END_SHIFT 0x14
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_FK_POS_IP_V6_EXT1_FK_END_MASK 0xF00000UL
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_FK_POS_IP_V6_EXT2_FK_END_SHIFT 0x18
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_FK_POS_IP_V6_EXT2_FK_END_MASK 0xF000000UL
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_FK_POS_IP_V6_EXT3_FK_END_SHIFT 0x1c
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT_FK_POS_IP_V6_EXT3_FK_END_MASK 0xF0000000UL
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT0_FK_MASK_OFFSET 0x40
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT0_FK_MASK_ELEM_SIZE 0x4
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT0_FK_MASK_ELEM_NB 0x3
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT1_FK_MASK_OFFSET 0x4C
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT1_FK_MASK_ELEM_SIZE 0x4
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT1_FK_MASK_ELEM_NB 0x3
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT2_FK_MASK_OFFSET 0x58
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT2_FK_MASK_ELEM_SIZE 0x4
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT2_FK_MASK_ELEM_NB 0x3
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT3_FK_MASK_OFFSET 0x64
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT3_FK_MASK_ELEM_SIZE 0x4
#define KVX_ETH_LBA_PARSER_LB_IPV6_EXT3_FK_MASK_ELEM_NB 0x3
#define KVX_ETH_LBA_PARSER_XCOS_CTRL_OFFSET        0x70
#define KVX_ETH_LBA_PARSER_XCOS_CTRL_XCOS_OVRD_ENABLE_SHIFT 0x0
#define KVX_ETH_LBA_PARSER_XCOS_CTRL_XCOS_OVRD_ENABLE_MASK 0x1UL
#define KVX_ETH_LBA_PARSER_XCOS_CTRL_XCOS_OVRD_VALUE_SHIFT 0x1
#define KVX_ETH_LBA_PARSER_XCOS_CTRL_XCOS_OVRD_VALUE_MASK 0x1EUL
#define KVX_ETH_LBA_PARSER_XCOS_CTRL_USE_OUTTER_COS_SHIFT 0x5
#define KVX_ETH_LBA_PARSER_XCOS_CTRL_USE_OUTTER_COS_MASK 0x20UL
#define KVX_ETH_LBA_PARSER_CLASSIFIER_FAITH_OFFSET 0x74
#define KVX_ETH_LBA_PARSER_CLASSIFIER_FAITH_TRUST_PCP_SHIFT 0x0
#define KVX_ETH_LBA_PARSER_CLASSIFIER_FAITH_TRUST_PCP_MASK 0x1UL
#define KVX_ETH_LBA_PARSER_CLASSIFIER_FAITH_TRUST_DSCP_SHIFT 0x1
#define KVX_ETH_LBA_PARSER_CLASSIFIER_FAITH_TRUST_DSCP_MASK 0x2UL
#define KVX_ETH_LBA_PARSER_CLASSIFIER_FAITH_TRUST_TC_SHIFT 0x2
#define KVX_ETH_LBA_PARSER_CLASSIFIER_FAITH_TRUST_TC_MASK 0x4UL
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_OFFSET    0x78
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_WREDABLE_XCOS_0_SHIFT 0x0
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_WREDABLE_XCOS_0_MASK 0x1UL
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_WREDABLE_XCOS_1_SHIFT 0x1
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_WREDABLE_XCOS_1_MASK 0x2UL
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_WREDABLE_XCOS_2_SHIFT 0x2
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_WREDABLE_XCOS_2_MASK 0x4UL
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_WREDABLE_XCOS_3_SHIFT 0x3
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_WREDABLE_XCOS_3_MASK 0x8UL
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_WREDABLE_XCOS_4_SHIFT 0x4
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_WREDABLE_XCOS_4_MASK 0x10UL
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_WREDABLE_XCOS_5_SHIFT 0x5
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_WREDABLE_XCOS_5_MASK 0x20UL
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_WREDABLE_XCOS_6_SHIFT 0x6
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_WREDABLE_XCOS_6_MASK 0x40UL
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_WREDABLE_XCOS_7_SHIFT 0x7
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_WREDABLE_XCOS_7_MASK 0x80UL
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_WREDABLE_XCOS_8_SHIFT 0x8
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_WREDABLE_XCOS_8_MASK 0x100UL
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_WREDABLE_XCOS_9_SHIFT 0x9
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_WREDABLE_XCOS_9_MASK 0x200UL
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_WREDABLE_XCOS_10_SHIFT 0xa
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_WREDABLE_XCOS_10_MASK 0x400UL
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_WREDABLE_XCOS_11_SHIFT 0xb
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_WREDABLE_XCOS_11_MASK 0x800UL
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_WREDABLE_XCOS_12_SHIFT 0xc
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_WREDABLE_XCOS_12_MASK 0x1000UL
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_WREDABLE_XCOS_13_SHIFT 0xd
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_WREDABLE_XCOS_13_MASK 0x2000UL
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_WREDABLE_XCOS_14_SHIFT 0xe
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_WREDABLE_XCOS_14_MASK 0x4000UL
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_WREDABLE_XCOS_15_SHIFT 0xf
#define KVX_ETH_LBA_PARSER_WREDABLE_XCOS_WREDABLE_XCOS_15_MASK 0x8000UL
#define KVX_ETH_LBA_PARSER_COLOR_AWARE_EN_OFFSET   0x7C
#define KVX_ETH_LBA_PARSER_TRANSLATE_PCP_OFFSET    0x80
#define KVX_ETH_LBA_PARSER_TRANSLATE_PCP_PCP2COS_0_SHIFT 0x0
#define KVX_ETH_LBA_PARSER_TRANSLATE_PCP_PCP2COS_0_MASK 0xFUL
#define KVX_ETH_LBA_PARSER_TRANSLATE_PCP_PCP2COS_1_SHIFT 0x4
#define KVX_ETH_LBA_PARSER_TRANSLATE_PCP_PCP2COS_1_MASK 0xF0UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_PCP_PCP2COS_2_SHIFT 0x8
#define KVX_ETH_LBA_PARSER_TRANSLATE_PCP_PCP2COS_2_MASK 0xF00UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_PCP_PCP2COS_3_SHIFT 0xc
#define KVX_ETH_LBA_PARSER_TRANSLATE_PCP_PCP2COS_3_MASK 0xF000UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_PCP_PCP2COS_4_SHIFT 0x10
#define KVX_ETH_LBA_PARSER_TRANSLATE_PCP_PCP2COS_4_MASK 0xF0000UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_PCP_PCP2COS_5_SHIFT 0x14
#define KVX_ETH_LBA_PARSER_TRANSLATE_PCP_PCP2COS_5_MASK 0xF00000UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_PCP_PCP2COS_6_SHIFT 0x18
#define KVX_ETH_LBA_PARSER_TRANSLATE_PCP_PCP2COS_6_MASK 0xF000000UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_PCP_PCP2COS_7_SHIFT 0x1c
#define KVX_ETH_LBA_PARSER_TRANSLATE_PCP_PCP2COS_7_MASK 0xF0000000UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_DSCP_OFFSET   0x84
#define KVX_ETH_LBA_PARSER_TRANSLATE_DSCP_ELEM_SIZE 0x4
#define KVX_ETH_LBA_PARSER_TRANSLATE_DSCP_ELEM_NB  0x8
#define KVX_ETH_LBA_PARSER_TRANSLATE_DSCP_DSCP2COS_0_SHIFT 0x0
#define KVX_ETH_LBA_PARSER_TRANSLATE_DSCP_DSCP2COS_0_MASK 0xFUL
#define KVX_ETH_LBA_PARSER_TRANSLATE_DSCP_DSCP2COS_1_SHIFT 0x4
#define KVX_ETH_LBA_PARSER_TRANSLATE_DSCP_DSCP2COS_1_MASK 0xF0UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_DSCP_DSCP2COS_2_SHIFT 0x8
#define KVX_ETH_LBA_PARSER_TRANSLATE_DSCP_DSCP2COS_2_MASK 0xF00UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_DSCP_DSCP2COS_3_SHIFT 0xc
#define KVX_ETH_LBA_PARSER_TRANSLATE_DSCP_DSCP2COS_3_MASK 0xF000UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_DSCP_DSCP2COS_4_SHIFT 0x10
#define KVX_ETH_LBA_PARSER_TRANSLATE_DSCP_DSCP2COS_4_MASK 0xF0000UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_DSCP_DSCP2COS_5_SHIFT 0x14
#define KVX_ETH_LBA_PARSER_TRANSLATE_DSCP_DSCP2COS_5_MASK 0xF00000UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_DSCP_DSCP2COS_6_SHIFT 0x18
#define KVX_ETH_LBA_PARSER_TRANSLATE_DSCP_DSCP2COS_6_MASK 0xF000000UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_DSCP_DSCP2COS_7_SHIFT 0x1c
#define KVX_ETH_LBA_PARSER_TRANSLATE_DSCP_DSCP2COS_7_MASK 0xF0000000UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_OFFSET     0xA4
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_ELEM_SIZE  0x4
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_ELEM_NB    0x4
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_DSCP2DP_0_SHIFT 0x0
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_DSCP2DP_0_MASK 0x3UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_DSCP2DP_1_SHIFT 0x2
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_DSCP2DP_1_MASK 0xCUL
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_DSCP2DP_2_SHIFT 0x4
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_DSCP2DP_2_MASK 0x30UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_DSCP2DP_3_SHIFT 0x6
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_DSCP2DP_3_MASK 0xC0UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_DSCP2DP_4_SHIFT 0x8
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_DSCP2DP_4_MASK 0x300UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_DSCP2DP_5_SHIFT 0xa
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_DSCP2DP_5_MASK 0xC00UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_DSCP2DP_6_SHIFT 0xc
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_DSCP2DP_6_MASK 0x3000UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_DSCP2DP_7_SHIFT 0xe
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_DSCP2DP_7_MASK 0xC000UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_DSCP2DP_8_SHIFT 0x10
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_DSCP2DP_8_MASK 0x30000UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_DSCP2DP_9_SHIFT 0x12
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_DSCP2DP_9_MASK 0xC0000UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_DSCP2DP_10_SHIFT 0x14
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_DSCP2DP_10_MASK 0x300000UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_DSCP2DP_11_SHIFT 0x16
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_DSCP2DP_11_MASK 0xC00000UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_DSCP2DP_12_SHIFT 0x18
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_DSCP2DP_12_MASK 0x3000000UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_DSCP2DP_13_SHIFT 0x1a
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_DSCP2DP_13_MASK 0xC000000UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_DSCP2DP_14_SHIFT 0x1c
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_DSCP2DP_14_MASK 0x30000000UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_DSCP2DP_15_SHIFT 0x1e
#define KVX_ETH_LBA_PARSER_TRANSLATE_DP_DSCP2DP_15_MASK 0xC0000000UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_TC_OFFSET     0xB4
#define KVX_ETH_LBA_PARSER_TRANSLATE_TC_TC2COS_0_SHIFT 0x0
#define KVX_ETH_LBA_PARSER_TRANSLATE_TC_TC2COS_0_MASK 0xFUL
#define KVX_ETH_LBA_PARSER_TRANSLATE_TC_TC2COS_1_SHIFT 0x4
#define KVX_ETH_LBA_PARSER_TRANSLATE_TC_TC2COS_1_MASK 0xF0UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_TC_TC2COS_2_SHIFT 0x8
#define KVX_ETH_LBA_PARSER_TRANSLATE_TC_TC2COS_2_MASK 0xF00UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_TC_TC2COS_3_SHIFT 0xc
#define KVX_ETH_LBA_PARSER_TRANSLATE_TC_TC2COS_3_MASK 0xF000UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_TC_TC2COS_4_SHIFT 0x10
#define KVX_ETH_LBA_PARSER_TRANSLATE_TC_TC2COS_4_MASK 0xF0000UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_TC_TC2COS_5_SHIFT 0x14
#define KVX_ETH_LBA_PARSER_TRANSLATE_TC_TC2COS_5_MASK 0xF00000UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_TC_TC2COS_6_SHIFT 0x18
#define KVX_ETH_LBA_PARSER_TRANSLATE_TC_TC2COS_6_MASK 0xF000000UL
#define KVX_ETH_LBA_PARSER_TRANSLATE_TC_TC2COS_7_SHIFT 0x1c
#define KVX_ETH_LBA_PARSER_TRANSLATE_TC_TC2COS_7_MASK 0xF0000000UL

/* group MPPA_LB_ANALYZER_LB_PARSER_RAM */
#define KVX_ETH_LBA_PARSER_RAM_GRP_OFFSET          0x0
#define KVX_ETH_LBA_PARSER_RAM_GRP_ELEM_SIZE       0x800
#define KVX_ETH_LBA_PARSER_RAM_GRP_ELEM_NB         0x10

/* group MPPA_LB_ANALYZER_LB_PARSER_RAM_LB_PARSER_RAM_LINE */
#define KVX_ETH_LBA_PARSER_RAM_LB_PARSER_RAM_LINE_GRP_OFFSET 0x0
#define KVX_ETH_LBA_PARSER_RAM_LB_PARSER_RAM_LINE_GRP_ELEM_SIZE 0x40
#define KVX_ETH_LBA_PARSER_RAM_LB_PARSER_RAM_LINE_GRP_ELEM_NB 0x20
#define KVX_ETH_LBA_PARSER_RAM_LB_PARSER_RAM_LINE_WORD_OFFSET 0x0
#define KVX_ETH_LBA_PARSER_RAM_LB_PARSER_RAM_LINE_WORD_ELEM_SIZE 0x4
#define KVX_ETH_LBA_PARSER_RAM_LB_PARSER_RAM_LINE_WORD_ELEM_NB 0xD

/* group MPPA_LB_ANALYZER_LB_RSS */
#define KVX_ETH_LBA_RSS_GRP_OFFSET                 0x8000
#define KVX_ETH_LBA_RSS_LUT_OFFSET                 0x0
#define KVX_ETH_LBA_RSS_LUT_ELEM_SIZE              0x4
#define KVX_ETH_LBA_RSS_LUT_ELEM_NB                0x800
#define KVX_ETH_LBA_RSS_LUT_RX_TAG_SHIFT           0x0
#define KVX_ETH_LBA_RSS_LUT_RX_TAG_MASK            0x1FUL
#define KVX_ETH_LBA_RSS_LUT_DIRECTION_SHIFT        0x5
#define KVX_ETH_LBA_RSS_LUT_DIRECTION_MASK         0xE0UL
#define KVX_ETH_LBA_RSS_LUT_DROP_SHIFT             0x8
#define KVX_ETH_LBA_RSS_LUT_DROP_MASK              0x100UL
#define KVX_ETH_LBA_RSS_LUT_SPLIT_EN_SHIFT         0x9
#define KVX_ETH_LBA_RSS_LUT_SPLIT_EN_MASK          0x200UL
#define KVX_ETH_LBA_RSS_LUT_SPLIT_TRIG_SHIFT       0xa
#define KVX_ETH_LBA_RSS_LUT_SPLIT_TRIG_MASK        0x400UL
#define KVX_ETH_LBA_RSS_LUT_RX_CACHE_ID_SHIFT      0xb
#define KVX_ETH_LBA_RSS_LUT_RX_CACHE_ID_MASK       0x1800UL
#define KVX_ETH_LBA_RSS_LUT_RX_CACHE_ID_SPLIT_SHIFT 0xd
#define KVX_ETH_LBA_RSS_LUT_RX_CACHE_ID_SPLIT_MASK 0x6000UL
#define KVX_ETH_LBA_RSS_RSS_ENABLE_OFFSET          0x2000

/* group MPPA_LB_ANALYZER_LB_STATUS_COUNTERS */
#define KVX_ETH_LBA_STATUS_COUNTERS_GRP_OFFSET     0xB144
#define KVX_ETH_LBA_STATUS_COUNTERS_GRP_ELEM_SIZE  0x9C
#define KVX_ETH_LBA_STATUS_COUNTERS_GRP_ELEM_NB    0x4
#define KVX_ETH_LBA_STATUS_COUNTERS_MTU_ERROR_CNT_OFFSET 0x0
#define KVX_ETH_LBA_STATUS_COUNTERS_MTU_ERROR_CNT_LAC_OFFSET 0x4
#define KVX_ETH_LBA_STATUS_COUNTERS_MAC_ERROR_CNT_OFFSET 0x8
#define KVX_ETH_LBA_STATUS_COUNTERS_MAC_ERROR_CNT_LAC_OFFSET 0xC
#define KVX_ETH_LBA_STATUS_COUNTERS_MTU_ERROR_DROP_CNT_OFFSET 0x10
#define KVX_ETH_LBA_STATUS_COUNTERS_MTU_ERROR_DROP_CNT_LAC_OFFSET 0x14
#define KVX_ETH_LBA_STATUS_COUNTERS_MAC_ERROR_DROP_CNT_OFFSET 0x18
#define KVX_ETH_LBA_STATUS_COUNTERS_MAC_ERROR_DROP_CNT_LAC_OFFSET 0x1C
#define KVX_ETH_LBA_STATUS_COUNTERS_CRC_DROP_CNT_OFFSET 0x20
#define KVX_ETH_LBA_STATUS_COUNTERS_CRC_DROP_CNT_LAC_OFFSET 0x24
#define KVX_ETH_LBA_STATUS_COUNTERS_DISPATCH_DROP_CNT_OFFSET 0x28
#define KVX_ETH_LBA_STATUS_COUNTERS_DISPATCH_DROP_CNT_LAC_OFFSET 0x2C
#define KVX_ETH_LBA_STATUS_COUNTERS_DISPATCH_PARSER_DROP_CNT_OFFSET 0x30
#define KVX_ETH_LBA_STATUS_COUNTERS_DISPATCH_PARSER_DROP_CNT_LAC_OFFSET 0x34
#define KVX_ETH_LBA_STATUS_COUNTERS_DISPATCH_DEFAULT_DROP_CNT_OFFSET 0x38
#define KVX_ETH_LBA_STATUS_COUNTERS_DISPATCH_DEFAULT_DROP_CNT_LAC_OFFSET 0x3C
#define KVX_ETH_LBA_STATUS_COUNTERS_DISPATCH_RFS_DROP_CNT_OFFSET 0x40
#define KVX_ETH_LBA_STATUS_COUNTERS_DISPATCH_RFS_DROP_CNT_LAC_OFFSET 0x44
#define KVX_ETH_LBA_STATUS_COUNTERS_DISPATCH_RSS_DROP_CNT_OFFSET 0x48
#define KVX_ETH_LBA_STATUS_COUNTERS_DISPATCH_RSS_DROP_CNT_LAC_OFFSET 0x4C
#define KVX_ETH_LBA_STATUS_COUNTERS_TOTAL_DROP_CNT_OFFSET 0x98

/* group MPPA_LB_ANALYZER_LB_STATUS_COUNTERS_STATUS_XCOS */
#define KVX_ETH_LBA_STATUS_COUNTERS_STATUS_XCOS_GRP_OFFSET 0x50
#define KVX_ETH_LBA_STATUS_COUNTERS_STATUS_XCOS_GRP_ELEM_SIZE 0x8
#define KVX_ETH_LBA_STATUS_COUNTERS_STATUS_XCOS_GRP_ELEM_NB 0x9
#define KVX_ETH_LBA_STATUS_COUNTERS_STATUS_XCOS_POLICER_XCOS_DROP_CNT_OFFSET 0x0
#define KVX_ETH_LBA_STATUS_COUNTERS_STATUS_XCOS_POLICER_XCOS_DROP_CNT_LAC_OFFSET 0x4

/* group MPPA_LB_ANALYZER_LB_STATUS_WMARK */
#define KVX_ETH_LBA_STATUS_WMARK_GRP_OFFSET        0xB3B4
#define KVX_ETH_LBA_STATUS_WMARK_RX_FIFO_WMARK_OFFSET 0x8
#define KVX_ETH_LBA_STATUS_WMARK_DEINT_DFIFO_WMARK_OFFSET 0xC
#define KVX_ETH_LBA_STATUS_WMARK_DEINT_DFIFO_WMARK_ELEM_SIZE 0x4
#define KVX_ETH_LBA_STATUS_WMARK_DEINT_DFIFO_WMARK_ELEM_NB 0x4
#define KVX_ETH_LBA_STATUS_WMARK_DEINT_SBFIFO1_WMARK_OFFSET 0x1C
#define KVX_ETH_LBA_STATUS_WMARK_DEINT_SBFIFO1_WMARK_ELEM_SIZE 0x4
#define KVX_ETH_LBA_STATUS_WMARK_DEINT_SBFIFO1_WMARK_ELEM_NB 0x4
#define KVX_ETH_LBA_STATUS_WMARK_DEINT_SBFIFO2_WMARK_OFFSET 0x2C
#define KVX_ETH_LBA_STATUS_WMARK_DEINT_SBFIFO2_WMARK_ELEM_SIZE 0x4
#define KVX_ETH_LBA_STATUS_WMARK_DEINT_SBFIFO2_WMARK_ELEM_NB 0x4

/* group MPPA_LB_ANALYZER_LB_STATUS_WMARK_LB_PACKET_ID */
#define KVX_ETH_LBA_STATUS_WMARK_LB_PACKET_ID_GRP_OFFSET 0x0
#define KVX_ETH_LBA_STATUS_WMARK_LB_PACKET_ID_ID_MSB_OFFSET 0x0
#define KVX_ETH_LBA_STATUS_WMARK_LB_PACKET_ID_ID_LSB_OFFSET 0x4

/* load balancer packet deliver */

/* group MPPA_LB_DELIVER_CMP_LVL_CFG */
#define KVX_ETH_LBD_CMP_LVL_CFG_GRP_OFFSET         0x614
#define KVX_ETH_LBD_CMP_LVL_CFG_PRIO_SUBSCR_OFFSET 0x0
#define KVX_ETH_LBD_CMP_LVL_CFG_PRIO_SUBSCR_ELEM_SIZE 0x4
#define KVX_ETH_LBD_CMP_LVL_CFG_PRIO_SUBSCR_ELEM_NB 0x5

/* group MPPA_LB_DELIVER_CMP_LVL_CFG_XCOS_DMA_THOLD */
#define KVX_ETH_LBD_CMP_LVL_CFG_XCOS_DMA_THOLD_GRP_OFFSET 0x14
#define KVX_ETH_LBD_CMP_LVL_CFG_XCOS_DMA_THOLD_GRP_ELEM_SIZE 0x24
#define KVX_ETH_LBD_CMP_LVL_CFG_XCOS_DMA_THOLD_GRP_ELEM_NB 0x5
#define KVX_ETH_LBD_CMP_LVL_CFG_XCOS_DMA_THOLD_DMA_THOLD_OFFSET 0x0
#define KVX_ETH_LBD_CMP_LVL_CFG_XCOS_DMA_THOLD_DMA_THOLD_ELEM_SIZE 0x4
#define KVX_ETH_LBD_CMP_LVL_CFG_XCOS_DMA_THOLD_DMA_THOLD_ELEM_NB 0x9

/* group MPPA_LB_DELIVER_FIFO_CFG */
#define KVX_ETH_LBD_FIFO_CFG_GRP_OFFSET            0x610
#define KVX_ETH_LBD_FIFO_CFG_FIFO_STATUS_OFFSET    0x0

/* group MPPA_LB_DELIVER_NOC_CFG */
#define KVX_ETH_LBD_NOC_CFG_GRP_OFFSET             0x5D4
#define KVX_ETH_LBD_NOC_CFG_NOC_PACKET_FLIT_NB_OFFSET 0x0
#define KVX_ETH_LBD_NOC_CFG_NOC_PACKET_FLIT_NB_ELEM_SIZE 0x4
#define KVX_ETH_LBD_NOC_CFG_NOC_PACKET_FLIT_NB_ELEM_NB 0x5

/* group MPPA_LB_DELIVER_NOC_CFG_NOC_ROUTE */
#define KVX_ETH_LBD_NOC_CFG_NOC_ROUTE_GRP_OFFSET   0x14
#define KVX_ETH_LBD_NOC_CFG_NOC_ROUTE_GRP_ELEM_SIZE 0x8
#define KVX_ETH_LBD_NOC_CFG_NOC_ROUTE_GRP_ELEM_NB  0x5
#define KVX_ETH_LBD_NOC_CFG_NOC_ROUTE_NOC_ROUTE_LO_OFFSET 0x0
#define KVX_ETH_LBD_NOC_CFG_NOC_ROUTE_NOC_ROUTE_HI_OFFSET 0x4

/* group MPPA_LB_DELIVER_PFC_CFG */
#define KVX_ETH_LBD_PFC_CFG_GRP_OFFSET             0x0
#define KVX_ETH_LBD_PFC_CFG_TOTAL_DROP_CNT_OFFSET  0x590
#define KVX_ETH_LBD_PFC_CFG_TOTAL_DROP_CNT_LAC_OFFSET 0x594

/* group MPPA_LB_DELIVER_PFC_CFG_PFC_LANE_CFG */
#define KVX_ETH_LBD_PFC_CFG_PFC_LANE_CFG_GRP_OFFSET 0x0
#define KVX_ETH_LBD_PFC_CFG_PFC_LANE_CFG_GRP_ELEM_SIZE 0x164
#define KVX_ETH_LBD_PFC_CFG_PFC_LANE_CFG_GRP_ELEM_NB 0x4
#define KVX_ETH_LBD_PFC_CFG_PFC_LANE_CFG_GLOBAL_ALERT_LEVEL_OFFSET 0x120
#define KVX_ETH_LBD_PFC_CFG_PFC_LANE_CFG_GLOBAL_RELEASE_LEVEL_OFFSET 0x124
#define KVX_ETH_LBD_PFC_CFG_PFC_LANE_CFG_GLOBAL_DROP_LEVEL_OFFSET 0x128
#define KVX_ETH_LBD_PFC_CFG_PFC_LANE_CFG_GLOBAL_WMARK_OFFSET 0x12C
#define KVX_ETH_LBD_PFC_CFG_PFC_LANE_CFG_GLOBAL_DROP_CNT_OFFSET 0x130
#define KVX_ETH_LBD_PFC_CFG_PFC_LANE_CFG_GLOBAL_DROP_CNT_LAC_OFFSET 0x134
#define KVX_ETH_LBD_PFC_CFG_PFC_LANE_CFG_GLOBAL_PAUSE_REQ_CNT_OFFSET 0x138
#define KVX_ETH_LBD_PFC_CFG_PFC_LANE_CFG_GLOBAL_PAUSE_REQ_CNT_LAC_OFFSET 0x13C
#define KVX_ETH_LBD_PFC_CFG_PFC_LANE_CFG_PFC_CTRL_OFFSET 0x140
#define KVX_ETH_LBD_PFC_CFG_PFC_LANE_CFG_PFC_CTRL_GLOBAL_PAUSE_EN_SHIFT 0x0
#define KVX_ETH_LBD_PFC_CFG_PFC_LANE_CFG_PFC_CTRL_GLOBAL_PAUSE_EN_MASK 0x1UL
#define KVX_ETH_LBD_PFC_CFG_PFC_LANE_CFG_PFC_CTRL_GLOBAL_PFC_EN_SHIFT 0x1
#define KVX_ETH_LBD_PFC_CFG_PFC_LANE_CFG_PFC_CTRL_GLOBAL_PFC_EN_MASK 0x2UL
#define KVX_ETH_LBD_PFC_CFG_PFC_LANE_CFG_PFC_CTRL_PFC_EN_SHIFT 0x2
#define KVX_ETH_LBD_PFC_CFG_PFC_LANE_CFG_PFC_CTRL_PFC_EN_MASK 0x7FCUL
#define KVX_ETH_LBD_PFC_CFG_PFC_LANE_CFG_PFC_MAP_OFFSET 0x144
#define KVX_ETH_LBD_PFC_CFG_PFC_LANE_CFG_PFC_MAP_ELEM_SIZE 0x4
#define KVX_ETH_LBD_PFC_CFG_PFC_LANE_CFG_PFC_MAP_ELEM_NB 0x8

/* group MPPA_LB_DELIVER_PFC_CFG_PFC_LANE_CFG_XCOS */
#define KVX_ETH_LBD_PFC_CFG_PFC_LANE_CFG_XCOS_GRP_OFFSET 0x0
#define KVX_ETH_LBD_PFC_CFG_PFC_LANE_CFG_XCOS_GRP_ELEM_SIZE 0x20
#define KVX_ETH_LBD_PFC_CFG_PFC_LANE_CFG_XCOS_GRP_ELEM_NB 0x9
#define KVX_ETH_LBD_PFC_CFG_PFC_LANE_CFG_XCOS_ALERT_LEVEL_OFFSET 0x0
#define KVX_ETH_LBD_PFC_CFG_PFC_LANE_CFG_XCOS_RELEASE_LEVEL_OFFSET 0x4
#define KVX_ETH_LBD_PFC_CFG_PFC_LANE_CFG_XCOS_DROP_LEVEL_OFFSET 0x8
#define KVX_ETH_LBD_PFC_CFG_PFC_LANE_CFG_XCOS_WMARK_OFFSET 0xC
#define KVX_ETH_LBD_PFC_CFG_PFC_LANE_CFG_XCOS_DROP_CNT_OFFSET 0x10
#define KVX_ETH_LBD_PFC_CFG_PFC_LANE_CFG_XCOS_DROP_CNT_LAC_OFFSET 0x14
#define KVX_ETH_LBD_PFC_CFG_PFC_LANE_CFG_XCOS_XOFF_REQ_CNT_OFFSET 0x18
#define KVX_ETH_LBD_PFC_CFG_PFC_LANE_CFG_XCOS_XOFF_REQ_CNT_LAC_OFFSET 0x1C

/* group MPPA_LB_DELIVER_PFC_IT */
#define KVX_ETH_LBD_PFC_IT_GRP_OFFSET              0x598

/* group MPPA_LB_DELIVER_PFC_IT_PFC_GLBL_IT */
#define KVX_ETH_LBD_PFC_IT_PFC_GLBL_IT_GRP_OFFSET  0x30
#define KVX_ETH_LBD_PFC_IT_PFC_GLBL_IT_ENABLE_OFFSET 0x0
#define KVX_ETH_LBD_PFC_IT_PFC_GLBL_IT_STATUS_OFFSET 0x4
#define KVX_ETH_LBD_PFC_IT_PFC_GLBL_IT_STATUS_LAC_OFFSET 0x8

/* group MPPA_LB_DELIVER_PFC_IT_PFC_LANE_IT */
#define KVX_ETH_LBD_PFC_IT_PFC_LANE_IT_GRP_OFFSET  0x0
#define KVX_ETH_LBD_PFC_IT_PFC_LANE_IT_GRP_ELEM_SIZE 0xC
#define KVX_ETH_LBD_PFC_IT_PFC_LANE_IT_GRP_ELEM_NB 0x4
#define KVX_ETH_LBD_PFC_IT_PFC_LANE_IT_ENABLE_OFFSET 0x0
#define KVX_ETH_LBD_PFC_IT_PFC_LANE_IT_ENABLE_XCOS_XOFF_IT_SHIFT 0x0
#define KVX_ETH_LBD_PFC_IT_PFC_LANE_IT_ENABLE_XCOS_XOFF_IT_MASK 0x1FFUL
#define KVX_ETH_LBD_PFC_IT_PFC_LANE_IT_ENABLE_GLBL_XOFF_IT_SHIFT 0x9
#define KVX_ETH_LBD_PFC_IT_PFC_LANE_IT_ENABLE_GLBL_XOFF_IT_MASK 0x200UL
#define KVX_ETH_LBD_PFC_IT_PFC_LANE_IT_ENABLE_XCOS_DROP_IT_SHIFT 0x10
#define KVX_ETH_LBD_PFC_IT_PFC_LANE_IT_ENABLE_XCOS_DROP_IT_MASK 0x1FF0000UL
#define KVX_ETH_LBD_PFC_IT_PFC_LANE_IT_ENABLE_GLBL_DROP_IT_SHIFT 0x19
#define KVX_ETH_LBD_PFC_IT_PFC_LANE_IT_ENABLE_GLBL_DROP_IT_MASK 0x2000000UL
#define KVX_ETH_LBD_PFC_IT_PFC_LANE_IT_STATUS_OFFSET 0x4
#define KVX_ETH_LBD_PFC_IT_PFC_LANE_IT_STATUS_XCOS_XOFF_IT_SHIFT 0x0
#define KVX_ETH_LBD_PFC_IT_PFC_LANE_IT_STATUS_XCOS_XOFF_IT_MASK 0x1FFUL
#define KVX_ETH_LBD_PFC_IT_PFC_LANE_IT_STATUS_GLBL_XOFF_IT_SHIFT 0x9
#define KVX_ETH_LBD_PFC_IT_PFC_LANE_IT_STATUS_GLBL_XOFF_IT_MASK 0x200UL
#define KVX_ETH_LBD_PFC_IT_PFC_LANE_IT_STATUS_XCOS_DROP_IT_SHIFT 0x10
#define KVX_ETH_LBD_PFC_IT_PFC_LANE_IT_STATUS_XCOS_DROP_IT_MASK 0x1FF0000UL
#define KVX_ETH_LBD_PFC_IT_PFC_LANE_IT_STATUS_GLBL_DROP_IT_SHIFT 0x19
#define KVX_ETH_LBD_PFC_IT_PFC_LANE_IT_STATUS_GLBL_DROP_IT_MASK 0x2000000UL
#define KVX_ETH_LBD_PFC_IT_PFC_LANE_IT_STATUS_LAC_OFFSET 0x8
#define KVX_ETH_LBD_PFC_IT_PFC_LANE_IT_STATUS_LAC_XCOS_XOFF_IT_SHIFT 0x0
#define KVX_ETH_LBD_PFC_IT_PFC_LANE_IT_STATUS_LAC_XCOS_XOFF_IT_MASK 0x1FFUL
#define KVX_ETH_LBD_PFC_IT_PFC_LANE_IT_STATUS_LAC_GLBL_XOFF_IT_SHIFT 0x9
#define KVX_ETH_LBD_PFC_IT_PFC_LANE_IT_STATUS_LAC_GLBL_XOFF_IT_MASK 0x200UL
#define KVX_ETH_LBD_PFC_IT_PFC_LANE_IT_STATUS_LAC_XCOS_DROP_IT_SHIFT 0x10
#define KVX_ETH_LBD_PFC_IT_PFC_LANE_IT_STATUS_LAC_XCOS_DROP_IT_MASK 0x1FF0000UL
#define KVX_ETH_LBD_PFC_IT_PFC_LANE_IT_STATUS_LAC_GLBL_DROP_IT_SHIFT 0x19
#define KVX_ETH_LBD_PFC_IT_PFC_LANE_IT_STATUS_LAC_GLBL_DROP_IT_MASK 0x2000000UL

/* load balancer policer */

/* group MPPA_LB_POLICER_POLICER_XCOS_CFG */
#define KVX_ETH_LBP_GRP_OFFSET                     0x0
#define KVX_ETH_LBP_GRP_ELEM_SIZE                  0x264
#define KVX_ETH_LBP_GRP_ELEM_NB                    0x4

/* group MPPA_LB_POLICER_POLICER_XCOS_CFG_POLICER_CFG */
#define KVX_ETH_LBP_POLICER_CFG_GRP_OFFSET         0x0
#define KVX_ETH_LBP_POLICER_CFG_GRP_ELEM_SIZE      0x44
#define KVX_ETH_LBP_POLICER_CFG_GRP_ELEM_NB        0x9
#define KVX_ETH_LBP_POLICER_CFG_COLOR_TO_BURST_OFFSET 0x24
#define KVX_ETH_LBP_POLICER_CFG_COLOR_TO_BURST_RED_SHIFT 0x0
#define KVX_ETH_LBP_POLICER_CFG_COLOR_TO_BURST_RED_MASK 0x1UL
#define KVX_ETH_LBP_POLICER_CFG_COLOR_TO_BURST_YELLOW_SHIFT 0x1
#define KVX_ETH_LBP_POLICER_CFG_COLOR_TO_BURST_YELLOW_MASK 0x2UL
#define KVX_ETH_LBP_POLICER_CFG_COLOR_TO_BURST_GREEN_SHIFT 0x2
#define KVX_ETH_LBP_POLICER_CFG_COLOR_TO_BURST_GREEN_MASK 0x4UL
#define KVX_ETH_LBP_POLICER_CFG_COLOR_TO_AVRG_OFFSET 0x28
#define KVX_ETH_LBP_POLICER_CFG_COLOR_TO_AVRG_RED_SHIFT 0x0
#define KVX_ETH_LBP_POLICER_CFG_COLOR_TO_AVRG_RED_MASK 0x1UL
#define KVX_ETH_LBP_POLICER_CFG_COLOR_TO_AVRG_YELLOW_SHIFT 0x1
#define KVX_ETH_LBP_POLICER_CFG_COLOR_TO_AVRG_YELLOW_MASK 0x2UL
#define KVX_ETH_LBP_POLICER_CFG_COLOR_TO_AVRG_GREEN_SHIFT 0x2
#define KVX_ETH_LBP_POLICER_CFG_COLOR_TO_AVRG_GREEN_MASK 0x4UL
#define KVX_ETH_LBP_POLICER_CFG_BURST_BUCKET_SIZE_OFFSET 0x2C
#define KVX_ETH_LBP_POLICER_CFG_BURST_BUCKET_THLD_OFFSET 0x30
#define KVX_ETH_LBP_POLICER_CFG_BURST_BUCKET_DOWN_OFFSET 0x34
#define KVX_ETH_LBP_POLICER_CFG_AVRG_BUCKET_SIZE_OFFSET 0x38
#define KVX_ETH_LBP_POLICER_CFG_AVRG_BUCKET_THLD_OFFSET 0x3C
#define KVX_ETH_LBP_POLICER_CFG_AVRG_BUCKET_DOWN_OFFSET 0x40

/* group MPPA_LB_POLICER_POLICER_XCOS_CFG_POLICER_CFG_MARK_TABLE */
#define KVX_ETH_LBP_POLICER_CFG_MARK_TABLE_GRP_OFFSET 0x0
#define KVX_ETH_LBP_POLICER_CFG_MARK_TABLE_BURST_THLD_HIT_OFFSET 0x0
#define KVX_ETH_LBP_POLICER_CFG_MARK_TABLE_BURST_THLD_HIT_ELEM_SIZE 0x4
#define KVX_ETH_LBP_POLICER_CFG_MARK_TABLE_BURST_THLD_HIT_ELEM_NB 0x3
#define KVX_ETH_LBP_POLICER_CFG_MARK_TABLE_BURST_THLD_HIT_WRED_SHIFT 0x0
#define KVX_ETH_LBP_POLICER_CFG_MARK_TABLE_BURST_THLD_HIT_WRED_MASK 0x7UL
#define KVX_ETH_LBP_POLICER_CFG_MARK_TABLE_BURST_THLD_HIT_DROP_SHIFT 0x3
#define KVX_ETH_LBP_POLICER_CFG_MARK_TABLE_BURST_THLD_HIT_DROP_MASK 0x8UL
#define KVX_ETH_LBP_POLICER_CFG_MARK_TABLE_AVERAGE_THLD_HIT_OFFSET 0xC
#define KVX_ETH_LBP_POLICER_CFG_MARK_TABLE_AVERAGE_THLD_HIT_ELEM_SIZE 0x4
#define KVX_ETH_LBP_POLICER_CFG_MARK_TABLE_AVERAGE_THLD_HIT_ELEM_NB 0x3
#define KVX_ETH_LBP_POLICER_CFG_MARK_TABLE_AVERAGE_THLD_HIT_WRED_SHIFT 0x0
#define KVX_ETH_LBP_POLICER_CFG_MARK_TABLE_AVERAGE_THLD_HIT_WRED_MASK 0x7UL
#define KVX_ETH_LBP_POLICER_CFG_MARK_TABLE_AVERAGE_THLD_HIT_DROP_SHIFT 0x3
#define KVX_ETH_LBP_POLICER_CFG_MARK_TABLE_AVERAGE_THLD_HIT_DROP_MASK 0x8UL
#define KVX_ETH_LBP_POLICER_CFG_MARK_TABLE_NO_THLD_HIT_OFFSET 0x18
#define KVX_ETH_LBP_POLICER_CFG_MARK_TABLE_NO_THLD_HIT_ELEM_SIZE 0x4
#define KVX_ETH_LBP_POLICER_CFG_MARK_TABLE_NO_THLD_HIT_ELEM_NB 0x3
#define KVX_ETH_LBP_POLICER_CFG_MARK_TABLE_NO_THLD_HIT_WRED_SHIFT 0x0
#define KVX_ETH_LBP_POLICER_CFG_MARK_TABLE_NO_THLD_HIT_WRED_MASK 0x7UL
#define KVX_ETH_LBP_POLICER_CFG_MARK_TABLE_NO_THLD_HIT_DROP_SHIFT 0x3
#define KVX_ETH_LBP_POLICER_CFG_MARK_TABLE_NO_THLD_HIT_DROP_MASK 0x8UL

/* load balancer receive flow steering */

/* group MPPA_LB_RFS_RFS */
#define KVX_ETH_LBR_GRP_OFFSET                     0x0
#define KVX_ETH_LBR_VERSION_OFFSET                 0x0
#define KVX_ETH_LBR_CONTROL_OFFSET                 0x4
#define KVX_ETH_LBR_CONTROL_ENABLE_SHIFT           0x0
#define KVX_ETH_LBR_CONTROL_ENABLE_MASK            0x1UL
#define KVX_ETH_LBR_CONTROL_ENABLE_RSS_HASH_SHIFT  0x1
#define KVX_ETH_LBR_CONTROL_ENABLE_RSS_HASH_MASK   0x2UL
#define KVX_ETH_LBR_CONTROL_SELECT_RSS_HASH_SHIFT  0x2
#define KVX_ETH_LBR_CONTROL_SELECT_RSS_HASH_MASK   0x4UL
#define KVX_ETH_LBR_HASH0_ROW0_SEED_OFFSET         0x8
#define KVX_ETH_LBR_HASH0_ROW0_SEED_ELEM_SIZE      0x4
#define KVX_ETH_LBR_HASH0_ROW0_SEED_ELEM_NB        0xE
#define KVX_ETH_LBR_HASH0_ROW0_SEED_REM_OFFSET     0x40
#define KVX_ETH_LBR_HASH0_ROW1_SEED_OFFSET         0x44
#define KVX_ETH_LBR_HASH0_ROW1_SEED_ELEM_SIZE      0x4
#define KVX_ETH_LBR_HASH0_ROW1_SEED_ELEM_NB        0xE
#define KVX_ETH_LBR_HASH0_ROW1_SEED_REM_OFFSET     0x7C
#define KVX_ETH_LBR_HASH0_ROW2_SEED_OFFSET         0x80
#define KVX_ETH_LBR_HASH0_ROW2_SEED_ELEM_SIZE      0x4
#define KVX_ETH_LBR_HASH0_ROW2_SEED_ELEM_NB        0xE
#define KVX_ETH_LBR_HASH0_ROW2_SEED_REM_OFFSET     0xB8
#define KVX_ETH_LBR_HASH0_ROW3_SEED_OFFSET         0xBC
#define KVX_ETH_LBR_HASH0_ROW3_SEED_ELEM_SIZE      0x4
#define KVX_ETH_LBR_HASH0_ROW3_SEED_ELEM_NB        0xE
#define KVX_ETH_LBR_HASH0_ROW3_SEED_REM_OFFSET     0xF4
#define KVX_ETH_LBR_HASH0_ROW4_SEED_OFFSET         0xF8
#define KVX_ETH_LBR_HASH0_ROW4_SEED_ELEM_SIZE      0x4
#define KVX_ETH_LBR_HASH0_ROW4_SEED_ELEM_NB        0xE
#define KVX_ETH_LBR_HASH0_ROW4_SEED_REM_OFFSET     0x130
#define KVX_ETH_LBR_HASH0_ROW5_SEED_OFFSET         0x134
#define KVX_ETH_LBR_HASH0_ROW5_SEED_ELEM_SIZE      0x4
#define KVX_ETH_LBR_HASH0_ROW5_SEED_ELEM_NB        0xE
#define KVX_ETH_LBR_HASH0_ROW5_SEED_REM_OFFSET     0x16C
#define KVX_ETH_LBR_HASH0_ROW6_SEED_OFFSET         0x170
#define KVX_ETH_LBR_HASH0_ROW6_SEED_ELEM_SIZE      0x4
#define KVX_ETH_LBR_HASH0_ROW6_SEED_ELEM_NB        0xE
#define KVX_ETH_LBR_HASH0_ROW6_SEED_REM_OFFSET     0x1A8
#define KVX_ETH_LBR_HASH0_ROW7_SEED_OFFSET         0x1AC
#define KVX_ETH_LBR_HASH0_ROW7_SEED_ELEM_SIZE      0x4
#define KVX_ETH_LBR_HASH0_ROW7_SEED_ELEM_NB        0xE
#define KVX_ETH_LBR_HASH0_ROW7_SEED_REM_OFFSET     0x1E4
#define KVX_ETH_LBR_HASH0_ROW8_SEED_OFFSET         0x1E8
#define KVX_ETH_LBR_HASH0_ROW8_SEED_ELEM_SIZE      0x4
#define KVX_ETH_LBR_HASH0_ROW8_SEED_ELEM_NB        0xE
#define KVX_ETH_LBR_HASH0_ROW8_SEED_REM_OFFSET     0x220
#define KVX_ETH_LBR_HASH0_ROW9_SEED_OFFSET         0x224
#define KVX_ETH_LBR_HASH0_ROW9_SEED_ELEM_SIZE      0x4
#define KVX_ETH_LBR_HASH0_ROW9_SEED_ELEM_NB        0xE
#define KVX_ETH_LBR_HASH0_ROW9_SEED_REM_OFFSET     0x25C
#define KVX_ETH_LBR_HASH0_ROW10_SEED_OFFSET        0x260
#define KVX_ETH_LBR_HASH0_ROW10_SEED_ELEM_SIZE     0x4
#define KVX_ETH_LBR_HASH0_ROW10_SEED_ELEM_NB       0xE
#define KVX_ETH_LBR_HASH0_ROW10_SEED_REM_OFFSET    0x298
#define KVX_ETH_LBR_HASH1_ROW0_SEED_OFFSET         0x344
#define KVX_ETH_LBR_HASH1_ROW0_SEED_ELEM_SIZE      0x4
#define KVX_ETH_LBR_HASH1_ROW0_SEED_ELEM_NB        0xE
#define KVX_ETH_LBR_HASH1_ROW0_SEED_REM_OFFSET     0x37C
#define KVX_ETH_LBR_HASH1_ROW1_SEED_OFFSET         0x380
#define KVX_ETH_LBR_HASH1_ROW1_SEED_ELEM_SIZE      0x4
#define KVX_ETH_LBR_HASH1_ROW1_SEED_ELEM_NB        0xE
#define KVX_ETH_LBR_HASH1_ROW1_SEED_REM_OFFSET     0x3B8
#define KVX_ETH_LBR_HASH1_ROW2_SEED_OFFSET         0x3BC
#define KVX_ETH_LBR_HASH1_ROW2_SEED_ELEM_SIZE      0x4
#define KVX_ETH_LBR_HASH1_ROW2_SEED_ELEM_NB        0xE
#define KVX_ETH_LBR_HASH1_ROW2_SEED_REM_OFFSET     0x3F4
#define KVX_ETH_LBR_HASH1_ROW3_SEED_OFFSET         0x3F8
#define KVX_ETH_LBR_HASH1_ROW3_SEED_ELEM_SIZE      0x4
#define KVX_ETH_LBR_HASH1_ROW3_SEED_ELEM_NB        0xE
#define KVX_ETH_LBR_HASH1_ROW3_SEED_REM_OFFSET     0x430
#define KVX_ETH_LBR_HASH1_ROW4_SEED_OFFSET         0x434
#define KVX_ETH_LBR_HASH1_ROW4_SEED_ELEM_SIZE      0x4
#define KVX_ETH_LBR_HASH1_ROW4_SEED_ELEM_NB        0xE
#define KVX_ETH_LBR_HASH1_ROW4_SEED_REM_OFFSET     0x46C
#define KVX_ETH_LBR_HASH1_ROW5_SEED_OFFSET         0x470
#define KVX_ETH_LBR_HASH1_ROW5_SEED_ELEM_SIZE      0x4
#define KVX_ETH_LBR_HASH1_ROW5_SEED_ELEM_NB        0xE
#define KVX_ETH_LBR_HASH1_ROW5_SEED_REM_OFFSET     0x4A8
#define KVX_ETH_LBR_HASH1_ROW6_SEED_OFFSET         0x4AC
#define KVX_ETH_LBR_HASH1_ROW6_SEED_ELEM_SIZE      0x4
#define KVX_ETH_LBR_HASH1_ROW6_SEED_ELEM_NB        0xE
#define KVX_ETH_LBR_HASH1_ROW6_SEED_REM_OFFSET     0x4E4
#define KVX_ETH_LBR_HASH1_ROW7_SEED_OFFSET         0x4E8
#define KVX_ETH_LBR_HASH1_ROW7_SEED_ELEM_SIZE      0x4
#define KVX_ETH_LBR_HASH1_ROW7_SEED_ELEM_NB        0xE
#define KVX_ETH_LBR_HASH1_ROW7_SEED_REM_OFFSET     0x520
#define KVX_ETH_LBR_HASH1_ROW8_SEED_OFFSET         0x524
#define KVX_ETH_LBR_HASH1_ROW8_SEED_ELEM_SIZE      0x4
#define KVX_ETH_LBR_HASH1_ROW8_SEED_ELEM_NB        0xE
#define KVX_ETH_LBR_HASH1_ROW8_SEED_REM_OFFSET     0x55C
#define KVX_ETH_LBR_HASH1_ROW9_SEED_OFFSET         0x560
#define KVX_ETH_LBR_HASH1_ROW9_SEED_ELEM_SIZE      0x4
#define KVX_ETH_LBR_HASH1_ROW9_SEED_ELEM_NB        0xE
#define KVX_ETH_LBR_HASH1_ROW9_SEED_REM_OFFSET     0x598
#define KVX_ETH_LBR_HASH1_ROW10_SEED_OFFSET        0x59C
#define KVX_ETH_LBR_HASH1_ROW10_SEED_ELEM_SIZE     0x4
#define KVX_ETH_LBR_HASH1_ROW10_SEED_ELEM_NB       0xE
#define KVX_ETH_LBR_HASH1_ROW10_SEED_REM_OFFSET    0x5D4
#define KVX_ETH_LBR_INTERRUPT_ENABLE_OFFSET        0x684
#define KVX_ETH_LBR_INTERRUPT_STATUS_OFFSET        0x688
#define KVX_ETH_LBR_INTERRUPT_STATUS_LAC_OFFSET    0x68C
#define KVX_ETH_LBR_MGMT_CTRL_OFFSET               0x690
#define KVX_ETH_LBR_MGMT_CTRL_RUN_SHIFT            0x0
#define KVX_ETH_LBR_MGMT_CTRL_RUN_MASK             0x1UL
#define KVX_ETH_LBR_MGMT_CTRL_OPERATION_SHIFT      0x1
#define KVX_ETH_LBR_MGMT_CTRL_OPERATION_MASK       0x6UL
#define KVX_ETH_LBR_MGMT_CTRL_DISABLE_S2F_MGMT_SHIFT 0x3
#define KVX_ETH_LBR_MGMT_CTRL_DISABLE_S2F_MGMT_MASK 0x8UL
#define KVX_ETH_LBR_MGMT_FLOW_KEY_OFFSET           0x694
#define KVX_ETH_LBR_MGMT_FLOW_KEY_ELEM_SIZE        0x4
#define KVX_ETH_LBR_MGMT_FLOW_KEY_ELEM_NB          0xE
#define KVX_ETH_LBR_MGMT_FLOW_TYPE_OFFSET          0x6CC
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_OFFSET      0x6D0
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_PE_BMASK_SHIFT 0x0
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_PE_BMASK_MASK 0xFFFFUL
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_DIRECTION_SHIFT 0x10
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_DIRECTION_MASK 0x70000UL
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_DROP_SHIFT  0x13
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_DROP_MASK   0x80000UL
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_SPLIT_EN_SHIFT 0x14
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_SPLIT_EN_MASK 0x100000UL
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_SPLIT_TRIG_SHIFT 0x15
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_SPLIT_TRIG_MASK 0x200000UL
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_RX_CACHE_ID_SHIFT 0x16
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_RX_CACHE_ID_MASK 0xC00000UL
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_RX_CACHE_ID_SPLIT_SHIFT 0x18
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_RX_CACHE_ID_SPLIT_MASK 0x3000000UL
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_PRIORITY_CLASS_SHIFT 0x1a
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_PRIORITY_CLASS_MASK 0x4000000UL
#define KVX_ETH_LBR_MGMT_FLOW_ID_OFFSET            0x6D4
#define KVX_ETH_LBR_RFS_STATUS_OFFSET              0x6D8
#define KVX_ETH_LBR_RFS_STATUS_ACTIVE_SHIFT        0x0
#define KVX_ETH_LBR_RFS_STATUS_ACTIVE_MASK         0x1UL
#define KVX_ETH_LBR_RFS_STATUS_ERROR_SHIFT         0x1
#define KVX_ETH_LBR_RFS_STATUS_ERROR_MASK          0x2UL
#define KVX_ETH_LBR_RFS_TABLES_STATUS_OFFSET       0x6DC
#define KVX_ETH_LBR_RFS_TABLES_STATUS_FULL_SHIFT   0x3
#define KVX_ETH_LBR_RFS_TABLES_STATUS_FULL_MASK    0x8UL
#define KVX_ETH_LBR_RFS_TABLES_STATUS_STATE_TABLE0_SHIFT 0x5
#define KVX_ETH_LBR_RFS_TABLES_STATUS_STATE_TABLE0_MASK 0x1FE0UL
#define KVX_ETH_LBR_RFS_TABLES_STATUS_STATE_TABLE1_SHIFT 0xd
#define KVX_ETH_LBR_RFS_TABLES_STATUS_STATE_TABLE1_MASK 0x1FE000UL
#define KVX_ETH_LBR_RFS_TABLES_STATUS_HASH_SHIFT   0x15
#define KVX_ETH_LBR_RFS_TABLES_STATUS_HASH_MASK    0xFFE00000UL
#define KVX_ETH_LBR_WATERMARK_STATUS_OFFSET        0x6E0
#define KVX_ETH_LBR_MGMT_STATUS_OFFSET             0x6E4
#define KVX_ETH_LBR_MGMT_STATUS_OPERATION_SHIFT    0x0
#define KVX_ETH_LBR_MGMT_STATUS_OPERATION_MASK     0x3UL
#define KVX_ETH_LBR_MGMT_STATUS_OP_STATUS_SHIFT    0x2
#define KVX_ETH_LBR_MGMT_STATUS_OP_STATUS_MASK     0x4UL
#define KVX_ETH_LBR_MGMT_STATUS_FULL_SHIFT         0x3
#define KVX_ETH_LBR_MGMT_STATUS_FULL_MASK          0x8UL
#define KVX_ETH_LBR_MGMT_STATUS_TABLE_ID_SHIFT     0x4
#define KVX_ETH_LBR_MGMT_STATUS_TABLE_ID_MASK      0x10UL
#define KVX_ETH_LBR_MGMT_STATUS_STATE_TABLE0_SHIFT 0x5
#define KVX_ETH_LBR_MGMT_STATUS_STATE_TABLE0_MASK  0x1FE0UL
#define KVX_ETH_LBR_MGMT_STATUS_STATE_TABLE1_SHIFT 0xd
#define KVX_ETH_LBR_MGMT_STATUS_STATE_TABLE1_MASK  0x1FE000UL
#define KVX_ETH_LBR_MGMT_FLOW_KEY_STATUS_OFFSET    0x6E8
#define KVX_ETH_LBR_MGMT_FLOW_KEY_STATUS_ELEM_SIZE 0x4
#define KVX_ETH_LBR_MGMT_FLOW_KEY_STATUS_ELEM_NB   0xE
#define KVX_ETH_LBR_MGMT_FLOW_TYPE_STATUS_OFFSET   0x720
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_STATUS_OFFSET 0x724
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_STATUS_PE_BMASK_SHIFT 0x0
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_STATUS_PE_BMASK_MASK 0xFFFFUL
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_STATUS_DIRECTION_SHIFT 0x10
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_STATUS_DIRECTION_MASK 0x70000UL
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_STATUS_DROP_SHIFT 0x13
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_STATUS_DROP_MASK 0x80000UL
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_STATUS_SPLIT_EN_SHIFT 0x14
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_STATUS_SPLIT_EN_MASK 0x100000UL
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_STATUS_SPLIT_TRIG_SHIFT 0x15
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_STATUS_SPLIT_TRIG_MASK 0x200000UL
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_STATUS_RX_CACHE_ID_SHIFT 0x16
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_STATUS_RX_CACHE_ID_MASK 0xC00000UL
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_STATUS_RX_CACHE_ID_SPLIT_SHIFT 0x18
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_STATUS_RX_CACHE_ID_SPLIT_MASK 0x3000000UL
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_STATUS_PRIORITY_CLASS_SHIFT 0x1a
#define KVX_ETH_LBR_MGMT_DISPATCH_INFO_STATUS_PRIORITY_CLASS_MASK 0x4000000UL
#define KVX_ETH_LBR_MGMT_FLOW_ID_STATUS_OFFSET     0x728
#define KVX_ETH_LBR_CORRUPTION_STATUS_OFFSET       0x72C
#define KVX_ETH_LBR_CORRUPTION_FLOW_KEY_OFFSET     0x730
#define KVX_ETH_LBR_CORRUPTION_FLOW_KEY_ELEM_SIZE  0x4
#define KVX_ETH_LBR_CORRUPTION_FLOW_KEY_ELEM_NB    0xE
#define KVX_ETH_LBR_CORRUPTION_FLOW_TYPE_OFFSET    0x768
#define KVX_ETH_LBR_CORRUPTION_TABLES_STATUS_OFFSET 0x76C
#define KVX_ETH_LBR_CORRUPTION_TABLES_STATUS_FULL_SHIFT 0x3
#define KVX_ETH_LBR_CORRUPTION_TABLES_STATUS_FULL_MASK 0x8UL
#define KVX_ETH_LBR_CORRUPTION_TABLES_STATUS_STATE_TABLE0_SHIFT 0x5
#define KVX_ETH_LBR_CORRUPTION_TABLES_STATUS_STATE_TABLE0_MASK 0x1FE0UL
#define KVX_ETH_LBR_CORRUPTION_TABLES_STATUS_STATE_TABLE1_SHIFT 0xd
#define KVX_ETH_LBR_CORRUPTION_TABLES_STATUS_STATE_TABLE1_MASK 0x1FE000UL
#define KVX_ETH_LBR_CORRUPTION_TABLES_STATUS_HASH_SHIFT 0x15
#define KVX_ETH_LBR_CORRUPTION_TABLES_STATUS_HASH_MASK 0xFFE00000UL

#endif /* KVX_ETH_RX_REGS_H */
