
FreeRTOS_tesis_v3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001226c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ec  08012410  08012410  00013410  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080128fc  080128fc  000141dc  2**0
                  CONTENTS
  4 .ARM          00000008  080128fc  080128fc  000138fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012904  08012904  000141dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012904  08012904  00013904  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012908  08012908  00013908  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0801290c  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000141dc  2**0
                  CONTENTS
 10 .bss          00005a44  200001dc  200001dc  000141dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005c20  20005c20  000141dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000141dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002219a  00000000  00000000  0001420c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000046e7  00000000  00000000  000363a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001c50  00000000  00000000  0003aa90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001622  00000000  00000000  0003c6e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025fec  00000000  00000000  0003dd02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00024b2b  00000000  00000000  00063cee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e3441  00000000  00000000  00088819  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0016bc5a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008760  00000000  00000000  0016bca0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  00174400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080123f4 	.word	0x080123f4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	080123f4 	.word	0x080123f4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b085      	sub	sp, #20
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	60f8      	str	r0, [r7, #12]
 8000ca0:	60b9      	str	r1, [r7, #8]
 8000ca2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	4a07      	ldr	r2, [pc, #28]	@ (8000cc4 <vApplicationGetIdleTaskMemory+0x2c>)
 8000ca8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000caa:	68bb      	ldr	r3, [r7, #8]
 8000cac:	4a06      	ldr	r2, [pc, #24]	@ (8000cc8 <vApplicationGetIdleTaskMemory+0x30>)
 8000cae:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	2280      	movs	r2, #128	@ 0x80
 8000cb4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000cb6:	bf00      	nop
 8000cb8:	3714      	adds	r7, #20
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop
 8000cc4:	200001f8 	.word	0x200001f8
 8000cc8:	20000298 	.word	0x20000298

08000ccc <HAL_UART_RxCpltCallback>:
void StartMeasureVel(void const * argument);

/* USER CODE BEGIN PFP */
int RxFlag = RESET; // Variable que le indica a la tarea StartRxTask() que se leyo un dato en la UART
int state = RUN_State;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle) {
 8000ccc:	b480      	push	{r7}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
	RxFlag = SET;
 8000cd4:	4b04      	ldr	r3, [pc, #16]	@ (8000ce8 <HAL_UART_RxCpltCallback+0x1c>)
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	601a      	str	r2, [r3, #0]
}
 8000cda:	bf00      	nop
 8000cdc:	370c      	adds	r7, #12
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop
 8000ce8:	20000af8 	.word	0x20000af8
 8000cec:	00000000 	.word	0x00000000

08000cf0 <HAL_GPIO_EXTI_Callback>:
int counter_stop[4] = {0,0,0,0};

//Interrupcion para contar pulsos del encoder

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b082      	sub	sp, #8
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == Encoder1_Pin){
 8000cfa:	88fb      	ldrh	r3, [r7, #6]
 8000cfc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000d00:	d140      	bne.n	8000d84 <HAL_GPIO_EXTI_Callback+0x94>
		if(state == RUN_State){
 8000d02:	4b8b      	ldr	r3, [pc, #556]	@ (8000f30 <HAL_GPIO_EXTI_Callback+0x240>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	2b01      	cmp	r3, #1
 8000d08:	d13c      	bne.n	8000d84 <HAL_GPIO_EXTI_Callback+0x94>
			counter_stop[0] = 0;
 8000d0a:	4b8a      	ldr	r3, [pc, #552]	@ (8000f34 <HAL_GPIO_EXTI_Callback+0x244>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	601a      	str	r2, [r3, #0]
			contador_actual[0] = __HAL_TIM_GET_COUNTER(&htim2);
 8000d10:	4b89      	ldr	r3, [pc, #548]	@ (8000f38 <HAL_GPIO_EXTI_Callback+0x248>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d16:	4a89      	ldr	r2, [pc, #548]	@ (8000f3c <HAL_GPIO_EXTI_Callback+0x24c>)
 8000d18:	6013      	str	r3, [r2, #0]
			if(contador_actual[0] >= contador_pasado[0]){
 8000d1a:	4b88      	ldr	r3, [pc, #544]	@ (8000f3c <HAL_GPIO_EXTI_Callback+0x24c>)
 8000d1c:	681a      	ldr	r2, [r3, #0]
 8000d1e:	4b88      	ldr	r3, [pc, #544]	@ (8000f40 <HAL_GPIO_EXTI_Callback+0x250>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d307      	bcc.n	8000d36 <HAL_GPIO_EXTI_Callback+0x46>
				tiempoPulsos[0] = contador_actual[0] - contador_pasado[0];
 8000d26:	4b85      	ldr	r3, [pc, #532]	@ (8000f3c <HAL_GPIO_EXTI_Callback+0x24c>)
 8000d28:	681a      	ldr	r2, [r3, #0]
 8000d2a:	4b85      	ldr	r3, [pc, #532]	@ (8000f40 <HAL_GPIO_EXTI_Callback+0x250>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	1ad3      	subs	r3, r2, r3
 8000d30:	4a84      	ldr	r2, [pc, #528]	@ (8000f44 <HAL_GPIO_EXTI_Callback+0x254>)
 8000d32:	6013      	str	r3, [r2, #0]
 8000d34:	e007      	b.n	8000d46 <HAL_GPIO_EXTI_Callback+0x56>
			}else{
				tiempoPulsos[0] = (4294967295 - contador_pasado[0]) + contador_actual[0];
 8000d36:	4b81      	ldr	r3, [pc, #516]	@ (8000f3c <HAL_GPIO_EXTI_Callback+0x24c>)
 8000d38:	681a      	ldr	r2, [r3, #0]
 8000d3a:	4b81      	ldr	r3, [pc, #516]	@ (8000f40 <HAL_GPIO_EXTI_Callback+0x250>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	1ad3      	subs	r3, r2, r3
 8000d40:	3b01      	subs	r3, #1
 8000d42:	4a80      	ldr	r2, [pc, #512]	@ (8000f44 <HAL_GPIO_EXTI_Callback+0x254>)
 8000d44:	6013      	str	r3, [r2, #0]
			}

			u1_medida = (60.0 * 72000000.0) / (tiempoPulsos[0] * 20.0);
 8000d46:	4b7f      	ldr	r3, [pc, #508]	@ (8000f44 <HAL_GPIO_EXTI_Callback+0x254>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f7ff fbe2 	bl	8000514 <__aeabi_ui2d>
 8000d50:	f04f 0200 	mov.w	r2, #0
 8000d54:	4b7c      	ldr	r3, [pc, #496]	@ (8000f48 <HAL_GPIO_EXTI_Callback+0x258>)
 8000d56:	f7ff fc57 	bl	8000608 <__aeabi_dmul>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	460b      	mov	r3, r1
 8000d5e:	a172      	add	r1, pc, #456	@ (adr r1, 8000f28 <HAL_GPIO_EXTI_Callback+0x238>)
 8000d60:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000d64:	f7ff fd7a 	bl	800085c <__aeabi_ddiv>
 8000d68:	4602      	mov	r2, r0
 8000d6a:	460b      	mov	r3, r1
 8000d6c:	4610      	mov	r0, r2
 8000d6e:	4619      	mov	r1, r3
 8000d70:	f7ff ff42 	bl	8000bf8 <__aeabi_d2f>
 8000d74:	4603      	mov	r3, r0
 8000d76:	4a75      	ldr	r2, [pc, #468]	@ (8000f4c <HAL_GPIO_EXTI_Callback+0x25c>)
 8000d78:	6013      	str	r3, [r2, #0]
			contador_pasado[0] = __HAL_TIM_GET_COUNTER(&htim2);
 8000d7a:	4b6f      	ldr	r3, [pc, #444]	@ (8000f38 <HAL_GPIO_EXTI_Callback+0x248>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d80:	4a6f      	ldr	r2, [pc, #444]	@ (8000f40 <HAL_GPIO_EXTI_Callback+0x250>)
 8000d82:	6013      	str	r3, [r2, #0]
		}
	}
	if(GPIO_Pin == Encoder2_Pin){
 8000d84:	88fb      	ldrh	r3, [r7, #6]
 8000d86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000d8a:	d140      	bne.n	8000e0e <HAL_GPIO_EXTI_Callback+0x11e>
		if(state == RUN_State){
 8000d8c:	4b68      	ldr	r3, [pc, #416]	@ (8000f30 <HAL_GPIO_EXTI_Callback+0x240>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	2b01      	cmp	r3, #1
 8000d92:	d13c      	bne.n	8000e0e <HAL_GPIO_EXTI_Callback+0x11e>
			counter_stop[1] = 0;
 8000d94:	4b67      	ldr	r3, [pc, #412]	@ (8000f34 <HAL_GPIO_EXTI_Callback+0x244>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	605a      	str	r2, [r3, #4]
			contador_actual[1] = __HAL_TIM_GET_COUNTER(&htim2);
 8000d9a:	4b67      	ldr	r3, [pc, #412]	@ (8000f38 <HAL_GPIO_EXTI_Callback+0x248>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000da0:	4a66      	ldr	r2, [pc, #408]	@ (8000f3c <HAL_GPIO_EXTI_Callback+0x24c>)
 8000da2:	6053      	str	r3, [r2, #4]
			if(contador_actual[1] >= contador_pasado[1]){
 8000da4:	4b65      	ldr	r3, [pc, #404]	@ (8000f3c <HAL_GPIO_EXTI_Callback+0x24c>)
 8000da6:	685a      	ldr	r2, [r3, #4]
 8000da8:	4b65      	ldr	r3, [pc, #404]	@ (8000f40 <HAL_GPIO_EXTI_Callback+0x250>)
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	429a      	cmp	r2, r3
 8000dae:	d307      	bcc.n	8000dc0 <HAL_GPIO_EXTI_Callback+0xd0>
				tiempoPulsos[1] = contador_actual[1] - contador_pasado[1];
 8000db0:	4b62      	ldr	r3, [pc, #392]	@ (8000f3c <HAL_GPIO_EXTI_Callback+0x24c>)
 8000db2:	685a      	ldr	r2, [r3, #4]
 8000db4:	4b62      	ldr	r3, [pc, #392]	@ (8000f40 <HAL_GPIO_EXTI_Callback+0x250>)
 8000db6:	685b      	ldr	r3, [r3, #4]
 8000db8:	1ad3      	subs	r3, r2, r3
 8000dba:	4a62      	ldr	r2, [pc, #392]	@ (8000f44 <HAL_GPIO_EXTI_Callback+0x254>)
 8000dbc:	6053      	str	r3, [r2, #4]
 8000dbe:	e007      	b.n	8000dd0 <HAL_GPIO_EXTI_Callback+0xe0>
			}else{
				tiempoPulsos[1] = (4294967295 - contador_pasado[1]) + contador_actual[1];
 8000dc0:	4b5e      	ldr	r3, [pc, #376]	@ (8000f3c <HAL_GPIO_EXTI_Callback+0x24c>)
 8000dc2:	685a      	ldr	r2, [r3, #4]
 8000dc4:	4b5e      	ldr	r3, [pc, #376]	@ (8000f40 <HAL_GPIO_EXTI_Callback+0x250>)
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	1ad3      	subs	r3, r2, r3
 8000dca:	3b01      	subs	r3, #1
 8000dcc:	4a5d      	ldr	r2, [pc, #372]	@ (8000f44 <HAL_GPIO_EXTI_Callback+0x254>)
 8000dce:	6053      	str	r3, [r2, #4]
			}

			u2_medida = (60.0 * 72000000.0) / (tiempoPulsos[1] * 20.0);
 8000dd0:	4b5c      	ldr	r3, [pc, #368]	@ (8000f44 <HAL_GPIO_EXTI_Callback+0x254>)
 8000dd2:	685b      	ldr	r3, [r3, #4]
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f7ff fb9d 	bl	8000514 <__aeabi_ui2d>
 8000dda:	f04f 0200 	mov.w	r2, #0
 8000dde:	4b5a      	ldr	r3, [pc, #360]	@ (8000f48 <HAL_GPIO_EXTI_Callback+0x258>)
 8000de0:	f7ff fc12 	bl	8000608 <__aeabi_dmul>
 8000de4:	4602      	mov	r2, r0
 8000de6:	460b      	mov	r3, r1
 8000de8:	a14f      	add	r1, pc, #316	@ (adr r1, 8000f28 <HAL_GPIO_EXTI_Callback+0x238>)
 8000dea:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000dee:	f7ff fd35 	bl	800085c <__aeabi_ddiv>
 8000df2:	4602      	mov	r2, r0
 8000df4:	460b      	mov	r3, r1
 8000df6:	4610      	mov	r0, r2
 8000df8:	4619      	mov	r1, r3
 8000dfa:	f7ff fefd 	bl	8000bf8 <__aeabi_d2f>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	4a53      	ldr	r2, [pc, #332]	@ (8000f50 <HAL_GPIO_EXTI_Callback+0x260>)
 8000e02:	6013      	str	r3, [r2, #0]
			contador_pasado[1] = __HAL_TIM_GET_COUNTER(&htim2);
 8000e04:	4b4c      	ldr	r3, [pc, #304]	@ (8000f38 <HAL_GPIO_EXTI_Callback+0x248>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e0a:	4a4d      	ldr	r2, [pc, #308]	@ (8000f40 <HAL_GPIO_EXTI_Callback+0x250>)
 8000e0c:	6053      	str	r3, [r2, #4]
		}
	}
	if(GPIO_Pin == Encoder3_Pin){
 8000e0e:	88fb      	ldrh	r3, [r7, #6]
 8000e10:	2b40      	cmp	r3, #64	@ 0x40
 8000e12:	d140      	bne.n	8000e96 <HAL_GPIO_EXTI_Callback+0x1a6>
		if(state == RUN_State){
 8000e14:	4b46      	ldr	r3, [pc, #280]	@ (8000f30 <HAL_GPIO_EXTI_Callback+0x240>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	2b01      	cmp	r3, #1
 8000e1a:	d13c      	bne.n	8000e96 <HAL_GPIO_EXTI_Callback+0x1a6>
			counter_stop[2] = 0;
 8000e1c:	4b45      	ldr	r3, [pc, #276]	@ (8000f34 <HAL_GPIO_EXTI_Callback+0x244>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	609a      	str	r2, [r3, #8]
			contador_actual[2] = __HAL_TIM_GET_COUNTER(&htim2);
 8000e22:	4b45      	ldr	r3, [pc, #276]	@ (8000f38 <HAL_GPIO_EXTI_Callback+0x248>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e28:	4a44      	ldr	r2, [pc, #272]	@ (8000f3c <HAL_GPIO_EXTI_Callback+0x24c>)
 8000e2a:	6093      	str	r3, [r2, #8]
			if(contador_actual[2] >= contador_pasado[2]){
 8000e2c:	4b43      	ldr	r3, [pc, #268]	@ (8000f3c <HAL_GPIO_EXTI_Callback+0x24c>)
 8000e2e:	689a      	ldr	r2, [r3, #8]
 8000e30:	4b43      	ldr	r3, [pc, #268]	@ (8000f40 <HAL_GPIO_EXTI_Callback+0x250>)
 8000e32:	689b      	ldr	r3, [r3, #8]
 8000e34:	429a      	cmp	r2, r3
 8000e36:	d307      	bcc.n	8000e48 <HAL_GPIO_EXTI_Callback+0x158>
				tiempoPulsos[2] = contador_actual[2] - contador_pasado[2];
 8000e38:	4b40      	ldr	r3, [pc, #256]	@ (8000f3c <HAL_GPIO_EXTI_Callback+0x24c>)
 8000e3a:	689a      	ldr	r2, [r3, #8]
 8000e3c:	4b40      	ldr	r3, [pc, #256]	@ (8000f40 <HAL_GPIO_EXTI_Callback+0x250>)
 8000e3e:	689b      	ldr	r3, [r3, #8]
 8000e40:	1ad3      	subs	r3, r2, r3
 8000e42:	4a40      	ldr	r2, [pc, #256]	@ (8000f44 <HAL_GPIO_EXTI_Callback+0x254>)
 8000e44:	6093      	str	r3, [r2, #8]
 8000e46:	e007      	b.n	8000e58 <HAL_GPIO_EXTI_Callback+0x168>
			}else{
				tiempoPulsos[2] = (4294967295 - contador_pasado[2]) + contador_actual[2];
 8000e48:	4b3c      	ldr	r3, [pc, #240]	@ (8000f3c <HAL_GPIO_EXTI_Callback+0x24c>)
 8000e4a:	689a      	ldr	r2, [r3, #8]
 8000e4c:	4b3c      	ldr	r3, [pc, #240]	@ (8000f40 <HAL_GPIO_EXTI_Callback+0x250>)
 8000e4e:	689b      	ldr	r3, [r3, #8]
 8000e50:	1ad3      	subs	r3, r2, r3
 8000e52:	3b01      	subs	r3, #1
 8000e54:	4a3b      	ldr	r2, [pc, #236]	@ (8000f44 <HAL_GPIO_EXTI_Callback+0x254>)
 8000e56:	6093      	str	r3, [r2, #8]
			}

			u3_medida = (60.0 * 72000000.0) / (tiempoPulsos[2] * 20.0);
 8000e58:	4b3a      	ldr	r3, [pc, #232]	@ (8000f44 <HAL_GPIO_EXTI_Callback+0x254>)
 8000e5a:	689b      	ldr	r3, [r3, #8]
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f7ff fb59 	bl	8000514 <__aeabi_ui2d>
 8000e62:	f04f 0200 	mov.w	r2, #0
 8000e66:	4b38      	ldr	r3, [pc, #224]	@ (8000f48 <HAL_GPIO_EXTI_Callback+0x258>)
 8000e68:	f7ff fbce 	bl	8000608 <__aeabi_dmul>
 8000e6c:	4602      	mov	r2, r0
 8000e6e:	460b      	mov	r3, r1
 8000e70:	a12d      	add	r1, pc, #180	@ (adr r1, 8000f28 <HAL_GPIO_EXTI_Callback+0x238>)
 8000e72:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000e76:	f7ff fcf1 	bl	800085c <__aeabi_ddiv>
 8000e7a:	4602      	mov	r2, r0
 8000e7c:	460b      	mov	r3, r1
 8000e7e:	4610      	mov	r0, r2
 8000e80:	4619      	mov	r1, r3
 8000e82:	f7ff feb9 	bl	8000bf8 <__aeabi_d2f>
 8000e86:	4603      	mov	r3, r0
 8000e88:	4a32      	ldr	r2, [pc, #200]	@ (8000f54 <HAL_GPIO_EXTI_Callback+0x264>)
 8000e8a:	6013      	str	r3, [r2, #0]
			contador_pasado[2] = __HAL_TIM_GET_COUNTER(&htim2);
 8000e8c:	4b2a      	ldr	r3, [pc, #168]	@ (8000f38 <HAL_GPIO_EXTI_Callback+0x248>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e92:	4a2b      	ldr	r2, [pc, #172]	@ (8000f40 <HAL_GPIO_EXTI_Callback+0x250>)
 8000e94:	6093      	str	r3, [r2, #8]
		}
	}
	if(GPIO_Pin == Encoder4_Pin){
 8000e96:	88fb      	ldrh	r3, [r7, #6]
 8000e98:	2b01      	cmp	r3, #1
 8000e9a:	d140      	bne.n	8000f1e <HAL_GPIO_EXTI_Callback+0x22e>
		if(state == RUN_State){
 8000e9c:	4b24      	ldr	r3, [pc, #144]	@ (8000f30 <HAL_GPIO_EXTI_Callback+0x240>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	2b01      	cmp	r3, #1
 8000ea2:	d13c      	bne.n	8000f1e <HAL_GPIO_EXTI_Callback+0x22e>
			counter_stop[3] = 0;
 8000ea4:	4b23      	ldr	r3, [pc, #140]	@ (8000f34 <HAL_GPIO_EXTI_Callback+0x244>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	60da      	str	r2, [r3, #12]
			contador_actual[3] = __HAL_TIM_GET_COUNTER(&htim2);
 8000eaa:	4b23      	ldr	r3, [pc, #140]	@ (8000f38 <HAL_GPIO_EXTI_Callback+0x248>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000eb0:	4a22      	ldr	r2, [pc, #136]	@ (8000f3c <HAL_GPIO_EXTI_Callback+0x24c>)
 8000eb2:	60d3      	str	r3, [r2, #12]
			if(contador_actual[3] >= contador_pasado[3]){
 8000eb4:	4b21      	ldr	r3, [pc, #132]	@ (8000f3c <HAL_GPIO_EXTI_Callback+0x24c>)
 8000eb6:	68da      	ldr	r2, [r3, #12]
 8000eb8:	4b21      	ldr	r3, [pc, #132]	@ (8000f40 <HAL_GPIO_EXTI_Callback+0x250>)
 8000eba:	68db      	ldr	r3, [r3, #12]
 8000ebc:	429a      	cmp	r2, r3
 8000ebe:	d307      	bcc.n	8000ed0 <HAL_GPIO_EXTI_Callback+0x1e0>
				tiempoPulsos[3] = contador_actual[3] - contador_pasado[3];
 8000ec0:	4b1e      	ldr	r3, [pc, #120]	@ (8000f3c <HAL_GPIO_EXTI_Callback+0x24c>)
 8000ec2:	68da      	ldr	r2, [r3, #12]
 8000ec4:	4b1e      	ldr	r3, [pc, #120]	@ (8000f40 <HAL_GPIO_EXTI_Callback+0x250>)
 8000ec6:	68db      	ldr	r3, [r3, #12]
 8000ec8:	1ad3      	subs	r3, r2, r3
 8000eca:	4a1e      	ldr	r2, [pc, #120]	@ (8000f44 <HAL_GPIO_EXTI_Callback+0x254>)
 8000ecc:	60d3      	str	r3, [r2, #12]
 8000ece:	e007      	b.n	8000ee0 <HAL_GPIO_EXTI_Callback+0x1f0>
			}else{
				tiempoPulsos[3] = (4294967295 - contador_pasado[3]) + contador_actual[3];
 8000ed0:	4b1a      	ldr	r3, [pc, #104]	@ (8000f3c <HAL_GPIO_EXTI_Callback+0x24c>)
 8000ed2:	68da      	ldr	r2, [r3, #12]
 8000ed4:	4b1a      	ldr	r3, [pc, #104]	@ (8000f40 <HAL_GPIO_EXTI_Callback+0x250>)
 8000ed6:	68db      	ldr	r3, [r3, #12]
 8000ed8:	1ad3      	subs	r3, r2, r3
 8000eda:	3b01      	subs	r3, #1
 8000edc:	4a19      	ldr	r2, [pc, #100]	@ (8000f44 <HAL_GPIO_EXTI_Callback+0x254>)
 8000ede:	60d3      	str	r3, [r2, #12]
			}

			u4_medida = (60.0 * 72000000.0) / (tiempoPulsos[3] * 20.0);
 8000ee0:	4b18      	ldr	r3, [pc, #96]	@ (8000f44 <HAL_GPIO_EXTI_Callback+0x254>)
 8000ee2:	68db      	ldr	r3, [r3, #12]
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f7ff fb15 	bl	8000514 <__aeabi_ui2d>
 8000eea:	f04f 0200 	mov.w	r2, #0
 8000eee:	4b16      	ldr	r3, [pc, #88]	@ (8000f48 <HAL_GPIO_EXTI_Callback+0x258>)
 8000ef0:	f7ff fb8a 	bl	8000608 <__aeabi_dmul>
 8000ef4:	4602      	mov	r2, r0
 8000ef6:	460b      	mov	r3, r1
 8000ef8:	a10b      	add	r1, pc, #44	@ (adr r1, 8000f28 <HAL_GPIO_EXTI_Callback+0x238>)
 8000efa:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000efe:	f7ff fcad 	bl	800085c <__aeabi_ddiv>
 8000f02:	4602      	mov	r2, r0
 8000f04:	460b      	mov	r3, r1
 8000f06:	4610      	mov	r0, r2
 8000f08:	4619      	mov	r1, r3
 8000f0a:	f7ff fe75 	bl	8000bf8 <__aeabi_d2f>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	4a11      	ldr	r2, [pc, #68]	@ (8000f58 <HAL_GPIO_EXTI_Callback+0x268>)
 8000f12:	6013      	str	r3, [r2, #0]
			contador_pasado[3] = __HAL_TIM_GET_COUNTER(&htim2);
 8000f14:	4b08      	ldr	r3, [pc, #32]	@ (8000f38 <HAL_GPIO_EXTI_Callback+0x248>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f1a:	4a09      	ldr	r2, [pc, #36]	@ (8000f40 <HAL_GPIO_EXTI_Callback+0x250>)
 8000f1c:	60d3      	str	r3, [r2, #12]
		}
	}
}
 8000f1e:	bf00      	nop
 8000f20:	3708      	adds	r7, #8
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	80000000 	.word	0x80000000
 8000f2c:	41f017df 	.word	0x41f017df
 8000f30:	20000000 	.word	0x20000000
 8000f34:	20000afc 	.word	0x20000afc
 8000f38:	20000610 	.word	0x20000610
 8000f3c:	20000ac4 	.word	0x20000ac4
 8000f40:	20000ab4 	.word	0x20000ab4
 8000f44:	20000ad4 	.word	0x20000ad4
 8000f48:	40340000 	.word	0x40340000
 8000f4c:	20000ae4 	.word	0x20000ae4
 8000f50:	20000ae8 	.word	0x20000ae8
 8000f54:	20000aec 	.word	0x20000aec
 8000f58:	20000af0 	.word	0x20000af0

08000f5c <HAL_ADC_ConvCpltCallback>:

// Declaracion de variables para leer la tension de las baterias
int raw_adc_value = 0;
uint8_t flag_adc = 0;
// Funcion que se utiliza cuando el ADC termino de convertir el valor de tension de las baterias
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
	raw_adc_value = HAL_ADC_GetValue(&hadc2);
 8000f64:	4806      	ldr	r0, [pc, #24]	@ (8000f80 <HAL_ADC_ConvCpltCallback+0x24>)
 8000f66:	f003 fdff 	bl	8004b68 <HAL_ADC_GetValue>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	4b05      	ldr	r3, [pc, #20]	@ (8000f84 <HAL_ADC_ConvCpltCallback+0x28>)
 8000f70:	601a      	str	r2, [r3, #0]
	flag_adc = 1;
 8000f72:	4b05      	ldr	r3, [pc, #20]	@ (8000f88 <HAL_ADC_ConvCpltCallback+0x2c>)
 8000f74:	2201      	movs	r2, #1
 8000f76:	701a      	strb	r2, [r3, #0]
}
 8000f78:	bf00      	nop
 8000f7a:	3708      	adds	r7, #8
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	20000498 	.word	0x20000498
 8000f84:	20000b0c 	.word	0x20000b0c
 8000f88:	20000b10 	.word	0x20000b10

08000f8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f8c:	b5b0      	push	{r4, r5, r7, lr}
 8000f8e:	b0d0      	sub	sp, #320	@ 0x140
 8000f90:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f92:	f003 fa41 	bl	8004418 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f96:	f000 f9c3 	bl	8001320 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f9a:	f000 fecd 	bl	8001d38 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f9e:	f000 fe85 	bl	8001cac <MX_DMA_Init>
  MX_TIM1_Init();
 8000fa2:	f000 fb2f 	bl	8001604 <MX_TIM1_Init>
  MX_CRC_Init();
 8000fa6:	f000 fa8d 	bl	80014c4 <MX_CRC_Init>
  MX_I2C1_Init();
 8000faa:	f000 faad 	bl	8001508 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000fae:	f000 faeb 	bl	8001588 <MX_SPI1_Init>
  MX_TIM8_Init();
 8000fb2:	f000 fc21 	bl	80017f8 <MX_TIM8_Init>
  MX_TIM15_Init();
 8000fb6:	f000 fccb 	bl	8001950 <MX_TIM15_Init>
  MX_TIM2_Init();
 8000fba:	f000 fbcf 	bl	800175c <MX_TIM2_Init>
  MX_TIM16_Init();
 8000fbe:	f000 fd6b 	bl	8001a98 <MX_TIM16_Init>
  MX_USART1_UART_Init();
 8000fc2:	f000 fde3 	bl	8001b8c <MX_USART1_UART_Init>
  MX_ADC2_Init();
 8000fc6:	f000 fa1f 	bl	8001408 <MX_ADC2_Init>
  MX_USART2_UART_Init();
 8000fca:	f000 fe0f 	bl	8001bec <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000fce:	f000 fe3d 	bl	8001c4c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 1);
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	2105      	movs	r1, #5
 8000fd6:	2012      	movs	r0, #18
 8000fd8:	f004 fd4e 	bl	8005a78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000fdc:	2012      	movs	r0, #18
 8000fde:	f004 fd67 	bl	8005ab0 <HAL_NVIC_EnableIRQ>

  hcrc.Instance = CRC;
 8000fe2:	4bb1      	ldr	r3, [pc, #708]	@ (80012a8 <main+0x31c>)
 8000fe4:	4ab1      	ldr	r2, [pc, #708]	@ (80012ac <main+0x320>)
 8000fe6:	601a      	str	r2, [r3, #0]

  hcrc.Init.CRCLength = CRC_POLYLENGTH_8B;
 8000fe8:	4baf      	ldr	r3, [pc, #700]	@ (80012a8 <main+0x31c>)
 8000fea:	2210      	movs	r2, #16
 8000fec:	60da      	str	r2, [r3, #12]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_DISABLE;
 8000fee:	4bae      	ldr	r3, [pc, #696]	@ (80012a8 <main+0x31c>)
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_DISABLE;
 8000ff4:	4bac      	ldr	r3, [pc, #688]	@ (80012a8 <main+0x31c>)
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	715a      	strb	r2, [r3, #5]
  hcrc.Init.GeneratingPolynomial = 0x07;
 8000ffa:	4bab      	ldr	r3, [pc, #684]	@ (80012a8 <main+0x31c>)
 8000ffc:	2207      	movs	r2, #7
 8000ffe:	609a      	str	r2, [r3, #8]
  hcrc.Init.InitValue = 0x00;
 8001000:	4ba9      	ldr	r3, [pc, #676]	@ (80012a8 <main+0x31c>)
 8001002:	2200      	movs	r2, #0
 8001004:	611a      	str	r2, [r3, #16]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8001006:	4ba8      	ldr	r3, [pc, #672]	@ (80012a8 <main+0x31c>)
 8001008:	2200      	movs	r2, #0
 800100a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 800100c:	4ba6      	ldr	r3, [pc, #664]	@ (80012a8 <main+0x31c>)
 800100e:	2200      	movs	r2, #0
 8001010:	619a      	str	r2, [r3, #24]

//  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_WORDS;
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8001012:	4ba5      	ldr	r3, [pc, #660]	@ (80012a8 <main+0x31c>)
 8001014:	2201      	movs	r2, #1
 8001016:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001018:	48a3      	ldr	r0, [pc, #652]	@ (80012a8 <main+0x31c>)
 800101a:	f004 fd57 	bl	8005acc <HAL_CRC_Init>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d001      	beq.n	8001028 <main+0x9c>
  {
	  Error_Handler();
 8001024:	f002 fb2a 	bl	800367c <Error_Handler>
  }

  HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_1);
 8001028:	2100      	movs	r1, #0
 800102a:	48a1      	ldr	r0, [pc, #644]	@ (80012b0 <main+0x324>)
 800102c:	f009 fb0e 	bl	800a64c <HAL_TIM_OC_Start_IT>


  // Inicializo los contadores
  contador_pasado[0] = __HAL_TIM_GET_COUNTER(&htim2);
 8001030:	4b9f      	ldr	r3, [pc, #636]	@ (80012b0 <main+0x324>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001036:	4a9f      	ldr	r2, [pc, #636]	@ (80012b4 <main+0x328>)
 8001038:	6013      	str	r3, [r2, #0]
  contador_pasado[1] = __HAL_TIM_GET_COUNTER(&htim2);
 800103a:	4b9d      	ldr	r3, [pc, #628]	@ (80012b0 <main+0x324>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001040:	4a9c      	ldr	r2, [pc, #624]	@ (80012b4 <main+0x328>)
 8001042:	6053      	str	r3, [r2, #4]
  contador_pasado[2] = __HAL_TIM_GET_COUNTER(&htim2);
 8001044:	4b9a      	ldr	r3, [pc, #616]	@ (80012b0 <main+0x324>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800104a:	4a9a      	ldr	r2, [pc, #616]	@ (80012b4 <main+0x328>)
 800104c:	6093      	str	r3, [r2, #8]
  contador_pasado[3] = __HAL_TIM_GET_COUNTER(&htim2);
 800104e:	4b98      	ldr	r3, [pc, #608]	@ (80012b0 <main+0x324>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001054:	4a97      	ldr	r2, [pc, #604]	@ (80012b4 <main+0x328>)
 8001056:	60d3      	str	r3, [r2, #12]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of myBinarySemAccelTx */
  osSemaphoreDef(myBinarySemAccelTx);
 8001058:	2300      	movs	r3, #0
 800105a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 800105e:	2300      	movs	r3, #0
 8001060:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
  myBinarySemAccelTxHandle = osSemaphoreCreate(osSemaphore(myBinarySemAccelTx), 1);
 8001064:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001068:	2101      	movs	r1, #1
 800106a:	4618      	mov	r0, r3
 800106c:	f00c fa38 	bl	800d4e0 <osSemaphoreCreate>
 8001070:	4603      	mov	r3, r0
 8001072:	4a91      	ldr	r2, [pc, #580]	@ (80012b8 <main+0x32c>)
 8001074:	6013      	str	r3, [r2, #0]

  /* definition and creation of myBinarySemVelTx */
  osSemaphoreDef(myBinarySemVelTx);
 8001076:	2300      	movs	r3, #0
 8001078:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 800107c:	2300      	movs	r3, #0
 800107e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  myBinarySemVelTxHandle = osSemaphoreCreate(osSemaphore(myBinarySemVelTx), 1);
 8001082:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001086:	2101      	movs	r1, #1
 8001088:	4618      	mov	r0, r3
 800108a:	f00c fa29 	bl	800d4e0 <osSemaphoreCreate>
 800108e:	4603      	mov	r3, r0
 8001090:	4a8a      	ldr	r2, [pc, #552]	@ (80012bc <main+0x330>)
 8001092:	6013      	str	r3, [r2, #0]

  /* definition and creation of myBinarySemVelControl */
  osSemaphoreDef(myBinarySemVelControl);
 8001094:	2300      	movs	r3, #0
 8001096:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 800109a:	2300      	movs	r3, #0
 800109c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  myBinarySemVelControlHandle = osSemaphoreCreate(osSemaphore(myBinarySemVelControl), 1);
 80010a0:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80010a4:	2101      	movs	r1, #1
 80010a6:	4618      	mov	r0, r3
 80010a8:	f00c fa1a 	bl	800d4e0 <osSemaphoreCreate>
 80010ac:	4603      	mov	r3, r0
 80010ae:	4a84      	ldr	r2, [pc, #528]	@ (80012c0 <main+0x334>)
 80010b0:	6013      	str	r3, [r2, #0]

  /* definition and creation of myBinarySemRxConv */
  osSemaphoreDef(myBinarySemRxConv);
 80010b2:	2300      	movs	r3, #0
 80010b4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80010b8:	2300      	movs	r3, #0
 80010ba:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  myBinarySemRxConvHandle = osSemaphoreCreate(osSemaphore(myBinarySemRxConv), 1);
 80010be:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80010c2:	2101      	movs	r1, #1
 80010c4:	4618      	mov	r0, r3
 80010c6:	f00c fa0b 	bl	800d4e0 <osSemaphoreCreate>
 80010ca:	4603      	mov	r3, r0
 80010cc:	4a7d      	ldr	r2, [pc, #500]	@ (80012c4 <main+0x338>)
 80010ce:	6013      	str	r3, [r2, #0]

  /* definition and creation of myBinarySemConvControl */
  osSemaphoreDef(myBinarySemConvControl);
 80010d0:	2300      	movs	r3, #0
 80010d2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80010d6:	2300      	movs	r3, #0
 80010d8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  myBinarySemConvControlHandle = osSemaphoreCreate(osSemaphore(myBinarySemConvControl), 1);
 80010dc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80010e0:	2101      	movs	r1, #1
 80010e2:	4618      	mov	r0, r3
 80010e4:	f00c f9fc 	bl	800d4e0 <osSemaphoreCreate>
 80010e8:	4603      	mov	r3, r0
 80010ea:	4a77      	ldr	r2, [pc, #476]	@ (80012c8 <main+0x33c>)
 80010ec:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */

  // Queue RxTask to ConvDirec
  osMessageQDef(myQueueRxConv, sizeof(s_Velocidad), s_Velocidad);
 80010ee:	4b77      	ldr	r3, [pc, #476]	@ (80012cc <main+0x340>)
 80010f0:	f507 7484 	add.w	r4, r7, #264	@ 0x108
 80010f4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010f6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  myQueueRxConvHandle = osMessageCreate(osMessageQ(myQueueRxConv), NULL);
 80010fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80010fe:	2100      	movs	r1, #0
 8001100:	4618      	mov	r0, r3
 8001102:	f00c fa1f 	bl	800d544 <osMessageCreate>
 8001106:	4603      	mov	r3, r0
 8001108:	4a71      	ldr	r2, [pc, #452]	@ (80012d0 <main+0x344>)
 800110a:	6013      	str	r3, [r2, #0]

  // Queue ConvDirec to ControlVel
  osMessageQDef(myQueueConvControl, sizeof(s_Velocidad_ruedas), s_Velocidad_ruedas);
 800110c:	4b71      	ldr	r3, [pc, #452]	@ (80012d4 <main+0x348>)
 800110e:	f107 04f8 	add.w	r4, r7, #248	@ 0xf8
 8001112:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001114:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  myQueueConvControlHandle = osMessageCreate(osMessageQ(myQueueConvControl), NULL);
 8001118:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 800111c:	2100      	movs	r1, #0
 800111e:	4618      	mov	r0, r3
 8001120:	f00c fa10 	bl	800d544 <osMessageCreate>
 8001124:	4603      	mov	r3, r0
 8001126:	4a6c      	ldr	r2, [pc, #432]	@ (80012d8 <main+0x34c>)
 8001128:	6013      	str	r3, [r2, #0]
  
  // Queue MeasureVel to ControlVel
  osMessageQDef(myQueueVelControl, sizeof(s_Velocidad_ruedas), s_Velocidad_ruedas);
 800112a:	4b6a      	ldr	r3, [pc, #424]	@ (80012d4 <main+0x348>)
 800112c:	f107 04e8 	add.w	r4, r7, #232	@ 0xe8
 8001130:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001132:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  myQueueVelControlHandle = osMessageCreate(osMessageQ(myQueueVelControl), NULL);
 8001136:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 800113a:	2100      	movs	r1, #0
 800113c:	4618      	mov	r0, r3
 800113e:	f00c fa01 	bl	800d544 <osMessageCreate>
 8001142:	4603      	mov	r3, r0
 8001144:	4a65      	ldr	r2, [pc, #404]	@ (80012dc <main+0x350>)
 8001146:	6013      	str	r3, [r2, #0]

  // Queue MeasureVel to TxTask
  osMessageQDef(myQueueVelTx, sizeof(s_Velocidad_ruedas), s_Velocidad_ruedas);
 8001148:	4b62      	ldr	r3, [pc, #392]	@ (80012d4 <main+0x348>)
 800114a:	f107 04d8 	add.w	r4, r7, #216	@ 0xd8
 800114e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001150:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  myQueueVelTxHandle = osMessageCreate(osMessageQ(myQueueVelTx), NULL);
 8001154:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8001158:	2100      	movs	r1, #0
 800115a:	4618      	mov	r0, r3
 800115c:	f00c f9f2 	bl	800d544 <osMessageCreate>
 8001160:	4603      	mov	r3, r0
 8001162:	4a5f      	ldr	r2, [pc, #380]	@ (80012e0 <main+0x354>)
 8001164:	6013      	str	r3, [r2, #0]

  // Queue MeasureAccel to TxTask
  osMessageQDef(myQueueAccelTx, sizeof(s_Aceleracion), s_Aceleracion);
 8001166:	4b59      	ldr	r3, [pc, #356]	@ (80012cc <main+0x340>)
 8001168:	f107 04c8 	add.w	r4, r7, #200	@ 0xc8
 800116c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800116e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  myQueueAccelTxHandle = osMessageCreate(osMessageQ(myQueueAccelTx), NULL);
 8001172:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8001176:	2100      	movs	r1, #0
 8001178:	4618      	mov	r0, r3
 800117a:	f00c f9e3 	bl	800d544 <osMessageCreate>
 800117e:	4603      	mov	r3, r0
 8001180:	4a58      	ldr	r2, [pc, #352]	@ (80012e4 <main+0x358>)
 8001182:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityIdle, 0, 128);
 8001184:	4b58      	ldr	r3, [pc, #352]	@ (80012e8 <main+0x35c>)
 8001186:	f107 04ac 	add.w	r4, r7, #172	@ 0xac
 800118a:	461d      	mov	r5, r3
 800118c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800118e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001190:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001194:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001198:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800119c:	2100      	movs	r1, #0
 800119e:	4618      	mov	r0, r3
 80011a0:	f00c f93e 	bl	800d420 <osThreadCreate>
 80011a4:	4603      	mov	r3, r0
 80011a6:	4a51      	ldr	r2, [pc, #324]	@ (80012ec <main+0x360>)
 80011a8:	6013      	str	r3, [r2, #0]

  /* definition and creation of TxTask */
  osThreadDef(TxTask, StartTxTask, osPriorityLow, 0, 128);
 80011aa:	4b51      	ldr	r3, [pc, #324]	@ (80012f0 <main+0x364>)
 80011ac:	f107 0490 	add.w	r4, r7, #144	@ 0x90
 80011b0:	461d      	mov	r5, r3
 80011b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011b6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011ba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TxTaskHandle = osThreadCreate(osThread(TxTask), NULL);
 80011be:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80011c2:	2100      	movs	r1, #0
 80011c4:	4618      	mov	r0, r3
 80011c6:	f00c f92b 	bl	800d420 <osThreadCreate>
 80011ca:	4603      	mov	r3, r0
 80011cc:	4a49      	ldr	r2, [pc, #292]	@ (80012f4 <main+0x368>)
 80011ce:	6013      	str	r3, [r2, #0]

  /* definition and creation of RxTask */
  osThreadDef(RxTask, StartRxTask, osPriorityAboveNormal, 0, 128);
 80011d0:	4b49      	ldr	r3, [pc, #292]	@ (80012f8 <main+0x36c>)
 80011d2:	f107 0474 	add.w	r4, r7, #116	@ 0x74
 80011d6:	461d      	mov	r5, r3
 80011d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011dc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011e0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  RxTaskHandle = osThreadCreate(osThread(RxTask), NULL);
 80011e4:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80011e8:	2100      	movs	r1, #0
 80011ea:	4618      	mov	r0, r3
 80011ec:	f00c f918 	bl	800d420 <osThreadCreate>
 80011f0:	4603      	mov	r3, r0
 80011f2:	4a42      	ldr	r2, [pc, #264]	@ (80012fc <main+0x370>)
 80011f4:	6013      	str	r3, [r2, #0]

  /* definition and creation of CinematicConv */
  osThreadDef(CinematicConv, StartCinematicConv, osPriorityNormal, 0, 128);
 80011f6:	4b42      	ldr	r3, [pc, #264]	@ (8001300 <main+0x374>)
 80011f8:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 80011fc:	461d      	mov	r5, r3
 80011fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001200:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001202:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001206:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  CinematicConvHandle = osThreadCreate(osThread(CinematicConv), NULL);
 800120a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800120e:	2100      	movs	r1, #0
 8001210:	4618      	mov	r0, r3
 8001212:	f00c f905 	bl	800d420 <osThreadCreate>
 8001216:	4603      	mov	r3, r0
 8001218:	4a3a      	ldr	r2, [pc, #232]	@ (8001304 <main+0x378>)
 800121a:	6013      	str	r3, [r2, #0]

  /* definition and creation of ControlVel */
  osThreadDef(ControlVel, StartControlVel, osPriorityHigh, 0, 128);
 800121c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001220:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001224:	4a38      	ldr	r2, [pc, #224]	@ (8001308 <main+0x37c>)
 8001226:	461c      	mov	r4, r3
 8001228:	4615      	mov	r5, r2
 800122a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800122c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800122e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001232:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ControlVelHandle = osThreadCreate(osThread(ControlVel), NULL);
 8001236:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800123a:	2100      	movs	r1, #0
 800123c:	4618      	mov	r0, r3
 800123e:	f00c f8ef 	bl	800d420 <osThreadCreate>
 8001242:	4603      	mov	r3, r0
 8001244:	4a31      	ldr	r2, [pc, #196]	@ (800130c <main+0x380>)
 8001246:	6013      	str	r3, [r2, #0]

  /* definition and creation of MeasureAccel */
  osThreadDef(MeasureAccel, StartMeasureAccel, osPriorityBelowNormal, 0, 128);
 8001248:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800124c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001250:	4a2f      	ldr	r2, [pc, #188]	@ (8001310 <main+0x384>)
 8001252:	461c      	mov	r4, r3
 8001254:	4615      	mov	r5, r2
 8001256:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001258:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800125a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800125e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MeasureAccelHandle = osThreadCreate(osThread(MeasureAccel), NULL);
 8001262:	f107 0320 	add.w	r3, r7, #32
 8001266:	2100      	movs	r1, #0
 8001268:	4618      	mov	r0, r3
 800126a:	f00c f8d9 	bl	800d420 <osThreadCreate>
 800126e:	4603      	mov	r3, r0
 8001270:	4a28      	ldr	r2, [pc, #160]	@ (8001314 <main+0x388>)
 8001272:	6013      	str	r3, [r2, #0]

  /* definition and creation of MeasureVel */
  osThreadDef(MeasureVel, StartMeasureVel, osPriorityRealtime, 0, 128);
 8001274:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001278:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800127c:	4a26      	ldr	r2, [pc, #152]	@ (8001318 <main+0x38c>)
 800127e:	461c      	mov	r4, r3
 8001280:	4615      	mov	r5, r2
 8001282:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001284:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001286:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800128a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MeasureVelHandle = osThreadCreate(osThread(MeasureVel), NULL);
 800128e:	1d3b      	adds	r3, r7, #4
 8001290:	2100      	movs	r1, #0
 8001292:	4618      	mov	r0, r3
 8001294:	f00c f8c4 	bl	800d420 <osThreadCreate>
 8001298:	4603      	mov	r3, r0
 800129a:	4a20      	ldr	r2, [pc, #128]	@ (800131c <main+0x390>)
 800129c:	6013      	str	r3, [r2, #0]
  /* add threads, ... */

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800129e:	f00c f8b8 	bl	800d412 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80012a2:	bf00      	nop
 80012a4:	e7fd      	b.n	80012a2 <main+0x316>
 80012a6:	bf00      	nop
 80012a8:	200004e8 	.word	0x200004e8
 80012ac:	40023000 	.word	0x40023000
 80012b0:	20000610 	.word	0x20000610
 80012b4:	20000ab4 	.word	0x20000ab4
 80012b8:	20000a8c 	.word	0x20000a8c
 80012bc:	20000a90 	.word	0x20000a90
 80012c0:	20000a94 	.word	0x20000a94
 80012c4:	20000a98 	.word	0x20000a98
 80012c8:	20000a9c 	.word	0x20000a9c
 80012cc:	08012410 	.word	0x08012410
 80012d0:	20000aa0 	.word	0x20000aa0
 80012d4:	08012420 	.word	0x08012420
 80012d8:	20000aa4 	.word	0x20000aa4
 80012dc:	20000aa8 	.word	0x20000aa8
 80012e0:	20000aac 	.word	0x20000aac
 80012e4:	20000ab0 	.word	0x20000ab0
 80012e8:	0801243c 	.word	0x0801243c
 80012ec:	20000a70 	.word	0x20000a70
 80012f0:	08012460 	.word	0x08012460
 80012f4:	20000a74 	.word	0x20000a74
 80012f8:	08012484 	.word	0x08012484
 80012fc:	20000a78 	.word	0x20000a78
 8001300:	080124b0 	.word	0x080124b0
 8001304:	20000a7c 	.word	0x20000a7c
 8001308:	080124d8 	.word	0x080124d8
 800130c:	20000a80 	.word	0x20000a80
 8001310:	08012504 	.word	0x08012504
 8001314:	20000a84 	.word	0x20000a84
 8001318:	0801252c 	.word	0x0801252c
 800131c:	20000a88 	.word	0x20000a88

08001320 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b0a6      	sub	sp, #152	@ 0x98
 8001324:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001326:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800132a:	2228      	movs	r2, #40	@ 0x28
 800132c:	2100      	movs	r1, #0
 800132e:	4618      	mov	r0, r3
 8001330:	f00f f8dd 	bl	80104ee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001334:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001338:	2200      	movs	r2, #0
 800133a:	601a      	str	r2, [r3, #0]
 800133c:	605a      	str	r2, [r3, #4]
 800133e:	609a      	str	r2, [r3, #8]
 8001340:	60da      	str	r2, [r3, #12]
 8001342:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001344:	1d3b      	adds	r3, r7, #4
 8001346:	2258      	movs	r2, #88	@ 0x58
 8001348:	2100      	movs	r1, #0
 800134a:	4618      	mov	r0, r3
 800134c:	f00f f8cf 	bl	80104ee <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001350:	2302      	movs	r3, #2
 8001352:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001354:	2301      	movs	r3, #1
 8001356:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001358:	2310      	movs	r3, #16
 800135a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800135e:	2302      	movs	r3, #2
 8001360:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001364:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001368:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800136c:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001370:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001374:	2300      	movs	r3, #0
 8001376:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800137a:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800137e:	4618      	mov	r0, r3
 8001380:	f006 fccc 	bl	8007d1c <HAL_RCC_OscConfig>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800138a:	f002 f977 	bl	800367c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800138e:	230f      	movs	r3, #15
 8001390:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001392:	2302      	movs	r3, #2
 8001394:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001396:	2300      	movs	r3, #0
 8001398:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800139a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800139e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013a0:	2300      	movs	r3, #0
 80013a2:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013a4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80013a8:	2102      	movs	r1, #2
 80013aa:	4618      	mov	r0, r3
 80013ac:	f007 fcda 	bl	8008d64 <HAL_RCC_ClockConfig>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80013b6:	f002 f961 	bl	800367c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 80013ba:	4b12      	ldr	r3, [pc, #72]	@ (8001404 <SystemClock_Config+0xe4>)
 80013bc:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_I2C1
                              |RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_TIM15
                              |RCC_PERIPHCLK_TIM16|RCC_PERIPHCLK_TIM8
                              |RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_TIM2;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80013be:	2300      	movs	r3, #0
 80013c0:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80013c2:	2300      	movs	r3, #0
 80013c4:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80013c6:	2300      	movs	r3, #0
 80013c8:	617b      	str	r3, [r7, #20]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 80013ca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80013d0:	2300      	movs	r3, #0
 80013d2:	623b      	str	r3, [r7, #32]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80013d4:	2300      	movs	r3, #0
 80013d6:	63bb      	str	r3, [r7, #56]	@ 0x38
  PeriphClkInit.Tim15ClockSelection = RCC_TIM15CLK_HCLK;
 80013d8:	2300      	movs	r3, #0
 80013da:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInit.Tim16ClockSelection = RCC_TIM16CLK_HCLK;
 80013dc:	2300      	movs	r3, #0
 80013de:	64fb      	str	r3, [r7, #76]	@ 0x4c
  PeriphClkInit.Tim8ClockSelection = RCC_TIM8CLK_HCLK;
 80013e0:	2300      	movs	r3, #0
 80013e2:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 80013e4:	2300      	movs	r3, #0
 80013e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013e8:	1d3b      	adds	r3, r7, #4
 80013ea:	4618      	mov	r0, r3
 80013ec:	f007 ff14 	bl	8009218 <HAL_RCCEx_PeriphCLKConfig>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d001      	beq.n	80013fa <SystemClock_Config+0xda>
  {
    Error_Handler();
 80013f6:	f002 f941 	bl	800367c <Error_Handler>
  }
}
 80013fa:	bf00      	nop
 80013fc:	3798      	adds	r7, #152	@ 0x98
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	00d030a7 	.word	0x00d030a7

08001408 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b086      	sub	sp, #24
 800140c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800140e:	463b      	mov	r3, r7
 8001410:	2200      	movs	r2, #0
 8001412:	601a      	str	r2, [r3, #0]
 8001414:	605a      	str	r2, [r3, #4]
 8001416:	609a      	str	r2, [r3, #8]
 8001418:	60da      	str	r2, [r3, #12]
 800141a:	611a      	str	r2, [r3, #16]
 800141c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800141e:	4b27      	ldr	r3, [pc, #156]	@ (80014bc <MX_ADC2_Init+0xb4>)
 8001420:	4a27      	ldr	r2, [pc, #156]	@ (80014c0 <MX_ADC2_Init+0xb8>)
 8001422:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001424:	4b25      	ldr	r3, [pc, #148]	@ (80014bc <MX_ADC2_Init+0xb4>)
 8001426:	2200      	movs	r2, #0
 8001428:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800142a:	4b24      	ldr	r3, [pc, #144]	@ (80014bc <MX_ADC2_Init+0xb4>)
 800142c:	2200      	movs	r2, #0
 800142e:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001430:	4b22      	ldr	r3, [pc, #136]	@ (80014bc <MX_ADC2_Init+0xb4>)
 8001432:	2200      	movs	r2, #0
 8001434:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001436:	4b21      	ldr	r3, [pc, #132]	@ (80014bc <MX_ADC2_Init+0xb4>)
 8001438:	2200      	movs	r2, #0
 800143a:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800143c:	4b1f      	ldr	r3, [pc, #124]	@ (80014bc <MX_ADC2_Init+0xb4>)
 800143e:	2200      	movs	r2, #0
 8001440:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001444:	4b1d      	ldr	r3, [pc, #116]	@ (80014bc <MX_ADC2_Init+0xb4>)
 8001446:	2200      	movs	r2, #0
 8001448:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800144a:	4b1c      	ldr	r3, [pc, #112]	@ (80014bc <MX_ADC2_Init+0xb4>)
 800144c:	2201      	movs	r2, #1
 800144e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001450:	4b1a      	ldr	r3, [pc, #104]	@ (80014bc <MX_ADC2_Init+0xb4>)
 8001452:	2200      	movs	r2, #0
 8001454:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001456:	4b19      	ldr	r3, [pc, #100]	@ (80014bc <MX_ADC2_Init+0xb4>)
 8001458:	2201      	movs	r2, #1
 800145a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800145c:	4b17      	ldr	r3, [pc, #92]	@ (80014bc <MX_ADC2_Init+0xb4>)
 800145e:	2200      	movs	r2, #0
 8001460:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001464:	4b15      	ldr	r3, [pc, #84]	@ (80014bc <MX_ADC2_Init+0xb4>)
 8001466:	2204      	movs	r2, #4
 8001468:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800146a:	4b14      	ldr	r3, [pc, #80]	@ (80014bc <MX_ADC2_Init+0xb4>)
 800146c:	2200      	movs	r2, #0
 800146e:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001470:	4b12      	ldr	r3, [pc, #72]	@ (80014bc <MX_ADC2_Init+0xb4>)
 8001472:	2200      	movs	r2, #0
 8001474:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001476:	4811      	ldr	r0, [pc, #68]	@ (80014bc <MX_ADC2_Init+0xb4>)
 8001478:	f003 f83c 	bl	80044f4 <HAL_ADC_Init>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 8001482:	f002 f8fb 	bl	800367c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001486:	230b      	movs	r3, #11
 8001488:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800148a:	2301      	movs	r3, #1
 800148c:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800148e:	2300      	movs	r3, #0
 8001490:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001492:	2300      	movs	r3, #0
 8001494:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001496:	2300      	movs	r3, #0
 8001498:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800149a:	2300      	movs	r3, #0
 800149c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800149e:	463b      	mov	r3, r7
 80014a0:	4619      	mov	r1, r3
 80014a2:	4806      	ldr	r0, [pc, #24]	@ (80014bc <MX_ADC2_Init+0xb4>)
 80014a4:	f003 fe7c 	bl	80051a0 <HAL_ADC_ConfigChannel>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d001      	beq.n	80014b2 <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 80014ae:	f002 f8e5 	bl	800367c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80014b2:	bf00      	nop
 80014b4:	3718      	adds	r7, #24
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	20000498 	.word	0x20000498
 80014c0:	50000100 	.word	0x50000100

080014c4 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80014c8:	4b0d      	ldr	r3, [pc, #52]	@ (8001500 <MX_CRC_Init+0x3c>)
 80014ca:	4a0e      	ldr	r2, [pc, #56]	@ (8001504 <MX_CRC_Init+0x40>)
 80014cc:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80014ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001500 <MX_CRC_Init+0x3c>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80014d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001500 <MX_CRC_Init+0x3c>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80014da:	4b09      	ldr	r3, [pc, #36]	@ (8001500 <MX_CRC_Init+0x3c>)
 80014dc:	2200      	movs	r2, #0
 80014de:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80014e0:	4b07      	ldr	r3, [pc, #28]	@ (8001500 <MX_CRC_Init+0x3c>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80014e6:	4b06      	ldr	r3, [pc, #24]	@ (8001500 <MX_CRC_Init+0x3c>)
 80014e8:	2201      	movs	r2, #1
 80014ea:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80014ec:	4804      	ldr	r0, [pc, #16]	@ (8001500 <MX_CRC_Init+0x3c>)
 80014ee:	f004 faed 	bl	8005acc <HAL_CRC_Init>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d001      	beq.n	80014fc <MX_CRC_Init+0x38>
  {
    Error_Handler();
 80014f8:	f002 f8c0 	bl	800367c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80014fc:	bf00      	nop
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	200004e8 	.word	0x200004e8
 8001504:	40023000 	.word	0x40023000

08001508 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800150c:	4b1b      	ldr	r3, [pc, #108]	@ (800157c <MX_I2C1_Init+0x74>)
 800150e:	4a1c      	ldr	r2, [pc, #112]	@ (8001580 <MX_I2C1_Init+0x78>)
 8001510:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8001512:	4b1a      	ldr	r3, [pc, #104]	@ (800157c <MX_I2C1_Init+0x74>)
 8001514:	4a1b      	ldr	r2, [pc, #108]	@ (8001584 <MX_I2C1_Init+0x7c>)
 8001516:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001518:	4b18      	ldr	r3, [pc, #96]	@ (800157c <MX_I2C1_Init+0x74>)
 800151a:	2200      	movs	r2, #0
 800151c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800151e:	4b17      	ldr	r3, [pc, #92]	@ (800157c <MX_I2C1_Init+0x74>)
 8001520:	2201      	movs	r2, #1
 8001522:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001524:	4b15      	ldr	r3, [pc, #84]	@ (800157c <MX_I2C1_Init+0x74>)
 8001526:	2200      	movs	r2, #0
 8001528:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800152a:	4b14      	ldr	r3, [pc, #80]	@ (800157c <MX_I2C1_Init+0x74>)
 800152c:	2200      	movs	r2, #0
 800152e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001530:	4b12      	ldr	r3, [pc, #72]	@ (800157c <MX_I2C1_Init+0x74>)
 8001532:	2200      	movs	r2, #0
 8001534:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001536:	4b11      	ldr	r3, [pc, #68]	@ (800157c <MX_I2C1_Init+0x74>)
 8001538:	2200      	movs	r2, #0
 800153a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800153c:	4b0f      	ldr	r3, [pc, #60]	@ (800157c <MX_I2C1_Init+0x74>)
 800153e:	2200      	movs	r2, #0
 8001540:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001542:	480e      	ldr	r0, [pc, #56]	@ (800157c <MX_I2C1_Init+0x74>)
 8001544:	f005 f8b4 	bl	80066b0 <HAL_I2C_Init>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800154e:	f002 f895 	bl	800367c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001552:	2100      	movs	r1, #0
 8001554:	4809      	ldr	r0, [pc, #36]	@ (800157c <MX_I2C1_Init+0x74>)
 8001556:	f006 fb49 	bl	8007bec <HAL_I2CEx_ConfigAnalogFilter>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001560:	f002 f88c 	bl	800367c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001564:	2100      	movs	r1, #0
 8001566:	4805      	ldr	r0, [pc, #20]	@ (800157c <MX_I2C1_Init+0x74>)
 8001568:	f006 fb8b 	bl	8007c82 <HAL_I2CEx_ConfigDigitalFilter>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d001      	beq.n	8001576 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001572:	f002 f883 	bl	800367c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001576:	bf00      	nop
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	2000050c 	.word	0x2000050c
 8001580:	40005400 	.word	0x40005400
 8001584:	2000090e 	.word	0x2000090e

08001588 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800158c:	4b1b      	ldr	r3, [pc, #108]	@ (80015fc <MX_SPI1_Init+0x74>)
 800158e:	4a1c      	ldr	r2, [pc, #112]	@ (8001600 <MX_SPI1_Init+0x78>)
 8001590:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001592:	4b1a      	ldr	r3, [pc, #104]	@ (80015fc <MX_SPI1_Init+0x74>)
 8001594:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001598:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800159a:	4b18      	ldr	r3, [pc, #96]	@ (80015fc <MX_SPI1_Init+0x74>)
 800159c:	2200      	movs	r2, #0
 800159e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80015a0:	4b16      	ldr	r3, [pc, #88]	@ (80015fc <MX_SPI1_Init+0x74>)
 80015a2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80015a6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80015a8:	4b14      	ldr	r3, [pc, #80]	@ (80015fc <MX_SPI1_Init+0x74>)
 80015aa:	2202      	movs	r2, #2
 80015ac:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80015ae:	4b13      	ldr	r3, [pc, #76]	@ (80015fc <MX_SPI1_Init+0x74>)
 80015b0:	2201      	movs	r2, #1
 80015b2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80015b4:	4b11      	ldr	r3, [pc, #68]	@ (80015fc <MX_SPI1_Init+0x74>)
 80015b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015ba:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80015bc:	4b0f      	ldr	r3, [pc, #60]	@ (80015fc <MX_SPI1_Init+0x74>)
 80015be:	2228      	movs	r2, #40	@ 0x28
 80015c0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015c2:	4b0e      	ldr	r3, [pc, #56]	@ (80015fc <MX_SPI1_Init+0x74>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80015c8:	4b0c      	ldr	r3, [pc, #48]	@ (80015fc <MX_SPI1_Init+0x74>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015ce:	4b0b      	ldr	r3, [pc, #44]	@ (80015fc <MX_SPI1_Init+0x74>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80015d4:	4b09      	ldr	r3, [pc, #36]	@ (80015fc <MX_SPI1_Init+0x74>)
 80015d6:	2207      	movs	r2, #7
 80015d8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80015da:	4b08      	ldr	r3, [pc, #32]	@ (80015fc <MX_SPI1_Init+0x74>)
 80015dc:	2200      	movs	r2, #0
 80015de:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80015e0:	4b06      	ldr	r3, [pc, #24]	@ (80015fc <MX_SPI1_Init+0x74>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80015e6:	4805      	ldr	r0, [pc, #20]	@ (80015fc <MX_SPI1_Init+0x74>)
 80015e8:	f008 f832 	bl	8009650 <HAL_SPI_Init>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80015f2:	f002 f843 	bl	800367c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80015f6:	bf00      	nop
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	20000560 	.word	0x20000560
 8001600:	40013000 	.word	0x40013000

08001604 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b09a      	sub	sp, #104	@ 0x68
 8001608:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800160a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800160e:	2200      	movs	r2, #0
 8001610:	601a      	str	r2, [r3, #0]
 8001612:	605a      	str	r2, [r3, #4]
 8001614:	609a      	str	r2, [r3, #8]
 8001616:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001618:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800161c:	2200      	movs	r2, #0
 800161e:	601a      	str	r2, [r3, #0]
 8001620:	605a      	str	r2, [r3, #4]
 8001622:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001624:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001628:	2200      	movs	r2, #0
 800162a:	601a      	str	r2, [r3, #0]
 800162c:	605a      	str	r2, [r3, #4]
 800162e:	609a      	str	r2, [r3, #8]
 8001630:	60da      	str	r2, [r3, #12]
 8001632:	611a      	str	r2, [r3, #16]
 8001634:	615a      	str	r2, [r3, #20]
 8001636:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001638:	1d3b      	adds	r3, r7, #4
 800163a:	222c      	movs	r2, #44	@ 0x2c
 800163c:	2100      	movs	r1, #0
 800163e:	4618      	mov	r0, r3
 8001640:	f00e ff55 	bl	80104ee <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001644:	4b43      	ldr	r3, [pc, #268]	@ (8001754 <MX_TIM1_Init+0x150>)
 8001646:	4a44      	ldr	r2, [pc, #272]	@ (8001758 <MX_TIM1_Init+0x154>)
 8001648:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1-1;
 800164a:	4b42      	ldr	r3, [pc, #264]	@ (8001754 <MX_TIM1_Init+0x150>)
 800164c:	2200      	movs	r2, #0
 800164e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001650:	4b40      	ldr	r3, [pc, #256]	@ (8001754 <MX_TIM1_Init+0x150>)
 8001652:	2200      	movs	r2, #0
 8001654:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3600-1;
 8001656:	4b3f      	ldr	r3, [pc, #252]	@ (8001754 <MX_TIM1_Init+0x150>)
 8001658:	f640 620f 	movw	r2, #3599	@ 0xe0f
 800165c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800165e:	4b3d      	ldr	r3, [pc, #244]	@ (8001754 <MX_TIM1_Init+0x150>)
 8001660:	2200      	movs	r2, #0
 8001662:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001664:	4b3b      	ldr	r3, [pc, #236]	@ (8001754 <MX_TIM1_Init+0x150>)
 8001666:	2200      	movs	r2, #0
 8001668:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800166a:	4b3a      	ldr	r3, [pc, #232]	@ (8001754 <MX_TIM1_Init+0x150>)
 800166c:	2200      	movs	r2, #0
 800166e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001670:	4838      	ldr	r0, [pc, #224]	@ (8001754 <MX_TIM1_Init+0x150>)
 8001672:	f008 ff23 	bl	800a4bc <HAL_TIM_Base_Init>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d001      	beq.n	8001680 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 800167c:	f001 fffe 	bl	800367c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001680:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001684:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001686:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800168a:	4619      	mov	r1, r3
 800168c:	4831      	ldr	r0, [pc, #196]	@ (8001754 <MX_TIM1_Init+0x150>)
 800168e:	f009 fcd7 	bl	800b040 <HAL_TIM_ConfigClockSource>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001698:	f001 fff0 	bl	800367c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800169c:	482d      	ldr	r0, [pc, #180]	@ (8001754 <MX_TIM1_Init+0x150>)
 800169e:	f009 f92d 	bl	800a8fc <HAL_TIM_PWM_Init>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80016a8:	f001 ffe8 	bl	800367c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016ac:	2300      	movs	r3, #0
 80016ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80016b0:	2300      	movs	r3, #0
 80016b2:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016b4:	2300      	movs	r3, #0
 80016b6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016b8:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80016bc:	4619      	mov	r1, r3
 80016be:	4825      	ldr	r0, [pc, #148]	@ (8001754 <MX_TIM1_Init+0x150>)
 80016c0:	f00a face 	bl	800bc60 <HAL_TIMEx_MasterConfigSynchronization>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80016ca:	f001 ffd7 	bl	800367c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016ce:	2360      	movs	r3, #96	@ 0x60
 80016d0:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80016d2:	2300      	movs	r3, #0
 80016d4:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016d6:	2300      	movs	r3, #0
 80016d8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80016da:	2300      	movs	r3, #0
 80016dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016de:	2300      	movs	r3, #0
 80016e0:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80016e2:	2300      	movs	r3, #0
 80016e4:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80016e6:	2300      	movs	r3, #0
 80016e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016ea:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80016ee:	2200      	movs	r2, #0
 80016f0:	4619      	mov	r1, r3
 80016f2:	4818      	ldr	r0, [pc, #96]	@ (8001754 <MX_TIM1_Init+0x150>)
 80016f4:	f009 fb90 	bl	800ae18 <HAL_TIM_PWM_ConfigChannel>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80016fe:	f001 ffbd 	bl	800367c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001702:	2300      	movs	r3, #0
 8001704:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001706:	2300      	movs	r3, #0
 8001708:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800170a:	2300      	movs	r3, #0
 800170c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 237;
 800170e:	23ed      	movs	r3, #237	@ 0xed
 8001710:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001712:	2300      	movs	r3, #0
 8001714:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001716:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800171a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800171c:	2300      	movs	r3, #0
 800171e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001720:	2300      	movs	r3, #0
 8001722:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001724:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001728:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800172a:	2300      	movs	r3, #0
 800172c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800172e:	2300      	movs	r3, #0
 8001730:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001732:	1d3b      	adds	r3, r7, #4
 8001734:	4619      	mov	r1, r3
 8001736:	4807      	ldr	r0, [pc, #28]	@ (8001754 <MX_TIM1_Init+0x150>)
 8001738:	f00a fb1e 	bl	800bd78 <HAL_TIMEx_ConfigBreakDeadTime>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8001742:	f001 ff9b 	bl	800367c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001746:	4803      	ldr	r0, [pc, #12]	@ (8001754 <MX_TIM1_Init+0x150>)
 8001748:	f002 f932 	bl	80039b0 <HAL_TIM_MspPostInit>

}
 800174c:	bf00      	nop
 800174e:	3768      	adds	r7, #104	@ 0x68
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	200005c4 	.word	0x200005c4
 8001758:	40012c00 	.word	0x40012c00

0800175c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b088      	sub	sp, #32
 8001760:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001762:	f107 0310 	add.w	r3, r7, #16
 8001766:	2200      	movs	r2, #0
 8001768:	601a      	str	r2, [r3, #0]
 800176a:	605a      	str	r2, [r3, #4]
 800176c:	609a      	str	r2, [r3, #8]
 800176e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001770:	1d3b      	adds	r3, r7, #4
 8001772:	2200      	movs	r2, #0
 8001774:	601a      	str	r2, [r3, #0]
 8001776:	605a      	str	r2, [r3, #4]
 8001778:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800177a:	4b1e      	ldr	r3, [pc, #120]	@ (80017f4 <MX_TIM2_Init+0x98>)
 800177c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001780:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001782:	4b1c      	ldr	r3, [pc, #112]	@ (80017f4 <MX_TIM2_Init+0x98>)
 8001784:	2200      	movs	r2, #0
 8001786:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001788:	4b1a      	ldr	r3, [pc, #104]	@ (80017f4 <MX_TIM2_Init+0x98>)
 800178a:	2200      	movs	r2, #0
 800178c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800178e:	4b19      	ldr	r3, [pc, #100]	@ (80017f4 <MX_TIM2_Init+0x98>)
 8001790:	f04f 32ff 	mov.w	r2, #4294967295
 8001794:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001796:	4b17      	ldr	r3, [pc, #92]	@ (80017f4 <MX_TIM2_Init+0x98>)
 8001798:	2200      	movs	r2, #0
 800179a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800179c:	4b15      	ldr	r3, [pc, #84]	@ (80017f4 <MX_TIM2_Init+0x98>)
 800179e:	2200      	movs	r2, #0
 80017a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80017a2:	4814      	ldr	r0, [pc, #80]	@ (80017f4 <MX_TIM2_Init+0x98>)
 80017a4:	f008 fe8a 	bl	800a4bc <HAL_TIM_Base_Init>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d001      	beq.n	80017b2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80017ae:	f001 ff65 	bl	800367c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017b6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80017b8:	f107 0310 	add.w	r3, r7, #16
 80017bc:	4619      	mov	r1, r3
 80017be:	480d      	ldr	r0, [pc, #52]	@ (80017f4 <MX_TIM2_Init+0x98>)
 80017c0:	f009 fc3e 	bl	800b040 <HAL_TIM_ConfigClockSource>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80017ca:	f001 ff57 	bl	800367c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017ce:	2300      	movs	r3, #0
 80017d0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017d2:	2300      	movs	r3, #0
 80017d4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017d6:	1d3b      	adds	r3, r7, #4
 80017d8:	4619      	mov	r1, r3
 80017da:	4806      	ldr	r0, [pc, #24]	@ (80017f4 <MX_TIM2_Init+0x98>)
 80017dc:	f00a fa40 	bl	800bc60 <HAL_TIMEx_MasterConfigSynchronization>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80017e6:	f001 ff49 	bl	800367c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80017ea:	bf00      	nop
 80017ec:	3720      	adds	r7, #32
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	20000610 	.word	0x20000610

080017f8 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b09a      	sub	sp, #104	@ 0x68
 80017fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017fe:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001802:	2200      	movs	r2, #0
 8001804:	601a      	str	r2, [r3, #0]
 8001806:	605a      	str	r2, [r3, #4]
 8001808:	609a      	str	r2, [r3, #8]
 800180a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800180c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001810:	2200      	movs	r2, #0
 8001812:	601a      	str	r2, [r3, #0]
 8001814:	605a      	str	r2, [r3, #4]
 8001816:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001818:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800181c:	2200      	movs	r2, #0
 800181e:	601a      	str	r2, [r3, #0]
 8001820:	605a      	str	r2, [r3, #4]
 8001822:	609a      	str	r2, [r3, #8]
 8001824:	60da      	str	r2, [r3, #12]
 8001826:	611a      	str	r2, [r3, #16]
 8001828:	615a      	str	r2, [r3, #20]
 800182a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800182c:	1d3b      	adds	r3, r7, #4
 800182e:	222c      	movs	r2, #44	@ 0x2c
 8001830:	2100      	movs	r1, #0
 8001832:	4618      	mov	r0, r3
 8001834:	f00e fe5b 	bl	80104ee <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001838:	4b43      	ldr	r3, [pc, #268]	@ (8001948 <MX_TIM8_Init+0x150>)
 800183a:	4a44      	ldr	r2, [pc, #272]	@ (800194c <MX_TIM8_Init+0x154>)
 800183c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 1-1;
 800183e:	4b42      	ldr	r3, [pc, #264]	@ (8001948 <MX_TIM8_Init+0x150>)
 8001840:	2200      	movs	r2, #0
 8001842:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001844:	4b40      	ldr	r3, [pc, #256]	@ (8001948 <MX_TIM8_Init+0x150>)
 8001846:	2200      	movs	r2, #0
 8001848:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 3600-1;
 800184a:	4b3f      	ldr	r3, [pc, #252]	@ (8001948 <MX_TIM8_Init+0x150>)
 800184c:	f640 620f 	movw	r2, #3599	@ 0xe0f
 8001850:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001852:	4b3d      	ldr	r3, [pc, #244]	@ (8001948 <MX_TIM8_Init+0x150>)
 8001854:	2200      	movs	r2, #0
 8001856:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001858:	4b3b      	ldr	r3, [pc, #236]	@ (8001948 <MX_TIM8_Init+0x150>)
 800185a:	2200      	movs	r2, #0
 800185c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800185e:	4b3a      	ldr	r3, [pc, #232]	@ (8001948 <MX_TIM8_Init+0x150>)
 8001860:	2200      	movs	r2, #0
 8001862:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001864:	4838      	ldr	r0, [pc, #224]	@ (8001948 <MX_TIM8_Init+0x150>)
 8001866:	f008 fe29 	bl	800a4bc <HAL_TIM_Base_Init>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 8001870:	f001 ff04 	bl	800367c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001874:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001878:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800187a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800187e:	4619      	mov	r1, r3
 8001880:	4831      	ldr	r0, [pc, #196]	@ (8001948 <MX_TIM8_Init+0x150>)
 8001882:	f009 fbdd 	bl	800b040 <HAL_TIM_ConfigClockSource>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d001      	beq.n	8001890 <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 800188c:	f001 fef6 	bl	800367c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001890:	482d      	ldr	r0, [pc, #180]	@ (8001948 <MX_TIM8_Init+0x150>)
 8001892:	f009 f833 	bl	800a8fc <HAL_TIM_PWM_Init>
 8001896:	4603      	mov	r3, r0
 8001898:	2b00      	cmp	r3, #0
 800189a:	d001      	beq.n	80018a0 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 800189c:	f001 feee 	bl	800367c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018a0:	2300      	movs	r3, #0
 80018a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80018a4:	2300      	movs	r3, #0
 80018a6:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018a8:	2300      	movs	r3, #0
 80018aa:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80018ac:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80018b0:	4619      	mov	r1, r3
 80018b2:	4825      	ldr	r0, [pc, #148]	@ (8001948 <MX_TIM8_Init+0x150>)
 80018b4:	f00a f9d4 	bl	800bc60 <HAL_TIMEx_MasterConfigSynchronization>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <MX_TIM8_Init+0xca>
  {
    Error_Handler();
 80018be:	f001 fedd 	bl	800367c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018c2:	2360      	movs	r3, #96	@ 0x60
 80018c4:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80018c6:	2300      	movs	r3, #0
 80018c8:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018ca:	2300      	movs	r3, #0
 80018cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80018ce:	2300      	movs	r3, #0
 80018d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018d2:	2300      	movs	r3, #0
 80018d4:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80018d6:	2300      	movs	r3, #0
 80018d8:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80018da:	2300      	movs	r3, #0
 80018dc:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018de:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80018e2:	2200      	movs	r2, #0
 80018e4:	4619      	mov	r1, r3
 80018e6:	4818      	ldr	r0, [pc, #96]	@ (8001948 <MX_TIM8_Init+0x150>)
 80018e8:	f009 fa96 	bl	800ae18 <HAL_TIM_PWM_ConfigChannel>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d001      	beq.n	80018f6 <MX_TIM8_Init+0xfe>
  {
    Error_Handler();
 80018f2:	f001 fec3 	bl	800367c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80018f6:	2300      	movs	r3, #0
 80018f8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80018fa:	2300      	movs	r3, #0
 80018fc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80018fe:	2300      	movs	r3, #0
 8001900:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 237;
 8001902:	23ed      	movs	r3, #237	@ 0xed
 8001904:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001906:	2300      	movs	r3, #0
 8001908:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800190a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800190e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001910:	2300      	movs	r3, #0
 8001912:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001914:	2300      	movs	r3, #0
 8001916:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001918:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800191c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800191e:	2300      	movs	r3, #0
 8001920:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001922:	2300      	movs	r3, #0
 8001924:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001926:	1d3b      	adds	r3, r7, #4
 8001928:	4619      	mov	r1, r3
 800192a:	4807      	ldr	r0, [pc, #28]	@ (8001948 <MX_TIM8_Init+0x150>)
 800192c:	f00a fa24 	bl	800bd78 <HAL_TIMEx_ConfigBreakDeadTime>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d001      	beq.n	800193a <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 8001936:	f001 fea1 	bl	800367c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800193a:	4803      	ldr	r0, [pc, #12]	@ (8001948 <MX_TIM8_Init+0x150>)
 800193c:	f002 f838 	bl	80039b0 <HAL_TIM_MspPostInit>

}
 8001940:	bf00      	nop
 8001942:	3768      	adds	r7, #104	@ 0x68
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	2000065c 	.word	0x2000065c
 800194c:	40013400 	.word	0x40013400

08001950 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b09a      	sub	sp, #104	@ 0x68
 8001954:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001956:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800195a:	2200      	movs	r2, #0
 800195c:	601a      	str	r2, [r3, #0]
 800195e:	605a      	str	r2, [r3, #4]
 8001960:	609a      	str	r2, [r3, #8]
 8001962:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001964:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001968:	2200      	movs	r2, #0
 800196a:	601a      	str	r2, [r3, #0]
 800196c:	605a      	str	r2, [r3, #4]
 800196e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001970:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001974:	2200      	movs	r2, #0
 8001976:	601a      	str	r2, [r3, #0]
 8001978:	605a      	str	r2, [r3, #4]
 800197a:	609a      	str	r2, [r3, #8]
 800197c:	60da      	str	r2, [r3, #12]
 800197e:	611a      	str	r2, [r3, #16]
 8001980:	615a      	str	r2, [r3, #20]
 8001982:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001984:	1d3b      	adds	r3, r7, #4
 8001986:	222c      	movs	r2, #44	@ 0x2c
 8001988:	2100      	movs	r1, #0
 800198a:	4618      	mov	r0, r3
 800198c:	f00e fdaf 	bl	80104ee <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8001990:	4b3f      	ldr	r3, [pc, #252]	@ (8001a90 <MX_TIM15_Init+0x140>)
 8001992:	4a40      	ldr	r2, [pc, #256]	@ (8001a94 <MX_TIM15_Init+0x144>)
 8001994:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1-1;
 8001996:	4b3e      	ldr	r3, [pc, #248]	@ (8001a90 <MX_TIM15_Init+0x140>)
 8001998:	2200      	movs	r2, #0
 800199a:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800199c:	4b3c      	ldr	r3, [pc, #240]	@ (8001a90 <MX_TIM15_Init+0x140>)
 800199e:	2200      	movs	r2, #0
 80019a0:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 3600-1;
 80019a2:	4b3b      	ldr	r3, [pc, #236]	@ (8001a90 <MX_TIM15_Init+0x140>)
 80019a4:	f640 620f 	movw	r2, #3599	@ 0xe0f
 80019a8:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019aa:	4b39      	ldr	r3, [pc, #228]	@ (8001a90 <MX_TIM15_Init+0x140>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80019b0:	4b37      	ldr	r3, [pc, #220]	@ (8001a90 <MX_TIM15_Init+0x140>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019b6:	4b36      	ldr	r3, [pc, #216]	@ (8001a90 <MX_TIM15_Init+0x140>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80019bc:	4834      	ldr	r0, [pc, #208]	@ (8001a90 <MX_TIM15_Init+0x140>)
 80019be:	f008 fd7d 	bl	800a4bc <HAL_TIM_Base_Init>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d001      	beq.n	80019cc <MX_TIM15_Init+0x7c>
  {
    Error_Handler();
 80019c8:	f001 fe58 	bl	800367c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019d0:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80019d2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80019d6:	4619      	mov	r1, r3
 80019d8:	482d      	ldr	r0, [pc, #180]	@ (8001a90 <MX_TIM15_Init+0x140>)
 80019da:	f009 fb31 	bl	800b040 <HAL_TIM_ConfigClockSource>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <MX_TIM15_Init+0x98>
  {
    Error_Handler();
 80019e4:	f001 fe4a 	bl	800367c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 80019e8:	4829      	ldr	r0, [pc, #164]	@ (8001a90 <MX_TIM15_Init+0x140>)
 80019ea:	f008 ff87 	bl	800a8fc <HAL_TIM_PWM_Init>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d001      	beq.n	80019f8 <MX_TIM15_Init+0xa8>
  {
    Error_Handler();
 80019f4:	f001 fe42 	bl	800367c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019f8:	2300      	movs	r3, #0
 80019fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019fc:	2300      	movs	r3, #0
 80019fe:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001a00:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001a04:	4619      	mov	r1, r3
 8001a06:	4822      	ldr	r0, [pc, #136]	@ (8001a90 <MX_TIM15_Init+0x140>)
 8001a08:	f00a f92a 	bl	800bc60 <HAL_TIMEx_MasterConfigSynchronization>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d001      	beq.n	8001a16 <MX_TIM15_Init+0xc6>
  {
    Error_Handler();
 8001a12:	f001 fe33 	bl	800367c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a16:	2360      	movs	r3, #96	@ 0x60
 8001a18:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001a22:	2300      	movs	r3, #0
 8001a24:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a26:	2300      	movs	r3, #0
 8001a28:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a32:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001a36:	2200      	movs	r2, #0
 8001a38:	4619      	mov	r1, r3
 8001a3a:	4815      	ldr	r0, [pc, #84]	@ (8001a90 <MX_TIM15_Init+0x140>)
 8001a3c:	f009 f9ec 	bl	800ae18 <HAL_TIM_PWM_ConfigChannel>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <MX_TIM15_Init+0xfa>
  {
    Error_Handler();
 8001a46:	f001 fe19 	bl	800367c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001a52:	2300      	movs	r3, #0
 8001a54:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 237;
 8001a56:	23ed      	movs	r3, #237	@ 0xed
 8001a58:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001a5e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a62:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001a64:	2300      	movs	r3, #0
 8001a66:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8001a6c:	1d3b      	adds	r3, r7, #4
 8001a6e:	4619      	mov	r1, r3
 8001a70:	4807      	ldr	r0, [pc, #28]	@ (8001a90 <MX_TIM15_Init+0x140>)
 8001a72:	f00a f981 	bl	800bd78 <HAL_TIMEx_ConfigBreakDeadTime>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d001      	beq.n	8001a80 <MX_TIM15_Init+0x130>
  {
    Error_Handler();
 8001a7c:	f001 fdfe 	bl	800367c <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8001a80:	4803      	ldr	r0, [pc, #12]	@ (8001a90 <MX_TIM15_Init+0x140>)
 8001a82:	f001 ff95 	bl	80039b0 <HAL_TIM_MspPostInit>

}
 8001a86:	bf00      	nop
 8001a88:	3768      	adds	r7, #104	@ 0x68
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	200006a8 	.word	0x200006a8
 8001a94:	40014000 	.word	0x40014000

08001a98 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b092      	sub	sp, #72	@ 0x48
 8001a9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a9e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	601a      	str	r2, [r3, #0]
 8001aa6:	605a      	str	r2, [r3, #4]
 8001aa8:	609a      	str	r2, [r3, #8]
 8001aaa:	60da      	str	r2, [r3, #12]
 8001aac:	611a      	str	r2, [r3, #16]
 8001aae:	615a      	str	r2, [r3, #20]
 8001ab0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001ab2:	463b      	mov	r3, r7
 8001ab4:	222c      	movs	r2, #44	@ 0x2c
 8001ab6:	2100      	movs	r1, #0
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f00e fd18 	bl	80104ee <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001abe:	4b31      	ldr	r3, [pc, #196]	@ (8001b84 <MX_TIM16_Init+0xec>)
 8001ac0:	4a31      	ldr	r2, [pc, #196]	@ (8001b88 <MX_TIM16_Init+0xf0>)
 8001ac2:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 1-1;
 8001ac4:	4b2f      	ldr	r3, [pc, #188]	@ (8001b84 <MX_TIM16_Init+0xec>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aca:	4b2e      	ldr	r3, [pc, #184]	@ (8001b84 <MX_TIM16_Init+0xec>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 3600-1;
 8001ad0:	4b2c      	ldr	r3, [pc, #176]	@ (8001b84 <MX_TIM16_Init+0xec>)
 8001ad2:	f640 620f 	movw	r2, #3599	@ 0xe0f
 8001ad6:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ad8:	4b2a      	ldr	r3, [pc, #168]	@ (8001b84 <MX_TIM16_Init+0xec>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001ade:	4b29      	ldr	r3, [pc, #164]	@ (8001b84 <MX_TIM16_Init+0xec>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ae4:	4b27      	ldr	r3, [pc, #156]	@ (8001b84 <MX_TIM16_Init+0xec>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001aea:	4826      	ldr	r0, [pc, #152]	@ (8001b84 <MX_TIM16_Init+0xec>)
 8001aec:	f008 fce6 	bl	800a4bc <HAL_TIM_Base_Init>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <MX_TIM16_Init+0x62>
  {
    Error_Handler();
 8001af6:	f001 fdc1 	bl	800367c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 8001afa:	4822      	ldr	r0, [pc, #136]	@ (8001b84 <MX_TIM16_Init+0xec>)
 8001afc:	f008 fefe 	bl	800a8fc <HAL_TIM_PWM_Init>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d001      	beq.n	8001b0a <MX_TIM16_Init+0x72>
  {
    Error_Handler();
 8001b06:	f001 fdb9 	bl	800367c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b0a:	2360      	movs	r3, #96	@ 0x60
 8001b0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.Pulse = 0;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b12:	2300      	movs	r3, #0
 8001b14:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001b16:	2300      	movs	r3, #0
 8001b18:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001b22:	2300      	movs	r3, #0
 8001b24:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b26:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	4815      	ldr	r0, [pc, #84]	@ (8001b84 <MX_TIM16_Init+0xec>)
 8001b30:	f009 f972 	bl	800ae18 <HAL_TIM_PWM_ConfigChannel>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d001      	beq.n	8001b3e <MX_TIM16_Init+0xa6>
  {
    Error_Handler();
 8001b3a:	f001 fd9f 	bl	800367c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001b42:	2300      	movs	r3, #0
 8001b44:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001b46:	2300      	movs	r3, #0
 8001b48:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 237;
 8001b4a:	23ed      	movs	r3, #237	@ 0xed
 8001b4c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b52:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b56:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8001b60:	463b      	mov	r3, r7
 8001b62:	4619      	mov	r1, r3
 8001b64:	4807      	ldr	r0, [pc, #28]	@ (8001b84 <MX_TIM16_Init+0xec>)
 8001b66:	f00a f907 	bl	800bd78 <HAL_TIMEx_ConfigBreakDeadTime>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d001      	beq.n	8001b74 <MX_TIM16_Init+0xdc>
  {
    Error_Handler();
 8001b70:	f001 fd84 	bl	800367c <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 8001b74:	4803      	ldr	r0, [pc, #12]	@ (8001b84 <MX_TIM16_Init+0xec>)
 8001b76:	f001 ff1b 	bl	80039b0 <HAL_TIM_MspPostInit>

}
 8001b7a:	bf00      	nop
 8001b7c:	3748      	adds	r7, #72	@ 0x48
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	200006f4 	.word	0x200006f4
 8001b88:	40014400 	.word	0x40014400

08001b8c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b90:	4b13      	ldr	r3, [pc, #76]	@ (8001be0 <MX_USART1_UART_Init+0x54>)
 8001b92:	4a14      	ldr	r2, [pc, #80]	@ (8001be4 <MX_USART1_UART_Init+0x58>)
 8001b94:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 2000000;
 8001b96:	4b12      	ldr	r3, [pc, #72]	@ (8001be0 <MX_USART1_UART_Init+0x54>)
 8001b98:	4a13      	ldr	r2, [pc, #76]	@ (8001be8 <MX_USART1_UART_Init+0x5c>)
 8001b9a:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b9c:	4b10      	ldr	r3, [pc, #64]	@ (8001be0 <MX_USART1_UART_Init+0x54>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ba2:	4b0f      	ldr	r3, [pc, #60]	@ (8001be0 <MX_USART1_UART_Init+0x54>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001ba8:	4b0d      	ldr	r3, [pc, #52]	@ (8001be0 <MX_USART1_UART_Init+0x54>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001bae:	4b0c      	ldr	r3, [pc, #48]	@ (8001be0 <MX_USART1_UART_Init+0x54>)
 8001bb0:	220c      	movs	r2, #12
 8001bb2:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bb4:	4b0a      	ldr	r3, [pc, #40]	@ (8001be0 <MX_USART1_UART_Init+0x54>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bba:	4b09      	ldr	r3, [pc, #36]	@ (8001be0 <MX_USART1_UART_Init+0x54>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001bc0:	4b07      	ldr	r3, [pc, #28]	@ (8001be0 <MX_USART1_UART_Init+0x54>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001bc6:	4b06      	ldr	r3, [pc, #24]	@ (8001be0 <MX_USART1_UART_Init+0x54>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001bcc:	4804      	ldr	r0, [pc, #16]	@ (8001be0 <MX_USART1_UART_Init+0x54>)
 8001bce:	f00a f99c 	bl	800bf0a <HAL_UART_Init>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d001      	beq.n	8001bdc <MX_USART1_UART_Init+0x50>
  {
    Error_Handler();
 8001bd8:	f001 fd50 	bl	800367c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001bdc:	bf00      	nop
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	20000740 	.word	0x20000740
 8001be4:	40013800 	.word	0x40013800
 8001be8:	001e8480 	.word	0x001e8480

08001bec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001bf0:	4b13      	ldr	r3, [pc, #76]	@ (8001c40 <MX_USART2_UART_Init+0x54>)
 8001bf2:	4a14      	ldr	r2, [pc, #80]	@ (8001c44 <MX_USART2_UART_Init+0x58>)
 8001bf4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 2000000;
 8001bf6:	4b12      	ldr	r3, [pc, #72]	@ (8001c40 <MX_USART2_UART_Init+0x54>)
 8001bf8:	4a13      	ldr	r2, [pc, #76]	@ (8001c48 <MX_USART2_UART_Init+0x5c>)
 8001bfa:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001bfc:	4b10      	ldr	r3, [pc, #64]	@ (8001c40 <MX_USART2_UART_Init+0x54>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c02:	4b0f      	ldr	r3, [pc, #60]	@ (8001c40 <MX_USART2_UART_Init+0x54>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c08:	4b0d      	ldr	r3, [pc, #52]	@ (8001c40 <MX_USART2_UART_Init+0x54>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c0e:	4b0c      	ldr	r3, [pc, #48]	@ (8001c40 <MX_USART2_UART_Init+0x54>)
 8001c10:	220c      	movs	r2, #12
 8001c12:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c14:	4b0a      	ldr	r3, [pc, #40]	@ (8001c40 <MX_USART2_UART_Init+0x54>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c1a:	4b09      	ldr	r3, [pc, #36]	@ (8001c40 <MX_USART2_UART_Init+0x54>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c20:	4b07      	ldr	r3, [pc, #28]	@ (8001c40 <MX_USART2_UART_Init+0x54>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c26:	4b06      	ldr	r3, [pc, #24]	@ (8001c40 <MX_USART2_UART_Init+0x54>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c2c:	4804      	ldr	r0, [pc, #16]	@ (8001c40 <MX_USART2_UART_Init+0x54>)
 8001c2e:	f00a f96c 	bl	800bf0a <HAL_UART_Init>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d001      	beq.n	8001c3c <MX_USART2_UART_Init+0x50>
  {
    Error_Handler();
 8001c38:	f001 fd20 	bl	800367c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c3c:	bf00      	nop
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	200007c8 	.word	0x200007c8
 8001c44:	40004400 	.word	0x40004400
 8001c48:	001e8480 	.word	0x001e8480

08001c4c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001c50:	4b13      	ldr	r3, [pc, #76]	@ (8001ca0 <MX_USART3_UART_Init+0x54>)
 8001c52:	4a14      	ldr	r2, [pc, #80]	@ (8001ca4 <MX_USART3_UART_Init+0x58>)
 8001c54:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 2000000;
 8001c56:	4b12      	ldr	r3, [pc, #72]	@ (8001ca0 <MX_USART3_UART_Init+0x54>)
 8001c58:	4a13      	ldr	r2, [pc, #76]	@ (8001ca8 <MX_USART3_UART_Init+0x5c>)
 8001c5a:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001c5c:	4b10      	ldr	r3, [pc, #64]	@ (8001ca0 <MX_USART3_UART_Init+0x54>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001c62:	4b0f      	ldr	r3, [pc, #60]	@ (8001ca0 <MX_USART3_UART_Init+0x54>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001c68:	4b0d      	ldr	r3, [pc, #52]	@ (8001ca0 <MX_USART3_UART_Init+0x54>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001c6e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ca0 <MX_USART3_UART_Init+0x54>)
 8001c70:	220c      	movs	r2, #12
 8001c72:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c74:	4b0a      	ldr	r3, [pc, #40]	@ (8001ca0 <MX_USART3_UART_Init+0x54>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c7a:	4b09      	ldr	r3, [pc, #36]	@ (8001ca0 <MX_USART3_UART_Init+0x54>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c80:	4b07      	ldr	r3, [pc, #28]	@ (8001ca0 <MX_USART3_UART_Init+0x54>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c86:	4b06      	ldr	r3, [pc, #24]	@ (8001ca0 <MX_USART3_UART_Init+0x54>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001c8c:	4804      	ldr	r0, [pc, #16]	@ (8001ca0 <MX_USART3_UART_Init+0x54>)
 8001c8e:	f00a f93c 	bl	800bf0a <HAL_UART_Init>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <MX_USART3_UART_Init+0x50>
  {
    Error_Handler();
 8001c98:	f001 fcf0 	bl	800367c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001c9c:	bf00      	nop
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	20000850 	.word	0x20000850
 8001ca4:	40004800 	.word	0x40004800
 8001ca8:	001e8480 	.word	0x001e8480

08001cac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001cb2:	4b20      	ldr	r3, [pc, #128]	@ (8001d34 <MX_DMA_Init+0x88>)
 8001cb4:	695b      	ldr	r3, [r3, #20]
 8001cb6:	4a1f      	ldr	r2, [pc, #124]	@ (8001d34 <MX_DMA_Init+0x88>)
 8001cb8:	f043 0301 	orr.w	r3, r3, #1
 8001cbc:	6153      	str	r3, [r2, #20]
 8001cbe:	4b1d      	ldr	r3, [pc, #116]	@ (8001d34 <MX_DMA_Init+0x88>)
 8001cc0:	695b      	ldr	r3, [r3, #20]
 8001cc2:	f003 0301 	and.w	r3, r3, #1
 8001cc6:	607b      	str	r3, [r7, #4]
 8001cc8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001cca:	2200      	movs	r2, #0
 8001ccc:	2105      	movs	r1, #5
 8001cce:	200c      	movs	r0, #12
 8001cd0:	f003 fed2 	bl	8005a78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001cd4:	200c      	movs	r0, #12
 8001cd6:	f003 feeb 	bl	8005ab0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8001cda:	2200      	movs	r2, #0
 8001cdc:	2105      	movs	r1, #5
 8001cde:	200d      	movs	r0, #13
 8001ce0:	f003 feca 	bl	8005a78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001ce4:	200d      	movs	r0, #13
 8001ce6:	f003 fee3 	bl	8005ab0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8001cea:	2200      	movs	r2, #0
 8001cec:	2105      	movs	r1, #5
 8001cee:	200e      	movs	r0, #14
 8001cf0:	f003 fec2 	bl	8005a78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001cf4:	200e      	movs	r0, #14
 8001cf6:	f003 fedb 	bl	8005ab0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	2105      	movs	r1, #5
 8001cfe:	200f      	movs	r0, #15
 8001d00:	f003 feba 	bl	8005a78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001d04:	200f      	movs	r0, #15
 8001d06:	f003 fed3 	bl	8005ab0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	2105      	movs	r1, #5
 8001d0e:	2010      	movs	r0, #16
 8001d10:	f003 feb2 	bl	8005a78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001d14:	2010      	movs	r0, #16
 8001d16:	f003 fecb 	bl	8005ab0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	2105      	movs	r1, #5
 8001d1e:	2011      	movs	r0, #17
 8001d20:	f003 feaa 	bl	8005a78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001d24:	2011      	movs	r0, #17
 8001d26:	f003 fec3 	bl	8005ab0 <HAL_NVIC_EnableIRQ>

}
 8001d2a:	bf00      	nop
 8001d2c:	3708      	adds	r7, #8
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	40021000 	.word	0x40021000

08001d38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b088      	sub	sp, #32
 8001d3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d3e:	f107 030c 	add.w	r3, r7, #12
 8001d42:	2200      	movs	r2, #0
 8001d44:	601a      	str	r2, [r3, #0]
 8001d46:	605a      	str	r2, [r3, #4]
 8001d48:	609a      	str	r2, [r3, #8]
 8001d4a:	60da      	str	r2, [r3, #12]
 8001d4c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d4e:	4b38      	ldr	r3, [pc, #224]	@ (8001e30 <MX_GPIO_Init+0xf8>)
 8001d50:	695b      	ldr	r3, [r3, #20]
 8001d52:	4a37      	ldr	r2, [pc, #220]	@ (8001e30 <MX_GPIO_Init+0xf8>)
 8001d54:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001d58:	6153      	str	r3, [r2, #20]
 8001d5a:	4b35      	ldr	r3, [pc, #212]	@ (8001e30 <MX_GPIO_Init+0xf8>)
 8001d5c:	695b      	ldr	r3, [r3, #20]
 8001d5e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001d62:	60bb      	str	r3, [r7, #8]
 8001d64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d66:	4b32      	ldr	r3, [pc, #200]	@ (8001e30 <MX_GPIO_Init+0xf8>)
 8001d68:	695b      	ldr	r3, [r3, #20]
 8001d6a:	4a31      	ldr	r2, [pc, #196]	@ (8001e30 <MX_GPIO_Init+0xf8>)
 8001d6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d70:	6153      	str	r3, [r2, #20]
 8001d72:	4b2f      	ldr	r3, [pc, #188]	@ (8001e30 <MX_GPIO_Init+0xf8>)
 8001d74:	695b      	ldr	r3, [r3, #20]
 8001d76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d7a:	607b      	str	r3, [r7, #4]
 8001d7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d7e:	4b2c      	ldr	r3, [pc, #176]	@ (8001e30 <MX_GPIO_Init+0xf8>)
 8001d80:	695b      	ldr	r3, [r3, #20]
 8001d82:	4a2b      	ldr	r2, [pc, #172]	@ (8001e30 <MX_GPIO_Init+0xf8>)
 8001d84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d88:	6153      	str	r3, [r2, #20]
 8001d8a:	4b29      	ldr	r3, [pc, #164]	@ (8001e30 <MX_GPIO_Init+0xf8>)
 8001d8c:	695b      	ldr	r3, [r3, #20]
 8001d8e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d92:	603b      	str	r3, [r7, #0]
 8001d94:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_SS_GPIO_Port, SPI1_SS_Pin, GPIO_PIN_RESET);
 8001d96:	2200      	movs	r2, #0
 8001d98:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001d9c:	4825      	ldr	r0, [pc, #148]	@ (8001e34 <MX_GPIO_Init+0xfc>)
 8001d9e:	f004 fc57 	bl	8006650 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : B1_Pin Encoder3_Pin Encoder2_Pin Encoder1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|Encoder3_Pin|Encoder2_Pin|Encoder1_Pin;
 8001da2:	f44f 5325 	mov.w	r3, #10560	@ 0x2940
 8001da6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001da8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001dac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dae:	2300      	movs	r3, #0
 8001db0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001db2:	f107 030c 	add.w	r3, r7, #12
 8001db6:	4619      	mov	r1, r3
 8001db8:	481f      	ldr	r0, [pc, #124]	@ (8001e38 <MX_GPIO_Init+0x100>)
 8001dba:	f004 fabf 	bl	800633c <HAL_GPIO_Init>

  /*Configure GPIO pin : Encoder4_Pin */
  GPIO_InitStruct.Pin = Encoder4_Pin;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001dc2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001dc6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Encoder4_GPIO_Port, &GPIO_InitStruct);
 8001dcc:	f107 030c 	add.w	r3, r7, #12
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001dd6:	f004 fab1 	bl	800633c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_SS_Pin */
  GPIO_InitStruct.Pin = SPI1_SS_Pin;
 8001dda:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dde:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001de0:	2301      	movs	r3, #1
 8001de2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de4:	2300      	movs	r3, #0
 8001de6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de8:	2300      	movs	r3, #0
 8001dea:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI1_SS_GPIO_Port, &GPIO_InitStruct);
 8001dec:	f107 030c 	add.w	r3, r7, #12
 8001df0:	4619      	mov	r1, r3
 8001df2:	4810      	ldr	r0, [pc, #64]	@ (8001e34 <MX_GPIO_Init+0xfc>)
 8001df4:	f004 faa2 	bl	800633c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8001df8:	2200      	movs	r2, #0
 8001dfa:	2105      	movs	r1, #5
 8001dfc:	2006      	movs	r0, #6
 8001dfe:	f003 fe3b 	bl	8005a78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001e02:	2006      	movs	r0, #6
 8001e04:	f003 fe54 	bl	8005ab0 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001e08:	2200      	movs	r2, #0
 8001e0a:	2105      	movs	r1, #5
 8001e0c:	2017      	movs	r0, #23
 8001e0e:	f003 fe33 	bl	8005a78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001e12:	2017      	movs	r0, #23
 8001e14:	f003 fe4c 	bl	8005ab0 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001e18:	2200      	movs	r2, #0
 8001e1a:	2105      	movs	r1, #5
 8001e1c:	2028      	movs	r0, #40	@ 0x28
 8001e1e:	f003 fe2b 	bl	8005a78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001e22:	2028      	movs	r0, #40	@ 0x28
 8001e24:	f003 fe44 	bl	8005ab0 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001e28:	bf00      	nop
 8001e2a:	3720      	adds	r7, #32
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	40021000 	.word	0x40021000
 8001e34:	48000400 	.word	0x48000400
 8001e38:	48000800 	.word	0x48000800

08001e3c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  for(;;)
  {
	//   if ( state == RUN_State ){
//		  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
	//   }
	  osDelay(1500);
 8001e44:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8001e48:	f00b fb36 	bl	800d4b8 <osDelay>
 8001e4c:	e7fa      	b.n	8001e44 <StartDefaultTask+0x8>
	...

08001e50 <StartTxTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTxTask */
void StartTxTask(void const * argument)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b09a      	sub	sp, #104	@ 0x68
 8001e54:	af02      	add	r7, sp, #8
 8001e56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTxTask */
	s_Velocidad_ruedas velocidad_medida;
	s_Aceleracion aceleracion;
	u_Trama_tx trama_tx;
	trama_tx.data.u_m[0]   	= 0.0;
 8001e58:	f04f 0300 	mov.w	r3, #0
 8001e5c:	617b      	str	r3, [r7, #20]
	trama_tx.data.u_m[1]   	= 0.0;
 8001e5e:	f04f 0300 	mov.w	r3, #0
 8001e62:	61bb      	str	r3, [r7, #24]
	trama_tx.data.u_m[2]   	= 0.0;
 8001e64:	f04f 0300 	mov.w	r3, #0
 8001e68:	61fb      	str	r3, [r7, #28]
	trama_tx.data.u_m[3]   	= 0.0;
 8001e6a:	f04f 0300 	mov.w	r3, #0
 8001e6e:	623b      	str	r3, [r7, #32]
	trama_tx.data.a_m[0]   	= 0;
 8001e70:	2300      	movs	r3, #0
 8001e72:	84bb      	strh	r3, [r7, #36]	@ 0x24
	trama_tx.data.a_m[1]   	= 0;
 8001e74:	2300      	movs	r3, #0
 8001e76:	84fb      	strh	r3, [r7, #38]	@ 0x26
	trama_tx.data.a_m[2]   	= 0;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	853b      	strh	r3, [r7, #40]	@ 0x28
	trama_tx.data.phi_m[0] 	= 0;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	857b      	strh	r3, [r7, #42]	@ 0x2a
	trama_tx.data.phi_m[1] 	= 0;
 8001e80:	2300      	movs	r3, #0
 8001e82:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	trama_tx.data.phi_m[2] 	= 0;
 8001e84:	2300      	movs	r3, #0
 8001e86:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	trama_tx.data.i_m   	= 0;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	863b      	strh	r3, [r7, #48]	@ 0x30
	trama_tx.data.v_bat    	= 0;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	867b      	strh	r3, [r7, #50]	@ 0x32
	trama_tx.data.status   	= 0;
 8001e90:	2300      	movs	r3, #0
 8001e92:	86bb      	strh	r3, [r7, #52]	@ 0x34
	trama_tx.data.timestamp = 0;
 8001e94:	2300      	movs	r3, #0
 8001e96:	613b      	str	r3, [r7, #16]
	trama_tx.data.start     = '[';
 8001e98:	235b      	movs	r3, #91	@ 0x5b
 8001e9a:	60fb      	str	r3, [r7, #12]
	trama_tx.data.stop      = ']';
 8001e9c:	235d      	movs	r3, #93	@ 0x5d
 8001e9e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	trama_tx.data.crc      	= 0;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    /////////////////////////////////////////////////////////////////////////////////
    uint8_t buffer_ina[3];
    int16_t valor_corriente;
    static const uint8_t INA219_ADDR = 0x40 << 1;    // 7-bit address
    static const uint8_t MaximumExpectedCurrent = 2; // Amper
    float CurrentLSB = MaximumExpectedCurrent / 32768.0;
 8001ea8:	4bb3      	ldr	r3, [pc, #716]	@ (8002178 <StartTxTask+0x328>)
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	4618      	mov	r0, r3
 8001eae:	f7fe fb41 	bl	8000534 <__aeabi_i2d>
 8001eb2:	f04f 0200 	mov.w	r2, #0
 8001eb6:	4bb1      	ldr	r3, [pc, #708]	@ (800217c <StartTxTask+0x32c>)
 8001eb8:	f7fe fcd0 	bl	800085c <__aeabi_ddiv>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	460b      	mov	r3, r1
 8001ec0:	4610      	mov	r0, r2
 8001ec2:	4619      	mov	r1, r3
 8001ec4:	f7fe fe98 	bl	8000bf8 <__aeabi_d2f>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	65fb      	str	r3, [r7, #92]	@ 0x5c
    float Rshunt = 0.1; // ohm
 8001ecc:	4bac      	ldr	r3, [pc, #688]	@ (8002180 <StartTxTask+0x330>)
 8001ece:	65bb      	str	r3, [r7, #88]	@ 0x58
    uint16_t Cal = (uint16_t)(0.04096 / (CurrentLSB * Rshunt));
 8001ed0:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8001ed4:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001ed8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001edc:	ee17 0a90 	vmov	r0, s15
 8001ee0:	f7fe fb3a 	bl	8000558 <__aeabi_f2d>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	460b      	mov	r3, r1
 8001ee8:	a19b      	add	r1, pc, #620	@ (adr r1, 8002158 <StartTxTask+0x308>)
 8001eea:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001eee:	f7fe fcb5 	bl	800085c <__aeabi_ddiv>
 8001ef2:	4602      	mov	r2, r0
 8001ef4:	460b      	mov	r3, r1
 8001ef6:	4610      	mov	r0, r2
 8001ef8:	4619      	mov	r1, r3
 8001efa:	f7fe fe5d 	bl	8000bb8 <__aeabi_d2uiz>
 8001efe:	4603      	mov	r3, r0
 8001f00:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56

    // Ajusto el registro de calibracion
    buffer_ina[0] = 0x05;                // Direccion del registro de calibracion
 8001f04:	2305      	movs	r3, #5
 8001f06:	723b      	strb	r3, [r7, #8]
    buffer_ina[1] = (Cal & 0xFF00) >> 8; // MSByte del valor a escribir en el registro
 8001f08:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001f0c:	0a1b      	lsrs	r3, r3, #8
 8001f0e:	b29b      	uxth	r3, r3
 8001f10:	b2db      	uxtb	r3, r3
 8001f12:	727b      	strb	r3, [r7, #9]
    buffer_ina[2] = Cal & 0xFF;          // LSByte del valor a escribir en el registro
 8001f14:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	72bb      	strb	r3, [r7, #10]
    HAL_I2C_Master_Transmit(&hi2c1, INA219_ADDR, buffer_ina, 3, 100);
 8001f1c:	4b99      	ldr	r3, [pc, #612]	@ (8002184 <StartTxTask+0x334>)
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	4619      	mov	r1, r3
 8001f22:	f107 0208 	add.w	r2, r7, #8
 8001f26:	2364      	movs	r3, #100	@ 0x64
 8001f28:	9300      	str	r3, [sp, #0]
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	4896      	ldr	r0, [pc, #600]	@ (8002188 <StartTxTask+0x338>)
 8001f2e:	f004 fc4f 	bl	80067d0 <HAL_I2C_Master_Transmit>

    HAL_I2C_Master_Receive(&hi2c1, INA219_ADDR, buffer_ina, 2, 500);
 8001f32:	4b94      	ldr	r3, [pc, #592]	@ (8002184 <StartTxTask+0x334>)
 8001f34:	781b      	ldrb	r3, [r3, #0]
 8001f36:	4619      	mov	r1, r3
 8001f38:	f107 0208 	add.w	r2, r7, #8
 8001f3c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001f40:	9300      	str	r3, [sp, #0]
 8001f42:	2302      	movs	r3, #2
 8001f44:	4890      	ldr	r0, [pc, #576]	@ (8002188 <StartTxTask+0x338>)
 8001f46:	f004 fd37 	bl	80069b8 <HAL_I2C_Master_Receive>
    valor_corriente = (int16_t)(buffer_ina[1]) << 8 | (buffer_ina[2]);
 8001f4a:	7a7b      	ldrb	r3, [r7, #9]
 8001f4c:	b21b      	sxth	r3, r3
 8001f4e:	021b      	lsls	r3, r3, #8
 8001f50:	b21a      	sxth	r2, r3
 8001f52:	7abb      	ldrb	r3, [r7, #10]
 8001f54:	b21b      	sxth	r3, r3
 8001f56:	4313      	orrs	r3, r2
 8001f58:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54

    // Muevo el puntero para medir corriente
    buffer_ina[0] = 0x04;
 8001f5c:	2304      	movs	r3, #4
 8001f5e:	723b      	strb	r3, [r7, #8]
    HAL_I2C_Master_Transmit(&hi2c1, INA219_ADDR, buffer_ina, 1, 100);
 8001f60:	4b88      	ldr	r3, [pc, #544]	@ (8002184 <StartTxTask+0x334>)
 8001f62:	781b      	ldrb	r3, [r3, #0]
 8001f64:	4619      	mov	r1, r3
 8001f66:	f107 0208 	add.w	r2, r7, #8
 8001f6a:	2364      	movs	r3, #100	@ 0x64
 8001f6c:	9300      	str	r3, [sp, #0]
 8001f6e:	2301      	movs	r3, #1
 8001f70:	4885      	ldr	r0, [pc, #532]	@ (8002188 <StartTxTask+0x338>)
 8001f72:	f004 fc2d 	bl	80067d0 <HAL_I2C_Master_Transmit>

    // Inicializo el adc para medir la tension de las baterias
    HAL_ADC_Start_IT(&hadc2);
 8001f76:	4885      	ldr	r0, [pc, #532]	@ (800218c <StartTxTask+0x33c>)
 8001f78:	f002 fcb6 	bl	80048e8 <HAL_ADC_Start_IT>
  /* Infinite loop */
    for(;;)
    {
        if ( state == RUN_State ){
 8001f7c:	4b84      	ldr	r3, [pc, #528]	@ (8002190 <StartTxTask+0x340>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	2b01      	cmp	r3, #1
 8001f82:	f040 80e5 	bne.w	8002150 <StartTxTask+0x300>
            // Recibo velocidad medida
            if ( xQueueReceive(myQueueVelTxHandle, &velocidad_medida, 0) == pdPASS ){
 8001f86:	4b83      	ldr	r3, [pc, #524]	@ (8002194 <StartTxTask+0x344>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 8001f8e:	2200      	movs	r2, #0
 8001f90:	4618      	mov	r0, r3
 8001f92:	f00b fdf9 	bl	800db88 <xQueueReceive>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	d114      	bne.n	8001fc6 <StartTxTask+0x176>
                trama_tx.data.u_m[0]   = velocidad_medida.u_1;
 8001f9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f9e:	617b      	str	r3, [r7, #20]
                trama_tx.data.u_m[1]   = velocidad_medida.u_2;
 8001fa0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001fa2:	61bb      	str	r3, [r7, #24]
                trama_tx.data.u_m[2]   = velocidad_medida.u_3;
 8001fa4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001fa6:	61fb      	str	r3, [r7, #28]
                trama_tx.data.u_m[3]   = velocidad_medida.u_4;
 8001fa8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001faa:	623b      	str	r3, [r7, #32]

                trama_tx.data.status |= 0b0000000000001000; // status velocidad medida
 8001fac:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001fae:	f043 0308 	orr.w	r3, r3, #8
 8001fb2:	b29b      	uxth	r3, r3
 8001fb4:	86bb      	strh	r3, [r7, #52]	@ 0x34

                // Devuelvo el semaforo, para que la tarea StartMeasureVel pueda volver a enviar un nuevo dato
                xSemaphoreGive( myBinarySemVelTxHandle ); 
 8001fb6:	4b78      	ldr	r3, [pc, #480]	@ (8002198 <StartTxTask+0x348>)
 8001fb8:	6818      	ldr	r0, [r3, #0]
 8001fba:	2300      	movs	r3, #0
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	2100      	movs	r1, #0
 8001fc0:	f00b fce0 	bl	800d984 <xQueueGenericSend>
 8001fc4:	e004      	b.n	8001fd0 <StartTxTask+0x180>
            }
            else
            {
                trama_tx.data.status &= 0b1111111111110111; // status velocidad medida
 8001fc6:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001fc8:	f023 0308 	bic.w	r3, r3, #8
 8001fcc:	b29b      	uxth	r3, r3
 8001fce:	86bb      	strh	r3, [r7, #52]	@ 0x34
            }
            

            // Recibo aceleracion medida
            if ( xQueueReceive(myQueueAccelTxHandle, &aceleracion, 0) == pdPASS ){
 8001fd0:	4b72      	ldr	r3, [pc, #456]	@ (800219c <StartTxTask+0x34c>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8001fd8:	2200      	movs	r2, #0
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f00b fdd4 	bl	800db88 <xQueueReceive>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b01      	cmp	r3, #1
 8001fe4:	d11e      	bne.n	8002024 <StartTxTask+0x1d4>
                //Creo la trama a transmitir
                trama_tx.data.a_m[0]   = aceleracion.a_m[0];
 8001fe6:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 8001fea:	84bb      	strh	r3, [r7, #36]	@ 0x24
                trama_tx.data.a_m[1]   = aceleracion.a_m[1];
 8001fec:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	@ 0x40
 8001ff0:	84fb      	strh	r3, [r7, #38]	@ 0x26
                trama_tx.data.a_m[2]   = aceleracion.a_m[2];
 8001ff2:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	@ 0x42
 8001ff6:	853b      	strh	r3, [r7, #40]	@ 0x28
                trama_tx.data.phi_m[0] = aceleracion.phi_m[0];
 8001ff8:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	@ 0x38
 8001ffc:	857b      	strh	r3, [r7, #42]	@ 0x2a
                trama_tx.data.phi_m[1] = aceleracion.phi_m[1];
 8001ffe:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	@ 0x3a
 8002002:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                trama_tx.data.phi_m[2] = aceleracion.phi_m[2];
 8002004:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	@ 0x3c
 8002008:	85fb      	strh	r3, [r7, #46]	@ 0x2e

                trama_tx.data.status |= 0b0000000000000100; // status IMU
 800200a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800200c:	f043 0304 	orr.w	r3, r3, #4
 8002010:	b29b      	uxth	r3, r3
 8002012:	86bb      	strh	r3, [r7, #52]	@ 0x34

                // Devuelvo el semaforo, para que la tarea StartMeasureAccel pueda volver a enviar un nuevo dato
                xSemaphoreGive( myBinarySemAccelTxHandle );
 8002014:	4b62      	ldr	r3, [pc, #392]	@ (80021a0 <StartTxTask+0x350>)
 8002016:	6818      	ldr	r0, [r3, #0]
 8002018:	2300      	movs	r3, #0
 800201a:	2200      	movs	r2, #0
 800201c:	2100      	movs	r1, #0
 800201e:	f00b fcb1 	bl	800d984 <xQueueGenericSend>
 8002022:	e004      	b.n	800202e <StartTxTask+0x1de>
            }
            else
            {
                trama_tx.data.status &= 0b1111111111111011; // status IMU
 8002024:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8002026:	f023 0304 	bic.w	r3, r3, #4
 800202a:	b29b      	uxth	r3, r3
 800202c:	86bb      	strh	r3, [r7, #52]	@ 0x34
            }
            

            // Guardo tension de las baterias en la trama a enviar
            if(flag_adc){
 800202e:	4b5d      	ldr	r3, [pc, #372]	@ (80021a4 <StartTxTask+0x354>)
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d033      	beq.n	800209e <StartTxTask+0x24e>
                trama_tx.data.v_bat = (((raw_adc_value)/4096.0)*3.3 / 0.2332)*1000;
 8002036:	4b5c      	ldr	r3, [pc, #368]	@ (80021a8 <StartTxTask+0x358>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4618      	mov	r0, r3
 800203c:	f7fe fa7a 	bl	8000534 <__aeabi_i2d>
 8002040:	f04f 0200 	mov.w	r2, #0
 8002044:	4b59      	ldr	r3, [pc, #356]	@ (80021ac <StartTxTask+0x35c>)
 8002046:	f7fe fc09 	bl	800085c <__aeabi_ddiv>
 800204a:	4602      	mov	r2, r0
 800204c:	460b      	mov	r3, r1
 800204e:	4610      	mov	r0, r2
 8002050:	4619      	mov	r1, r3
 8002052:	a343      	add	r3, pc, #268	@ (adr r3, 8002160 <StartTxTask+0x310>)
 8002054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002058:	f7fe fad6 	bl	8000608 <__aeabi_dmul>
 800205c:	4602      	mov	r2, r0
 800205e:	460b      	mov	r3, r1
 8002060:	4610      	mov	r0, r2
 8002062:	4619      	mov	r1, r3
 8002064:	a340      	add	r3, pc, #256	@ (adr r3, 8002168 <StartTxTask+0x318>)
 8002066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800206a:	f7fe fbf7 	bl	800085c <__aeabi_ddiv>
 800206e:	4602      	mov	r2, r0
 8002070:	460b      	mov	r3, r1
 8002072:	4610      	mov	r0, r2
 8002074:	4619      	mov	r1, r3
 8002076:	f04f 0200 	mov.w	r2, #0
 800207a:	4b4d      	ldr	r3, [pc, #308]	@ (80021b0 <StartTxTask+0x360>)
 800207c:	f7fe fac4 	bl	8000608 <__aeabi_dmul>
 8002080:	4602      	mov	r2, r0
 8002082:	460b      	mov	r3, r1
 8002084:	4610      	mov	r0, r2
 8002086:	4619      	mov	r1, r3
 8002088:	f7fe fd96 	bl	8000bb8 <__aeabi_d2uiz>
 800208c:	4603      	mov	r3, r0
 800208e:	b29b      	uxth	r3, r3
 8002090:	867b      	strh	r3, [r7, #50]	@ 0x32
                flag_adc= 0;
 8002092:	4b44      	ldr	r3, [pc, #272]	@ (80021a4 <StartTxTask+0x354>)
 8002094:	2200      	movs	r2, #0
 8002096:	701a      	strb	r2, [r3, #0]
                HAL_ADC_Start_IT(&hadc2);
 8002098:	483c      	ldr	r0, [pc, #240]	@ (800218c <StartTxTask+0x33c>)
 800209a:	f002 fc25 	bl	80048e8 <HAL_ADC_Start_IT>
            }

            // Guardo corriente de las baterias en la trama a enviar
            if (HAL_I2C_Master_Receive(&hi2c1, INA219_ADDR, buffer_ina, 2, 500) == HAL_OK){
 800209e:	4b39      	ldr	r3, [pc, #228]	@ (8002184 <StartTxTask+0x334>)
 80020a0:	781b      	ldrb	r3, [r3, #0]
 80020a2:	4619      	mov	r1, r3
 80020a4:	f107 0208 	add.w	r2, r7, #8
 80020a8:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80020ac:	9300      	str	r3, [sp, #0]
 80020ae:	2302      	movs	r3, #2
 80020b0:	4835      	ldr	r0, [pc, #212]	@ (8002188 <StartTxTask+0x338>)
 80020b2:	f004 fc81 	bl	80069b8 <HAL_I2C_Master_Receive>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d124      	bne.n	8002106 <StartTxTask+0x2b6>
                valor_corriente = (int16_t)(buffer_ina[0]) << 8 | (buffer_ina[1]);
 80020bc:	7a3b      	ldrb	r3, [r7, #8]
 80020be:	b21b      	sxth	r3, r3
 80020c0:	021b      	lsls	r3, r3, #8
 80020c2:	b21a      	sxth	r2, r3
 80020c4:	7a7b      	ldrb	r3, [r7, #9]
 80020c6:	b21b      	sxth	r3, r3
 80020c8:	4313      	orrs	r3, r2
 80020ca:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
                valor_corriente = valor_corriente * 0.06104;
 80020ce:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	@ 0x54
 80020d2:	4618      	mov	r0, r3
 80020d4:	f7fe fa2e 	bl	8000534 <__aeabi_i2d>
 80020d8:	a325      	add	r3, pc, #148	@ (adr r3, 8002170 <StartTxTask+0x320>)
 80020da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020de:	f7fe fa93 	bl	8000608 <__aeabi_dmul>
 80020e2:	4602      	mov	r2, r0
 80020e4:	460b      	mov	r3, r1
 80020e6:	4610      	mov	r0, r2
 80020e8:	4619      	mov	r1, r3
 80020ea:	f7fe fd3d 	bl	8000b68 <__aeabi_d2iz>
 80020ee:	4603      	mov	r3, r0
 80020f0:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
                trama_tx.data.i_m = valor_corriente;
 80020f4:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 80020f8:	863b      	strh	r3, [r7, #48]	@ 0x30

                trama_tx.data.status |= 0b0000000000000010; // status sensor de corriente
 80020fa:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80020fc:	f043 0302 	orr.w	r3, r3, #2
 8002100:	b29b      	uxth	r3, r3
 8002102:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8002104:	e004      	b.n	8002110 <StartTxTask+0x2c0>
            }
            else
            {
                trama_tx.data.status &= 0b1111111111111101; // status sensor de corriente
 8002106:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8002108:	f023 0302 	bic.w	r3, r3, #2
 800210c:	b29b      	uxth	r3, r3
 800210e:	86bb      	strh	r3, [r7, #52]	@ 0x34
            }
            

            // status uart
            counter_rx_stop = counter_rx_stop + 1;
 8002110:	4b28      	ldr	r3, [pc, #160]	@ (80021b4 <StartTxTask+0x364>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	3301      	adds	r3, #1
 8002116:	4a27      	ldr	r2, [pc, #156]	@ (80021b4 <StartTxTask+0x364>)
 8002118:	6013      	str	r3, [r2, #0]
            if (counter_rx_stop >= 1200)
 800211a:	4b26      	ldr	r3, [pc, #152]	@ (80021b4 <StartTxTask+0x364>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8002122:	db09      	blt.n	8002138 <StartTxTask+0x2e8>
            {
                trama_tx.data.status &= 0b1111111111111110;
 8002124:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8002126:	f023 0301 	bic.w	r3, r3, #1
 800212a:	b29b      	uxth	r3, r3
 800212c:	86bb      	strh	r3, [r7, #52]	@ 0x34
                counter_rx_stop = 1200;
 800212e:	4b21      	ldr	r3, [pc, #132]	@ (80021b4 <StartTxTask+0x364>)
 8002130:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 8002134:	601a      	str	r2, [r3, #0]
 8002136:	e004      	b.n	8002142 <StartTxTask+0x2f2>
            }
            else
            {
                trama_tx.data.status |= 0b0000000000000001;
 8002138:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800213a:	f043 0301 	orr.w	r3, r3, #1
 800213e:	b29b      	uxth	r3, r3
 8002140:	86bb      	strh	r3, [r7, #52]	@ 0x34
            // Recordar que se debe invertir el lugar del crc en la declaracion de la estructura tambien.
            // Ademas, descomentar la declaracion de crcTx antes del bucle for de esta task.
            ////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

            //Transmito la trama
            HAL_UART_Transmit_DMA(&huart3, trama_tx.string,sizeof(trama_tx.string));
 8002142:	f107 030c 	add.w	r3, r7, #12
 8002146:	222c      	movs	r2, #44	@ 0x2c
 8002148:	4619      	mov	r1, r3
 800214a:	481b      	ldr	r0, [pc, #108]	@ (80021b8 <StartTxTask+0x368>)
 800214c:	f009 ff2c 	bl	800bfa8 <HAL_UART_Transmit_DMA>
        }
        osDelay(100); // 200Hz
 8002150:	2064      	movs	r0, #100	@ 0x64
 8002152:	f00b f9b1 	bl	800d4b8 <osDelay>
        if ( state == RUN_State ){
 8002156:	e711      	b.n	8001f7c <StartTxTask+0x12c>
 8002158:	88e368f1 	.word	0x88e368f1
 800215c:	3fa4f8b5 	.word	0x3fa4f8b5
 8002160:	66666666 	.word	0x66666666
 8002164:	400a6666 	.word	0x400a6666
 8002168:	62b6ae7d 	.word	0x62b6ae7d
 800216c:	3fcdd97f 	.word	0x3fcdd97f
 8002170:	877ee4e2 	.word	0x877ee4e2
 8002174:	3faf40a2 	.word	0x3faf40a2
 8002178:	0801254d 	.word	0x0801254d
 800217c:	40e00000 	.word	0x40e00000
 8002180:	3dcccccd 	.word	0x3dcccccd
 8002184:	0801254e 	.word	0x0801254e
 8002188:	2000050c 	.word	0x2000050c
 800218c:	20000498 	.word	0x20000498
 8002190:	20000000 	.word	0x20000000
 8002194:	20000aac 	.word	0x20000aac
 8002198:	20000a90 	.word	0x20000a90
 800219c:	20000ab0 	.word	0x20000ab0
 80021a0:	20000a8c 	.word	0x20000a8c
 80021a4:	20000b10 	.word	0x20000b10
 80021a8:	20000b0c 	.word	0x20000b0c
 80021ac:	40b00000 	.word	0x40b00000
 80021b0:	408f4000 	.word	0x408f4000
 80021b4:	20000af4 	.word	0x20000af4
 80021b8:	20000850 	.word	0x20000850

080021bc <StartRxTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartRxTask */
void StartRxTask(void const * argument)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b08a      	sub	sp, #40	@ 0x28
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartRxTask */
	uint8_t crcVal=0;
 80021c4:	2300      	movs	r3, #0
 80021c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t crcRx=0;
 80021ca:	2300      	movs	r3, #0
 80021cc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	u_Trama_rx trama_rx;
	trama_rx.data.v_y = 0.0;
 80021d0:	f04f 0300 	mov.w	r3, #0
 80021d4:	61bb      	str	r3, [r7, #24]
	trama_rx.data.v_x = 0.0;
 80021d6:	f04f 0300 	mov.w	r3, #0
 80021da:	617b      	str	r3, [r7, #20]
	trama_rx.data.w_z = 0.0;
 80021dc:	f04f 0300 	mov.w	r3, #0
 80021e0:	61fb      	str	r3, [r7, #28]
	trama_rx.data.crc = 0;
 80021e2:	2300      	movs	r3, #0
 80021e4:	f887 3020 	strb.w	r3, [r7, #32]
    s_Velocidad velocidad;
    
    // Libero semaforo, para poder tomarlo en esta tarea y volver a poder tomar cada vez que la tarea StartCinematicConv la reciba.
    xSemaphoreGive( myBinarySemRxConvHandle );
 80021e8:	4b28      	ldr	r3, [pc, #160]	@ (800228c <StartRxTask+0xd0>)
 80021ea:	6818      	ldr	r0, [r3, #0]
 80021ec:	2300      	movs	r3, #0
 80021ee:	2200      	movs	r2, #0
 80021f0:	2100      	movs	r1, #0
 80021f2:	f00b fbc7 	bl	800d984 <xQueueGenericSend>

    // Activo la recepcion de la trama por UART con DMA.
    HAL_UART_Receive_DMA(&huart3, (uint8_t *)trama_rx.string, 16);
 80021f6:	f107 0314 	add.w	r3, r7, #20
 80021fa:	2210      	movs	r2, #16
 80021fc:	4619      	mov	r1, r3
 80021fe:	4824      	ldr	r0, [pc, #144]	@ (8002290 <StartRxTask+0xd4>)
 8002200:	f009 ff4e 	bl	800c0a0 <HAL_UART_Receive_DMA>

    /* Infinite loop */
    for(;;)
    {
	    if (RxFlag){
 8002204:	4b23      	ldr	r3, [pc, #140]	@ (8002294 <StartRxTask+0xd8>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d03a      	beq.n	8002282 <StartRxTask+0xc6>
              // Si se recibe una trama
		    if ( state == RUN_State ){
 800220c:	4b22      	ldr	r3, [pc, #136]	@ (8002298 <StartRxTask+0xdc>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	2b01      	cmp	r3, #1
 8002212:	d136      	bne.n	8002282 <StartRxTask+0xc6>
			    velocidad.v_x = trama_rx.data.v_x;
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	60bb      	str	r3, [r7, #8]
			    velocidad.v_y = trama_rx.data.v_y;
 8002218:	69bb      	ldr	r3, [r7, #24]
 800221a:	60fb      	str	r3, [r7, #12]
			    velocidad.w_z = trama_rx.data.w_z;
 800221c:	69fb      	ldr	r3, [r7, #28]
 800221e:	613b      	str	r3, [r7, #16]
			    crcRx = (uint8_t)trama_rx.string[12];
 8002220:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002224:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  
			    crcVal = HAL_CRC_Accumulate(&hcrc, (uint8_t *)trama_rx.string, 12);
 8002228:	f107 0314 	add.w	r3, r7, #20
 800222c:	220c      	movs	r2, #12
 800222e:	4619      	mov	r1, r3
 8002230:	481a      	ldr	r0, [pc, #104]	@ (800229c <StartRxTask+0xe0>)
 8002232:	f003 fcaf 	bl	8005b94 <HAL_CRC_Accumulate>
 8002236:	4603      	mov	r3, r0
 8002238:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  
			    //if( crcVal == crcRx){
				    if( xSemaphoreTake( myBinarySemRxConvHandle, ( TickType_t ) 0 ) == pdTRUE ){
 800223c:	4b13      	ldr	r3, [pc, #76]	@ (800228c <StartRxTask+0xd0>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	2100      	movs	r1, #0
 8002242:	4618      	mov	r0, r3
 8002244:	f00b fd82 	bl	800dd4c <xQueueSemaphoreTake>
 8002248:	4603      	mov	r3, r0
 800224a:	2b01      	cmp	r3, #1
 800224c:	d108      	bne.n	8002260 <StartRxTask+0xa4>
					    if(xQueueSend(myQueueRxConvHandle, &velocidad, portMAX_DELAY) == pdPASS){
 800224e:	4b14      	ldr	r3, [pc, #80]	@ (80022a0 <StartRxTask+0xe4>)
 8002250:	6818      	ldr	r0, [r3, #0]
 8002252:	f107 0108 	add.w	r1, r7, #8
 8002256:	2300      	movs	r3, #0
 8002258:	f04f 32ff 	mov.w	r2, #4294967295
 800225c:	f00b fb92 	bl	800d984 <xQueueGenericSend>
				    }
			    //}

                // Reinicio el registro INIT del modulo del crc para volver a calcular la proxima vez.
                // Si no se realiza, el calculo del crc comienza con el valor final del calculo anterior.
			    hcrc.Instance->INIT = 0x00000000;
 8002260:	4b0e      	ldr	r3, [pc, #56]	@ (800229c <StartRxTask+0xe0>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	2200      	movs	r2, #0
 8002266:	611a      	str	r2, [r3, #16]

                // Reseteo la flag para evitar que se entre nuevamente a este bucle sin datos nuevos recibidos.
			    RxFlag = RESET;
 8002268:	4b0a      	ldr	r3, [pc, #40]	@ (8002294 <StartRxTask+0xd8>)
 800226a:	2200      	movs	r2, #0
 800226c:	601a      	str	r2, [r3, #0]

                // Status
                counter_rx_stop = 0;
 800226e:	4b0d      	ldr	r3, [pc, #52]	@ (80022a4 <StartRxTask+0xe8>)
 8002270:	2200      	movs	r2, #0
 8002272:	601a      	str	r2, [r3, #0]

                HAL_UART_Receive_DMA(&huart3, (uint8_t *)trama_rx.string, 16);
 8002274:	f107 0314 	add.w	r3, r7, #20
 8002278:	2210      	movs	r2, #16
 800227a:	4619      	mov	r1, r3
 800227c:	4804      	ldr	r0, [pc, #16]	@ (8002290 <StartRxTask+0xd4>)
 800227e:	f009 ff0f 	bl	800c0a0 <HAL_UART_Receive_DMA>
			//     RxFlag = RESET;
		    // }
            ///////////////////////////////////////////////////////////////////////////
	    }

        osDelay(5);
 8002282:	2005      	movs	r0, #5
 8002284:	f00b f918 	bl	800d4b8 <osDelay>
	    if (RxFlag){
 8002288:	e7bc      	b.n	8002204 <StartRxTask+0x48>
 800228a:	bf00      	nop
 800228c:	20000a98 	.word	0x20000a98
 8002290:	20000850 	.word	0x20000850
 8002294:	20000af8 	.word	0x20000af8
 8002298:	20000000 	.word	0x20000000
 800229c:	200004e8 	.word	0x200004e8
 80022a0:	20000aa0 	.word	0x20000aa0
 80022a4:	20000af4 	.word	0x20000af4

080022a8 <StartCinematicConv>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCinematicConv */
void StartCinematicConv(void const * argument)
{
 80022a8:	b5b0      	push	{r4, r5, r7, lr}
 80022aa:	b08c      	sub	sp, #48	@ 0x30
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCinematicConv */
	float l = 0.15;
 80022b0:	4bb9      	ldr	r3, [pc, #740]	@ (8002598 <StartCinematicConv+0x2f0>)
 80022b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	float w = 0.125;
 80022b4:	f04f 5378 	mov.w	r3, #1040187392	@ 0x3e000000
 80022b8:	62bb      	str	r3, [r7, #40]	@ 0x28
	float r = 0.05;
 80022ba:	4bb8      	ldr	r3, [pc, #736]	@ (800259c <StartCinematicConv+0x2f4>)
 80022bc:	627b      	str	r3, [r7, #36]	@ 0x24

	s_Velocidad velocidad_recibida;
	s_Velocidad_ruedas velocidad_convertida;

    // Devuelvo semaforo para poder tomarlo en esta tarea. Este semaforo se recibe cada vez que la tarea StartControlVel lo devuelve
	xSemaphoreGive( myBinarySemConvControlHandle );
 80022be:	4bb8      	ldr	r3, [pc, #736]	@ (80025a0 <StartCinematicConv+0x2f8>)
 80022c0:	6818      	ldr	r0, [r3, #0]
 80022c2:	2300      	movs	r3, #0
 80022c4:	2200      	movs	r2, #0
 80022c6:	2100      	movs	r1, #0
 80022c8:	f00b fb5c 	bl	800d984 <xQueueGenericSend>

	/* Infinite loop */
	for(;;)
	{
		if ( state == RUN_State){
 80022cc:	4bb5      	ldr	r3, [pc, #724]	@ (80025a4 <StartCinematicConv+0x2fc>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	f040 8159 	bne.w	8002588 <StartCinematicConv+0x2e0>
			// Recibo las velocidades comandadas por el CAN, desde la tarea StartRxTask
			if ( xQueueReceive(myQueueRxConvHandle, &velocidad_recibida, 0) == pdPASS ){
 80022d6:	4bb4      	ldr	r3, [pc, #720]	@ (80025a8 <StartCinematicConv+0x300>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f107 0118 	add.w	r1, r7, #24
 80022de:	2200      	movs	r2, #0
 80022e0:	4618      	mov	r0, r3
 80022e2:	f00b fc51 	bl	800db88 <xQueueReceive>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b01      	cmp	r3, #1
 80022ea:	f040 814d 	bne.w	8002588 <StartCinematicConv+0x2e0>
				// Convierto velocidades del robot en velocidades angulares de cada rueda.
				velocidad_convertida.u_1 = ((1.0/(r*1.0))*((-l-w)*velocidad_recibida.w_z + velocidad_recibida.v_x - velocidad_recibida.v_y));
 80022ee:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80022f0:	f7fe f932 	bl	8000558 <__aeabi_f2d>
 80022f4:	4602      	mov	r2, r0
 80022f6:	460b      	mov	r3, r1
 80022f8:	f04f 0000 	mov.w	r0, #0
 80022fc:	49ab      	ldr	r1, [pc, #684]	@ (80025ac <StartCinematicConv+0x304>)
 80022fe:	f7fe faad 	bl	800085c <__aeabi_ddiv>
 8002302:	4602      	mov	r2, r0
 8002304:	460b      	mov	r3, r1
 8002306:	4614      	mov	r4, r2
 8002308:	461d      	mov	r5, r3
 800230a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800230e:	eeb1 7a67 	vneg.f32	s14, s15
 8002312:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002316:	ee37 7a67 	vsub.f32	s14, s14, s15
 800231a:	edd7 7a08 	vldr	s15, [r7, #32]
 800231e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002322:	edd7 7a06 	vldr	s15, [r7, #24]
 8002326:	ee37 7a27 	vadd.f32	s14, s14, s15
 800232a:	edd7 7a07 	vldr	s15, [r7, #28]
 800232e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002332:	ee17 0a90 	vmov	r0, s15
 8002336:	f7fe f90f 	bl	8000558 <__aeabi_f2d>
 800233a:	4602      	mov	r2, r0
 800233c:	460b      	mov	r3, r1
 800233e:	4620      	mov	r0, r4
 8002340:	4629      	mov	r1, r5
 8002342:	f7fe f961 	bl	8000608 <__aeabi_dmul>
 8002346:	4602      	mov	r2, r0
 8002348:	460b      	mov	r3, r1
 800234a:	4610      	mov	r0, r2
 800234c:	4619      	mov	r1, r3
 800234e:	f7fe fc53 	bl	8000bf8 <__aeabi_d2f>
 8002352:	4603      	mov	r3, r0
 8002354:	60bb      	str	r3, [r7, #8]
				velocidad_convertida.u_2 = ((1.0/(r*1.0))*((l+w)*velocidad_recibida.w_z + velocidad_recibida.v_x + velocidad_recibida.v_y));
 8002356:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002358:	f7fe f8fe 	bl	8000558 <__aeabi_f2d>
 800235c:	4602      	mov	r2, r0
 800235e:	460b      	mov	r3, r1
 8002360:	f04f 0000 	mov.w	r0, #0
 8002364:	4991      	ldr	r1, [pc, #580]	@ (80025ac <StartCinematicConv+0x304>)
 8002366:	f7fe fa79 	bl	800085c <__aeabi_ddiv>
 800236a:	4602      	mov	r2, r0
 800236c:	460b      	mov	r3, r1
 800236e:	4614      	mov	r4, r2
 8002370:	461d      	mov	r5, r3
 8002372:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002376:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800237a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800237e:	edd7 7a08 	vldr	s15, [r7, #32]
 8002382:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002386:	edd7 7a06 	vldr	s15, [r7, #24]
 800238a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800238e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002392:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002396:	ee17 0a90 	vmov	r0, s15
 800239a:	f7fe f8dd 	bl	8000558 <__aeabi_f2d>
 800239e:	4602      	mov	r2, r0
 80023a0:	460b      	mov	r3, r1
 80023a2:	4620      	mov	r0, r4
 80023a4:	4629      	mov	r1, r5
 80023a6:	f7fe f92f 	bl	8000608 <__aeabi_dmul>
 80023aa:	4602      	mov	r2, r0
 80023ac:	460b      	mov	r3, r1
 80023ae:	4610      	mov	r0, r2
 80023b0:	4619      	mov	r1, r3
 80023b2:	f7fe fc21 	bl	8000bf8 <__aeabi_d2f>
 80023b6:	4603      	mov	r3, r0
 80023b8:	60fb      	str	r3, [r7, #12]
				velocidad_convertida.u_3 = ((1.0/(r*1.0))*((l+w)*velocidad_recibida.w_z + velocidad_recibida.v_x - velocidad_recibida.v_y));
 80023ba:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80023bc:	f7fe f8cc 	bl	8000558 <__aeabi_f2d>
 80023c0:	4602      	mov	r2, r0
 80023c2:	460b      	mov	r3, r1
 80023c4:	f04f 0000 	mov.w	r0, #0
 80023c8:	4978      	ldr	r1, [pc, #480]	@ (80025ac <StartCinematicConv+0x304>)
 80023ca:	f7fe fa47 	bl	800085c <__aeabi_ddiv>
 80023ce:	4602      	mov	r2, r0
 80023d0:	460b      	mov	r3, r1
 80023d2:	4614      	mov	r4, r2
 80023d4:	461d      	mov	r5, r3
 80023d6:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80023da:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80023de:	ee37 7a27 	vadd.f32	s14, s14, s15
 80023e2:	edd7 7a08 	vldr	s15, [r7, #32]
 80023e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023ea:	edd7 7a06 	vldr	s15, [r7, #24]
 80023ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80023f2:	edd7 7a07 	vldr	s15, [r7, #28]
 80023f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023fa:	ee17 0a90 	vmov	r0, s15
 80023fe:	f7fe f8ab 	bl	8000558 <__aeabi_f2d>
 8002402:	4602      	mov	r2, r0
 8002404:	460b      	mov	r3, r1
 8002406:	4620      	mov	r0, r4
 8002408:	4629      	mov	r1, r5
 800240a:	f7fe f8fd 	bl	8000608 <__aeabi_dmul>
 800240e:	4602      	mov	r2, r0
 8002410:	460b      	mov	r3, r1
 8002412:	4610      	mov	r0, r2
 8002414:	4619      	mov	r1, r3
 8002416:	f7fe fbef 	bl	8000bf8 <__aeabi_d2f>
 800241a:	4603      	mov	r3, r0
 800241c:	613b      	str	r3, [r7, #16]
				velocidad_convertida.u_4 = ((1.0/(r*1.0))*((-l-w)*velocidad_recibida.w_z + velocidad_recibida.v_x + velocidad_recibida.v_y));
 800241e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002420:	f7fe f89a 	bl	8000558 <__aeabi_f2d>
 8002424:	4602      	mov	r2, r0
 8002426:	460b      	mov	r3, r1
 8002428:	f04f 0000 	mov.w	r0, #0
 800242c:	495f      	ldr	r1, [pc, #380]	@ (80025ac <StartCinematicConv+0x304>)
 800242e:	f7fe fa15 	bl	800085c <__aeabi_ddiv>
 8002432:	4602      	mov	r2, r0
 8002434:	460b      	mov	r3, r1
 8002436:	4614      	mov	r4, r2
 8002438:	461d      	mov	r5, r3
 800243a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800243e:	eeb1 7a67 	vneg.f32	s14, s15
 8002442:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002446:	ee37 7a67 	vsub.f32	s14, s14, s15
 800244a:	edd7 7a08 	vldr	s15, [r7, #32]
 800244e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002452:	edd7 7a06 	vldr	s15, [r7, #24]
 8002456:	ee37 7a27 	vadd.f32	s14, s14, s15
 800245a:	edd7 7a07 	vldr	s15, [r7, #28]
 800245e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002462:	ee17 0a90 	vmov	r0, s15
 8002466:	f7fe f877 	bl	8000558 <__aeabi_f2d>
 800246a:	4602      	mov	r2, r0
 800246c:	460b      	mov	r3, r1
 800246e:	4620      	mov	r0, r4
 8002470:	4629      	mov	r1, r5
 8002472:	f7fe f8c9 	bl	8000608 <__aeabi_dmul>
 8002476:	4602      	mov	r2, r0
 8002478:	460b      	mov	r3, r1
 800247a:	4610      	mov	r0, r2
 800247c:	4619      	mov	r1, r3
 800247e:	f7fe fbbb 	bl	8000bf8 <__aeabi_d2f>
 8002482:	4603      	mov	r3, r0
 8002484:	617b      	str	r3, [r7, #20]

                // Aplico conversion de rad/seg a rpm.
				velocidad_convertida.u_1 = (velocidad_convertida.u_1 * 30.0)/3.1415;
 8002486:	68bb      	ldr	r3, [r7, #8]
 8002488:	4618      	mov	r0, r3
 800248a:	f7fe f865 	bl	8000558 <__aeabi_f2d>
 800248e:	f04f 0200 	mov.w	r2, #0
 8002492:	4b47      	ldr	r3, [pc, #284]	@ (80025b0 <StartCinematicConv+0x308>)
 8002494:	f7fe f8b8 	bl	8000608 <__aeabi_dmul>
 8002498:	4602      	mov	r2, r0
 800249a:	460b      	mov	r3, r1
 800249c:	4610      	mov	r0, r2
 800249e:	4619      	mov	r1, r3
 80024a0:	a33b      	add	r3, pc, #236	@ (adr r3, 8002590 <StartCinematicConv+0x2e8>)
 80024a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024a6:	f7fe f9d9 	bl	800085c <__aeabi_ddiv>
 80024aa:	4602      	mov	r2, r0
 80024ac:	460b      	mov	r3, r1
 80024ae:	4610      	mov	r0, r2
 80024b0:	4619      	mov	r1, r3
 80024b2:	f7fe fba1 	bl	8000bf8 <__aeabi_d2f>
 80024b6:	4603      	mov	r3, r0
 80024b8:	60bb      	str	r3, [r7, #8]
				velocidad_convertida.u_2 = (velocidad_convertida.u_2 * 30.0)/3.1415;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	4618      	mov	r0, r3
 80024be:	f7fe f84b 	bl	8000558 <__aeabi_f2d>
 80024c2:	f04f 0200 	mov.w	r2, #0
 80024c6:	4b3a      	ldr	r3, [pc, #232]	@ (80025b0 <StartCinematicConv+0x308>)
 80024c8:	f7fe f89e 	bl	8000608 <__aeabi_dmul>
 80024cc:	4602      	mov	r2, r0
 80024ce:	460b      	mov	r3, r1
 80024d0:	4610      	mov	r0, r2
 80024d2:	4619      	mov	r1, r3
 80024d4:	a32e      	add	r3, pc, #184	@ (adr r3, 8002590 <StartCinematicConv+0x2e8>)
 80024d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024da:	f7fe f9bf 	bl	800085c <__aeabi_ddiv>
 80024de:	4602      	mov	r2, r0
 80024e0:	460b      	mov	r3, r1
 80024e2:	4610      	mov	r0, r2
 80024e4:	4619      	mov	r1, r3
 80024e6:	f7fe fb87 	bl	8000bf8 <__aeabi_d2f>
 80024ea:	4603      	mov	r3, r0
 80024ec:	60fb      	str	r3, [r7, #12]
				velocidad_convertida.u_3 = (velocidad_convertida.u_3 * 30.0)/3.1415;
 80024ee:	693b      	ldr	r3, [r7, #16]
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7fe f831 	bl	8000558 <__aeabi_f2d>
 80024f6:	f04f 0200 	mov.w	r2, #0
 80024fa:	4b2d      	ldr	r3, [pc, #180]	@ (80025b0 <StartCinematicConv+0x308>)
 80024fc:	f7fe f884 	bl	8000608 <__aeabi_dmul>
 8002500:	4602      	mov	r2, r0
 8002502:	460b      	mov	r3, r1
 8002504:	4610      	mov	r0, r2
 8002506:	4619      	mov	r1, r3
 8002508:	a321      	add	r3, pc, #132	@ (adr r3, 8002590 <StartCinematicConv+0x2e8>)
 800250a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800250e:	f7fe f9a5 	bl	800085c <__aeabi_ddiv>
 8002512:	4602      	mov	r2, r0
 8002514:	460b      	mov	r3, r1
 8002516:	4610      	mov	r0, r2
 8002518:	4619      	mov	r1, r3
 800251a:	f7fe fb6d 	bl	8000bf8 <__aeabi_d2f>
 800251e:	4603      	mov	r3, r0
 8002520:	613b      	str	r3, [r7, #16]
                velocidad_convertida.u_4 = (velocidad_convertida.u_4 * 30.0)/3.1415;
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	4618      	mov	r0, r3
 8002526:	f7fe f817 	bl	8000558 <__aeabi_f2d>
 800252a:	f04f 0200 	mov.w	r2, #0
 800252e:	4b20      	ldr	r3, [pc, #128]	@ (80025b0 <StartCinematicConv+0x308>)
 8002530:	f7fe f86a 	bl	8000608 <__aeabi_dmul>
 8002534:	4602      	mov	r2, r0
 8002536:	460b      	mov	r3, r1
 8002538:	4610      	mov	r0, r2
 800253a:	4619      	mov	r1, r3
 800253c:	a314      	add	r3, pc, #80	@ (adr r3, 8002590 <StartCinematicConv+0x2e8>)
 800253e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002542:	f7fe f98b 	bl	800085c <__aeabi_ddiv>
 8002546:	4602      	mov	r2, r0
 8002548:	460b      	mov	r3, r1
 800254a:	4610      	mov	r0, r2
 800254c:	4619      	mov	r1, r3
 800254e:	f7fe fb53 	bl	8000bf8 <__aeabi_d2f>
 8002552:	4603      	mov	r3, r0
 8002554:	617b      	str	r3, [r7, #20]

                // Devuelvo el semaforo a la tarea StartRxTask, para no entrar en esta parte del codigo hasta no tener un dato nuevo
				xSemaphoreGive( myBinarySemRxConvHandle );
 8002556:	4b17      	ldr	r3, [pc, #92]	@ (80025b4 <StartCinematicConv+0x30c>)
 8002558:	6818      	ldr	r0, [r3, #0]
 800255a:	2300      	movs	r3, #0
 800255c:	2200      	movs	r2, #0
 800255e:	2100      	movs	r1, #0
 8002560:	f00b fa10 	bl	800d984 <xQueueGenericSend>

				// Una vez recibidas y convertidas estas velocidades, las envio a la tarea del StartControlVel
				if( xSemaphoreTake( myBinarySemConvControlHandle, ( TickType_t ) 0 ) == pdTRUE ){
 8002564:	4b0e      	ldr	r3, [pc, #56]	@ (80025a0 <StartCinematicConv+0x2f8>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	2100      	movs	r1, #0
 800256a:	4618      	mov	r0, r3
 800256c:	f00b fbee 	bl	800dd4c <xQueueSemaphoreTake>
 8002570:	4603      	mov	r3, r0
 8002572:	2b01      	cmp	r3, #1
 8002574:	d108      	bne.n	8002588 <StartCinematicConv+0x2e0>
					if( xQueueSend(myQueueConvControlHandle, &velocidad_convertida, portMAX_DELAY) == pdPASS ){
 8002576:	4b10      	ldr	r3, [pc, #64]	@ (80025b8 <StartCinematicConv+0x310>)
 8002578:	6818      	ldr	r0, [r3, #0]
 800257a:	f107 0108 	add.w	r1, r7, #8
 800257e:	2300      	movs	r3, #0
 8002580:	f04f 32ff 	mov.w	r2, #4294967295
 8002584:	f00b f9fe 	bl	800d984 <xQueueGenericSend>
                        // Debug
					}
				}
			}
		}
		osDelay(5);
 8002588:	2005      	movs	r0, #5
 800258a:	f00a ff95 	bl	800d4b8 <osDelay>
		if ( state == RUN_State){
 800258e:	e69d      	b.n	80022cc <StartCinematicConv+0x24>
 8002590:	c083126f 	.word	0xc083126f
 8002594:	400921ca 	.word	0x400921ca
 8002598:	3e19999a 	.word	0x3e19999a
 800259c:	3d4ccccd 	.word	0x3d4ccccd
 80025a0:	20000a9c 	.word	0x20000a9c
 80025a4:	20000000 	.word	0x20000000
 80025a8:	20000aa0 	.word	0x20000aa0
 80025ac:	3ff00000 	.word	0x3ff00000
 80025b0:	403e0000 	.word	0x403e0000
 80025b4:	20000a98 	.word	0x20000a98
 80025b8:	20000aa4 	.word	0x20000aa4
 80025bc:	00000000 	.word	0x00000000

080025c0 <StartControlVel>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartControlVel */
void StartControlVel(void const * argument)
{
 80025c0:	b5b0      	push	{r4, r5, r7, lr}
 80025c2:	b0b0      	sub	sp, #192	@ 0xc0
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartControlVel */
//	char str[100];
	s_Velocidad_ruedas velocidad_medida;
	s_Velocidad_ruedas velocidad_ref;
	s_Velocidad_ruedas error_velocidad;
	int u_1_duty = 0;
 80025c8:	2300      	movs	r3, #0
 80025ca:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
	int u_2_duty = 0;
 80025ce:	2300      	movs	r3, #0
 80025d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
	int u_3_duty = 0;
 80025d4:	2300      	movs	r3, #0
 80025d6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
	int u_4_duty = 0;
 80025da:	2300      	movs	r3, #0
 80025dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

    // Parametros para realizar el control
	float Kp, Ki, Kt, T;
	float entrada_PI[4] = {0.0, 0.0, 0.0, 0.0};
 80025e0:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80025e4:	2200      	movs	r2, #0
 80025e6:	601a      	str	r2, [r3, #0]
 80025e8:	605a      	str	r2, [r3, #4]
 80025ea:	609a      	str	r2, [r3, #8]
 80025ec:	60da      	str	r2, [r3, #12]
	float salida_PI[4] = {0.0, 0.0, 0.0, 0.0};
 80025ee:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80025f2:	2200      	movs	r2, #0
 80025f4:	601a      	str	r2, [r3, #0]
 80025f6:	605a      	str	r2, [r3, #4]
 80025f8:	609a      	str	r2, [r3, #8]
 80025fa:	60da      	str	r2, [r3, #12]
	float H[4] = {0.0,0.0, 0.0, 0.0};
 80025fc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002600:	2200      	movs	r2, #0
 8002602:	601a      	str	r2, [r3, #0]
 8002604:	605a      	str	r2, [r3, #4]
 8002606:	609a      	str	r2, [r3, #8]
 8002608:	60da      	str	r2, [r3, #12]
	float H_1[4] = {0.0,0.0,0.0,0.0};
 800260a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800260e:	2200      	movs	r2, #0
 8002610:	601a      	str	r2, [r3, #0]
 8002612:	605a      	str	r2, [r3, #4]
 8002614:	609a      	str	r2, [r3, #8]
 8002616:	60da      	str	r2, [r3, #12]
	float I[4] = {0.0,0.0,0.0,0.0};
 8002618:	f107 0318 	add.w	r3, r7, #24
 800261c:	2200      	movs	r2, #0
 800261e:	601a      	str	r2, [r3, #0]
 8002620:	605a      	str	r2, [r3, #4]
 8002622:	609a      	str	r2, [r3, #8]
 8002624:	60da      	str	r2, [r3, #12]
	float P[4] = {0.0,0.0,0.0,0.0};
 8002626:	f107 0308 	add.w	r3, r7, #8
 800262a:	2200      	movs	r2, #0
 800262c:	601a      	str	r2, [r3, #0]
 800262e:	605a      	str	r2, [r3, #4]
 8002630:	609a      	str	r2, [r3, #8]
 8002632:	60da      	str	r2, [r3, #12]

	T = 1.0/1000.0;
 8002634:	4b84      	ldr	r3, [pc, #528]	@ (8002848 <StartControlVel+0x288>)
 8002636:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    Kp = 0.00282970945592438;
 800263a:	4b84      	ldr	r3, [pc, #528]	@ (800284c <StartControlVel+0x28c>)
 800263c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    // Kp = 4.286;
    Ki = 7.4971179443538;
 8002640:	4b83      	ldr	r3, [pc, #524]	@ (8002850 <StartControlVel+0x290>)
 8002642:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    // Ki = 306.143;
	Kt = Ki * T/2.0;
 8002646:	ed97 7a29 	vldr	s14, [r7, #164]	@ 0xa4
 800264a:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 800264e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002652:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002656:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800265a:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0

    // Inicializo las variables
	velocidad_ref.u_1 = 0.0;
 800265e:	f04f 0300 	mov.w	r3, #0
 8002662:	67bb      	str	r3, [r7, #120]	@ 0x78
	velocidad_ref.u_2 = 0.0;
 8002664:	f04f 0300 	mov.w	r3, #0
 8002668:	67fb      	str	r3, [r7, #124]	@ 0x7c
	velocidad_ref.u_3 = 0.0;
 800266a:	f04f 0300 	mov.w	r3, #0
 800266e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	velocidad_ref.u_4 = 0.0;
 8002672:	f04f 0300 	mov.w	r3, #0
 8002676:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

	velocidad_medida.u_1 = 0.0;
 800267a:	f04f 0300 	mov.w	r3, #0
 800267e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	velocidad_medida.u_2 = 0.0;
 8002682:	f04f 0300 	mov.w	r3, #0
 8002686:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	velocidad_medida.u_3 = 0.0;
 800268a:	f04f 0300 	mov.w	r3, #0
 800268e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
	velocidad_medida.u_4 = 0.0;
 8002692:	f04f 0300 	mov.w	r3, #0
 8002696:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    // Obtengo el valor que representa el duty maximo para cada PWM 
    uint16_t maxDuty  = htim1.Instance->ARR + 1;
 800269a:	4b6e      	ldr	r3, [pc, #440]	@ (8002854 <StartControlVel+0x294>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026a0:	b29b      	uxth	r3, r3
 80026a2:	3301      	adds	r3, #1
 80026a4:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e

    // Le asigno a cada timer el valor que deja los motores quietos.
	TIM1->CCR1  = maxDuty/2;
 80026a8:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80026ac:	085b      	lsrs	r3, r3, #1
 80026ae:	b29a      	uxth	r2, r3
 80026b0:	4b69      	ldr	r3, [pc, #420]	@ (8002858 <StartControlVel+0x298>)
 80026b2:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM8->CCR1  = maxDuty/2;
 80026b4:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80026b8:	085b      	lsrs	r3, r3, #1
 80026ba:	b29a      	uxth	r2, r3
 80026bc:	4b67      	ldr	r3, [pc, #412]	@ (800285c <StartControlVel+0x29c>)
 80026be:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM15->CCR1 = maxDuty/2;
 80026c0:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80026c4:	085b      	lsrs	r3, r3, #1
 80026c6:	b29a      	uxth	r2, r3
 80026c8:	4b65      	ldr	r3, [pc, #404]	@ (8002860 <StartControlVel+0x2a0>)
 80026ca:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM16->CCR1 = maxDuty/2;
 80026cc:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80026d0:	085b      	lsrs	r3, r3, #1
 80026d2:	b29a      	uxth	r2, r3
 80026d4:	4b63      	ldr	r3, [pc, #396]	@ (8002864 <StartControlVel+0x2a4>)
 80026d6:	635a      	str	r2, [r3, #52]	@ 0x34

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80026d8:	2100      	movs	r1, #0
 80026da:	485e      	ldr	r0, [pc, #376]	@ (8002854 <StartControlVel+0x294>)
 80026dc:	f008 f970 	bl	800a9c0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80026e0:	2100      	movs	r1, #0
 80026e2:	4861      	ldr	r0, [pc, #388]	@ (8002868 <StartControlVel+0x2a8>)
 80026e4:	f008 f96c 	bl	800a9c0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 80026e8:	2100      	movs	r1, #0
 80026ea:	4860      	ldr	r0, [pc, #384]	@ (800286c <StartControlVel+0x2ac>)
 80026ec:	f008 f968 	bl	800a9c0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);
 80026f0:	2100      	movs	r1, #0
 80026f2:	485f      	ldr	r0, [pc, #380]	@ (8002870 <StartControlVel+0x2b0>)
 80026f4:	f008 f964 	bl	800a9c0 <HAL_TIM_PWM_Start>

    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 80026f8:	2100      	movs	r1, #0
 80026fa:	4856      	ldr	r0, [pc, #344]	@ (8002854 <StartControlVel+0x294>)
 80026fc:	f009 f9f6 	bl	800baec <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_1);
 8002700:	2100      	movs	r1, #0
 8002702:	4859      	ldr	r0, [pc, #356]	@ (8002868 <StartControlVel+0x2a8>)
 8002704:	f009 f9f2 	bl	800baec <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&htim15, TIM_CHANNEL_1);
 8002708:	2100      	movs	r1, #0
 800270a:	4858      	ldr	r0, [pc, #352]	@ (800286c <StartControlVel+0x2ac>)
 800270c:	f009 f9ee 	bl	800baec <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&htim16, TIM_CHANNEL_1);
 8002710:	2100      	movs	r1, #0
 8002712:	4857      	ldr	r0, [pc, #348]	@ (8002870 <StartControlVel+0x2b0>)
 8002714:	f009 f9ea 	bl	800baec <HAL_TIMEx_PWMN_Start>

    float vel_maxima = 200.0;
 8002718:	4b56      	ldr	r3, [pc, #344]	@ (8002874 <StartControlVel+0x2b4>)
 800271a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
//	float aux;
  /* Infinite loop */
  for(;;)
  {
	if (state == RUN_State){
 800271e:	4b56      	ldr	r3, [pc, #344]	@ (8002878 <StartControlVel+0x2b8>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	2b01      	cmp	r3, #1
 8002724:	f040 84f9 	bne.w	800311a <StartControlVel+0xb5a>
		// Recibo la velocidad de referencia
		if ( xQueueReceive(myQueueConvControlHandle, &velocidad_ref, 0) == pdPASS ){
 8002728:	4b54      	ldr	r3, [pc, #336]	@ (800287c <StartControlVel+0x2bc>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 8002730:	2200      	movs	r2, #0
 8002732:	4618      	mov	r0, r3
 8002734:	f00b fa28 	bl	800db88 <xQueueReceive>
 8002738:	4603      	mov	r3, r0
 800273a:	2b01      	cmp	r3, #1
 800273c:	d106      	bne.n	800274c <StartControlVel+0x18c>
			xSemaphoreGive(myBinarySemConvControlHandle);
 800273e:	4b50      	ldr	r3, [pc, #320]	@ (8002880 <StartControlVel+0x2c0>)
 8002740:	6818      	ldr	r0, [r3, #0]
 8002742:	2300      	movs	r3, #0
 8002744:	2200      	movs	r2, #0
 8002746:	2100      	movs	r1, #0
 8002748:	f00b f91c 	bl	800d984 <xQueueGenericSend>
		}


		// Recibo la velocidad medida
		if ( xQueueReceive(myQueueVelControlHandle, &velocidad_medida, 0) == pdPASS ){
 800274c:	4b4d      	ldr	r3, [pc, #308]	@ (8002884 <StartControlVel+0x2c4>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f107 0188 	add.w	r1, r7, #136	@ 0x88
 8002754:	2200      	movs	r2, #0
 8002756:	4618      	mov	r0, r3
 8002758:	f00b fa16 	bl	800db88 <xQueueReceive>
 800275c:	4603      	mov	r3, r0
 800275e:	2b01      	cmp	r3, #1
 8002760:	d106      	bne.n	8002770 <StartControlVel+0x1b0>
            xSemaphoreGive(myBinarySemVelControlHandle);
 8002762:	4b49      	ldr	r3, [pc, #292]	@ (8002888 <StartControlVel+0x2c8>)
 8002764:	6818      	ldr	r0, [r3, #0]
 8002766:	2300      	movs	r3, #0
 8002768:	2200      	movs	r2, #0
 800276a:	2100      	movs	r1, #0
 800276c:	f00b f90a 	bl	800d984 <xQueueGenericSend>
            ////////////////////////////////////////////////////////////////////////////////////////////////////
            ////////////////// Rueda 1 ///////////////////////
            //////////////////////////////////////////////////

            /////////// Sentido de giro positivo /////////////
            if (velocidad_ref.u_1 >= 0.0)
 8002770:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8002774:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002778:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800277c:	db08      	blt.n	8002790 <StartControlVel+0x1d0>
            {
                error_velocidad.u_1 = velocidad_ref.u_1 - velocidad_medida.u_1;
 800277e:	ed97 7a1e 	vldr	s14, [r7, #120]	@ 0x78
 8002782:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8002786:	ee77 7a67 	vsub.f32	s15, s14, s15
 800278a:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
 800278e:	e009      	b.n	80027a4 <StartControlVel+0x1e4>
	        }
	        /////////// Sentido de giro negativo /////////////
	        else
	        {
	            error_velocidad.u_1 = -(velocidad_ref.u_1) - velocidad_medida.u_1;
 8002790:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8002794:	eeb1 7a67 	vneg.f32	s14, s15
 8002798:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 800279c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027a0:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
	        }
	        // A partir de ac el control no distingue entre vel_ref positiva o negativa
	        entrada_PI[0] = error_velocidad.u_1;
 80027a4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80027a6:	65bb      	str	r3, [r7, #88]	@ 0x58
	        // Bloque P:
	        P[0] = entrada_PI[0] * Kp;
 80027a8:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80027ac:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 80027b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027b4:	edc7 7a02 	vstr	s15, [r7, #8]
	        // Anti-windup -> el acumulador (integrador del PI) solo funcionar cuando el error de velocidad sea menor a 50rpm
	        if ((error_velocidad.u_1 < 50.0) && (error_velocidad.u_1 > -50.0))
 80027b8:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80027bc:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 800288c <StartControlVel+0x2cc>
 80027c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027c8:	d511      	bpl.n	80027ee <StartControlVel+0x22e>
 80027ca:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80027ce:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8002890 <StartControlVel+0x2d0>
 80027d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027da:	dd08      	ble.n	80027ee <StartControlVel+0x22e>
	            H[0] = entrada_PI[0] + H_1[0];
 80027dc:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80027e0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80027e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027e8:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
 80027ec:	e005      	b.n	80027fa <StartControlVel+0x23a>
	        else
	        {
	            H[0] = 0.0;
 80027ee:	f04f 0300 	mov.w	r3, #0
 80027f2:	63bb      	str	r3, [r7, #56]	@ 0x38
	            H_1[0] = 0.0;
 80027f4:	f04f 0300 	mov.w	r3, #0
 80027f8:	62bb      	str	r3, [r7, #40]	@ 0x28
	        }
	        // Bloque I:
	        I[0] = Kt * (H[0] + H_1[0]);
 80027fa:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80027fe:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002802:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002806:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 800280a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800280e:	edc7 7a06 	vstr	s15, [r7, #24]
	        // Sumo la parte proporcional e integral para obtener el PI completo
	        salida_PI[0] = P[0] + I[0];
 8002812:	ed97 7a02 	vldr	s14, [r7, #8]
 8002816:	edd7 7a06 	vldr	s15, [r7, #24]
 800281a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800281e:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
	        H_1[0] = H[0];
 8002822:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002824:	62bb      	str	r3, [r7, #40]	@ 0x28

            if (velocidad_ref.u_1 >= 0.0)
 8002826:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 800282a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800282e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002832:	db2f      	blt.n	8002894 <StartControlVel+0x2d4>
                salida_PI[0] = velocidad_ref.u_1 + salida_PI[0];
 8002834:	ed97 7a1e 	vldr	s14, [r7, #120]	@ 0x78
 8002838:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800283c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002840:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
 8002844:	e02e      	b.n	80028a4 <StartControlVel+0x2e4>
 8002846:	bf00      	nop
 8002848:	3a83126f 	.word	0x3a83126f
 800284c:	3b3972a6 	.word	0x3b3972a6
 8002850:	40efe864 	.word	0x40efe864
 8002854:	200005c4 	.word	0x200005c4
 8002858:	40012c00 	.word	0x40012c00
 800285c:	40013400 	.word	0x40013400
 8002860:	40014000 	.word	0x40014000
 8002864:	40014400 	.word	0x40014400
 8002868:	2000065c 	.word	0x2000065c
 800286c:	200006a8 	.word	0x200006a8
 8002870:	200006f4 	.word	0x200006f4
 8002874:	43480000 	.word	0x43480000
 8002878:	20000000 	.word	0x20000000
 800287c:	20000aa4 	.word	0x20000aa4
 8002880:	20000a9c 	.word	0x20000a9c
 8002884:	20000aa8 	.word	0x20000aa8
 8002888:	20000a94 	.word	0x20000a94
 800288c:	42480000 	.word	0x42480000
 8002890:	c2480000 	.word	0xc2480000
            else
                salida_PI[0] = velocidad_ref.u_1 - salida_PI[0];
 8002894:	ed97 7a1e 	vldr	s14, [r7, #120]	@ 0x78
 8002898:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800289c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028a0:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

            // limitador
            if (salida_PI[0] < -vel_maxima)
 80028a4:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 80028a8:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 80028ac:	eef1 7a67 	vneg.f32	s15, s15
 80028b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80028b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028b8:	d505      	bpl.n	80028c6 <StartControlVel+0x306>
                salida_PI[0] = -vel_maxima;
 80028ba:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 80028be:	eef1 7a67 	vneg.f32	s15, s15
 80028c2:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
            if (salida_PI[0] > vel_maxima)
 80028c6:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80028ca:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 80028ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80028d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028d6:	d502      	bpl.n	80028de <StartControlVel+0x31e>
                salida_PI[0] = vel_maxima;
 80028d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80028dc:	64bb      	str	r3, [r7, #72]	@ 0x48

            // Conversion: velocidad en rpm [(-195rpm)-(+195rpm)] -> duty [0-maxDuty]
            u_1_duty = (salida_PI[0] / vel_maxima) * (maxDuty / 2.0) + (maxDuty / 2.0);
 80028de:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 80028e2:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 80028e6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80028ea:	ee16 0a90 	vmov	r0, s13
 80028ee:	f7fd fe33 	bl	8000558 <__aeabi_f2d>
 80028f2:	4604      	mov	r4, r0
 80028f4:	460d      	mov	r5, r1
 80028f6:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80028fa:	4618      	mov	r0, r3
 80028fc:	f7fd fe1a 	bl	8000534 <__aeabi_i2d>
 8002900:	f04f 0200 	mov.w	r2, #0
 8002904:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002908:	f7fd ffa8 	bl	800085c <__aeabi_ddiv>
 800290c:	4602      	mov	r2, r0
 800290e:	460b      	mov	r3, r1
 8002910:	4620      	mov	r0, r4
 8002912:	4629      	mov	r1, r5
 8002914:	f7fd fe78 	bl	8000608 <__aeabi_dmul>
 8002918:	4602      	mov	r2, r0
 800291a:	460b      	mov	r3, r1
 800291c:	4614      	mov	r4, r2
 800291e:	461d      	mov	r5, r3
 8002920:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8002924:	4618      	mov	r0, r3
 8002926:	f7fd fe05 	bl	8000534 <__aeabi_i2d>
 800292a:	f04f 0200 	mov.w	r2, #0
 800292e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002932:	f7fd ff93 	bl	800085c <__aeabi_ddiv>
 8002936:	4602      	mov	r2, r0
 8002938:	460b      	mov	r3, r1
 800293a:	4620      	mov	r0, r4
 800293c:	4629      	mov	r1, r5
 800293e:	f7fd fcad 	bl	800029c <__adddf3>
 8002942:	4602      	mov	r2, r0
 8002944:	460b      	mov	r3, r1
 8002946:	4610      	mov	r0, r2
 8002948:	4619      	mov	r1, r3
 800294a:	f7fe f90d 	bl	8000b68 <__aeabi_d2iz>
 800294e:	4603      	mov	r3, r0
 8002950:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
//            u_1_duty = (velocidad_ref.u_1 / vel_maxima) * (maxDuty / 2.0) + (maxDuty / 2.0);
            if (((float)u_1_duty / (float)maxDuty < 0.6) && ((float)u_1_duty / (float)maxDuty > 0.4))
 8002954:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002958:	ee07 3a90 	vmov	s15, r3
 800295c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002960:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8002964:	ee07 3a90 	vmov	s15, r3
 8002968:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800296c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002970:	ee16 0a90 	vmov	r0, s13
 8002974:	f7fd fdf0 	bl	8000558 <__aeabi_f2d>
 8002978:	a3ed      	add	r3, pc, #948	@ (adr r3, 8002d30 <StartControlVel+0x770>)
 800297a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800297e:	f7fe f8b5 	bl	8000aec <__aeabi_dcmplt>
 8002982:	4603      	mov	r3, r0
 8002984:	2b00      	cmp	r3, #0
 8002986:	d023      	beq.n	80029d0 <StartControlVel+0x410>
 8002988:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800298c:	ee07 3a90 	vmov	s15, r3
 8002990:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002994:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8002998:	ee07 3a90 	vmov	s15, r3
 800299c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029a0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80029a4:	ee16 0a90 	vmov	r0, s13
 80029a8:	f7fd fdd6 	bl	8000558 <__aeabi_f2d>
 80029ac:	a3e2      	add	r3, pc, #904	@ (adr r3, 8002d38 <StartControlVel+0x778>)
 80029ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029b2:	f7fe f8b9 	bl	8000b28 <__aeabi_dcmpgt>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d009      	beq.n	80029d0 <StartControlVel+0x410>
            {
                u_1_duty = maxDuty/2;
 80029bc:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80029c0:	085b      	lsrs	r3, r3, #1
 80029c2:	b29b      	uxth	r3, r3
 80029c4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
	            H_1[0] = 0.0;
 80029c8:	f04f 0300 	mov.w	r3, #0
 80029cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80029ce:	e01a      	b.n	8002a06 <StartControlVel+0x446>
            }
            else if ((velocidad_ref.u_1 < 15.0) && (velocidad_ref.u_1 > -15.0))
 80029d0:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 80029d4:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 80029d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029e0:	d511      	bpl.n	8002a06 <StartControlVel+0x446>
 80029e2:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 80029e6:	eeba 7a0e 	vmov.f32	s14, #174	@ 0xc1700000 -15.0
 80029ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029f2:	dd08      	ble.n	8002a06 <StartControlVel+0x446>
			{
				u_1_duty = maxDuty/2;
 80029f4:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80029f8:	085b      	lsrs	r3, r3, #1
 80029fa:	b29b      	uxth	r3, r3
 80029fc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
	            H_1[0] = 0.0;
 8002a00:	f04f 0300 	mov.w	r3, #0
 8002a04:	62bb      	str	r3, [r7, #40]	@ 0x28
			}
            
            TIM8->CCR1 = u_1_duty;
 8002a06:	4ace      	ldr	r2, [pc, #824]	@ (8002d40 <StartControlVel+0x780>)
 8002a08:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002a0c:	6353      	str	r3, [r2, #52]	@ 0x34
            ////////////////////////////////////////////////////////////////////////////////////////////////////
            ////////////////// Rueda 2 ///////////////////////
            //////////////////////////////////////////////////

            /////////// Sentido de giro positivo /////////////
            if (velocidad_ref.u_2 >= 0.0)
 8002a0e:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002a12:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a1a:	db08      	blt.n	8002a2e <StartControlVel+0x46e>
            {
                error_velocidad.u_2 = velocidad_ref.u_2 - velocidad_medida.u_2;
 8002a1c:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 8002a20:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8002a24:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a28:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
 8002a2c:	e009      	b.n	8002a42 <StartControlVel+0x482>
            }
            /////////// Sentido de giro negativo /////////////
            else
            {
                error_velocidad.u_2 = -(velocidad_ref.u_2) - velocidad_medida.u_2;
 8002a2e:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002a32:	eeb1 7a67 	vneg.f32	s14, s15
 8002a36:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8002a3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a3e:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
            }
            // A partir de ac el control no distingue entre vel_ref positiva o negativa
            entrada_PI[1] = error_velocidad.u_2;
 8002a42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002a44:	65fb      	str	r3, [r7, #92]	@ 0x5c
            // Bloque P:
            P[1] = entrada_PI[1] * Kp;
 8002a46:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8002a4a:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 8002a4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a52:	edc7 7a03 	vstr	s15, [r7, #12]
            // Anti-windup -> el acumulador (integrador del PI) solo funcionar cuando el error de velocidad sea menor a 50rpm
            if ((error_velocidad.u_2 < 50.0) && (error_velocidad.u_2 > -50.0))
 8002a56:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8002a5a:	ed9f 7aba 	vldr	s14, [pc, #744]	@ 8002d44 <StartControlVel+0x784>
 8002a5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a66:	d511      	bpl.n	8002a8c <StartControlVel+0x4cc>
 8002a68:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8002a6c:	ed9f 7ab6 	vldr	s14, [pc, #728]	@ 8002d48 <StartControlVel+0x788>
 8002a70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a78:	dd08      	ble.n	8002a8c <StartControlVel+0x4cc>
                H[1] = entrada_PI[1] + H_1[1];
 8002a7a:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8002a7e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002a82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a86:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
 8002a8a:	e005      	b.n	8002a98 <StartControlVel+0x4d8>
            else
            {
                H[1] = 0.0;
 8002a8c:	f04f 0300 	mov.w	r3, #0
 8002a90:	63fb      	str	r3, [r7, #60]	@ 0x3c
                H_1[1] = 0.0;
 8002a92:	f04f 0300 	mov.w	r3, #0
 8002a96:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            // Bloque I:
            I[1] = Kt * (H[1] + H_1[1]);
 8002a98:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8002a9c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002aa0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002aa4:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8002aa8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002aac:	edc7 7a07 	vstr	s15, [r7, #28]
            // Sumo la parte proporcional e integral para obtener el PI completo
            salida_PI[1] = P[1] + I[1];
 8002ab0:	ed97 7a03 	vldr	s14, [r7, #12]
 8002ab4:	edd7 7a07 	vldr	s15, [r7, #28]
 8002ab8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002abc:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
            H_1[1] = H[1];
 8002ac0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ac2:	62fb      	str	r3, [r7, #44]	@ 0x2c


            if (velocidad_ref.u_2 >= 0.0)
 8002ac4:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002ac8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002acc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ad0:	db08      	blt.n	8002ae4 <StartControlVel+0x524>
                salida_PI[1] = velocidad_ref.u_2 + salida_PI[1];
 8002ad2:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 8002ad6:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8002ada:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ade:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
 8002ae2:	e007      	b.n	8002af4 <StartControlVel+0x534>
            else
                salida_PI[1] = velocidad_ref.u_2 - salida_PI[1];
 8002ae4:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 8002ae8:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8002aec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002af0:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c

            // limitador
            if (salida_PI[1] < -vel_maxima)
 8002af4:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8002af8:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8002afc:	eef1 7a67 	vneg.f32	s15, s15
 8002b00:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b08:	d502      	bpl.n	8002b10 <StartControlVel+0x550>
                salida_PI[1] = vel_maxima;
 8002b0a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002b0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
            if (salida_PI[1] > vel_maxima)
 8002b10:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8002b14:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 8002b18:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b20:	d502      	bpl.n	8002b28 <StartControlVel+0x568>
                salida_PI[1] = vel_maxima;
 8002b22:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002b26:	64fb      	str	r3, [r7, #76]	@ 0x4c

            // Conversion: velocidad en rpm [(-195rpm)-(+195rpm)] -> duty [0-maxDuty]
            u_2_duty = (salida_PI[1] / vel_maxima) * (maxDuty / 2.0) + (maxDuty / 2.0);
 8002b28:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8002b2c:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8002b30:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002b34:	ee16 0a90 	vmov	r0, s13
 8002b38:	f7fd fd0e 	bl	8000558 <__aeabi_f2d>
 8002b3c:	4604      	mov	r4, r0
 8002b3e:	460d      	mov	r5, r1
 8002b40:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8002b44:	4618      	mov	r0, r3
 8002b46:	f7fd fcf5 	bl	8000534 <__aeabi_i2d>
 8002b4a:	f04f 0200 	mov.w	r2, #0
 8002b4e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002b52:	f7fd fe83 	bl	800085c <__aeabi_ddiv>
 8002b56:	4602      	mov	r2, r0
 8002b58:	460b      	mov	r3, r1
 8002b5a:	4620      	mov	r0, r4
 8002b5c:	4629      	mov	r1, r5
 8002b5e:	f7fd fd53 	bl	8000608 <__aeabi_dmul>
 8002b62:	4602      	mov	r2, r0
 8002b64:	460b      	mov	r3, r1
 8002b66:	4614      	mov	r4, r2
 8002b68:	461d      	mov	r5, r3
 8002b6a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f7fd fce0 	bl	8000534 <__aeabi_i2d>
 8002b74:	f04f 0200 	mov.w	r2, #0
 8002b78:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002b7c:	f7fd fe6e 	bl	800085c <__aeabi_ddiv>
 8002b80:	4602      	mov	r2, r0
 8002b82:	460b      	mov	r3, r1
 8002b84:	4620      	mov	r0, r4
 8002b86:	4629      	mov	r1, r5
 8002b88:	f7fd fb88 	bl	800029c <__adddf3>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	460b      	mov	r3, r1
 8002b90:	4610      	mov	r0, r2
 8002b92:	4619      	mov	r1, r3
 8002b94:	f7fd ffe8 	bl	8000b68 <__aeabi_d2iz>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
//            u_2_duty = (velocidad_ref.u_2 / vel_maxima) * (maxDuty / 2.0) + (maxDuty / 2.0);
            if (((float)u_2_duty / (float)maxDuty < 0.6) && ((float)u_2_duty / (float)maxDuty > 0.4))
 8002b9e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002ba2:	ee07 3a90 	vmov	s15, r3
 8002ba6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002baa:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8002bae:	ee07 3a90 	vmov	s15, r3
 8002bb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bb6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002bba:	ee16 0a90 	vmov	r0, s13
 8002bbe:	f7fd fccb 	bl	8000558 <__aeabi_f2d>
 8002bc2:	a35b      	add	r3, pc, #364	@ (adr r3, 8002d30 <StartControlVel+0x770>)
 8002bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bc8:	f7fd ff90 	bl	8000aec <__aeabi_dcmplt>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d023      	beq.n	8002c1a <StartControlVel+0x65a>
 8002bd2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002bd6:	ee07 3a90 	vmov	s15, r3
 8002bda:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002bde:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8002be2:	ee07 3a90 	vmov	s15, r3
 8002be6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bea:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002bee:	ee16 0a90 	vmov	r0, s13
 8002bf2:	f7fd fcb1 	bl	8000558 <__aeabi_f2d>
 8002bf6:	a350      	add	r3, pc, #320	@ (adr r3, 8002d38 <StartControlVel+0x778>)
 8002bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bfc:	f7fd ff94 	bl	8000b28 <__aeabi_dcmpgt>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d009      	beq.n	8002c1a <StartControlVel+0x65a>
            {
                u_2_duty = maxDuty / 2;
 8002c06:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8002c0a:	085b      	lsrs	r3, r3, #1
 8002c0c:	b29b      	uxth	r3, r3
 8002c0e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
	            H_1[1] = 0.0;
 8002c12:	f04f 0300 	mov.w	r3, #0
 8002c16:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c18:	e01a      	b.n	8002c50 <StartControlVel+0x690>
            }

            else if ((velocidad_ref.u_2 < 15.0) && (velocidad_ref.u_2 > -15.0))
 8002c1a:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002c1e:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8002c22:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c2a:	d511      	bpl.n	8002c50 <StartControlVel+0x690>
 8002c2c:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002c30:	eeba 7a0e 	vmov.f32	s14, #174	@ 0xc1700000 -15.0
 8002c34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c3c:	dd08      	ble.n	8002c50 <StartControlVel+0x690>
            {
            	u_2_duty = maxDuty / 2;
 8002c3e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8002c42:	085b      	lsrs	r3, r3, #1
 8002c44:	b29b      	uxth	r3, r3
 8002c46:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
	            H_1[1] = 0.0;
 8002c4a:	f04f 0300 	mov.w	r3, #0
 8002c4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            TIM16->CCR1 = u_2_duty;
 8002c50:	4a3e      	ldr	r2, [pc, #248]	@ (8002d4c <StartControlVel+0x78c>)
 8002c52:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002c56:	6353      	str	r3, [r2, #52]	@ 0x34
            ////////////////////////////////////////////////////////////////////////////////////////////////////
            ////////////////// Rueda3 ///////////////////////
            //////////////////////////////////////////////////

            /////////// Sentido de giro positivo /////////////
            if (velocidad_ref.u_3 >= 0.0)
 8002c58:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002c5c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c64:	db08      	blt.n	8002c78 <StartControlVel+0x6b8>
            {
                error_velocidad.u_3 = velocidad_ref.u_3 - velocidad_medida.u_3;
 8002c66:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8002c6a:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8002c6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c72:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
 8002c76:	e009      	b.n	8002c8c <StartControlVel+0x6cc>
            }
            /////////// Sentido de giro negativo /////////////
            else
            {
                error_velocidad.u_3 = -(velocidad_ref.u_3) - velocidad_medida.u_3;
 8002c78:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002c7c:	eeb1 7a67 	vneg.f32	s14, s15
 8002c80:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8002c84:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c88:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
            }
            // A partir de ac el control no distingue entre vel_ref positiva o negativa
            entrada_PI[2] = error_velocidad.u_3;
 8002c8c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002c8e:	663b      	str	r3, [r7, #96]	@ 0x60
            // Bloque P:
            P[2] = entrada_PI[2] * Kp;
 8002c90:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8002c94:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 8002c98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c9c:	edc7 7a04 	vstr	s15, [r7, #16]
            // Anti-windup -> el acumulador (integrador del PI) solo funcionar cuando el error de velocidad sea menor a 50rpm
            if ((error_velocidad.u_3 < 50.0) && (error_velocidad.u_3 > -50.0))
 8002ca0:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8002ca4:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8002d44 <StartControlVel+0x784>
 8002ca8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cb0:	d511      	bpl.n	8002cd6 <StartControlVel+0x716>
 8002cb2:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8002cb6:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8002d48 <StartControlVel+0x788>
 8002cba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cc2:	dd08      	ble.n	8002cd6 <StartControlVel+0x716>
                H[2] = entrada_PI[2] + H_1[2];
 8002cc4:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8002cc8:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002ccc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cd0:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
 8002cd4:	e005      	b.n	8002ce2 <StartControlVel+0x722>
            else
            {
                H[2] = 0.0;
 8002cd6:	f04f 0300 	mov.w	r3, #0
 8002cda:	643b      	str	r3, [r7, #64]	@ 0x40
                H_1[2] = 0.0;
 8002cdc:	f04f 0300 	mov.w	r3, #0
 8002ce0:	633b      	str	r3, [r7, #48]	@ 0x30
            }
            // Bloque I:
            I[2] = Kt * (H[2] + H_1[2]);
 8002ce2:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8002ce6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002cea:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002cee:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8002cf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cf6:	edc7 7a08 	vstr	s15, [r7, #32]
            // Sumo la parte proporcional e integral para obtener el PI completo
            salida_PI[2] = P[2] + I[2];
 8002cfa:	ed97 7a04 	vldr	s14, [r7, #16]
 8002cfe:	edd7 7a08 	vldr	s15, [r7, #32]
 8002d02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d06:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
            H_1[2] = H[2];
 8002d0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d0c:	633b      	str	r3, [r7, #48]	@ 0x30

            if (velocidad_ref.u_3 >= 0.0)
 8002d0e:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002d12:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002d16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d1a:	db19      	blt.n	8002d50 <StartControlVel+0x790>
                salida_PI[2] = velocidad_ref.u_3 + salida_PI[2];
 8002d1c:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8002d20:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8002d24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d28:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
 8002d2c:	e018      	b.n	8002d60 <StartControlVel+0x7a0>
 8002d2e:	bf00      	nop
 8002d30:	33333333 	.word	0x33333333
 8002d34:	3fe33333 	.word	0x3fe33333
 8002d38:	9999999a 	.word	0x9999999a
 8002d3c:	3fd99999 	.word	0x3fd99999
 8002d40:	40013400 	.word	0x40013400
 8002d44:	42480000 	.word	0x42480000
 8002d48:	c2480000 	.word	0xc2480000
 8002d4c:	40014400 	.word	0x40014400
            else
                salida_PI[2] = velocidad_ref.u_3 - salida_PI[2];
 8002d50:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8002d54:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8002d58:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d5c:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50

            // limitador
            if (salida_PI[2] < -vel_maxima)
 8002d60:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8002d64:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8002d68:	eef1 7a67 	vneg.f32	s15, s15
 8002d6c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d74:	d505      	bpl.n	8002d82 <StartControlVel+0x7c2>
                salida_PI[2] = -vel_maxima;
 8002d76:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8002d7a:	eef1 7a67 	vneg.f32	s15, s15
 8002d7e:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
            if (salida_PI[2] > vel_maxima)
 8002d82:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8002d86:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 8002d8a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d92:	d502      	bpl.n	8002d9a <StartControlVel+0x7da>
                salida_PI[2] = vel_maxima;
 8002d94:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002d98:	653b      	str	r3, [r7, #80]	@ 0x50

            // Conversion: velocidad en rpm [(-195rpm)-(+195rpm)] -> duty [0-maxDuty]
            u_3_duty = (salida_PI[2] / vel_maxima) * (maxDuty / 2.0) + (maxDuty / 2.0);
 8002d9a:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8002d9e:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8002da2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002da6:	ee16 0a90 	vmov	r0, s13
 8002daa:	f7fd fbd5 	bl	8000558 <__aeabi_f2d>
 8002dae:	4604      	mov	r4, r0
 8002db0:	460d      	mov	r5, r1
 8002db2:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8002db6:	4618      	mov	r0, r3
 8002db8:	f7fd fbbc 	bl	8000534 <__aeabi_i2d>
 8002dbc:	f04f 0200 	mov.w	r2, #0
 8002dc0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002dc4:	f7fd fd4a 	bl	800085c <__aeabi_ddiv>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	460b      	mov	r3, r1
 8002dcc:	4620      	mov	r0, r4
 8002dce:	4629      	mov	r1, r5
 8002dd0:	f7fd fc1a 	bl	8000608 <__aeabi_dmul>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	460b      	mov	r3, r1
 8002dd8:	4614      	mov	r4, r2
 8002dda:	461d      	mov	r5, r3
 8002ddc:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8002de0:	4618      	mov	r0, r3
 8002de2:	f7fd fba7 	bl	8000534 <__aeabi_i2d>
 8002de6:	f04f 0200 	mov.w	r2, #0
 8002dea:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002dee:	f7fd fd35 	bl	800085c <__aeabi_ddiv>
 8002df2:	4602      	mov	r2, r0
 8002df4:	460b      	mov	r3, r1
 8002df6:	4620      	mov	r0, r4
 8002df8:	4629      	mov	r1, r5
 8002dfa:	f7fd fa4f 	bl	800029c <__adddf3>
 8002dfe:	4602      	mov	r2, r0
 8002e00:	460b      	mov	r3, r1
 8002e02:	4610      	mov	r0, r2
 8002e04:	4619      	mov	r1, r3
 8002e06:	f7fd feaf 	bl	8000b68 <__aeabi_d2iz>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
//            u_3_duty = (velocidad_ref.u_3 / vel_maxima) * (maxDuty / 2.0) + (maxDuty / 2./0);
            if (((float)u_3_duty / (float)maxDuty < 0.6) && ((float)u_3_duty / (float)maxDuty > 0.4))
 8002e10:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e14:	ee07 3a90 	vmov	s15, r3
 8002e18:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e1c:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8002e20:	ee07 3a90 	vmov	s15, r3
 8002e24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e28:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002e2c:	ee16 0a90 	vmov	r0, s13
 8002e30:	f7fd fb92 	bl	8000558 <__aeabi_f2d>
 8002e34:	a3bc      	add	r3, pc, #752	@ (adr r3, 8003128 <StartControlVel+0xb68>)
 8002e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e3a:	f7fd fe57 	bl	8000aec <__aeabi_dcmplt>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d023      	beq.n	8002e8c <StartControlVel+0x8cc>
 8002e44:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e48:	ee07 3a90 	vmov	s15, r3
 8002e4c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e50:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8002e54:	ee07 3a90 	vmov	s15, r3
 8002e58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e5c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002e60:	ee16 0a90 	vmov	r0, s13
 8002e64:	f7fd fb78 	bl	8000558 <__aeabi_f2d>
 8002e68:	a3b1      	add	r3, pc, #708	@ (adr r3, 8003130 <StartControlVel+0xb70>)
 8002e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e6e:	f7fd fe5b 	bl	8000b28 <__aeabi_dcmpgt>
 8002e72:	4603      	mov	r3, r0
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d009      	beq.n	8002e8c <StartControlVel+0x8cc>
            {
                u_3_duty = maxDuty / 2;
 8002e78:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8002e7c:	085b      	lsrs	r3, r3, #1
 8002e7e:	b29b      	uxth	r3, r3
 8002e80:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
	            H_1[2] = 0.0;
 8002e84:	f04f 0300 	mov.w	r3, #0
 8002e88:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e8a:	e01a      	b.n	8002ec2 <StartControlVel+0x902>
            }
            else if ((velocidad_ref.u_3 < 15.0) && (velocidad_ref.u_3 > -15.0))
 8002e8c:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002e90:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8002e94:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e9c:	d511      	bpl.n	8002ec2 <StartControlVel+0x902>
 8002e9e:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002ea2:	eeba 7a0e 	vmov.f32	s14, #174	@ 0xc1700000 -15.0
 8002ea6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002eaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eae:	dd08      	ble.n	8002ec2 <StartControlVel+0x902>
            {
            	u_3_duty = maxDuty / 2;
 8002eb0:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8002eb4:	085b      	lsrs	r3, r3, #1
 8002eb6:	b29b      	uxth	r3, r3
 8002eb8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
	            H_1[2] = 0.0;
 8002ebc:	f04f 0300 	mov.w	r3, #0
 8002ec0:	633b      	str	r3, [r7, #48]	@ 0x30
            }
            TIM15->CCR1 = u_3_duty;
 8002ec2:	4a9d      	ldr	r2, [pc, #628]	@ (8003138 <StartControlVel+0xb78>)
 8002ec4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002ec8:	6353      	str	r3, [r2, #52]	@ 0x34
            ////////////////////////////////////////////////////////////////////////////////////////////////////
            ////////////////// Rueda 4 ///////////////////////
            //////////////////////////////////////////////////

            /////////// Sentido de giro positivo /////////////
            if (velocidad_ref.u_4 >= 0.0)
 8002eca:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8002ece:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ed2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ed6:	db08      	blt.n	8002eea <StartControlVel+0x92a>
            {
                error_velocidad.u_4 = velocidad_ref.u_4 - velocidad_medida.u_4;
 8002ed8:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 8002edc:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8002ee0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ee4:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
 8002ee8:	e009      	b.n	8002efe <StartControlVel+0x93e>
            }
            /////////// Sentido de giro negativo /////////////
            else
            {
                error_velocidad.u_4 = -(velocidad_ref.u_4) - velocidad_medida.u_4;
 8002eea:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8002eee:	eeb1 7a67 	vneg.f32	s14, s15
 8002ef2:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8002ef6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002efa:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
            }
            // A partir de ac el control no distingue entre vel_ref positiva o negativa
            entrada_PI[3] = error_velocidad.u_4;
 8002efe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f00:	667b      	str	r3, [r7, #100]	@ 0x64
            // Bloque P:
            P[3] = entrada_PI[3] * Kp;
 8002f02:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 8002f06:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 8002f0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f0e:	edc7 7a05 	vstr	s15, [r7, #20]
            // Anti-windup -> el acumulador (integrador del PI) solo funcionar cuando el error de velocidad sea menor a 50rpm
            if ((error_velocidad.u_4 < 50.0) && (error_velocidad.u_4 > -50.0))
 8002f12:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002f16:	ed9f 7a89 	vldr	s14, [pc, #548]	@ 800313c <StartControlVel+0xb7c>
 8002f1a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f22:	d511      	bpl.n	8002f48 <StartControlVel+0x988>
 8002f24:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002f28:	ed9f 7a85 	vldr	s14, [pc, #532]	@ 8003140 <StartControlVel+0xb80>
 8002f2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f34:	dd08      	ble.n	8002f48 <StartControlVel+0x988>
                H[3] = entrada_PI[3] + H_1[3];
 8002f36:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 8002f3a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002f3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f42:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
 8002f46:	e005      	b.n	8002f54 <StartControlVel+0x994>
            else
            {
                H[3] = 0.0;
 8002f48:	f04f 0300 	mov.w	r3, #0
 8002f4c:	647b      	str	r3, [r7, #68]	@ 0x44
                H_1[3] = 0.0;
 8002f4e:	f04f 0300 	mov.w	r3, #0
 8002f52:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            // Bloque I:
            I[3] = Kt * (H[3] + H_1[3]);
 8002f54:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8002f58:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002f5c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f60:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8002f64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f68:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            // Sumo la parte proporcional e integral para obtener el PI completo
            salida_PI[3] = P[3] + I[3];
 8002f6c:	ed97 7a05 	vldr	s14, [r7, #20]
 8002f70:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002f74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f78:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
            H_1[3] = H[3];
 8002f7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f7e:	637b      	str	r3, [r7, #52]	@ 0x34

            if (velocidad_ref.u_4 >= 0.0)
 8002f80:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8002f84:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f8c:	db08      	blt.n	8002fa0 <StartControlVel+0x9e0>
                salida_PI[3] = velocidad_ref.u_4 + salida_PI[3];
 8002f8e:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 8002f92:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002f96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f9a:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
 8002f9e:	e007      	b.n	8002fb0 <StartControlVel+0x9f0>
            else
                salida_PI[3] = velocidad_ref.u_4 - salida_PI[3];
 8002fa0:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 8002fa4:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002fa8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fac:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

            // limitador
            if (salida_PI[3] < -vel_maxima)
 8002fb0:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8002fb4:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8002fb8:	eef1 7a67 	vneg.f32	s15, s15
 8002fbc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002fc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fc4:	d505      	bpl.n	8002fd2 <StartControlVel+0xa12>
                salida_PI[3] = -vel_maxima;
 8002fc6:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8002fca:	eef1 7a67 	vneg.f32	s15, s15
 8002fce:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
            if (salida_PI[3] > vel_maxima)
 8002fd2:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002fd6:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 8002fda:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002fde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fe2:	d502      	bpl.n	8002fea <StartControlVel+0xa2a>
                salida_PI[3] = vel_maxima;
 8002fe4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002fe8:	657b      	str	r3, [r7, #84]	@ 0x54

            // Conversion: velocidad en rpm [(-195rpm)-(+195rpm)] -> duty [0-maxDuty]
            u_4_duty = (salida_PI[3] / vel_maxima) * (maxDuty / 2.0) + (maxDuty / 2.0);
 8002fea:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8002fee:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8002ff2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002ff6:	ee16 0a90 	vmov	r0, s13
 8002ffa:	f7fd faad 	bl	8000558 <__aeabi_f2d>
 8002ffe:	4604      	mov	r4, r0
 8003000:	460d      	mov	r5, r1
 8003002:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8003006:	4618      	mov	r0, r3
 8003008:	f7fd fa94 	bl	8000534 <__aeabi_i2d>
 800300c:	f04f 0200 	mov.w	r2, #0
 8003010:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003014:	f7fd fc22 	bl	800085c <__aeabi_ddiv>
 8003018:	4602      	mov	r2, r0
 800301a:	460b      	mov	r3, r1
 800301c:	4620      	mov	r0, r4
 800301e:	4629      	mov	r1, r5
 8003020:	f7fd faf2 	bl	8000608 <__aeabi_dmul>
 8003024:	4602      	mov	r2, r0
 8003026:	460b      	mov	r3, r1
 8003028:	4614      	mov	r4, r2
 800302a:	461d      	mov	r5, r3
 800302c:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8003030:	4618      	mov	r0, r3
 8003032:	f7fd fa7f 	bl	8000534 <__aeabi_i2d>
 8003036:	f04f 0200 	mov.w	r2, #0
 800303a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800303e:	f7fd fc0d 	bl	800085c <__aeabi_ddiv>
 8003042:	4602      	mov	r2, r0
 8003044:	460b      	mov	r3, r1
 8003046:	4620      	mov	r0, r4
 8003048:	4629      	mov	r1, r5
 800304a:	f7fd f927 	bl	800029c <__adddf3>
 800304e:	4602      	mov	r2, r0
 8003050:	460b      	mov	r3, r1
 8003052:	4610      	mov	r0, r2
 8003054:	4619      	mov	r1, r3
 8003056:	f7fd fd87 	bl	8000b68 <__aeabi_d2iz>
 800305a:	4603      	mov	r3, r0
 800305c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
//            u_4_duty = (velocidad_ref.u_4 / vel_maxima) * (maxDuty / 2.0) + (maxDuty / 2.0);
            if (((float)u_4_duty / (float)maxDuty < 0.6) && ((float)u_4_duty / (float)maxDuty > 0.4))
 8003060:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003064:	ee07 3a90 	vmov	s15, r3
 8003068:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800306c:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8003070:	ee07 3a90 	vmov	s15, r3
 8003074:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003078:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800307c:	ee16 0a90 	vmov	r0, s13
 8003080:	f7fd fa6a 	bl	8000558 <__aeabi_f2d>
 8003084:	a328      	add	r3, pc, #160	@ (adr r3, 8003128 <StartControlVel+0xb68>)
 8003086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800308a:	f7fd fd2f 	bl	8000aec <__aeabi_dcmplt>
 800308e:	4603      	mov	r3, r0
 8003090:	2b00      	cmp	r3, #0
 8003092:	d023      	beq.n	80030dc <StartControlVel+0xb1c>
 8003094:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003098:	ee07 3a90 	vmov	s15, r3
 800309c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80030a0:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80030a4:	ee07 3a90 	vmov	s15, r3
 80030a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030ac:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80030b0:	ee16 0a90 	vmov	r0, s13
 80030b4:	f7fd fa50 	bl	8000558 <__aeabi_f2d>
 80030b8:	a31d      	add	r3, pc, #116	@ (adr r3, 8003130 <StartControlVel+0xb70>)
 80030ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030be:	f7fd fd33 	bl	8000b28 <__aeabi_dcmpgt>
 80030c2:	4603      	mov	r3, r0
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d009      	beq.n	80030dc <StartControlVel+0xb1c>
            {
                u_4_duty = maxDuty / 2;
 80030c8:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80030cc:	085b      	lsrs	r3, r3, #1
 80030ce:	b29b      	uxth	r3, r3
 80030d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
	            H_1[3] = 0.0;
 80030d4:	f04f 0300 	mov.w	r3, #0
 80030d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80030da:	e01a      	b.n	8003112 <StartControlVel+0xb52>
            }
            else if ((velocidad_ref.u_4 < 15.0) && (velocidad_ref.u_4 > -15.0))
 80030dc:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 80030e0:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 80030e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030ec:	d511      	bpl.n	8003112 <StartControlVel+0xb52>
 80030ee:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 80030f2:	eeba 7a0e 	vmov.f32	s14, #174	@ 0xc1700000 -15.0
 80030f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030fe:	dd08      	ble.n	8003112 <StartControlVel+0xb52>
            {
            	u_4_duty = maxDuty / 2;
 8003100:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8003104:	085b      	lsrs	r3, r3, #1
 8003106:	b29b      	uxth	r3, r3
 8003108:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
	            H_1[3] = 0.0;
 800310c:	f04f 0300 	mov.w	r3, #0
 8003110:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            TIM1->CCR1 = u_4_duty;
 8003112:	4a0c      	ldr	r2, [pc, #48]	@ (8003144 <StartControlVel+0xb84>)
 8003114:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003118:	6353      	str	r3, [r2, #52]	@ 0x34
        //     entrada_PI[2] = salida_PI[2] = H[2] = H_1[2] = I[2] = P[2] = 0;
        //     entrada_PI[3] = salida_PI[3] = H[3] = H_1[3] = I[3] = P[3] = 0;
        // }
        ///////////////////////////////////////////////////////////////////////////

        osDelay(1);
 800311a:	2001      	movs	r0, #1
 800311c:	f00a f9cc 	bl	800d4b8 <osDelay>
	if (state == RUN_State){
 8003120:	f7ff bafd 	b.w	800271e <StartControlVel+0x15e>
 8003124:	f3af 8000 	nop.w
 8003128:	33333333 	.word	0x33333333
 800312c:	3fe33333 	.word	0x3fe33333
 8003130:	9999999a 	.word	0x9999999a
 8003134:	3fd99999 	.word	0x3fd99999
 8003138:	40014000 	.word	0x40014000
 800313c:	42480000 	.word	0x42480000
 8003140:	c2480000 	.word	0xc2480000
 8003144:	40012c00 	.word	0x40012c00

08003148 <StartMeasureAccel>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMeasureAccel */
void StartMeasureAccel(void const * argument)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b088      	sub	sp, #32
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMeasureAccel */
	s_Aceleracion aceleracion;
//	char str[100];
	int16_t valor;
	uint8_t data_tx[2] ={0,0};
 8003150:	2300      	movs	r3, #0
 8003152:	81bb      	strh	r3, [r7, #12]
	uint8_t data_rx[2] ={0,0};
 8003154:	2300      	movs	r3, #0
 8003156:	813b      	strh	r3, [r7, #8]
    // Configuracion de la imu: reiniciar, leer los valores actuales y aplicarle un offset a cada parametro.
    // ACLARACION: Si el MSB = 0 de la trama, se realiza lectura. Si MSB = 1, se realiza escritura.
    ////////////////////

    // Reseteo. Setear GLOB_CMD[1] = 1.
    data_tx[0] = 0xBE;     // byte MAS significativo del DIN para realizar "Restoring Factory Calibration"
 8003158:	23be      	movs	r3, #190	@ 0xbe
 800315a:	733b      	strb	r3, [r7, #12]
    data_tx[1] = 0x02;     // byte MENOS significativo del DIN para realizar "Restoring Factory Calibration"
 800315c:	2302      	movs	r3, #2
 800315e:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(SPI1_SS_GPIO_Port, SPI1_SS_Pin, GPIO_PIN_RESET); // Habilitar el chip select
 8003160:	2200      	movs	r2, #0
 8003162:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003166:	489e      	ldr	r0, [pc, #632]	@ (80033e0 <StartMeasureAccel+0x298>)
 8003168:	f003 fa72 	bl	8006650 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, data_tx, 2, 500); // Envio comando de reseteo
 800316c:	f107 010c 	add.w	r1, r7, #12
 8003170:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8003174:	2202      	movs	r2, #2
 8003176:	489b      	ldr	r0, [pc, #620]	@ (80033e4 <StartMeasureAccel+0x29c>)
 8003178:	f006 fb15 	bl	80097a6 <HAL_SPI_Transmit>
    HAL_Delay(100); // Espero los 50 ms que tarda el sensor en terminar el reseteo
 800317c:	2064      	movs	r0, #100	@ 0x64
 800317e:	f001 f981 	bl	8004484 <HAL_Delay>
    
    // Calibracion automatica. Setear GLOB_CMD[0] = 1.
    data_tx[0] = 0xBE;     // byte MAS significativo del DIN para realizar "Gyroscope Automatic Bias Null Calibration	"
 8003182:	23be      	movs	r3, #190	@ 0xbe
 8003184:	733b      	strb	r3, [r7, #12]
    data_tx[1] = 0x01;     // byte MENOS significativo del DIN para realizar "Gyroscope Automatic Bias Null Calibration"
 8003186:	2301      	movs	r3, #1
 8003188:	737b      	strb	r3, [r7, #13]
    HAL_SPI_Transmit(&hspi1, data_tx, 2, 500); // Envio comando de reseteo
 800318a:	f107 010c 	add.w	r1, r7, #12
 800318e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8003192:	2202      	movs	r2, #2
 8003194:	4893      	ldr	r0, [pc, #588]	@ (80033e4 <StartMeasureAccel+0x29c>)
 8003196:	f006 fb06 	bl	80097a6 <HAL_SPI_Transmit>
    HAL_Delay(100); // Espero los 50 ms que tarda el sensor en terminar el reseteo
 800319a:	2064      	movs	r0, #100	@ 0x64
 800319c:	f001 f972 	bl	8004484 <HAL_Delay>

    // declaracion de bandera
    uint8_t flag_adis16364_error = 0;
 80031a0:	2300      	movs	r3, #0
 80031a2:	77fb      	strb	r3, [r7, #31]

    HAL_GPIO_WritePin(SPI1_SS_GPIO_Port, SPI1_SS_Pin, GPIO_PIN_SET); // Deshabilitar el chip select
 80031a4:	2201      	movs	r2, #1
 80031a6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80031aa:	488d      	ldr	r0, [pc, #564]	@ (80033e0 <StartMeasureAccel+0x298>)
 80031ac:	f003 fa50 	bl	8006650 <HAL_GPIO_WritePin>

    xSemaphoreGive( myBinarySemAccelTxHandle );
 80031b0:	4b8d      	ldr	r3, [pc, #564]	@ (80033e8 <StartMeasureAccel+0x2a0>)
 80031b2:	6818      	ldr	r0, [r3, #0]
 80031b4:	2300      	movs	r3, #0
 80031b6:	2200      	movs	r2, #0
 80031b8:	2100      	movs	r1, #0
 80031ba:	f00a fbe3 	bl	800d984 <xQueueGenericSend>
  /* Infinite loop */
  for(;;)
  {
	  if ( state == RUN_State){
 80031be:	4b8b      	ldr	r3, [pc, #556]	@ (80033ec <StartMeasureAccel+0x2a4>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	2b01      	cmp	r3, #1
 80031c4:	f040 8161 	bne.w	800348a <StartMeasureAccel+0x342>
          // Leo rotaciones
          // Leo XGYRO_OUT
        data_tx[0] = ADIS16364_XGYRO_OUT;
 80031c8:	2304      	movs	r3, #4
 80031ca:	733b      	strb	r3, [r7, #12]
        HAL_SPI_Transmit(&hspi1, data_tx, 2, 200);
 80031cc:	f107 010c 	add.w	r1, r7, #12
 80031d0:	23c8      	movs	r3, #200	@ 0xc8
 80031d2:	2202      	movs	r2, #2
 80031d4:	4883      	ldr	r0, [pc, #524]	@ (80033e4 <StartMeasureAccel+0x29c>)
 80031d6:	f006 fae6 	bl	80097a6 <HAL_SPI_Transmit>
        if (HAL_SPI_Receive(&hspi1, data_rx, 2, 200) == HAL_OK)
 80031da:	f107 0108 	add.w	r1, r7, #8
 80031de:	23c8      	movs	r3, #200	@ 0xc8
 80031e0:	2202      	movs	r2, #2
 80031e2:	4880      	ldr	r0, [pc, #512]	@ (80033e4 <StartMeasureAccel+0x29c>)
 80031e4:	f006 fc54 	bl	8009a90 <HAL_SPI_Receive>
 80031e8:	4603      	mov	r3, r0
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d120      	bne.n	8003230 <StartMeasureAccel+0xe8>
        {
            valor = (data_rx[0] & 0x3F) << 8 | (data_rx[1]);
 80031ee:	7a3b      	ldrb	r3, [r7, #8]
 80031f0:	b21b      	sxth	r3, r3
 80031f2:	021b      	lsls	r3, r3, #8
 80031f4:	b21b      	sxth	r3, r3
 80031f6:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 80031fa:	b21a      	sxth	r2, r3
 80031fc:	7a7b      	ldrb	r3, [r7, #9]
 80031fe:	b21b      	sxth	r3, r3
 8003200:	4313      	orrs	r3, r2
 8003202:	83bb      	strh	r3, [r7, #28]
            valor = (int16_t)(valor | (valor & 0x2000) << 1 | (valor & 0x2000) << 2);
 8003204:	8bbb      	ldrh	r3, [r7, #28]
 8003206:	005b      	lsls	r3, r3, #1
 8003208:	b21b      	sxth	r3, r3
 800320a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800320e:	b21a      	sxth	r2, r3
 8003210:	8bbb      	ldrh	r3, [r7, #28]
 8003212:	4313      	orrs	r3, r2
 8003214:	b21a      	sxth	r2, r3
 8003216:	8bbb      	ldrh	r3, [r7, #28]
 8003218:	009b      	lsls	r3, r3, #2
 800321a:	b21b      	sxth	r3, r3
 800321c:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003220:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8003224:	b21b      	sxth	r3, r3
 8003226:	4313      	orrs	r3, r2
 8003228:	83bb      	strh	r3, [r7, #28]
            
            // Guardo valor en la estructura de aceleracion.
            aceleracion.phi_m[0] = valor;
 800322a:	8bbb      	ldrh	r3, [r7, #28]
 800322c:	823b      	strh	r3, [r7, #16]
 800322e:	e001      	b.n	8003234 <StartMeasureAccel+0xec>
        }
        else
        {
            flag_adis16364_error = 1;
 8003230:	2301      	movs	r3, #1
 8003232:	77fb      	strb	r3, [r7, #31]
        }

        // Leo YGYRO_OUT
        data_tx[0] = ADIS16364_YGYRO_OUT;
 8003234:	2306      	movs	r3, #6
 8003236:	733b      	strb	r3, [r7, #12]
        HAL_SPI_Transmit(&hspi1, data_tx, 2, 200);
 8003238:	f107 010c 	add.w	r1, r7, #12
 800323c:	23c8      	movs	r3, #200	@ 0xc8
 800323e:	2202      	movs	r2, #2
 8003240:	4868      	ldr	r0, [pc, #416]	@ (80033e4 <StartMeasureAccel+0x29c>)
 8003242:	f006 fab0 	bl	80097a6 <HAL_SPI_Transmit>
        if (HAL_SPI_Receive(&hspi1, data_rx, 2, 200) == HAL_OK){
 8003246:	f107 0108 	add.w	r1, r7, #8
 800324a:	23c8      	movs	r3, #200	@ 0xc8
 800324c:	2202      	movs	r2, #2
 800324e:	4865      	ldr	r0, [pc, #404]	@ (80033e4 <StartMeasureAccel+0x29c>)
 8003250:	f006 fc1e 	bl	8009a90 <HAL_SPI_Receive>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	d120      	bne.n	800329c <StartMeasureAccel+0x154>
            valor = (data_rx[0] & 0x3F) << 8 | (data_rx[1]);
 800325a:	7a3b      	ldrb	r3, [r7, #8]
 800325c:	b21b      	sxth	r3, r3
 800325e:	021b      	lsls	r3, r3, #8
 8003260:	b21b      	sxth	r3, r3
 8003262:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8003266:	b21a      	sxth	r2, r3
 8003268:	7a7b      	ldrb	r3, [r7, #9]
 800326a:	b21b      	sxth	r3, r3
 800326c:	4313      	orrs	r3, r2
 800326e:	83bb      	strh	r3, [r7, #28]
            valor = (int16_t)(valor | (valor & 0x2000) << 1 | (valor & 0x2000) << 2);
 8003270:	8bbb      	ldrh	r3, [r7, #28]
 8003272:	005b      	lsls	r3, r3, #1
 8003274:	b21b      	sxth	r3, r3
 8003276:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800327a:	b21a      	sxth	r2, r3
 800327c:	8bbb      	ldrh	r3, [r7, #28]
 800327e:	4313      	orrs	r3, r2
 8003280:	b21a      	sxth	r2, r3
 8003282:	8bbb      	ldrh	r3, [r7, #28]
 8003284:	009b      	lsls	r3, r3, #2
 8003286:	b21b      	sxth	r3, r3
 8003288:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800328c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8003290:	b21b      	sxth	r3, r3
 8003292:	4313      	orrs	r3, r2
 8003294:	83bb      	strh	r3, [r7, #28]

            // Guardo valor en la estructura de aceleracion.
            aceleracion.phi_m[1] = valor;
 8003296:	8bbb      	ldrh	r3, [r7, #28]
 8003298:	827b      	strh	r3, [r7, #18]
 800329a:	e001      	b.n	80032a0 <StartMeasureAccel+0x158>
        }
        else
        {
            flag_adis16364_error = 1;
 800329c:	2301      	movs	r3, #1
 800329e:	77fb      	strb	r3, [r7, #31]
        }

        // Leo ZGYRO_OUT
        data_tx[0] = ADIS16364_ZGYRO_OUT;
 80032a0:	2308      	movs	r3, #8
 80032a2:	733b      	strb	r3, [r7, #12]
        HAL_SPI_Transmit(&hspi1, data_tx, 2, 200);
 80032a4:	f107 010c 	add.w	r1, r7, #12
 80032a8:	23c8      	movs	r3, #200	@ 0xc8
 80032aa:	2202      	movs	r2, #2
 80032ac:	484d      	ldr	r0, [pc, #308]	@ (80033e4 <StartMeasureAccel+0x29c>)
 80032ae:	f006 fa7a 	bl	80097a6 <HAL_SPI_Transmit>
        if(HAL_SPI_Receive(&hspi1, data_rx, 2, 200) == HAL_OK)
 80032b2:	f107 0108 	add.w	r1, r7, #8
 80032b6:	23c8      	movs	r3, #200	@ 0xc8
 80032b8:	2202      	movs	r2, #2
 80032ba:	484a      	ldr	r0, [pc, #296]	@ (80033e4 <StartMeasureAccel+0x29c>)
 80032bc:	f006 fbe8 	bl	8009a90 <HAL_SPI_Receive>
 80032c0:	4603      	mov	r3, r0
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d120      	bne.n	8003308 <StartMeasureAccel+0x1c0>
        {
            valor = (data_rx[0] & 0x3F) << 8 | (data_rx[1]);
 80032c6:	7a3b      	ldrb	r3, [r7, #8]
 80032c8:	b21b      	sxth	r3, r3
 80032ca:	021b      	lsls	r3, r3, #8
 80032cc:	b21b      	sxth	r3, r3
 80032ce:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 80032d2:	b21a      	sxth	r2, r3
 80032d4:	7a7b      	ldrb	r3, [r7, #9]
 80032d6:	b21b      	sxth	r3, r3
 80032d8:	4313      	orrs	r3, r2
 80032da:	83bb      	strh	r3, [r7, #28]
            valor = (int16_t)(valor | (valor & 0x2000) << 1 | (valor & 0x2000) << 2);
 80032dc:	8bbb      	ldrh	r3, [r7, #28]
 80032de:	005b      	lsls	r3, r3, #1
 80032e0:	b21b      	sxth	r3, r3
 80032e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032e6:	b21a      	sxth	r2, r3
 80032e8:	8bbb      	ldrh	r3, [r7, #28]
 80032ea:	4313      	orrs	r3, r2
 80032ec:	b21a      	sxth	r2, r3
 80032ee:	8bbb      	ldrh	r3, [r7, #28]
 80032f0:	009b      	lsls	r3, r3, #2
 80032f2:	b21b      	sxth	r3, r3
 80032f4:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80032f8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80032fc:	b21b      	sxth	r3, r3
 80032fe:	4313      	orrs	r3, r2
 8003300:	83bb      	strh	r3, [r7, #28]

            // Guardo valor en la estructura de aceleracion.
            aceleracion.phi_m[2] = valor;
 8003302:	8bbb      	ldrh	r3, [r7, #28]
 8003304:	82bb      	strh	r3, [r7, #20]
 8003306:	e001      	b.n	800330c <StartMeasureAccel+0x1c4>
        }
        else
        {
            flag_adis16364_error = 1;
 8003308:	2301      	movs	r3, #1
 800330a:	77fb      	strb	r3, [r7, #31]
        }

        // Leo XACCL_OUT
        data_tx[0] = ADIS16364_XACCL_OUT;
 800330c:	230a      	movs	r3, #10
 800330e:	733b      	strb	r3, [r7, #12]
        HAL_SPI_Transmit(&hspi1, data_tx, 2, 200);
 8003310:	f107 010c 	add.w	r1, r7, #12
 8003314:	23c8      	movs	r3, #200	@ 0xc8
 8003316:	2202      	movs	r2, #2
 8003318:	4832      	ldr	r0, [pc, #200]	@ (80033e4 <StartMeasureAccel+0x29c>)
 800331a:	f006 fa44 	bl	80097a6 <HAL_SPI_Transmit>
        if(HAL_SPI_Receive(&hspi1, data_rx, 2, 200) == HAL_OK)
 800331e:	f107 0108 	add.w	r1, r7, #8
 8003322:	23c8      	movs	r3, #200	@ 0xc8
 8003324:	2202      	movs	r2, #2
 8003326:	482f      	ldr	r0, [pc, #188]	@ (80033e4 <StartMeasureAccel+0x29c>)
 8003328:	f006 fbb2 	bl	8009a90 <HAL_SPI_Receive>
 800332c:	4603      	mov	r3, r0
 800332e:	2b00      	cmp	r3, #0
 8003330:	d120      	bne.n	8003374 <StartMeasureAccel+0x22c>
        {
            valor = (data_rx[0] & 0x3F) << 8 | (data_rx[1]);
 8003332:	7a3b      	ldrb	r3, [r7, #8]
 8003334:	b21b      	sxth	r3, r3
 8003336:	021b      	lsls	r3, r3, #8
 8003338:	b21b      	sxth	r3, r3
 800333a:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 800333e:	b21a      	sxth	r2, r3
 8003340:	7a7b      	ldrb	r3, [r7, #9]
 8003342:	b21b      	sxth	r3, r3
 8003344:	4313      	orrs	r3, r2
 8003346:	83bb      	strh	r3, [r7, #28]
            valor = (int16_t)(valor | (valor & 0x2000) << 1 | (valor & 0x2000) << 2);
 8003348:	8bbb      	ldrh	r3, [r7, #28]
 800334a:	005b      	lsls	r3, r3, #1
 800334c:	b21b      	sxth	r3, r3
 800334e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003352:	b21a      	sxth	r2, r3
 8003354:	8bbb      	ldrh	r3, [r7, #28]
 8003356:	4313      	orrs	r3, r2
 8003358:	b21a      	sxth	r2, r3
 800335a:	8bbb      	ldrh	r3, [r7, #28]
 800335c:	009b      	lsls	r3, r3, #2
 800335e:	b21b      	sxth	r3, r3
 8003360:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003364:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8003368:	b21b      	sxth	r3, r3
 800336a:	4313      	orrs	r3, r2
 800336c:	83bb      	strh	r3, [r7, #28]

            // Guardo valor en la estructura de aceleracion.
            aceleracion.a_m[0] = valor;
 800336e:	8bbb      	ldrh	r3, [r7, #28]
 8003370:	82fb      	strh	r3, [r7, #22]
 8003372:	e001      	b.n	8003378 <StartMeasureAccel+0x230>
        }
        else
        {
            flag_adis16364_error = 1;
 8003374:	2301      	movs	r3, #1
 8003376:	77fb      	strb	r3, [r7, #31]
        }

        // Leo YACCL_OUT
        data_tx[0] = ADIS16364_YACCL_OUT;
 8003378:	230c      	movs	r3, #12
 800337a:	733b      	strb	r3, [r7, #12]
        HAL_SPI_Transmit(&hspi1, data_tx, 2, 200);
 800337c:	f107 010c 	add.w	r1, r7, #12
 8003380:	23c8      	movs	r3, #200	@ 0xc8
 8003382:	2202      	movs	r2, #2
 8003384:	4817      	ldr	r0, [pc, #92]	@ (80033e4 <StartMeasureAccel+0x29c>)
 8003386:	f006 fa0e 	bl	80097a6 <HAL_SPI_Transmit>
        if(HAL_SPI_Receive(&hspi1, data_rx, 2, 200) == HAL_OK)
 800338a:	f107 0108 	add.w	r1, r7, #8
 800338e:	23c8      	movs	r3, #200	@ 0xc8
 8003390:	2202      	movs	r2, #2
 8003392:	4814      	ldr	r0, [pc, #80]	@ (80033e4 <StartMeasureAccel+0x29c>)
 8003394:	f006 fb7c 	bl	8009a90 <HAL_SPI_Receive>
 8003398:	4603      	mov	r3, r0
 800339a:	2b00      	cmp	r3, #0
 800339c:	d128      	bne.n	80033f0 <StartMeasureAccel+0x2a8>
        {
            valor = (data_rx[0] & 0x3F) << 8 | (data_rx[1]);
 800339e:	7a3b      	ldrb	r3, [r7, #8]
 80033a0:	b21b      	sxth	r3, r3
 80033a2:	021b      	lsls	r3, r3, #8
 80033a4:	b21b      	sxth	r3, r3
 80033a6:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 80033aa:	b21a      	sxth	r2, r3
 80033ac:	7a7b      	ldrb	r3, [r7, #9]
 80033ae:	b21b      	sxth	r3, r3
 80033b0:	4313      	orrs	r3, r2
 80033b2:	83bb      	strh	r3, [r7, #28]
            valor = (int16_t)(valor | (valor & 0x2000) << 1 | (valor & 0x2000) << 2);
 80033b4:	8bbb      	ldrh	r3, [r7, #28]
 80033b6:	005b      	lsls	r3, r3, #1
 80033b8:	b21b      	sxth	r3, r3
 80033ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033be:	b21a      	sxth	r2, r3
 80033c0:	8bbb      	ldrh	r3, [r7, #28]
 80033c2:	4313      	orrs	r3, r2
 80033c4:	b21a      	sxth	r2, r3
 80033c6:	8bbb      	ldrh	r3, [r7, #28]
 80033c8:	009b      	lsls	r3, r3, #2
 80033ca:	b21b      	sxth	r3, r3
 80033cc:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80033d0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80033d4:	b21b      	sxth	r3, r3
 80033d6:	4313      	orrs	r3, r2
 80033d8:	83bb      	strh	r3, [r7, #28]

            // Guardo valor en la estructura de aceleracion.
            aceleracion.a_m[1] = valor;
 80033da:	8bbb      	ldrh	r3, [r7, #28]
 80033dc:	833b      	strh	r3, [r7, #24]
 80033de:	e009      	b.n	80033f4 <StartMeasureAccel+0x2ac>
 80033e0:	48000400 	.word	0x48000400
 80033e4:	20000560 	.word	0x20000560
 80033e8:	20000a8c 	.word	0x20000a8c
 80033ec:	20000000 	.word	0x20000000
        }
        else
        {
            flag_adis16364_error = 1;
 80033f0:	2301      	movs	r3, #1
 80033f2:	77fb      	strb	r3, [r7, #31]
        }

        // Leo ZACCL_OUT
        data_tx[0] = ADIS16364_ZACCL_OUT;
 80033f4:	230e      	movs	r3, #14
 80033f6:	733b      	strb	r3, [r7, #12]
        HAL_SPI_Transmit(&hspi1, data_tx, 2, 200);
 80033f8:	f107 010c 	add.w	r1, r7, #12
 80033fc:	23c8      	movs	r3, #200	@ 0xc8
 80033fe:	2202      	movs	r2, #2
 8003400:	4825      	ldr	r0, [pc, #148]	@ (8003498 <StartMeasureAccel+0x350>)
 8003402:	f006 f9d0 	bl	80097a6 <HAL_SPI_Transmit>
        if (HAL_SPI_Receive(&hspi1, data_rx, 2, 200) == HAL_OK)
 8003406:	f107 0108 	add.w	r1, r7, #8
 800340a:	23c8      	movs	r3, #200	@ 0xc8
 800340c:	2202      	movs	r2, #2
 800340e:	4822      	ldr	r0, [pc, #136]	@ (8003498 <StartMeasureAccel+0x350>)
 8003410:	f006 fb3e 	bl	8009a90 <HAL_SPI_Receive>
 8003414:	4603      	mov	r3, r0
 8003416:	2b00      	cmp	r3, #0
 8003418:	d120      	bne.n	800345c <StartMeasureAccel+0x314>
        {
            valor = (data_rx[0] & 0x3F) << 8 | (data_rx[1]);
 800341a:	7a3b      	ldrb	r3, [r7, #8]
 800341c:	b21b      	sxth	r3, r3
 800341e:	021b      	lsls	r3, r3, #8
 8003420:	b21b      	sxth	r3, r3
 8003422:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8003426:	b21a      	sxth	r2, r3
 8003428:	7a7b      	ldrb	r3, [r7, #9]
 800342a:	b21b      	sxth	r3, r3
 800342c:	4313      	orrs	r3, r2
 800342e:	83bb      	strh	r3, [r7, #28]
            valor = (int16_t)(valor | (valor & 0x2000) << 1 | (valor & 0x2000) << 2);
 8003430:	8bbb      	ldrh	r3, [r7, #28]
 8003432:	005b      	lsls	r3, r3, #1
 8003434:	b21b      	sxth	r3, r3
 8003436:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800343a:	b21a      	sxth	r2, r3
 800343c:	8bbb      	ldrh	r3, [r7, #28]
 800343e:	4313      	orrs	r3, r2
 8003440:	b21a      	sxth	r2, r3
 8003442:	8bbb      	ldrh	r3, [r7, #28]
 8003444:	009b      	lsls	r3, r3, #2
 8003446:	b21b      	sxth	r3, r3
 8003448:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800344c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8003450:	b21b      	sxth	r3, r3
 8003452:	4313      	orrs	r3, r2
 8003454:	83bb      	strh	r3, [r7, #28]

            // Guardo valor en la estructura de aceleracion.
            aceleracion.a_m[2] = valor;
 8003456:	8bbb      	ldrh	r3, [r7, #28]
 8003458:	837b      	strh	r3, [r7, #26]
 800345a:	e001      	b.n	8003460 <StartMeasureAccel+0x318>
        }
        else
        {
            flag_adis16364_error = 1;
 800345c:	2301      	movs	r3, #1
 800345e:	77fb      	strb	r3, [r7, #31]
        }

        if (flag_adis16364_error == 0){
 8003460:	7ffb      	ldrb	r3, [r7, #31]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d111      	bne.n	800348a <StartMeasureAccel+0x342>
            if( xSemaphoreTake( myBinarySemAccelTxHandle, ( TickType_t ) 0 ) == pdTRUE )
 8003466:	4b0d      	ldr	r3, [pc, #52]	@ (800349c <StartMeasureAccel+0x354>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	2100      	movs	r1, #0
 800346c:	4618      	mov	r0, r3
 800346e:	f00a fc6d 	bl	800dd4c <xQueueSemaphoreTake>
 8003472:	4603      	mov	r3, r0
 8003474:	2b01      	cmp	r3, #1
 8003476:	d108      	bne.n	800348a <StartMeasureAccel+0x342>
            {
                //Envio las aceleraciones a la tarea de transmitir valores medidos
                if( xQueueSend(myQueueAccelTxHandle, &aceleracion, portMAX_DELAY) == pdPASS ){
 8003478:	4b09      	ldr	r3, [pc, #36]	@ (80034a0 <StartMeasureAccel+0x358>)
 800347a:	6818      	ldr	r0, [r3, #0]
 800347c:	f107 0110 	add.w	r1, r7, #16
 8003480:	2300      	movs	r3, #0
 8003482:	f04f 32ff 	mov.w	r2, #4294967295
 8003486:	f00a fa7d 	bl	800d984 <xQueueGenericSend>
                    // Debug
                }
            }
        }
	  }
    flag_adis16364_error = 0;
 800348a:	2300      	movs	r3, #0
 800348c:	77fb      	strb	r3, [r7, #31]
    osDelay(5);
 800348e:	2005      	movs	r0, #5
 8003490:	f00a f812 	bl	800d4b8 <osDelay>
	  if ( state == RUN_State){
 8003494:	e693      	b.n	80031be <StartMeasureAccel+0x76>
 8003496:	bf00      	nop
 8003498:	20000560 	.word	0x20000560
 800349c:	20000a8c 	.word	0x20000a8c
 80034a0:	20000ab0 	.word	0x20000ab0

080034a4 <StartMeasureVel>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMeasureVel */
void StartMeasureVel(void const * argument)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b08a      	sub	sp, #40	@ 0x28
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMeasureVel */
	s_Velocidad_ruedas vel_medida;
	int STOP_FLAG[4] = {0,0,0,0};
 80034ac:	f107 0308 	add.w	r3, r7, #8
 80034b0:	2200      	movs	r2, #0
 80034b2:	601a      	str	r2, [r3, #0]
 80034b4:	605a      	str	r2, [r3, #4]
 80034b6:	609a      	str	r2, [r3, #8]
 80034b8:	60da      	str	r2, [r3, #12]
	vel_medida.u_1 = 0.0;
 80034ba:	f04f 0300 	mov.w	r3, #0
 80034be:	61bb      	str	r3, [r7, #24]
	vel_medida.u_2 = 0.0;
 80034c0:	f04f 0300 	mov.w	r3, #0
 80034c4:	61fb      	str	r3, [r7, #28]
	vel_medida.u_3 = 0.0;
 80034c6:	f04f 0300 	mov.w	r3, #0
 80034ca:	623b      	str	r3, [r7, #32]
	vel_medida.u_4 = 0.0;
 80034cc:	f04f 0300 	mov.w	r3, #0
 80034d0:	627b      	str	r3, [r7, #36]	@ 0x24
//	char str[100];
	xSemaphoreGive( myBinarySemVelControlHandle );
 80034d2:	4b57      	ldr	r3, [pc, #348]	@ (8003630 <StartMeasureVel+0x18c>)
 80034d4:	6818      	ldr	r0, [r3, #0]
 80034d6:	2300      	movs	r3, #0
 80034d8:	2200      	movs	r2, #0
 80034da:	2100      	movs	r1, #0
 80034dc:	f00a fa52 	bl	800d984 <xQueueGenericSend>
	xSemaphoreGive( myBinarySemVelTxHandle );
 80034e0:	4b54      	ldr	r3, [pc, #336]	@ (8003634 <StartMeasureVel+0x190>)
 80034e2:	6818      	ldr	r0, [r3, #0]
 80034e4:	2300      	movs	r3, #0
 80034e6:	2200      	movs	r2, #0
 80034e8:	2100      	movs	r1, #0
 80034ea:	f00a fa4b 	bl	800d984 <xQueueGenericSend>
  /* Infinite loop */
  for(;;)
  {
	if ( state == RUN_State){
 80034ee:	4b52      	ldr	r3, [pc, #328]	@ (8003638 <StartMeasureVel+0x194>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	f040 8098 	bne.w	8003628 <StartMeasureVel+0x184>
		counter_stop[0] = counter_stop[0] + 1;
 80034f8:	4b50      	ldr	r3, [pc, #320]	@ (800363c <StartMeasureVel+0x198>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	3301      	adds	r3, #1
 80034fe:	4a4f      	ldr	r2, [pc, #316]	@ (800363c <StartMeasureVel+0x198>)
 8003500:	6013      	str	r3, [r2, #0]
		if(counter_stop[0]>=1000){
 8003502:	4b4e      	ldr	r3, [pc, #312]	@ (800363c <StartMeasureVel+0x198>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800350a:	db06      	blt.n	800351a <StartMeasureVel+0x76>
			STOP_FLAG[0] = 1;
 800350c:	2301      	movs	r3, #1
 800350e:	60bb      	str	r3, [r7, #8]
			counter_stop[0] = 1000;
 8003510:	4b4a      	ldr	r3, [pc, #296]	@ (800363c <StartMeasureVel+0x198>)
 8003512:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003516:	601a      	str	r2, [r3, #0]
 8003518:	e001      	b.n	800351e <StartMeasureVel+0x7a>
		}
		else
			STOP_FLAG[0] = 0;
 800351a:	2300      	movs	r3, #0
 800351c:	60bb      	str	r3, [r7, #8]

		counter_stop[1] = counter_stop[1] + 1;
 800351e:	4b47      	ldr	r3, [pc, #284]	@ (800363c <StartMeasureVel+0x198>)
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	3301      	adds	r3, #1
 8003524:	4a45      	ldr	r2, [pc, #276]	@ (800363c <StartMeasureVel+0x198>)
 8003526:	6053      	str	r3, [r2, #4]
		if(counter_stop[1]>=1000){
 8003528:	4b44      	ldr	r3, [pc, #272]	@ (800363c <StartMeasureVel+0x198>)
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003530:	db06      	blt.n	8003540 <StartMeasureVel+0x9c>
			STOP_FLAG[1] = 1;
 8003532:	2301      	movs	r3, #1
 8003534:	60fb      	str	r3, [r7, #12]
			counter_stop[1] = 1000;
 8003536:	4b41      	ldr	r3, [pc, #260]	@ (800363c <StartMeasureVel+0x198>)
 8003538:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800353c:	605a      	str	r2, [r3, #4]
 800353e:	e001      	b.n	8003544 <StartMeasureVel+0xa0>
		}
		else
			STOP_FLAG[1] = 0;
 8003540:	2300      	movs	r3, #0
 8003542:	60fb      	str	r3, [r7, #12]

		counter_stop[2] = counter_stop[2] + 1;
 8003544:	4b3d      	ldr	r3, [pc, #244]	@ (800363c <StartMeasureVel+0x198>)
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	3301      	adds	r3, #1
 800354a:	4a3c      	ldr	r2, [pc, #240]	@ (800363c <StartMeasureVel+0x198>)
 800354c:	6093      	str	r3, [r2, #8]
		if(counter_stop[2]>=1000){
 800354e:	4b3b      	ldr	r3, [pc, #236]	@ (800363c <StartMeasureVel+0x198>)
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003556:	db06      	blt.n	8003566 <StartMeasureVel+0xc2>
			STOP_FLAG[2] = 1;
 8003558:	2301      	movs	r3, #1
 800355a:	613b      	str	r3, [r7, #16]
			counter_stop[2] = 1000;
 800355c:	4b37      	ldr	r3, [pc, #220]	@ (800363c <StartMeasureVel+0x198>)
 800355e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003562:	609a      	str	r2, [r3, #8]
 8003564:	e001      	b.n	800356a <StartMeasureVel+0xc6>
		}
		else
			STOP_FLAG[2] = 0;
 8003566:	2300      	movs	r3, #0
 8003568:	613b      	str	r3, [r7, #16]

		counter_stop[3] = counter_stop[3] + 1;
 800356a:	4b34      	ldr	r3, [pc, #208]	@ (800363c <StartMeasureVel+0x198>)
 800356c:	68db      	ldr	r3, [r3, #12]
 800356e:	3301      	adds	r3, #1
 8003570:	4a32      	ldr	r2, [pc, #200]	@ (800363c <StartMeasureVel+0x198>)
 8003572:	60d3      	str	r3, [r2, #12]
		if(counter_stop[3]>=1000){
 8003574:	4b31      	ldr	r3, [pc, #196]	@ (800363c <StartMeasureVel+0x198>)
 8003576:	68db      	ldr	r3, [r3, #12]
 8003578:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800357c:	db06      	blt.n	800358c <StartMeasureVel+0xe8>
			STOP_FLAG[3] = 1;
 800357e:	2301      	movs	r3, #1
 8003580:	617b      	str	r3, [r7, #20]
			counter_stop[3] = 1000;
 8003582:	4b2e      	ldr	r3, [pc, #184]	@ (800363c <StartMeasureVel+0x198>)
 8003584:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003588:	60da      	str	r2, [r3, #12]
 800358a:	e001      	b.n	8003590 <StartMeasureVel+0xec>
		}
		else
			STOP_FLAG[3] = 0;
 800358c:	2300      	movs	r3, #0
 800358e:	617b      	str	r3, [r7, #20]

		// Guarda velocidad de cada rueda 
		if (STOP_FLAG[0] == 1)
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	2b01      	cmp	r3, #1
 8003594:	d103      	bne.n	800359e <StartMeasureVel+0xfa>
			vel_medida.u_1 = 0.0;
 8003596:	f04f 0300 	mov.w	r3, #0
 800359a:	61bb      	str	r3, [r7, #24]
 800359c:	e002      	b.n	80035a4 <StartMeasureVel+0x100>
		else
			vel_medida.u_1 = u1_medida;
 800359e:	4b28      	ldr	r3, [pc, #160]	@ (8003640 <StartMeasureVel+0x19c>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	61bb      	str	r3, [r7, #24]

		if (STOP_FLAG[1] == 1)
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d103      	bne.n	80035b2 <StartMeasureVel+0x10e>
			vel_medida.u_2 = 0.0;
 80035aa:	f04f 0300 	mov.w	r3, #0
 80035ae:	61fb      	str	r3, [r7, #28]
 80035b0:	e002      	b.n	80035b8 <StartMeasureVel+0x114>
		else
			vel_medida.u_2 = u2_medida;
 80035b2:	4b24      	ldr	r3, [pc, #144]	@ (8003644 <StartMeasureVel+0x1a0>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	61fb      	str	r3, [r7, #28]

		if (STOP_FLAG[2] == 1)
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	2b01      	cmp	r3, #1
 80035bc:	d103      	bne.n	80035c6 <StartMeasureVel+0x122>
			vel_medida.u_3 = 0.0;
 80035be:	f04f 0300 	mov.w	r3, #0
 80035c2:	623b      	str	r3, [r7, #32]
 80035c4:	e002      	b.n	80035cc <StartMeasureVel+0x128>
		else
			vel_medida.u_3 = u3_medida;
 80035c6:	4b20      	ldr	r3, [pc, #128]	@ (8003648 <StartMeasureVel+0x1a4>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	623b      	str	r3, [r7, #32]

		if (STOP_FLAG[3] == 1)
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	2b01      	cmp	r3, #1
 80035d0:	d103      	bne.n	80035da <StartMeasureVel+0x136>
			vel_medida.u_4 = 0.0;
 80035d2:	f04f 0300 	mov.w	r3, #0
 80035d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80035d8:	e002      	b.n	80035e0 <StartMeasureVel+0x13c>
		else
			vel_medida.u_4 = u4_medida;
 80035da:	4b1c      	ldr	r3, [pc, #112]	@ (800364c <StartMeasureVel+0x1a8>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	627b      	str	r3, [r7, #36]	@ 0x24


		// Intento tomar el semaforo
		if( xSemaphoreTake( myBinarySemVelControlHandle, ( TickType_t ) 0 ) == pdTRUE )
 80035e0:	4b13      	ldr	r3, [pc, #76]	@ (8003630 <StartMeasureVel+0x18c>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	2100      	movs	r1, #0
 80035e6:	4618      	mov	r0, r3
 80035e8:	f00a fbb0 	bl	800dd4c <xQueueSemaphoreTake>
 80035ec:	4603      	mov	r3, r0
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d108      	bne.n	8003604 <StartMeasureVel+0x160>
		{
			// Envio velocidad a la tarea de control de motores
			if( xQueueSend(myQueueVelControlHandle, &vel_medida, portMAX_DELAY) == pdPASS ){
 80035f2:	4b17      	ldr	r3, [pc, #92]	@ (8003650 <StartMeasureVel+0x1ac>)
 80035f4:	6818      	ldr	r0, [r3, #0]
 80035f6:	f107 0118 	add.w	r1, r7, #24
 80035fa:	2300      	movs	r3, #0
 80035fc:	f04f 32ff 	mov.w	r2, #4294967295
 8003600:	f00a f9c0 	bl	800d984 <xQueueGenericSend>
                // Debug
			}
		}

		// Intento tomar el semaforo
		if( xSemaphoreTake( myBinarySemVelTxHandle, ( TickType_t ) 0 ) == pdTRUE )
 8003604:	4b0b      	ldr	r3, [pc, #44]	@ (8003634 <StartMeasureVel+0x190>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	2100      	movs	r1, #0
 800360a:	4618      	mov	r0, r3
 800360c:	f00a fb9e 	bl	800dd4c <xQueueSemaphoreTake>
 8003610:	4603      	mov	r3, r0
 8003612:	2b01      	cmp	r3, #1
 8003614:	d108      	bne.n	8003628 <StartMeasureVel+0x184>
		{
			// Envio velocidad a la tarea que transmite los valores
			if( xQueueSend(myQueueVelTxHandle, &vel_medida, portMAX_DELAY) == pdPASS ){
 8003616:	4b0f      	ldr	r3, [pc, #60]	@ (8003654 <StartMeasureVel+0x1b0>)
 8003618:	6818      	ldr	r0, [r3, #0]
 800361a:	f107 0118 	add.w	r1, r7, #24
 800361e:	2300      	movs	r3, #0
 8003620:	f04f 32ff 	mov.w	r2, #4294967295
 8003624:	f00a f9ae 	bl	800d984 <xQueueGenericSend>
			}
		}


	  }
	  osDelay(1);
 8003628:	2001      	movs	r0, #1
 800362a:	f009 ff45 	bl	800d4b8 <osDelay>
	if ( state == RUN_State){
 800362e:	e75e      	b.n	80034ee <StartMeasureVel+0x4a>
 8003630:	20000a94 	.word	0x20000a94
 8003634:	20000a90 	.word	0x20000a90
 8003638:	20000000 	.word	0x20000000
 800363c:	20000afc 	.word	0x20000afc
 8003640:	20000ae4 	.word	0x20000ae4
 8003644:	20000ae8 	.word	0x20000ae8
 8003648:	20000aec 	.word	0x20000aec
 800364c:	20000af0 	.word	0x20000af0
 8003650:	20000aa8 	.word	0x20000aa8
 8003654:	20000aac 	.word	0x20000aac

08003658 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b082      	sub	sp, #8
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a04      	ldr	r2, [pc, #16]	@ (8003678 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d101      	bne.n	800366e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800366a:	f000 feeb 	bl	8004444 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800366e:	bf00      	nop
 8003670:	3708      	adds	r7, #8
 8003672:	46bd      	mov	sp, r7
 8003674:	bd80      	pop	{r7, pc}
 8003676:	bf00      	nop
 8003678:	40001000 	.word	0x40001000

0800367c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800367c:	b480      	push	{r7}
 800367e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003680:	b672      	cpsid	i
}
 8003682:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003684:	bf00      	nop
 8003686:	e7fd      	b.n	8003684 <Error_Handler+0x8>

08003688 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b082      	sub	sp, #8
 800368c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800368e:	4b11      	ldr	r3, [pc, #68]	@ (80036d4 <HAL_MspInit+0x4c>)
 8003690:	699b      	ldr	r3, [r3, #24]
 8003692:	4a10      	ldr	r2, [pc, #64]	@ (80036d4 <HAL_MspInit+0x4c>)
 8003694:	f043 0301 	orr.w	r3, r3, #1
 8003698:	6193      	str	r3, [r2, #24]
 800369a:	4b0e      	ldr	r3, [pc, #56]	@ (80036d4 <HAL_MspInit+0x4c>)
 800369c:	699b      	ldr	r3, [r3, #24]
 800369e:	f003 0301 	and.w	r3, r3, #1
 80036a2:	607b      	str	r3, [r7, #4]
 80036a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80036a6:	4b0b      	ldr	r3, [pc, #44]	@ (80036d4 <HAL_MspInit+0x4c>)
 80036a8:	69db      	ldr	r3, [r3, #28]
 80036aa:	4a0a      	ldr	r2, [pc, #40]	@ (80036d4 <HAL_MspInit+0x4c>)
 80036ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036b0:	61d3      	str	r3, [r2, #28]
 80036b2:	4b08      	ldr	r3, [pc, #32]	@ (80036d4 <HAL_MspInit+0x4c>)
 80036b4:	69db      	ldr	r3, [r3, #28]
 80036b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036ba:	603b      	str	r3, [r7, #0]
 80036bc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80036be:	2200      	movs	r2, #0
 80036c0:	210f      	movs	r1, #15
 80036c2:	f06f 0001 	mvn.w	r0, #1
 80036c6:	f002 f9d7 	bl	8005a78 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80036ca:	bf00      	nop
 80036cc:	3708      	adds	r7, #8
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop
 80036d4:	40021000 	.word	0x40021000

080036d8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b08a      	sub	sp, #40	@ 0x28
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036e0:	f107 0314 	add.w	r3, r7, #20
 80036e4:	2200      	movs	r2, #0
 80036e6:	601a      	str	r2, [r3, #0]
 80036e8:	605a      	str	r2, [r3, #4]
 80036ea:	609a      	str	r2, [r3, #8]
 80036ec:	60da      	str	r2, [r3, #12]
 80036ee:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a19      	ldr	r2, [pc, #100]	@ (800375c <HAL_ADC_MspInit+0x84>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d12b      	bne.n	8003752 <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80036fa:	4b19      	ldr	r3, [pc, #100]	@ (8003760 <HAL_ADC_MspInit+0x88>)
 80036fc:	695b      	ldr	r3, [r3, #20]
 80036fe:	4a18      	ldr	r2, [pc, #96]	@ (8003760 <HAL_ADC_MspInit+0x88>)
 8003700:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003704:	6153      	str	r3, [r2, #20]
 8003706:	4b16      	ldr	r3, [pc, #88]	@ (8003760 <HAL_ADC_MspInit+0x88>)
 8003708:	695b      	ldr	r3, [r3, #20]
 800370a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800370e:	613b      	str	r3, [r7, #16]
 8003710:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003712:	4b13      	ldr	r3, [pc, #76]	@ (8003760 <HAL_ADC_MspInit+0x88>)
 8003714:	695b      	ldr	r3, [r3, #20]
 8003716:	4a12      	ldr	r2, [pc, #72]	@ (8003760 <HAL_ADC_MspInit+0x88>)
 8003718:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800371c:	6153      	str	r3, [r2, #20]
 800371e:	4b10      	ldr	r3, [pc, #64]	@ (8003760 <HAL_ADC_MspInit+0x88>)
 8003720:	695b      	ldr	r3, [r3, #20]
 8003722:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003726:	60fb      	str	r3, [r7, #12]
 8003728:	68fb      	ldr	r3, [r7, #12]
    /**ADC2 GPIO Configuration
    PC5     ------> ADC2_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800372a:	2320      	movs	r3, #32
 800372c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800372e:	2303      	movs	r3, #3
 8003730:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003732:	2300      	movs	r3, #0
 8003734:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003736:	f107 0314 	add.w	r3, r7, #20
 800373a:	4619      	mov	r1, r3
 800373c:	4809      	ldr	r0, [pc, #36]	@ (8003764 <HAL_ADC_MspInit+0x8c>)
 800373e:	f002 fdfd 	bl	800633c <HAL_GPIO_Init>

    /* ADC2 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8003742:	2200      	movs	r2, #0
 8003744:	2105      	movs	r1, #5
 8003746:	2012      	movs	r0, #18
 8003748:	f002 f996 	bl	8005a78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800374c:	2012      	movs	r0, #18
 800374e:	f002 f9af 	bl	8005ab0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8003752:	bf00      	nop
 8003754:	3728      	adds	r7, #40	@ 0x28
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}
 800375a:	bf00      	nop
 800375c:	50000100 	.word	0x50000100
 8003760:	40021000 	.word	0x40021000
 8003764:	48000800 	.word	0x48000800

08003768 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8003768:	b480      	push	{r7}
 800376a:	b085      	sub	sp, #20
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a0a      	ldr	r2, [pc, #40]	@ (80037a0 <HAL_CRC_MspInit+0x38>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d10b      	bne.n	8003792 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800377a:	4b0a      	ldr	r3, [pc, #40]	@ (80037a4 <HAL_CRC_MspInit+0x3c>)
 800377c:	695b      	ldr	r3, [r3, #20]
 800377e:	4a09      	ldr	r2, [pc, #36]	@ (80037a4 <HAL_CRC_MspInit+0x3c>)
 8003780:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003784:	6153      	str	r3, [r2, #20]
 8003786:	4b07      	ldr	r3, [pc, #28]	@ (80037a4 <HAL_CRC_MspInit+0x3c>)
 8003788:	695b      	ldr	r3, [r3, #20]
 800378a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800378e:	60fb      	str	r3, [r7, #12]
 8003790:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8003792:	bf00      	nop
 8003794:	3714      	adds	r7, #20
 8003796:	46bd      	mov	sp, r7
 8003798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379c:	4770      	bx	lr
 800379e:	bf00      	nop
 80037a0:	40023000 	.word	0x40023000
 80037a4:	40021000 	.word	0x40021000

080037a8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b08a      	sub	sp, #40	@ 0x28
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037b0:	f107 0314 	add.w	r3, r7, #20
 80037b4:	2200      	movs	r2, #0
 80037b6:	601a      	str	r2, [r3, #0]
 80037b8:	605a      	str	r2, [r3, #4]
 80037ba:	609a      	str	r2, [r3, #8]
 80037bc:	60da      	str	r2, [r3, #12]
 80037be:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a1f      	ldr	r2, [pc, #124]	@ (8003844 <HAL_I2C_MspInit+0x9c>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d138      	bne.n	800383c <HAL_I2C_MspInit+0x94>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037ca:	4b1f      	ldr	r3, [pc, #124]	@ (8003848 <HAL_I2C_MspInit+0xa0>)
 80037cc:	695b      	ldr	r3, [r3, #20]
 80037ce:	4a1e      	ldr	r2, [pc, #120]	@ (8003848 <HAL_I2C_MspInit+0xa0>)
 80037d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80037d4:	6153      	str	r3, [r2, #20]
 80037d6:	4b1c      	ldr	r3, [pc, #112]	@ (8003848 <HAL_I2C_MspInit+0xa0>)
 80037d8:	695b      	ldr	r3, [r3, #20]
 80037da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80037de:	613b      	str	r3, [r7, #16]
 80037e0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80037e2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80037e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80037e8:	2312      	movs	r3, #18
 80037ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ec:	2300      	movs	r3, #0
 80037ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80037f0:	2303      	movs	r3, #3
 80037f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80037f4:	2304      	movs	r3, #4
 80037f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037f8:	f107 0314 	add.w	r3, r7, #20
 80037fc:	4619      	mov	r1, r3
 80037fe:	4813      	ldr	r0, [pc, #76]	@ (800384c <HAL_I2C_MspInit+0xa4>)
 8003800:	f002 fd9c 	bl	800633c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003804:	4b10      	ldr	r3, [pc, #64]	@ (8003848 <HAL_I2C_MspInit+0xa0>)
 8003806:	69db      	ldr	r3, [r3, #28]
 8003808:	4a0f      	ldr	r2, [pc, #60]	@ (8003848 <HAL_I2C_MspInit+0xa0>)
 800380a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800380e:	61d3      	str	r3, [r2, #28]
 8003810:	4b0d      	ldr	r3, [pc, #52]	@ (8003848 <HAL_I2C_MspInit+0xa0>)
 8003812:	69db      	ldr	r3, [r3, #28]
 8003814:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003818:	60fb      	str	r3, [r7, #12]
 800381a:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 800381c:	2200      	movs	r2, #0
 800381e:	2105      	movs	r1, #5
 8003820:	201f      	movs	r0, #31
 8003822:	f002 f929 	bl	8005a78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8003826:	201f      	movs	r0, #31
 8003828:	f002 f942 	bl	8005ab0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 800382c:	2200      	movs	r2, #0
 800382e:	2105      	movs	r1, #5
 8003830:	2020      	movs	r0, #32
 8003832:	f002 f921 	bl	8005a78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8003836:	2020      	movs	r0, #32
 8003838:	f002 f93a 	bl	8005ab0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800383c:	bf00      	nop
 800383e:	3728      	adds	r7, #40	@ 0x28
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}
 8003844:	40005400 	.word	0x40005400
 8003848:	40021000 	.word	0x40021000
 800384c:	48000400 	.word	0x48000400

08003850 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b08a      	sub	sp, #40	@ 0x28
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003858:	f107 0314 	add.w	r3, r7, #20
 800385c:	2200      	movs	r2, #0
 800385e:	601a      	str	r2, [r3, #0]
 8003860:	605a      	str	r2, [r3, #4]
 8003862:	609a      	str	r2, [r3, #8]
 8003864:	60da      	str	r2, [r3, #12]
 8003866:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a17      	ldr	r2, [pc, #92]	@ (80038cc <HAL_SPI_MspInit+0x7c>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d128      	bne.n	80038c4 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003872:	4b17      	ldr	r3, [pc, #92]	@ (80038d0 <HAL_SPI_MspInit+0x80>)
 8003874:	699b      	ldr	r3, [r3, #24]
 8003876:	4a16      	ldr	r2, [pc, #88]	@ (80038d0 <HAL_SPI_MspInit+0x80>)
 8003878:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800387c:	6193      	str	r3, [r2, #24]
 800387e:	4b14      	ldr	r3, [pc, #80]	@ (80038d0 <HAL_SPI_MspInit+0x80>)
 8003880:	699b      	ldr	r3, [r3, #24]
 8003882:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003886:	613b      	str	r3, [r7, #16]
 8003888:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800388a:	4b11      	ldr	r3, [pc, #68]	@ (80038d0 <HAL_SPI_MspInit+0x80>)
 800388c:	695b      	ldr	r3, [r3, #20]
 800388e:	4a10      	ldr	r2, [pc, #64]	@ (80038d0 <HAL_SPI_MspInit+0x80>)
 8003890:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003894:	6153      	str	r3, [r2, #20]
 8003896:	4b0e      	ldr	r3, [pc, #56]	@ (80038d0 <HAL_SPI_MspInit+0x80>)
 8003898:	695b      	ldr	r3, [r3, #20]
 800389a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800389e:	60fb      	str	r3, [r7, #12]
 80038a0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80038a2:	23e0      	movs	r3, #224	@ 0xe0
 80038a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038a6:	2302      	movs	r3, #2
 80038a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038aa:	2300      	movs	r3, #0
 80038ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80038ae:	2303      	movs	r3, #3
 80038b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80038b2:	2305      	movs	r3, #5
 80038b4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038b6:	f107 0314 	add.w	r3, r7, #20
 80038ba:	4619      	mov	r1, r3
 80038bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80038c0:	f002 fd3c 	bl	800633c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80038c4:	bf00      	nop
 80038c6:	3728      	adds	r7, #40	@ 0x28
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd80      	pop	{r7, pc}
 80038cc:	40013000 	.word	0x40013000
 80038d0:	40021000 	.word	0x40021000

080038d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b089      	sub	sp, #36	@ 0x24
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a2e      	ldr	r2, [pc, #184]	@ (800399c <HAL_TIM_Base_MspInit+0xc8>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d10c      	bne.n	8003900 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80038e6:	4b2e      	ldr	r3, [pc, #184]	@ (80039a0 <HAL_TIM_Base_MspInit+0xcc>)
 80038e8:	699b      	ldr	r3, [r3, #24]
 80038ea:	4a2d      	ldr	r2, [pc, #180]	@ (80039a0 <HAL_TIM_Base_MspInit+0xcc>)
 80038ec:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80038f0:	6193      	str	r3, [r2, #24]
 80038f2:	4b2b      	ldr	r3, [pc, #172]	@ (80039a0 <HAL_TIM_Base_MspInit+0xcc>)
 80038f4:	699b      	ldr	r3, [r3, #24]
 80038f6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80038fa:	61fb      	str	r3, [r7, #28]
 80038fc:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 80038fe:	e046      	b.n	800398e <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM2)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003908:	d10c      	bne.n	8003924 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800390a:	4b25      	ldr	r3, [pc, #148]	@ (80039a0 <HAL_TIM_Base_MspInit+0xcc>)
 800390c:	69db      	ldr	r3, [r3, #28]
 800390e:	4a24      	ldr	r2, [pc, #144]	@ (80039a0 <HAL_TIM_Base_MspInit+0xcc>)
 8003910:	f043 0301 	orr.w	r3, r3, #1
 8003914:	61d3      	str	r3, [r2, #28]
 8003916:	4b22      	ldr	r3, [pc, #136]	@ (80039a0 <HAL_TIM_Base_MspInit+0xcc>)
 8003918:	69db      	ldr	r3, [r3, #28]
 800391a:	f003 0301 	and.w	r3, r3, #1
 800391e:	61bb      	str	r3, [r7, #24]
 8003920:	69bb      	ldr	r3, [r7, #24]
}
 8003922:	e034      	b.n	800398e <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM8)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a1e      	ldr	r2, [pc, #120]	@ (80039a4 <HAL_TIM_Base_MspInit+0xd0>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d10c      	bne.n	8003948 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800392e:	4b1c      	ldr	r3, [pc, #112]	@ (80039a0 <HAL_TIM_Base_MspInit+0xcc>)
 8003930:	699b      	ldr	r3, [r3, #24]
 8003932:	4a1b      	ldr	r2, [pc, #108]	@ (80039a0 <HAL_TIM_Base_MspInit+0xcc>)
 8003934:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003938:	6193      	str	r3, [r2, #24]
 800393a:	4b19      	ldr	r3, [pc, #100]	@ (80039a0 <HAL_TIM_Base_MspInit+0xcc>)
 800393c:	699b      	ldr	r3, [r3, #24]
 800393e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003942:	617b      	str	r3, [r7, #20]
 8003944:	697b      	ldr	r3, [r7, #20]
}
 8003946:	e022      	b.n	800398e <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM15)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a16      	ldr	r2, [pc, #88]	@ (80039a8 <HAL_TIM_Base_MspInit+0xd4>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d10c      	bne.n	800396c <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8003952:	4b13      	ldr	r3, [pc, #76]	@ (80039a0 <HAL_TIM_Base_MspInit+0xcc>)
 8003954:	699b      	ldr	r3, [r3, #24]
 8003956:	4a12      	ldr	r2, [pc, #72]	@ (80039a0 <HAL_TIM_Base_MspInit+0xcc>)
 8003958:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800395c:	6193      	str	r3, [r2, #24]
 800395e:	4b10      	ldr	r3, [pc, #64]	@ (80039a0 <HAL_TIM_Base_MspInit+0xcc>)
 8003960:	699b      	ldr	r3, [r3, #24]
 8003962:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003966:	613b      	str	r3, [r7, #16]
 8003968:	693b      	ldr	r3, [r7, #16]
}
 800396a:	e010      	b.n	800398e <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM16)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a0e      	ldr	r2, [pc, #56]	@ (80039ac <HAL_TIM_Base_MspInit+0xd8>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d10b      	bne.n	800398e <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003976:	4b0a      	ldr	r3, [pc, #40]	@ (80039a0 <HAL_TIM_Base_MspInit+0xcc>)
 8003978:	699b      	ldr	r3, [r3, #24]
 800397a:	4a09      	ldr	r2, [pc, #36]	@ (80039a0 <HAL_TIM_Base_MspInit+0xcc>)
 800397c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003980:	6193      	str	r3, [r2, #24]
 8003982:	4b07      	ldr	r3, [pc, #28]	@ (80039a0 <HAL_TIM_Base_MspInit+0xcc>)
 8003984:	699b      	ldr	r3, [r3, #24]
 8003986:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800398a:	60fb      	str	r3, [r7, #12]
 800398c:	68fb      	ldr	r3, [r7, #12]
}
 800398e:	bf00      	nop
 8003990:	3724      	adds	r7, #36	@ 0x24
 8003992:	46bd      	mov	sp, r7
 8003994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003998:	4770      	bx	lr
 800399a:	bf00      	nop
 800399c:	40012c00 	.word	0x40012c00
 80039a0:	40021000 	.word	0x40021000
 80039a4:	40013400 	.word	0x40013400
 80039a8:	40014000 	.word	0x40014000
 80039ac:	40014400 	.word	0x40014400

080039b0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b090      	sub	sp, #64	@ 0x40
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039b8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80039bc:	2200      	movs	r2, #0
 80039be:	601a      	str	r2, [r3, #0]
 80039c0:	605a      	str	r2, [r3, #4]
 80039c2:	609a      	str	r2, [r3, #8]
 80039c4:	60da      	str	r2, [r3, #12]
 80039c6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a80      	ldr	r2, [pc, #512]	@ (8003bd0 <HAL_TIM_MspPostInit+0x220>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d139      	bne.n	8003a46 <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80039d2:	4b80      	ldr	r3, [pc, #512]	@ (8003bd4 <HAL_TIM_MspPostInit+0x224>)
 80039d4:	695b      	ldr	r3, [r3, #20]
 80039d6:	4a7f      	ldr	r2, [pc, #508]	@ (8003bd4 <HAL_TIM_MspPostInit+0x224>)
 80039d8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80039dc:	6153      	str	r3, [r2, #20]
 80039de:	4b7d      	ldr	r3, [pc, #500]	@ (8003bd4 <HAL_TIM_MspPostInit+0x224>)
 80039e0:	695b      	ldr	r3, [r3, #20]
 80039e2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80039e6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80039e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039ea:	4b7a      	ldr	r3, [pc, #488]	@ (8003bd4 <HAL_TIM_MspPostInit+0x224>)
 80039ec:	695b      	ldr	r3, [r3, #20]
 80039ee:	4a79      	ldr	r2, [pc, #484]	@ (8003bd4 <HAL_TIM_MspPostInit+0x224>)
 80039f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80039f4:	6153      	str	r3, [r2, #20]
 80039f6:	4b77      	ldr	r3, [pc, #476]	@ (8003bd4 <HAL_TIM_MspPostInit+0x224>)
 80039f8:	695b      	ldr	r3, [r3, #20]
 80039fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80039fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    PB13     ------> TIM1_CH1N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003a02:	2301      	movs	r3, #1
 8003a04:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a06:	2302      	movs	r3, #2
 8003a08:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8003a12:	2302      	movs	r3, #2
 8003a14:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a16:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003a1a:	4619      	mov	r1, r3
 8003a1c:	486e      	ldr	r0, [pc, #440]	@ (8003bd8 <HAL_TIM_MspPostInit+0x228>)
 8003a1e:	f002 fc8d 	bl	800633c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003a22:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003a26:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a28:	2302      	movs	r3, #2
 8003a2a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a30:	2300      	movs	r3, #0
 8003a32:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003a34:	2306      	movs	r3, #6
 8003a36:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a38:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003a3c:	4619      	mov	r1, r3
 8003a3e:	4867      	ldr	r0, [pc, #412]	@ (8003bdc <HAL_TIM_MspPostInit+0x22c>)
 8003a40:	f002 fc7c 	bl	800633c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 8003a44:	e0bf      	b.n	8003bc6 <HAL_TIM_MspPostInit+0x216>
  else if(htim->Instance==TIM8)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a65      	ldr	r2, [pc, #404]	@ (8003be0 <HAL_TIM_MspPostInit+0x230>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d13b      	bne.n	8003ac8 <HAL_TIM_MspPostInit+0x118>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a50:	4b60      	ldr	r3, [pc, #384]	@ (8003bd4 <HAL_TIM_MspPostInit+0x224>)
 8003a52:	695b      	ldr	r3, [r3, #20]
 8003a54:	4a5f      	ldr	r2, [pc, #380]	@ (8003bd4 <HAL_TIM_MspPostInit+0x224>)
 8003a56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a5a:	6153      	str	r3, [r2, #20]
 8003a5c:	4b5d      	ldr	r3, [pc, #372]	@ (8003bd4 <HAL_TIM_MspPostInit+0x224>)
 8003a5e:	695b      	ldr	r3, [r3, #20]
 8003a60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a64:	623b      	str	r3, [r7, #32]
 8003a66:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a68:	4b5a      	ldr	r3, [pc, #360]	@ (8003bd4 <HAL_TIM_MspPostInit+0x224>)
 8003a6a:	695b      	ldr	r3, [r3, #20]
 8003a6c:	4a59      	ldr	r2, [pc, #356]	@ (8003bd4 <HAL_TIM_MspPostInit+0x224>)
 8003a6e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003a72:	6153      	str	r3, [r2, #20]
 8003a74:	4b57      	ldr	r3, [pc, #348]	@ (8003bd4 <HAL_TIM_MspPostInit+0x224>)
 8003a76:	695b      	ldr	r3, [r3, #20]
 8003a78:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a7c:	61fb      	str	r3, [r7, #28]
 8003a7e:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003a80:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003a84:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a86:	2302      	movs	r3, #2
 8003a88:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM8;
 8003a92:	2302      	movs	r3, #2
 8003a94:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a96:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003a9a:	4619      	mov	r1, r3
 8003a9c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003aa0:	f002 fc4c 	bl	800633c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003aa4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003aa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003aaa:	2302      	movs	r3, #2
 8003aac:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8003ab6:	2304      	movs	r3, #4
 8003ab8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003aba:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003abe:	4619      	mov	r1, r3
 8003ac0:	4845      	ldr	r0, [pc, #276]	@ (8003bd8 <HAL_TIM_MspPostInit+0x228>)
 8003ac2:	f002 fc3b 	bl	800633c <HAL_GPIO_Init>
}
 8003ac6:	e07e      	b.n	8003bc6 <HAL_TIM_MspPostInit+0x216>
  else if(htim->Instance==TIM15)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a45      	ldr	r2, [pc, #276]	@ (8003be4 <HAL_TIM_MspPostInit+0x234>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d13a      	bne.n	8003b48 <HAL_TIM_MspPostInit+0x198>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ad2:	4b40      	ldr	r3, [pc, #256]	@ (8003bd4 <HAL_TIM_MspPostInit+0x224>)
 8003ad4:	695b      	ldr	r3, [r3, #20]
 8003ad6:	4a3f      	ldr	r2, [pc, #252]	@ (8003bd4 <HAL_TIM_MspPostInit+0x224>)
 8003ad8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003adc:	6153      	str	r3, [r2, #20]
 8003ade:	4b3d      	ldr	r3, [pc, #244]	@ (8003bd4 <HAL_TIM_MspPostInit+0x224>)
 8003ae0:	695b      	ldr	r3, [r3, #20]
 8003ae2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ae6:	61bb      	str	r3, [r7, #24]
 8003ae8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003aea:	4b3a      	ldr	r3, [pc, #232]	@ (8003bd4 <HAL_TIM_MspPostInit+0x224>)
 8003aec:	695b      	ldr	r3, [r3, #20]
 8003aee:	4a39      	ldr	r2, [pc, #228]	@ (8003bd4 <HAL_TIM_MspPostInit+0x224>)
 8003af0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003af4:	6153      	str	r3, [r2, #20]
 8003af6:	4b37      	ldr	r3, [pc, #220]	@ (8003bd4 <HAL_TIM_MspPostInit+0x224>)
 8003af8:	695b      	ldr	r3, [r3, #20]
 8003afa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003afe:	617b      	str	r3, [r7, #20]
 8003b00:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003b02:	2302      	movs	r3, #2
 8003b04:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b06:	2302      	movs	r3, #2
 8003b08:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b0e:	2300      	movs	r3, #0
 8003b10:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM15;
 8003b12:	2309      	movs	r3, #9
 8003b14:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b16:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003b1a:	4619      	mov	r1, r3
 8003b1c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003b20:	f002 fc0c 	bl	800633c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003b24:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003b28:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b2a:	2302      	movs	r3, #2
 8003b2c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b32:	2300      	movs	r3, #0
 8003b34:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM15;
 8003b36:	2301      	movs	r3, #1
 8003b38:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b3a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003b3e:	4619      	mov	r1, r3
 8003b40:	4826      	ldr	r0, [pc, #152]	@ (8003bdc <HAL_TIM_MspPostInit+0x22c>)
 8003b42:	f002 fbfb 	bl	800633c <HAL_GPIO_Init>
}
 8003b46:	e03e      	b.n	8003bc6 <HAL_TIM_MspPostInit+0x216>
  else if(htim->Instance==TIM16)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a26      	ldr	r2, [pc, #152]	@ (8003be8 <HAL_TIM_MspPostInit+0x238>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d139      	bne.n	8003bc6 <HAL_TIM_MspPostInit+0x216>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b52:	4b20      	ldr	r3, [pc, #128]	@ (8003bd4 <HAL_TIM_MspPostInit+0x224>)
 8003b54:	695b      	ldr	r3, [r3, #20]
 8003b56:	4a1f      	ldr	r2, [pc, #124]	@ (8003bd4 <HAL_TIM_MspPostInit+0x224>)
 8003b58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b5c:	6153      	str	r3, [r2, #20]
 8003b5e:	4b1d      	ldr	r3, [pc, #116]	@ (8003bd4 <HAL_TIM_MspPostInit+0x224>)
 8003b60:	695b      	ldr	r3, [r3, #20]
 8003b62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b66:	613b      	str	r3, [r7, #16]
 8003b68:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b6a:	4b1a      	ldr	r3, [pc, #104]	@ (8003bd4 <HAL_TIM_MspPostInit+0x224>)
 8003b6c:	695b      	ldr	r3, [r3, #20]
 8003b6e:	4a19      	ldr	r2, [pc, #100]	@ (8003bd4 <HAL_TIM_MspPostInit+0x224>)
 8003b70:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b74:	6153      	str	r3, [r2, #20]
 8003b76:	4b17      	ldr	r3, [pc, #92]	@ (8003bd4 <HAL_TIM_MspPostInit+0x224>)
 8003b78:	695b      	ldr	r3, [r3, #20]
 8003b7a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003b7e:	60fb      	str	r3, [r7, #12]
 8003b80:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003b82:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003b86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b88:	2302      	movs	r3, #2
 8003b8a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b90:	2300      	movs	r3, #0
 8003b92:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 8003b94:	2301      	movs	r3, #1
 8003b96:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b98:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003b9c:	4619      	mov	r1, r3
 8003b9e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003ba2:	f002 fbcb 	bl	800633c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003ba6:	2340      	movs	r3, #64	@ 0x40
 8003ba8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003baa:	2302      	movs	r3, #2
 8003bac:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bba:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003bbe:	4619      	mov	r1, r3
 8003bc0:	4806      	ldr	r0, [pc, #24]	@ (8003bdc <HAL_TIM_MspPostInit+0x22c>)
 8003bc2:	f002 fbbb 	bl	800633c <HAL_GPIO_Init>
}
 8003bc6:	bf00      	nop
 8003bc8:	3740      	adds	r7, #64	@ 0x40
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}
 8003bce:	bf00      	nop
 8003bd0:	40012c00 	.word	0x40012c00
 8003bd4:	40021000 	.word	0x40021000
 8003bd8:	48000800 	.word	0x48000800
 8003bdc:	48000400 	.word	0x48000400
 8003be0:	40013400 	.word	0x40013400
 8003be4:	40014000 	.word	0x40014000
 8003be8:	40014400 	.word	0x40014400

08003bec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b08e      	sub	sp, #56	@ 0x38
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bf4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	601a      	str	r2, [r3, #0]
 8003bfc:	605a      	str	r2, [r3, #4]
 8003bfe:	609a      	str	r2, [r3, #8]
 8003c00:	60da      	str	r2, [r3, #12]
 8003c02:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a90      	ldr	r2, [pc, #576]	@ (8003e4c <HAL_UART_MspInit+0x260>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	f040 8099 	bne.w	8003d42 <HAL_UART_MspInit+0x156>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003c10:	4b8f      	ldr	r3, [pc, #572]	@ (8003e50 <HAL_UART_MspInit+0x264>)
 8003c12:	699b      	ldr	r3, [r3, #24]
 8003c14:	4a8e      	ldr	r2, [pc, #568]	@ (8003e50 <HAL_UART_MspInit+0x264>)
 8003c16:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003c1a:	6193      	str	r3, [r2, #24]
 8003c1c:	4b8c      	ldr	r3, [pc, #560]	@ (8003e50 <HAL_UART_MspInit+0x264>)
 8003c1e:	699b      	ldr	r3, [r3, #24]
 8003c20:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c24:	623b      	str	r3, [r7, #32]
 8003c26:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c28:	4b89      	ldr	r3, [pc, #548]	@ (8003e50 <HAL_UART_MspInit+0x264>)
 8003c2a:	695b      	ldr	r3, [r3, #20]
 8003c2c:	4a88      	ldr	r2, [pc, #544]	@ (8003e50 <HAL_UART_MspInit+0x264>)
 8003c2e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003c32:	6153      	str	r3, [r2, #20]
 8003c34:	4b86      	ldr	r3, [pc, #536]	@ (8003e50 <HAL_UART_MspInit+0x264>)
 8003c36:	695b      	ldr	r3, [r3, #20]
 8003c38:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003c3c:	61fb      	str	r3, [r7, #28]
 8003c3e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c40:	4b83      	ldr	r3, [pc, #524]	@ (8003e50 <HAL_UART_MspInit+0x264>)
 8003c42:	695b      	ldr	r3, [r3, #20]
 8003c44:	4a82      	ldr	r2, [pc, #520]	@ (8003e50 <HAL_UART_MspInit+0x264>)
 8003c46:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c4a:	6153      	str	r3, [r2, #20]
 8003c4c:	4b80      	ldr	r3, [pc, #512]	@ (8003e50 <HAL_UART_MspInit+0x264>)
 8003c4e:	695b      	ldr	r3, [r3, #20]
 8003c50:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c54:	61bb      	str	r3, [r7, #24]
 8003c56:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003c58:	2310      	movs	r3, #16
 8003c5a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c5c:	2302      	movs	r3, #2
 8003c5e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c60:	2300      	movs	r3, #0
 8003c62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003c64:	2303      	movs	r3, #3
 8003c66:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003c68:	2307      	movs	r3, #7
 8003c6a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003c70:	4619      	mov	r1, r3
 8003c72:	4878      	ldr	r0, [pc, #480]	@ (8003e54 <HAL_UART_MspInit+0x268>)
 8003c74:	f002 fb62 	bl	800633c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003c78:	2380      	movs	r3, #128	@ 0x80
 8003c7a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c7c:	2302      	movs	r3, #2
 8003c7e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c80:	2300      	movs	r3, #0
 8003c82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003c84:	2303      	movs	r3, #3
 8003c86:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003c88:	2307      	movs	r3, #7
 8003c8a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003c90:	4619      	mov	r1, r3
 8003c92:	4871      	ldr	r0, [pc, #452]	@ (8003e58 <HAL_UART_MspInit+0x26c>)
 8003c94:	f002 fb52 	bl	800633c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8003c98:	4b70      	ldr	r3, [pc, #448]	@ (8003e5c <HAL_UART_MspInit+0x270>)
 8003c9a:	4a71      	ldr	r2, [pc, #452]	@ (8003e60 <HAL_UART_MspInit+0x274>)
 8003c9c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003c9e:	4b6f      	ldr	r3, [pc, #444]	@ (8003e5c <HAL_UART_MspInit+0x270>)
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ca4:	4b6d      	ldr	r3, [pc, #436]	@ (8003e5c <HAL_UART_MspInit+0x270>)
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003caa:	4b6c      	ldr	r3, [pc, #432]	@ (8003e5c <HAL_UART_MspInit+0x270>)
 8003cac:	2280      	movs	r2, #128	@ 0x80
 8003cae:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003cb0:	4b6a      	ldr	r3, [pc, #424]	@ (8003e5c <HAL_UART_MspInit+0x270>)
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003cb6:	4b69      	ldr	r3, [pc, #420]	@ (8003e5c <HAL_UART_MspInit+0x270>)
 8003cb8:	2200      	movs	r2, #0
 8003cba:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003cbc:	4b67      	ldr	r3, [pc, #412]	@ (8003e5c <HAL_UART_MspInit+0x270>)
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003cc2:	4b66      	ldr	r3, [pc, #408]	@ (8003e5c <HAL_UART_MspInit+0x270>)
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003cc8:	4864      	ldr	r0, [pc, #400]	@ (8003e5c <HAL_UART_MspInit+0x270>)
 8003cca:	f002 f8ff 	bl	8005ecc <HAL_DMA_Init>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d001      	beq.n	8003cd8 <HAL_UART_MspInit+0xec>
    {
      Error_Handler();
 8003cd4:	f7ff fcd2 	bl	800367c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	4a60      	ldr	r2, [pc, #384]	@ (8003e5c <HAL_UART_MspInit+0x270>)
 8003cdc:	675a      	str	r2, [r3, #116]	@ 0x74
 8003cde:	4a5f      	ldr	r2, [pc, #380]	@ (8003e5c <HAL_UART_MspInit+0x270>)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8003ce4:	4b5f      	ldr	r3, [pc, #380]	@ (8003e64 <HAL_UART_MspInit+0x278>)
 8003ce6:	4a60      	ldr	r2, [pc, #384]	@ (8003e68 <HAL_UART_MspInit+0x27c>)
 8003ce8:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003cea:	4b5e      	ldr	r3, [pc, #376]	@ (8003e64 <HAL_UART_MspInit+0x278>)
 8003cec:	2210      	movs	r2, #16
 8003cee:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003cf0:	4b5c      	ldr	r3, [pc, #368]	@ (8003e64 <HAL_UART_MspInit+0x278>)
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003cf6:	4b5b      	ldr	r3, [pc, #364]	@ (8003e64 <HAL_UART_MspInit+0x278>)
 8003cf8:	2280      	movs	r2, #128	@ 0x80
 8003cfa:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003cfc:	4b59      	ldr	r3, [pc, #356]	@ (8003e64 <HAL_UART_MspInit+0x278>)
 8003cfe:	2200      	movs	r2, #0
 8003d00:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003d02:	4b58      	ldr	r3, [pc, #352]	@ (8003e64 <HAL_UART_MspInit+0x278>)
 8003d04:	2200      	movs	r2, #0
 8003d06:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003d08:	4b56      	ldr	r3, [pc, #344]	@ (8003e64 <HAL_UART_MspInit+0x278>)
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003d0e:	4b55      	ldr	r3, [pc, #340]	@ (8003e64 <HAL_UART_MspInit+0x278>)
 8003d10:	2200      	movs	r2, #0
 8003d12:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003d14:	4853      	ldr	r0, [pc, #332]	@ (8003e64 <HAL_UART_MspInit+0x278>)
 8003d16:	f002 f8d9 	bl	8005ecc <HAL_DMA_Init>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d001      	beq.n	8003d24 <HAL_UART_MspInit+0x138>
    {
      Error_Handler();
 8003d20:	f7ff fcac 	bl	800367c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	4a4f      	ldr	r2, [pc, #316]	@ (8003e64 <HAL_UART_MspInit+0x278>)
 8003d28:	671a      	str	r2, [r3, #112]	@ 0x70
 8003d2a:	4a4e      	ldr	r2, [pc, #312]	@ (8003e64 <HAL_UART_MspInit+0x278>)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8003d30:	2200      	movs	r2, #0
 8003d32:	2105      	movs	r1, #5
 8003d34:	2025      	movs	r0, #37	@ 0x25
 8003d36:	f001 fe9f 	bl	8005a78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003d3a:	2025      	movs	r0, #37	@ 0x25
 8003d3c:	f001 feb8 	bl	8005ab0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003d40:	e120      	b.n	8003f84 <HAL_UART_MspInit+0x398>
  else if(huart->Instance==USART2)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a49      	ldr	r2, [pc, #292]	@ (8003e6c <HAL_UART_MspInit+0x280>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	f040 8099 	bne.w	8003e80 <HAL_UART_MspInit+0x294>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003d4e:	4b40      	ldr	r3, [pc, #256]	@ (8003e50 <HAL_UART_MspInit+0x264>)
 8003d50:	69db      	ldr	r3, [r3, #28]
 8003d52:	4a3f      	ldr	r2, [pc, #252]	@ (8003e50 <HAL_UART_MspInit+0x264>)
 8003d54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d58:	61d3      	str	r3, [r2, #28]
 8003d5a:	4b3d      	ldr	r3, [pc, #244]	@ (8003e50 <HAL_UART_MspInit+0x264>)
 8003d5c:	69db      	ldr	r3, [r3, #28]
 8003d5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d62:	617b      	str	r3, [r7, #20]
 8003d64:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d66:	4b3a      	ldr	r3, [pc, #232]	@ (8003e50 <HAL_UART_MspInit+0x264>)
 8003d68:	695b      	ldr	r3, [r3, #20]
 8003d6a:	4a39      	ldr	r2, [pc, #228]	@ (8003e50 <HAL_UART_MspInit+0x264>)
 8003d6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d70:	6153      	str	r3, [r2, #20]
 8003d72:	4b37      	ldr	r3, [pc, #220]	@ (8003e50 <HAL_UART_MspInit+0x264>)
 8003d74:	695b      	ldr	r3, [r3, #20]
 8003d76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d7a:	613b      	str	r3, [r7, #16]
 8003d7c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003d7e:	230c      	movs	r3, #12
 8003d80:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d82:	2302      	movs	r3, #2
 8003d84:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d86:	2300      	movs	r3, #0
 8003d88:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003d8e:	2307      	movs	r3, #7
 8003d90:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003d96:	4619      	mov	r1, r3
 8003d98:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003d9c:	f002 face 	bl	800633c <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8003da0:	4b33      	ldr	r3, [pc, #204]	@ (8003e70 <HAL_UART_MspInit+0x284>)
 8003da2:	4a34      	ldr	r2, [pc, #208]	@ (8003e74 <HAL_UART_MspInit+0x288>)
 8003da4:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003da6:	4b32      	ldr	r3, [pc, #200]	@ (8003e70 <HAL_UART_MspInit+0x284>)
 8003da8:	2200      	movs	r2, #0
 8003daa:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003dac:	4b30      	ldr	r3, [pc, #192]	@ (8003e70 <HAL_UART_MspInit+0x284>)
 8003dae:	2200      	movs	r2, #0
 8003db0:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003db2:	4b2f      	ldr	r3, [pc, #188]	@ (8003e70 <HAL_UART_MspInit+0x284>)
 8003db4:	2280      	movs	r2, #128	@ 0x80
 8003db6:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003db8:	4b2d      	ldr	r3, [pc, #180]	@ (8003e70 <HAL_UART_MspInit+0x284>)
 8003dba:	2200      	movs	r2, #0
 8003dbc:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003dbe:	4b2c      	ldr	r3, [pc, #176]	@ (8003e70 <HAL_UART_MspInit+0x284>)
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8003dc4:	4b2a      	ldr	r3, [pc, #168]	@ (8003e70 <HAL_UART_MspInit+0x284>)
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003dca:	4b29      	ldr	r3, [pc, #164]	@ (8003e70 <HAL_UART_MspInit+0x284>)
 8003dcc:	2200      	movs	r2, #0
 8003dce:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003dd0:	4827      	ldr	r0, [pc, #156]	@ (8003e70 <HAL_UART_MspInit+0x284>)
 8003dd2:	f002 f87b 	bl	8005ecc <HAL_DMA_Init>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d001      	beq.n	8003de0 <HAL_UART_MspInit+0x1f4>
      Error_Handler();
 8003ddc:	f7ff fc4e 	bl	800367c <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	4a23      	ldr	r2, [pc, #140]	@ (8003e70 <HAL_UART_MspInit+0x284>)
 8003de4:	675a      	str	r2, [r3, #116]	@ 0x74
 8003de6:	4a22      	ldr	r2, [pc, #136]	@ (8003e70 <HAL_UART_MspInit+0x284>)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6253      	str	r3, [r2, #36]	@ 0x24
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8003dec:	4b22      	ldr	r3, [pc, #136]	@ (8003e78 <HAL_UART_MspInit+0x28c>)
 8003dee:	4a23      	ldr	r2, [pc, #140]	@ (8003e7c <HAL_UART_MspInit+0x290>)
 8003df0:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003df2:	4b21      	ldr	r3, [pc, #132]	@ (8003e78 <HAL_UART_MspInit+0x28c>)
 8003df4:	2210      	movs	r2, #16
 8003df6:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003df8:	4b1f      	ldr	r3, [pc, #124]	@ (8003e78 <HAL_UART_MspInit+0x28c>)
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003dfe:	4b1e      	ldr	r3, [pc, #120]	@ (8003e78 <HAL_UART_MspInit+0x28c>)
 8003e00:	2280      	movs	r2, #128	@ 0x80
 8003e02:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003e04:	4b1c      	ldr	r3, [pc, #112]	@ (8003e78 <HAL_UART_MspInit+0x28c>)
 8003e06:	2200      	movs	r2, #0
 8003e08:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003e0a:	4b1b      	ldr	r3, [pc, #108]	@ (8003e78 <HAL_UART_MspInit+0x28c>)
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003e10:	4b19      	ldr	r3, [pc, #100]	@ (8003e78 <HAL_UART_MspInit+0x28c>)
 8003e12:	2200      	movs	r2, #0
 8003e14:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003e16:	4b18      	ldr	r3, [pc, #96]	@ (8003e78 <HAL_UART_MspInit+0x28c>)
 8003e18:	2200      	movs	r2, #0
 8003e1a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003e1c:	4816      	ldr	r0, [pc, #88]	@ (8003e78 <HAL_UART_MspInit+0x28c>)
 8003e1e:	f002 f855 	bl	8005ecc <HAL_DMA_Init>
 8003e22:	4603      	mov	r3, r0
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d001      	beq.n	8003e2c <HAL_UART_MspInit+0x240>
      Error_Handler();
 8003e28:	f7ff fc28 	bl	800367c <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	4a12      	ldr	r2, [pc, #72]	@ (8003e78 <HAL_UART_MspInit+0x28c>)
 8003e30:	671a      	str	r2, [r3, #112]	@ 0x70
 8003e32:	4a11      	ldr	r2, [pc, #68]	@ (8003e78 <HAL_UART_MspInit+0x28c>)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8003e38:	2200      	movs	r2, #0
 8003e3a:	2105      	movs	r1, #5
 8003e3c:	2026      	movs	r0, #38	@ 0x26
 8003e3e:	f001 fe1b 	bl	8005a78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003e42:	2026      	movs	r0, #38	@ 0x26
 8003e44:	f001 fe34 	bl	8005ab0 <HAL_NVIC_EnableIRQ>
}
 8003e48:	e09c      	b.n	8003f84 <HAL_UART_MspInit+0x398>
 8003e4a:	bf00      	nop
 8003e4c:	40013800 	.word	0x40013800
 8003e50:	40021000 	.word	0x40021000
 8003e54:	48000800 	.word	0x48000800
 8003e58:	48000400 	.word	0x48000400
 8003e5c:	200008d8 	.word	0x200008d8
 8003e60:	40020058 	.word	0x40020058
 8003e64:	2000091c 	.word	0x2000091c
 8003e68:	40020044 	.word	0x40020044
 8003e6c:	40004400 	.word	0x40004400
 8003e70:	20000960 	.word	0x20000960
 8003e74:	4002006c 	.word	0x4002006c
 8003e78:	200009a4 	.word	0x200009a4
 8003e7c:	40020080 	.word	0x40020080
  else if(huart->Instance==USART3)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a41      	ldr	r2, [pc, #260]	@ (8003f8c <HAL_UART_MspInit+0x3a0>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d17c      	bne.n	8003f84 <HAL_UART_MspInit+0x398>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003e8a:	4b41      	ldr	r3, [pc, #260]	@ (8003f90 <HAL_UART_MspInit+0x3a4>)
 8003e8c:	69db      	ldr	r3, [r3, #28]
 8003e8e:	4a40      	ldr	r2, [pc, #256]	@ (8003f90 <HAL_UART_MspInit+0x3a4>)
 8003e90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e94:	61d3      	str	r3, [r2, #28]
 8003e96:	4b3e      	ldr	r3, [pc, #248]	@ (8003f90 <HAL_UART_MspInit+0x3a4>)
 8003e98:	69db      	ldr	r3, [r3, #28]
 8003e9a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e9e:	60fb      	str	r3, [r7, #12]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ea2:	4b3b      	ldr	r3, [pc, #236]	@ (8003f90 <HAL_UART_MspInit+0x3a4>)
 8003ea4:	695b      	ldr	r3, [r3, #20]
 8003ea6:	4a3a      	ldr	r2, [pc, #232]	@ (8003f90 <HAL_UART_MspInit+0x3a4>)
 8003ea8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003eac:	6153      	str	r3, [r2, #20]
 8003eae:	4b38      	ldr	r3, [pc, #224]	@ (8003f90 <HAL_UART_MspInit+0x3a4>)
 8003eb0:	695b      	ldr	r3, [r3, #20]
 8003eb2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003eb6:	60bb      	str	r3, [r7, #8]
 8003eb8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003eba:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003ebe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ec0:	2302      	movs	r3, #2
 8003ec2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003ec8:	2303      	movs	r3, #3
 8003eca:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003ecc:	2307      	movs	r3, #7
 8003ece:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ed0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003ed4:	4619      	mov	r1, r3
 8003ed6:	482f      	ldr	r0, [pc, #188]	@ (8003f94 <HAL_UART_MspInit+0x3a8>)
 8003ed8:	f002 fa30 	bl	800633c <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8003edc:	4b2e      	ldr	r3, [pc, #184]	@ (8003f98 <HAL_UART_MspInit+0x3ac>)
 8003ede:	4a2f      	ldr	r2, [pc, #188]	@ (8003f9c <HAL_UART_MspInit+0x3b0>)
 8003ee0:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003ee2:	4b2d      	ldr	r3, [pc, #180]	@ (8003f98 <HAL_UART_MspInit+0x3ac>)
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ee8:	4b2b      	ldr	r3, [pc, #172]	@ (8003f98 <HAL_UART_MspInit+0x3ac>)
 8003eea:	2200      	movs	r2, #0
 8003eec:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003eee:	4b2a      	ldr	r3, [pc, #168]	@ (8003f98 <HAL_UART_MspInit+0x3ac>)
 8003ef0:	2280      	movs	r2, #128	@ 0x80
 8003ef2:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003ef4:	4b28      	ldr	r3, [pc, #160]	@ (8003f98 <HAL_UART_MspInit+0x3ac>)
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003efa:	4b27      	ldr	r3, [pc, #156]	@ (8003f98 <HAL_UART_MspInit+0x3ac>)
 8003efc:	2200      	movs	r2, #0
 8003efe:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8003f00:	4b25      	ldr	r3, [pc, #148]	@ (8003f98 <HAL_UART_MspInit+0x3ac>)
 8003f02:	2200      	movs	r2, #0
 8003f04:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003f06:	4b24      	ldr	r3, [pc, #144]	@ (8003f98 <HAL_UART_MspInit+0x3ac>)
 8003f08:	2200      	movs	r2, #0
 8003f0a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003f0c:	4822      	ldr	r0, [pc, #136]	@ (8003f98 <HAL_UART_MspInit+0x3ac>)
 8003f0e:	f001 ffdd 	bl	8005ecc <HAL_DMA_Init>
 8003f12:	4603      	mov	r3, r0
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d001      	beq.n	8003f1c <HAL_UART_MspInit+0x330>
      Error_Handler();
 8003f18:	f7ff fbb0 	bl	800367c <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	4a1e      	ldr	r2, [pc, #120]	@ (8003f98 <HAL_UART_MspInit+0x3ac>)
 8003f20:	675a      	str	r2, [r3, #116]	@ 0x74
 8003f22:	4a1d      	ldr	r2, [pc, #116]	@ (8003f98 <HAL_UART_MspInit+0x3ac>)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6253      	str	r3, [r2, #36]	@ 0x24
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8003f28:	4b1d      	ldr	r3, [pc, #116]	@ (8003fa0 <HAL_UART_MspInit+0x3b4>)
 8003f2a:	4a1e      	ldr	r2, [pc, #120]	@ (8003fa4 <HAL_UART_MspInit+0x3b8>)
 8003f2c:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003f2e:	4b1c      	ldr	r3, [pc, #112]	@ (8003fa0 <HAL_UART_MspInit+0x3b4>)
 8003f30:	2210      	movs	r2, #16
 8003f32:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003f34:	4b1a      	ldr	r3, [pc, #104]	@ (8003fa0 <HAL_UART_MspInit+0x3b4>)
 8003f36:	2200      	movs	r2, #0
 8003f38:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003f3a:	4b19      	ldr	r3, [pc, #100]	@ (8003fa0 <HAL_UART_MspInit+0x3b4>)
 8003f3c:	2280      	movs	r2, #128	@ 0x80
 8003f3e:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003f40:	4b17      	ldr	r3, [pc, #92]	@ (8003fa0 <HAL_UART_MspInit+0x3b4>)
 8003f42:	2200      	movs	r2, #0
 8003f44:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003f46:	4b16      	ldr	r3, [pc, #88]	@ (8003fa0 <HAL_UART_MspInit+0x3b4>)
 8003f48:	2200      	movs	r2, #0
 8003f4a:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8003f4c:	4b14      	ldr	r3, [pc, #80]	@ (8003fa0 <HAL_UART_MspInit+0x3b4>)
 8003f4e:	2200      	movs	r2, #0
 8003f50:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003f52:	4b13      	ldr	r3, [pc, #76]	@ (8003fa0 <HAL_UART_MspInit+0x3b4>)
 8003f54:	2200      	movs	r2, #0
 8003f56:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8003f58:	4811      	ldr	r0, [pc, #68]	@ (8003fa0 <HAL_UART_MspInit+0x3b4>)
 8003f5a:	f001 ffb7 	bl	8005ecc <HAL_DMA_Init>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d001      	beq.n	8003f68 <HAL_UART_MspInit+0x37c>
      Error_Handler();
 8003f64:	f7ff fb8a 	bl	800367c <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	4a0d      	ldr	r2, [pc, #52]	@ (8003fa0 <HAL_UART_MspInit+0x3b4>)
 8003f6c:	671a      	str	r2, [r3, #112]	@ 0x70
 8003f6e:	4a0c      	ldr	r2, [pc, #48]	@ (8003fa0 <HAL_UART_MspInit+0x3b4>)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8003f74:	2200      	movs	r2, #0
 8003f76:	2105      	movs	r1, #5
 8003f78:	2027      	movs	r0, #39	@ 0x27
 8003f7a:	f001 fd7d 	bl	8005a78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003f7e:	2027      	movs	r0, #39	@ 0x27
 8003f80:	f001 fd96 	bl	8005ab0 <HAL_NVIC_EnableIRQ>
}
 8003f84:	bf00      	nop
 8003f86:	3738      	adds	r7, #56	@ 0x38
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bd80      	pop	{r7, pc}
 8003f8c:	40004800 	.word	0x40004800
 8003f90:	40021000 	.word	0x40021000
 8003f94:	48000400 	.word	0x48000400
 8003f98:	200009e8 	.word	0x200009e8
 8003f9c:	40020030 	.word	0x40020030
 8003fa0:	20000a2c 	.word	0x20000a2c
 8003fa4:	4002001c 	.word	0x4002001c

08003fa8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b08e      	sub	sp, #56	@ 0x38
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003fb8:	4b33      	ldr	r3, [pc, #204]	@ (8004088 <HAL_InitTick+0xe0>)
 8003fba:	69db      	ldr	r3, [r3, #28]
 8003fbc:	4a32      	ldr	r2, [pc, #200]	@ (8004088 <HAL_InitTick+0xe0>)
 8003fbe:	f043 0310 	orr.w	r3, r3, #16
 8003fc2:	61d3      	str	r3, [r2, #28]
 8003fc4:	4b30      	ldr	r3, [pc, #192]	@ (8004088 <HAL_InitTick+0xe0>)
 8003fc6:	69db      	ldr	r3, [r3, #28]
 8003fc8:	f003 0310 	and.w	r3, r3, #16
 8003fcc:	60fb      	str	r3, [r7, #12]
 8003fce:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003fd0:	f107 0210 	add.w	r2, r7, #16
 8003fd4:	f107 0314 	add.w	r3, r7, #20
 8003fd8:	4611      	mov	r1, r2
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f005 f8ea 	bl	80091b4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003fe0:	6a3b      	ldr	r3, [r7, #32]
 8003fe2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003fe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d103      	bne.n	8003ff2 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8003fea:	f005 f89f 	bl	800912c <HAL_RCC_GetPCLK1Freq>
 8003fee:	6378      	str	r0, [r7, #52]	@ 0x34
 8003ff0:	e004      	b.n	8003ffc <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003ff2:	f005 f89b 	bl	800912c <HAL_RCC_GetPCLK1Freq>
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	005b      	lsls	r3, r3, #1
 8003ffa:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003ffc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ffe:	4a23      	ldr	r2, [pc, #140]	@ (800408c <HAL_InitTick+0xe4>)
 8004000:	fba2 2303 	umull	r2, r3, r2, r3
 8004004:	0c9b      	lsrs	r3, r3, #18
 8004006:	3b01      	subs	r3, #1
 8004008:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800400a:	4b21      	ldr	r3, [pc, #132]	@ (8004090 <HAL_InitTick+0xe8>)
 800400c:	4a21      	ldr	r2, [pc, #132]	@ (8004094 <HAL_InitTick+0xec>)
 800400e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8004010:	4b1f      	ldr	r3, [pc, #124]	@ (8004090 <HAL_InitTick+0xe8>)
 8004012:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004016:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8004018:	4a1d      	ldr	r2, [pc, #116]	@ (8004090 <HAL_InitTick+0xe8>)
 800401a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800401c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800401e:	4b1c      	ldr	r3, [pc, #112]	@ (8004090 <HAL_InitTick+0xe8>)
 8004020:	2200      	movs	r2, #0
 8004022:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004024:	4b1a      	ldr	r3, [pc, #104]	@ (8004090 <HAL_InitTick+0xe8>)
 8004026:	2200      	movs	r2, #0
 8004028:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800402a:	4b19      	ldr	r3, [pc, #100]	@ (8004090 <HAL_InitTick+0xe8>)
 800402c:	2200      	movs	r2, #0
 800402e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8004030:	4817      	ldr	r0, [pc, #92]	@ (8004090 <HAL_InitTick+0xe8>)
 8004032:	f006 fa43 	bl	800a4bc <HAL_TIM_Base_Init>
 8004036:	4603      	mov	r3, r0
 8004038:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800403c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004040:	2b00      	cmp	r3, #0
 8004042:	d11b      	bne.n	800407c <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8004044:	4812      	ldr	r0, [pc, #72]	@ (8004090 <HAL_InitTick+0xe8>)
 8004046:	f006 fa91 	bl	800a56c <HAL_TIM_Base_Start_IT>
 800404a:	4603      	mov	r3, r0
 800404c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8004050:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004054:	2b00      	cmp	r3, #0
 8004056:	d111      	bne.n	800407c <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004058:	2036      	movs	r0, #54	@ 0x36
 800405a:	f001 fd29 	bl	8005ab0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2b0f      	cmp	r3, #15
 8004062:	d808      	bhi.n	8004076 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8004064:	2200      	movs	r2, #0
 8004066:	6879      	ldr	r1, [r7, #4]
 8004068:	2036      	movs	r0, #54	@ 0x36
 800406a:	f001 fd05 	bl	8005a78 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800406e:	4a0a      	ldr	r2, [pc, #40]	@ (8004098 <HAL_InitTick+0xf0>)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6013      	str	r3, [r2, #0]
 8004074:	e002      	b.n	800407c <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8004076:	2301      	movs	r3, #1
 8004078:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800407c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8004080:	4618      	mov	r0, r3
 8004082:	3738      	adds	r7, #56	@ 0x38
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}
 8004088:	40021000 	.word	0x40021000
 800408c:	431bde83 	.word	0x431bde83
 8004090:	20000b14 	.word	0x20000b14
 8004094:	40001000 	.word	0x40001000
 8004098:	20000008 	.word	0x20000008

0800409c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800409c:	b480      	push	{r7}
 800409e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80040a0:	bf00      	nop
 80040a2:	e7fd      	b.n	80040a0 <NMI_Handler+0x4>

080040a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80040a4:	b480      	push	{r7}
 80040a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80040a8:	bf00      	nop
 80040aa:	e7fd      	b.n	80040a8 <HardFault_Handler+0x4>

080040ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80040ac:	b480      	push	{r7}
 80040ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80040b0:	bf00      	nop
 80040b2:	e7fd      	b.n	80040b0 <MemManage_Handler+0x4>

080040b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80040b4:	b480      	push	{r7}
 80040b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80040b8:	bf00      	nop
 80040ba:	e7fd      	b.n	80040b8 <BusFault_Handler+0x4>

080040bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80040bc:	b480      	push	{r7}
 80040be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80040c0:	bf00      	nop
 80040c2:	e7fd      	b.n	80040c0 <UsageFault_Handler+0x4>

080040c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80040c4:	b480      	push	{r7}
 80040c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80040c8:	bf00      	nop
 80040ca:	46bd      	mov	sp, r7
 80040cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d0:	4770      	bx	lr

080040d2 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80040d2:	b580      	push	{r7, lr}
 80040d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Encoder4_Pin);
 80040d6:	2001      	movs	r0, #1
 80040d8:	f002 fad2 	bl	8006680 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80040dc:	bf00      	nop
 80040de:	bd80      	pop	{r7, pc}

080040e0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80040e4:	4802      	ldr	r0, [pc, #8]	@ (80040f0 <DMA1_Channel2_IRQHandler+0x10>)
 80040e6:	f002 f80e 	bl	8006106 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80040ea:	bf00      	nop
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	bf00      	nop
 80040f0:	20000a2c 	.word	0x20000a2c

080040f4 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80040f8:	4802      	ldr	r0, [pc, #8]	@ (8004104 <DMA1_Channel3_IRQHandler+0x10>)
 80040fa:	f002 f804 	bl	8006106 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80040fe:	bf00      	nop
 8004100:	bd80      	pop	{r7, pc}
 8004102:	bf00      	nop
 8004104:	200009e8 	.word	0x200009e8

08004108 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800410c:	4802      	ldr	r0, [pc, #8]	@ (8004118 <DMA1_Channel4_IRQHandler+0x10>)
 800410e:	f001 fffa 	bl	8006106 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8004112:	bf00      	nop
 8004114:	bd80      	pop	{r7, pc}
 8004116:	bf00      	nop
 8004118:	2000091c 	.word	0x2000091c

0800411c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004120:	4802      	ldr	r0, [pc, #8]	@ (800412c <DMA1_Channel5_IRQHandler+0x10>)
 8004122:	f001 fff0 	bl	8006106 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8004126:	bf00      	nop
 8004128:	bd80      	pop	{r7, pc}
 800412a:	bf00      	nop
 800412c:	200008d8 	.word	0x200008d8

08004130 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004134:	4802      	ldr	r0, [pc, #8]	@ (8004140 <DMA1_Channel6_IRQHandler+0x10>)
 8004136:	f001 ffe6 	bl	8006106 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800413a:	bf00      	nop
 800413c:	bd80      	pop	{r7, pc}
 800413e:	bf00      	nop
 8004140:	20000960 	.word	0x20000960

08004144 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004148:	4802      	ldr	r0, [pc, #8]	@ (8004154 <DMA1_Channel7_IRQHandler+0x10>)
 800414a:	f001 ffdc 	bl	8006106 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 800414e:	bf00      	nop
 8004150:	bd80      	pop	{r7, pc}
 8004152:	bf00      	nop
 8004154:	200009a4 	.word	0x200009a4

08004158 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc2);
 800415c:	4802      	ldr	r0, [pc, #8]	@ (8004168 <ADC1_2_IRQHandler+0x10>)
 800415e:	f000 fd11 	bl	8004b84 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8004162:	bf00      	nop
 8004164:	bd80      	pop	{r7, pc}
 8004166:	bf00      	nop
 8004168:	20000498 	.word	0x20000498

0800416c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Encoder3_Pin);
 8004170:	2040      	movs	r0, #64	@ 0x40
 8004172:	f002 fa85 	bl	8006680 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Encoder2_Pin);
 8004176:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800417a:	f002 fa81 	bl	8006680 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800417e:	bf00      	nop
 8004180:	bd80      	pop	{r7, pc}
	...

08004184 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8004188:	4802      	ldr	r0, [pc, #8]	@ (8004194 <I2C1_EV_IRQHandler+0x10>)
 800418a:	f002 fd0b 	bl	8006ba4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800418e:	bf00      	nop
 8004190:	bd80      	pop	{r7, pc}
 8004192:	bf00      	nop
 8004194:	2000050c 	.word	0x2000050c

08004198 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800419c:	4802      	ldr	r0, [pc, #8]	@ (80041a8 <I2C1_ER_IRQHandler+0x10>)
 800419e:	f002 fd1b 	bl	8006bd8 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80041a2:	bf00      	nop
 80041a4:	bd80      	pop	{r7, pc}
 80041a6:	bf00      	nop
 80041a8:	2000050c 	.word	0x2000050c

080041ac <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80041b0:	4802      	ldr	r0, [pc, #8]	@ (80041bc <USART1_IRQHandler+0x10>)
 80041b2:	f007 ffb9 	bl	800c128 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80041b6:	bf00      	nop
 80041b8:	bd80      	pop	{r7, pc}
 80041ba:	bf00      	nop
 80041bc:	20000740 	.word	0x20000740

080041c0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80041c4:	4802      	ldr	r0, [pc, #8]	@ (80041d0 <USART2_IRQHandler+0x10>)
 80041c6:	f007 ffaf 	bl	800c128 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80041ca:	bf00      	nop
 80041cc:	bd80      	pop	{r7, pc}
 80041ce:	bf00      	nop
 80041d0:	200007c8 	.word	0x200007c8

080041d4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80041d8:	4802      	ldr	r0, [pc, #8]	@ (80041e4 <USART3_IRQHandler+0x10>)
 80041da:	f007 ffa5 	bl	800c128 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80041de:	bf00      	nop
 80041e0:	bd80      	pop	{r7, pc}
 80041e2:	bf00      	nop
 80041e4:	20000850 	.word	0x20000850

080041e8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Encoder1_Pin);
 80041ec:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80041f0:	f002 fa46 	bl	8006680 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80041f4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80041f8:	f002 fa42 	bl	8006680 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80041fc:	bf00      	nop
 80041fe:	bd80      	pop	{r7, pc}

08004200 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1 underrun interrupt.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004204:	4802      	ldr	r0, [pc, #8]	@ (8004210 <TIM6_DAC_IRQHandler+0x10>)
 8004206:	f006 fce7 	bl	800abd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800420a:	bf00      	nop
 800420c:	bd80      	pop	{r7, pc}
 800420e:	bf00      	nop
 8004210:	20000b14 	.word	0x20000b14

08004214 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004214:	b480      	push	{r7}
 8004216:	af00      	add	r7, sp, #0
  return 1;
 8004218:	2301      	movs	r3, #1
}
 800421a:	4618      	mov	r0, r3
 800421c:	46bd      	mov	sp, r7
 800421e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004222:	4770      	bx	lr

08004224 <_kill>:

int _kill(int pid, int sig)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b082      	sub	sp, #8
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
 800422c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800422e:	f00c fa0f 	bl	8010650 <__errno>
 8004232:	4603      	mov	r3, r0
 8004234:	2216      	movs	r2, #22
 8004236:	601a      	str	r2, [r3, #0]
  return -1;
 8004238:	f04f 33ff 	mov.w	r3, #4294967295
}
 800423c:	4618      	mov	r0, r3
 800423e:	3708      	adds	r7, #8
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}

08004244 <_exit>:

void _exit (int status)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b082      	sub	sp, #8
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800424c:	f04f 31ff 	mov.w	r1, #4294967295
 8004250:	6878      	ldr	r0, [r7, #4]
 8004252:	f7ff ffe7 	bl	8004224 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004256:	bf00      	nop
 8004258:	e7fd      	b.n	8004256 <_exit+0x12>

0800425a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800425a:	b580      	push	{r7, lr}
 800425c:	b086      	sub	sp, #24
 800425e:	af00      	add	r7, sp, #0
 8004260:	60f8      	str	r0, [r7, #12]
 8004262:	60b9      	str	r1, [r7, #8]
 8004264:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004266:	2300      	movs	r3, #0
 8004268:	617b      	str	r3, [r7, #20]
 800426a:	e00a      	b.n	8004282 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800426c:	f3af 8000 	nop.w
 8004270:	4601      	mov	r1, r0
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	1c5a      	adds	r2, r3, #1
 8004276:	60ba      	str	r2, [r7, #8]
 8004278:	b2ca      	uxtb	r2, r1
 800427a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	3301      	adds	r3, #1
 8004280:	617b      	str	r3, [r7, #20]
 8004282:	697a      	ldr	r2, [r7, #20]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	429a      	cmp	r2, r3
 8004288:	dbf0      	blt.n	800426c <_read+0x12>
  }

  return len;
 800428a:	687b      	ldr	r3, [r7, #4]
}
 800428c:	4618      	mov	r0, r3
 800428e:	3718      	adds	r7, #24
 8004290:	46bd      	mov	sp, r7
 8004292:	bd80      	pop	{r7, pc}

08004294 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b086      	sub	sp, #24
 8004298:	af00      	add	r7, sp, #0
 800429a:	60f8      	str	r0, [r7, #12]
 800429c:	60b9      	str	r1, [r7, #8]
 800429e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80042a0:	2300      	movs	r3, #0
 80042a2:	617b      	str	r3, [r7, #20]
 80042a4:	e009      	b.n	80042ba <_write+0x26>
  {
    __io_putchar(*ptr++);
 80042a6:	68bb      	ldr	r3, [r7, #8]
 80042a8:	1c5a      	adds	r2, r3, #1
 80042aa:	60ba      	str	r2, [r7, #8]
 80042ac:	781b      	ldrb	r3, [r3, #0]
 80042ae:	4618      	mov	r0, r3
 80042b0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80042b4:	697b      	ldr	r3, [r7, #20]
 80042b6:	3301      	adds	r3, #1
 80042b8:	617b      	str	r3, [r7, #20]
 80042ba:	697a      	ldr	r2, [r7, #20]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	429a      	cmp	r2, r3
 80042c0:	dbf1      	blt.n	80042a6 <_write+0x12>
  }
  return len;
 80042c2:	687b      	ldr	r3, [r7, #4]
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	3718      	adds	r7, #24
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bd80      	pop	{r7, pc}

080042cc <_close>:

int _close(int file)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b083      	sub	sp, #12
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80042d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80042d8:	4618      	mov	r0, r3
 80042da:	370c      	adds	r7, #12
 80042dc:	46bd      	mov	sp, r7
 80042de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e2:	4770      	bx	lr

080042e4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80042e4:	b480      	push	{r7}
 80042e6:	b083      	sub	sp, #12
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80042f4:	605a      	str	r2, [r3, #4]
  return 0;
 80042f6:	2300      	movs	r3, #0
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	370c      	adds	r7, #12
 80042fc:	46bd      	mov	sp, r7
 80042fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004302:	4770      	bx	lr

08004304 <_isatty>:

int _isatty(int file)
{
 8004304:	b480      	push	{r7}
 8004306:	b083      	sub	sp, #12
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800430c:	2301      	movs	r3, #1
}
 800430e:	4618      	mov	r0, r3
 8004310:	370c      	adds	r7, #12
 8004312:	46bd      	mov	sp, r7
 8004314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004318:	4770      	bx	lr

0800431a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800431a:	b480      	push	{r7}
 800431c:	b085      	sub	sp, #20
 800431e:	af00      	add	r7, sp, #0
 8004320:	60f8      	str	r0, [r7, #12]
 8004322:	60b9      	str	r1, [r7, #8]
 8004324:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004326:	2300      	movs	r3, #0
}
 8004328:	4618      	mov	r0, r3
 800432a:	3714      	adds	r7, #20
 800432c:	46bd      	mov	sp, r7
 800432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004332:	4770      	bx	lr

08004334 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b086      	sub	sp, #24
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800433c:	4a14      	ldr	r2, [pc, #80]	@ (8004390 <_sbrk+0x5c>)
 800433e:	4b15      	ldr	r3, [pc, #84]	@ (8004394 <_sbrk+0x60>)
 8004340:	1ad3      	subs	r3, r2, r3
 8004342:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004348:	4b13      	ldr	r3, [pc, #76]	@ (8004398 <_sbrk+0x64>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d102      	bne.n	8004356 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004350:	4b11      	ldr	r3, [pc, #68]	@ (8004398 <_sbrk+0x64>)
 8004352:	4a12      	ldr	r2, [pc, #72]	@ (800439c <_sbrk+0x68>)
 8004354:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004356:	4b10      	ldr	r3, [pc, #64]	@ (8004398 <_sbrk+0x64>)
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	4413      	add	r3, r2
 800435e:	693a      	ldr	r2, [r7, #16]
 8004360:	429a      	cmp	r2, r3
 8004362:	d207      	bcs.n	8004374 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004364:	f00c f974 	bl	8010650 <__errno>
 8004368:	4603      	mov	r3, r0
 800436a:	220c      	movs	r2, #12
 800436c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800436e:	f04f 33ff 	mov.w	r3, #4294967295
 8004372:	e009      	b.n	8004388 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004374:	4b08      	ldr	r3, [pc, #32]	@ (8004398 <_sbrk+0x64>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800437a:	4b07      	ldr	r3, [pc, #28]	@ (8004398 <_sbrk+0x64>)
 800437c:	681a      	ldr	r2, [r3, #0]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	4413      	add	r3, r2
 8004382:	4a05      	ldr	r2, [pc, #20]	@ (8004398 <_sbrk+0x64>)
 8004384:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004386:	68fb      	ldr	r3, [r7, #12]
}
 8004388:	4618      	mov	r0, r3
 800438a:	3718      	adds	r7, #24
 800438c:	46bd      	mov	sp, r7
 800438e:	bd80      	pop	{r7, pc}
 8004390:	20010000 	.word	0x20010000
 8004394:	00000400 	.word	0x00000400
 8004398:	20000b60 	.word	0x20000b60
 800439c:	20005c20 	.word	0x20005c20

080043a0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80043a0:	b480      	push	{r7}
 80043a2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80043a4:	4b06      	ldr	r3, [pc, #24]	@ (80043c0 <SystemInit+0x20>)
 80043a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043aa:	4a05      	ldr	r2, [pc, #20]	@ (80043c0 <SystemInit+0x20>)
 80043ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80043b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80043b4:	bf00      	nop
 80043b6:	46bd      	mov	sp, r7
 80043b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043bc:	4770      	bx	lr
 80043be:	bf00      	nop
 80043c0:	e000ed00 	.word	0xe000ed00

080043c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80043c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80043fc <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80043c8:	f7ff ffea 	bl	80043a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80043cc:	480c      	ldr	r0, [pc, #48]	@ (8004400 <LoopForever+0x6>)
  ldr r1, =_edata
 80043ce:	490d      	ldr	r1, [pc, #52]	@ (8004404 <LoopForever+0xa>)
  ldr r2, =_sidata
 80043d0:	4a0d      	ldr	r2, [pc, #52]	@ (8004408 <LoopForever+0xe>)
  movs r3, #0
 80043d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80043d4:	e002      	b.n	80043dc <LoopCopyDataInit>

080043d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80043d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80043d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80043da:	3304      	adds	r3, #4

080043dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80043dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80043de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80043e0:	d3f9      	bcc.n	80043d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80043e2:	4a0a      	ldr	r2, [pc, #40]	@ (800440c <LoopForever+0x12>)
  ldr r4, =_ebss
 80043e4:	4c0a      	ldr	r4, [pc, #40]	@ (8004410 <LoopForever+0x16>)
  movs r3, #0
 80043e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80043e8:	e001      	b.n	80043ee <LoopFillZerobss>

080043ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80043ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80043ec:	3204      	adds	r2, #4

080043ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80043ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80043f0:	d3fb      	bcc.n	80043ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80043f2:	f00c f933 	bl	801065c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80043f6:	f7fc fdc9 	bl	8000f8c <main>

080043fa <LoopForever>:

LoopForever:
    b LoopForever
 80043fa:	e7fe      	b.n	80043fa <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80043fc:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8004400:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004404:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8004408:	0801290c 	.word	0x0801290c
  ldr r2, =_sbss
 800440c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8004410:	20005c20 	.word	0x20005c20

08004414 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004414:	e7fe      	b.n	8004414 <ADC3_IRQHandler>
	...

08004418 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800441c:	4b08      	ldr	r3, [pc, #32]	@ (8004440 <HAL_Init+0x28>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a07      	ldr	r2, [pc, #28]	@ (8004440 <HAL_Init+0x28>)
 8004422:	f043 0310 	orr.w	r3, r3, #16
 8004426:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004428:	2003      	movs	r0, #3
 800442a:	f001 fb1a 	bl	8005a62 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800442e:	200f      	movs	r0, #15
 8004430:	f7ff fdba 	bl	8003fa8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004434:	f7ff f928 	bl	8003688 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004438:	2300      	movs	r3, #0
}
 800443a:	4618      	mov	r0, r3
 800443c:	bd80      	pop	{r7, pc}
 800443e:	bf00      	nop
 8004440:	40022000 	.word	0x40022000

08004444 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004444:	b480      	push	{r7}
 8004446:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004448:	4b06      	ldr	r3, [pc, #24]	@ (8004464 <HAL_IncTick+0x20>)
 800444a:	781b      	ldrb	r3, [r3, #0]
 800444c:	461a      	mov	r2, r3
 800444e:	4b06      	ldr	r3, [pc, #24]	@ (8004468 <HAL_IncTick+0x24>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4413      	add	r3, r2
 8004454:	4a04      	ldr	r2, [pc, #16]	@ (8004468 <HAL_IncTick+0x24>)
 8004456:	6013      	str	r3, [r2, #0]
}
 8004458:	bf00      	nop
 800445a:	46bd      	mov	sp, r7
 800445c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004460:	4770      	bx	lr
 8004462:	bf00      	nop
 8004464:	2000000c 	.word	0x2000000c
 8004468:	20000b64 	.word	0x20000b64

0800446c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800446c:	b480      	push	{r7}
 800446e:	af00      	add	r7, sp, #0
  return uwTick;  
 8004470:	4b03      	ldr	r3, [pc, #12]	@ (8004480 <HAL_GetTick+0x14>)
 8004472:	681b      	ldr	r3, [r3, #0]
}
 8004474:	4618      	mov	r0, r3
 8004476:	46bd      	mov	sp, r7
 8004478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447c:	4770      	bx	lr
 800447e:	bf00      	nop
 8004480:	20000b64 	.word	0x20000b64

08004484 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b084      	sub	sp, #16
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800448c:	f7ff ffee 	bl	800446c <HAL_GetTick>
 8004490:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	f1b3 3fff 	cmp.w	r3, #4294967295
 800449c:	d005      	beq.n	80044aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800449e:	4b0a      	ldr	r3, [pc, #40]	@ (80044c8 <HAL_Delay+0x44>)
 80044a0:	781b      	ldrb	r3, [r3, #0]
 80044a2:	461a      	mov	r2, r3
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	4413      	add	r3, r2
 80044a8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80044aa:	bf00      	nop
 80044ac:	f7ff ffde 	bl	800446c <HAL_GetTick>
 80044b0:	4602      	mov	r2, r0
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	1ad3      	subs	r3, r2, r3
 80044b6:	68fa      	ldr	r2, [r7, #12]
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d8f7      	bhi.n	80044ac <HAL_Delay+0x28>
  {
  }
}
 80044bc:	bf00      	nop
 80044be:	bf00      	nop
 80044c0:	3710      	adds	r7, #16
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bd80      	pop	{r7, pc}
 80044c6:	bf00      	nop
 80044c8:	2000000c 	.word	0x2000000c

080044cc <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b083      	sub	sp, #12
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 80044d4:	bf00      	nop
 80044d6:	370c      	adds	r7, #12
 80044d8:	46bd      	mov	sp, r7
 80044da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044de:	4770      	bx	lr

080044e0 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b083      	sub	sp, #12
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80044e8:	bf00      	nop
 80044ea:	370c      	adds	r7, #12
 80044ec:	46bd      	mov	sp, r7
 80044ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f2:	4770      	bx	lr

080044f4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b09a      	sub	sp, #104	@ 0x68
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80044fc:	2300      	movs	r3, #0
 80044fe:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8004502:	2300      	movs	r3, #0
 8004504:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 8004506:	2300      	movs	r3, #0
 8004508:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d101      	bne.n	8004514 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8004510:	2301      	movs	r3, #1
 8004512:	e1e3      	b.n	80048dc <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	691b      	ldr	r3, [r3, #16]
 8004518:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800451e:	f003 0310 	and.w	r3, r3, #16
 8004522:	2b00      	cmp	r3, #0
 8004524:	d176      	bne.n	8004614 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800452a:	2b00      	cmp	r3, #0
 800452c:	d152      	bne.n	80045d4 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2200      	movs	r2, #0
 8004532:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2200      	movs	r2, #0
 8004538:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2200      	movs	r2, #0
 800453e:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2200      	movs	r2, #0
 8004544:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	f7ff f8c5 	bl	80036d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	689b      	ldr	r3, [r3, #8]
 8004554:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004558:	2b00      	cmp	r3, #0
 800455a:	d13b      	bne.n	80045d4 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 800455c:	6878      	ldr	r0, [r7, #4]
 800455e:	f001 f96d 	bl	800583c <ADC_Disable>
 8004562:	4603      	mov	r3, r0
 8004564:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800456c:	f003 0310 	and.w	r3, r3, #16
 8004570:	2b00      	cmp	r3, #0
 8004572:	d12f      	bne.n	80045d4 <HAL_ADC_Init+0xe0>
 8004574:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004578:	2b00      	cmp	r3, #0
 800457a:	d12b      	bne.n	80045d4 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004580:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004584:	f023 0302 	bic.w	r3, r3, #2
 8004588:	f043 0202 	orr.w	r2, r3, #2
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	689a      	ldr	r2, [r3, #8]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800459e:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	689a      	ldr	r2, [r3, #8]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80045ae:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80045b0:	4b92      	ldr	r3, [pc, #584]	@ (80047fc <HAL_ADC_Init+0x308>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a92      	ldr	r2, [pc, #584]	@ (8004800 <HAL_ADC_Init+0x30c>)
 80045b6:	fba2 2303 	umull	r2, r3, r2, r3
 80045ba:	0c9a      	lsrs	r2, r3, #18
 80045bc:	4613      	mov	r3, r2
 80045be:	009b      	lsls	r3, r3, #2
 80045c0:	4413      	add	r3, r2
 80045c2:	005b      	lsls	r3, r3, #1
 80045c4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80045c6:	e002      	b.n	80045ce <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	3b01      	subs	r3, #1
 80045cc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d1f9      	bne.n	80045c8 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d007      	beq.n	80045f2 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	689b      	ldr	r3, [r3, #8]
 80045e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80045ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80045f0:	d110      	bne.n	8004614 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f6:	f023 0312 	bic.w	r3, r3, #18
 80045fa:	f043 0210 	orr.w	r2, r3, #16
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004606:	f043 0201 	orr.w	r2, r3, #1
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 800460e:	2301      	movs	r3, #1
 8004610:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004618:	f003 0310 	and.w	r3, r3, #16
 800461c:	2b00      	cmp	r3, #0
 800461e:	f040 8150 	bne.w	80048c2 <HAL_ADC_Init+0x3ce>
 8004622:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004626:	2b00      	cmp	r3, #0
 8004628:	f040 814b 	bne.w	80048c2 <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8004636:	2b00      	cmp	r3, #0
 8004638:	f040 8143 	bne.w	80048c2 <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004640:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004644:	f043 0202 	orr.w	r2, r3, #2
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004654:	d004      	beq.n	8004660 <HAL_ADC_Init+0x16c>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a6a      	ldr	r2, [pc, #424]	@ (8004804 <HAL_ADC_Init+0x310>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d101      	bne.n	8004664 <HAL_ADC_Init+0x170>
 8004660:	4b69      	ldr	r3, [pc, #420]	@ (8004808 <HAL_ADC_Init+0x314>)
 8004662:	e000      	b.n	8004666 <HAL_ADC_Init+0x172>
 8004664:	4b69      	ldr	r3, [pc, #420]	@ (800480c <HAL_ADC_Init+0x318>)
 8004666:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004670:	d102      	bne.n	8004678 <HAL_ADC_Init+0x184>
 8004672:	4b64      	ldr	r3, [pc, #400]	@ (8004804 <HAL_ADC_Init+0x310>)
 8004674:	60fb      	str	r3, [r7, #12]
 8004676:	e01a      	b.n	80046ae <HAL_ADC_Init+0x1ba>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a61      	ldr	r2, [pc, #388]	@ (8004804 <HAL_ADC_Init+0x310>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d103      	bne.n	800468a <HAL_ADC_Init+0x196>
 8004682:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004686:	60fb      	str	r3, [r7, #12]
 8004688:	e011      	b.n	80046ae <HAL_ADC_Init+0x1ba>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a60      	ldr	r2, [pc, #384]	@ (8004810 <HAL_ADC_Init+0x31c>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d102      	bne.n	800469a <HAL_ADC_Init+0x1a6>
 8004694:	4b5f      	ldr	r3, [pc, #380]	@ (8004814 <HAL_ADC_Init+0x320>)
 8004696:	60fb      	str	r3, [r7, #12]
 8004698:	e009      	b.n	80046ae <HAL_ADC_Init+0x1ba>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	4a5d      	ldr	r2, [pc, #372]	@ (8004814 <HAL_ADC_Init+0x320>)
 80046a0:	4293      	cmp	r3, r2
 80046a2:	d102      	bne.n	80046aa <HAL_ADC_Init+0x1b6>
 80046a4:	4b5a      	ldr	r3, [pc, #360]	@ (8004810 <HAL_ADC_Init+0x31c>)
 80046a6:	60fb      	str	r3, [r7, #12]
 80046a8:	e001      	b.n	80046ae <HAL_ADC_Init+0x1ba>
 80046aa:	2300      	movs	r3, #0
 80046ac:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	689b      	ldr	r3, [r3, #8]
 80046b4:	f003 0303 	and.w	r3, r3, #3
 80046b8:	2b01      	cmp	r3, #1
 80046ba:	d108      	bne.n	80046ce <HAL_ADC_Init+0x1da>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f003 0301 	and.w	r3, r3, #1
 80046c6:	2b01      	cmp	r3, #1
 80046c8:	d101      	bne.n	80046ce <HAL_ADC_Init+0x1da>
 80046ca:	2301      	movs	r3, #1
 80046cc:	e000      	b.n	80046d0 <HAL_ADC_Init+0x1dc>
 80046ce:	2300      	movs	r3, #0
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d11c      	bne.n	800470e <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80046d4:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d010      	beq.n	80046fc <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	689b      	ldr	r3, [r3, #8]
 80046de:	f003 0303 	and.w	r3, r3, #3
 80046e2:	2b01      	cmp	r3, #1
 80046e4:	d107      	bne.n	80046f6 <HAL_ADC_Init+0x202>
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f003 0301 	and.w	r3, r3, #1
 80046ee:	2b01      	cmp	r3, #1
 80046f0:	d101      	bne.n	80046f6 <HAL_ADC_Init+0x202>
 80046f2:	2301      	movs	r3, #1
 80046f4:	e000      	b.n	80046f8 <HAL_ADC_Init+0x204>
 80046f6:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d108      	bne.n	800470e <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80046fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	431a      	orrs	r2, r3
 800470a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800470c:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	7e5b      	ldrb	r3, [r3, #25]
 8004712:	035b      	lsls	r3, r3, #13
 8004714:	687a      	ldr	r2, [r7, #4]
 8004716:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004718:	2a01      	cmp	r2, #1
 800471a:	d002      	beq.n	8004722 <HAL_ADC_Init+0x22e>
 800471c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004720:	e000      	b.n	8004724 <HAL_ADC_Init+0x230>
 8004722:	2200      	movs	r2, #0
 8004724:	431a      	orrs	r2, r3
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	68db      	ldr	r3, [r3, #12]
 800472a:	431a      	orrs	r2, r3
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	689b      	ldr	r3, [r3, #8]
 8004730:	4313      	orrs	r3, r2
 8004732:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004734:	4313      	orrs	r3, r2
 8004736:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800473e:	2b01      	cmp	r3, #1
 8004740:	d11b      	bne.n	800477a <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	7e5b      	ldrb	r3, [r3, #25]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d109      	bne.n	800475e <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800474e:	3b01      	subs	r3, #1
 8004750:	045a      	lsls	r2, r3, #17
 8004752:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004754:	4313      	orrs	r3, r2
 8004756:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800475a:	663b      	str	r3, [r7, #96]	@ 0x60
 800475c:	e00d      	b.n	800477a <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004762:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004766:	f043 0220 	orr.w	r2, r3, #32
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004772:	f043 0201 	orr.w	r2, r3, #1
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800477e:	2b01      	cmp	r3, #1
 8004780:	d054      	beq.n	800482c <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	4a22      	ldr	r2, [pc, #136]	@ (8004810 <HAL_ADC_Init+0x31c>)
 8004788:	4293      	cmp	r3, r2
 800478a:	d004      	beq.n	8004796 <HAL_ADC_Init+0x2a2>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a20      	ldr	r2, [pc, #128]	@ (8004814 <HAL_ADC_Init+0x320>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d140      	bne.n	8004818 <HAL_ADC_Init+0x324>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800479a:	f5b3 7f30 	cmp.w	r3, #704	@ 0x2c0
 800479e:	d02a      	beq.n	80047f6 <HAL_ADC_Init+0x302>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047a8:	d022      	beq.n	80047f0 <HAL_ADC_Init+0x2fc>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047ae:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 80047b2:	d01a      	beq.n	80047ea <HAL_ADC_Init+0x2f6>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047b8:	f5b3 5f8a 	cmp.w	r3, #4416	@ 0x1140
 80047bc:	d012      	beq.n	80047e4 <HAL_ADC_Init+0x2f0>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047c2:	f5b3 5f84 	cmp.w	r3, #4224	@ 0x1080
 80047c6:	d00a      	beq.n	80047de <HAL_ADC_Init+0x2ea>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047cc:	f5b3 5f86 	cmp.w	r3, #4288	@ 0x10c0
 80047d0:	d002      	beq.n	80047d8 <HAL_ADC_Init+0x2e4>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047d6:	e023      	b.n	8004820 <HAL_ADC_Init+0x32c>
 80047d8:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80047dc:	e020      	b.n	8004820 <HAL_ADC_Init+0x32c>
 80047de:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80047e2:	e01d      	b.n	8004820 <HAL_ADC_Init+0x32c>
 80047e4:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80047e8:	e01a      	b.n	8004820 <HAL_ADC_Init+0x32c>
 80047ea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80047ee:	e017      	b.n	8004820 <HAL_ADC_Init+0x32c>
 80047f0:	f44f 7330 	mov.w	r3, #704	@ 0x2c0
 80047f4:	e014      	b.n	8004820 <HAL_ADC_Init+0x32c>
 80047f6:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 80047fa:	e011      	b.n	8004820 <HAL_ADC_Init+0x32c>
 80047fc:	20000004 	.word	0x20000004
 8004800:	431bde83 	.word	0x431bde83
 8004804:	50000100 	.word	0x50000100
 8004808:	50000300 	.word	0x50000300
 800480c:	50000700 	.word	0x50000700
 8004810:	50000400 	.word	0x50000400
 8004814:	50000500 	.word	0x50000500
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800481c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004820:	687a      	ldr	r2, [r7, #4]
 8004822:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004824:	4313      	orrs	r3, r2
 8004826:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004828:	4313      	orrs	r3, r2
 800482a:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	689b      	ldr	r3, [r3, #8]
 8004832:	f003 030c 	and.w	r3, r3, #12
 8004836:	2b00      	cmp	r3, #0
 8004838:	d114      	bne.n	8004864 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	68db      	ldr	r3, [r3, #12]
 8004840:	687a      	ldr	r2, [r7, #4]
 8004842:	6812      	ldr	r2, [r2, #0]
 8004844:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004848:	f023 0302 	bic.w	r3, r3, #2
 800484c:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	7e1b      	ldrb	r3, [r3, #24]
 8004852:	039a      	lsls	r2, r3, #14
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800485a:	005b      	lsls	r3, r3, #1
 800485c:	4313      	orrs	r3, r2
 800485e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004860:	4313      	orrs	r3, r2
 8004862:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	68da      	ldr	r2, [r3, #12]
 800486a:	4b1e      	ldr	r3, [pc, #120]	@ (80048e4 <HAL_ADC_Init+0x3f0>)
 800486c:	4013      	ands	r3, r2
 800486e:	687a      	ldr	r2, [r7, #4]
 8004870:	6812      	ldr	r2, [r2, #0]
 8004872:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8004874:	430b      	orrs	r3, r1
 8004876:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	691b      	ldr	r3, [r3, #16]
 800487c:	2b01      	cmp	r3, #1
 800487e:	d10c      	bne.n	800489a <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004886:	f023 010f 	bic.w	r1, r3, #15
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	69db      	ldr	r3, [r3, #28]
 800488e:	1e5a      	subs	r2, r3, #1
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	430a      	orrs	r2, r1
 8004896:	631a      	str	r2, [r3, #48]	@ 0x30
 8004898:	e007      	b.n	80048aa <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f022 020f 	bic.w	r2, r2, #15
 80048a8:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2200      	movs	r2, #0
 80048ae:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048b4:	f023 0303 	bic.w	r3, r3, #3
 80048b8:	f043 0201 	orr.w	r2, r3, #1
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	641a      	str	r2, [r3, #64]	@ 0x40
 80048c0:	e00a      	b.n	80048d8 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048c6:	f023 0312 	bic.w	r3, r3, #18
 80048ca:	f043 0210 	orr.w	r2, r3, #16
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80048d2:	2301      	movs	r3, #1
 80048d4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80048d8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80048dc:	4618      	mov	r0, r3
 80048de:	3768      	adds	r7, #104	@ 0x68
 80048e0:	46bd      	mov	sp, r7
 80048e2:	bd80      	pop	{r7, pc}
 80048e4:	fff0c007 	.word	0xfff0c007

080048e8 <HAL_ADC_Start_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b084      	sub	sp, #16
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80048f0:	2300      	movs	r3, #0
 80048f2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	689b      	ldr	r3, [r3, #8]
 80048fa:	f003 0304 	and.w	r3, r3, #4
 80048fe:	2b00      	cmp	r3, #0
 8004900:	f040 8123 	bne.w	8004b4a <HAL_ADC_Start_IT+0x262>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800490a:	2b01      	cmp	r3, #1
 800490c:	d101      	bne.n	8004912 <HAL_ADC_Start_IT+0x2a>
 800490e:	2302      	movs	r3, #2
 8004910:	e11e      	b.n	8004b50 <HAL_ADC_Start_IT+0x268>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2201      	movs	r2, #1
 8004916:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800491a:	6878      	ldr	r0, [r7, #4]
 800491c:	f000 ff2a 	bl	8005774 <ADC_Enable>
 8004920:	4603      	mov	r3, r0
 8004922:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004924:	7bfb      	ldrb	r3, [r7, #15]
 8004926:	2b00      	cmp	r3, #0
 8004928:	f040 810a 	bne.w	8004b40 <HAL_ADC_Start_IT+0x258>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004930:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004934:	f023 0301 	bic.w	r3, r3, #1
 8004938:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004948:	d004      	beq.n	8004954 <HAL_ADC_Start_IT+0x6c>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a82      	ldr	r2, [pc, #520]	@ (8004b58 <HAL_ADC_Start_IT+0x270>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d106      	bne.n	8004962 <HAL_ADC_Start_IT+0x7a>
 8004954:	4b81      	ldr	r3, [pc, #516]	@ (8004b5c <HAL_ADC_Start_IT+0x274>)
 8004956:	689b      	ldr	r3, [r3, #8]
 8004958:	f003 031f 	and.w	r3, r3, #31
 800495c:	2b00      	cmp	r3, #0
 800495e:	d010      	beq.n	8004982 <HAL_ADC_Start_IT+0x9a>
 8004960:	e005      	b.n	800496e <HAL_ADC_Start_IT+0x86>
 8004962:	4b7f      	ldr	r3, [pc, #508]	@ (8004b60 <HAL_ADC_Start_IT+0x278>)
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	f003 031f 	and.w	r3, r3, #31
 800496a:	2b00      	cmp	r3, #0
 800496c:	d009      	beq.n	8004982 <HAL_ADC_Start_IT+0x9a>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004976:	d004      	beq.n	8004982 <HAL_ADC_Start_IT+0x9a>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a79      	ldr	r2, [pc, #484]	@ (8004b64 <HAL_ADC_Start_IT+0x27c>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d115      	bne.n	80049ae <HAL_ADC_Start_IT+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004986:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	68db      	ldr	r3, [r3, #12]
 8004994:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004998:	2b00      	cmp	r3, #0
 800499a:	d036      	beq.n	8004a0a <HAL_ADC_Start_IT+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049a0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80049a4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	641a      	str	r2, [r3, #64]	@ 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80049ac:	e02d      	b.n	8004a0a <HAL_ADC_Start_IT+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049b2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80049c2:	d004      	beq.n	80049ce <HAL_ADC_Start_IT+0xe6>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	4a63      	ldr	r2, [pc, #396]	@ (8004b58 <HAL_ADC_Start_IT+0x270>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d10a      	bne.n	80049e4 <HAL_ADC_Start_IT+0xfc>
 80049ce:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80049d2:	68db      	ldr	r3, [r3, #12]
 80049d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049d8:	2b00      	cmp	r3, #0
 80049da:	bf14      	ite	ne
 80049dc:	2301      	movne	r3, #1
 80049de:	2300      	moveq	r3, #0
 80049e0:	b2db      	uxtb	r3, r3
 80049e2:	e008      	b.n	80049f6 <HAL_ADC_Start_IT+0x10e>
 80049e4:	4b5f      	ldr	r3, [pc, #380]	@ (8004b64 <HAL_ADC_Start_IT+0x27c>)
 80049e6:	68db      	ldr	r3, [r3, #12]
 80049e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	bf14      	ite	ne
 80049f0:	2301      	movne	r3, #1
 80049f2:	2300      	moveq	r3, #0
 80049f4:	b2db      	uxtb	r3, r3
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d007      	beq.n	8004a0a <HAL_ADC_Start_IT+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049fe:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004a02:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	641a      	str	r2, [r3, #64]	@ 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a0e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004a12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a16:	d106      	bne.n	8004a26 <HAL_ADC_Start_IT+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a1c:	f023 0206 	bic.w	r2, r3, #6
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	645a      	str	r2, [r3, #68]	@ 0x44
 8004a24:	e002      	b.n	8004a2c <HAL_ADC_Start_IT+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	645a      	str	r2, [r3, #68]	@ 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	221c      	movs	r2, #28
 8004a3a:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC end of conversion interrupt */
      /* Enable ADC overrun interrupt */  
      switch(hadc->Init.EOCSelection)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	695b      	ldr	r3, [r3, #20]
 8004a40:	2b08      	cmp	r3, #8
 8004a42:	d110      	bne.n	8004a66 <HAL_ADC_Start_IT+0x17e>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	685a      	ldr	r2, [r3, #4]
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f022 0204 	bic.w	r2, r2, #4
 8004a52:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOS));
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	685a      	ldr	r2, [r3, #4]
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f042 0208 	orr.w	r2, r2, #8
 8004a62:	605a      	str	r2, [r3, #4]
          break;
 8004a64:	e008      	b.n	8004a78 <HAL_ADC_Start_IT+0x190>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS));
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	685a      	ldr	r2, [r3, #4]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f042 020c 	orr.w	r2, r2, #12
 8004a74:	605a      	str	r2, [r3, #4]
          break;
 8004a76:	bf00      	nop
      /* If overrun is set to overwrite previous data (default setting),      */
      /* overrun interrupt is not activated (overrun event is not considered  */
      /* as an error).                                                        */
      /* (cf ref manual "Managing conversions without using the DMA and       */
      /* without overrun ")                                                   */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a7c:	2b01      	cmp	r3, #1
 8004a7e:	d107      	bne.n	8004a90 <HAL_ADC_Start_IT+0x1a8>
      {
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	685a      	ldr	r2, [r3, #4]
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f022 0210 	bic.w	r2, r2, #16
 8004a8e:	605a      	str	r2, [r3, #4]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004a98:	d004      	beq.n	8004aa4 <HAL_ADC_Start_IT+0x1bc>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4a2e      	ldr	r2, [pc, #184]	@ (8004b58 <HAL_ADC_Start_IT+0x270>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d106      	bne.n	8004ab2 <HAL_ADC_Start_IT+0x1ca>
 8004aa4:	4b2d      	ldr	r3, [pc, #180]	@ (8004b5c <HAL_ADC_Start_IT+0x274>)
 8004aa6:	689b      	ldr	r3, [r3, #8]
 8004aa8:	f003 031f 	and.w	r3, r3, #31
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d03e      	beq.n	8004b2e <HAL_ADC_Start_IT+0x246>
 8004ab0:	e005      	b.n	8004abe <HAL_ADC_Start_IT+0x1d6>
 8004ab2:	4b2b      	ldr	r3, [pc, #172]	@ (8004b60 <HAL_ADC_Start_IT+0x278>)
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	f003 031f 	and.w	r3, r3, #31
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d037      	beq.n	8004b2e <HAL_ADC_Start_IT+0x246>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004ac6:	d004      	beq.n	8004ad2 <HAL_ADC_Start_IT+0x1ea>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a22      	ldr	r2, [pc, #136]	@ (8004b58 <HAL_ADC_Start_IT+0x270>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d106      	bne.n	8004ae0 <HAL_ADC_Start_IT+0x1f8>
 8004ad2:	4b22      	ldr	r3, [pc, #136]	@ (8004b5c <HAL_ADC_Start_IT+0x274>)
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	f003 031f 	and.w	r3, r3, #31
 8004ada:	2b05      	cmp	r3, #5
 8004adc:	d027      	beq.n	8004b2e <HAL_ADC_Start_IT+0x246>
 8004ade:	e005      	b.n	8004aec <HAL_ADC_Start_IT+0x204>
 8004ae0:	4b1f      	ldr	r3, [pc, #124]	@ (8004b60 <HAL_ADC_Start_IT+0x278>)
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	f003 031f 	and.w	r3, r3, #31
 8004ae8:	2b05      	cmp	r3, #5
 8004aea:	d020      	beq.n	8004b2e <HAL_ADC_Start_IT+0x246>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004af4:	d004      	beq.n	8004b00 <HAL_ADC_Start_IT+0x218>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4a17      	ldr	r2, [pc, #92]	@ (8004b58 <HAL_ADC_Start_IT+0x270>)
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d106      	bne.n	8004b0e <HAL_ADC_Start_IT+0x226>
 8004b00:	4b16      	ldr	r3, [pc, #88]	@ (8004b5c <HAL_ADC_Start_IT+0x274>)
 8004b02:	689b      	ldr	r3, [r3, #8]
 8004b04:	f003 031f 	and.w	r3, r3, #31
 8004b08:	2b09      	cmp	r3, #9
 8004b0a:	d010      	beq.n	8004b2e <HAL_ADC_Start_IT+0x246>
 8004b0c:	e005      	b.n	8004b1a <HAL_ADC_Start_IT+0x232>
 8004b0e:	4b14      	ldr	r3, [pc, #80]	@ (8004b60 <HAL_ADC_Start_IT+0x278>)
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	f003 031f 	and.w	r3, r3, #31
 8004b16:	2b09      	cmp	r3, #9
 8004b18:	d009      	beq.n	8004b2e <HAL_ADC_Start_IT+0x246>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004b22:	d004      	beq.n	8004b2e <HAL_ADC_Start_IT+0x246>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4a0e      	ldr	r2, [pc, #56]	@ (8004b64 <HAL_ADC_Start_IT+0x27c>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d10f      	bne.n	8004b4e <HAL_ADC_Start_IT+0x266>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	689a      	ldr	r2, [r3, #8]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f042 0204 	orr.w	r2, r2, #4
 8004b3c:	609a      	str	r2, [r3, #8]
 8004b3e:	e006      	b.n	8004b4e <HAL_ADC_Start_IT+0x266>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2200      	movs	r2, #0
 8004b44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8004b48:	e001      	b.n	8004b4e <HAL_ADC_Start_IT+0x266>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004b4a:	2302      	movs	r3, #2
 8004b4c:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004b4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	3710      	adds	r7, #16
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}
 8004b58:	50000100 	.word	0x50000100
 8004b5c:	50000300 	.word	0x50000300
 8004b60:	50000700 	.word	0x50000700
 8004b64:	50000400 	.word	0x50000400

08004b68 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	b083      	sub	sp, #12
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	370c      	adds	r7, #12
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b80:	4770      	bx	lr
	...

08004b84 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b088      	sub	sp, #32
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	61fb      	str	r3, [r7, #28]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8004b90:	2300      	movs	r3, #0
 8004b92:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr_jqm = 0x0U;
 8004b94:	2300      	movs	r3, #0
 8004b96:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	f003 0304 	and.w	r3, r3, #4
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d004      	beq.n	8004bbc <HAL_ADC_IRQHandler+0x38>
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	f003 0304 	and.w	r3, r3, #4
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d10b      	bne.n	8004bd4 <HAL_ADC_IRQHandler+0x50>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8004bbc:	693b      	ldr	r3, [r7, #16]
 8004bbe:	f003 0308 	and.w	r3, r3, #8
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	f000 80bc 	beq.w	8004d40 <HAL_ADC_IRQHandler+0x1bc>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f003 0308 	and.w	r3, r3, #8
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	f000 80b6 	beq.w	8004d40 <HAL_ADC_IRQHandler+0x1bc>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bd8:	f003 0310 	and.w	r3, r3, #16
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d105      	bne.n	8004bec <HAL_ADC_IRQHandler+0x68>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004be4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004bf4:	d004      	beq.n	8004c00 <HAL_ADC_IRQHandler+0x7c>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a90      	ldr	r2, [pc, #576]	@ (8004e3c <HAL_ADC_IRQHandler+0x2b8>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d106      	bne.n	8004c0e <HAL_ADC_IRQHandler+0x8a>
 8004c00:	4b8f      	ldr	r3, [pc, #572]	@ (8004e40 <HAL_ADC_IRQHandler+0x2bc>)
 8004c02:	689b      	ldr	r3, [r3, #8]
 8004c04:	f003 031f 	and.w	r3, r3, #31
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d03e      	beq.n	8004c8a <HAL_ADC_IRQHandler+0x106>
 8004c0c:	e005      	b.n	8004c1a <HAL_ADC_IRQHandler+0x96>
 8004c0e:	4b8d      	ldr	r3, [pc, #564]	@ (8004e44 <HAL_ADC_IRQHandler+0x2c0>)
 8004c10:	689b      	ldr	r3, [r3, #8]
 8004c12:	f003 031f 	and.w	r3, r3, #31
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d037      	beq.n	8004c8a <HAL_ADC_IRQHandler+0x106>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004c22:	d004      	beq.n	8004c2e <HAL_ADC_IRQHandler+0xaa>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a84      	ldr	r2, [pc, #528]	@ (8004e3c <HAL_ADC_IRQHandler+0x2b8>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d106      	bne.n	8004c3c <HAL_ADC_IRQHandler+0xb8>
 8004c2e:	4b84      	ldr	r3, [pc, #528]	@ (8004e40 <HAL_ADC_IRQHandler+0x2bc>)
 8004c30:	689b      	ldr	r3, [r3, #8]
 8004c32:	f003 031f 	and.w	r3, r3, #31
 8004c36:	2b05      	cmp	r3, #5
 8004c38:	d027      	beq.n	8004c8a <HAL_ADC_IRQHandler+0x106>
 8004c3a:	e005      	b.n	8004c48 <HAL_ADC_IRQHandler+0xc4>
 8004c3c:	4b81      	ldr	r3, [pc, #516]	@ (8004e44 <HAL_ADC_IRQHandler+0x2c0>)
 8004c3e:	689b      	ldr	r3, [r3, #8]
 8004c40:	f003 031f 	and.w	r3, r3, #31
 8004c44:	2b05      	cmp	r3, #5
 8004c46:	d020      	beq.n	8004c8a <HAL_ADC_IRQHandler+0x106>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004c50:	d004      	beq.n	8004c5c <HAL_ADC_IRQHandler+0xd8>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a79      	ldr	r2, [pc, #484]	@ (8004e3c <HAL_ADC_IRQHandler+0x2b8>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d106      	bne.n	8004c6a <HAL_ADC_IRQHandler+0xe6>
 8004c5c:	4b78      	ldr	r3, [pc, #480]	@ (8004e40 <HAL_ADC_IRQHandler+0x2bc>)
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	f003 031f 	and.w	r3, r3, #31
 8004c64:	2b09      	cmp	r3, #9
 8004c66:	d010      	beq.n	8004c8a <HAL_ADC_IRQHandler+0x106>
 8004c68:	e005      	b.n	8004c76 <HAL_ADC_IRQHandler+0xf2>
 8004c6a:	4b76      	ldr	r3, [pc, #472]	@ (8004e44 <HAL_ADC_IRQHandler+0x2c0>)
 8004c6c:	689b      	ldr	r3, [r3, #8]
 8004c6e:	f003 031f 	and.w	r3, r3, #31
 8004c72:	2b09      	cmp	r3, #9
 8004c74:	d009      	beq.n	8004c8a <HAL_ADC_IRQHandler+0x106>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004c7e:	d004      	beq.n	8004c8a <HAL_ADC_IRQHandler+0x106>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a70      	ldr	r2, [pc, #448]	@ (8004e48 <HAL_ADC_IRQHandler+0x2c4>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d104      	bne.n	8004c94 <HAL_ADC_IRQHandler+0x110>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	68db      	ldr	r3, [r3, #12]
 8004c90:	61bb      	str	r3, [r7, #24]
 8004c92:	e00f      	b.n	8004cb4 <HAL_ADC_IRQHandler+0x130>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004c9c:	d004      	beq.n	8004ca8 <HAL_ADC_IRQHandler+0x124>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	4a66      	ldr	r2, [pc, #408]	@ (8004e3c <HAL_ADC_IRQHandler+0x2b8>)
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	d102      	bne.n	8004cae <HAL_ADC_IRQHandler+0x12a>
 8004ca8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004cac:	e000      	b.n	8004cb0 <HAL_ADC_IRQHandler+0x12c>
 8004cae:	4b66      	ldr	r3, [pc, #408]	@ (8004e48 <HAL_ADC_IRQHandler+0x2c4>)
 8004cb0:	68db      	ldr	r3, [r3, #12]
 8004cb2:	61bb      	str	r3, [r7, #24]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	68db      	ldr	r3, [r3, #12]
 8004cba:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d137      	bne.n	8004d32 <HAL_ADC_IRQHandler+0x1ae>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 8004cc2:	69bb      	ldr	r3, [r7, #24]
 8004cc4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d132      	bne.n	8004d32 <HAL_ADC_IRQHandler+0x1ae>
    {
      /* If End of Sequence is reached, disable interrupts */
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	f003 0308 	and.w	r3, r3, #8
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d02d      	beq.n	8004d32 <HAL_ADC_IRQHandler+0x1ae>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	689b      	ldr	r3, [r3, #8]
 8004cdc:	f003 0304 	and.w	r3, r3, #4
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d11a      	bne.n	8004d1a <HAL_ADC_IRQHandler+0x196>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	685a      	ldr	r2, [r3, #4]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f022 020c 	bic.w	r2, r2, #12
 8004cf2:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cf8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	641a      	str	r2, [r3, #64]	@ 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d04:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d112      	bne.n	8004d32 <HAL_ADC_IRQHandler+0x1ae>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d10:	f043 0201 	orr.w	r2, r3, #1
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	641a      	str	r2, [r3, #64]	@ 0x40
 8004d18:	e00b      	b.n	8004d32 <HAL_ADC_IRQHandler+0x1ae>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d1e:	f043 0210 	orr.w	r2, r3, #16
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	641a      	str	r2, [r3, #64]	@ 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d2a:	f043 0201 	orr.w	r2, r3, #1
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	645a      	str	r2, [r3, #68]	@ 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f7fc f912 	bl	8000f5c <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	220c      	movs	r2, #12
 8004d3e:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004d40:	693b      	ldr	r3, [r7, #16]
 8004d42:	f003 0320 	and.w	r3, r3, #32
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d004      	beq.n	8004d54 <HAL_ADC_IRQHandler+0x1d0>
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	f003 0320 	and.w	r3, r3, #32
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d10b      	bne.n	8004d6c <HAL_ADC_IRQHandler+0x1e8>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8004d54:	693b      	ldr	r3, [r7, #16]
 8004d56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	f000 8138 	beq.w	8004fd0 <HAL_ADC_IRQHandler+0x44c>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	f000 8132 	beq.w	8004fd0 <HAL_ADC_IRQHandler+0x44c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d70:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	641a      	str	r2, [r3, #64]	@ 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004d80:	d004      	beq.n	8004d8c <HAL_ADC_IRQHandler+0x208>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a2d      	ldr	r2, [pc, #180]	@ (8004e3c <HAL_ADC_IRQHandler+0x2b8>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d106      	bne.n	8004d9a <HAL_ADC_IRQHandler+0x216>
 8004d8c:	4b2c      	ldr	r3, [pc, #176]	@ (8004e40 <HAL_ADC_IRQHandler+0x2bc>)
 8004d8e:	689b      	ldr	r3, [r3, #8]
 8004d90:	f003 031f 	and.w	r3, r3, #31
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d03e      	beq.n	8004e16 <HAL_ADC_IRQHandler+0x292>
 8004d98:	e005      	b.n	8004da6 <HAL_ADC_IRQHandler+0x222>
 8004d9a:	4b2a      	ldr	r3, [pc, #168]	@ (8004e44 <HAL_ADC_IRQHandler+0x2c0>)
 8004d9c:	689b      	ldr	r3, [r3, #8]
 8004d9e:	f003 031f 	and.w	r3, r3, #31
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d037      	beq.n	8004e16 <HAL_ADC_IRQHandler+0x292>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004dae:	d004      	beq.n	8004dba <HAL_ADC_IRQHandler+0x236>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a21      	ldr	r2, [pc, #132]	@ (8004e3c <HAL_ADC_IRQHandler+0x2b8>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d106      	bne.n	8004dc8 <HAL_ADC_IRQHandler+0x244>
 8004dba:	4b21      	ldr	r3, [pc, #132]	@ (8004e40 <HAL_ADC_IRQHandler+0x2bc>)
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	f003 031f 	and.w	r3, r3, #31
 8004dc2:	2b05      	cmp	r3, #5
 8004dc4:	d027      	beq.n	8004e16 <HAL_ADC_IRQHandler+0x292>
 8004dc6:	e005      	b.n	8004dd4 <HAL_ADC_IRQHandler+0x250>
 8004dc8:	4b1e      	ldr	r3, [pc, #120]	@ (8004e44 <HAL_ADC_IRQHandler+0x2c0>)
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	f003 031f 	and.w	r3, r3, #31
 8004dd0:	2b05      	cmp	r3, #5
 8004dd2:	d020      	beq.n	8004e16 <HAL_ADC_IRQHandler+0x292>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004ddc:	d004      	beq.n	8004de8 <HAL_ADC_IRQHandler+0x264>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4a16      	ldr	r2, [pc, #88]	@ (8004e3c <HAL_ADC_IRQHandler+0x2b8>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d106      	bne.n	8004df6 <HAL_ADC_IRQHandler+0x272>
 8004de8:	4b15      	ldr	r3, [pc, #84]	@ (8004e40 <HAL_ADC_IRQHandler+0x2bc>)
 8004dea:	689b      	ldr	r3, [r3, #8]
 8004dec:	f003 031f 	and.w	r3, r3, #31
 8004df0:	2b09      	cmp	r3, #9
 8004df2:	d010      	beq.n	8004e16 <HAL_ADC_IRQHandler+0x292>
 8004df4:	e005      	b.n	8004e02 <HAL_ADC_IRQHandler+0x27e>
 8004df6:	4b13      	ldr	r3, [pc, #76]	@ (8004e44 <HAL_ADC_IRQHandler+0x2c0>)
 8004df8:	689b      	ldr	r3, [r3, #8]
 8004dfa:	f003 031f 	and.w	r3, r3, #31
 8004dfe:	2b09      	cmp	r3, #9
 8004e00:	d009      	beq.n	8004e16 <HAL_ADC_IRQHandler+0x292>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004e0a:	d004      	beq.n	8004e16 <HAL_ADC_IRQHandler+0x292>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a0d      	ldr	r2, [pc, #52]	@ (8004e48 <HAL_ADC_IRQHandler+0x2c4>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d104      	bne.n	8004e20 <HAL_ADC_IRQHandler+0x29c>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	68db      	ldr	r3, [r3, #12]
 8004e1c:	61bb      	str	r3, [r7, #24]
 8004e1e:	e018      	b.n	8004e52 <HAL_ADC_IRQHandler+0x2ce>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004e28:	d004      	beq.n	8004e34 <HAL_ADC_IRQHandler+0x2b0>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a03      	ldr	r2, [pc, #12]	@ (8004e3c <HAL_ADC_IRQHandler+0x2b8>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d10b      	bne.n	8004e4c <HAL_ADC_IRQHandler+0x2c8>
 8004e34:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004e38:	e009      	b.n	8004e4e <HAL_ADC_IRQHandler+0x2ca>
 8004e3a:	bf00      	nop
 8004e3c:	50000100 	.word	0x50000100
 8004e40:	50000300 	.word	0x50000300
 8004e44:	50000700 	.word	0x50000700
 8004e48:	50000400 	.word	0x50000400
 8004e4c:	4b92      	ldr	r3, [pc, #584]	@ (8005098 <HAL_ADC_IRQHandler+0x514>)
 8004e4e:	68db      	ldr	r3, [r3, #12]
 8004e50:	61bb      	str	r3, [r7, #24]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e58:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	f040 80b0 	bne.w	8004fc2 <HAL_ADC_IRQHandler+0x43e>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8004e62:	69bb      	ldr	r3, [r7, #24]
 8004e64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d00d      	beq.n	8004e88 <HAL_ADC_IRQHandler+0x304>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	68db      	ldr	r3, [r3, #12]
 8004e72:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	f040 80a3 	bne.w	8004fc2 <HAL_ADC_IRQHandler+0x43e>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 8004e7c:	69bb      	ldr	r3, [r7, #24]
 8004e7e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	f040 809d 	bne.w	8004fc2 <HAL_ADC_IRQHandler+0x43e>
      {
        /* If End of Sequence is reached, disable interrupts */
        if((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS)
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	f000 8097 	beq.w	8004fc2 <HAL_ADC_IRQHandler+0x43e>
        {
          
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004e9c:	d004      	beq.n	8004ea8 <HAL_ADC_IRQHandler+0x324>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4a7e      	ldr	r2, [pc, #504]	@ (800509c <HAL_ADC_IRQHandler+0x518>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d106      	bne.n	8004eb6 <HAL_ADC_IRQHandler+0x332>
 8004ea8:	4b7d      	ldr	r3, [pc, #500]	@ (80050a0 <HAL_ADC_IRQHandler+0x51c>)
 8004eaa:	689b      	ldr	r3, [r3, #8]
 8004eac:	f003 031f 	and.w	r3, r3, #31
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d03e      	beq.n	8004f32 <HAL_ADC_IRQHandler+0x3ae>
 8004eb4:	e005      	b.n	8004ec2 <HAL_ADC_IRQHandler+0x33e>
 8004eb6:	4b7b      	ldr	r3, [pc, #492]	@ (80050a4 <HAL_ADC_IRQHandler+0x520>)
 8004eb8:	689b      	ldr	r3, [r3, #8]
 8004eba:	f003 031f 	and.w	r3, r3, #31
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d037      	beq.n	8004f32 <HAL_ADC_IRQHandler+0x3ae>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004eca:	d004      	beq.n	8004ed6 <HAL_ADC_IRQHandler+0x352>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a72      	ldr	r2, [pc, #456]	@ (800509c <HAL_ADC_IRQHandler+0x518>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d106      	bne.n	8004ee4 <HAL_ADC_IRQHandler+0x360>
 8004ed6:	4b72      	ldr	r3, [pc, #456]	@ (80050a0 <HAL_ADC_IRQHandler+0x51c>)
 8004ed8:	689b      	ldr	r3, [r3, #8]
 8004eda:	f003 031f 	and.w	r3, r3, #31
 8004ede:	2b06      	cmp	r3, #6
 8004ee0:	d027      	beq.n	8004f32 <HAL_ADC_IRQHandler+0x3ae>
 8004ee2:	e005      	b.n	8004ef0 <HAL_ADC_IRQHandler+0x36c>
 8004ee4:	4b6f      	ldr	r3, [pc, #444]	@ (80050a4 <HAL_ADC_IRQHandler+0x520>)
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	f003 031f 	and.w	r3, r3, #31
 8004eec:	2b06      	cmp	r3, #6
 8004eee:	d020      	beq.n	8004f32 <HAL_ADC_IRQHandler+0x3ae>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004ef8:	d004      	beq.n	8004f04 <HAL_ADC_IRQHandler+0x380>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a67      	ldr	r2, [pc, #412]	@ (800509c <HAL_ADC_IRQHandler+0x518>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d106      	bne.n	8004f12 <HAL_ADC_IRQHandler+0x38e>
 8004f04:	4b66      	ldr	r3, [pc, #408]	@ (80050a0 <HAL_ADC_IRQHandler+0x51c>)
 8004f06:	689b      	ldr	r3, [r3, #8]
 8004f08:	f003 031f 	and.w	r3, r3, #31
 8004f0c:	2b07      	cmp	r3, #7
 8004f0e:	d010      	beq.n	8004f32 <HAL_ADC_IRQHandler+0x3ae>
 8004f10:	e005      	b.n	8004f1e <HAL_ADC_IRQHandler+0x39a>
 8004f12:	4b64      	ldr	r3, [pc, #400]	@ (80050a4 <HAL_ADC_IRQHandler+0x520>)
 8004f14:	689b      	ldr	r3, [r3, #8]
 8004f16:	f003 031f 	and.w	r3, r3, #31
 8004f1a:	2b07      	cmp	r3, #7
 8004f1c:	d009      	beq.n	8004f32 <HAL_ADC_IRQHandler+0x3ae>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f26:	d004      	beq.n	8004f32 <HAL_ADC_IRQHandler+0x3ae>
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a5a      	ldr	r2, [pc, #360]	@ (8005098 <HAL_ADC_IRQHandler+0x514>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d104      	bne.n	8004f3c <HAL_ADC_IRQHandler+0x3b8>
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	68db      	ldr	r3, [r3, #12]
 8004f38:	617b      	str	r3, [r7, #20]
 8004f3a:	e00f      	b.n	8004f5c <HAL_ADC_IRQHandler+0x3d8>
          }
          else
          {
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f44:	d004      	beq.n	8004f50 <HAL_ADC_IRQHandler+0x3cc>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a54      	ldr	r2, [pc, #336]	@ (800509c <HAL_ADC_IRQHandler+0x518>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d102      	bne.n	8004f56 <HAL_ADC_IRQHandler+0x3d2>
 8004f50:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004f54:	e000      	b.n	8004f58 <HAL_ADC_IRQHandler+0x3d4>
 8004f56:	4b50      	ldr	r3, [pc, #320]	@ (8005098 <HAL_ADC_IRQHandler+0x514>)
 8004f58:	68db      	ldr	r3, [r3, #12]
 8004f5a:	617b      	str	r3, [r7, #20]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 8004f5c:	697b      	ldr	r3, [r7, #20]
 8004f5e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d12d      	bne.n	8004fc2 <HAL_ADC_IRQHandler+0x43e>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	689b      	ldr	r3, [r3, #8]
 8004f6c:	f003 0308 	and.w	r3, r3, #8
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d11a      	bne.n	8004faa <HAL_ADC_IRQHandler+0x426>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	685a      	ldr	r2, [r3, #4]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004f82:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f88:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	641a      	str	r2, [r3, #64]	@ 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d112      	bne.n	8004fc2 <HAL_ADC_IRQHandler+0x43e>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fa0:	f043 0201 	orr.w	r2, r3, #1
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	641a      	str	r2, [r3, #64]	@ 0x40
 8004fa8:	e00b      	b.n	8004fc2 <HAL_ADC_IRQHandler+0x43e>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fae:	f043 0210 	orr.w	r2, r3, #16
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	641a      	str	r2, [r3, #64]	@ 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fba:	f043 0201 	orr.w	r2, r3, #1
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	645a      	str	r2, [r3, #68]	@ 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004fc2:	6878      	ldr	r0, [r7, #4]
 8004fc4:	f000 f8c4 	bl	8005150 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	2260      	movs	r2, #96	@ 0x60
 8004fce:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8004fd0:	693b      	ldr	r3, [r7, #16]
 8004fd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d011      	beq.n	8004ffe <HAL_ADC_IRQHandler+0x47a>
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d00c      	beq.n	8004ffe <HAL_ADC_IRQHandler+0x47a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fe8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004ff0:	6878      	ldr	r0, [r7, #4]
 8004ff2:	f7ff fa6b 	bl	80044cc <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	2280      	movs	r2, #128	@ 0x80
 8004ffc:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8004ffe:	693b      	ldr	r3, [r7, #16]
 8005000:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005004:	2b00      	cmp	r3, #0
 8005006:	d012      	beq.n	800502e <HAL_ADC_IRQHandler+0x4aa>
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800500e:	2b00      	cmp	r3, #0
 8005010:	d00d      	beq.n	800502e <HAL_ADC_IRQHandler+0x4aa>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005016:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f000 f8aa 	bl	8005178 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800502c:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005034:	2b00      	cmp	r3, #0
 8005036:	d012      	beq.n	800505e <HAL_ADC_IRQHandler+0x4da>
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800503e:	2b00      	cmp	r3, #0
 8005040:	d00d      	beq.n	800505e <HAL_ADC_IRQHandler+0x4da>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005046:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f000 f89c 	bl	800518c <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800505c:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	f003 0310 	and.w	r3, r3, #16
 8005064:	2b00      	cmp	r3, #0
 8005066:	d04f      	beq.n	8005108 <HAL_ADC_IRQHandler+0x584>
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	f003 0310 	and.w	r3, r3, #16
 800506e:	2b00      	cmp	r3, #0
 8005070:	d04a      	beq.n	8005108 <HAL_ADC_IRQHandler+0x584>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005076:	2b01      	cmp	r3, #1
 8005078:	d102      	bne.n	8005080 <HAL_ADC_IRQHandler+0x4fc>
    {
      overrun_error = 1U;
 800507a:	2301      	movs	r3, #1
 800507c:	61fb      	str	r3, [r7, #28]
 800507e:	e02d      	b.n	80050dc <HAL_ADC_IRQHandler+0x558>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005088:	d004      	beq.n	8005094 <HAL_ADC_IRQHandler+0x510>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4a03      	ldr	r2, [pc, #12]	@ (800509c <HAL_ADC_IRQHandler+0x518>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d109      	bne.n	80050a8 <HAL_ADC_IRQHandler+0x524>
 8005094:	4b02      	ldr	r3, [pc, #8]	@ (80050a0 <HAL_ADC_IRQHandler+0x51c>)
 8005096:	e008      	b.n	80050aa <HAL_ADC_IRQHandler+0x526>
 8005098:	50000400 	.word	0x50000400
 800509c:	50000100 	.word	0x50000100
 80050a0:	50000300 	.word	0x50000300
 80050a4:	50000700 	.word	0x50000700
 80050a8:	4b28      	ldr	r3, [pc, #160]	@ (800514c <HAL_ADC_IRQHandler+0x5c8>)
 80050aa:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	689b      	ldr	r3, [r3, #8]
 80050b0:	f003 031f 	and.w	r3, r3, #31
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d109      	bne.n	80050cc <HAL_ADC_IRQHandler+0x548>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	68db      	ldr	r3, [r3, #12]
 80050be:	f003 0301 	and.w	r3, r3, #1
 80050c2:	2b01      	cmp	r3, #1
 80050c4:	d10a      	bne.n	80050dc <HAL_ADC_IRQHandler+0x558>
        {
          overrun_error = 1U;  
 80050c6:	2301      	movs	r3, #1
 80050c8:	61fb      	str	r3, [r7, #28]
 80050ca:	e007      	b.n	80050dc <HAL_ADC_IRQHandler+0x558>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d001      	beq.n	80050dc <HAL_ADC_IRQHandler+0x558>
        {
          overrun_error = 1U;  
 80050d8:	2301      	movs	r3, #1
 80050da:	61fb      	str	r3, [r7, #28]
        }
      }
    }
    
    if (overrun_error == 1U)
 80050dc:	69fb      	ldr	r3, [r7, #28]
 80050de:	2b01      	cmp	r3, #1
 80050e0:	d10e      	bne.n	8005100 <HAL_ADC_IRQHandler+0x57c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050e6:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	641a      	str	r2, [r3, #64]	@ 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050f2:	f043 0202 	orr.w	r2, r3, #2
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	f7ff f9f0 	bl	80044e0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	2210      	movs	r2, #16
 8005106:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8005108:	693b      	ldr	r3, [r7, #16]
 800510a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800510e:	2b00      	cmp	r3, #0
 8005110:	d018      	beq.n	8005144 <HAL_ADC_IRQHandler+0x5c0>
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005118:	2b00      	cmp	r3, #0
 800511a:	d013      	beq.n	8005144 <HAL_ADC_IRQHandler+0x5c0>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005120:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	641a      	str	r2, [r3, #64]	@ 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800512c:	f043 0208 	orr.w	r2, r3, #8
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800513c:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800513e:	6878      	ldr	r0, [r7, #4]
 8005140:	f000 f810 	bl	8005164 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 8005144:	bf00      	nop
 8005146:	3720      	adds	r7, #32
 8005148:	46bd      	mov	sp, r7
 800514a:	bd80      	pop	{r7, pc}
 800514c:	50000700 	.word	0x50000700

08005150 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005150:	b480      	push	{r7}
 8005152:	b083      	sub	sp, #12
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8005158:	bf00      	nop
 800515a:	370c      	adds	r7, #12
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr

08005164 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 8005164:	b480      	push	{r7}
 8005166:	b083      	sub	sp, #12
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 800516c:	bf00      	nop
 800516e:	370c      	adds	r7, #12
 8005170:	46bd      	mov	sp, r7
 8005172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005176:	4770      	bx	lr

08005178 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 8005178:	b480      	push	{r7}
 800517a:	b083      	sub	sp, #12
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 8005180:	bf00      	nop
 8005182:	370c      	adds	r7, #12
 8005184:	46bd      	mov	sp, r7
 8005186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518a:	4770      	bx	lr

0800518c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 800518c:	b480      	push	{r7}
 800518e:	b083      	sub	sp, #12
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 8005194:	bf00      	nop
 8005196:	370c      	adds	r7, #12
 8005198:	46bd      	mov	sp, r7
 800519a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519e:	4770      	bx	lr

080051a0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b09b      	sub	sp, #108	@ 0x6c
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
 80051a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80051aa:	2300      	movs	r3, #0
 80051ac:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80051b0:	2300      	movs	r3, #0
 80051b2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051ba:	2b01      	cmp	r3, #1
 80051bc:	d101      	bne.n	80051c2 <HAL_ADC_ConfigChannel+0x22>
 80051be:	2302      	movs	r3, #2
 80051c0:	e2c8      	b.n	8005754 <HAL_ADC_ConfigChannel+0x5b4>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2201      	movs	r2, #1
 80051c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	689b      	ldr	r3, [r3, #8]
 80051d0:	f003 0304 	and.w	r3, r3, #4
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	f040 82ac 	bne.w	8005732 <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	2b04      	cmp	r3, #4
 80051e0:	d81c      	bhi.n	800521c <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	685a      	ldr	r2, [r3, #4]
 80051ec:	4613      	mov	r3, r2
 80051ee:	005b      	lsls	r3, r3, #1
 80051f0:	4413      	add	r3, r2
 80051f2:	005b      	lsls	r3, r3, #1
 80051f4:	461a      	mov	r2, r3
 80051f6:	231f      	movs	r3, #31
 80051f8:	4093      	lsls	r3, r2
 80051fa:	43db      	mvns	r3, r3
 80051fc:	4019      	ands	r1, r3
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	6818      	ldr	r0, [r3, #0]
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	685a      	ldr	r2, [r3, #4]
 8005206:	4613      	mov	r3, r2
 8005208:	005b      	lsls	r3, r3, #1
 800520a:	4413      	add	r3, r2
 800520c:	005b      	lsls	r3, r3, #1
 800520e:	fa00 f203 	lsl.w	r2, r0, r3
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	430a      	orrs	r2, r1
 8005218:	631a      	str	r2, [r3, #48]	@ 0x30
 800521a:	e063      	b.n	80052e4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	2b09      	cmp	r3, #9
 8005222:	d81e      	bhi.n	8005262 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	685a      	ldr	r2, [r3, #4]
 800522e:	4613      	mov	r3, r2
 8005230:	005b      	lsls	r3, r3, #1
 8005232:	4413      	add	r3, r2
 8005234:	005b      	lsls	r3, r3, #1
 8005236:	3b1e      	subs	r3, #30
 8005238:	221f      	movs	r2, #31
 800523a:	fa02 f303 	lsl.w	r3, r2, r3
 800523e:	43db      	mvns	r3, r3
 8005240:	4019      	ands	r1, r3
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	6818      	ldr	r0, [r3, #0]
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	685a      	ldr	r2, [r3, #4]
 800524a:	4613      	mov	r3, r2
 800524c:	005b      	lsls	r3, r3, #1
 800524e:	4413      	add	r3, r2
 8005250:	005b      	lsls	r3, r3, #1
 8005252:	3b1e      	subs	r3, #30
 8005254:	fa00 f203 	lsl.w	r2, r0, r3
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	430a      	orrs	r2, r1
 800525e:	635a      	str	r2, [r3, #52]	@ 0x34
 8005260:	e040      	b.n	80052e4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	2b0e      	cmp	r3, #14
 8005268:	d81e      	bhi.n	80052a8 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	685a      	ldr	r2, [r3, #4]
 8005274:	4613      	mov	r3, r2
 8005276:	005b      	lsls	r3, r3, #1
 8005278:	4413      	add	r3, r2
 800527a:	005b      	lsls	r3, r3, #1
 800527c:	3b3c      	subs	r3, #60	@ 0x3c
 800527e:	221f      	movs	r2, #31
 8005280:	fa02 f303 	lsl.w	r3, r2, r3
 8005284:	43db      	mvns	r3, r3
 8005286:	4019      	ands	r1, r3
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	6818      	ldr	r0, [r3, #0]
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	685a      	ldr	r2, [r3, #4]
 8005290:	4613      	mov	r3, r2
 8005292:	005b      	lsls	r3, r3, #1
 8005294:	4413      	add	r3, r2
 8005296:	005b      	lsls	r3, r3, #1
 8005298:	3b3c      	subs	r3, #60	@ 0x3c
 800529a:	fa00 f203 	lsl.w	r2, r0, r3
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	430a      	orrs	r2, r1
 80052a4:	639a      	str	r2, [r3, #56]	@ 0x38
 80052a6:	e01d      	b.n	80052e4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	685a      	ldr	r2, [r3, #4]
 80052b2:	4613      	mov	r3, r2
 80052b4:	005b      	lsls	r3, r3, #1
 80052b6:	4413      	add	r3, r2
 80052b8:	005b      	lsls	r3, r3, #1
 80052ba:	3b5a      	subs	r3, #90	@ 0x5a
 80052bc:	221f      	movs	r2, #31
 80052be:	fa02 f303 	lsl.w	r3, r2, r3
 80052c2:	43db      	mvns	r3, r3
 80052c4:	4019      	ands	r1, r3
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	6818      	ldr	r0, [r3, #0]
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	685a      	ldr	r2, [r3, #4]
 80052ce:	4613      	mov	r3, r2
 80052d0:	005b      	lsls	r3, r3, #1
 80052d2:	4413      	add	r3, r2
 80052d4:	005b      	lsls	r3, r3, #1
 80052d6:	3b5a      	subs	r3, #90	@ 0x5a
 80052d8:	fa00 f203 	lsl.w	r2, r0, r3
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	430a      	orrs	r2, r1
 80052e2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	f003 030c 	and.w	r3, r3, #12
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	f040 80e5 	bne.w	80054be <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	2b09      	cmp	r3, #9
 80052fa:	d91c      	bls.n	8005336 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	6999      	ldr	r1, [r3, #24]
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	681a      	ldr	r2, [r3, #0]
 8005306:	4613      	mov	r3, r2
 8005308:	005b      	lsls	r3, r3, #1
 800530a:	4413      	add	r3, r2
 800530c:	3b1e      	subs	r3, #30
 800530e:	2207      	movs	r2, #7
 8005310:	fa02 f303 	lsl.w	r3, r2, r3
 8005314:	43db      	mvns	r3, r3
 8005316:	4019      	ands	r1, r3
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	6898      	ldr	r0, [r3, #8]
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	681a      	ldr	r2, [r3, #0]
 8005320:	4613      	mov	r3, r2
 8005322:	005b      	lsls	r3, r3, #1
 8005324:	4413      	add	r3, r2
 8005326:	3b1e      	subs	r3, #30
 8005328:	fa00 f203 	lsl.w	r2, r0, r3
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	430a      	orrs	r2, r1
 8005332:	619a      	str	r2, [r3, #24]
 8005334:	e019      	b.n	800536a <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	6959      	ldr	r1, [r3, #20]
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	681a      	ldr	r2, [r3, #0]
 8005340:	4613      	mov	r3, r2
 8005342:	005b      	lsls	r3, r3, #1
 8005344:	4413      	add	r3, r2
 8005346:	2207      	movs	r2, #7
 8005348:	fa02 f303 	lsl.w	r3, r2, r3
 800534c:	43db      	mvns	r3, r3
 800534e:	4019      	ands	r1, r3
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	6898      	ldr	r0, [r3, #8]
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	681a      	ldr	r2, [r3, #0]
 8005358:	4613      	mov	r3, r2
 800535a:	005b      	lsls	r3, r3, #1
 800535c:	4413      	add	r3, r2
 800535e:	fa00 f203 	lsl.w	r2, r0, r3
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	430a      	orrs	r2, r1
 8005368:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	695a      	ldr	r2, [r3, #20]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	68db      	ldr	r3, [r3, #12]
 8005374:	08db      	lsrs	r3, r3, #3
 8005376:	f003 0303 	and.w	r3, r3, #3
 800537a:	005b      	lsls	r3, r3, #1
 800537c:	fa02 f303 	lsl.w	r3, r2, r3
 8005380:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	691b      	ldr	r3, [r3, #16]
 8005386:	3b01      	subs	r3, #1
 8005388:	2b03      	cmp	r3, #3
 800538a:	d84f      	bhi.n	800542c <HAL_ADC_ConfigChannel+0x28c>
 800538c:	a201      	add	r2, pc, #4	@ (adr r2, 8005394 <HAL_ADC_ConfigChannel+0x1f4>)
 800538e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005392:	bf00      	nop
 8005394:	080053a5 	.word	0x080053a5
 8005398:	080053c7 	.word	0x080053c7
 800539c:	080053e9 	.word	0x080053e9
 80053a0:	0800540b 	.word	0x0800540b
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80053aa:	4b99      	ldr	r3, [pc, #612]	@ (8005610 <HAL_ADC_ConfigChannel+0x470>)
 80053ac:	4013      	ands	r3, r2
 80053ae:	683a      	ldr	r2, [r7, #0]
 80053b0:	6812      	ldr	r2, [r2, #0]
 80053b2:	0691      	lsls	r1, r2, #26
 80053b4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80053b6:	430a      	orrs	r2, r1
 80053b8:	431a      	orrs	r2, r3
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80053c2:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80053c4:	e07b      	b.n	80054be <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80053cc:	4b90      	ldr	r3, [pc, #576]	@ (8005610 <HAL_ADC_ConfigChannel+0x470>)
 80053ce:	4013      	ands	r3, r2
 80053d0:	683a      	ldr	r2, [r7, #0]
 80053d2:	6812      	ldr	r2, [r2, #0]
 80053d4:	0691      	lsls	r1, r2, #26
 80053d6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80053d8:	430a      	orrs	r2, r1
 80053da:	431a      	orrs	r2, r3
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80053e4:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80053e6:	e06a      	b.n	80054be <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80053ee:	4b88      	ldr	r3, [pc, #544]	@ (8005610 <HAL_ADC_ConfigChannel+0x470>)
 80053f0:	4013      	ands	r3, r2
 80053f2:	683a      	ldr	r2, [r7, #0]
 80053f4:	6812      	ldr	r2, [r2, #0]
 80053f6:	0691      	lsls	r1, r2, #26
 80053f8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80053fa:	430a      	orrs	r2, r1
 80053fc:	431a      	orrs	r2, r3
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8005406:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8005408:	e059      	b.n	80054be <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8005410:	4b7f      	ldr	r3, [pc, #508]	@ (8005610 <HAL_ADC_ConfigChannel+0x470>)
 8005412:	4013      	ands	r3, r2
 8005414:	683a      	ldr	r2, [r7, #0]
 8005416:	6812      	ldr	r2, [r2, #0]
 8005418:	0691      	lsls	r1, r2, #26
 800541a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800541c:	430a      	orrs	r2, r1
 800541e:	431a      	orrs	r2, r3
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8005428:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800542a:	e048      	b.n	80054be <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005432:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	069b      	lsls	r3, r3, #26
 800543c:	429a      	cmp	r2, r3
 800543e:	d107      	bne.n	8005450 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800544e:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005456:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	069b      	lsls	r3, r3, #26
 8005460:	429a      	cmp	r2, r3
 8005462:	d107      	bne.n	8005474 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8005472:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800547a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	069b      	lsls	r3, r3, #26
 8005484:	429a      	cmp	r2, r3
 8005486:	d107      	bne.n	8005498 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8005496:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800549e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	069b      	lsls	r3, r3, #26
 80054a8:	429a      	cmp	r2, r3
 80054aa:	d107      	bne.n	80054bc <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80054ba:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 80054bc:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	f003 0303 	and.w	r3, r3, #3
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	d108      	bne.n	80054de <HAL_ADC_ConfigChannel+0x33e>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f003 0301 	and.w	r3, r3, #1
 80054d6:	2b01      	cmp	r3, #1
 80054d8:	d101      	bne.n	80054de <HAL_ADC_ConfigChannel+0x33e>
 80054da:	2301      	movs	r3, #1
 80054dc:	e000      	b.n	80054e0 <HAL_ADC_ConfigChannel+0x340>
 80054de:	2300      	movs	r3, #0
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	f040 8131 	bne.w	8005748 <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	68db      	ldr	r3, [r3, #12]
 80054ea:	2b01      	cmp	r3, #1
 80054ec:	d00f      	beq.n	800550e <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	2201      	movs	r2, #1
 80054fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005500:	43da      	mvns	r2, r3
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	400a      	ands	r2, r1
 8005508:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 800550c:	e049      	b.n	80055a2 <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	2201      	movs	r2, #1
 800551c:	409a      	lsls	r2, r3
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	430a      	orrs	r2, r1
 8005524:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	2b09      	cmp	r3, #9
 800552e:	d91c      	bls.n	800556a <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	6999      	ldr	r1, [r3, #24]
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	681a      	ldr	r2, [r3, #0]
 800553a:	4613      	mov	r3, r2
 800553c:	005b      	lsls	r3, r3, #1
 800553e:	4413      	add	r3, r2
 8005540:	3b1b      	subs	r3, #27
 8005542:	2207      	movs	r2, #7
 8005544:	fa02 f303 	lsl.w	r3, r2, r3
 8005548:	43db      	mvns	r3, r3
 800554a:	4019      	ands	r1, r3
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	6898      	ldr	r0, [r3, #8]
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	681a      	ldr	r2, [r3, #0]
 8005554:	4613      	mov	r3, r2
 8005556:	005b      	lsls	r3, r3, #1
 8005558:	4413      	add	r3, r2
 800555a:	3b1b      	subs	r3, #27
 800555c:	fa00 f203 	lsl.w	r2, r0, r3
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	430a      	orrs	r2, r1
 8005566:	619a      	str	r2, [r3, #24]
 8005568:	e01b      	b.n	80055a2 <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	6959      	ldr	r1, [r3, #20]
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	1c5a      	adds	r2, r3, #1
 8005576:	4613      	mov	r3, r2
 8005578:	005b      	lsls	r3, r3, #1
 800557a:	4413      	add	r3, r2
 800557c:	2207      	movs	r2, #7
 800557e:	fa02 f303 	lsl.w	r3, r2, r3
 8005582:	43db      	mvns	r3, r3
 8005584:	4019      	ands	r1, r3
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	6898      	ldr	r0, [r3, #8]
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	1c5a      	adds	r2, r3, #1
 8005590:	4613      	mov	r3, r2
 8005592:	005b      	lsls	r3, r3, #1
 8005594:	4413      	add	r3, r2
 8005596:	fa00 f203 	lsl.w	r2, r0, r3
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	430a      	orrs	r2, r1
 80055a0:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80055aa:	d004      	beq.n	80055b6 <HAL_ADC_ConfigChannel+0x416>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4a18      	ldr	r2, [pc, #96]	@ (8005614 <HAL_ADC_ConfigChannel+0x474>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d101      	bne.n	80055ba <HAL_ADC_ConfigChannel+0x41a>
 80055b6:	4b18      	ldr	r3, [pc, #96]	@ (8005618 <HAL_ADC_ConfigChannel+0x478>)
 80055b8:	e000      	b.n	80055bc <HAL_ADC_ConfigChannel+0x41c>
 80055ba:	4b18      	ldr	r3, [pc, #96]	@ (800561c <HAL_ADC_ConfigChannel+0x47c>)
 80055bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	2b10      	cmp	r3, #16
 80055c4:	d105      	bne.n	80055d2 <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80055c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80055c8:	689b      	ldr	r3, [r3, #8]
 80055ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d015      	beq.n	80055fe <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80055d6:	2b11      	cmp	r3, #17
 80055d8:	d105      	bne.n	80055e6 <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80055da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80055dc:	689b      	ldr	r3, [r3, #8]
 80055de:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d00b      	beq.n	80055fe <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80055ea:	2b12      	cmp	r3, #18
 80055ec:	f040 80ac 	bne.w	8005748 <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80055f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80055f2:	689b      	ldr	r3, [r3, #8]
 80055f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	f040 80a5 	bne.w	8005748 <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005606:	d10b      	bne.n	8005620 <HAL_ADC_ConfigChannel+0x480>
 8005608:	4b02      	ldr	r3, [pc, #8]	@ (8005614 <HAL_ADC_ConfigChannel+0x474>)
 800560a:	60fb      	str	r3, [r7, #12]
 800560c:	e023      	b.n	8005656 <HAL_ADC_ConfigChannel+0x4b6>
 800560e:	bf00      	nop
 8005610:	83fff000 	.word	0x83fff000
 8005614:	50000100 	.word	0x50000100
 8005618:	50000300 	.word	0x50000300
 800561c:	50000700 	.word	0x50000700
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	4a4e      	ldr	r2, [pc, #312]	@ (8005760 <HAL_ADC_ConfigChannel+0x5c0>)
 8005626:	4293      	cmp	r3, r2
 8005628:	d103      	bne.n	8005632 <HAL_ADC_ConfigChannel+0x492>
 800562a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800562e:	60fb      	str	r3, [r7, #12]
 8005630:	e011      	b.n	8005656 <HAL_ADC_ConfigChannel+0x4b6>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a4b      	ldr	r2, [pc, #300]	@ (8005764 <HAL_ADC_ConfigChannel+0x5c4>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d102      	bne.n	8005642 <HAL_ADC_ConfigChannel+0x4a2>
 800563c:	4b4a      	ldr	r3, [pc, #296]	@ (8005768 <HAL_ADC_ConfigChannel+0x5c8>)
 800563e:	60fb      	str	r3, [r7, #12]
 8005640:	e009      	b.n	8005656 <HAL_ADC_ConfigChannel+0x4b6>
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	4a48      	ldr	r2, [pc, #288]	@ (8005768 <HAL_ADC_ConfigChannel+0x5c8>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d102      	bne.n	8005652 <HAL_ADC_ConfigChannel+0x4b2>
 800564c:	4b45      	ldr	r3, [pc, #276]	@ (8005764 <HAL_ADC_ConfigChannel+0x5c4>)
 800564e:	60fb      	str	r3, [r7, #12]
 8005650:	e001      	b.n	8005656 <HAL_ADC_ConfigChannel+0x4b6>
 8005652:	2300      	movs	r3, #0
 8005654:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	f003 0303 	and.w	r3, r3, #3
 8005660:	2b01      	cmp	r3, #1
 8005662:	d108      	bne.n	8005676 <HAL_ADC_ConfigChannel+0x4d6>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f003 0301 	and.w	r3, r3, #1
 800566e:	2b01      	cmp	r3, #1
 8005670:	d101      	bne.n	8005676 <HAL_ADC_ConfigChannel+0x4d6>
 8005672:	2301      	movs	r3, #1
 8005674:	e000      	b.n	8005678 <HAL_ADC_ConfigChannel+0x4d8>
 8005676:	2300      	movs	r3, #0
 8005678:	2b00      	cmp	r3, #0
 800567a:	d150      	bne.n	800571e <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800567c:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800567e:	2b00      	cmp	r3, #0
 8005680:	d010      	beq.n	80056a4 <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	689b      	ldr	r3, [r3, #8]
 8005686:	f003 0303 	and.w	r3, r3, #3
 800568a:	2b01      	cmp	r3, #1
 800568c:	d107      	bne.n	800569e <HAL_ADC_ConfigChannel+0x4fe>
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f003 0301 	and.w	r3, r3, #1
 8005696:	2b01      	cmp	r3, #1
 8005698:	d101      	bne.n	800569e <HAL_ADC_ConfigChannel+0x4fe>
 800569a:	2301      	movs	r3, #1
 800569c:	e000      	b.n	80056a0 <HAL_ADC_ConfigChannel+0x500>
 800569e:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d13c      	bne.n	800571e <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	2b10      	cmp	r3, #16
 80056aa:	d11d      	bne.n	80056e8 <HAL_ADC_ConfigChannel+0x548>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80056b4:	d118      	bne.n	80056e8 <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80056b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80056b8:	689b      	ldr	r3, [r3, #8]
 80056ba:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80056be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80056c0:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80056c2:	4b2a      	ldr	r3, [pc, #168]	@ (800576c <HAL_ADC_ConfigChannel+0x5cc>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	4a2a      	ldr	r2, [pc, #168]	@ (8005770 <HAL_ADC_ConfigChannel+0x5d0>)
 80056c8:	fba2 2303 	umull	r2, r3, r2, r3
 80056cc:	0c9a      	lsrs	r2, r3, #18
 80056ce:	4613      	mov	r3, r2
 80056d0:	009b      	lsls	r3, r3, #2
 80056d2:	4413      	add	r3, r2
 80056d4:	005b      	lsls	r3, r3, #1
 80056d6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80056d8:	e002      	b.n	80056e0 <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	3b01      	subs	r3, #1
 80056de:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d1f9      	bne.n	80056da <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80056e6:	e02e      	b.n	8005746 <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	2b11      	cmp	r3, #17
 80056ee:	d10b      	bne.n	8005708 <HAL_ADC_ConfigChannel+0x568>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80056f8:	d106      	bne.n	8005708 <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80056fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80056fc:	689b      	ldr	r3, [r3, #8]
 80056fe:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8005702:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005704:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005706:	e01e      	b.n	8005746 <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	2b12      	cmp	r3, #18
 800570e:	d11a      	bne.n	8005746 <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8005710:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005712:	689b      	ldr	r3, [r3, #8]
 8005714:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8005718:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800571a:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800571c:	e013      	b.n	8005746 <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005722:	f043 0220 	orr.w	r2, r3, #32
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 800572a:	2301      	movs	r3, #1
 800572c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8005730:	e00a      	b.n	8005748 <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005736:	f043 0220 	orr.w	r2, r3, #32
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 800573e:	2301      	movs	r3, #1
 8005740:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8005744:	e000      	b.n	8005748 <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005746:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2200      	movs	r2, #0
 800574c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8005750:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8005754:	4618      	mov	r0, r3
 8005756:	376c      	adds	r7, #108	@ 0x6c
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr
 8005760:	50000100 	.word	0x50000100
 8005764:	50000400 	.word	0x50000400
 8005768:	50000500 	.word	0x50000500
 800576c:	20000004 	.word	0x20000004
 8005770:	431bde83 	.word	0x431bde83

08005774 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b084      	sub	sp, #16
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800577c:	2300      	movs	r3, #0
 800577e:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	689b      	ldr	r3, [r3, #8]
 8005786:	f003 0303 	and.w	r3, r3, #3
 800578a:	2b01      	cmp	r3, #1
 800578c:	d108      	bne.n	80057a0 <ADC_Enable+0x2c>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f003 0301 	and.w	r3, r3, #1
 8005798:	2b01      	cmp	r3, #1
 800579a:	d101      	bne.n	80057a0 <ADC_Enable+0x2c>
 800579c:	2301      	movs	r3, #1
 800579e:	e000      	b.n	80057a2 <ADC_Enable+0x2e>
 80057a0:	2300      	movs	r3, #0
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d143      	bne.n	800582e <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	689a      	ldr	r2, [r3, #8]
 80057ac:	4b22      	ldr	r3, [pc, #136]	@ (8005838 <ADC_Enable+0xc4>)
 80057ae:	4013      	ands	r3, r2
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d00d      	beq.n	80057d0 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057b8:	f043 0210 	orr.w	r2, r3, #16
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057c4:	f043 0201 	orr.w	r2, r3, #1
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 80057cc:	2301      	movs	r3, #1
 80057ce:	e02f      	b.n	8005830 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	689a      	ldr	r2, [r3, #8]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f042 0201 	orr.w	r2, r2, #1
 80057de:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80057e0:	f7fe fe44 	bl	800446c <HAL_GetTick>
 80057e4:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80057e6:	e01b      	b.n	8005820 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80057e8:	f7fe fe40 	bl	800446c <HAL_GetTick>
 80057ec:	4602      	mov	r2, r0
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	1ad3      	subs	r3, r2, r3
 80057f2:	2b02      	cmp	r3, #2
 80057f4:	d914      	bls.n	8005820 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f003 0301 	and.w	r3, r3, #1
 8005800:	2b01      	cmp	r3, #1
 8005802:	d00d      	beq.n	8005820 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005808:	f043 0210 	orr.w	r2, r3, #16
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005814:	f043 0201 	orr.w	r2, r3, #1
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 800581c:	2301      	movs	r3, #1
 800581e:	e007      	b.n	8005830 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f003 0301 	and.w	r3, r3, #1
 800582a:	2b01      	cmp	r3, #1
 800582c:	d1dc      	bne.n	80057e8 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800582e:	2300      	movs	r3, #0
}
 8005830:	4618      	mov	r0, r3
 8005832:	3710      	adds	r7, #16
 8005834:	46bd      	mov	sp, r7
 8005836:	bd80      	pop	{r7, pc}
 8005838:	8000003f 	.word	0x8000003f

0800583c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b084      	sub	sp, #16
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005844:	2300      	movs	r3, #0
 8005846:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	689b      	ldr	r3, [r3, #8]
 800584e:	f003 0303 	and.w	r3, r3, #3
 8005852:	2b01      	cmp	r3, #1
 8005854:	d108      	bne.n	8005868 <ADC_Disable+0x2c>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f003 0301 	and.w	r3, r3, #1
 8005860:	2b01      	cmp	r3, #1
 8005862:	d101      	bne.n	8005868 <ADC_Disable+0x2c>
 8005864:	2301      	movs	r3, #1
 8005866:	e000      	b.n	800586a <ADC_Disable+0x2e>
 8005868:	2300      	movs	r3, #0
 800586a:	2b00      	cmp	r3, #0
 800586c:	d047      	beq.n	80058fe <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	689b      	ldr	r3, [r3, #8]
 8005874:	f003 030d 	and.w	r3, r3, #13
 8005878:	2b01      	cmp	r3, #1
 800587a:	d10f      	bne.n	800589c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	689a      	ldr	r2, [r3, #8]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f042 0202 	orr.w	r2, r2, #2
 800588a:	609a      	str	r2, [r3, #8]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	2203      	movs	r2, #3
 8005892:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8005894:	f7fe fdea 	bl	800446c <HAL_GetTick>
 8005898:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800589a:	e029      	b.n	80058f0 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058a0:	f043 0210 	orr.w	r2, r3, #16
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058ac:	f043 0201 	orr.w	r2, r3, #1
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 80058b4:	2301      	movs	r3, #1
 80058b6:	e023      	b.n	8005900 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80058b8:	f7fe fdd8 	bl	800446c <HAL_GetTick>
 80058bc:	4602      	mov	r2, r0
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	1ad3      	subs	r3, r2, r3
 80058c2:	2b02      	cmp	r3, #2
 80058c4:	d914      	bls.n	80058f0 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	689b      	ldr	r3, [r3, #8]
 80058cc:	f003 0301 	and.w	r3, r3, #1
 80058d0:	2b01      	cmp	r3, #1
 80058d2:	d10d      	bne.n	80058f0 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058d8:	f043 0210 	orr.w	r2, r3, #16
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058e4:	f043 0201 	orr.w	r2, r3, #1
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 80058ec:	2301      	movs	r3, #1
 80058ee:	e007      	b.n	8005900 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	689b      	ldr	r3, [r3, #8]
 80058f6:	f003 0301 	and.w	r3, r3, #1
 80058fa:	2b01      	cmp	r3, #1
 80058fc:	d0dc      	beq.n	80058b8 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80058fe:	2300      	movs	r3, #0
}
 8005900:	4618      	mov	r0, r3
 8005902:	3710      	adds	r7, #16
 8005904:	46bd      	mov	sp, r7
 8005906:	bd80      	pop	{r7, pc}

08005908 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005908:	b480      	push	{r7}
 800590a:	b085      	sub	sp, #20
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	f003 0307 	and.w	r3, r3, #7
 8005916:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005918:	4b0c      	ldr	r3, [pc, #48]	@ (800594c <__NVIC_SetPriorityGrouping+0x44>)
 800591a:	68db      	ldr	r3, [r3, #12]
 800591c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800591e:	68ba      	ldr	r2, [r7, #8]
 8005920:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005924:	4013      	ands	r3, r2
 8005926:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005930:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005934:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005938:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800593a:	4a04      	ldr	r2, [pc, #16]	@ (800594c <__NVIC_SetPriorityGrouping+0x44>)
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	60d3      	str	r3, [r2, #12]
}
 8005940:	bf00      	nop
 8005942:	3714      	adds	r7, #20
 8005944:	46bd      	mov	sp, r7
 8005946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594a:	4770      	bx	lr
 800594c:	e000ed00 	.word	0xe000ed00

08005950 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005950:	b480      	push	{r7}
 8005952:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005954:	4b04      	ldr	r3, [pc, #16]	@ (8005968 <__NVIC_GetPriorityGrouping+0x18>)
 8005956:	68db      	ldr	r3, [r3, #12]
 8005958:	0a1b      	lsrs	r3, r3, #8
 800595a:	f003 0307 	and.w	r3, r3, #7
}
 800595e:	4618      	mov	r0, r3
 8005960:	46bd      	mov	sp, r7
 8005962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005966:	4770      	bx	lr
 8005968:	e000ed00 	.word	0xe000ed00

0800596c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800596c:	b480      	push	{r7}
 800596e:	b083      	sub	sp, #12
 8005970:	af00      	add	r7, sp, #0
 8005972:	4603      	mov	r3, r0
 8005974:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800597a:	2b00      	cmp	r3, #0
 800597c:	db0b      	blt.n	8005996 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800597e:	79fb      	ldrb	r3, [r7, #7]
 8005980:	f003 021f 	and.w	r2, r3, #31
 8005984:	4907      	ldr	r1, [pc, #28]	@ (80059a4 <__NVIC_EnableIRQ+0x38>)
 8005986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800598a:	095b      	lsrs	r3, r3, #5
 800598c:	2001      	movs	r0, #1
 800598e:	fa00 f202 	lsl.w	r2, r0, r2
 8005992:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005996:	bf00      	nop
 8005998:	370c      	adds	r7, #12
 800599a:	46bd      	mov	sp, r7
 800599c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a0:	4770      	bx	lr
 80059a2:	bf00      	nop
 80059a4:	e000e100 	.word	0xe000e100

080059a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80059a8:	b480      	push	{r7}
 80059aa:	b083      	sub	sp, #12
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	4603      	mov	r3, r0
 80059b0:	6039      	str	r1, [r7, #0]
 80059b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80059b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	db0a      	blt.n	80059d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	b2da      	uxtb	r2, r3
 80059c0:	490c      	ldr	r1, [pc, #48]	@ (80059f4 <__NVIC_SetPriority+0x4c>)
 80059c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059c6:	0112      	lsls	r2, r2, #4
 80059c8:	b2d2      	uxtb	r2, r2
 80059ca:	440b      	add	r3, r1
 80059cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80059d0:	e00a      	b.n	80059e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	b2da      	uxtb	r2, r3
 80059d6:	4908      	ldr	r1, [pc, #32]	@ (80059f8 <__NVIC_SetPriority+0x50>)
 80059d8:	79fb      	ldrb	r3, [r7, #7]
 80059da:	f003 030f 	and.w	r3, r3, #15
 80059de:	3b04      	subs	r3, #4
 80059e0:	0112      	lsls	r2, r2, #4
 80059e2:	b2d2      	uxtb	r2, r2
 80059e4:	440b      	add	r3, r1
 80059e6:	761a      	strb	r2, [r3, #24]
}
 80059e8:	bf00      	nop
 80059ea:	370c      	adds	r7, #12
 80059ec:	46bd      	mov	sp, r7
 80059ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f2:	4770      	bx	lr
 80059f4:	e000e100 	.word	0xe000e100
 80059f8:	e000ed00 	.word	0xe000ed00

080059fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80059fc:	b480      	push	{r7}
 80059fe:	b089      	sub	sp, #36	@ 0x24
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	60f8      	str	r0, [r7, #12]
 8005a04:	60b9      	str	r1, [r7, #8]
 8005a06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f003 0307 	and.w	r3, r3, #7
 8005a0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005a10:	69fb      	ldr	r3, [r7, #28]
 8005a12:	f1c3 0307 	rsb	r3, r3, #7
 8005a16:	2b04      	cmp	r3, #4
 8005a18:	bf28      	it	cs
 8005a1a:	2304      	movcs	r3, #4
 8005a1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005a1e:	69fb      	ldr	r3, [r7, #28]
 8005a20:	3304      	adds	r3, #4
 8005a22:	2b06      	cmp	r3, #6
 8005a24:	d902      	bls.n	8005a2c <NVIC_EncodePriority+0x30>
 8005a26:	69fb      	ldr	r3, [r7, #28]
 8005a28:	3b03      	subs	r3, #3
 8005a2a:	e000      	b.n	8005a2e <NVIC_EncodePriority+0x32>
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005a30:	f04f 32ff 	mov.w	r2, #4294967295
 8005a34:	69bb      	ldr	r3, [r7, #24]
 8005a36:	fa02 f303 	lsl.w	r3, r2, r3
 8005a3a:	43da      	mvns	r2, r3
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	401a      	ands	r2, r3
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005a44:	f04f 31ff 	mov.w	r1, #4294967295
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	fa01 f303 	lsl.w	r3, r1, r3
 8005a4e:	43d9      	mvns	r1, r3
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005a54:	4313      	orrs	r3, r2
         );
}
 8005a56:	4618      	mov	r0, r3
 8005a58:	3724      	adds	r7, #36	@ 0x24
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a60:	4770      	bx	lr

08005a62 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005a62:	b580      	push	{r7, lr}
 8005a64:	b082      	sub	sp, #8
 8005a66:	af00      	add	r7, sp, #0
 8005a68:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005a6a:	6878      	ldr	r0, [r7, #4]
 8005a6c:	f7ff ff4c 	bl	8005908 <__NVIC_SetPriorityGrouping>
}
 8005a70:	bf00      	nop
 8005a72:	3708      	adds	r7, #8
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bd80      	pop	{r7, pc}

08005a78 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b086      	sub	sp, #24
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	4603      	mov	r3, r0
 8005a80:	60b9      	str	r1, [r7, #8]
 8005a82:	607a      	str	r2, [r7, #4]
 8005a84:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005a86:	2300      	movs	r3, #0
 8005a88:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005a8a:	f7ff ff61 	bl	8005950 <__NVIC_GetPriorityGrouping>
 8005a8e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005a90:	687a      	ldr	r2, [r7, #4]
 8005a92:	68b9      	ldr	r1, [r7, #8]
 8005a94:	6978      	ldr	r0, [r7, #20]
 8005a96:	f7ff ffb1 	bl	80059fc <NVIC_EncodePriority>
 8005a9a:	4602      	mov	r2, r0
 8005a9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005aa0:	4611      	mov	r1, r2
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	f7ff ff80 	bl	80059a8 <__NVIC_SetPriority>
}
 8005aa8:	bf00      	nop
 8005aaa:	3718      	adds	r7, #24
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bd80      	pop	{r7, pc}

08005ab0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b082      	sub	sp, #8
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005aba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005abe:	4618      	mov	r0, r3
 8005ac0:	f7ff ff54 	bl	800596c <__NVIC_EnableIRQ>
}
 8005ac4:	bf00      	nop
 8005ac6:	3708      	adds	r7, #8
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	bd80      	pop	{r7, pc}

08005acc <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b082      	sub	sp, #8
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d101      	bne.n	8005ade <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8005ada:	2301      	movs	r3, #1
 8005adc:	e054      	b.n	8005b88 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	7f5b      	ldrb	r3, [r3, #29]
 8005ae2:	b2db      	uxtb	r3, r3
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d105      	bne.n	8005af4 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2200      	movs	r2, #0
 8005aec:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	f7fd fe3a 	bl	8003768 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2202      	movs	r2, #2
 8005af8:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	791b      	ldrb	r3, [r3, #4]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d10c      	bne.n	8005b1c <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4a22      	ldr	r2, [pc, #136]	@ (8005b90 <HAL_CRC_Init+0xc4>)
 8005b08:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	689a      	ldr	r2, [r3, #8]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f022 0218 	bic.w	r2, r2, #24
 8005b18:	609a      	str	r2, [r3, #8]
 8005b1a:	e00c      	b.n	8005b36 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6899      	ldr	r1, [r3, #8]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	68db      	ldr	r3, [r3, #12]
 8005b24:	461a      	mov	r2, r3
 8005b26:	6878      	ldr	r0, [r7, #4]
 8005b28:	f000 f942 	bl	8005db0 <HAL_CRCEx_Polynomial_Set>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d001      	beq.n	8005b36 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8005b32:	2301      	movs	r3, #1
 8005b34:	e028      	b.n	8005b88 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	795b      	ldrb	r3, [r3, #5]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d105      	bne.n	8005b4a <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f04f 32ff 	mov.w	r2, #4294967295
 8005b46:	611a      	str	r2, [r3, #16]
 8005b48:	e004      	b.n	8005b54 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	687a      	ldr	r2, [r7, #4]
 8005b50:	6912      	ldr	r2, [r2, #16]
 8005b52:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	689b      	ldr	r3, [r3, #8]
 8005b5a:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	695a      	ldr	r2, [r3, #20]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	430a      	orrs	r2, r1
 8005b68:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	689b      	ldr	r3, [r3, #8]
 8005b70:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	699a      	ldr	r2, [r3, #24]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	430a      	orrs	r2, r1
 8005b7e:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2201      	movs	r2, #1
 8005b84:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8005b86:	2300      	movs	r3, #0
}
 8005b88:	4618      	mov	r0, r3
 8005b8a:	3708      	adds	r7, #8
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	bd80      	pop	{r7, pc}
 8005b90:	04c11db7 	.word	0x04c11db7

08005b94 <HAL_CRC_Accumulate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b086      	sub	sp, #24
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	60f8      	str	r0, [r7, #12]
 8005b9c:	60b9      	str	r1, [r7, #8]
 8005b9e:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	2202      	movs	r2, #2
 8005ba8:	775a      	strb	r2, [r3, #29]

  switch (hcrc->InputDataFormat)
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	6a1b      	ldr	r3, [r3, #32]
 8005bae:	2b03      	cmp	r3, #3
 8005bb0:	d006      	beq.n	8005bc0 <HAL_CRC_Accumulate+0x2c>
 8005bb2:	2b03      	cmp	r3, #3
 8005bb4:	d829      	bhi.n	8005c0a <HAL_CRC_Accumulate+0x76>
 8005bb6:	2b01      	cmp	r3, #1
 8005bb8:	d019      	beq.n	8005bee <HAL_CRC_Accumulate+0x5a>
 8005bba:	2b02      	cmp	r3, #2
 8005bbc:	d01e      	beq.n	8005bfc <HAL_CRC_Accumulate+0x68>

    case CRC_INPUTDATA_FORMAT_HALFWORDS:
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;
    default:
      break;
 8005bbe:	e024      	b.n	8005c0a <HAL_CRC_Accumulate+0x76>
      for (index = 0U; index < BufferLength; index++)
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	617b      	str	r3, [r7, #20]
 8005bc4:	e00a      	b.n	8005bdc <HAL_CRC_Accumulate+0x48>
        hcrc->Instance->DR = pBuffer[index];
 8005bc6:	697b      	ldr	r3, [r7, #20]
 8005bc8:	009b      	lsls	r3, r3, #2
 8005bca:	68ba      	ldr	r2, [r7, #8]
 8005bcc:	441a      	add	r2, r3
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	6812      	ldr	r2, [r2, #0]
 8005bd4:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	3301      	adds	r3, #1
 8005bda:	617b      	str	r3, [r7, #20]
 8005bdc:	697a      	ldr	r2, [r7, #20]
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	429a      	cmp	r2, r3
 8005be2:	d3f0      	bcc.n	8005bc6 <HAL_CRC_Accumulate+0x32>
      temp = hcrc->Instance->DR;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	613b      	str	r3, [r7, #16]
      break;
 8005bec:	e00e      	b.n	8005c0c <HAL_CRC_Accumulate+0x78>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 8005bee:	687a      	ldr	r2, [r7, #4]
 8005bf0:	68b9      	ldr	r1, [r7, #8]
 8005bf2:	68f8      	ldr	r0, [r7, #12]
 8005bf4:	f000 f812 	bl	8005c1c <CRC_Handle_8>
 8005bf8:	6138      	str	r0, [r7, #16]
      break;
 8005bfa:	e007      	b.n	8005c0c <HAL_CRC_Accumulate+0x78>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 8005bfc:	687a      	ldr	r2, [r7, #4]
 8005bfe:	68b9      	ldr	r1, [r7, #8]
 8005c00:	68f8      	ldr	r0, [r7, #12]
 8005c02:	f000 f89b 	bl	8005d3c <CRC_Handle_16>
 8005c06:	6138      	str	r0, [r7, #16]
      break;
 8005c08:	e000      	b.n	8005c0c <HAL_CRC_Accumulate+0x78>
      break;
 8005c0a:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	2201      	movs	r2, #1
 8005c10:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 8005c12:	693b      	ldr	r3, [r7, #16]
}
 8005c14:	4618      	mov	r0, r3
 8005c16:	3718      	adds	r7, #24
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	bd80      	pop	{r7, pc}

08005c1c <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b089      	sub	sp, #36	@ 0x24
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	60f8      	str	r0, [r7, #12]
 8005c24:	60b9      	str	r1, [r7, #8]
 8005c26:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 8005c28:	2300      	movs	r3, #0
 8005c2a:	61fb      	str	r3, [r7, #28]
 8005c2c:	e023      	b.n	8005c76 <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8005c2e:	69fb      	ldr	r3, [r7, #28]
 8005c30:	009b      	lsls	r3, r3, #2
 8005c32:	68ba      	ldr	r2, [r7, #8]
 8005c34:	4413      	add	r3, r2
 8005c36:	781b      	ldrb	r3, [r3, #0]
 8005c38:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8005c3a:	69fb      	ldr	r3, [r7, #28]
 8005c3c:	009b      	lsls	r3, r3, #2
 8005c3e:	3301      	adds	r3, #1
 8005c40:	68b9      	ldr	r1, [r7, #8]
 8005c42:	440b      	add	r3, r1
 8005c44:	781b      	ldrb	r3, [r3, #0]
 8005c46:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8005c48:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8005c4a:	69fb      	ldr	r3, [r7, #28]
 8005c4c:	009b      	lsls	r3, r3, #2
 8005c4e:	3302      	adds	r3, #2
 8005c50:	68b9      	ldr	r1, [r7, #8]
 8005c52:	440b      	add	r3, r1
 8005c54:	781b      	ldrb	r3, [r3, #0]
 8005c56:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8005c58:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 8005c5a:	69fb      	ldr	r3, [r7, #28]
 8005c5c:	009b      	lsls	r3, r3, #2
 8005c5e:	3303      	adds	r3, #3
 8005c60:	68b9      	ldr	r1, [r7, #8]
 8005c62:	440b      	add	r3, r1
 8005c64:	781b      	ldrb	r3, [r3, #0]
 8005c66:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8005c6c:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8005c6e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 8005c70:	69fb      	ldr	r3, [r7, #28]
 8005c72:	3301      	adds	r3, #1
 8005c74:	61fb      	str	r3, [r7, #28]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	089b      	lsrs	r3, r3, #2
 8005c7a:	69fa      	ldr	r2, [r7, #28]
 8005c7c:	429a      	cmp	r2, r3
 8005c7e:	d3d6      	bcc.n	8005c2e <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	f003 0303 	and.w	r3, r3, #3
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d04f      	beq.n	8005d2a <CRC_Handle_8+0x10e>
  {
    if ((BufferLength % 4U) == 1U)
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f003 0303 	and.w	r3, r3, #3
 8005c90:	2b01      	cmp	r3, #1
 8005c92:	d107      	bne.n	8005ca4 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 8005c94:	69fb      	ldr	r3, [r7, #28]
 8005c96:	009b      	lsls	r3, r3, #2
 8005c98:	68ba      	ldr	r2, [r7, #8]
 8005c9a:	4413      	add	r3, r2
 8005c9c:	68fa      	ldr	r2, [r7, #12]
 8005c9e:	6812      	ldr	r2, [r2, #0]
 8005ca0:	781b      	ldrb	r3, [r3, #0]
 8005ca2:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	f003 0303 	and.w	r3, r3, #3
 8005caa:	2b02      	cmp	r3, #2
 8005cac:	d117      	bne.n	8005cde <CRC_Handle_8+0xc2>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8005cae:	69fb      	ldr	r3, [r7, #28]
 8005cb0:	009b      	lsls	r3, r3, #2
 8005cb2:	68ba      	ldr	r2, [r7, #8]
 8005cb4:	4413      	add	r3, r2
 8005cb6:	781b      	ldrb	r3, [r3, #0]
 8005cb8:	b21b      	sxth	r3, r3
 8005cba:	021b      	lsls	r3, r3, #8
 8005cbc:	b21a      	sxth	r2, r3
 8005cbe:	69fb      	ldr	r3, [r7, #28]
 8005cc0:	009b      	lsls	r3, r3, #2
 8005cc2:	3301      	adds	r3, #1
 8005cc4:	68b9      	ldr	r1, [r7, #8]
 8005cc6:	440b      	add	r3, r1
 8005cc8:	781b      	ldrb	r3, [r3, #0]
 8005cca:	b21b      	sxth	r3, r3
 8005ccc:	4313      	orrs	r3, r2
 8005cce:	b21b      	sxth	r3, r3
 8005cd0:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8005cd8:	697b      	ldr	r3, [r7, #20]
 8005cda:	8b7a      	ldrh	r2, [r7, #26]
 8005cdc:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	f003 0303 	and.w	r3, r3, #3
 8005ce4:	2b03      	cmp	r3, #3
 8005ce6:	d120      	bne.n	8005d2a <CRC_Handle_8+0x10e>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8005ce8:	69fb      	ldr	r3, [r7, #28]
 8005cea:	009b      	lsls	r3, r3, #2
 8005cec:	68ba      	ldr	r2, [r7, #8]
 8005cee:	4413      	add	r3, r2
 8005cf0:	781b      	ldrb	r3, [r3, #0]
 8005cf2:	b21b      	sxth	r3, r3
 8005cf4:	021b      	lsls	r3, r3, #8
 8005cf6:	b21a      	sxth	r2, r3
 8005cf8:	69fb      	ldr	r3, [r7, #28]
 8005cfa:	009b      	lsls	r3, r3, #2
 8005cfc:	3301      	adds	r3, #1
 8005cfe:	68b9      	ldr	r1, [r7, #8]
 8005d00:	440b      	add	r3, r1
 8005d02:	781b      	ldrb	r3, [r3, #0]
 8005d04:	b21b      	sxth	r3, r3
 8005d06:	4313      	orrs	r3, r2
 8005d08:	b21b      	sxth	r3, r3
 8005d0a:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8005d12:	697b      	ldr	r3, [r7, #20]
 8005d14:	8b7a      	ldrh	r2, [r7, #26]
 8005d16:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 8005d18:	69fb      	ldr	r3, [r7, #28]
 8005d1a:	009b      	lsls	r3, r3, #2
 8005d1c:	3302      	adds	r3, #2
 8005d1e:	68ba      	ldr	r2, [r7, #8]
 8005d20:	4413      	add	r3, r2
 8005d22:	68fa      	ldr	r2, [r7, #12]
 8005d24:	6812      	ldr	r2, [r2, #0]
 8005d26:	781b      	ldrb	r3, [r3, #0]
 8005d28:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	681b      	ldr	r3, [r3, #0]
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	3724      	adds	r7, #36	@ 0x24
 8005d34:	46bd      	mov	sp, r7
 8005d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3a:	4770      	bx	lr

08005d3c <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b087      	sub	sp, #28
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	60f8      	str	r0, [r7, #12]
 8005d44:	60b9      	str	r1, [r7, #8]
 8005d46:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 8005d48:	2300      	movs	r3, #0
 8005d4a:	617b      	str	r3, [r7, #20]
 8005d4c:	e013      	b.n	8005d76 <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	009b      	lsls	r3, r3, #2
 8005d52:	68ba      	ldr	r2, [r7, #8]
 8005d54:	4413      	add	r3, r2
 8005d56:	881b      	ldrh	r3, [r3, #0]
 8005d58:	041a      	lsls	r2, r3, #16
 8005d5a:	697b      	ldr	r3, [r7, #20]
 8005d5c:	009b      	lsls	r3, r3, #2
 8005d5e:	3302      	adds	r3, #2
 8005d60:	68b9      	ldr	r1, [r7, #8]
 8005d62:	440b      	add	r3, r1
 8005d64:	881b      	ldrh	r3, [r3, #0]
 8005d66:	4619      	mov	r1, r3
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	430a      	orrs	r2, r1
 8005d6e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 8005d70:	697b      	ldr	r3, [r7, #20]
 8005d72:	3301      	adds	r3, #1
 8005d74:	617b      	str	r3, [r7, #20]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	085b      	lsrs	r3, r3, #1
 8005d7a:	697a      	ldr	r2, [r7, #20]
 8005d7c:	429a      	cmp	r2, r3
 8005d7e:	d3e6      	bcc.n	8005d4e <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	f003 0301 	and.w	r3, r3, #1
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d009      	beq.n	8005d9e <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 8005d90:	697b      	ldr	r3, [r7, #20]
 8005d92:	009b      	lsls	r3, r3, #2
 8005d94:	68ba      	ldr	r2, [r7, #8]
 8005d96:	4413      	add	r3, r2
 8005d98:	881a      	ldrh	r2, [r3, #0]
 8005d9a:	693b      	ldr	r3, [r7, #16]
 8005d9c:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	681b      	ldr	r3, [r3, #0]
}
 8005da4:	4618      	mov	r0, r3
 8005da6:	371c      	adds	r7, #28
 8005da8:	46bd      	mov	sp, r7
 8005daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dae:	4770      	bx	lr

08005db0 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8005db0:	b480      	push	{r7}
 8005db2:	b087      	sub	sp, #28
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	60f8      	str	r0, [r7, #12]
 8005db8:	60b9      	str	r1, [r7, #8]
 8005dba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8005dc0:	231f      	movs	r3, #31
 8005dc2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	f003 0301 	and.w	r3, r3, #1
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d102      	bne.n	8005dd4 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8005dce:	2301      	movs	r3, #1
 8005dd0:	75fb      	strb	r3, [r7, #23]
 8005dd2:	e063      	b.n	8005e9c <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8005dd4:	bf00      	nop
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	1e5a      	subs	r2, r3, #1
 8005dda:	613a      	str	r2, [r7, #16]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d009      	beq.n	8005df4 <HAL_CRCEx_Polynomial_Set+0x44>
 8005de0:	693b      	ldr	r3, [r7, #16]
 8005de2:	f003 031f 	and.w	r3, r3, #31
 8005de6:	68ba      	ldr	r2, [r7, #8]
 8005de8:	fa22 f303 	lsr.w	r3, r2, r3
 8005dec:	f003 0301 	and.w	r3, r3, #1
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d0f0      	beq.n	8005dd6 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2b18      	cmp	r3, #24
 8005df8:	d846      	bhi.n	8005e88 <HAL_CRCEx_Polynomial_Set+0xd8>
 8005dfa:	a201      	add	r2, pc, #4	@ (adr r2, 8005e00 <HAL_CRCEx_Polynomial_Set+0x50>)
 8005dfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e00:	08005e8f 	.word	0x08005e8f
 8005e04:	08005e89 	.word	0x08005e89
 8005e08:	08005e89 	.word	0x08005e89
 8005e0c:	08005e89 	.word	0x08005e89
 8005e10:	08005e89 	.word	0x08005e89
 8005e14:	08005e89 	.word	0x08005e89
 8005e18:	08005e89 	.word	0x08005e89
 8005e1c:	08005e89 	.word	0x08005e89
 8005e20:	08005e7d 	.word	0x08005e7d
 8005e24:	08005e89 	.word	0x08005e89
 8005e28:	08005e89 	.word	0x08005e89
 8005e2c:	08005e89 	.word	0x08005e89
 8005e30:	08005e89 	.word	0x08005e89
 8005e34:	08005e89 	.word	0x08005e89
 8005e38:	08005e89 	.word	0x08005e89
 8005e3c:	08005e89 	.word	0x08005e89
 8005e40:	08005e71 	.word	0x08005e71
 8005e44:	08005e89 	.word	0x08005e89
 8005e48:	08005e89 	.word	0x08005e89
 8005e4c:	08005e89 	.word	0x08005e89
 8005e50:	08005e89 	.word	0x08005e89
 8005e54:	08005e89 	.word	0x08005e89
 8005e58:	08005e89 	.word	0x08005e89
 8005e5c:	08005e89 	.word	0x08005e89
 8005e60:	08005e65 	.word	0x08005e65
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8005e64:	693b      	ldr	r3, [r7, #16]
 8005e66:	2b06      	cmp	r3, #6
 8005e68:	d913      	bls.n	8005e92 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8005e6e:	e010      	b.n	8005e92 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8005e70:	693b      	ldr	r3, [r7, #16]
 8005e72:	2b07      	cmp	r3, #7
 8005e74:	d90f      	bls.n	8005e96 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8005e76:	2301      	movs	r3, #1
 8005e78:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8005e7a:	e00c      	b.n	8005e96 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8005e7c:	693b      	ldr	r3, [r7, #16]
 8005e7e:	2b0f      	cmp	r3, #15
 8005e80:	d90b      	bls.n	8005e9a <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8005e82:	2301      	movs	r3, #1
 8005e84:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8005e86:	e008      	b.n	8005e9a <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8005e88:	2301      	movs	r3, #1
 8005e8a:	75fb      	strb	r3, [r7, #23]
        break;
 8005e8c:	e006      	b.n	8005e9c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005e8e:	bf00      	nop
 8005e90:	e004      	b.n	8005e9c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005e92:	bf00      	nop
 8005e94:	e002      	b.n	8005e9c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005e96:	bf00      	nop
 8005e98:	e000      	b.n	8005e9c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005e9a:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8005e9c:	7dfb      	ldrb	r3, [r7, #23]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d10d      	bne.n	8005ebe <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	68ba      	ldr	r2, [r7, #8]
 8005ea8:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	689b      	ldr	r3, [r3, #8]
 8005eb0:	f023 0118 	bic.w	r1, r3, #24
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	687a      	ldr	r2, [r7, #4]
 8005eba:	430a      	orrs	r2, r1
 8005ebc:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8005ebe:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	371c      	adds	r7, #28
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eca:	4770      	bx	lr

08005ecc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b084      	sub	sp, #16
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d101      	bne.n	8005ee2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	e037      	b.n	8005f52 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2202      	movs	r2, #2
 8005ee6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8005ef8:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8005efc:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8005f06:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	68db      	ldr	r3, [r3, #12]
 8005f0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f12:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	695b      	ldr	r3, [r3, #20]
 8005f18:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f1e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	69db      	ldr	r3, [r3, #28]
 8005f24:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005f26:	68fa      	ldr	r2, [r7, #12]
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	68fa      	ldr	r2, [r7, #12]
 8005f32:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8005f34:	6878      	ldr	r0, [r7, #4]
 8005f36:	f000 f9c5 	bl	80062c4 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2201      	movs	r2, #1
 8005f44:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8005f50:	2300      	movs	r3, #0
}  
 8005f52:	4618      	mov	r0, r3
 8005f54:	3710      	adds	r7, #16
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}

08005f5a <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005f5a:	b580      	push	{r7, lr}
 8005f5c:	b086      	sub	sp, #24
 8005f5e:	af00      	add	r7, sp, #0
 8005f60:	60f8      	str	r0, [r7, #12]
 8005f62:	60b9      	str	r1, [r7, #8]
 8005f64:	607a      	str	r2, [r7, #4]
 8005f66:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8005f68:	2300      	movs	r3, #0
 8005f6a:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005f72:	2b01      	cmp	r3, #1
 8005f74:	d101      	bne.n	8005f7a <HAL_DMA_Start_IT+0x20>
 8005f76:	2302      	movs	r3, #2
 8005f78:	e04a      	b.n	8006010 <HAL_DMA_Start_IT+0xb6>
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	2201      	movs	r2, #1
 8005f7e:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005f88:	2b01      	cmp	r3, #1
 8005f8a:	d13a      	bne.n	8006002 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	2202      	movs	r2, #2
 8005f90:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	2200      	movs	r2, #0
 8005f98:	639a      	str	r2, [r3, #56]	@ 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	681a      	ldr	r2, [r3, #0]
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f022 0201 	bic.w	r2, r2, #1
 8005fa8:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	687a      	ldr	r2, [r7, #4]
 8005fae:	68b9      	ldr	r1, [r7, #8]
 8005fb0:	68f8      	ldr	r0, [r7, #12]
 8005fb2:	f000 f958 	bl	8006266 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d008      	beq.n	8005fd0 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	681a      	ldr	r2, [r3, #0]
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f042 020e 	orr.w	r2, r2, #14
 8005fcc:	601a      	str	r2, [r3, #0]
 8005fce:	e00f      	b.n	8005ff0 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	681a      	ldr	r2, [r3, #0]
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f042 020a 	orr.w	r2, r2, #10
 8005fde:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	681a      	ldr	r2, [r3, #0]
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f022 0204 	bic.w	r2, r2, #4
 8005fee:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	681a      	ldr	r2, [r3, #0]
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f042 0201 	orr.w	r2, r2, #1
 8005ffe:	601a      	str	r2, [r3, #0]
 8006000:	e005      	b.n	800600e <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	2200      	movs	r2, #0
 8006006:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 800600a:	2302      	movs	r3, #2
 800600c:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 800600e:	7dfb      	ldrb	r3, [r7, #23]
} 
 8006010:	4618      	mov	r0, r3
 8006012:	3718      	adds	r7, #24
 8006014:	46bd      	mov	sp, r7
 8006016:	bd80      	pop	{r7, pc}

08006018 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006018:	b480      	push	{r7}
 800601a:	b083      	sub	sp, #12
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006026:	2b02      	cmp	r3, #2
 8006028:	d008      	beq.n	800603c <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2204      	movs	r2, #4
 800602e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2200      	movs	r2, #0
 8006034:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8006038:	2301      	movs	r3, #1
 800603a:	e020      	b.n	800607e <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	681a      	ldr	r2, [r3, #0]
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f022 020e 	bic.w	r2, r2, #14
 800604a:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	681a      	ldr	r2, [r3, #0]
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f022 0201 	bic.w	r2, r2, #1
 800605a:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006064:	2101      	movs	r1, #1
 8006066:	fa01 f202 	lsl.w	r2, r1, r2
 800606a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2201      	movs	r2, #1
 8006070:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2200      	movs	r2, #0
 8006078:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 800607c:	2300      	movs	r3, #0
}
 800607e:	4618      	mov	r0, r3
 8006080:	370c      	adds	r7, #12
 8006082:	46bd      	mov	sp, r7
 8006084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006088:	4770      	bx	lr

0800608a <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800608a:	b580      	push	{r7, lr}
 800608c:	b084      	sub	sp, #16
 800608e:	af00      	add	r7, sp, #0
 8006090:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006092:	2300      	movs	r3, #0
 8006094:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800609c:	2b02      	cmp	r3, #2
 800609e:	d005      	beq.n	80060ac <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2204      	movs	r2, #4
 80060a4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80060a6:	2301      	movs	r3, #1
 80060a8:	73fb      	strb	r3, [r7, #15]
 80060aa:	e027      	b.n	80060fc <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	681a      	ldr	r2, [r3, #0]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f022 020e 	bic.w	r2, r2, #14
 80060ba:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	681a      	ldr	r2, [r3, #0]
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f022 0201 	bic.w	r2, r2, #1
 80060ca:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060d4:	2101      	movs	r1, #1
 80060d6:	fa01 f202 	lsl.w	r2, r1, r2
 80060da:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2201      	movs	r2, #1
 80060e0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2200      	movs	r2, #0
 80060e8:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d003      	beq.n	80060fc <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060f8:	6878      	ldr	r0, [r7, #4]
 80060fa:	4798      	blx	r3
    } 
  }
  return status;
 80060fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80060fe:	4618      	mov	r0, r3
 8006100:	3710      	adds	r7, #16
 8006102:	46bd      	mov	sp, r7
 8006104:	bd80      	pop	{r7, pc}

08006106 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006106:	b580      	push	{r7, lr}
 8006108:	b084      	sub	sp, #16
 800610a:	af00      	add	r7, sp, #0
 800610c:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006122:	2204      	movs	r2, #4
 8006124:	409a      	lsls	r2, r3
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	4013      	ands	r3, r2
 800612a:	2b00      	cmp	r3, #0
 800612c:	d024      	beq.n	8006178 <HAL_DMA_IRQHandler+0x72>
 800612e:	68bb      	ldr	r3, [r7, #8]
 8006130:	f003 0304 	and.w	r3, r3, #4
 8006134:	2b00      	cmp	r3, #0
 8006136:	d01f      	beq.n	8006178 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f003 0320 	and.w	r3, r3, #32
 8006142:	2b00      	cmp	r3, #0
 8006144:	d107      	bne.n	8006156 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	681a      	ldr	r2, [r3, #0]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f022 0204 	bic.w	r2, r2, #4
 8006154:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800615e:	2104      	movs	r1, #4
 8006160:	fa01 f202 	lsl.w	r2, r1, r2
 8006164:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800616a:	2b00      	cmp	r3, #0
 800616c:	d06a      	beq.n	8006244 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006172:	6878      	ldr	r0, [r7, #4]
 8006174:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8006176:	e065      	b.n	8006244 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800617c:	2202      	movs	r2, #2
 800617e:	409a      	lsls	r2, r3
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	4013      	ands	r3, r2
 8006184:	2b00      	cmp	r3, #0
 8006186:	d02c      	beq.n	80061e2 <HAL_DMA_IRQHandler+0xdc>
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	f003 0302 	and.w	r3, r3, #2
 800618e:	2b00      	cmp	r3, #0
 8006190:	d027      	beq.n	80061e2 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f003 0320 	and.w	r3, r3, #32
 800619c:	2b00      	cmp	r3, #0
 800619e:	d10b      	bne.n	80061b8 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	681a      	ldr	r2, [r3, #0]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f022 020a 	bic.w	r2, r2, #10
 80061ae:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2201      	movs	r2, #1
 80061b4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061c0:	2102      	movs	r1, #2
 80061c2:	fa01 f202 	lsl.w	r2, r1, r2
 80061c6:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2200      	movs	r2, #0
 80061cc:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d035      	beq.n	8006244 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061dc:	6878      	ldr	r0, [r7, #4]
 80061de:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 80061e0:	e030      	b.n	8006244 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061e6:	2208      	movs	r2, #8
 80061e8:	409a      	lsls	r2, r3
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	4013      	ands	r3, r2
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d028      	beq.n	8006244 <HAL_DMA_IRQHandler+0x13e>
 80061f2:	68bb      	ldr	r3, [r7, #8]
 80061f4:	f003 0308 	and.w	r3, r3, #8
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d023      	beq.n	8006244 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	681a      	ldr	r2, [r3, #0]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f022 020e 	bic.w	r2, r2, #14
 800620a:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006214:	2101      	movs	r1, #1
 8006216:	fa01 f202 	lsl.w	r2, r1, r2
 800621a:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2201      	movs	r2, #1
 8006220:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2201      	movs	r2, #1
 8006226:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2200      	movs	r2, #0
 800622e:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006236:	2b00      	cmp	r3, #0
 8006238:	d004      	beq.n	8006244 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800623e:	6878      	ldr	r0, [r7, #4]
 8006240:	4798      	blx	r3
    }
  }
}  
 8006242:	e7ff      	b.n	8006244 <HAL_DMA_IRQHandler+0x13e>
 8006244:	bf00      	nop
 8006246:	3710      	adds	r7, #16
 8006248:	46bd      	mov	sp, r7
 800624a:	bd80      	pop	{r7, pc}

0800624c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800624c:	b480      	push	{r7}
 800624e:	b083      	sub	sp, #12
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
}
 800625a:	4618      	mov	r0, r3
 800625c:	370c      	adds	r7, #12
 800625e:	46bd      	mov	sp, r7
 8006260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006264:	4770      	bx	lr

08006266 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006266:	b480      	push	{r7}
 8006268:	b085      	sub	sp, #20
 800626a:	af00      	add	r7, sp, #0
 800626c:	60f8      	str	r0, [r7, #12]
 800626e:	60b9      	str	r1, [r7, #8]
 8006270:	607a      	str	r2, [r7, #4]
 8006272:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800627c:	2101      	movs	r1, #1
 800627e:	fa01 f202 	lsl.w	r2, r1, r2
 8006282:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	683a      	ldr	r2, [r7, #0]
 800628a:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	685b      	ldr	r3, [r3, #4]
 8006290:	2b10      	cmp	r3, #16
 8006292:	d108      	bne.n	80062a6 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	687a      	ldr	r2, [r7, #4]
 800629a:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	68ba      	ldr	r2, [r7, #8]
 80062a2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80062a4:	e007      	b.n	80062b6 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	68ba      	ldr	r2, [r7, #8]
 80062ac:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	687a      	ldr	r2, [r7, #4]
 80062b4:	60da      	str	r2, [r3, #12]
}
 80062b6:	bf00      	nop
 80062b8:	3714      	adds	r7, #20
 80062ba:	46bd      	mov	sp, r7
 80062bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c0:	4770      	bx	lr
	...

080062c4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80062c4:	b480      	push	{r7}
 80062c6:	b083      	sub	sp, #12
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	461a      	mov	r2, r3
 80062d2:	4b14      	ldr	r3, [pc, #80]	@ (8006324 <DMA_CalcBaseAndBitshift+0x60>)
 80062d4:	429a      	cmp	r2, r3
 80062d6:	d80f      	bhi.n	80062f8 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	461a      	mov	r2, r3
 80062de:	4b12      	ldr	r3, [pc, #72]	@ (8006328 <DMA_CalcBaseAndBitshift+0x64>)
 80062e0:	4413      	add	r3, r2
 80062e2:	4a12      	ldr	r2, [pc, #72]	@ (800632c <DMA_CalcBaseAndBitshift+0x68>)
 80062e4:	fba2 2303 	umull	r2, r3, r2, r3
 80062e8:	091b      	lsrs	r3, r3, #4
 80062ea:	009a      	lsls	r2, r3, #2
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	4a0f      	ldr	r2, [pc, #60]	@ (8006330 <DMA_CalcBaseAndBitshift+0x6c>)
 80062f4:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 80062f6:	e00e      	b.n	8006316 <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	461a      	mov	r2, r3
 80062fe:	4b0d      	ldr	r3, [pc, #52]	@ (8006334 <DMA_CalcBaseAndBitshift+0x70>)
 8006300:	4413      	add	r3, r2
 8006302:	4a0a      	ldr	r2, [pc, #40]	@ (800632c <DMA_CalcBaseAndBitshift+0x68>)
 8006304:	fba2 2303 	umull	r2, r3, r2, r3
 8006308:	091b      	lsrs	r3, r3, #4
 800630a:	009a      	lsls	r2, r3, #2
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	4a09      	ldr	r2, [pc, #36]	@ (8006338 <DMA_CalcBaseAndBitshift+0x74>)
 8006314:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8006316:	bf00      	nop
 8006318:	370c      	adds	r7, #12
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr
 8006322:	bf00      	nop
 8006324:	40020407 	.word	0x40020407
 8006328:	bffdfff8 	.word	0xbffdfff8
 800632c:	cccccccd 	.word	0xcccccccd
 8006330:	40020000 	.word	0x40020000
 8006334:	bffdfbf8 	.word	0xbffdfbf8
 8006338:	40020400 	.word	0x40020400

0800633c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800633c:	b480      	push	{r7}
 800633e:	b087      	sub	sp, #28
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
 8006344:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006346:	2300      	movs	r3, #0
 8006348:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800634a:	e160      	b.n	800660e <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	681a      	ldr	r2, [r3, #0]
 8006350:	2101      	movs	r1, #1
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	fa01 f303 	lsl.w	r3, r1, r3
 8006358:	4013      	ands	r3, r2
 800635a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	2b00      	cmp	r3, #0
 8006360:	f000 8152 	beq.w	8006608 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	f003 0303 	and.w	r3, r3, #3
 800636c:	2b01      	cmp	r3, #1
 800636e:	d005      	beq.n	800637c <HAL_GPIO_Init+0x40>
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	685b      	ldr	r3, [r3, #4]
 8006374:	f003 0303 	and.w	r3, r3, #3
 8006378:	2b02      	cmp	r3, #2
 800637a:	d130      	bne.n	80063de <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	689b      	ldr	r3, [r3, #8]
 8006380:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	005b      	lsls	r3, r3, #1
 8006386:	2203      	movs	r2, #3
 8006388:	fa02 f303 	lsl.w	r3, r2, r3
 800638c:	43db      	mvns	r3, r3
 800638e:	693a      	ldr	r2, [r7, #16]
 8006390:	4013      	ands	r3, r2
 8006392:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	68da      	ldr	r2, [r3, #12]
 8006398:	697b      	ldr	r3, [r7, #20]
 800639a:	005b      	lsls	r3, r3, #1
 800639c:	fa02 f303 	lsl.w	r3, r2, r3
 80063a0:	693a      	ldr	r2, [r7, #16]
 80063a2:	4313      	orrs	r3, r2
 80063a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	693a      	ldr	r2, [r7, #16]
 80063aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	685b      	ldr	r3, [r3, #4]
 80063b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80063b2:	2201      	movs	r2, #1
 80063b4:	697b      	ldr	r3, [r7, #20]
 80063b6:	fa02 f303 	lsl.w	r3, r2, r3
 80063ba:	43db      	mvns	r3, r3
 80063bc:	693a      	ldr	r2, [r7, #16]
 80063be:	4013      	ands	r3, r2
 80063c0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	685b      	ldr	r3, [r3, #4]
 80063c6:	091b      	lsrs	r3, r3, #4
 80063c8:	f003 0201 	and.w	r2, r3, #1
 80063cc:	697b      	ldr	r3, [r7, #20]
 80063ce:	fa02 f303 	lsl.w	r3, r2, r3
 80063d2:	693a      	ldr	r2, [r7, #16]
 80063d4:	4313      	orrs	r3, r2
 80063d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	693a      	ldr	r2, [r7, #16]
 80063dc:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	685b      	ldr	r3, [r3, #4]
 80063e2:	f003 0303 	and.w	r3, r3, #3
 80063e6:	2b03      	cmp	r3, #3
 80063e8:	d017      	beq.n	800641a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	68db      	ldr	r3, [r3, #12]
 80063ee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80063f0:	697b      	ldr	r3, [r7, #20]
 80063f2:	005b      	lsls	r3, r3, #1
 80063f4:	2203      	movs	r2, #3
 80063f6:	fa02 f303 	lsl.w	r3, r2, r3
 80063fa:	43db      	mvns	r3, r3
 80063fc:	693a      	ldr	r2, [r7, #16]
 80063fe:	4013      	ands	r3, r2
 8006400:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	689a      	ldr	r2, [r3, #8]
 8006406:	697b      	ldr	r3, [r7, #20]
 8006408:	005b      	lsls	r3, r3, #1
 800640a:	fa02 f303 	lsl.w	r3, r2, r3
 800640e:	693a      	ldr	r2, [r7, #16]
 8006410:	4313      	orrs	r3, r2
 8006412:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	693a      	ldr	r2, [r7, #16]
 8006418:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	685b      	ldr	r3, [r3, #4]
 800641e:	f003 0303 	and.w	r3, r3, #3
 8006422:	2b02      	cmp	r3, #2
 8006424:	d123      	bne.n	800646e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8006426:	697b      	ldr	r3, [r7, #20]
 8006428:	08da      	lsrs	r2, r3, #3
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	3208      	adds	r2, #8
 800642e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006432:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006434:	697b      	ldr	r3, [r7, #20]
 8006436:	f003 0307 	and.w	r3, r3, #7
 800643a:	009b      	lsls	r3, r3, #2
 800643c:	220f      	movs	r2, #15
 800643e:	fa02 f303 	lsl.w	r3, r2, r3
 8006442:	43db      	mvns	r3, r3
 8006444:	693a      	ldr	r2, [r7, #16]
 8006446:	4013      	ands	r3, r2
 8006448:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	691a      	ldr	r2, [r3, #16]
 800644e:	697b      	ldr	r3, [r7, #20]
 8006450:	f003 0307 	and.w	r3, r3, #7
 8006454:	009b      	lsls	r3, r3, #2
 8006456:	fa02 f303 	lsl.w	r3, r2, r3
 800645a:	693a      	ldr	r2, [r7, #16]
 800645c:	4313      	orrs	r3, r2
 800645e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006460:	697b      	ldr	r3, [r7, #20]
 8006462:	08da      	lsrs	r2, r3, #3
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	3208      	adds	r2, #8
 8006468:	6939      	ldr	r1, [r7, #16]
 800646a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	005b      	lsls	r3, r3, #1
 8006478:	2203      	movs	r2, #3
 800647a:	fa02 f303 	lsl.w	r3, r2, r3
 800647e:	43db      	mvns	r3, r3
 8006480:	693a      	ldr	r2, [r7, #16]
 8006482:	4013      	ands	r3, r2
 8006484:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	685b      	ldr	r3, [r3, #4]
 800648a:	f003 0203 	and.w	r2, r3, #3
 800648e:	697b      	ldr	r3, [r7, #20]
 8006490:	005b      	lsls	r3, r3, #1
 8006492:	fa02 f303 	lsl.w	r3, r2, r3
 8006496:	693a      	ldr	r2, [r7, #16]
 8006498:	4313      	orrs	r3, r2
 800649a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	693a      	ldr	r2, [r7, #16]
 80064a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	685b      	ldr	r3, [r3, #4]
 80064a6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	f000 80ac 	beq.w	8006608 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80064b0:	4b5e      	ldr	r3, [pc, #376]	@ (800662c <HAL_GPIO_Init+0x2f0>)
 80064b2:	699b      	ldr	r3, [r3, #24]
 80064b4:	4a5d      	ldr	r2, [pc, #372]	@ (800662c <HAL_GPIO_Init+0x2f0>)
 80064b6:	f043 0301 	orr.w	r3, r3, #1
 80064ba:	6193      	str	r3, [r2, #24]
 80064bc:	4b5b      	ldr	r3, [pc, #364]	@ (800662c <HAL_GPIO_Init+0x2f0>)
 80064be:	699b      	ldr	r3, [r3, #24]
 80064c0:	f003 0301 	and.w	r3, r3, #1
 80064c4:	60bb      	str	r3, [r7, #8]
 80064c6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80064c8:	4a59      	ldr	r2, [pc, #356]	@ (8006630 <HAL_GPIO_Init+0x2f4>)
 80064ca:	697b      	ldr	r3, [r7, #20]
 80064cc:	089b      	lsrs	r3, r3, #2
 80064ce:	3302      	adds	r3, #2
 80064d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064d4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80064d6:	697b      	ldr	r3, [r7, #20]
 80064d8:	f003 0303 	and.w	r3, r3, #3
 80064dc:	009b      	lsls	r3, r3, #2
 80064de:	220f      	movs	r2, #15
 80064e0:	fa02 f303 	lsl.w	r3, r2, r3
 80064e4:	43db      	mvns	r3, r3
 80064e6:	693a      	ldr	r2, [r7, #16]
 80064e8:	4013      	ands	r3, r2
 80064ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80064f2:	d025      	beq.n	8006540 <HAL_GPIO_Init+0x204>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	4a4f      	ldr	r2, [pc, #316]	@ (8006634 <HAL_GPIO_Init+0x2f8>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d01f      	beq.n	800653c <HAL_GPIO_Init+0x200>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	4a4e      	ldr	r2, [pc, #312]	@ (8006638 <HAL_GPIO_Init+0x2fc>)
 8006500:	4293      	cmp	r3, r2
 8006502:	d019      	beq.n	8006538 <HAL_GPIO_Init+0x1fc>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	4a4d      	ldr	r2, [pc, #308]	@ (800663c <HAL_GPIO_Init+0x300>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d013      	beq.n	8006534 <HAL_GPIO_Init+0x1f8>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	4a4c      	ldr	r2, [pc, #304]	@ (8006640 <HAL_GPIO_Init+0x304>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d00d      	beq.n	8006530 <HAL_GPIO_Init+0x1f4>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	4a4b      	ldr	r2, [pc, #300]	@ (8006644 <HAL_GPIO_Init+0x308>)
 8006518:	4293      	cmp	r3, r2
 800651a:	d007      	beq.n	800652c <HAL_GPIO_Init+0x1f0>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	4a4a      	ldr	r2, [pc, #296]	@ (8006648 <HAL_GPIO_Init+0x30c>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d101      	bne.n	8006528 <HAL_GPIO_Init+0x1ec>
 8006524:	2306      	movs	r3, #6
 8006526:	e00c      	b.n	8006542 <HAL_GPIO_Init+0x206>
 8006528:	2307      	movs	r3, #7
 800652a:	e00a      	b.n	8006542 <HAL_GPIO_Init+0x206>
 800652c:	2305      	movs	r3, #5
 800652e:	e008      	b.n	8006542 <HAL_GPIO_Init+0x206>
 8006530:	2304      	movs	r3, #4
 8006532:	e006      	b.n	8006542 <HAL_GPIO_Init+0x206>
 8006534:	2303      	movs	r3, #3
 8006536:	e004      	b.n	8006542 <HAL_GPIO_Init+0x206>
 8006538:	2302      	movs	r3, #2
 800653a:	e002      	b.n	8006542 <HAL_GPIO_Init+0x206>
 800653c:	2301      	movs	r3, #1
 800653e:	e000      	b.n	8006542 <HAL_GPIO_Init+0x206>
 8006540:	2300      	movs	r3, #0
 8006542:	697a      	ldr	r2, [r7, #20]
 8006544:	f002 0203 	and.w	r2, r2, #3
 8006548:	0092      	lsls	r2, r2, #2
 800654a:	4093      	lsls	r3, r2
 800654c:	693a      	ldr	r2, [r7, #16]
 800654e:	4313      	orrs	r3, r2
 8006550:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8006552:	4937      	ldr	r1, [pc, #220]	@ (8006630 <HAL_GPIO_Init+0x2f4>)
 8006554:	697b      	ldr	r3, [r7, #20]
 8006556:	089b      	lsrs	r3, r3, #2
 8006558:	3302      	adds	r3, #2
 800655a:	693a      	ldr	r2, [r7, #16]
 800655c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006560:	4b3a      	ldr	r3, [pc, #232]	@ (800664c <HAL_GPIO_Init+0x310>)
 8006562:	689b      	ldr	r3, [r3, #8]
 8006564:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	43db      	mvns	r3, r3
 800656a:	693a      	ldr	r2, [r7, #16]
 800656c:	4013      	ands	r3, r2
 800656e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006578:	2b00      	cmp	r3, #0
 800657a:	d003      	beq.n	8006584 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 800657c:	693a      	ldr	r2, [r7, #16]
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	4313      	orrs	r3, r2
 8006582:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8006584:	4a31      	ldr	r2, [pc, #196]	@ (800664c <HAL_GPIO_Init+0x310>)
 8006586:	693b      	ldr	r3, [r7, #16]
 8006588:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800658a:	4b30      	ldr	r3, [pc, #192]	@ (800664c <HAL_GPIO_Init+0x310>)
 800658c:	68db      	ldr	r3, [r3, #12]
 800658e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	43db      	mvns	r3, r3
 8006594:	693a      	ldr	r2, [r7, #16]
 8006596:	4013      	ands	r3, r2
 8006598:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d003      	beq.n	80065ae <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 80065a6:	693a      	ldr	r2, [r7, #16]
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	4313      	orrs	r3, r2
 80065ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80065ae:	4a27      	ldr	r2, [pc, #156]	@ (800664c <HAL_GPIO_Init+0x310>)
 80065b0:	693b      	ldr	r3, [r7, #16]
 80065b2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80065b4:	4b25      	ldr	r3, [pc, #148]	@ (800664c <HAL_GPIO_Init+0x310>)
 80065b6:	685b      	ldr	r3, [r3, #4]
 80065b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	43db      	mvns	r3, r3
 80065be:	693a      	ldr	r2, [r7, #16]
 80065c0:	4013      	ands	r3, r2
 80065c2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d003      	beq.n	80065d8 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80065d0:	693a      	ldr	r2, [r7, #16]
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	4313      	orrs	r3, r2
 80065d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80065d8:	4a1c      	ldr	r2, [pc, #112]	@ (800664c <HAL_GPIO_Init+0x310>)
 80065da:	693b      	ldr	r3, [r7, #16]
 80065dc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80065de:	4b1b      	ldr	r3, [pc, #108]	@ (800664c <HAL_GPIO_Init+0x310>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	43db      	mvns	r3, r3
 80065e8:	693a      	ldr	r2, [r7, #16]
 80065ea:	4013      	ands	r3, r2
 80065ec:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	685b      	ldr	r3, [r3, #4]
 80065f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d003      	beq.n	8006602 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 80065fa:	693a      	ldr	r2, [r7, #16]
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	4313      	orrs	r3, r2
 8006600:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8006602:	4a12      	ldr	r2, [pc, #72]	@ (800664c <HAL_GPIO_Init+0x310>)
 8006604:	693b      	ldr	r3, [r7, #16]
 8006606:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006608:	697b      	ldr	r3, [r7, #20]
 800660a:	3301      	adds	r3, #1
 800660c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	681a      	ldr	r2, [r3, #0]
 8006612:	697b      	ldr	r3, [r7, #20]
 8006614:	fa22 f303 	lsr.w	r3, r2, r3
 8006618:	2b00      	cmp	r3, #0
 800661a:	f47f ae97 	bne.w	800634c <HAL_GPIO_Init+0x10>
  }
}
 800661e:	bf00      	nop
 8006620:	bf00      	nop
 8006622:	371c      	adds	r7, #28
 8006624:	46bd      	mov	sp, r7
 8006626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662a:	4770      	bx	lr
 800662c:	40021000 	.word	0x40021000
 8006630:	40010000 	.word	0x40010000
 8006634:	48000400 	.word	0x48000400
 8006638:	48000800 	.word	0x48000800
 800663c:	48000c00 	.word	0x48000c00
 8006640:	48001000 	.word	0x48001000
 8006644:	48001400 	.word	0x48001400
 8006648:	48001800 	.word	0x48001800
 800664c:	40010400 	.word	0x40010400

08006650 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006650:	b480      	push	{r7}
 8006652:	b083      	sub	sp, #12
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
 8006658:	460b      	mov	r3, r1
 800665a:	807b      	strh	r3, [r7, #2]
 800665c:	4613      	mov	r3, r2
 800665e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006660:	787b      	ldrb	r3, [r7, #1]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d003      	beq.n	800666e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006666:	887a      	ldrh	r2, [r7, #2]
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800666c:	e002      	b.n	8006674 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800666e:	887a      	ldrh	r2, [r7, #2]
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006674:	bf00      	nop
 8006676:	370c      	adds	r7, #12
 8006678:	46bd      	mov	sp, r7
 800667a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667e:	4770      	bx	lr

08006680 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006680:	b580      	push	{r7, lr}
 8006682:	b082      	sub	sp, #8
 8006684:	af00      	add	r7, sp, #0
 8006686:	4603      	mov	r3, r0
 8006688:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800668a:	4b08      	ldr	r3, [pc, #32]	@ (80066ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800668c:	695a      	ldr	r2, [r3, #20]
 800668e:	88fb      	ldrh	r3, [r7, #6]
 8006690:	4013      	ands	r3, r2
 8006692:	2b00      	cmp	r3, #0
 8006694:	d006      	beq.n	80066a4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006696:	4a05      	ldr	r2, [pc, #20]	@ (80066ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006698:	88fb      	ldrh	r3, [r7, #6]
 800669a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800669c:	88fb      	ldrh	r3, [r7, #6]
 800669e:	4618      	mov	r0, r3
 80066a0:	f7fa fb26 	bl	8000cf0 <HAL_GPIO_EXTI_Callback>
  }
}
 80066a4:	bf00      	nop
 80066a6:	3708      	adds	r7, #8
 80066a8:	46bd      	mov	sp, r7
 80066aa:	bd80      	pop	{r7, pc}
 80066ac:	40010400 	.word	0x40010400

080066b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b082      	sub	sp, #8
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d101      	bne.n	80066c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80066be:	2301      	movs	r3, #1
 80066c0:	e081      	b.n	80067c6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80066c8:	b2db      	uxtb	r3, r3
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d106      	bne.n	80066dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2200      	movs	r2, #0
 80066d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80066d6:	6878      	ldr	r0, [r7, #4]
 80066d8:	f7fd f866 	bl	80037a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2224      	movs	r2, #36	@ 0x24
 80066e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	681a      	ldr	r2, [r3, #0]
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f022 0201 	bic.w	r2, r2, #1
 80066f2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	685a      	ldr	r2, [r3, #4]
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006700:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	689a      	ldr	r2, [r3, #8]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006710:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	68db      	ldr	r3, [r3, #12]
 8006716:	2b01      	cmp	r3, #1
 8006718:	d107      	bne.n	800672a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	689a      	ldr	r2, [r3, #8]
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006726:	609a      	str	r2, [r3, #8]
 8006728:	e006      	b.n	8006738 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	689a      	ldr	r2, [r3, #8]
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8006736:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	68db      	ldr	r3, [r3, #12]
 800673c:	2b02      	cmp	r3, #2
 800673e:	d104      	bne.n	800674a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006748:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	685b      	ldr	r3, [r3, #4]
 8006750:	687a      	ldr	r2, [r7, #4]
 8006752:	6812      	ldr	r2, [r2, #0]
 8006754:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006758:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800675c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	68da      	ldr	r2, [r3, #12]
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800676c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	691a      	ldr	r2, [r3, #16]
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	695b      	ldr	r3, [r3, #20]
 8006776:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	699b      	ldr	r3, [r3, #24]
 800677e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	430a      	orrs	r2, r1
 8006786:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	69d9      	ldr	r1, [r3, #28]
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6a1a      	ldr	r2, [r3, #32]
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	430a      	orrs	r2, r1
 8006796:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f042 0201 	orr.w	r2, r2, #1
 80067a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2200      	movs	r2, #0
 80067ac:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2220      	movs	r2, #32
 80067b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	2200      	movs	r2, #0
 80067ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2200      	movs	r2, #0
 80067c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80067c4:	2300      	movs	r3, #0
}
 80067c6:	4618      	mov	r0, r3
 80067c8:	3708      	adds	r7, #8
 80067ca:	46bd      	mov	sp, r7
 80067cc:	bd80      	pop	{r7, pc}
	...

080067d0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b088      	sub	sp, #32
 80067d4:	af02      	add	r7, sp, #8
 80067d6:	60f8      	str	r0, [r7, #12]
 80067d8:	607a      	str	r2, [r7, #4]
 80067da:	461a      	mov	r2, r3
 80067dc:	460b      	mov	r3, r1
 80067de:	817b      	strh	r3, [r7, #10]
 80067e0:	4613      	mov	r3, r2
 80067e2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80067ea:	b2db      	uxtb	r3, r3
 80067ec:	2b20      	cmp	r3, #32
 80067ee:	f040 80da 	bne.w	80069a6 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80067f8:	2b01      	cmp	r3, #1
 80067fa:	d101      	bne.n	8006800 <HAL_I2C_Master_Transmit+0x30>
 80067fc:	2302      	movs	r3, #2
 80067fe:	e0d3      	b.n	80069a8 <HAL_I2C_Master_Transmit+0x1d8>
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	2201      	movs	r2, #1
 8006804:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006808:	f7fd fe30 	bl	800446c <HAL_GetTick>
 800680c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800680e:	697b      	ldr	r3, [r7, #20]
 8006810:	9300      	str	r3, [sp, #0]
 8006812:	2319      	movs	r3, #25
 8006814:	2201      	movs	r2, #1
 8006816:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800681a:	68f8      	ldr	r0, [r7, #12]
 800681c:	f000 ff1b 	bl	8007656 <I2C_WaitOnFlagUntilTimeout>
 8006820:	4603      	mov	r3, r0
 8006822:	2b00      	cmp	r3, #0
 8006824:	d001      	beq.n	800682a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8006826:	2301      	movs	r3, #1
 8006828:	e0be      	b.n	80069a8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	2221      	movs	r2, #33	@ 0x21
 800682e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	2210      	movs	r2, #16
 8006836:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	2200      	movs	r2, #0
 800683e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	687a      	ldr	r2, [r7, #4]
 8006844:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	893a      	ldrh	r2, [r7, #8]
 800684a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2200      	movs	r2, #0
 8006850:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006856:	b29b      	uxth	r3, r3
 8006858:	2bff      	cmp	r3, #255	@ 0xff
 800685a:	d90e      	bls.n	800687a <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	22ff      	movs	r2, #255	@ 0xff
 8006860:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006866:	b2da      	uxtb	r2, r3
 8006868:	8979      	ldrh	r1, [r7, #10]
 800686a:	4b51      	ldr	r3, [pc, #324]	@ (80069b0 <HAL_I2C_Master_Transmit+0x1e0>)
 800686c:	9300      	str	r3, [sp, #0]
 800686e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006872:	68f8      	ldr	r0, [r7, #12]
 8006874:	f001 f92a 	bl	8007acc <I2C_TransferConfig>
 8006878:	e06c      	b.n	8006954 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800687e:	b29a      	uxth	r2, r3
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006888:	b2da      	uxtb	r2, r3
 800688a:	8979      	ldrh	r1, [r7, #10]
 800688c:	4b48      	ldr	r3, [pc, #288]	@ (80069b0 <HAL_I2C_Master_Transmit+0x1e0>)
 800688e:	9300      	str	r3, [sp, #0]
 8006890:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006894:	68f8      	ldr	r0, [r7, #12]
 8006896:	f001 f919 	bl	8007acc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800689a:	e05b      	b.n	8006954 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800689c:	697a      	ldr	r2, [r7, #20]
 800689e:	6a39      	ldr	r1, [r7, #32]
 80068a0:	68f8      	ldr	r0, [r7, #12]
 80068a2:	f000 ff27 	bl	80076f4 <I2C_WaitOnTXISFlagUntilTimeout>
 80068a6:	4603      	mov	r3, r0
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d001      	beq.n	80068b0 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80068ac:	2301      	movs	r3, #1
 80068ae:	e07b      	b.n	80069a8 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068b4:	781a      	ldrb	r2, [r3, #0]
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068c0:	1c5a      	adds	r2, r3, #1
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068ca:	b29b      	uxth	r3, r3
 80068cc:	3b01      	subs	r3, #1
 80068ce:	b29a      	uxth	r2, r3
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80068d8:	3b01      	subs	r3, #1
 80068da:	b29a      	uxth	r2, r3
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068e4:	b29b      	uxth	r3, r3
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d034      	beq.n	8006954 <HAL_I2C_Master_Transmit+0x184>
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d130      	bne.n	8006954 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80068f2:	697b      	ldr	r3, [r7, #20]
 80068f4:	9300      	str	r3, [sp, #0]
 80068f6:	6a3b      	ldr	r3, [r7, #32]
 80068f8:	2200      	movs	r2, #0
 80068fa:	2180      	movs	r1, #128	@ 0x80
 80068fc:	68f8      	ldr	r0, [r7, #12]
 80068fe:	f000 feaa 	bl	8007656 <I2C_WaitOnFlagUntilTimeout>
 8006902:	4603      	mov	r3, r0
 8006904:	2b00      	cmp	r3, #0
 8006906:	d001      	beq.n	800690c <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8006908:	2301      	movs	r3, #1
 800690a:	e04d      	b.n	80069a8 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006910:	b29b      	uxth	r3, r3
 8006912:	2bff      	cmp	r3, #255	@ 0xff
 8006914:	d90e      	bls.n	8006934 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	22ff      	movs	r2, #255	@ 0xff
 800691a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006920:	b2da      	uxtb	r2, r3
 8006922:	8979      	ldrh	r1, [r7, #10]
 8006924:	2300      	movs	r3, #0
 8006926:	9300      	str	r3, [sp, #0]
 8006928:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800692c:	68f8      	ldr	r0, [r7, #12]
 800692e:	f001 f8cd 	bl	8007acc <I2C_TransferConfig>
 8006932:	e00f      	b.n	8006954 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006938:	b29a      	uxth	r2, r3
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006942:	b2da      	uxtb	r2, r3
 8006944:	8979      	ldrh	r1, [r7, #10]
 8006946:	2300      	movs	r3, #0
 8006948:	9300      	str	r3, [sp, #0]
 800694a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800694e:	68f8      	ldr	r0, [r7, #12]
 8006950:	f001 f8bc 	bl	8007acc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006958:	b29b      	uxth	r3, r3
 800695a:	2b00      	cmp	r3, #0
 800695c:	d19e      	bne.n	800689c <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800695e:	697a      	ldr	r2, [r7, #20]
 8006960:	6a39      	ldr	r1, [r7, #32]
 8006962:	68f8      	ldr	r0, [r7, #12]
 8006964:	f000 ff0d 	bl	8007782 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006968:	4603      	mov	r3, r0
 800696a:	2b00      	cmp	r3, #0
 800696c:	d001      	beq.n	8006972 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800696e:	2301      	movs	r3, #1
 8006970:	e01a      	b.n	80069a8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	2220      	movs	r2, #32
 8006978:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	6859      	ldr	r1, [r3, #4]
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681a      	ldr	r2, [r3, #0]
 8006984:	4b0b      	ldr	r3, [pc, #44]	@ (80069b4 <HAL_I2C_Master_Transmit+0x1e4>)
 8006986:	400b      	ands	r3, r1
 8006988:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	2220      	movs	r2, #32
 800698e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	2200      	movs	r2, #0
 8006996:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	2200      	movs	r2, #0
 800699e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80069a2:	2300      	movs	r3, #0
 80069a4:	e000      	b.n	80069a8 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80069a6:	2302      	movs	r3, #2
  }
}
 80069a8:	4618      	mov	r0, r3
 80069aa:	3718      	adds	r7, #24
 80069ac:	46bd      	mov	sp, r7
 80069ae:	bd80      	pop	{r7, pc}
 80069b0:	80002000 	.word	0x80002000
 80069b4:	fe00e800 	.word	0xfe00e800

080069b8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b088      	sub	sp, #32
 80069bc:	af02      	add	r7, sp, #8
 80069be:	60f8      	str	r0, [r7, #12]
 80069c0:	607a      	str	r2, [r7, #4]
 80069c2:	461a      	mov	r2, r3
 80069c4:	460b      	mov	r3, r1
 80069c6:	817b      	strh	r3, [r7, #10]
 80069c8:	4613      	mov	r3, r2
 80069ca:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80069d2:	b2db      	uxtb	r3, r3
 80069d4:	2b20      	cmp	r3, #32
 80069d6:	f040 80db 	bne.w	8006b90 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80069e0:	2b01      	cmp	r3, #1
 80069e2:	d101      	bne.n	80069e8 <HAL_I2C_Master_Receive+0x30>
 80069e4:	2302      	movs	r3, #2
 80069e6:	e0d4      	b.n	8006b92 <HAL_I2C_Master_Receive+0x1da>
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	2201      	movs	r2, #1
 80069ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80069f0:	f7fd fd3c 	bl	800446c <HAL_GetTick>
 80069f4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80069f6:	697b      	ldr	r3, [r7, #20]
 80069f8:	9300      	str	r3, [sp, #0]
 80069fa:	2319      	movs	r3, #25
 80069fc:	2201      	movs	r2, #1
 80069fe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006a02:	68f8      	ldr	r0, [r7, #12]
 8006a04:	f000 fe27 	bl	8007656 <I2C_WaitOnFlagUntilTimeout>
 8006a08:	4603      	mov	r3, r0
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d001      	beq.n	8006a12 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8006a0e:	2301      	movs	r3, #1
 8006a10:	e0bf      	b.n	8006b92 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	2222      	movs	r2, #34	@ 0x22
 8006a16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	2210      	movs	r2, #16
 8006a1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	2200      	movs	r2, #0
 8006a26:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	687a      	ldr	r2, [r7, #4]
 8006a2c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	893a      	ldrh	r2, [r7, #8]
 8006a32:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	2200      	movs	r2, #0
 8006a38:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a3e:	b29b      	uxth	r3, r3
 8006a40:	2bff      	cmp	r3, #255	@ 0xff
 8006a42:	d90e      	bls.n	8006a62 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	22ff      	movs	r2, #255	@ 0xff
 8006a48:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a4e:	b2da      	uxtb	r2, r3
 8006a50:	8979      	ldrh	r1, [r7, #10]
 8006a52:	4b52      	ldr	r3, [pc, #328]	@ (8006b9c <HAL_I2C_Master_Receive+0x1e4>)
 8006a54:	9300      	str	r3, [sp, #0]
 8006a56:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006a5a:	68f8      	ldr	r0, [r7, #12]
 8006a5c:	f001 f836 	bl	8007acc <I2C_TransferConfig>
 8006a60:	e06d      	b.n	8006b3e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a66:	b29a      	uxth	r2, r3
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a70:	b2da      	uxtb	r2, r3
 8006a72:	8979      	ldrh	r1, [r7, #10]
 8006a74:	4b49      	ldr	r3, [pc, #292]	@ (8006b9c <HAL_I2C_Master_Receive+0x1e4>)
 8006a76:	9300      	str	r3, [sp, #0]
 8006a78:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006a7c:	68f8      	ldr	r0, [r7, #12]
 8006a7e:	f001 f825 	bl	8007acc <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8006a82:	e05c      	b.n	8006b3e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a84:	697a      	ldr	r2, [r7, #20]
 8006a86:	6a39      	ldr	r1, [r7, #32]
 8006a88:	68f8      	ldr	r0, [r7, #12]
 8006a8a:	f000 febd 	bl	8007808 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006a8e:	4603      	mov	r3, r0
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d001      	beq.n	8006a98 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8006a94:	2301      	movs	r3, #1
 8006a96:	e07c      	b.n	8006b92 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aa2:	b2d2      	uxtb	r2, r2
 8006aa4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aaa:	1c5a      	adds	r2, r3, #1
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ab4:	3b01      	subs	r3, #1
 8006ab6:	b29a      	uxth	r2, r3
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ac0:	b29b      	uxth	r3, r3
 8006ac2:	3b01      	subs	r3, #1
 8006ac4:	b29a      	uxth	r2, r3
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ace:	b29b      	uxth	r3, r3
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d034      	beq.n	8006b3e <HAL_I2C_Master_Receive+0x186>
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d130      	bne.n	8006b3e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006adc:	697b      	ldr	r3, [r7, #20]
 8006ade:	9300      	str	r3, [sp, #0]
 8006ae0:	6a3b      	ldr	r3, [r7, #32]
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	2180      	movs	r1, #128	@ 0x80
 8006ae6:	68f8      	ldr	r0, [r7, #12]
 8006ae8:	f000 fdb5 	bl	8007656 <I2C_WaitOnFlagUntilTimeout>
 8006aec:	4603      	mov	r3, r0
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d001      	beq.n	8006af6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8006af2:	2301      	movs	r3, #1
 8006af4:	e04d      	b.n	8006b92 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006afa:	b29b      	uxth	r3, r3
 8006afc:	2bff      	cmp	r3, #255	@ 0xff
 8006afe:	d90e      	bls.n	8006b1e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	22ff      	movs	r2, #255	@ 0xff
 8006b04:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b0a:	b2da      	uxtb	r2, r3
 8006b0c:	8979      	ldrh	r1, [r7, #10]
 8006b0e:	2300      	movs	r3, #0
 8006b10:	9300      	str	r3, [sp, #0]
 8006b12:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006b16:	68f8      	ldr	r0, [r7, #12]
 8006b18:	f000 ffd8 	bl	8007acc <I2C_TransferConfig>
 8006b1c:	e00f      	b.n	8006b3e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b22:	b29a      	uxth	r2, r3
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b2c:	b2da      	uxtb	r2, r3
 8006b2e:	8979      	ldrh	r1, [r7, #10]
 8006b30:	2300      	movs	r3, #0
 8006b32:	9300      	str	r3, [sp, #0]
 8006b34:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006b38:	68f8      	ldr	r0, [r7, #12]
 8006b3a:	f000 ffc7 	bl	8007acc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b42:	b29b      	uxth	r3, r3
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d19d      	bne.n	8006a84 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006b48:	697a      	ldr	r2, [r7, #20]
 8006b4a:	6a39      	ldr	r1, [r7, #32]
 8006b4c:	68f8      	ldr	r0, [r7, #12]
 8006b4e:	f000 fe18 	bl	8007782 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006b52:	4603      	mov	r3, r0
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d001      	beq.n	8006b5c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8006b58:	2301      	movs	r3, #1
 8006b5a:	e01a      	b.n	8006b92 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	2220      	movs	r2, #32
 8006b62:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	6859      	ldr	r1, [r3, #4]
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681a      	ldr	r2, [r3, #0]
 8006b6e:	4b0c      	ldr	r3, [pc, #48]	@ (8006ba0 <HAL_I2C_Master_Receive+0x1e8>)
 8006b70:	400b      	ands	r3, r1
 8006b72:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	2220      	movs	r2, #32
 8006b78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	2200      	movs	r2, #0
 8006b80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	2200      	movs	r2, #0
 8006b88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	e000      	b.n	8006b92 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8006b90:	2302      	movs	r3, #2
  }
}
 8006b92:	4618      	mov	r0, r3
 8006b94:	3718      	adds	r7, #24
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bd80      	pop	{r7, pc}
 8006b9a:	bf00      	nop
 8006b9c:	80002400 	.word	0x80002400
 8006ba0:	fe00e800 	.word	0xfe00e800

08006ba4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b084      	sub	sp, #16
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	699b      	ldr	r3, [r3, #24]
 8006bb2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d005      	beq.n	8006bd0 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006bc8:	68ba      	ldr	r2, [r7, #8]
 8006bca:	68f9      	ldr	r1, [r7, #12]
 8006bcc:	6878      	ldr	r0, [r7, #4]
 8006bce:	4798      	blx	r3
  }
}
 8006bd0:	bf00      	nop
 8006bd2:	3710      	adds	r7, #16
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	bd80      	pop	{r7, pc}

08006bd8 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	b086      	sub	sp, #24
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	699b      	ldr	r3, [r3, #24]
 8006be6:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8006bf0:	697b      	ldr	r3, [r7, #20]
 8006bf2:	0a1b      	lsrs	r3, r3, #8
 8006bf4:	f003 0301 	and.w	r3, r3, #1
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d010      	beq.n	8006c1e <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8006bfc:	693b      	ldr	r3, [r7, #16]
 8006bfe:	09db      	lsrs	r3, r3, #7
 8006c00:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d00a      	beq.n	8006c1e <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c0c:	f043 0201 	orr.w	r2, r3, #1
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006c1c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8006c1e:	697b      	ldr	r3, [r7, #20]
 8006c20:	0a9b      	lsrs	r3, r3, #10
 8006c22:	f003 0301 	and.w	r3, r3, #1
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d010      	beq.n	8006c4c <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8006c2a:	693b      	ldr	r3, [r7, #16]
 8006c2c:	09db      	lsrs	r3, r3, #7
 8006c2e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d00a      	beq.n	8006c4c <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c3a:	f043 0208 	orr.w	r2, r3, #8
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006c4a:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8006c4c:	697b      	ldr	r3, [r7, #20]
 8006c4e:	0a5b      	lsrs	r3, r3, #9
 8006c50:	f003 0301 	and.w	r3, r3, #1
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d010      	beq.n	8006c7a <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8006c58:	693b      	ldr	r3, [r7, #16]
 8006c5a:	09db      	lsrs	r3, r3, #7
 8006c5c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d00a      	beq.n	8006c7a <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c68:	f043 0202 	orr.w	r2, r3, #2
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006c78:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c7e:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	f003 030b 	and.w	r3, r3, #11
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d003      	beq.n	8006c92 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8006c8a:	68f9      	ldr	r1, [r7, #12]
 8006c8c:	6878      	ldr	r0, [r7, #4]
 8006c8e:	f000 fb89 	bl	80073a4 <I2C_ITError>
  }
}
 8006c92:	bf00      	nop
 8006c94:	3718      	adds	r7, #24
 8006c96:	46bd      	mov	sp, r7
 8006c98:	bd80      	pop	{r7, pc}

08006c9a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006c9a:	b480      	push	{r7}
 8006c9c:	b083      	sub	sp, #12
 8006c9e:	af00      	add	r7, sp, #0
 8006ca0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8006ca2:	bf00      	nop
 8006ca4:	370c      	adds	r7, #12
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cac:	4770      	bx	lr

08006cae <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006cae:	b480      	push	{r7}
 8006cb0:	b083      	sub	sp, #12
 8006cb2:	af00      	add	r7, sp, #0
 8006cb4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006cb6:	bf00      	nop
 8006cb8:	370c      	adds	r7, #12
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc0:	4770      	bx	lr

08006cc2 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006cc2:	b480      	push	{r7}
 8006cc4:	b083      	sub	sp, #12
 8006cc6:	af00      	add	r7, sp, #0
 8006cc8:	6078      	str	r0, [r7, #4]
 8006cca:	460b      	mov	r3, r1
 8006ccc:	70fb      	strb	r3, [r7, #3]
 8006cce:	4613      	mov	r3, r2
 8006cd0:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8006cd2:	bf00      	nop
 8006cd4:	370c      	adds	r7, #12
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cdc:	4770      	bx	lr

08006cde <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006cde:	b480      	push	{r7}
 8006ce0:	b083      	sub	sp, #12
 8006ce2:	af00      	add	r7, sp, #0
 8006ce4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8006ce6:	bf00      	nop
 8006ce8:	370c      	adds	r7, #12
 8006cea:	46bd      	mov	sp, r7
 8006cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf0:	4770      	bx	lr

08006cf2 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006cf2:	b480      	push	{r7}
 8006cf4:	b083      	sub	sp, #12
 8006cf6:	af00      	add	r7, sp, #0
 8006cf8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8006cfa:	bf00      	nop
 8006cfc:	370c      	adds	r7, #12
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d04:	4770      	bx	lr

08006d06 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006d06:	b480      	push	{r7}
 8006d08:	b083      	sub	sp, #12
 8006d0a:	af00      	add	r7, sp, #0
 8006d0c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006d0e:	bf00      	nop
 8006d10:	370c      	adds	r7, #12
 8006d12:	46bd      	mov	sp, r7
 8006d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d18:	4770      	bx	lr

08006d1a <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8006d1a:	b580      	push	{r7, lr}
 8006d1c:	b086      	sub	sp, #24
 8006d1e:	af00      	add	r7, sp, #0
 8006d20:	60f8      	str	r0, [r7, #12]
 8006d22:	60b9      	str	r1, [r7, #8]
 8006d24:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d2a:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006d36:	2b01      	cmp	r3, #1
 8006d38:	d101      	bne.n	8006d3e <I2C_Slave_ISR_IT+0x24>
 8006d3a:	2302      	movs	r3, #2
 8006d3c:	e0ec      	b.n	8006f18 <I2C_Slave_ISR_IT+0x1fe>
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	2201      	movs	r2, #1
 8006d42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006d46:	693b      	ldr	r3, [r7, #16]
 8006d48:	095b      	lsrs	r3, r3, #5
 8006d4a:	f003 0301 	and.w	r3, r3, #1
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d009      	beq.n	8006d66 <I2C_Slave_ISR_IT+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	095b      	lsrs	r3, r3, #5
 8006d56:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d003      	beq.n	8006d66 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8006d5e:	6939      	ldr	r1, [r7, #16]
 8006d60:	68f8      	ldr	r0, [r7, #12]
 8006d62:	f000 f9bf 	bl	80070e4 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006d66:	693b      	ldr	r3, [r7, #16]
 8006d68:	091b      	lsrs	r3, r3, #4
 8006d6a:	f003 0301 	and.w	r3, r3, #1
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d04d      	beq.n	8006e0e <I2C_Slave_ISR_IT+0xf4>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	091b      	lsrs	r3, r3, #4
 8006d76:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d047      	beq.n	8006e0e <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d82:	b29b      	uxth	r3, r3
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d128      	bne.n	8006dda <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d8e:	b2db      	uxtb	r3, r3
 8006d90:	2b28      	cmp	r3, #40	@ 0x28
 8006d92:	d108      	bne.n	8006da6 <I2C_Slave_ISR_IT+0x8c>
 8006d94:	697b      	ldr	r3, [r7, #20]
 8006d96:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006d9a:	d104      	bne.n	8006da6 <I2C_Slave_ISR_IT+0x8c>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8006d9c:	6939      	ldr	r1, [r7, #16]
 8006d9e:	68f8      	ldr	r0, [r7, #12]
 8006da0:	f000 faaa 	bl	80072f8 <I2C_ITListenCplt>
 8006da4:	e032      	b.n	8006e0c <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006dac:	b2db      	uxtb	r3, r3
 8006dae:	2b29      	cmp	r3, #41	@ 0x29
 8006db0:	d10e      	bne.n	8006dd0 <I2C_Slave_ISR_IT+0xb6>
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006db8:	d00a      	beq.n	8006dd0 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	2210      	movs	r2, #16
 8006dc0:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8006dc2:	68f8      	ldr	r0, [r7, #12]
 8006dc4:	f000 fc05 	bl	80075d2 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006dc8:	68f8      	ldr	r0, [r7, #12]
 8006dca:	f000 f92d 	bl	8007028 <I2C_ITSlaveSeqCplt>
 8006dce:	e01d      	b.n	8006e0c <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	2210      	movs	r2, #16
 8006dd6:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8006dd8:	e096      	b.n	8006f08 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	2210      	movs	r2, #16
 8006de0:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006de6:	f043 0204 	orr.w	r2, r3, #4
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d004      	beq.n	8006dfe <I2C_Slave_ISR_IT+0xe4>
 8006df4:	697b      	ldr	r3, [r7, #20]
 8006df6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006dfa:	f040 8085 	bne.w	8006f08 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e02:	4619      	mov	r1, r3
 8006e04:	68f8      	ldr	r0, [r7, #12]
 8006e06:	f000 facd 	bl	80073a4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8006e0a:	e07d      	b.n	8006f08 <I2C_Slave_ISR_IT+0x1ee>
 8006e0c:	e07c      	b.n	8006f08 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006e0e:	693b      	ldr	r3, [r7, #16]
 8006e10:	089b      	lsrs	r3, r3, #2
 8006e12:	f003 0301 	and.w	r3, r3, #1
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d030      	beq.n	8006e7c <I2C_Slave_ISR_IT+0x162>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	089b      	lsrs	r3, r3, #2
 8006e1e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d02a      	beq.n	8006e7c <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e2a:	b29b      	uxth	r3, r3
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d018      	beq.n	8006e62 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e3a:	b2d2      	uxtb	r2, r2
 8006e3c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e42:	1c5a      	adds	r2, r3, #1
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e4c:	3b01      	subs	r3, #1
 8006e4e:	b29a      	uxth	r2, r3
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e58:	b29b      	uxth	r3, r3
 8006e5a:	3b01      	subs	r3, #1
 8006e5c:	b29a      	uxth	r2, r3
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e66:	b29b      	uxth	r3, r3
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d14f      	bne.n	8006f0c <I2C_Slave_ISR_IT+0x1f2>
 8006e6c:	697b      	ldr	r3, [r7, #20]
 8006e6e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006e72:	d04b      	beq.n	8006f0c <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8006e74:	68f8      	ldr	r0, [r7, #12]
 8006e76:	f000 f8d7 	bl	8007028 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8006e7a:	e047      	b.n	8006f0c <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006e7c:	693b      	ldr	r3, [r7, #16]
 8006e7e:	08db      	lsrs	r3, r3, #3
 8006e80:	f003 0301 	and.w	r3, r3, #1
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d00a      	beq.n	8006e9e <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	08db      	lsrs	r3, r3, #3
 8006e8c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d004      	beq.n	8006e9e <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8006e94:	6939      	ldr	r1, [r7, #16]
 8006e96:	68f8      	ldr	r0, [r7, #12]
 8006e98:	f000 f842 	bl	8006f20 <I2C_ITAddrCplt>
 8006e9c:	e037      	b.n	8006f0e <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006e9e:	693b      	ldr	r3, [r7, #16]
 8006ea0:	085b      	lsrs	r3, r3, #1
 8006ea2:	f003 0301 	and.w	r3, r3, #1
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d031      	beq.n	8006f0e <I2C_Slave_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	085b      	lsrs	r3, r3, #1
 8006eae:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d02b      	beq.n	8006f0e <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006eba:	b29b      	uxth	r3, r3
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d018      	beq.n	8006ef2 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ec4:	781a      	ldrb	r2, [r3, #0]
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ed0:	1c5a      	adds	r2, r3, #1
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006eda:	b29b      	uxth	r3, r3
 8006edc:	3b01      	subs	r3, #1
 8006ede:	b29a      	uxth	r2, r3
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ee8:	3b01      	subs	r3, #1
 8006eea:	b29a      	uxth	r2, r3
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	851a      	strh	r2, [r3, #40]	@ 0x28
 8006ef0:	e00d      	b.n	8006f0e <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8006ef2:	697b      	ldr	r3, [r7, #20]
 8006ef4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006ef8:	d002      	beq.n	8006f00 <I2C_Slave_ISR_IT+0x1e6>
 8006efa:	697b      	ldr	r3, [r7, #20]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d106      	bne.n	8006f0e <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006f00:	68f8      	ldr	r0, [r7, #12]
 8006f02:	f000 f891 	bl	8007028 <I2C_ITSlaveSeqCplt>
 8006f06:	e002      	b.n	8006f0e <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8006f08:	bf00      	nop
 8006f0a:	e000      	b.n	8006f0e <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 8006f0c:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	2200      	movs	r2, #0
 8006f12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006f16:	2300      	movs	r3, #0
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	3718      	adds	r7, #24
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bd80      	pop	{r7, pc}

08006f20 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b084      	sub	sp, #16
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
 8006f28:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f30:	b2db      	uxtb	r3, r3
 8006f32:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006f36:	2b28      	cmp	r3, #40	@ 0x28
 8006f38:	d16a      	bne.n	8007010 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	699b      	ldr	r3, [r3, #24]
 8006f40:	0c1b      	lsrs	r3, r3, #16
 8006f42:	b2db      	uxtb	r3, r3
 8006f44:	f003 0301 	and.w	r3, r3, #1
 8006f48:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	699b      	ldr	r3, [r3, #24]
 8006f50:	0c1b      	lsrs	r3, r3, #16
 8006f52:	b29b      	uxth	r3, r3
 8006f54:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8006f58:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	689b      	ldr	r3, [r3, #8]
 8006f60:	b29b      	uxth	r3, r3
 8006f62:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006f66:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	68db      	ldr	r3, [r3, #12]
 8006f6e:	b29b      	uxth	r3, r3
 8006f70:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8006f74:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	68db      	ldr	r3, [r3, #12]
 8006f7a:	2b02      	cmp	r3, #2
 8006f7c:	d138      	bne.n	8006ff0 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8006f7e:	897b      	ldrh	r3, [r7, #10]
 8006f80:	09db      	lsrs	r3, r3, #7
 8006f82:	b29a      	uxth	r2, r3
 8006f84:	89bb      	ldrh	r3, [r7, #12]
 8006f86:	4053      	eors	r3, r2
 8006f88:	b29b      	uxth	r3, r3
 8006f8a:	f003 0306 	and.w	r3, r3, #6
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d11c      	bne.n	8006fcc <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8006f92:	897b      	ldrh	r3, [r7, #10]
 8006f94:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f9a:	1c5a      	adds	r2, r3, #1
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006fa4:	2b02      	cmp	r3, #2
 8006fa6:	d13b      	bne.n	8007020 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2200      	movs	r2, #0
 8006fac:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	2208      	movs	r2, #8
 8006fb4:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006fbe:	89ba      	ldrh	r2, [r7, #12]
 8006fc0:	7bfb      	ldrb	r3, [r7, #15]
 8006fc2:	4619      	mov	r1, r3
 8006fc4:	6878      	ldr	r0, [r7, #4]
 8006fc6:	f7ff fe7c 	bl	8006cc2 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006fca:	e029      	b.n	8007020 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8006fcc:	893b      	ldrh	r3, [r7, #8]
 8006fce:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006fd0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006fd4:	6878      	ldr	r0, [r7, #4]
 8006fd6:	f000 fdab 	bl	8007b30 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006fe2:	89ba      	ldrh	r2, [r7, #12]
 8006fe4:	7bfb      	ldrb	r3, [r7, #15]
 8006fe6:	4619      	mov	r1, r3
 8006fe8:	6878      	ldr	r0, [r7, #4]
 8006fea:	f7ff fe6a 	bl	8006cc2 <HAL_I2C_AddrCallback>
}
 8006fee:	e017      	b.n	8007020 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006ff0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006ff4:	6878      	ldr	r0, [r7, #4]
 8006ff6:	f000 fd9b 	bl	8007b30 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007002:	89ba      	ldrh	r2, [r7, #12]
 8007004:	7bfb      	ldrb	r3, [r7, #15]
 8007006:	4619      	mov	r1, r3
 8007008:	6878      	ldr	r0, [r7, #4]
 800700a:	f7ff fe5a 	bl	8006cc2 <HAL_I2C_AddrCallback>
}
 800700e:	e007      	b.n	8007020 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	2208      	movs	r2, #8
 8007016:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2200      	movs	r2, #0
 800701c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8007020:	bf00      	nop
 8007022:	3710      	adds	r7, #16
 8007024:	46bd      	mov	sp, r7
 8007026:	bd80      	pop	{r7, pc}

08007028 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b084      	sub	sp, #16
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2200      	movs	r2, #0
 800703c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	0b9b      	lsrs	r3, r3, #14
 8007044:	f003 0301 	and.w	r3, r3, #1
 8007048:	2b00      	cmp	r3, #0
 800704a:	d008      	beq.n	800705e <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	681a      	ldr	r2, [r3, #0]
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800705a:	601a      	str	r2, [r3, #0]
 800705c:	e00d      	b.n	800707a <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	0bdb      	lsrs	r3, r3, #15
 8007062:	f003 0301 	and.w	r3, r3, #1
 8007066:	2b00      	cmp	r3, #0
 8007068:	d007      	beq.n	800707a <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	681a      	ldr	r2, [r3, #0]
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007078:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007080:	b2db      	uxtb	r3, r3
 8007082:	2b29      	cmp	r3, #41	@ 0x29
 8007084:	d112      	bne.n	80070ac <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	2228      	movs	r2, #40	@ 0x28
 800708a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2221      	movs	r2, #33	@ 0x21
 8007092:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007094:	2101      	movs	r1, #1
 8007096:	6878      	ldr	r0, [r7, #4]
 8007098:	f000 fd4a 	bl	8007b30 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2200      	movs	r2, #0
 80070a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80070a4:	6878      	ldr	r0, [r7, #4]
 80070a6:	f7ff fdf8 	bl	8006c9a <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80070aa:	e017      	b.n	80070dc <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80070b2:	b2db      	uxtb	r3, r3
 80070b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80070b6:	d111      	bne.n	80070dc <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2228      	movs	r2, #40	@ 0x28
 80070bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2222      	movs	r2, #34	@ 0x22
 80070c4:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80070c6:	2102      	movs	r1, #2
 80070c8:	6878      	ldr	r0, [r7, #4]
 80070ca:	f000 fd31 	bl	8007b30 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2200      	movs	r2, #0
 80070d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80070d6:	6878      	ldr	r0, [r7, #4]
 80070d8:	f7ff fde9 	bl	8006cae <HAL_I2C_SlaveRxCpltCallback>
}
 80070dc:	bf00      	nop
 80070de:	3710      	adds	r7, #16
 80070e0:	46bd      	mov	sp, r7
 80070e2:	bd80      	pop	{r7, pc}

080070e4 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b086      	sub	sp, #24
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
 80070ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80070f6:	683b      	ldr	r3, [r7, #0]
 80070f8:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007100:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	2220      	movs	r2, #32
 8007108:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800710a:	7bfb      	ldrb	r3, [r7, #15]
 800710c:	2b21      	cmp	r3, #33	@ 0x21
 800710e:	d002      	beq.n	8007116 <I2C_ITSlaveCplt+0x32>
 8007110:	7bfb      	ldrb	r3, [r7, #15]
 8007112:	2b29      	cmp	r3, #41	@ 0x29
 8007114:	d108      	bne.n	8007128 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8007116:	f248 0101 	movw	r1, #32769	@ 0x8001
 800711a:	6878      	ldr	r0, [r7, #4]
 800711c:	f000 fd08 	bl	8007b30 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2221      	movs	r2, #33	@ 0x21
 8007124:	631a      	str	r2, [r3, #48]	@ 0x30
 8007126:	e00d      	b.n	8007144 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007128:	7bfb      	ldrb	r3, [r7, #15]
 800712a:	2b22      	cmp	r3, #34	@ 0x22
 800712c:	d002      	beq.n	8007134 <I2C_ITSlaveCplt+0x50>
 800712e:	7bfb      	ldrb	r3, [r7, #15]
 8007130:	2b2a      	cmp	r3, #42	@ 0x2a
 8007132:	d107      	bne.n	8007144 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8007134:	f248 0102 	movw	r1, #32770	@ 0x8002
 8007138:	6878      	ldr	r0, [r7, #4]
 800713a:	f000 fcf9 	bl	8007b30 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2222      	movs	r2, #34	@ 0x22
 8007142:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	685a      	ldr	r2, [r3, #4]
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007152:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	6859      	ldr	r1, [r3, #4]
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681a      	ldr	r2, [r3, #0]
 800715e:	4b64      	ldr	r3, [pc, #400]	@ (80072f0 <I2C_ITSlaveCplt+0x20c>)
 8007160:	400b      	ands	r3, r1
 8007162:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8007164:	6878      	ldr	r0, [r7, #4]
 8007166:	f000 fa34 	bl	80075d2 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800716a:	693b      	ldr	r3, [r7, #16]
 800716c:	0b9b      	lsrs	r3, r3, #14
 800716e:	f003 0301 	and.w	r3, r3, #1
 8007172:	2b00      	cmp	r3, #0
 8007174:	d013      	beq.n	800719e <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	681a      	ldr	r2, [r3, #0]
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007184:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800718a:	2b00      	cmp	r3, #0
 800718c:	d020      	beq.n	80071d0 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	685b      	ldr	r3, [r3, #4]
 8007196:	b29a      	uxth	r2, r3
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800719c:	e018      	b.n	80071d0 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800719e:	693b      	ldr	r3, [r7, #16]
 80071a0:	0bdb      	lsrs	r3, r3, #15
 80071a2:	f003 0301 	and.w	r3, r3, #1
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d012      	beq.n	80071d0 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	681a      	ldr	r2, [r3, #0]
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80071b8:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d006      	beq.n	80071d0 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	685b      	ldr	r3, [r3, #4]
 80071ca:	b29a      	uxth	r2, r3
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80071d0:	697b      	ldr	r3, [r7, #20]
 80071d2:	089b      	lsrs	r3, r3, #2
 80071d4:	f003 0301 	and.w	r3, r3, #1
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d020      	beq.n	800721e <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80071dc:	697b      	ldr	r3, [r7, #20]
 80071de:	f023 0304 	bic.w	r3, r3, #4
 80071e2:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071ee:	b2d2      	uxtb	r2, r2
 80071f0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071f6:	1c5a      	adds	r2, r3, #1
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007200:	2b00      	cmp	r3, #0
 8007202:	d00c      	beq.n	800721e <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007208:	3b01      	subs	r3, #1
 800720a:	b29a      	uxth	r2, r3
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007214:	b29b      	uxth	r3, r3
 8007216:	3b01      	subs	r3, #1
 8007218:	b29a      	uxth	r2, r3
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007222:	b29b      	uxth	r3, r3
 8007224:	2b00      	cmp	r3, #0
 8007226:	d005      	beq.n	8007234 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800722c:	f043 0204 	orr.w	r2, r3, #4
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2200      	movs	r2, #0
 8007238:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2200      	movs	r2, #0
 8007240:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007246:	2b00      	cmp	r3, #0
 8007248:	d010      	beq.n	800726c <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800724e:	4619      	mov	r1, r3
 8007250:	6878      	ldr	r0, [r7, #4]
 8007252:	f000 f8a7 	bl	80073a4 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800725c:	b2db      	uxtb	r3, r3
 800725e:	2b28      	cmp	r3, #40	@ 0x28
 8007260:	d141      	bne.n	80072e6 <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8007262:	6979      	ldr	r1, [r7, #20]
 8007264:	6878      	ldr	r0, [r7, #4]
 8007266:	f000 f847 	bl	80072f8 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800726a:	e03c      	b.n	80072e6 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007270:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007274:	d014      	beq.n	80072a0 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 8007276:	6878      	ldr	r0, [r7, #4]
 8007278:	f7ff fed6 	bl	8007028 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	4a1d      	ldr	r2, [pc, #116]	@ (80072f4 <I2C_ITSlaveCplt+0x210>)
 8007280:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2220      	movs	r2, #32
 8007286:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2200      	movs	r2, #0
 800728e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2200      	movs	r2, #0
 8007294:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8007298:	6878      	ldr	r0, [r7, #4]
 800729a:	f7ff fd20 	bl	8006cde <HAL_I2C_ListenCpltCallback>
}
 800729e:	e022      	b.n	80072e6 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80072a6:	b2db      	uxtb	r3, r3
 80072a8:	2b22      	cmp	r3, #34	@ 0x22
 80072aa:	d10e      	bne.n	80072ca <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2220      	movs	r2, #32
 80072b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2200      	movs	r2, #0
 80072b8:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	2200      	movs	r2, #0
 80072be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80072c2:	6878      	ldr	r0, [r7, #4]
 80072c4:	f7ff fcf3 	bl	8006cae <HAL_I2C_SlaveRxCpltCallback>
}
 80072c8:	e00d      	b.n	80072e6 <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2220      	movs	r2, #32
 80072ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2200      	movs	r2, #0
 80072d6:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2200      	movs	r2, #0
 80072dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80072e0:	6878      	ldr	r0, [r7, #4]
 80072e2:	f7ff fcda 	bl	8006c9a <HAL_I2C_SlaveTxCpltCallback>
}
 80072e6:	bf00      	nop
 80072e8:	3718      	adds	r7, #24
 80072ea:	46bd      	mov	sp, r7
 80072ec:	bd80      	pop	{r7, pc}
 80072ee:	bf00      	nop
 80072f0:	fe00e800 	.word	0xfe00e800
 80072f4:	ffff0000 	.word	0xffff0000

080072f8 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b082      	sub	sp, #8
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
 8007300:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	4a26      	ldr	r2, [pc, #152]	@ (80073a0 <I2C_ITListenCplt+0xa8>)
 8007306:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2200      	movs	r2, #0
 800730c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2220      	movs	r2, #32
 8007312:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	2200      	movs	r2, #0
 800731a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	2200      	movs	r2, #0
 8007322:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	089b      	lsrs	r3, r3, #2
 8007328:	f003 0301 	and.w	r3, r3, #1
 800732c:	2b00      	cmp	r3, #0
 800732e:	d022      	beq.n	8007376 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800733a:	b2d2      	uxtb	r2, r2
 800733c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007342:	1c5a      	adds	r2, r3, #1
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800734c:	2b00      	cmp	r3, #0
 800734e:	d012      	beq.n	8007376 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007354:	3b01      	subs	r3, #1
 8007356:	b29a      	uxth	r2, r3
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007360:	b29b      	uxth	r3, r3
 8007362:	3b01      	subs	r3, #1
 8007364:	b29a      	uxth	r2, r3
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800736e:	f043 0204 	orr.w	r2, r3, #4
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007376:	f248 0103 	movw	r1, #32771	@ 0x8003
 800737a:	6878      	ldr	r0, [r7, #4]
 800737c:	f000 fbd8 	bl	8007b30 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	2210      	movs	r2, #16
 8007386:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2200      	movs	r2, #0
 800738c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8007390:	6878      	ldr	r0, [r7, #4]
 8007392:	f7ff fca4 	bl	8006cde <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8007396:	bf00      	nop
 8007398:	3708      	adds	r7, #8
 800739a:	46bd      	mov	sp, r7
 800739c:	bd80      	pop	{r7, pc}
 800739e:	bf00      	nop
 80073a0:	ffff0000 	.word	0xffff0000

080073a4 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b084      	sub	sp, #16
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
 80073ac:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80073b4:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2200      	movs	r2, #0
 80073ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	4a6d      	ldr	r2, [pc, #436]	@ (8007578 <I2C_ITError+0x1d4>)
 80073c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2200      	movs	r2, #0
 80073c8:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	431a      	orrs	r2, r3
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80073d6:	7bfb      	ldrb	r3, [r7, #15]
 80073d8:	2b28      	cmp	r3, #40	@ 0x28
 80073da:	d005      	beq.n	80073e8 <I2C_ITError+0x44>
 80073dc:	7bfb      	ldrb	r3, [r7, #15]
 80073de:	2b29      	cmp	r3, #41	@ 0x29
 80073e0:	d002      	beq.n	80073e8 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80073e2:	7bfb      	ldrb	r3, [r7, #15]
 80073e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80073e6:	d10b      	bne.n	8007400 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80073e8:	2103      	movs	r1, #3
 80073ea:	6878      	ldr	r0, [r7, #4]
 80073ec:	f000 fba0 	bl	8007b30 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2228      	movs	r2, #40	@ 0x28
 80073f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	4a60      	ldr	r2, [pc, #384]	@ (800757c <I2C_ITError+0x1d8>)
 80073fc:	635a      	str	r2, [r3, #52]	@ 0x34
 80073fe:	e030      	b.n	8007462 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007400:	f248 0103 	movw	r1, #32771	@ 0x8003
 8007404:	6878      	ldr	r0, [r7, #4]
 8007406:	f000 fb93 	bl	8007b30 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800740a:	6878      	ldr	r0, [r7, #4]
 800740c:	f000 f8e1 	bl	80075d2 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007416:	b2db      	uxtb	r3, r3
 8007418:	2b60      	cmp	r3, #96	@ 0x60
 800741a:	d01f      	beq.n	800745c <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2220      	movs	r2, #32
 8007420:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	699b      	ldr	r3, [r3, #24]
 800742a:	f003 0320 	and.w	r3, r3, #32
 800742e:	2b20      	cmp	r3, #32
 8007430:	d114      	bne.n	800745c <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	699b      	ldr	r3, [r3, #24]
 8007438:	f003 0310 	and.w	r3, r3, #16
 800743c:	2b10      	cmp	r3, #16
 800743e:	d109      	bne.n	8007454 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	2210      	movs	r2, #16
 8007446:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800744c:	f043 0204 	orr.w	r2, r3, #4
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	2220      	movs	r2, #32
 800745a:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2200      	movs	r2, #0
 8007460:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007466:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800746c:	2b00      	cmp	r3, #0
 800746e:	d039      	beq.n	80074e4 <I2C_ITError+0x140>
 8007470:	68bb      	ldr	r3, [r7, #8]
 8007472:	2b11      	cmp	r3, #17
 8007474:	d002      	beq.n	800747c <I2C_ITError+0xd8>
 8007476:	68bb      	ldr	r3, [r7, #8]
 8007478:	2b21      	cmp	r3, #33	@ 0x21
 800747a:	d133      	bne.n	80074e4 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007486:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800748a:	d107      	bne.n	800749c <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	681a      	ldr	r2, [r3, #0]
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800749a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074a0:	4618      	mov	r0, r3
 80074a2:	f7fe fed3 	bl	800624c <HAL_DMA_GetState>
 80074a6:	4603      	mov	r3, r0
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	d017      	beq.n	80074dc <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074b0:	4a33      	ldr	r2, [pc, #204]	@ (8007580 <I2C_ITError+0x1dc>)
 80074b2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2200      	movs	r2, #0
 80074b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074c0:	4618      	mov	r0, r3
 80074c2:	f7fe fde2 	bl	800608a <HAL_DMA_Abort_IT>
 80074c6:	4603      	mov	r3, r0
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d04d      	beq.n	8007568 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80074d2:	687a      	ldr	r2, [r7, #4]
 80074d4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80074d6:	4610      	mov	r0, r2
 80074d8:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80074da:	e045      	b.n	8007568 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80074dc:	6878      	ldr	r0, [r7, #4]
 80074de:	f000 f851 	bl	8007584 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80074e2:	e041      	b.n	8007568 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d039      	beq.n	8007560 <I2C_ITError+0x1bc>
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	2b12      	cmp	r3, #18
 80074f0:	d002      	beq.n	80074f8 <I2C_ITError+0x154>
 80074f2:	68bb      	ldr	r3, [r7, #8]
 80074f4:	2b22      	cmp	r3, #34	@ 0x22
 80074f6:	d133      	bne.n	8007560 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007502:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007506:	d107      	bne.n	8007518 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	681a      	ldr	r2, [r3, #0]
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007516:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800751c:	4618      	mov	r0, r3
 800751e:	f7fe fe95 	bl	800624c <HAL_DMA_GetState>
 8007522:	4603      	mov	r3, r0
 8007524:	2b01      	cmp	r3, #1
 8007526:	d017      	beq.n	8007558 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800752c:	4a14      	ldr	r2, [pc, #80]	@ (8007580 <I2C_ITError+0x1dc>)
 800752e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2200      	movs	r2, #0
 8007534:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800753c:	4618      	mov	r0, r3
 800753e:	f7fe fda4 	bl	800608a <HAL_DMA_Abort_IT>
 8007542:	4603      	mov	r3, r0
 8007544:	2b00      	cmp	r3, #0
 8007546:	d011      	beq.n	800756c <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800754c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800754e:	687a      	ldr	r2, [r7, #4]
 8007550:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007552:	4610      	mov	r0, r2
 8007554:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007556:	e009      	b.n	800756c <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8007558:	6878      	ldr	r0, [r7, #4]
 800755a:	f000 f813 	bl	8007584 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800755e:	e005      	b.n	800756c <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8007560:	6878      	ldr	r0, [r7, #4]
 8007562:	f000 f80f 	bl	8007584 <I2C_TreatErrorCallback>
  }
}
 8007566:	e002      	b.n	800756e <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007568:	bf00      	nop
 800756a:	e000      	b.n	800756e <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800756c:	bf00      	nop
}
 800756e:	bf00      	nop
 8007570:	3710      	adds	r7, #16
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}
 8007576:	bf00      	nop
 8007578:	ffff0000 	.word	0xffff0000
 800757c:	08006d1b 	.word	0x08006d1b
 8007580:	0800761b 	.word	0x0800761b

08007584 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007584:	b580      	push	{r7, lr}
 8007586:	b082      	sub	sp, #8
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007592:	b2db      	uxtb	r3, r3
 8007594:	2b60      	cmp	r3, #96	@ 0x60
 8007596:	d10e      	bne.n	80075b6 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2220      	movs	r2, #32
 800759c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2200      	movs	r2, #0
 80075a4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	2200      	movs	r2, #0
 80075aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f7ff fba9 	bl	8006d06 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80075b4:	e009      	b.n	80075ca <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2200      	movs	r2, #0
 80075ba:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2200      	movs	r2, #0
 80075c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80075c4:	6878      	ldr	r0, [r7, #4]
 80075c6:	f7ff fb94 	bl	8006cf2 <HAL_I2C_ErrorCallback>
}
 80075ca:	bf00      	nop
 80075cc:	3708      	adds	r7, #8
 80075ce:	46bd      	mov	sp, r7
 80075d0:	bd80      	pop	{r7, pc}

080075d2 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80075d2:	b480      	push	{r7}
 80075d4:	b083      	sub	sp, #12
 80075d6:	af00      	add	r7, sp, #0
 80075d8:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	699b      	ldr	r3, [r3, #24]
 80075e0:	f003 0302 	and.w	r3, r3, #2
 80075e4:	2b02      	cmp	r3, #2
 80075e6:	d103      	bne.n	80075f0 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	2200      	movs	r2, #0
 80075ee:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	699b      	ldr	r3, [r3, #24]
 80075f6:	f003 0301 	and.w	r3, r3, #1
 80075fa:	2b01      	cmp	r3, #1
 80075fc:	d007      	beq.n	800760e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	699a      	ldr	r2, [r3, #24]
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f042 0201 	orr.w	r2, r2, #1
 800760c:	619a      	str	r2, [r3, #24]
  }
}
 800760e:	bf00      	nop
 8007610:	370c      	adds	r7, #12
 8007612:	46bd      	mov	sp, r7
 8007614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007618:	4770      	bx	lr

0800761a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800761a:	b580      	push	{r7, lr}
 800761c:	b084      	sub	sp, #16
 800761e:	af00      	add	r7, sp, #0
 8007620:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007626:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800762c:	2b00      	cmp	r3, #0
 800762e:	d003      	beq.n	8007638 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007634:	2200      	movs	r2, #0
 8007636:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800763c:	2b00      	cmp	r3, #0
 800763e:	d003      	beq.n	8007648 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007644:	2200      	movs	r2, #0
 8007646:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 8007648:	68f8      	ldr	r0, [r7, #12]
 800764a:	f7ff ff9b 	bl	8007584 <I2C_TreatErrorCallback>
}
 800764e:	bf00      	nop
 8007650:	3710      	adds	r7, #16
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}

08007656 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007656:	b580      	push	{r7, lr}
 8007658:	b084      	sub	sp, #16
 800765a:	af00      	add	r7, sp, #0
 800765c:	60f8      	str	r0, [r7, #12]
 800765e:	60b9      	str	r1, [r7, #8]
 8007660:	603b      	str	r3, [r7, #0]
 8007662:	4613      	mov	r3, r2
 8007664:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007666:	e031      	b.n	80076cc <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800766e:	d02d      	beq.n	80076cc <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007670:	f7fc fefc 	bl	800446c <HAL_GetTick>
 8007674:	4602      	mov	r2, r0
 8007676:	69bb      	ldr	r3, [r7, #24]
 8007678:	1ad3      	subs	r3, r2, r3
 800767a:	683a      	ldr	r2, [r7, #0]
 800767c:	429a      	cmp	r2, r3
 800767e:	d302      	bcc.n	8007686 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d122      	bne.n	80076cc <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	699a      	ldr	r2, [r3, #24]
 800768c:	68bb      	ldr	r3, [r7, #8]
 800768e:	4013      	ands	r3, r2
 8007690:	68ba      	ldr	r2, [r7, #8]
 8007692:	429a      	cmp	r2, r3
 8007694:	bf0c      	ite	eq
 8007696:	2301      	moveq	r3, #1
 8007698:	2300      	movne	r3, #0
 800769a:	b2db      	uxtb	r3, r3
 800769c:	461a      	mov	r2, r3
 800769e:	79fb      	ldrb	r3, [r7, #7]
 80076a0:	429a      	cmp	r2, r3
 80076a2:	d113      	bne.n	80076cc <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076a8:	f043 0220 	orr.w	r2, r3, #32
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	2220      	movs	r2, #32
 80076b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	2200      	movs	r2, #0
 80076bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	2200      	movs	r2, #0
 80076c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80076c8:	2301      	movs	r3, #1
 80076ca:	e00f      	b.n	80076ec <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	699a      	ldr	r2, [r3, #24]
 80076d2:	68bb      	ldr	r3, [r7, #8]
 80076d4:	4013      	ands	r3, r2
 80076d6:	68ba      	ldr	r2, [r7, #8]
 80076d8:	429a      	cmp	r2, r3
 80076da:	bf0c      	ite	eq
 80076dc:	2301      	moveq	r3, #1
 80076de:	2300      	movne	r3, #0
 80076e0:	b2db      	uxtb	r3, r3
 80076e2:	461a      	mov	r2, r3
 80076e4:	79fb      	ldrb	r3, [r7, #7]
 80076e6:	429a      	cmp	r2, r3
 80076e8:	d0be      	beq.n	8007668 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80076ea:	2300      	movs	r3, #0
}
 80076ec:	4618      	mov	r0, r3
 80076ee:	3710      	adds	r7, #16
 80076f0:	46bd      	mov	sp, r7
 80076f2:	bd80      	pop	{r7, pc}

080076f4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b084      	sub	sp, #16
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	60f8      	str	r0, [r7, #12]
 80076fc:	60b9      	str	r1, [r7, #8]
 80076fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007700:	e033      	b.n	800776a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007702:	687a      	ldr	r2, [r7, #4]
 8007704:	68b9      	ldr	r1, [r7, #8]
 8007706:	68f8      	ldr	r0, [r7, #12]
 8007708:	f000 f900 	bl	800790c <I2C_IsErrorOccurred>
 800770c:	4603      	mov	r3, r0
 800770e:	2b00      	cmp	r3, #0
 8007710:	d001      	beq.n	8007716 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007712:	2301      	movs	r3, #1
 8007714:	e031      	b.n	800777a <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007716:	68bb      	ldr	r3, [r7, #8]
 8007718:	f1b3 3fff 	cmp.w	r3, #4294967295
 800771c:	d025      	beq.n	800776a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800771e:	f7fc fea5 	bl	800446c <HAL_GetTick>
 8007722:	4602      	mov	r2, r0
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	1ad3      	subs	r3, r2, r3
 8007728:	68ba      	ldr	r2, [r7, #8]
 800772a:	429a      	cmp	r2, r3
 800772c:	d302      	bcc.n	8007734 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d11a      	bne.n	800776a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	699b      	ldr	r3, [r3, #24]
 800773a:	f003 0302 	and.w	r3, r3, #2
 800773e:	2b02      	cmp	r3, #2
 8007740:	d013      	beq.n	800776a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007746:	f043 0220 	orr.w	r2, r3, #32
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	2220      	movs	r2, #32
 8007752:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	2200      	movs	r2, #0
 800775a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	2200      	movs	r2, #0
 8007762:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007766:	2301      	movs	r3, #1
 8007768:	e007      	b.n	800777a <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	699b      	ldr	r3, [r3, #24]
 8007770:	f003 0302 	and.w	r3, r3, #2
 8007774:	2b02      	cmp	r3, #2
 8007776:	d1c4      	bne.n	8007702 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007778:	2300      	movs	r3, #0
}
 800777a:	4618      	mov	r0, r3
 800777c:	3710      	adds	r7, #16
 800777e:	46bd      	mov	sp, r7
 8007780:	bd80      	pop	{r7, pc}

08007782 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007782:	b580      	push	{r7, lr}
 8007784:	b084      	sub	sp, #16
 8007786:	af00      	add	r7, sp, #0
 8007788:	60f8      	str	r0, [r7, #12]
 800778a:	60b9      	str	r1, [r7, #8]
 800778c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800778e:	e02f      	b.n	80077f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007790:	687a      	ldr	r2, [r7, #4]
 8007792:	68b9      	ldr	r1, [r7, #8]
 8007794:	68f8      	ldr	r0, [r7, #12]
 8007796:	f000 f8b9 	bl	800790c <I2C_IsErrorOccurred>
 800779a:	4603      	mov	r3, r0
 800779c:	2b00      	cmp	r3, #0
 800779e:	d001      	beq.n	80077a4 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80077a0:	2301      	movs	r3, #1
 80077a2:	e02d      	b.n	8007800 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80077a4:	f7fc fe62 	bl	800446c <HAL_GetTick>
 80077a8:	4602      	mov	r2, r0
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	1ad3      	subs	r3, r2, r3
 80077ae:	68ba      	ldr	r2, [r7, #8]
 80077b0:	429a      	cmp	r2, r3
 80077b2:	d302      	bcc.n	80077ba <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80077b4:	68bb      	ldr	r3, [r7, #8]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d11a      	bne.n	80077f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	699b      	ldr	r3, [r3, #24]
 80077c0:	f003 0320 	and.w	r3, r3, #32
 80077c4:	2b20      	cmp	r3, #32
 80077c6:	d013      	beq.n	80077f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077cc:	f043 0220 	orr.w	r2, r3, #32
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	2220      	movs	r2, #32
 80077d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	2200      	movs	r2, #0
 80077e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	2200      	movs	r2, #0
 80077e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80077ec:	2301      	movs	r3, #1
 80077ee:	e007      	b.n	8007800 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	699b      	ldr	r3, [r3, #24]
 80077f6:	f003 0320 	and.w	r3, r3, #32
 80077fa:	2b20      	cmp	r3, #32
 80077fc:	d1c8      	bne.n	8007790 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80077fe:	2300      	movs	r3, #0
}
 8007800:	4618      	mov	r0, r3
 8007802:	3710      	adds	r7, #16
 8007804:	46bd      	mov	sp, r7
 8007806:	bd80      	pop	{r7, pc}

08007808 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b084      	sub	sp, #16
 800780c:	af00      	add	r7, sp, #0
 800780e:	60f8      	str	r0, [r7, #12]
 8007810:	60b9      	str	r1, [r7, #8]
 8007812:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007814:	e06b      	b.n	80078ee <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007816:	687a      	ldr	r2, [r7, #4]
 8007818:	68b9      	ldr	r1, [r7, #8]
 800781a:	68f8      	ldr	r0, [r7, #12]
 800781c:	f000 f876 	bl	800790c <I2C_IsErrorOccurred>
 8007820:	4603      	mov	r3, r0
 8007822:	2b00      	cmp	r3, #0
 8007824:	d001      	beq.n	800782a <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007826:	2301      	movs	r3, #1
 8007828:	e069      	b.n	80078fe <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	699b      	ldr	r3, [r3, #24]
 8007830:	f003 0320 	and.w	r3, r3, #32
 8007834:	2b20      	cmp	r3, #32
 8007836:	d138      	bne.n	80078aa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	699b      	ldr	r3, [r3, #24]
 800783e:	f003 0304 	and.w	r3, r3, #4
 8007842:	2b04      	cmp	r3, #4
 8007844:	d105      	bne.n	8007852 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800784a:	2b00      	cmp	r3, #0
 800784c:	d001      	beq.n	8007852 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800784e:	2300      	movs	r3, #0
 8007850:	e055      	b.n	80078fe <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	699b      	ldr	r3, [r3, #24]
 8007858:	f003 0310 	and.w	r3, r3, #16
 800785c:	2b10      	cmp	r3, #16
 800785e:	d107      	bne.n	8007870 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	2210      	movs	r2, #16
 8007866:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	2204      	movs	r2, #4
 800786c:	645a      	str	r2, [r3, #68]	@ 0x44
 800786e:	e002      	b.n	8007876 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	2200      	movs	r2, #0
 8007874:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	2220      	movs	r2, #32
 800787c:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	6859      	ldr	r1, [r3, #4]
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	681a      	ldr	r2, [r3, #0]
 8007888:	4b1f      	ldr	r3, [pc, #124]	@ (8007908 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 800788a:	400b      	ands	r3, r1
 800788c:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	2220      	movs	r2, #32
 8007892:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	2200      	movs	r2, #0
 800789a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	2200      	movs	r2, #0
 80078a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80078a6:	2301      	movs	r3, #1
 80078a8:	e029      	b.n	80078fe <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078aa:	f7fc fddf 	bl	800446c <HAL_GetTick>
 80078ae:	4602      	mov	r2, r0
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	1ad3      	subs	r3, r2, r3
 80078b4:	68ba      	ldr	r2, [r7, #8]
 80078b6:	429a      	cmp	r2, r3
 80078b8:	d302      	bcc.n	80078c0 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 80078ba:	68bb      	ldr	r3, [r7, #8]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d116      	bne.n	80078ee <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	699b      	ldr	r3, [r3, #24]
 80078c6:	f003 0304 	and.w	r3, r3, #4
 80078ca:	2b04      	cmp	r3, #4
 80078cc:	d00f      	beq.n	80078ee <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078d2:	f043 0220 	orr.w	r2, r3, #32
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	2220      	movs	r2, #32
 80078de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	2200      	movs	r2, #0
 80078e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80078ea:	2301      	movs	r3, #1
 80078ec:	e007      	b.n	80078fe <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	699b      	ldr	r3, [r3, #24]
 80078f4:	f003 0304 	and.w	r3, r3, #4
 80078f8:	2b04      	cmp	r3, #4
 80078fa:	d18c      	bne.n	8007816 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80078fc:	2300      	movs	r3, #0
}
 80078fe:	4618      	mov	r0, r3
 8007900:	3710      	adds	r7, #16
 8007902:	46bd      	mov	sp, r7
 8007904:	bd80      	pop	{r7, pc}
 8007906:	bf00      	nop
 8007908:	fe00e800 	.word	0xfe00e800

0800790c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b08a      	sub	sp, #40	@ 0x28
 8007910:	af00      	add	r7, sp, #0
 8007912:	60f8      	str	r0, [r7, #12]
 8007914:	60b9      	str	r1, [r7, #8]
 8007916:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007918:	2300      	movs	r3, #0
 800791a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	699b      	ldr	r3, [r3, #24]
 8007924:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007926:	2300      	movs	r3, #0
 8007928:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800792e:	69bb      	ldr	r3, [r7, #24]
 8007930:	f003 0310 	and.w	r3, r3, #16
 8007934:	2b00      	cmp	r3, #0
 8007936:	d068      	beq.n	8007a0a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	2210      	movs	r2, #16
 800793e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007940:	e049      	b.n	80079d6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007942:	68bb      	ldr	r3, [r7, #8]
 8007944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007948:	d045      	beq.n	80079d6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800794a:	f7fc fd8f 	bl	800446c <HAL_GetTick>
 800794e:	4602      	mov	r2, r0
 8007950:	69fb      	ldr	r3, [r7, #28]
 8007952:	1ad3      	subs	r3, r2, r3
 8007954:	68ba      	ldr	r2, [r7, #8]
 8007956:	429a      	cmp	r2, r3
 8007958:	d302      	bcc.n	8007960 <I2C_IsErrorOccurred+0x54>
 800795a:	68bb      	ldr	r3, [r7, #8]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d13a      	bne.n	80079d6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	685b      	ldr	r3, [r3, #4]
 8007966:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800796a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007972:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	699b      	ldr	r3, [r3, #24]
 800797a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800797e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007982:	d121      	bne.n	80079c8 <I2C_IsErrorOccurred+0xbc>
 8007984:	697b      	ldr	r3, [r7, #20]
 8007986:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800798a:	d01d      	beq.n	80079c8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800798c:	7cfb      	ldrb	r3, [r7, #19]
 800798e:	2b20      	cmp	r3, #32
 8007990:	d01a      	beq.n	80079c8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	685a      	ldr	r2, [r3, #4]
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80079a0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80079a2:	f7fc fd63 	bl	800446c <HAL_GetTick>
 80079a6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80079a8:	e00e      	b.n	80079c8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80079aa:	f7fc fd5f 	bl	800446c <HAL_GetTick>
 80079ae:	4602      	mov	r2, r0
 80079b0:	69fb      	ldr	r3, [r7, #28]
 80079b2:	1ad3      	subs	r3, r2, r3
 80079b4:	2b19      	cmp	r3, #25
 80079b6:	d907      	bls.n	80079c8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80079b8:	6a3b      	ldr	r3, [r7, #32]
 80079ba:	f043 0320 	orr.w	r3, r3, #32
 80079be:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80079c0:	2301      	movs	r3, #1
 80079c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80079c6:	e006      	b.n	80079d6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	699b      	ldr	r3, [r3, #24]
 80079ce:	f003 0320 	and.w	r3, r3, #32
 80079d2:	2b20      	cmp	r3, #32
 80079d4:	d1e9      	bne.n	80079aa <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	699b      	ldr	r3, [r3, #24]
 80079dc:	f003 0320 	and.w	r3, r3, #32
 80079e0:	2b20      	cmp	r3, #32
 80079e2:	d003      	beq.n	80079ec <I2C_IsErrorOccurred+0xe0>
 80079e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d0aa      	beq.n	8007942 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80079ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d103      	bne.n	80079fc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	2220      	movs	r2, #32
 80079fa:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80079fc:	6a3b      	ldr	r3, [r7, #32]
 80079fe:	f043 0304 	orr.w	r3, r3, #4
 8007a02:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007a04:	2301      	movs	r3, #1
 8007a06:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	699b      	ldr	r3, [r3, #24]
 8007a10:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007a12:	69bb      	ldr	r3, [r7, #24]
 8007a14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d00b      	beq.n	8007a34 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007a1c:	6a3b      	ldr	r3, [r7, #32]
 8007a1e:	f043 0301 	orr.w	r3, r3, #1
 8007a22:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007a2c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007a2e:	2301      	movs	r3, #1
 8007a30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007a34:	69bb      	ldr	r3, [r7, #24]
 8007a36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d00b      	beq.n	8007a56 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8007a3e:	6a3b      	ldr	r3, [r7, #32]
 8007a40:	f043 0308 	orr.w	r3, r3, #8
 8007a44:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007a4e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007a50:	2301      	movs	r3, #1
 8007a52:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007a56:	69bb      	ldr	r3, [r7, #24]
 8007a58:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d00b      	beq.n	8007a78 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007a60:	6a3b      	ldr	r3, [r7, #32]
 8007a62:	f043 0302 	orr.w	r3, r3, #2
 8007a66:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007a70:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007a72:	2301      	movs	r3, #1
 8007a74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8007a78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d01c      	beq.n	8007aba <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007a80:	68f8      	ldr	r0, [r7, #12]
 8007a82:	f7ff fda6 	bl	80075d2 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	6859      	ldr	r1, [r3, #4]
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681a      	ldr	r2, [r3, #0]
 8007a90:	4b0d      	ldr	r3, [pc, #52]	@ (8007ac8 <I2C_IsErrorOccurred+0x1bc>)
 8007a92:	400b      	ands	r3, r1
 8007a94:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007a9a:	6a3b      	ldr	r3, [r7, #32]
 8007a9c:	431a      	orrs	r2, r3
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	2220      	movs	r2, #32
 8007aa6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	2200      	movs	r2, #0
 8007aae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8007aba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007abe:	4618      	mov	r0, r3
 8007ac0:	3728      	adds	r7, #40	@ 0x28
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	bd80      	pop	{r7, pc}
 8007ac6:	bf00      	nop
 8007ac8:	fe00e800 	.word	0xfe00e800

08007acc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007acc:	b480      	push	{r7}
 8007ace:	b087      	sub	sp, #28
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	60f8      	str	r0, [r7, #12]
 8007ad4:	607b      	str	r3, [r7, #4]
 8007ad6:	460b      	mov	r3, r1
 8007ad8:	817b      	strh	r3, [r7, #10]
 8007ada:	4613      	mov	r3, r2
 8007adc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007ade:	897b      	ldrh	r3, [r7, #10]
 8007ae0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007ae4:	7a7b      	ldrb	r3, [r7, #9]
 8007ae6:	041b      	lsls	r3, r3, #16
 8007ae8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007aec:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007af2:	6a3b      	ldr	r3, [r7, #32]
 8007af4:	4313      	orrs	r3, r2
 8007af6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007afa:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	685a      	ldr	r2, [r3, #4]
 8007b02:	6a3b      	ldr	r3, [r7, #32]
 8007b04:	0d5b      	lsrs	r3, r3, #21
 8007b06:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8007b0a:	4b08      	ldr	r3, [pc, #32]	@ (8007b2c <I2C_TransferConfig+0x60>)
 8007b0c:	430b      	orrs	r3, r1
 8007b0e:	43db      	mvns	r3, r3
 8007b10:	ea02 0103 	and.w	r1, r2, r3
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	697a      	ldr	r2, [r7, #20]
 8007b1a:	430a      	orrs	r2, r1
 8007b1c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007b1e:	bf00      	nop
 8007b20:	371c      	adds	r7, #28
 8007b22:	46bd      	mov	sp, r7
 8007b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b28:	4770      	bx	lr
 8007b2a:	bf00      	nop
 8007b2c:	03ff63ff 	.word	0x03ff63ff

08007b30 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8007b30:	b480      	push	{r7}
 8007b32:	b085      	sub	sp, #20
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
 8007b38:	460b      	mov	r3, r1
 8007b3a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8007b40:	887b      	ldrh	r3, [r7, #2]
 8007b42:	f003 0301 	and.w	r3, r3, #1
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d00f      	beq.n	8007b6a <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8007b50:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b58:	b2db      	uxtb	r3, r3
 8007b5a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007b5e:	2b28      	cmp	r3, #40	@ 0x28
 8007b60:	d003      	beq.n	8007b6a <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8007b68:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007b6a:	887b      	ldrh	r3, [r7, #2]
 8007b6c:	f003 0302 	and.w	r3, r3, #2
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d00f      	beq.n	8007b94 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8007b7a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b82:	b2db      	uxtb	r3, r3
 8007b84:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007b88:	2b28      	cmp	r3, #40	@ 0x28
 8007b8a:	d003      	beq.n	8007b94 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8007b92:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8007b94:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	da03      	bge.n	8007ba4 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8007ba2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007ba4:	887b      	ldrh	r3, [r7, #2]
 8007ba6:	2b10      	cmp	r3, #16
 8007ba8:	d103      	bne.n	8007bb2 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8007bb0:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007bb2:	887b      	ldrh	r3, [r7, #2]
 8007bb4:	2b20      	cmp	r3, #32
 8007bb6:	d103      	bne.n	8007bc0 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	f043 0320 	orr.w	r3, r3, #32
 8007bbe:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8007bc0:	887b      	ldrh	r3, [r7, #2]
 8007bc2:	2b40      	cmp	r3, #64	@ 0x40
 8007bc4:	d103      	bne.n	8007bce <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007bcc:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	6819      	ldr	r1, [r3, #0]
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	43da      	mvns	r2, r3
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	400a      	ands	r2, r1
 8007bde:	601a      	str	r2, [r3, #0]
}
 8007be0:	bf00      	nop
 8007be2:	3714      	adds	r7, #20
 8007be4:	46bd      	mov	sp, r7
 8007be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bea:	4770      	bx	lr

08007bec <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007bec:	b480      	push	{r7}
 8007bee:	b083      	sub	sp, #12
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
 8007bf4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007bfc:	b2db      	uxtb	r3, r3
 8007bfe:	2b20      	cmp	r3, #32
 8007c00:	d138      	bne.n	8007c74 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007c08:	2b01      	cmp	r3, #1
 8007c0a:	d101      	bne.n	8007c10 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007c0c:	2302      	movs	r3, #2
 8007c0e:	e032      	b.n	8007c76 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	2201      	movs	r2, #1
 8007c14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2224      	movs	r2, #36	@ 0x24
 8007c1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	681a      	ldr	r2, [r3, #0]
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	f022 0201 	bic.w	r2, r2, #1
 8007c2e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	681a      	ldr	r2, [r3, #0]
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007c3e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	6819      	ldr	r1, [r3, #0]
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	683a      	ldr	r2, [r7, #0]
 8007c4c:	430a      	orrs	r2, r1
 8007c4e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	681a      	ldr	r2, [r3, #0]
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f042 0201 	orr.w	r2, r2, #1
 8007c5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2220      	movs	r2, #32
 8007c64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007c70:	2300      	movs	r3, #0
 8007c72:	e000      	b.n	8007c76 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007c74:	2302      	movs	r3, #2
  }
}
 8007c76:	4618      	mov	r0, r3
 8007c78:	370c      	adds	r7, #12
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c80:	4770      	bx	lr

08007c82 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007c82:	b480      	push	{r7}
 8007c84:	b085      	sub	sp, #20
 8007c86:	af00      	add	r7, sp, #0
 8007c88:	6078      	str	r0, [r7, #4]
 8007c8a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c92:	b2db      	uxtb	r3, r3
 8007c94:	2b20      	cmp	r3, #32
 8007c96:	d139      	bne.n	8007d0c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007c9e:	2b01      	cmp	r3, #1
 8007ca0:	d101      	bne.n	8007ca6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007ca2:	2302      	movs	r3, #2
 8007ca4:	e033      	b.n	8007d0e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2201      	movs	r2, #1
 8007caa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	2224      	movs	r2, #36	@ 0x24
 8007cb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	681a      	ldr	r2, [r3, #0]
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f022 0201 	bic.w	r2, r2, #1
 8007cc4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007cd4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	021b      	lsls	r3, r3, #8
 8007cda:	68fa      	ldr	r2, [r7, #12]
 8007cdc:	4313      	orrs	r3, r2
 8007cde:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	68fa      	ldr	r2, [r7, #12]
 8007ce6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	681a      	ldr	r2, [r3, #0]
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	f042 0201 	orr.w	r2, r2, #1
 8007cf6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2220      	movs	r2, #32
 8007cfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2200      	movs	r2, #0
 8007d04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007d08:	2300      	movs	r3, #0
 8007d0a:	e000      	b.n	8007d0e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007d0c:	2302      	movs	r3, #2
  }
}
 8007d0e:	4618      	mov	r0, r3
 8007d10:	3714      	adds	r7, #20
 8007d12:	46bd      	mov	sp, r7
 8007d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d18:	4770      	bx	lr
	...

08007d1c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8007d22:	af00      	add	r7, sp, #0
 8007d24:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007d28:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8007d2c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007d2e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007d32:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d102      	bne.n	8007d42 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8007d3c:	2301      	movs	r3, #1
 8007d3e:	f001 b80a 	b.w	8008d56 <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007d42:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007d46:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f003 0301 	and.w	r3, r3, #1
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	f000 8161 	beq.w	800801a <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8007d58:	4bae      	ldr	r3, [pc, #696]	@ (8008014 <HAL_RCC_OscConfig+0x2f8>)
 8007d5a:	685b      	ldr	r3, [r3, #4]
 8007d5c:	f003 030c 	and.w	r3, r3, #12
 8007d60:	2b04      	cmp	r3, #4
 8007d62:	d00c      	beq.n	8007d7e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007d64:	4bab      	ldr	r3, [pc, #684]	@ (8008014 <HAL_RCC_OscConfig+0x2f8>)
 8007d66:	685b      	ldr	r3, [r3, #4]
 8007d68:	f003 030c 	and.w	r3, r3, #12
 8007d6c:	2b08      	cmp	r3, #8
 8007d6e:	d157      	bne.n	8007e20 <HAL_RCC_OscConfig+0x104>
 8007d70:	4ba8      	ldr	r3, [pc, #672]	@ (8008014 <HAL_RCC_OscConfig+0x2f8>)
 8007d72:	685b      	ldr	r3, [r3, #4]
 8007d74:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8007d78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d7c:	d150      	bne.n	8007e20 <HAL_RCC_OscConfig+0x104>
 8007d7e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007d82:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d86:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8007d8a:	fa93 f3a3 	rbit	r3, r3
 8007d8e:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8007d92:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d96:	fab3 f383 	clz	r3, r3
 8007d9a:	b2db      	uxtb	r3, r3
 8007d9c:	2b3f      	cmp	r3, #63	@ 0x3f
 8007d9e:	d802      	bhi.n	8007da6 <HAL_RCC_OscConfig+0x8a>
 8007da0:	4b9c      	ldr	r3, [pc, #624]	@ (8008014 <HAL_RCC_OscConfig+0x2f8>)
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	e015      	b.n	8007dd2 <HAL_RCC_OscConfig+0xb6>
 8007da6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007daa:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007dae:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8007db2:	fa93 f3a3 	rbit	r3, r3
 8007db6:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8007dba:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007dbe:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8007dc2:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8007dc6:	fa93 f3a3 	rbit	r3, r3
 8007dca:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8007dce:	4b91      	ldr	r3, [pc, #580]	@ (8008014 <HAL_RCC_OscConfig+0x2f8>)
 8007dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dd2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8007dd6:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8007dda:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8007dde:	fa92 f2a2 	rbit	r2, r2
 8007de2:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8007de6:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8007dea:	fab2 f282 	clz	r2, r2
 8007dee:	b2d2      	uxtb	r2, r2
 8007df0:	f042 0220 	orr.w	r2, r2, #32
 8007df4:	b2d2      	uxtb	r2, r2
 8007df6:	f002 021f 	and.w	r2, r2, #31
 8007dfa:	2101      	movs	r1, #1
 8007dfc:	fa01 f202 	lsl.w	r2, r1, r2
 8007e00:	4013      	ands	r3, r2
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	f000 8108 	beq.w	8008018 <HAL_RCC_OscConfig+0x2fc>
 8007e08:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007e0c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	685b      	ldr	r3, [r3, #4]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	f040 80ff 	bne.w	8008018 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8007e1a:	2301      	movs	r3, #1
 8007e1c:	f000 bf9b 	b.w	8008d56 <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007e20:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007e24:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	685b      	ldr	r3, [r3, #4]
 8007e2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e30:	d106      	bne.n	8007e40 <HAL_RCC_OscConfig+0x124>
 8007e32:	4b78      	ldr	r3, [pc, #480]	@ (8008014 <HAL_RCC_OscConfig+0x2f8>)
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	4a77      	ldr	r2, [pc, #476]	@ (8008014 <HAL_RCC_OscConfig+0x2f8>)
 8007e38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e3c:	6013      	str	r3, [r2, #0]
 8007e3e:	e036      	b.n	8007eae <HAL_RCC_OscConfig+0x192>
 8007e40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007e44:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	685b      	ldr	r3, [r3, #4]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d10c      	bne.n	8007e6a <HAL_RCC_OscConfig+0x14e>
 8007e50:	4b70      	ldr	r3, [pc, #448]	@ (8008014 <HAL_RCC_OscConfig+0x2f8>)
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	4a6f      	ldr	r2, [pc, #444]	@ (8008014 <HAL_RCC_OscConfig+0x2f8>)
 8007e56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007e5a:	6013      	str	r3, [r2, #0]
 8007e5c:	4b6d      	ldr	r3, [pc, #436]	@ (8008014 <HAL_RCC_OscConfig+0x2f8>)
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	4a6c      	ldr	r2, [pc, #432]	@ (8008014 <HAL_RCC_OscConfig+0x2f8>)
 8007e62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007e66:	6013      	str	r3, [r2, #0]
 8007e68:	e021      	b.n	8007eae <HAL_RCC_OscConfig+0x192>
 8007e6a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007e6e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	685b      	ldr	r3, [r3, #4]
 8007e76:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007e7a:	d10c      	bne.n	8007e96 <HAL_RCC_OscConfig+0x17a>
 8007e7c:	4b65      	ldr	r3, [pc, #404]	@ (8008014 <HAL_RCC_OscConfig+0x2f8>)
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	4a64      	ldr	r2, [pc, #400]	@ (8008014 <HAL_RCC_OscConfig+0x2f8>)
 8007e82:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007e86:	6013      	str	r3, [r2, #0]
 8007e88:	4b62      	ldr	r3, [pc, #392]	@ (8008014 <HAL_RCC_OscConfig+0x2f8>)
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	4a61      	ldr	r2, [pc, #388]	@ (8008014 <HAL_RCC_OscConfig+0x2f8>)
 8007e8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e92:	6013      	str	r3, [r2, #0]
 8007e94:	e00b      	b.n	8007eae <HAL_RCC_OscConfig+0x192>
 8007e96:	4b5f      	ldr	r3, [pc, #380]	@ (8008014 <HAL_RCC_OscConfig+0x2f8>)
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	4a5e      	ldr	r2, [pc, #376]	@ (8008014 <HAL_RCC_OscConfig+0x2f8>)
 8007e9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007ea0:	6013      	str	r3, [r2, #0]
 8007ea2:	4b5c      	ldr	r3, [pc, #368]	@ (8008014 <HAL_RCC_OscConfig+0x2f8>)
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	4a5b      	ldr	r2, [pc, #364]	@ (8008014 <HAL_RCC_OscConfig+0x2f8>)
 8007ea8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007eac:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007eae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007eb2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	685b      	ldr	r3, [r3, #4]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d054      	beq.n	8007f68 <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ebe:	f7fc fad5 	bl	800446c <HAL_GetTick>
 8007ec2:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007ec6:	e00a      	b.n	8007ede <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007ec8:	f7fc fad0 	bl	800446c <HAL_GetTick>
 8007ecc:	4602      	mov	r2, r0
 8007ece:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8007ed2:	1ad3      	subs	r3, r2, r3
 8007ed4:	2b64      	cmp	r3, #100	@ 0x64
 8007ed6:	d902      	bls.n	8007ede <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 8007ed8:	2303      	movs	r3, #3
 8007eda:	f000 bf3c 	b.w	8008d56 <HAL_RCC_OscConfig+0x103a>
 8007ede:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007ee2:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007ee6:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8007eea:	fa93 f3a3 	rbit	r3, r3
 8007eee:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8007ef2:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007ef6:	fab3 f383 	clz	r3, r3
 8007efa:	b2db      	uxtb	r3, r3
 8007efc:	2b3f      	cmp	r3, #63	@ 0x3f
 8007efe:	d802      	bhi.n	8007f06 <HAL_RCC_OscConfig+0x1ea>
 8007f00:	4b44      	ldr	r3, [pc, #272]	@ (8008014 <HAL_RCC_OscConfig+0x2f8>)
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	e015      	b.n	8007f32 <HAL_RCC_OscConfig+0x216>
 8007f06:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007f0a:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f0e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8007f12:	fa93 f3a3 	rbit	r3, r3
 8007f16:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8007f1a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007f1e:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8007f22:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8007f26:	fa93 f3a3 	rbit	r3, r3
 8007f2a:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8007f2e:	4b39      	ldr	r3, [pc, #228]	@ (8008014 <HAL_RCC_OscConfig+0x2f8>)
 8007f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f32:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8007f36:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8007f3a:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8007f3e:	fa92 f2a2 	rbit	r2, r2
 8007f42:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 8007f46:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8007f4a:	fab2 f282 	clz	r2, r2
 8007f4e:	b2d2      	uxtb	r2, r2
 8007f50:	f042 0220 	orr.w	r2, r2, #32
 8007f54:	b2d2      	uxtb	r2, r2
 8007f56:	f002 021f 	and.w	r2, r2, #31
 8007f5a:	2101      	movs	r1, #1
 8007f5c:	fa01 f202 	lsl.w	r2, r1, r2
 8007f60:	4013      	ands	r3, r2
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d0b0      	beq.n	8007ec8 <HAL_RCC_OscConfig+0x1ac>
 8007f66:	e058      	b.n	800801a <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f68:	f7fc fa80 	bl	800446c <HAL_GetTick>
 8007f6c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007f70:	e00a      	b.n	8007f88 <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007f72:	f7fc fa7b 	bl	800446c <HAL_GetTick>
 8007f76:	4602      	mov	r2, r0
 8007f78:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8007f7c:	1ad3      	subs	r3, r2, r3
 8007f7e:	2b64      	cmp	r3, #100	@ 0x64
 8007f80:	d902      	bls.n	8007f88 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 8007f82:	2303      	movs	r3, #3
 8007f84:	f000 bee7 	b.w	8008d56 <HAL_RCC_OscConfig+0x103a>
 8007f88:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007f8c:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f90:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8007f94:	fa93 f3a3 	rbit	r3, r3
 8007f98:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8007f9c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007fa0:	fab3 f383 	clz	r3, r3
 8007fa4:	b2db      	uxtb	r3, r3
 8007fa6:	2b3f      	cmp	r3, #63	@ 0x3f
 8007fa8:	d802      	bhi.n	8007fb0 <HAL_RCC_OscConfig+0x294>
 8007faa:	4b1a      	ldr	r3, [pc, #104]	@ (8008014 <HAL_RCC_OscConfig+0x2f8>)
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	e015      	b.n	8007fdc <HAL_RCC_OscConfig+0x2c0>
 8007fb0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007fb4:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007fb8:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8007fbc:	fa93 f3a3 	rbit	r3, r3
 8007fc0:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8007fc4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007fc8:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8007fcc:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8007fd0:	fa93 f3a3 	rbit	r3, r3
 8007fd4:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8007fd8:	4b0e      	ldr	r3, [pc, #56]	@ (8008014 <HAL_RCC_OscConfig+0x2f8>)
 8007fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fdc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8007fe0:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8007fe4:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8007fe8:	fa92 f2a2 	rbit	r2, r2
 8007fec:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 8007ff0:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8007ff4:	fab2 f282 	clz	r2, r2
 8007ff8:	b2d2      	uxtb	r2, r2
 8007ffa:	f042 0220 	orr.w	r2, r2, #32
 8007ffe:	b2d2      	uxtb	r2, r2
 8008000:	f002 021f 	and.w	r2, r2, #31
 8008004:	2101      	movs	r1, #1
 8008006:	fa01 f202 	lsl.w	r2, r1, r2
 800800a:	4013      	ands	r3, r2
 800800c:	2b00      	cmp	r3, #0
 800800e:	d1b0      	bne.n	8007f72 <HAL_RCC_OscConfig+0x256>
 8008010:	e003      	b.n	800801a <HAL_RCC_OscConfig+0x2fe>
 8008012:	bf00      	nop
 8008014:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008018:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800801a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800801e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f003 0302 	and.w	r3, r3, #2
 800802a:	2b00      	cmp	r3, #0
 800802c:	f000 816d 	beq.w	800830a <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8008030:	4bcd      	ldr	r3, [pc, #820]	@ (8008368 <HAL_RCC_OscConfig+0x64c>)
 8008032:	685b      	ldr	r3, [r3, #4]
 8008034:	f003 030c 	and.w	r3, r3, #12
 8008038:	2b00      	cmp	r3, #0
 800803a:	d00c      	beq.n	8008056 <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800803c:	4bca      	ldr	r3, [pc, #808]	@ (8008368 <HAL_RCC_OscConfig+0x64c>)
 800803e:	685b      	ldr	r3, [r3, #4]
 8008040:	f003 030c 	and.w	r3, r3, #12
 8008044:	2b08      	cmp	r3, #8
 8008046:	d16e      	bne.n	8008126 <HAL_RCC_OscConfig+0x40a>
 8008048:	4bc7      	ldr	r3, [pc, #796]	@ (8008368 <HAL_RCC_OscConfig+0x64c>)
 800804a:	685b      	ldr	r3, [r3, #4]
 800804c:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8008050:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008054:	d167      	bne.n	8008126 <HAL_RCC_OscConfig+0x40a>
 8008056:	2302      	movs	r3, #2
 8008058:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800805c:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8008060:	fa93 f3a3 	rbit	r3, r3
 8008064:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8008068:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800806c:	fab3 f383 	clz	r3, r3
 8008070:	b2db      	uxtb	r3, r3
 8008072:	2b3f      	cmp	r3, #63	@ 0x3f
 8008074:	d802      	bhi.n	800807c <HAL_RCC_OscConfig+0x360>
 8008076:	4bbc      	ldr	r3, [pc, #752]	@ (8008368 <HAL_RCC_OscConfig+0x64c>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	e013      	b.n	80080a4 <HAL_RCC_OscConfig+0x388>
 800807c:	2302      	movs	r3, #2
 800807e:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008082:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8008086:	fa93 f3a3 	rbit	r3, r3
 800808a:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 800808e:	2302      	movs	r3, #2
 8008090:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8008094:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8008098:	fa93 f3a3 	rbit	r3, r3
 800809c:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80080a0:	4bb1      	ldr	r3, [pc, #708]	@ (8008368 <HAL_RCC_OscConfig+0x64c>)
 80080a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080a4:	2202      	movs	r2, #2
 80080a6:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 80080aa:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 80080ae:	fa92 f2a2 	rbit	r2, r2
 80080b2:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 80080b6:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80080ba:	fab2 f282 	clz	r2, r2
 80080be:	b2d2      	uxtb	r2, r2
 80080c0:	f042 0220 	orr.w	r2, r2, #32
 80080c4:	b2d2      	uxtb	r2, r2
 80080c6:	f002 021f 	and.w	r2, r2, #31
 80080ca:	2101      	movs	r1, #1
 80080cc:	fa01 f202 	lsl.w	r2, r1, r2
 80080d0:	4013      	ands	r3, r2
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d00a      	beq.n	80080ec <HAL_RCC_OscConfig+0x3d0>
 80080d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80080da:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	68db      	ldr	r3, [r3, #12]
 80080e2:	2b01      	cmp	r3, #1
 80080e4:	d002      	beq.n	80080ec <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 80080e6:	2301      	movs	r3, #1
 80080e8:	f000 be35 	b.w	8008d56 <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80080ec:	4b9e      	ldr	r3, [pc, #632]	@ (8008368 <HAL_RCC_OscConfig+0x64c>)
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80080f4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80080f8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	691b      	ldr	r3, [r3, #16]
 8008100:	21f8      	movs	r1, #248	@ 0xf8
 8008102:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008106:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 800810a:	fa91 f1a1 	rbit	r1, r1
 800810e:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 8008112:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8008116:	fab1 f181 	clz	r1, r1
 800811a:	b2c9      	uxtb	r1, r1
 800811c:	408b      	lsls	r3, r1
 800811e:	4992      	ldr	r1, [pc, #584]	@ (8008368 <HAL_RCC_OscConfig+0x64c>)
 8008120:	4313      	orrs	r3, r2
 8008122:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008124:	e0f1      	b.n	800830a <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008126:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800812a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	68db      	ldr	r3, [r3, #12]
 8008132:	2b00      	cmp	r3, #0
 8008134:	f000 8083 	beq.w	800823e <HAL_RCC_OscConfig+0x522>
 8008138:	2301      	movs	r3, #1
 800813a:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800813e:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8008142:	fa93 f3a3 	rbit	r3, r3
 8008146:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 800814a:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800814e:	fab3 f383 	clz	r3, r3
 8008152:	b2db      	uxtb	r3, r3
 8008154:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8008158:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800815c:	009b      	lsls	r3, r3, #2
 800815e:	461a      	mov	r2, r3
 8008160:	2301      	movs	r3, #1
 8008162:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008164:	f7fc f982 	bl	800446c <HAL_GetTick>
 8008168:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800816c:	e00a      	b.n	8008184 <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800816e:	f7fc f97d 	bl	800446c <HAL_GetTick>
 8008172:	4602      	mov	r2, r0
 8008174:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8008178:	1ad3      	subs	r3, r2, r3
 800817a:	2b02      	cmp	r3, #2
 800817c:	d902      	bls.n	8008184 <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 800817e:	2303      	movs	r3, #3
 8008180:	f000 bde9 	b.w	8008d56 <HAL_RCC_OscConfig+0x103a>
 8008184:	2302      	movs	r3, #2
 8008186:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800818a:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800818e:	fa93 f3a3 	rbit	r3, r3
 8008192:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 8008196:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800819a:	fab3 f383 	clz	r3, r3
 800819e:	b2db      	uxtb	r3, r3
 80081a0:	2b3f      	cmp	r3, #63	@ 0x3f
 80081a2:	d802      	bhi.n	80081aa <HAL_RCC_OscConfig+0x48e>
 80081a4:	4b70      	ldr	r3, [pc, #448]	@ (8008368 <HAL_RCC_OscConfig+0x64c>)
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	e013      	b.n	80081d2 <HAL_RCC_OscConfig+0x4b6>
 80081aa:	2302      	movs	r3, #2
 80081ac:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80081b0:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80081b4:	fa93 f3a3 	rbit	r3, r3
 80081b8:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80081bc:	2302      	movs	r3, #2
 80081be:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80081c2:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80081c6:	fa93 f3a3 	rbit	r3, r3
 80081ca:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80081ce:	4b66      	ldr	r3, [pc, #408]	@ (8008368 <HAL_RCC_OscConfig+0x64c>)
 80081d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081d2:	2202      	movs	r2, #2
 80081d4:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 80081d8:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 80081dc:	fa92 f2a2 	rbit	r2, r2
 80081e0:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 80081e4:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80081e8:	fab2 f282 	clz	r2, r2
 80081ec:	b2d2      	uxtb	r2, r2
 80081ee:	f042 0220 	orr.w	r2, r2, #32
 80081f2:	b2d2      	uxtb	r2, r2
 80081f4:	f002 021f 	and.w	r2, r2, #31
 80081f8:	2101      	movs	r1, #1
 80081fa:	fa01 f202 	lsl.w	r2, r1, r2
 80081fe:	4013      	ands	r3, r2
 8008200:	2b00      	cmp	r3, #0
 8008202:	d0b4      	beq.n	800816e <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008204:	4b58      	ldr	r3, [pc, #352]	@ (8008368 <HAL_RCC_OscConfig+0x64c>)
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800820c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008210:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	691b      	ldr	r3, [r3, #16]
 8008218:	21f8      	movs	r1, #248	@ 0xf8
 800821a:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800821e:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 8008222:	fa91 f1a1 	rbit	r1, r1
 8008226:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 800822a:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800822e:	fab1 f181 	clz	r1, r1
 8008232:	b2c9      	uxtb	r1, r1
 8008234:	408b      	lsls	r3, r1
 8008236:	494c      	ldr	r1, [pc, #304]	@ (8008368 <HAL_RCC_OscConfig+0x64c>)
 8008238:	4313      	orrs	r3, r2
 800823a:	600b      	str	r3, [r1, #0]
 800823c:	e065      	b.n	800830a <HAL_RCC_OscConfig+0x5ee>
 800823e:	2301      	movs	r3, #1
 8008240:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008244:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8008248:	fa93 f3a3 	rbit	r3, r3
 800824c:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 8008250:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008254:	fab3 f383 	clz	r3, r3
 8008258:	b2db      	uxtb	r3, r3
 800825a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800825e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8008262:	009b      	lsls	r3, r3, #2
 8008264:	461a      	mov	r2, r3
 8008266:	2300      	movs	r3, #0
 8008268:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800826a:	f7fc f8ff 	bl	800446c <HAL_GetTick>
 800826e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008272:	e00a      	b.n	800828a <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008274:	f7fc f8fa 	bl	800446c <HAL_GetTick>
 8008278:	4602      	mov	r2, r0
 800827a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800827e:	1ad3      	subs	r3, r2, r3
 8008280:	2b02      	cmp	r3, #2
 8008282:	d902      	bls.n	800828a <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 8008284:	2303      	movs	r3, #3
 8008286:	f000 bd66 	b.w	8008d56 <HAL_RCC_OscConfig+0x103a>
 800828a:	2302      	movs	r3, #2
 800828c:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008290:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008294:	fa93 f3a3 	rbit	r3, r3
 8008298:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 800829c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80082a0:	fab3 f383 	clz	r3, r3
 80082a4:	b2db      	uxtb	r3, r3
 80082a6:	2b3f      	cmp	r3, #63	@ 0x3f
 80082a8:	d802      	bhi.n	80082b0 <HAL_RCC_OscConfig+0x594>
 80082aa:	4b2f      	ldr	r3, [pc, #188]	@ (8008368 <HAL_RCC_OscConfig+0x64c>)
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	e013      	b.n	80082d8 <HAL_RCC_OscConfig+0x5bc>
 80082b0:	2302      	movs	r3, #2
 80082b2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80082b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80082ba:	fa93 f3a3 	rbit	r3, r3
 80082be:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80082c2:	2302      	movs	r3, #2
 80082c4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80082c8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80082cc:	fa93 f3a3 	rbit	r3, r3
 80082d0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80082d4:	4b24      	ldr	r3, [pc, #144]	@ (8008368 <HAL_RCC_OscConfig+0x64c>)
 80082d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082d8:	2202      	movs	r2, #2
 80082da:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 80082de:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80082e2:	fa92 f2a2 	rbit	r2, r2
 80082e6:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 80082ea:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80082ee:	fab2 f282 	clz	r2, r2
 80082f2:	b2d2      	uxtb	r2, r2
 80082f4:	f042 0220 	orr.w	r2, r2, #32
 80082f8:	b2d2      	uxtb	r2, r2
 80082fa:	f002 021f 	and.w	r2, r2, #31
 80082fe:	2101      	movs	r1, #1
 8008300:	fa01 f202 	lsl.w	r2, r1, r2
 8008304:	4013      	ands	r3, r2
 8008306:	2b00      	cmp	r3, #0
 8008308:	d1b4      	bne.n	8008274 <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800830a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800830e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f003 0308 	and.w	r3, r3, #8
 800831a:	2b00      	cmp	r3, #0
 800831c:	f000 8119 	beq.w	8008552 <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008320:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008324:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	695b      	ldr	r3, [r3, #20]
 800832c:	2b00      	cmp	r3, #0
 800832e:	f000 8082 	beq.w	8008436 <HAL_RCC_OscConfig+0x71a>
 8008332:	2301      	movs	r3, #1
 8008334:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008338:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800833c:	fa93 f3a3 	rbit	r3, r3
 8008340:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 8008344:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008348:	fab3 f383 	clz	r3, r3
 800834c:	b2db      	uxtb	r3, r3
 800834e:	461a      	mov	r2, r3
 8008350:	4b06      	ldr	r3, [pc, #24]	@ (800836c <HAL_RCC_OscConfig+0x650>)
 8008352:	4413      	add	r3, r2
 8008354:	009b      	lsls	r3, r3, #2
 8008356:	461a      	mov	r2, r3
 8008358:	2301      	movs	r3, #1
 800835a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800835c:	f7fc f886 	bl	800446c <HAL_GetTick>
 8008360:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008364:	e00f      	b.n	8008386 <HAL_RCC_OscConfig+0x66a>
 8008366:	bf00      	nop
 8008368:	40021000 	.word	0x40021000
 800836c:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008370:	f7fc f87c 	bl	800446c <HAL_GetTick>
 8008374:	4602      	mov	r2, r0
 8008376:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800837a:	1ad3      	subs	r3, r2, r3
 800837c:	2b02      	cmp	r3, #2
 800837e:	d902      	bls.n	8008386 <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 8008380:	2303      	movs	r3, #3
 8008382:	f000 bce8 	b.w	8008d56 <HAL_RCC_OscConfig+0x103a>
 8008386:	2302      	movs	r3, #2
 8008388:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800838c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008390:	fa93 f2a3 	rbit	r2, r3
 8008394:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008398:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800839c:	601a      	str	r2, [r3, #0]
 800839e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80083a2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80083a6:	2202      	movs	r2, #2
 80083a8:	601a      	str	r2, [r3, #0]
 80083aa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80083ae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	fa93 f2a3 	rbit	r2, r3
 80083b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80083bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083c0:	601a      	str	r2, [r3, #0]
 80083c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80083c6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80083ca:	2202      	movs	r2, #2
 80083cc:	601a      	str	r2, [r3, #0]
 80083ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80083d2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	fa93 f2a3 	rbit	r2, r3
 80083dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80083e0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80083e4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80083e6:	4bb0      	ldr	r3, [pc, #704]	@ (80086a8 <HAL_RCC_OscConfig+0x98c>)
 80083e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80083ea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80083ee:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80083f2:	2102      	movs	r1, #2
 80083f4:	6019      	str	r1, [r3, #0]
 80083f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80083fa:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	fa93 f1a3 	rbit	r1, r3
 8008404:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008408:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800840c:	6019      	str	r1, [r3, #0]
  return result;
 800840e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008412:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	fab3 f383 	clz	r3, r3
 800841c:	b2db      	uxtb	r3, r3
 800841e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8008422:	b2db      	uxtb	r3, r3
 8008424:	f003 031f 	and.w	r3, r3, #31
 8008428:	2101      	movs	r1, #1
 800842a:	fa01 f303 	lsl.w	r3, r1, r3
 800842e:	4013      	ands	r3, r2
 8008430:	2b00      	cmp	r3, #0
 8008432:	d09d      	beq.n	8008370 <HAL_RCC_OscConfig+0x654>
 8008434:	e08d      	b.n	8008552 <HAL_RCC_OscConfig+0x836>
 8008436:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800843a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800843e:	2201      	movs	r2, #1
 8008440:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008442:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008446:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	fa93 f2a3 	rbit	r2, r3
 8008450:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008454:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8008458:	601a      	str	r2, [r3, #0]
  return result;
 800845a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800845e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8008462:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008464:	fab3 f383 	clz	r3, r3
 8008468:	b2db      	uxtb	r3, r3
 800846a:	461a      	mov	r2, r3
 800846c:	4b8f      	ldr	r3, [pc, #572]	@ (80086ac <HAL_RCC_OscConfig+0x990>)
 800846e:	4413      	add	r3, r2
 8008470:	009b      	lsls	r3, r3, #2
 8008472:	461a      	mov	r2, r3
 8008474:	2300      	movs	r3, #0
 8008476:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008478:	f7fb fff8 	bl	800446c <HAL_GetTick>
 800847c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008480:	e00a      	b.n	8008498 <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008482:	f7fb fff3 	bl	800446c <HAL_GetTick>
 8008486:	4602      	mov	r2, r0
 8008488:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800848c:	1ad3      	subs	r3, r2, r3
 800848e:	2b02      	cmp	r3, #2
 8008490:	d902      	bls.n	8008498 <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 8008492:	2303      	movs	r3, #3
 8008494:	f000 bc5f 	b.w	8008d56 <HAL_RCC_OscConfig+0x103a>
 8008498:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800849c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80084a0:	2202      	movs	r2, #2
 80084a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80084a4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80084a8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	fa93 f2a3 	rbit	r2, r3
 80084b2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80084b6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80084ba:	601a      	str	r2, [r3, #0]
 80084bc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80084c0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80084c4:	2202      	movs	r2, #2
 80084c6:	601a      	str	r2, [r3, #0]
 80084c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80084cc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	fa93 f2a3 	rbit	r2, r3
 80084d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80084da:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80084de:	601a      	str	r2, [r3, #0]
 80084e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80084e4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80084e8:	2202      	movs	r2, #2
 80084ea:	601a      	str	r2, [r3, #0]
 80084ec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80084f0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	fa93 f2a3 	rbit	r2, r3
 80084fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80084fe:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8008502:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008504:	4b68      	ldr	r3, [pc, #416]	@ (80086a8 <HAL_RCC_OscConfig+0x98c>)
 8008506:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008508:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800850c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8008510:	2102      	movs	r1, #2
 8008512:	6019      	str	r1, [r3, #0]
 8008514:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008518:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	fa93 f1a3 	rbit	r1, r3
 8008522:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008526:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800852a:	6019      	str	r1, [r3, #0]
  return result;
 800852c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008530:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	fab3 f383 	clz	r3, r3
 800853a:	b2db      	uxtb	r3, r3
 800853c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8008540:	b2db      	uxtb	r3, r3
 8008542:	f003 031f 	and.w	r3, r3, #31
 8008546:	2101      	movs	r1, #1
 8008548:	fa01 f303 	lsl.w	r3, r1, r3
 800854c:	4013      	ands	r3, r2
 800854e:	2b00      	cmp	r3, #0
 8008550:	d197      	bne.n	8008482 <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008552:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008556:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	f003 0304 	and.w	r3, r3, #4
 8008562:	2b00      	cmp	r3, #0
 8008564:	f000 819c 	beq.w	80088a0 <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008568:	2300      	movs	r3, #0
 800856a:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800856e:	4b4e      	ldr	r3, [pc, #312]	@ (80086a8 <HAL_RCC_OscConfig+0x98c>)
 8008570:	69db      	ldr	r3, [r3, #28]
 8008572:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008576:	2b00      	cmp	r3, #0
 8008578:	d116      	bne.n	80085a8 <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800857a:	4b4b      	ldr	r3, [pc, #300]	@ (80086a8 <HAL_RCC_OscConfig+0x98c>)
 800857c:	69db      	ldr	r3, [r3, #28]
 800857e:	4a4a      	ldr	r2, [pc, #296]	@ (80086a8 <HAL_RCC_OscConfig+0x98c>)
 8008580:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008584:	61d3      	str	r3, [r2, #28]
 8008586:	4b48      	ldr	r3, [pc, #288]	@ (80086a8 <HAL_RCC_OscConfig+0x98c>)
 8008588:	69db      	ldr	r3, [r3, #28]
 800858a:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 800858e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008592:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8008596:	601a      	str	r2, [r3, #0]
 8008598:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800859c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80085a0:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80085a2:	2301      	movs	r3, #1
 80085a4:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80085a8:	4b41      	ldr	r3, [pc, #260]	@ (80086b0 <HAL_RCC_OscConfig+0x994>)
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d11a      	bne.n	80085ea <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80085b4:	4b3e      	ldr	r3, [pc, #248]	@ (80086b0 <HAL_RCC_OscConfig+0x994>)
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	4a3d      	ldr	r2, [pc, #244]	@ (80086b0 <HAL_RCC_OscConfig+0x994>)
 80085ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80085be:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80085c0:	f7fb ff54 	bl	800446c <HAL_GetTick>
 80085c4:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80085c8:	e009      	b.n	80085de <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80085ca:	f7fb ff4f 	bl	800446c <HAL_GetTick>
 80085ce:	4602      	mov	r2, r0
 80085d0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80085d4:	1ad3      	subs	r3, r2, r3
 80085d6:	2b64      	cmp	r3, #100	@ 0x64
 80085d8:	d901      	bls.n	80085de <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 80085da:	2303      	movs	r3, #3
 80085dc:	e3bb      	b.n	8008d56 <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80085de:	4b34      	ldr	r3, [pc, #208]	@ (80086b0 <HAL_RCC_OscConfig+0x994>)
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d0ef      	beq.n	80085ca <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80085ea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80085ee:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	689b      	ldr	r3, [r3, #8]
 80085f6:	2b01      	cmp	r3, #1
 80085f8:	d106      	bne.n	8008608 <HAL_RCC_OscConfig+0x8ec>
 80085fa:	4b2b      	ldr	r3, [pc, #172]	@ (80086a8 <HAL_RCC_OscConfig+0x98c>)
 80085fc:	6a1b      	ldr	r3, [r3, #32]
 80085fe:	4a2a      	ldr	r2, [pc, #168]	@ (80086a8 <HAL_RCC_OscConfig+0x98c>)
 8008600:	f043 0301 	orr.w	r3, r3, #1
 8008604:	6213      	str	r3, [r2, #32]
 8008606:	e035      	b.n	8008674 <HAL_RCC_OscConfig+0x958>
 8008608:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800860c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	689b      	ldr	r3, [r3, #8]
 8008614:	2b00      	cmp	r3, #0
 8008616:	d10c      	bne.n	8008632 <HAL_RCC_OscConfig+0x916>
 8008618:	4b23      	ldr	r3, [pc, #140]	@ (80086a8 <HAL_RCC_OscConfig+0x98c>)
 800861a:	6a1b      	ldr	r3, [r3, #32]
 800861c:	4a22      	ldr	r2, [pc, #136]	@ (80086a8 <HAL_RCC_OscConfig+0x98c>)
 800861e:	f023 0301 	bic.w	r3, r3, #1
 8008622:	6213      	str	r3, [r2, #32]
 8008624:	4b20      	ldr	r3, [pc, #128]	@ (80086a8 <HAL_RCC_OscConfig+0x98c>)
 8008626:	6a1b      	ldr	r3, [r3, #32]
 8008628:	4a1f      	ldr	r2, [pc, #124]	@ (80086a8 <HAL_RCC_OscConfig+0x98c>)
 800862a:	f023 0304 	bic.w	r3, r3, #4
 800862e:	6213      	str	r3, [r2, #32]
 8008630:	e020      	b.n	8008674 <HAL_RCC_OscConfig+0x958>
 8008632:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008636:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	689b      	ldr	r3, [r3, #8]
 800863e:	2b05      	cmp	r3, #5
 8008640:	d10c      	bne.n	800865c <HAL_RCC_OscConfig+0x940>
 8008642:	4b19      	ldr	r3, [pc, #100]	@ (80086a8 <HAL_RCC_OscConfig+0x98c>)
 8008644:	6a1b      	ldr	r3, [r3, #32]
 8008646:	4a18      	ldr	r2, [pc, #96]	@ (80086a8 <HAL_RCC_OscConfig+0x98c>)
 8008648:	f043 0304 	orr.w	r3, r3, #4
 800864c:	6213      	str	r3, [r2, #32]
 800864e:	4b16      	ldr	r3, [pc, #88]	@ (80086a8 <HAL_RCC_OscConfig+0x98c>)
 8008650:	6a1b      	ldr	r3, [r3, #32]
 8008652:	4a15      	ldr	r2, [pc, #84]	@ (80086a8 <HAL_RCC_OscConfig+0x98c>)
 8008654:	f043 0301 	orr.w	r3, r3, #1
 8008658:	6213      	str	r3, [r2, #32]
 800865a:	e00b      	b.n	8008674 <HAL_RCC_OscConfig+0x958>
 800865c:	4b12      	ldr	r3, [pc, #72]	@ (80086a8 <HAL_RCC_OscConfig+0x98c>)
 800865e:	6a1b      	ldr	r3, [r3, #32]
 8008660:	4a11      	ldr	r2, [pc, #68]	@ (80086a8 <HAL_RCC_OscConfig+0x98c>)
 8008662:	f023 0301 	bic.w	r3, r3, #1
 8008666:	6213      	str	r3, [r2, #32]
 8008668:	4b0f      	ldr	r3, [pc, #60]	@ (80086a8 <HAL_RCC_OscConfig+0x98c>)
 800866a:	6a1b      	ldr	r3, [r3, #32]
 800866c:	4a0e      	ldr	r2, [pc, #56]	@ (80086a8 <HAL_RCC_OscConfig+0x98c>)
 800866e:	f023 0304 	bic.w	r3, r3, #4
 8008672:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008674:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008678:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	689b      	ldr	r3, [r3, #8]
 8008680:	2b00      	cmp	r3, #0
 8008682:	f000 8085 	beq.w	8008790 <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008686:	f7fb fef1 	bl	800446c <HAL_GetTick>
 800868a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800868e:	e011      	b.n	80086b4 <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008690:	f7fb feec 	bl	800446c <HAL_GetTick>
 8008694:	4602      	mov	r2, r0
 8008696:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800869a:	1ad3      	subs	r3, r2, r3
 800869c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80086a0:	4293      	cmp	r3, r2
 80086a2:	d907      	bls.n	80086b4 <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 80086a4:	2303      	movs	r3, #3
 80086a6:	e356      	b.n	8008d56 <HAL_RCC_OscConfig+0x103a>
 80086a8:	40021000 	.word	0x40021000
 80086ac:	10908120 	.word	0x10908120
 80086b0:	40007000 	.word	0x40007000
 80086b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80086b8:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80086bc:	2202      	movs	r2, #2
 80086be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80086c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80086c4:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	fa93 f2a3 	rbit	r2, r3
 80086ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80086d2:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80086d6:	601a      	str	r2, [r3, #0]
 80086d8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80086dc:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80086e0:	2202      	movs	r2, #2
 80086e2:	601a      	str	r2, [r3, #0]
 80086e4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80086e8:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	fa93 f2a3 	rbit	r2, r3
 80086f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80086f6:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80086fa:	601a      	str	r2, [r3, #0]
  return result;
 80086fc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008700:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8008704:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008706:	fab3 f383 	clz	r3, r3
 800870a:	b2db      	uxtb	r3, r3
 800870c:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8008710:	b2db      	uxtb	r3, r3
 8008712:	2b00      	cmp	r3, #0
 8008714:	d102      	bne.n	800871c <HAL_RCC_OscConfig+0xa00>
 8008716:	4b98      	ldr	r3, [pc, #608]	@ (8008978 <HAL_RCC_OscConfig+0xc5c>)
 8008718:	6a1b      	ldr	r3, [r3, #32]
 800871a:	e013      	b.n	8008744 <HAL_RCC_OscConfig+0xa28>
 800871c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008720:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8008724:	2202      	movs	r2, #2
 8008726:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008728:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800872c:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	fa93 f2a3 	rbit	r2, r3
 8008736:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800873a:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 800873e:	601a      	str	r2, [r3, #0]
 8008740:	4b8d      	ldr	r3, [pc, #564]	@ (8008978 <HAL_RCC_OscConfig+0xc5c>)
 8008742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008744:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8008748:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800874c:	2102      	movs	r1, #2
 800874e:	6011      	str	r1, [r2, #0]
 8008750:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8008754:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8008758:	6812      	ldr	r2, [r2, #0]
 800875a:	fa92 f1a2 	rbit	r1, r2
 800875e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8008762:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8008766:	6011      	str	r1, [r2, #0]
  return result;
 8008768:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800876c:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8008770:	6812      	ldr	r2, [r2, #0]
 8008772:	fab2 f282 	clz	r2, r2
 8008776:	b2d2      	uxtb	r2, r2
 8008778:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800877c:	b2d2      	uxtb	r2, r2
 800877e:	f002 021f 	and.w	r2, r2, #31
 8008782:	2101      	movs	r1, #1
 8008784:	fa01 f202 	lsl.w	r2, r1, r2
 8008788:	4013      	ands	r3, r2
 800878a:	2b00      	cmp	r3, #0
 800878c:	d080      	beq.n	8008690 <HAL_RCC_OscConfig+0x974>
 800878e:	e07d      	b.n	800888c <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008790:	f7fb fe6c 	bl	800446c <HAL_GetTick>
 8008794:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008798:	e00b      	b.n	80087b2 <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800879a:	f7fb fe67 	bl	800446c <HAL_GetTick>
 800879e:	4602      	mov	r2, r0
 80087a0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80087a4:	1ad3      	subs	r3, r2, r3
 80087a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d901      	bls.n	80087b2 <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 80087ae:	2303      	movs	r3, #3
 80087b0:	e2d1      	b.n	8008d56 <HAL_RCC_OscConfig+0x103a>
 80087b2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80087b6:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80087ba:	2202      	movs	r2, #2
 80087bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80087be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80087c2:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	fa93 f2a3 	rbit	r2, r3
 80087cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80087d0:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80087d4:	601a      	str	r2, [r3, #0]
 80087d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80087da:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80087de:	2202      	movs	r2, #2
 80087e0:	601a      	str	r2, [r3, #0]
 80087e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80087e6:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	fa93 f2a3 	rbit	r2, r3
 80087f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80087f4:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80087f8:	601a      	str	r2, [r3, #0]
  return result;
 80087fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80087fe:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8008802:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008804:	fab3 f383 	clz	r3, r3
 8008808:	b2db      	uxtb	r3, r3
 800880a:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 800880e:	b2db      	uxtb	r3, r3
 8008810:	2b00      	cmp	r3, #0
 8008812:	d102      	bne.n	800881a <HAL_RCC_OscConfig+0xafe>
 8008814:	4b58      	ldr	r3, [pc, #352]	@ (8008978 <HAL_RCC_OscConfig+0xc5c>)
 8008816:	6a1b      	ldr	r3, [r3, #32]
 8008818:	e013      	b.n	8008842 <HAL_RCC_OscConfig+0xb26>
 800881a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800881e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8008822:	2202      	movs	r2, #2
 8008824:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008826:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800882a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	fa93 f2a3 	rbit	r2, r3
 8008834:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008838:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 800883c:	601a      	str	r2, [r3, #0]
 800883e:	4b4e      	ldr	r3, [pc, #312]	@ (8008978 <HAL_RCC_OscConfig+0xc5c>)
 8008840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008842:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8008846:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800884a:	2102      	movs	r1, #2
 800884c:	6011      	str	r1, [r2, #0]
 800884e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8008852:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8008856:	6812      	ldr	r2, [r2, #0]
 8008858:	fa92 f1a2 	rbit	r1, r2
 800885c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8008860:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8008864:	6011      	str	r1, [r2, #0]
  return result;
 8008866:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800886a:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 800886e:	6812      	ldr	r2, [r2, #0]
 8008870:	fab2 f282 	clz	r2, r2
 8008874:	b2d2      	uxtb	r2, r2
 8008876:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800887a:	b2d2      	uxtb	r2, r2
 800887c:	f002 021f 	and.w	r2, r2, #31
 8008880:	2101      	movs	r1, #1
 8008882:	fa01 f202 	lsl.w	r2, r1, r2
 8008886:	4013      	ands	r3, r2
 8008888:	2b00      	cmp	r3, #0
 800888a:	d186      	bne.n	800879a <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800888c:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8008890:	2b01      	cmp	r3, #1
 8008892:	d105      	bne.n	80088a0 <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008894:	4b38      	ldr	r3, [pc, #224]	@ (8008978 <HAL_RCC_OscConfig+0xc5c>)
 8008896:	69db      	ldr	r3, [r3, #28]
 8008898:	4a37      	ldr	r2, [pc, #220]	@ (8008978 <HAL_RCC_OscConfig+0xc5c>)
 800889a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800889e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80088a0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80088a4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	699b      	ldr	r3, [r3, #24]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	f000 8251 	beq.w	8008d54 <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80088b2:	4b31      	ldr	r3, [pc, #196]	@ (8008978 <HAL_RCC_OscConfig+0xc5c>)
 80088b4:	685b      	ldr	r3, [r3, #4]
 80088b6:	f003 030c 	and.w	r3, r3, #12
 80088ba:	2b08      	cmp	r3, #8
 80088bc:	f000 820f 	beq.w	8008cde <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80088c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80088c4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	699b      	ldr	r3, [r3, #24]
 80088cc:	2b02      	cmp	r3, #2
 80088ce:	f040 8165 	bne.w	8008b9c <HAL_RCC_OscConfig+0xe80>
 80088d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80088d6:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80088da:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80088de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80088e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80088e4:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	fa93 f2a3 	rbit	r2, r3
 80088ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80088f2:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80088f6:	601a      	str	r2, [r3, #0]
  return result;
 80088f8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80088fc:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8008900:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008902:	fab3 f383 	clz	r3, r3
 8008906:	b2db      	uxtb	r3, r3
 8008908:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800890c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8008910:	009b      	lsls	r3, r3, #2
 8008912:	461a      	mov	r2, r3
 8008914:	2300      	movs	r3, #0
 8008916:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008918:	f7fb fda8 	bl	800446c <HAL_GetTick>
 800891c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008920:	e009      	b.n	8008936 <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008922:	f7fb fda3 	bl	800446c <HAL_GetTick>
 8008926:	4602      	mov	r2, r0
 8008928:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800892c:	1ad3      	subs	r3, r2, r3
 800892e:	2b02      	cmp	r3, #2
 8008930:	d901      	bls.n	8008936 <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 8008932:	2303      	movs	r3, #3
 8008934:	e20f      	b.n	8008d56 <HAL_RCC_OscConfig+0x103a>
 8008936:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800893a:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800893e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8008942:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008944:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008948:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	fa93 f2a3 	rbit	r2, r3
 8008952:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008956:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800895a:	601a      	str	r2, [r3, #0]
  return result;
 800895c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008960:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8008964:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008966:	fab3 f383 	clz	r3, r3
 800896a:	b2db      	uxtb	r3, r3
 800896c:	2b3f      	cmp	r3, #63	@ 0x3f
 800896e:	d805      	bhi.n	800897c <HAL_RCC_OscConfig+0xc60>
 8008970:	4b01      	ldr	r3, [pc, #4]	@ (8008978 <HAL_RCC_OscConfig+0xc5c>)
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	e02a      	b.n	80089cc <HAL_RCC_OscConfig+0xcb0>
 8008976:	bf00      	nop
 8008978:	40021000 	.word	0x40021000
 800897c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008980:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8008984:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8008988:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800898a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800898e:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	fa93 f2a3 	rbit	r2, r3
 8008998:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800899c:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80089a0:	601a      	str	r2, [r3, #0]
 80089a2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80089a6:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80089aa:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80089ae:	601a      	str	r2, [r3, #0]
 80089b0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80089b4:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	fa93 f2a3 	rbit	r2, r3
 80089be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80089c2:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 80089c6:	601a      	str	r2, [r3, #0]
 80089c8:	4bca      	ldr	r3, [pc, #808]	@ (8008cf4 <HAL_RCC_OscConfig+0xfd8>)
 80089ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089cc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80089d0:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80089d4:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80089d8:	6011      	str	r1, [r2, #0]
 80089da:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80089de:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80089e2:	6812      	ldr	r2, [r2, #0]
 80089e4:	fa92 f1a2 	rbit	r1, r2
 80089e8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80089ec:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 80089f0:	6011      	str	r1, [r2, #0]
  return result;
 80089f2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80089f6:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 80089fa:	6812      	ldr	r2, [r2, #0]
 80089fc:	fab2 f282 	clz	r2, r2
 8008a00:	b2d2      	uxtb	r2, r2
 8008a02:	f042 0220 	orr.w	r2, r2, #32
 8008a06:	b2d2      	uxtb	r2, r2
 8008a08:	f002 021f 	and.w	r2, r2, #31
 8008a0c:	2101      	movs	r1, #1
 8008a0e:	fa01 f202 	lsl.w	r2, r1, r2
 8008a12:	4013      	ands	r3, r2
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d184      	bne.n	8008922 <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008a18:	4bb6      	ldr	r3, [pc, #728]	@ (8008cf4 <HAL_RCC_OscConfig+0xfd8>)
 8008a1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a1c:	f023 020f 	bic.w	r2, r3, #15
 8008a20:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008a24:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a2c:	49b1      	ldr	r1, [pc, #708]	@ (8008cf4 <HAL_RCC_OscConfig+0xfd8>)
 8008a2e:	4313      	orrs	r3, r2
 8008a30:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8008a32:	4bb0      	ldr	r3, [pc, #704]	@ (8008cf4 <HAL_RCC_OscConfig+0xfd8>)
 8008a34:	685b      	ldr	r3, [r3, #4]
 8008a36:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8008a3a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008a3e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	6a19      	ldr	r1, [r3, #32]
 8008a46:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008a4a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	69db      	ldr	r3, [r3, #28]
 8008a52:	430b      	orrs	r3, r1
 8008a54:	49a7      	ldr	r1, [pc, #668]	@ (8008cf4 <HAL_RCC_OscConfig+0xfd8>)
 8008a56:	4313      	orrs	r3, r2
 8008a58:	604b      	str	r3, [r1, #4]
 8008a5a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008a5e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8008a62:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008a66:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a68:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008a6c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	fa93 f2a3 	rbit	r2, r3
 8008a76:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008a7a:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8008a7e:	601a      	str	r2, [r3, #0]
  return result;
 8008a80:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008a84:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8008a88:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008a8a:	fab3 f383 	clz	r3, r3
 8008a8e:	b2db      	uxtb	r3, r3
 8008a90:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8008a94:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8008a98:	009b      	lsls	r3, r3, #2
 8008a9a:	461a      	mov	r2, r3
 8008a9c:	2301      	movs	r3, #1
 8008a9e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008aa0:	f7fb fce4 	bl	800446c <HAL_GetTick>
 8008aa4:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008aa8:	e009      	b.n	8008abe <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008aaa:	f7fb fcdf 	bl	800446c <HAL_GetTick>
 8008aae:	4602      	mov	r2, r0
 8008ab0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8008ab4:	1ad3      	subs	r3, r2, r3
 8008ab6:	2b02      	cmp	r3, #2
 8008ab8:	d901      	bls.n	8008abe <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 8008aba:	2303      	movs	r3, #3
 8008abc:	e14b      	b.n	8008d56 <HAL_RCC_OscConfig+0x103a>
 8008abe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008ac2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8008ac6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8008aca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008acc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008ad0:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	fa93 f2a3 	rbit	r2, r3
 8008ada:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008ade:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8008ae2:	601a      	str	r2, [r3, #0]
  return result;
 8008ae4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008ae8:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8008aec:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008aee:	fab3 f383 	clz	r3, r3
 8008af2:	b2db      	uxtb	r3, r3
 8008af4:	2b3f      	cmp	r3, #63	@ 0x3f
 8008af6:	d802      	bhi.n	8008afe <HAL_RCC_OscConfig+0xde2>
 8008af8:	4b7e      	ldr	r3, [pc, #504]	@ (8008cf4 <HAL_RCC_OscConfig+0xfd8>)
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	e027      	b.n	8008b4e <HAL_RCC_OscConfig+0xe32>
 8008afe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008b02:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8008b06:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8008b0a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b0c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008b10:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	fa93 f2a3 	rbit	r2, r3
 8008b1a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008b1e:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8008b22:	601a      	str	r2, [r3, #0]
 8008b24:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008b28:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8008b2c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8008b30:	601a      	str	r2, [r3, #0]
 8008b32:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008b36:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	fa93 f2a3 	rbit	r2, r3
 8008b40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008b44:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8008b48:	601a      	str	r2, [r3, #0]
 8008b4a:	4b6a      	ldr	r3, [pc, #424]	@ (8008cf4 <HAL_RCC_OscConfig+0xfd8>)
 8008b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b4e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8008b52:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8008b56:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8008b5a:	6011      	str	r1, [r2, #0]
 8008b5c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8008b60:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8008b64:	6812      	ldr	r2, [r2, #0]
 8008b66:	fa92 f1a2 	rbit	r1, r2
 8008b6a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8008b6e:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8008b72:	6011      	str	r1, [r2, #0]
  return result;
 8008b74:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8008b78:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8008b7c:	6812      	ldr	r2, [r2, #0]
 8008b7e:	fab2 f282 	clz	r2, r2
 8008b82:	b2d2      	uxtb	r2, r2
 8008b84:	f042 0220 	orr.w	r2, r2, #32
 8008b88:	b2d2      	uxtb	r2, r2
 8008b8a:	f002 021f 	and.w	r2, r2, #31
 8008b8e:	2101      	movs	r1, #1
 8008b90:	fa01 f202 	lsl.w	r2, r1, r2
 8008b94:	4013      	ands	r3, r2
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d087      	beq.n	8008aaa <HAL_RCC_OscConfig+0xd8e>
 8008b9a:	e0db      	b.n	8008d54 <HAL_RCC_OscConfig+0x1038>
 8008b9c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008ba0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8008ba4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008ba8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008baa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008bae:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	fa93 f2a3 	rbit	r2, r3
 8008bb8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008bbc:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8008bc0:	601a      	str	r2, [r3, #0]
  return result;
 8008bc2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008bc6:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8008bca:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008bcc:	fab3 f383 	clz	r3, r3
 8008bd0:	b2db      	uxtb	r3, r3
 8008bd2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8008bd6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8008bda:	009b      	lsls	r3, r3, #2
 8008bdc:	461a      	mov	r2, r3
 8008bde:	2300      	movs	r3, #0
 8008be0:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008be2:	f7fb fc43 	bl	800446c <HAL_GetTick>
 8008be6:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008bea:	e009      	b.n	8008c00 <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008bec:	f7fb fc3e 	bl	800446c <HAL_GetTick>
 8008bf0:	4602      	mov	r2, r0
 8008bf2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8008bf6:	1ad3      	subs	r3, r2, r3
 8008bf8:	2b02      	cmp	r3, #2
 8008bfa:	d901      	bls.n	8008c00 <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 8008bfc:	2303      	movs	r3, #3
 8008bfe:	e0aa      	b.n	8008d56 <HAL_RCC_OscConfig+0x103a>
 8008c00:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008c04:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8008c08:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8008c0c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c0e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008c12:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	fa93 f2a3 	rbit	r2, r3
 8008c1c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008c20:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8008c24:	601a      	str	r2, [r3, #0]
  return result;
 8008c26:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008c2a:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8008c2e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008c30:	fab3 f383 	clz	r3, r3
 8008c34:	b2db      	uxtb	r3, r3
 8008c36:	2b3f      	cmp	r3, #63	@ 0x3f
 8008c38:	d802      	bhi.n	8008c40 <HAL_RCC_OscConfig+0xf24>
 8008c3a:	4b2e      	ldr	r3, [pc, #184]	@ (8008cf4 <HAL_RCC_OscConfig+0xfd8>)
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	e027      	b.n	8008c90 <HAL_RCC_OscConfig+0xf74>
 8008c40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008c44:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8008c48:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8008c4c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c4e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008c52:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	fa93 f2a3 	rbit	r2, r3
 8008c5c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008c60:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8008c64:	601a      	str	r2, [r3, #0]
 8008c66:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008c6a:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8008c6e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8008c72:	601a      	str	r2, [r3, #0]
 8008c74:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008c78:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	fa93 f2a3 	rbit	r2, r3
 8008c82:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008c86:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8008c8a:	601a      	str	r2, [r3, #0]
 8008c8c:	4b19      	ldr	r3, [pc, #100]	@ (8008cf4 <HAL_RCC_OscConfig+0xfd8>)
 8008c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c90:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8008c94:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8008c98:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8008c9c:	6011      	str	r1, [r2, #0]
 8008c9e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8008ca2:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8008ca6:	6812      	ldr	r2, [r2, #0]
 8008ca8:	fa92 f1a2 	rbit	r1, r2
 8008cac:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8008cb0:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8008cb4:	6011      	str	r1, [r2, #0]
  return result;
 8008cb6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8008cba:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8008cbe:	6812      	ldr	r2, [r2, #0]
 8008cc0:	fab2 f282 	clz	r2, r2
 8008cc4:	b2d2      	uxtb	r2, r2
 8008cc6:	f042 0220 	orr.w	r2, r2, #32
 8008cca:	b2d2      	uxtb	r2, r2
 8008ccc:	f002 021f 	and.w	r2, r2, #31
 8008cd0:	2101      	movs	r1, #1
 8008cd2:	fa01 f202 	lsl.w	r2, r1, r2
 8008cd6:	4013      	ands	r3, r2
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d187      	bne.n	8008bec <HAL_RCC_OscConfig+0xed0>
 8008cdc:	e03a      	b.n	8008d54 <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008cde:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008ce2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	699b      	ldr	r3, [r3, #24]
 8008cea:	2b01      	cmp	r3, #1
 8008cec:	d104      	bne.n	8008cf8 <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 8008cee:	2301      	movs	r3, #1
 8008cf0:	e031      	b.n	8008d56 <HAL_RCC_OscConfig+0x103a>
 8008cf2:	bf00      	nop
 8008cf4:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8008cf8:	4b19      	ldr	r3, [pc, #100]	@ (8008d60 <HAL_RCC_OscConfig+0x1044>)
 8008cfa:	685b      	ldr	r3, [r3, #4]
 8008cfc:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8008d00:	4b17      	ldr	r3, [pc, #92]	@ (8008d60 <HAL_RCC_OscConfig+0x1044>)
 8008d02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d04:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8008d08:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8008d0c:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8008d10:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008d14:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	69db      	ldr	r3, [r3, #28]
 8008d1c:	429a      	cmp	r2, r3
 8008d1e:	d117      	bne.n	8008d50 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8008d20:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8008d24:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8008d28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008d2c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8008d34:	429a      	cmp	r2, r3
 8008d36:	d10b      	bne.n	8008d50 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8008d38:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8008d3c:	f003 020f 	and.w	r2, r3, #15
 8008d40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8008d44:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8008d4c:	429a      	cmp	r2, r3
 8008d4e:	d001      	beq.n	8008d54 <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8008d50:	2301      	movs	r3, #1
 8008d52:	e000      	b.n	8008d56 <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 8008d54:	2300      	movs	r3, #0
}
 8008d56:	4618      	mov	r0, r3
 8008d58:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	bd80      	pop	{r7, pc}
 8008d60:	40021000 	.word	0x40021000

08008d64 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008d64:	b580      	push	{r7, lr}
 8008d66:	b09e      	sub	sp, #120	@ 0x78
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]
 8008d6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8008d6e:	2300      	movs	r3, #0
 8008d70:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d101      	bne.n	8008d7c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008d78:	2301      	movs	r3, #1
 8008d7a:	e154      	b.n	8009026 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008d7c:	4b89      	ldr	r3, [pc, #548]	@ (8008fa4 <HAL_RCC_ClockConfig+0x240>)
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	f003 0307 	and.w	r3, r3, #7
 8008d84:	683a      	ldr	r2, [r7, #0]
 8008d86:	429a      	cmp	r2, r3
 8008d88:	d910      	bls.n	8008dac <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008d8a:	4b86      	ldr	r3, [pc, #536]	@ (8008fa4 <HAL_RCC_ClockConfig+0x240>)
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	f023 0207 	bic.w	r2, r3, #7
 8008d92:	4984      	ldr	r1, [pc, #528]	@ (8008fa4 <HAL_RCC_ClockConfig+0x240>)
 8008d94:	683b      	ldr	r3, [r7, #0]
 8008d96:	4313      	orrs	r3, r2
 8008d98:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008d9a:	4b82      	ldr	r3, [pc, #520]	@ (8008fa4 <HAL_RCC_ClockConfig+0x240>)
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	f003 0307 	and.w	r3, r3, #7
 8008da2:	683a      	ldr	r2, [r7, #0]
 8008da4:	429a      	cmp	r2, r3
 8008da6:	d001      	beq.n	8008dac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008da8:	2301      	movs	r3, #1
 8008daa:	e13c      	b.n	8009026 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	f003 0302 	and.w	r3, r3, #2
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d008      	beq.n	8008dca <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008db8:	4b7b      	ldr	r3, [pc, #492]	@ (8008fa8 <HAL_RCC_ClockConfig+0x244>)
 8008dba:	685b      	ldr	r3, [r3, #4]
 8008dbc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	689b      	ldr	r3, [r3, #8]
 8008dc4:	4978      	ldr	r1, [pc, #480]	@ (8008fa8 <HAL_RCC_ClockConfig+0x244>)
 8008dc6:	4313      	orrs	r3, r2
 8008dc8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	f003 0301 	and.w	r3, r3, #1
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	f000 80cd 	beq.w	8008f72 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	685b      	ldr	r3, [r3, #4]
 8008ddc:	2b01      	cmp	r3, #1
 8008dde:	d137      	bne.n	8008e50 <HAL_RCC_ClockConfig+0xec>
 8008de0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8008de4:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008de6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008de8:	fa93 f3a3 	rbit	r3, r3
 8008dec:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8008dee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008df0:	fab3 f383 	clz	r3, r3
 8008df4:	b2db      	uxtb	r3, r3
 8008df6:	2b3f      	cmp	r3, #63	@ 0x3f
 8008df8:	d802      	bhi.n	8008e00 <HAL_RCC_ClockConfig+0x9c>
 8008dfa:	4b6b      	ldr	r3, [pc, #428]	@ (8008fa8 <HAL_RCC_ClockConfig+0x244>)
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	e00f      	b.n	8008e20 <HAL_RCC_ClockConfig+0xbc>
 8008e00:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8008e04:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008e06:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008e08:	fa93 f3a3 	rbit	r3, r3
 8008e0c:	667b      	str	r3, [r7, #100]	@ 0x64
 8008e0e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8008e12:	663b      	str	r3, [r7, #96]	@ 0x60
 8008e14:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008e16:	fa93 f3a3 	rbit	r3, r3
 8008e1a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008e1c:	4b62      	ldr	r3, [pc, #392]	@ (8008fa8 <HAL_RCC_ClockConfig+0x244>)
 8008e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e20:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8008e24:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008e26:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008e28:	fa92 f2a2 	rbit	r2, r2
 8008e2c:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8008e2e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008e30:	fab2 f282 	clz	r2, r2
 8008e34:	b2d2      	uxtb	r2, r2
 8008e36:	f042 0220 	orr.w	r2, r2, #32
 8008e3a:	b2d2      	uxtb	r2, r2
 8008e3c:	f002 021f 	and.w	r2, r2, #31
 8008e40:	2101      	movs	r1, #1
 8008e42:	fa01 f202 	lsl.w	r2, r1, r2
 8008e46:	4013      	ands	r3, r2
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d171      	bne.n	8008f30 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8008e4c:	2301      	movs	r3, #1
 8008e4e:	e0ea      	b.n	8009026 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	685b      	ldr	r3, [r3, #4]
 8008e54:	2b02      	cmp	r3, #2
 8008e56:	d137      	bne.n	8008ec8 <HAL_RCC_ClockConfig+0x164>
 8008e58:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008e5c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008e5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008e60:	fa93 f3a3 	rbit	r3, r3
 8008e64:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8008e66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008e68:	fab3 f383 	clz	r3, r3
 8008e6c:	b2db      	uxtb	r3, r3
 8008e6e:	2b3f      	cmp	r3, #63	@ 0x3f
 8008e70:	d802      	bhi.n	8008e78 <HAL_RCC_ClockConfig+0x114>
 8008e72:	4b4d      	ldr	r3, [pc, #308]	@ (8008fa8 <HAL_RCC_ClockConfig+0x244>)
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	e00f      	b.n	8008e98 <HAL_RCC_ClockConfig+0x134>
 8008e78:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008e7c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008e7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e80:	fa93 f3a3 	rbit	r3, r3
 8008e84:	647b      	str	r3, [r7, #68]	@ 0x44
 8008e86:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008e8a:	643b      	str	r3, [r7, #64]	@ 0x40
 8008e8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e8e:	fa93 f3a3 	rbit	r3, r3
 8008e92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008e94:	4b44      	ldr	r3, [pc, #272]	@ (8008fa8 <HAL_RCC_ClockConfig+0x244>)
 8008e96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e98:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8008e9c:	63ba      	str	r2, [r7, #56]	@ 0x38
 8008e9e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008ea0:	fa92 f2a2 	rbit	r2, r2
 8008ea4:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8008ea6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008ea8:	fab2 f282 	clz	r2, r2
 8008eac:	b2d2      	uxtb	r2, r2
 8008eae:	f042 0220 	orr.w	r2, r2, #32
 8008eb2:	b2d2      	uxtb	r2, r2
 8008eb4:	f002 021f 	and.w	r2, r2, #31
 8008eb8:	2101      	movs	r1, #1
 8008eba:	fa01 f202 	lsl.w	r2, r1, r2
 8008ebe:	4013      	ands	r3, r2
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d135      	bne.n	8008f30 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8008ec4:	2301      	movs	r3, #1
 8008ec6:	e0ae      	b.n	8009026 <HAL_RCC_ClockConfig+0x2c2>
 8008ec8:	2302      	movs	r3, #2
 8008eca:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ecc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ece:	fa93 f3a3 	rbit	r3, r3
 8008ed2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8008ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008ed6:	fab3 f383 	clz	r3, r3
 8008eda:	b2db      	uxtb	r3, r3
 8008edc:	2b3f      	cmp	r3, #63	@ 0x3f
 8008ede:	d802      	bhi.n	8008ee6 <HAL_RCC_ClockConfig+0x182>
 8008ee0:	4b31      	ldr	r3, [pc, #196]	@ (8008fa8 <HAL_RCC_ClockConfig+0x244>)
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	e00d      	b.n	8008f02 <HAL_RCC_ClockConfig+0x19e>
 8008ee6:	2302      	movs	r3, #2
 8008ee8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008eea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008eec:	fa93 f3a3 	rbit	r3, r3
 8008ef0:	627b      	str	r3, [r7, #36]	@ 0x24
 8008ef2:	2302      	movs	r3, #2
 8008ef4:	623b      	str	r3, [r7, #32]
 8008ef6:	6a3b      	ldr	r3, [r7, #32]
 8008ef8:	fa93 f3a3 	rbit	r3, r3
 8008efc:	61fb      	str	r3, [r7, #28]
 8008efe:	4b2a      	ldr	r3, [pc, #168]	@ (8008fa8 <HAL_RCC_ClockConfig+0x244>)
 8008f00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f02:	2202      	movs	r2, #2
 8008f04:	61ba      	str	r2, [r7, #24]
 8008f06:	69ba      	ldr	r2, [r7, #24]
 8008f08:	fa92 f2a2 	rbit	r2, r2
 8008f0c:	617a      	str	r2, [r7, #20]
  return result;
 8008f0e:	697a      	ldr	r2, [r7, #20]
 8008f10:	fab2 f282 	clz	r2, r2
 8008f14:	b2d2      	uxtb	r2, r2
 8008f16:	f042 0220 	orr.w	r2, r2, #32
 8008f1a:	b2d2      	uxtb	r2, r2
 8008f1c:	f002 021f 	and.w	r2, r2, #31
 8008f20:	2101      	movs	r1, #1
 8008f22:	fa01 f202 	lsl.w	r2, r1, r2
 8008f26:	4013      	ands	r3, r2
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d101      	bne.n	8008f30 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8008f2c:	2301      	movs	r3, #1
 8008f2e:	e07a      	b.n	8009026 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008f30:	4b1d      	ldr	r3, [pc, #116]	@ (8008fa8 <HAL_RCC_ClockConfig+0x244>)
 8008f32:	685b      	ldr	r3, [r3, #4]
 8008f34:	f023 0203 	bic.w	r2, r3, #3
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	685b      	ldr	r3, [r3, #4]
 8008f3c:	491a      	ldr	r1, [pc, #104]	@ (8008fa8 <HAL_RCC_ClockConfig+0x244>)
 8008f3e:	4313      	orrs	r3, r2
 8008f40:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008f42:	f7fb fa93 	bl	800446c <HAL_GetTick>
 8008f46:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008f48:	e00a      	b.n	8008f60 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008f4a:	f7fb fa8f 	bl	800446c <HAL_GetTick>
 8008f4e:	4602      	mov	r2, r0
 8008f50:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008f52:	1ad3      	subs	r3, r2, r3
 8008f54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008f58:	4293      	cmp	r3, r2
 8008f5a:	d901      	bls.n	8008f60 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8008f5c:	2303      	movs	r3, #3
 8008f5e:	e062      	b.n	8009026 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008f60:	4b11      	ldr	r3, [pc, #68]	@ (8008fa8 <HAL_RCC_ClockConfig+0x244>)
 8008f62:	685b      	ldr	r3, [r3, #4]
 8008f64:	f003 020c 	and.w	r2, r3, #12
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	685b      	ldr	r3, [r3, #4]
 8008f6c:	009b      	lsls	r3, r3, #2
 8008f6e:	429a      	cmp	r2, r3
 8008f70:	d1eb      	bne.n	8008f4a <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008f72:	4b0c      	ldr	r3, [pc, #48]	@ (8008fa4 <HAL_RCC_ClockConfig+0x240>)
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	f003 0307 	and.w	r3, r3, #7
 8008f7a:	683a      	ldr	r2, [r7, #0]
 8008f7c:	429a      	cmp	r2, r3
 8008f7e:	d215      	bcs.n	8008fac <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008f80:	4b08      	ldr	r3, [pc, #32]	@ (8008fa4 <HAL_RCC_ClockConfig+0x240>)
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	f023 0207 	bic.w	r2, r3, #7
 8008f88:	4906      	ldr	r1, [pc, #24]	@ (8008fa4 <HAL_RCC_ClockConfig+0x240>)
 8008f8a:	683b      	ldr	r3, [r7, #0]
 8008f8c:	4313      	orrs	r3, r2
 8008f8e:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008f90:	4b04      	ldr	r3, [pc, #16]	@ (8008fa4 <HAL_RCC_ClockConfig+0x240>)
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	f003 0307 	and.w	r3, r3, #7
 8008f98:	683a      	ldr	r2, [r7, #0]
 8008f9a:	429a      	cmp	r2, r3
 8008f9c:	d006      	beq.n	8008fac <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8008f9e:	2301      	movs	r3, #1
 8008fa0:	e041      	b.n	8009026 <HAL_RCC_ClockConfig+0x2c2>
 8008fa2:	bf00      	nop
 8008fa4:	40022000 	.word	0x40022000
 8008fa8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	f003 0304 	and.w	r3, r3, #4
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d008      	beq.n	8008fca <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008fb8:	4b1d      	ldr	r3, [pc, #116]	@ (8009030 <HAL_RCC_ClockConfig+0x2cc>)
 8008fba:	685b      	ldr	r3, [r3, #4]
 8008fbc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	68db      	ldr	r3, [r3, #12]
 8008fc4:	491a      	ldr	r1, [pc, #104]	@ (8009030 <HAL_RCC_ClockConfig+0x2cc>)
 8008fc6:	4313      	orrs	r3, r2
 8008fc8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	f003 0308 	and.w	r3, r3, #8
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d009      	beq.n	8008fea <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008fd6:	4b16      	ldr	r3, [pc, #88]	@ (8009030 <HAL_RCC_ClockConfig+0x2cc>)
 8008fd8:	685b      	ldr	r3, [r3, #4]
 8008fda:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	691b      	ldr	r3, [r3, #16]
 8008fe2:	00db      	lsls	r3, r3, #3
 8008fe4:	4912      	ldr	r1, [pc, #72]	@ (8009030 <HAL_RCC_ClockConfig+0x2cc>)
 8008fe6:	4313      	orrs	r3, r2
 8008fe8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8008fea:	f000 f829 	bl	8009040 <HAL_RCC_GetSysClockFreq>
 8008fee:	4601      	mov	r1, r0
 8008ff0:	4b0f      	ldr	r3, [pc, #60]	@ (8009030 <HAL_RCC_ClockConfig+0x2cc>)
 8008ff2:	685b      	ldr	r3, [r3, #4]
 8008ff4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008ff8:	22f0      	movs	r2, #240	@ 0xf0
 8008ffa:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ffc:	693a      	ldr	r2, [r7, #16]
 8008ffe:	fa92 f2a2 	rbit	r2, r2
 8009002:	60fa      	str	r2, [r7, #12]
  return result;
 8009004:	68fa      	ldr	r2, [r7, #12]
 8009006:	fab2 f282 	clz	r2, r2
 800900a:	b2d2      	uxtb	r2, r2
 800900c:	40d3      	lsrs	r3, r2
 800900e:	4a09      	ldr	r2, [pc, #36]	@ (8009034 <HAL_RCC_ClockConfig+0x2d0>)
 8009010:	5cd3      	ldrb	r3, [r2, r3]
 8009012:	fa21 f303 	lsr.w	r3, r1, r3
 8009016:	4a08      	ldr	r2, [pc, #32]	@ (8009038 <HAL_RCC_ClockConfig+0x2d4>)
 8009018:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800901a:	4b08      	ldr	r3, [pc, #32]	@ (800903c <HAL_RCC_ClockConfig+0x2d8>)
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	4618      	mov	r0, r3
 8009020:	f7fa ffc2 	bl	8003fa8 <HAL_InitTick>
  
  return HAL_OK;
 8009024:	2300      	movs	r3, #0
}
 8009026:	4618      	mov	r0, r3
 8009028:	3778      	adds	r7, #120	@ 0x78
 800902a:	46bd      	mov	sp, r7
 800902c:	bd80      	pop	{r7, pc}
 800902e:	bf00      	nop
 8009030:	40021000 	.word	0x40021000
 8009034:	08012550 	.word	0x08012550
 8009038:	20000004 	.word	0x20000004
 800903c:	20000008 	.word	0x20000008

08009040 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009040:	b480      	push	{r7}
 8009042:	b08b      	sub	sp, #44	@ 0x2c
 8009044:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8009046:	2300      	movs	r3, #0
 8009048:	61fb      	str	r3, [r7, #28]
 800904a:	2300      	movs	r3, #0
 800904c:	61bb      	str	r3, [r7, #24]
 800904e:	2300      	movs	r3, #0
 8009050:	627b      	str	r3, [r7, #36]	@ 0x24
 8009052:	2300      	movs	r3, #0
 8009054:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8009056:	2300      	movs	r3, #0
 8009058:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800905a:	4b2a      	ldr	r3, [pc, #168]	@ (8009104 <HAL_RCC_GetSysClockFreq+0xc4>)
 800905c:	685b      	ldr	r3, [r3, #4]
 800905e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8009060:	69fb      	ldr	r3, [r7, #28]
 8009062:	f003 030c 	and.w	r3, r3, #12
 8009066:	2b04      	cmp	r3, #4
 8009068:	d002      	beq.n	8009070 <HAL_RCC_GetSysClockFreq+0x30>
 800906a:	2b08      	cmp	r3, #8
 800906c:	d003      	beq.n	8009076 <HAL_RCC_GetSysClockFreq+0x36>
 800906e:	e03f      	b.n	80090f0 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8009070:	4b25      	ldr	r3, [pc, #148]	@ (8009108 <HAL_RCC_GetSysClockFreq+0xc8>)
 8009072:	623b      	str	r3, [r7, #32]
      break;
 8009074:	e03f      	b.n	80090f6 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8009076:	69fb      	ldr	r3, [r7, #28]
 8009078:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 800907c:	f44f 1270 	mov.w	r2, #3932160	@ 0x3c0000
 8009080:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009082:	68ba      	ldr	r2, [r7, #8]
 8009084:	fa92 f2a2 	rbit	r2, r2
 8009088:	607a      	str	r2, [r7, #4]
  return result;
 800908a:	687a      	ldr	r2, [r7, #4]
 800908c:	fab2 f282 	clz	r2, r2
 8009090:	b2d2      	uxtb	r2, r2
 8009092:	40d3      	lsrs	r3, r2
 8009094:	4a1d      	ldr	r2, [pc, #116]	@ (800910c <HAL_RCC_GetSysClockFreq+0xcc>)
 8009096:	5cd3      	ldrb	r3, [r2, r3]
 8009098:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800909a:	4b1a      	ldr	r3, [pc, #104]	@ (8009104 <HAL_RCC_GetSysClockFreq+0xc4>)
 800909c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800909e:	f003 030f 	and.w	r3, r3, #15
 80090a2:	220f      	movs	r2, #15
 80090a4:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80090a6:	693a      	ldr	r2, [r7, #16]
 80090a8:	fa92 f2a2 	rbit	r2, r2
 80090ac:	60fa      	str	r2, [r7, #12]
  return result;
 80090ae:	68fa      	ldr	r2, [r7, #12]
 80090b0:	fab2 f282 	clz	r2, r2
 80090b4:	b2d2      	uxtb	r2, r2
 80090b6:	40d3      	lsrs	r3, r2
 80090b8:	4a15      	ldr	r2, [pc, #84]	@ (8009110 <HAL_RCC_GetSysClockFreq+0xd0>)
 80090ba:	5cd3      	ldrb	r3, [r2, r3]
 80090bc:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80090be:	69fb      	ldr	r3, [r7, #28]
 80090c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d008      	beq.n	80090da <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80090c8:	4a0f      	ldr	r2, [pc, #60]	@ (8009108 <HAL_RCC_GetSysClockFreq+0xc8>)
 80090ca:	69bb      	ldr	r3, [r7, #24]
 80090cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80090d0:	697b      	ldr	r3, [r7, #20]
 80090d2:	fb02 f303 	mul.w	r3, r2, r3
 80090d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80090d8:	e007      	b.n	80090ea <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80090da:	4a0b      	ldr	r2, [pc, #44]	@ (8009108 <HAL_RCC_GetSysClockFreq+0xc8>)
 80090dc:	69bb      	ldr	r3, [r7, #24]
 80090de:	fbb2 f2f3 	udiv	r2, r2, r3
 80090e2:	697b      	ldr	r3, [r7, #20]
 80090e4:	fb02 f303 	mul.w	r3, r2, r3
 80090e8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80090ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090ec:	623b      	str	r3, [r7, #32]
      break;
 80090ee:	e002      	b.n	80090f6 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80090f0:	4b05      	ldr	r3, [pc, #20]	@ (8009108 <HAL_RCC_GetSysClockFreq+0xc8>)
 80090f2:	623b      	str	r3, [r7, #32]
      break;
 80090f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80090f6:	6a3b      	ldr	r3, [r7, #32]
}
 80090f8:	4618      	mov	r0, r3
 80090fa:	372c      	adds	r7, #44	@ 0x2c
 80090fc:	46bd      	mov	sp, r7
 80090fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009102:	4770      	bx	lr
 8009104:	40021000 	.word	0x40021000
 8009108:	007a1200 	.word	0x007a1200
 800910c:	08012568 	.word	0x08012568
 8009110:	08012578 	.word	0x08012578

08009114 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009114:	b480      	push	{r7}
 8009116:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009118:	4b03      	ldr	r3, [pc, #12]	@ (8009128 <HAL_RCC_GetHCLKFreq+0x14>)
 800911a:	681b      	ldr	r3, [r3, #0]
}
 800911c:	4618      	mov	r0, r3
 800911e:	46bd      	mov	sp, r7
 8009120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009124:	4770      	bx	lr
 8009126:	bf00      	nop
 8009128:	20000004 	.word	0x20000004

0800912c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800912c:	b580      	push	{r7, lr}
 800912e:	b082      	sub	sp, #8
 8009130:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8009132:	f7ff ffef 	bl	8009114 <HAL_RCC_GetHCLKFreq>
 8009136:	4601      	mov	r1, r0
 8009138:	4b0b      	ldr	r3, [pc, #44]	@ (8009168 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800913a:	685b      	ldr	r3, [r3, #4]
 800913c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009140:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8009144:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009146:	687a      	ldr	r2, [r7, #4]
 8009148:	fa92 f2a2 	rbit	r2, r2
 800914c:	603a      	str	r2, [r7, #0]
  return result;
 800914e:	683a      	ldr	r2, [r7, #0]
 8009150:	fab2 f282 	clz	r2, r2
 8009154:	b2d2      	uxtb	r2, r2
 8009156:	40d3      	lsrs	r3, r2
 8009158:	4a04      	ldr	r2, [pc, #16]	@ (800916c <HAL_RCC_GetPCLK1Freq+0x40>)
 800915a:	5cd3      	ldrb	r3, [r2, r3]
 800915c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8009160:	4618      	mov	r0, r3
 8009162:	3708      	adds	r7, #8
 8009164:	46bd      	mov	sp, r7
 8009166:	bd80      	pop	{r7, pc}
 8009168:	40021000 	.word	0x40021000
 800916c:	08012560 	.word	0x08012560

08009170 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009170:	b580      	push	{r7, lr}
 8009172:	b082      	sub	sp, #8
 8009174:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8009176:	f7ff ffcd 	bl	8009114 <HAL_RCC_GetHCLKFreq>
 800917a:	4601      	mov	r1, r0
 800917c:	4b0b      	ldr	r3, [pc, #44]	@ (80091ac <HAL_RCC_GetPCLK2Freq+0x3c>)
 800917e:	685b      	ldr	r3, [r3, #4]
 8009180:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8009184:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8009188:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800918a:	687a      	ldr	r2, [r7, #4]
 800918c:	fa92 f2a2 	rbit	r2, r2
 8009190:	603a      	str	r2, [r7, #0]
  return result;
 8009192:	683a      	ldr	r2, [r7, #0]
 8009194:	fab2 f282 	clz	r2, r2
 8009198:	b2d2      	uxtb	r2, r2
 800919a:	40d3      	lsrs	r3, r2
 800919c:	4a04      	ldr	r2, [pc, #16]	@ (80091b0 <HAL_RCC_GetPCLK2Freq+0x40>)
 800919e:	5cd3      	ldrb	r3, [r2, r3]
 80091a0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80091a4:	4618      	mov	r0, r3
 80091a6:	3708      	adds	r7, #8
 80091a8:	46bd      	mov	sp, r7
 80091aa:	bd80      	pop	{r7, pc}
 80091ac:	40021000 	.word	0x40021000
 80091b0:	08012560 	.word	0x08012560

080091b4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80091b4:	b480      	push	{r7}
 80091b6:	b083      	sub	sp, #12
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
 80091bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	220f      	movs	r2, #15
 80091c2:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80091c4:	4b12      	ldr	r3, [pc, #72]	@ (8009210 <HAL_RCC_GetClockConfig+0x5c>)
 80091c6:	685b      	ldr	r3, [r3, #4]
 80091c8:	f003 0203 	and.w	r2, r3, #3
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 80091d0:	4b0f      	ldr	r3, [pc, #60]	@ (8009210 <HAL_RCC_GetClockConfig+0x5c>)
 80091d2:	685b      	ldr	r3, [r3, #4]
 80091d4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 80091dc:	4b0c      	ldr	r3, [pc, #48]	@ (8009210 <HAL_RCC_GetClockConfig+0x5c>)
 80091de:	685b      	ldr	r3, [r3, #4]
 80091e0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80091e8:	4b09      	ldr	r3, [pc, #36]	@ (8009210 <HAL_RCC_GetClockConfig+0x5c>)
 80091ea:	685b      	ldr	r3, [r3, #4]
 80091ec:	08db      	lsrs	r3, r3, #3
 80091ee:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 80091f6:	4b07      	ldr	r3, [pc, #28]	@ (8009214 <HAL_RCC_GetClockConfig+0x60>)
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	f003 0207 	and.w	r2, r3, #7
 80091fe:	683b      	ldr	r3, [r7, #0]
 8009200:	601a      	str	r2, [r3, #0]
}
 8009202:	bf00      	nop
 8009204:	370c      	adds	r7, #12
 8009206:	46bd      	mov	sp, r7
 8009208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920c:	4770      	bx	lr
 800920e:	bf00      	nop
 8009210:	40021000 	.word	0x40021000
 8009214:	40022000 	.word	0x40022000

08009218 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009218:	b580      	push	{r7, lr}
 800921a:	b092      	sub	sp, #72	@ 0x48
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009220:	2300      	movs	r3, #0
 8009222:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8009224:	2300      	movs	r3, #0
 8009226:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8009228:	2300      	movs	r3, #0
 800922a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009236:	2b00      	cmp	r3, #0
 8009238:	f000 80d2 	beq.w	80093e0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800923c:	4b4d      	ldr	r3, [pc, #308]	@ (8009374 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800923e:	69db      	ldr	r3, [r3, #28]
 8009240:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009244:	2b00      	cmp	r3, #0
 8009246:	d10e      	bne.n	8009266 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009248:	4b4a      	ldr	r3, [pc, #296]	@ (8009374 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800924a:	69db      	ldr	r3, [r3, #28]
 800924c:	4a49      	ldr	r2, [pc, #292]	@ (8009374 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800924e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009252:	61d3      	str	r3, [r2, #28]
 8009254:	4b47      	ldr	r3, [pc, #284]	@ (8009374 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8009256:	69db      	ldr	r3, [r3, #28]
 8009258:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800925c:	60bb      	str	r3, [r7, #8]
 800925e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009260:	2301      	movs	r3, #1
 8009262:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009266:	4b44      	ldr	r3, [pc, #272]	@ (8009378 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800926e:	2b00      	cmp	r3, #0
 8009270:	d118      	bne.n	80092a4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009272:	4b41      	ldr	r3, [pc, #260]	@ (8009378 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	4a40      	ldr	r2, [pc, #256]	@ (8009378 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009278:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800927c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800927e:	f7fb f8f5 	bl	800446c <HAL_GetTick>
 8009282:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009284:	e008      	b.n	8009298 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009286:	f7fb f8f1 	bl	800446c <HAL_GetTick>
 800928a:	4602      	mov	r2, r0
 800928c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800928e:	1ad3      	subs	r3, r2, r3
 8009290:	2b64      	cmp	r3, #100	@ 0x64
 8009292:	d901      	bls.n	8009298 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8009294:	2303      	movs	r3, #3
 8009296:	e1d4      	b.n	8009642 <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009298:	4b37      	ldr	r3, [pc, #220]	@ (8009378 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d0f0      	beq.n	8009286 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80092a4:	4b33      	ldr	r3, [pc, #204]	@ (8009374 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80092a6:	6a1b      	ldr	r3, [r3, #32]
 80092a8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80092ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80092ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	f000 8082 	beq.w	80093ba <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	685b      	ldr	r3, [r3, #4]
 80092ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80092be:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80092c0:	429a      	cmp	r2, r3
 80092c2:	d07a      	beq.n	80093ba <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80092c4:	4b2b      	ldr	r3, [pc, #172]	@ (8009374 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80092c6:	6a1b      	ldr	r3, [r3, #32]
 80092c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80092cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80092ce:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80092d2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80092d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092d6:	fa93 f3a3 	rbit	r3, r3
 80092da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80092dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80092de:	fab3 f383 	clz	r3, r3
 80092e2:	b2db      	uxtb	r3, r3
 80092e4:	461a      	mov	r2, r3
 80092e6:	4b25      	ldr	r3, [pc, #148]	@ (800937c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80092e8:	4413      	add	r3, r2
 80092ea:	009b      	lsls	r3, r3, #2
 80092ec:	461a      	mov	r2, r3
 80092ee:	2301      	movs	r3, #1
 80092f0:	6013      	str	r3, [r2, #0]
 80092f2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80092f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80092f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092fa:	fa93 f3a3 	rbit	r3, r3
 80092fe:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8009300:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009302:	fab3 f383 	clz	r3, r3
 8009306:	b2db      	uxtb	r3, r3
 8009308:	461a      	mov	r2, r3
 800930a:	4b1c      	ldr	r3, [pc, #112]	@ (800937c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800930c:	4413      	add	r3, r2
 800930e:	009b      	lsls	r3, r3, #2
 8009310:	461a      	mov	r2, r3
 8009312:	2300      	movs	r3, #0
 8009314:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8009316:	4a17      	ldr	r2, [pc, #92]	@ (8009374 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8009318:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800931a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800931c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800931e:	f003 0301 	and.w	r3, r3, #1
 8009322:	2b00      	cmp	r3, #0
 8009324:	d049      	beq.n	80093ba <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009326:	f7fb f8a1 	bl	800446c <HAL_GetTick>
 800932a:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800932c:	e00a      	b.n	8009344 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800932e:	f7fb f89d 	bl	800446c <HAL_GetTick>
 8009332:	4602      	mov	r2, r0
 8009334:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009336:	1ad3      	subs	r3, r2, r3
 8009338:	f241 3288 	movw	r2, #5000	@ 0x1388
 800933c:	4293      	cmp	r3, r2
 800933e:	d901      	bls.n	8009344 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8009340:	2303      	movs	r3, #3
 8009342:	e17e      	b.n	8009642 <HAL_RCCEx_PeriphCLKConfig+0x42a>
 8009344:	2302      	movs	r3, #2
 8009346:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800934a:	fa93 f3a3 	rbit	r3, r3
 800934e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009350:	2302      	movs	r3, #2
 8009352:	623b      	str	r3, [r7, #32]
 8009354:	6a3b      	ldr	r3, [r7, #32]
 8009356:	fa93 f3a3 	rbit	r3, r3
 800935a:	61fb      	str	r3, [r7, #28]
  return result;
 800935c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800935e:	fab3 f383 	clz	r3, r3
 8009362:	b2db      	uxtb	r3, r3
 8009364:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8009368:	b2db      	uxtb	r3, r3
 800936a:	2b00      	cmp	r3, #0
 800936c:	d108      	bne.n	8009380 <HAL_RCCEx_PeriphCLKConfig+0x168>
 800936e:	4b01      	ldr	r3, [pc, #4]	@ (8009374 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8009370:	6a1b      	ldr	r3, [r3, #32]
 8009372:	e00d      	b.n	8009390 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8009374:	40021000 	.word	0x40021000
 8009378:	40007000 	.word	0x40007000
 800937c:	10908100 	.word	0x10908100
 8009380:	2302      	movs	r3, #2
 8009382:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009384:	69bb      	ldr	r3, [r7, #24]
 8009386:	fa93 f3a3 	rbit	r3, r3
 800938a:	617b      	str	r3, [r7, #20]
 800938c:	4b9a      	ldr	r3, [pc, #616]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800938e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009390:	2202      	movs	r2, #2
 8009392:	613a      	str	r2, [r7, #16]
 8009394:	693a      	ldr	r2, [r7, #16]
 8009396:	fa92 f2a2 	rbit	r2, r2
 800939a:	60fa      	str	r2, [r7, #12]
  return result;
 800939c:	68fa      	ldr	r2, [r7, #12]
 800939e:	fab2 f282 	clz	r2, r2
 80093a2:	b2d2      	uxtb	r2, r2
 80093a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80093a8:	b2d2      	uxtb	r2, r2
 80093aa:	f002 021f 	and.w	r2, r2, #31
 80093ae:	2101      	movs	r1, #1
 80093b0:	fa01 f202 	lsl.w	r2, r1, r2
 80093b4:	4013      	ands	r3, r2
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d0b9      	beq.n	800932e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80093ba:	4b8f      	ldr	r3, [pc, #572]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80093bc:	6a1b      	ldr	r3, [r3, #32]
 80093be:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	685b      	ldr	r3, [r3, #4]
 80093c6:	498c      	ldr	r1, [pc, #560]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80093c8:	4313      	orrs	r3, r2
 80093ca:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80093cc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80093d0:	2b01      	cmp	r3, #1
 80093d2:	d105      	bne.n	80093e0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80093d4:	4b88      	ldr	r3, [pc, #544]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80093d6:	69db      	ldr	r3, [r3, #28]
 80093d8:	4a87      	ldr	r2, [pc, #540]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80093da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80093de:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	f003 0301 	and.w	r3, r3, #1
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d008      	beq.n	80093fe <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80093ec:	4b82      	ldr	r3, [pc, #520]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80093ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093f0:	f023 0203 	bic.w	r2, r3, #3
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	689b      	ldr	r3, [r3, #8]
 80093f8:	497f      	ldr	r1, [pc, #508]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80093fa:	4313      	orrs	r3, r2
 80093fc:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	f003 0302 	and.w	r3, r3, #2
 8009406:	2b00      	cmp	r3, #0
 8009408:	d008      	beq.n	800941c <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800940a:	4b7b      	ldr	r3, [pc, #492]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800940c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800940e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	68db      	ldr	r3, [r3, #12]
 8009416:	4978      	ldr	r1, [pc, #480]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009418:	4313      	orrs	r3, r2
 800941a:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	f003 0304 	and.w	r3, r3, #4
 8009424:	2b00      	cmp	r3, #0
 8009426:	d008      	beq.n	800943a <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009428:	4b73      	ldr	r3, [pc, #460]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800942a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800942c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	691b      	ldr	r3, [r3, #16]
 8009434:	4970      	ldr	r1, [pc, #448]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009436:	4313      	orrs	r3, r2
 8009438:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	f003 0320 	and.w	r3, r3, #32
 8009442:	2b00      	cmp	r3, #0
 8009444:	d008      	beq.n	8009458 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009446:	4b6c      	ldr	r3, [pc, #432]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800944a:	f023 0210 	bic.w	r2, r3, #16
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	69db      	ldr	r3, [r3, #28]
 8009452:	4969      	ldr	r1, [pc, #420]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009454:	4313      	orrs	r3, r2
 8009456:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009460:	2b00      	cmp	r3, #0
 8009462:	d008      	beq.n	8009476 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8009464:	4b64      	ldr	r3, [pc, #400]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009466:	685b      	ldr	r3, [r3, #4]
 8009468:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009470:	4961      	ldr	r1, [pc, #388]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009472:	4313      	orrs	r3, r2
 8009474:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800947e:	2b00      	cmp	r3, #0
 8009480:	d008      	beq.n	8009494 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009482:	4b5d      	ldr	r3, [pc, #372]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009486:	f023 0220 	bic.w	r2, r3, #32
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	6a1b      	ldr	r3, [r3, #32]
 800948e:	495a      	ldr	r1, [pc, #360]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009490:	4313      	orrs	r3, r2
 8009492:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800949c:	2b00      	cmp	r3, #0
 800949e:	d008      	beq.n	80094b2 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80094a0:	4b55      	ldr	r3, [pc, #340]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094a4:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094ac:	4952      	ldr	r1, [pc, #328]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094ae:	4313      	orrs	r3, r2
 80094b0:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	f003 0308 	and.w	r3, r3, #8
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d008      	beq.n	80094d0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80094be:	4b4e      	ldr	r3, [pc, #312]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094c2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	695b      	ldr	r3, [r3, #20]
 80094ca:	494b      	ldr	r1, [pc, #300]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094cc:	4313      	orrs	r3, r2
 80094ce:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	f003 0310 	and.w	r3, r3, #16
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d008      	beq.n	80094ee <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80094dc:	4b46      	ldr	r3, [pc, #280]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094e0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	699b      	ldr	r3, [r3, #24]
 80094e8:	4943      	ldr	r1, [pc, #268]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094ea:	4313      	orrs	r3, r2
 80094ec:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d008      	beq.n	800950c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80094fa:	4b3f      	ldr	r3, [pc, #252]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094fc:	685b      	ldr	r3, [r3, #4]
 80094fe:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009506:	493c      	ldr	r1, [pc, #240]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009508:	4313      	orrs	r3, r2
 800950a:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009514:	2b00      	cmp	r3, #0
 8009516:	d008      	beq.n	800952a <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8009518:	4b37      	ldr	r3, [pc, #220]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800951a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800951c:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009524:	4934      	ldr	r1, [pc, #208]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009526:	4313      	orrs	r3, r2
 8009528:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009532:	2b00      	cmp	r3, #0
 8009534:	d008      	beq.n	8009548 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8009536:	4b30      	ldr	r3, [pc, #192]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009538:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800953a:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009542:	492d      	ldr	r1, [pc, #180]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009544:	4313      	orrs	r3, r2
 8009546:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009550:	2b00      	cmp	r3, #0
 8009552:	d008      	beq.n	8009566 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8009554:	4b28      	ldr	r3, [pc, #160]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009556:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009558:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009560:	4925      	ldr	r1, [pc, #148]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009562:	4313      	orrs	r3, r2
 8009564:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800956e:	2b00      	cmp	r3, #0
 8009570:	d008      	beq.n	8009584 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8009572:	4b21      	ldr	r3, [pc, #132]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009576:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800957e:	491e      	ldr	r1, [pc, #120]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009580:	4313      	orrs	r3, r2
 8009582:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800958c:	2b00      	cmp	r3, #0
 800958e:	d008      	beq.n	80095a2 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8009590:	4b19      	ldr	r3, [pc, #100]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009592:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009594:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800959c:	4916      	ldr	r1, [pc, #88]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800959e:	4313      	orrs	r3, r2
 80095a0:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d008      	beq.n	80095c0 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80095ae:	4b12      	ldr	r3, [pc, #72]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095b2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095ba:	490f      	ldr	r1, [pc, #60]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095bc:	4313      	orrs	r3, r2
 80095be:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d008      	beq.n	80095de <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80095cc:	4b0a      	ldr	r3, [pc, #40]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095d0:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095d8:	4907      	ldr	r1, [pc, #28]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095da:	4313      	orrs	r3, r2
 80095dc:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d00c      	beq.n	8009604 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80095ea:	4b03      	ldr	r3, [pc, #12]	@ (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095ee:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	e002      	b.n	80095fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80095f6:	bf00      	nop
 80095f8:	40021000 	.word	0x40021000
 80095fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80095fe:	4913      	ldr	r1, [pc, #76]	@ (800964c <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8009600:	4313      	orrs	r3, r2
 8009602:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800960c:	2b00      	cmp	r3, #0
 800960e:	d008      	beq.n	8009622 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8009610:	4b0e      	ldr	r3, [pc, #56]	@ (800964c <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8009612:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009614:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800961c:	490b      	ldr	r1, [pc, #44]	@ (800964c <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800961e:	4313      	orrs	r3, r2
 8009620:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800962a:	2b00      	cmp	r3, #0
 800962c:	d008      	beq.n	8009640 <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800962e:	4b07      	ldr	r3, [pc, #28]	@ (800964c <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8009630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009632:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800963a:	4904      	ldr	r1, [pc, #16]	@ (800964c <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800963c:	4313      	orrs	r3, r2
 800963e:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8009640:	2300      	movs	r3, #0
}
 8009642:	4618      	mov	r0, r3
 8009644:	3748      	adds	r7, #72	@ 0x48
 8009646:	46bd      	mov	sp, r7
 8009648:	bd80      	pop	{r7, pc}
 800964a:	bf00      	nop
 800964c:	40021000 	.word	0x40021000

08009650 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009650:	b580      	push	{r7, lr}
 8009652:	b084      	sub	sp, #16
 8009654:	af00      	add	r7, sp, #0
 8009656:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	2b00      	cmp	r3, #0
 800965c:	d101      	bne.n	8009662 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800965e:	2301      	movs	r3, #1
 8009660:	e09d      	b.n	800979e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009666:	2b00      	cmp	r3, #0
 8009668:	d108      	bne.n	800967c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	685b      	ldr	r3, [r3, #4]
 800966e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009672:	d009      	beq.n	8009688 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	2200      	movs	r2, #0
 8009678:	61da      	str	r2, [r3, #28]
 800967a:	e005      	b.n	8009688 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	2200      	movs	r2, #0
 8009680:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	2200      	movs	r2, #0
 8009686:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	2200      	movs	r2, #0
 800968c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009694:	b2db      	uxtb	r3, r3
 8009696:	2b00      	cmp	r3, #0
 8009698:	d106      	bne.n	80096a8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	2200      	movs	r2, #0
 800969e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80096a2:	6878      	ldr	r0, [r7, #4]
 80096a4:	f7fa f8d4 	bl	8003850 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	2202      	movs	r2, #2
 80096ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	681a      	ldr	r2, [r3, #0]
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80096be:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	68db      	ldr	r3, [r3, #12]
 80096c4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80096c8:	d902      	bls.n	80096d0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80096ca:	2300      	movs	r3, #0
 80096cc:	60fb      	str	r3, [r7, #12]
 80096ce:	e002      	b.n	80096d6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80096d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80096d4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	68db      	ldr	r3, [r3, #12]
 80096da:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80096de:	d007      	beq.n	80096f0 <HAL_SPI_Init+0xa0>
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	68db      	ldr	r3, [r3, #12]
 80096e4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80096e8:	d002      	beq.n	80096f0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	2200      	movs	r2, #0
 80096ee:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	685b      	ldr	r3, [r3, #4]
 80096f4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	689b      	ldr	r3, [r3, #8]
 80096fc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8009700:	431a      	orrs	r2, r3
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	691b      	ldr	r3, [r3, #16]
 8009706:	f003 0302 	and.w	r3, r3, #2
 800970a:	431a      	orrs	r2, r3
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	695b      	ldr	r3, [r3, #20]
 8009710:	f003 0301 	and.w	r3, r3, #1
 8009714:	431a      	orrs	r2, r3
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	699b      	ldr	r3, [r3, #24]
 800971a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800971e:	431a      	orrs	r2, r3
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	69db      	ldr	r3, [r3, #28]
 8009724:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009728:	431a      	orrs	r2, r3
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	6a1b      	ldr	r3, [r3, #32]
 800972e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009732:	ea42 0103 	orr.w	r1, r2, r3
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800973a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	430a      	orrs	r2, r1
 8009744:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	699b      	ldr	r3, [r3, #24]
 800974a:	0c1b      	lsrs	r3, r3, #16
 800974c:	f003 0204 	and.w	r2, r3, #4
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009754:	f003 0310 	and.w	r3, r3, #16
 8009758:	431a      	orrs	r2, r3
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800975e:	f003 0308 	and.w	r3, r3, #8
 8009762:	431a      	orrs	r2, r3
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	68db      	ldr	r3, [r3, #12]
 8009768:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800976c:	ea42 0103 	orr.w	r1, r2, r3
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	430a      	orrs	r2, r1
 800977c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	69da      	ldr	r2, [r3, #28]
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800978c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	2200      	movs	r2, #0
 8009792:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	2201      	movs	r2, #1
 8009798:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800979c:	2300      	movs	r3, #0
}
 800979e:	4618      	mov	r0, r3
 80097a0:	3710      	adds	r7, #16
 80097a2:	46bd      	mov	sp, r7
 80097a4:	bd80      	pop	{r7, pc}

080097a6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80097a6:	b580      	push	{r7, lr}
 80097a8:	b088      	sub	sp, #32
 80097aa:	af00      	add	r7, sp, #0
 80097ac:	60f8      	str	r0, [r7, #12]
 80097ae:	60b9      	str	r1, [r7, #8]
 80097b0:	603b      	str	r3, [r7, #0]
 80097b2:	4613      	mov	r3, r2
 80097b4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80097b6:	2300      	movs	r3, #0
 80097b8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80097c0:	2b01      	cmp	r3, #1
 80097c2:	d101      	bne.n	80097c8 <HAL_SPI_Transmit+0x22>
 80097c4:	2302      	movs	r3, #2
 80097c6:	e15f      	b.n	8009a88 <HAL_SPI_Transmit+0x2e2>
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	2201      	movs	r2, #1
 80097cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80097d0:	f7fa fe4c 	bl	800446c <HAL_GetTick>
 80097d4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80097d6:	88fb      	ldrh	r3, [r7, #6]
 80097d8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80097e0:	b2db      	uxtb	r3, r3
 80097e2:	2b01      	cmp	r3, #1
 80097e4:	d002      	beq.n	80097ec <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80097e6:	2302      	movs	r3, #2
 80097e8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80097ea:	e148      	b.n	8009a7e <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 80097ec:	68bb      	ldr	r3, [r7, #8]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d002      	beq.n	80097f8 <HAL_SPI_Transmit+0x52>
 80097f2:	88fb      	ldrh	r3, [r7, #6]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d102      	bne.n	80097fe <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80097f8:	2301      	movs	r3, #1
 80097fa:	77fb      	strb	r3, [r7, #31]
    goto error;
 80097fc:	e13f      	b.n	8009a7e <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	2203      	movs	r2, #3
 8009802:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	2200      	movs	r2, #0
 800980a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	68ba      	ldr	r2, [r7, #8]
 8009810:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	88fa      	ldrh	r2, [r7, #6]
 8009816:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	88fa      	ldrh	r2, [r7, #6]
 800981c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	2200      	movs	r2, #0
 8009822:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	2200      	movs	r2, #0
 8009828:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	2200      	movs	r2, #0
 8009830:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	2200      	movs	r2, #0
 8009838:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	2200      	movs	r2, #0
 800983e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	689b      	ldr	r3, [r3, #8]
 8009844:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009848:	d10f      	bne.n	800986a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	681a      	ldr	r2, [r3, #0]
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009858:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	681a      	ldr	r2, [r3, #0]
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009868:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009874:	2b40      	cmp	r3, #64	@ 0x40
 8009876:	d007      	beq.n	8009888 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	681a      	ldr	r2, [r3, #0]
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009886:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	68db      	ldr	r3, [r3, #12]
 800988c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009890:	d94f      	bls.n	8009932 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	685b      	ldr	r3, [r3, #4]
 8009896:	2b00      	cmp	r3, #0
 8009898:	d002      	beq.n	80098a0 <HAL_SPI_Transmit+0xfa>
 800989a:	8afb      	ldrh	r3, [r7, #22]
 800989c:	2b01      	cmp	r3, #1
 800989e:	d142      	bne.n	8009926 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098a4:	881a      	ldrh	r2, [r3, #0]
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098b0:	1c9a      	adds	r2, r3, #2
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80098ba:	b29b      	uxth	r3, r3
 80098bc:	3b01      	subs	r3, #1
 80098be:	b29a      	uxth	r2, r3
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80098c4:	e02f      	b.n	8009926 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	689b      	ldr	r3, [r3, #8]
 80098cc:	f003 0302 	and.w	r3, r3, #2
 80098d0:	2b02      	cmp	r3, #2
 80098d2:	d112      	bne.n	80098fa <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098d8:	881a      	ldrh	r2, [r3, #0]
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098e4:	1c9a      	adds	r2, r3, #2
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80098ee:	b29b      	uxth	r3, r3
 80098f0:	3b01      	subs	r3, #1
 80098f2:	b29a      	uxth	r2, r3
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80098f8:	e015      	b.n	8009926 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80098fa:	f7fa fdb7 	bl	800446c <HAL_GetTick>
 80098fe:	4602      	mov	r2, r0
 8009900:	69bb      	ldr	r3, [r7, #24]
 8009902:	1ad3      	subs	r3, r2, r3
 8009904:	683a      	ldr	r2, [r7, #0]
 8009906:	429a      	cmp	r2, r3
 8009908:	d803      	bhi.n	8009912 <HAL_SPI_Transmit+0x16c>
 800990a:	683b      	ldr	r3, [r7, #0]
 800990c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009910:	d102      	bne.n	8009918 <HAL_SPI_Transmit+0x172>
 8009912:	683b      	ldr	r3, [r7, #0]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d106      	bne.n	8009926 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8009918:	2303      	movs	r3, #3
 800991a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	2201      	movs	r2, #1
 8009920:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8009924:	e0ab      	b.n	8009a7e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800992a:	b29b      	uxth	r3, r3
 800992c:	2b00      	cmp	r3, #0
 800992e:	d1ca      	bne.n	80098c6 <HAL_SPI_Transmit+0x120>
 8009930:	e080      	b.n	8009a34 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	685b      	ldr	r3, [r3, #4]
 8009936:	2b00      	cmp	r3, #0
 8009938:	d002      	beq.n	8009940 <HAL_SPI_Transmit+0x19a>
 800993a:	8afb      	ldrh	r3, [r7, #22]
 800993c:	2b01      	cmp	r3, #1
 800993e:	d174      	bne.n	8009a2a <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009944:	b29b      	uxth	r3, r3
 8009946:	2b01      	cmp	r3, #1
 8009948:	d912      	bls.n	8009970 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800994e:	881a      	ldrh	r2, [r3, #0]
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800995a:	1c9a      	adds	r2, r3, #2
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009964:	b29b      	uxth	r3, r3
 8009966:	3b02      	subs	r3, #2
 8009968:	b29a      	uxth	r2, r3
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800996e:	e05c      	b.n	8009a2a <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	330c      	adds	r3, #12
 800997a:	7812      	ldrb	r2, [r2, #0]
 800997c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009982:	1c5a      	adds	r2, r3, #1
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800998c:	b29b      	uxth	r3, r3
 800998e:	3b01      	subs	r3, #1
 8009990:	b29a      	uxth	r2, r3
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8009996:	e048      	b.n	8009a2a <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	689b      	ldr	r3, [r3, #8]
 800999e:	f003 0302 	and.w	r3, r3, #2
 80099a2:	2b02      	cmp	r3, #2
 80099a4:	d12b      	bne.n	80099fe <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80099aa:	b29b      	uxth	r3, r3
 80099ac:	2b01      	cmp	r3, #1
 80099ae:	d912      	bls.n	80099d6 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099b4:	881a      	ldrh	r2, [r3, #0]
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099c0:	1c9a      	adds	r2, r3, #2
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80099ca:	b29b      	uxth	r3, r3
 80099cc:	3b02      	subs	r3, #2
 80099ce:	b29a      	uxth	r2, r3
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80099d4:	e029      	b.n	8009a2a <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	330c      	adds	r3, #12
 80099e0:	7812      	ldrb	r2, [r2, #0]
 80099e2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099e8:	1c5a      	adds	r2, r3, #1
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80099f2:	b29b      	uxth	r3, r3
 80099f4:	3b01      	subs	r3, #1
 80099f6:	b29a      	uxth	r2, r3
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80099fc:	e015      	b.n	8009a2a <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80099fe:	f7fa fd35 	bl	800446c <HAL_GetTick>
 8009a02:	4602      	mov	r2, r0
 8009a04:	69bb      	ldr	r3, [r7, #24]
 8009a06:	1ad3      	subs	r3, r2, r3
 8009a08:	683a      	ldr	r2, [r7, #0]
 8009a0a:	429a      	cmp	r2, r3
 8009a0c:	d803      	bhi.n	8009a16 <HAL_SPI_Transmit+0x270>
 8009a0e:	683b      	ldr	r3, [r7, #0]
 8009a10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a14:	d102      	bne.n	8009a1c <HAL_SPI_Transmit+0x276>
 8009a16:	683b      	ldr	r3, [r7, #0]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d106      	bne.n	8009a2a <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8009a1c:	2303      	movs	r3, #3
 8009a1e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	2201      	movs	r2, #1
 8009a24:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8009a28:	e029      	b.n	8009a7e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009a2e:	b29b      	uxth	r3, r3
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d1b1      	bne.n	8009998 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009a34:	69ba      	ldr	r2, [r7, #24]
 8009a36:	6839      	ldr	r1, [r7, #0]
 8009a38:	68f8      	ldr	r0, [r7, #12]
 8009a3a:	f000 fcf9 	bl	800a430 <SPI_EndRxTxTransaction>
 8009a3e:	4603      	mov	r3, r0
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d002      	beq.n	8009a4a <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	2220      	movs	r2, #32
 8009a48:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	689b      	ldr	r3, [r3, #8]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d10a      	bne.n	8009a68 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009a52:	2300      	movs	r3, #0
 8009a54:	613b      	str	r3, [r7, #16]
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	68db      	ldr	r3, [r3, #12]
 8009a5c:	613b      	str	r3, [r7, #16]
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	689b      	ldr	r3, [r3, #8]
 8009a64:	613b      	str	r3, [r7, #16]
 8009a66:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d002      	beq.n	8009a76 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8009a70:	2301      	movs	r3, #1
 8009a72:	77fb      	strb	r3, [r7, #31]
 8009a74:	e003      	b.n	8009a7e <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	2201      	movs	r2, #1
 8009a7a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	2200      	movs	r2, #0
 8009a82:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8009a86:	7ffb      	ldrb	r3, [r7, #31]
}
 8009a88:	4618      	mov	r0, r3
 8009a8a:	3720      	adds	r7, #32
 8009a8c:	46bd      	mov	sp, r7
 8009a8e:	bd80      	pop	{r7, pc}

08009a90 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b088      	sub	sp, #32
 8009a94:	af02      	add	r7, sp, #8
 8009a96:	60f8      	str	r0, [r7, #12]
 8009a98:	60b9      	str	r1, [r7, #8]
 8009a9a:	603b      	str	r3, [r7, #0]
 8009a9c:	4613      	mov	r3, r2
 8009a9e:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009aaa:	b2db      	uxtb	r3, r3
 8009aac:	2b01      	cmp	r3, #1
 8009aae:	d002      	beq.n	8009ab6 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8009ab0:	2302      	movs	r3, #2
 8009ab2:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009ab4:	e11a      	b.n	8009cec <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	685b      	ldr	r3, [r3, #4]
 8009aba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009abe:	d112      	bne.n	8009ae6 <HAL_SPI_Receive+0x56>
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	689b      	ldr	r3, [r3, #8]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d10e      	bne.n	8009ae6 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	2204      	movs	r2, #4
 8009acc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8009ad0:	88fa      	ldrh	r2, [r7, #6]
 8009ad2:	683b      	ldr	r3, [r7, #0]
 8009ad4:	9300      	str	r3, [sp, #0]
 8009ad6:	4613      	mov	r3, r2
 8009ad8:	68ba      	ldr	r2, [r7, #8]
 8009ada:	68b9      	ldr	r1, [r7, #8]
 8009adc:	68f8      	ldr	r0, [r7, #12]
 8009ade:	f000 f90e 	bl	8009cfe <HAL_SPI_TransmitReceive>
 8009ae2:	4603      	mov	r3, r0
 8009ae4:	e107      	b.n	8009cf6 <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009aec:	2b01      	cmp	r3, #1
 8009aee:	d101      	bne.n	8009af4 <HAL_SPI_Receive+0x64>
 8009af0:	2302      	movs	r3, #2
 8009af2:	e100      	b.n	8009cf6 <HAL_SPI_Receive+0x266>
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	2201      	movs	r2, #1
 8009af8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009afc:	f7fa fcb6 	bl	800446c <HAL_GetTick>
 8009b00:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8009b02:	68bb      	ldr	r3, [r7, #8]
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d002      	beq.n	8009b0e <HAL_SPI_Receive+0x7e>
 8009b08:	88fb      	ldrh	r3, [r7, #6]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d102      	bne.n	8009b14 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8009b0e:	2301      	movs	r3, #1
 8009b10:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009b12:	e0eb      	b.n	8009cec <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	2204      	movs	r2, #4
 8009b18:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	2200      	movs	r2, #0
 8009b20:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	68ba      	ldr	r2, [r7, #8]
 8009b26:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	88fa      	ldrh	r2, [r7, #6]
 8009b2c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	88fa      	ldrh	r2, [r7, #6]
 8009b34:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	2200      	movs	r2, #0
 8009b3c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	2200      	movs	r2, #0
 8009b42:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	2200      	movs	r2, #0
 8009b48:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	2200      	movs	r2, #0
 8009b4e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	2200      	movs	r2, #0
 8009b54:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	68db      	ldr	r3, [r3, #12]
 8009b5a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009b5e:	d908      	bls.n	8009b72 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	685a      	ldr	r2, [r3, #4]
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009b6e:	605a      	str	r2, [r3, #4]
 8009b70:	e007      	b.n	8009b82 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	685a      	ldr	r2, [r3, #4]
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009b80:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	689b      	ldr	r3, [r3, #8]
 8009b86:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009b8a:	d10f      	bne.n	8009bac <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	681a      	ldr	r2, [r3, #0]
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009b9a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	681a      	ldr	r2, [r3, #0]
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009baa:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009bb6:	2b40      	cmp	r3, #64	@ 0x40
 8009bb8:	d007      	beq.n	8009bca <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	681a      	ldr	r2, [r3, #0]
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009bc8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	68db      	ldr	r3, [r3, #12]
 8009bce:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009bd2:	d86f      	bhi.n	8009cb4 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8009bd4:	e034      	b.n	8009c40 <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	689b      	ldr	r3, [r3, #8]
 8009bdc:	f003 0301 	and.w	r3, r3, #1
 8009be0:	2b01      	cmp	r3, #1
 8009be2:	d117      	bne.n	8009c14 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	f103 020c 	add.w	r2, r3, #12
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bf0:	7812      	ldrb	r2, [r2, #0]
 8009bf2:	b2d2      	uxtb	r2, r2
 8009bf4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bfa:	1c5a      	adds	r2, r3, #1
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009c06:	b29b      	uxth	r3, r3
 8009c08:	3b01      	subs	r3, #1
 8009c0a:	b29a      	uxth	r2, r3
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8009c12:	e015      	b.n	8009c40 <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009c14:	f7fa fc2a 	bl	800446c <HAL_GetTick>
 8009c18:	4602      	mov	r2, r0
 8009c1a:	693b      	ldr	r3, [r7, #16]
 8009c1c:	1ad3      	subs	r3, r2, r3
 8009c1e:	683a      	ldr	r2, [r7, #0]
 8009c20:	429a      	cmp	r2, r3
 8009c22:	d803      	bhi.n	8009c2c <HAL_SPI_Receive+0x19c>
 8009c24:	683b      	ldr	r3, [r7, #0]
 8009c26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c2a:	d102      	bne.n	8009c32 <HAL_SPI_Receive+0x1a2>
 8009c2c:	683b      	ldr	r3, [r7, #0]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d106      	bne.n	8009c40 <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 8009c32:	2303      	movs	r3, #3
 8009c34:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	2201      	movs	r2, #1
 8009c3a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8009c3e:	e055      	b.n	8009cec <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009c46:	b29b      	uxth	r3, r3
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d1c4      	bne.n	8009bd6 <HAL_SPI_Receive+0x146>
 8009c4c:	e038      	b.n	8009cc0 <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	689b      	ldr	r3, [r3, #8]
 8009c54:	f003 0301 	and.w	r3, r3, #1
 8009c58:	2b01      	cmp	r3, #1
 8009c5a:	d115      	bne.n	8009c88 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	68da      	ldr	r2, [r3, #12]
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c66:	b292      	uxth	r2, r2
 8009c68:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c6e:	1c9a      	adds	r2, r3, #2
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009c7a:	b29b      	uxth	r3, r3
 8009c7c:	3b01      	subs	r3, #1
 8009c7e:	b29a      	uxth	r2, r3
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8009c86:	e015      	b.n	8009cb4 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009c88:	f7fa fbf0 	bl	800446c <HAL_GetTick>
 8009c8c:	4602      	mov	r2, r0
 8009c8e:	693b      	ldr	r3, [r7, #16]
 8009c90:	1ad3      	subs	r3, r2, r3
 8009c92:	683a      	ldr	r2, [r7, #0]
 8009c94:	429a      	cmp	r2, r3
 8009c96:	d803      	bhi.n	8009ca0 <HAL_SPI_Receive+0x210>
 8009c98:	683b      	ldr	r3, [r7, #0]
 8009c9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c9e:	d102      	bne.n	8009ca6 <HAL_SPI_Receive+0x216>
 8009ca0:	683b      	ldr	r3, [r7, #0]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d106      	bne.n	8009cb4 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 8009ca6:	2303      	movs	r3, #3
 8009ca8:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	2201      	movs	r2, #1
 8009cae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8009cb2:	e01b      	b.n	8009cec <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009cba:	b29b      	uxth	r3, r3
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d1c6      	bne.n	8009c4e <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009cc0:	693a      	ldr	r2, [r7, #16]
 8009cc2:	6839      	ldr	r1, [r7, #0]
 8009cc4:	68f8      	ldr	r0, [r7, #12]
 8009cc6:	f000 fb5b 	bl	800a380 <SPI_EndRxTransaction>
 8009cca:	4603      	mov	r3, r0
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d002      	beq.n	8009cd6 <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	2220      	movs	r2, #32
 8009cd4:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d002      	beq.n	8009ce4 <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 8009cde:	2301      	movs	r3, #1
 8009ce0:	75fb      	strb	r3, [r7, #23]
 8009ce2:	e003      	b.n	8009cec <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	2201      	movs	r2, #1
 8009ce8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	2200      	movs	r2, #0
 8009cf0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8009cf4:	7dfb      	ldrb	r3, [r7, #23]
}
 8009cf6:	4618      	mov	r0, r3
 8009cf8:	3718      	adds	r7, #24
 8009cfa:	46bd      	mov	sp, r7
 8009cfc:	bd80      	pop	{r7, pc}

08009cfe <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009cfe:	b580      	push	{r7, lr}
 8009d00:	b08a      	sub	sp, #40	@ 0x28
 8009d02:	af00      	add	r7, sp, #0
 8009d04:	60f8      	str	r0, [r7, #12]
 8009d06:	60b9      	str	r1, [r7, #8]
 8009d08:	607a      	str	r2, [r7, #4]
 8009d0a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009d0c:	2301      	movs	r3, #1
 8009d0e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009d10:	2300      	movs	r3, #0
 8009d12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009d1c:	2b01      	cmp	r3, #1
 8009d1e:	d101      	bne.n	8009d24 <HAL_SPI_TransmitReceive+0x26>
 8009d20:	2302      	movs	r3, #2
 8009d22:	e20a      	b.n	800a13a <HAL_SPI_TransmitReceive+0x43c>
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	2201      	movs	r2, #1
 8009d28:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009d2c:	f7fa fb9e 	bl	800446c <HAL_GetTick>
 8009d30:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009d38:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	685b      	ldr	r3, [r3, #4]
 8009d3e:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8009d40:	887b      	ldrh	r3, [r7, #2]
 8009d42:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8009d44:	887b      	ldrh	r3, [r7, #2]
 8009d46:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009d48:	7efb      	ldrb	r3, [r7, #27]
 8009d4a:	2b01      	cmp	r3, #1
 8009d4c:	d00e      	beq.n	8009d6c <HAL_SPI_TransmitReceive+0x6e>
 8009d4e:	697b      	ldr	r3, [r7, #20]
 8009d50:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009d54:	d106      	bne.n	8009d64 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	689b      	ldr	r3, [r3, #8]
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d102      	bne.n	8009d64 <HAL_SPI_TransmitReceive+0x66>
 8009d5e:	7efb      	ldrb	r3, [r7, #27]
 8009d60:	2b04      	cmp	r3, #4
 8009d62:	d003      	beq.n	8009d6c <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8009d64:	2302      	movs	r3, #2
 8009d66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8009d6a:	e1e0      	b.n	800a12e <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009d6c:	68bb      	ldr	r3, [r7, #8]
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d005      	beq.n	8009d7e <HAL_SPI_TransmitReceive+0x80>
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d002      	beq.n	8009d7e <HAL_SPI_TransmitReceive+0x80>
 8009d78:	887b      	ldrh	r3, [r7, #2]
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d103      	bne.n	8009d86 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8009d7e:	2301      	movs	r3, #1
 8009d80:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8009d84:	e1d3      	b.n	800a12e <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009d8c:	b2db      	uxtb	r3, r3
 8009d8e:	2b04      	cmp	r3, #4
 8009d90:	d003      	beq.n	8009d9a <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	2205      	movs	r2, #5
 8009d96:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	2200      	movs	r2, #0
 8009d9e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	687a      	ldr	r2, [r7, #4]
 8009da4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	887a      	ldrh	r2, [r7, #2]
 8009daa:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	887a      	ldrh	r2, [r7, #2]
 8009db2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	68ba      	ldr	r2, [r7, #8]
 8009dba:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	887a      	ldrh	r2, [r7, #2]
 8009dc0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	887a      	ldrh	r2, [r7, #2]
 8009dc6:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	2200      	movs	r2, #0
 8009dcc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	68db      	ldr	r3, [r3, #12]
 8009dd8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009ddc:	d802      	bhi.n	8009de4 <HAL_SPI_TransmitReceive+0xe6>
 8009dde:	8a3b      	ldrh	r3, [r7, #16]
 8009de0:	2b01      	cmp	r3, #1
 8009de2:	d908      	bls.n	8009df6 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	685a      	ldr	r2, [r3, #4]
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009df2:	605a      	str	r2, [r3, #4]
 8009df4:	e007      	b.n	8009e06 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	685a      	ldr	r2, [r3, #4]
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009e04:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e10:	2b40      	cmp	r3, #64	@ 0x40
 8009e12:	d007      	beq.n	8009e24 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	681a      	ldr	r2, [r3, #0]
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009e22:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	68db      	ldr	r3, [r3, #12]
 8009e28:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009e2c:	f240 8081 	bls.w	8009f32 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	685b      	ldr	r3, [r3, #4]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d002      	beq.n	8009e3e <HAL_SPI_TransmitReceive+0x140>
 8009e38:	8a7b      	ldrh	r3, [r7, #18]
 8009e3a:	2b01      	cmp	r3, #1
 8009e3c:	d16d      	bne.n	8009f1a <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e42:	881a      	ldrh	r2, [r3, #0]
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e4e:	1c9a      	adds	r2, r3, #2
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009e58:	b29b      	uxth	r3, r3
 8009e5a:	3b01      	subs	r3, #1
 8009e5c:	b29a      	uxth	r2, r3
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009e62:	e05a      	b.n	8009f1a <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	689b      	ldr	r3, [r3, #8]
 8009e6a:	f003 0302 	and.w	r3, r3, #2
 8009e6e:	2b02      	cmp	r3, #2
 8009e70:	d11b      	bne.n	8009eaa <HAL_SPI_TransmitReceive+0x1ac>
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009e76:	b29b      	uxth	r3, r3
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d016      	beq.n	8009eaa <HAL_SPI_TransmitReceive+0x1ac>
 8009e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e7e:	2b01      	cmp	r3, #1
 8009e80:	d113      	bne.n	8009eaa <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e86:	881a      	ldrh	r2, [r3, #0]
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e92:	1c9a      	adds	r2, r3, #2
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009e9c:	b29b      	uxth	r3, r3
 8009e9e:	3b01      	subs	r3, #1
 8009ea0:	b29a      	uxth	r2, r3
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009ea6:	2300      	movs	r3, #0
 8009ea8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	689b      	ldr	r3, [r3, #8]
 8009eb0:	f003 0301 	and.w	r3, r3, #1
 8009eb4:	2b01      	cmp	r3, #1
 8009eb6:	d11c      	bne.n	8009ef2 <HAL_SPI_TransmitReceive+0x1f4>
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009ebe:	b29b      	uxth	r3, r3
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d016      	beq.n	8009ef2 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	68da      	ldr	r2, [r3, #12]
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ece:	b292      	uxth	r2, r2
 8009ed0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ed6:	1c9a      	adds	r2, r3, #2
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009ee2:	b29b      	uxth	r3, r3
 8009ee4:	3b01      	subs	r3, #1
 8009ee6:	b29a      	uxth	r2, r3
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009eee:	2301      	movs	r3, #1
 8009ef0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009ef2:	f7fa fabb 	bl	800446c <HAL_GetTick>
 8009ef6:	4602      	mov	r2, r0
 8009ef8:	69fb      	ldr	r3, [r7, #28]
 8009efa:	1ad3      	subs	r3, r2, r3
 8009efc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009efe:	429a      	cmp	r2, r3
 8009f00:	d80b      	bhi.n	8009f1a <HAL_SPI_TransmitReceive+0x21c>
 8009f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f08:	d007      	beq.n	8009f1a <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8009f0a:	2303      	movs	r3, #3
 8009f0c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	2201      	movs	r2, #1
 8009f14:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8009f18:	e109      	b.n	800a12e <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009f1e:	b29b      	uxth	r3, r3
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d19f      	bne.n	8009e64 <HAL_SPI_TransmitReceive+0x166>
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009f2a:	b29b      	uxth	r3, r3
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d199      	bne.n	8009e64 <HAL_SPI_TransmitReceive+0x166>
 8009f30:	e0e3      	b.n	800a0fa <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	685b      	ldr	r3, [r3, #4]
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d003      	beq.n	8009f42 <HAL_SPI_TransmitReceive+0x244>
 8009f3a:	8a7b      	ldrh	r3, [r7, #18]
 8009f3c:	2b01      	cmp	r3, #1
 8009f3e:	f040 80cf 	bne.w	800a0e0 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009f46:	b29b      	uxth	r3, r3
 8009f48:	2b01      	cmp	r3, #1
 8009f4a:	d912      	bls.n	8009f72 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f50:	881a      	ldrh	r2, [r3, #0]
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f5c:	1c9a      	adds	r2, r3, #2
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009f66:	b29b      	uxth	r3, r3
 8009f68:	3b02      	subs	r3, #2
 8009f6a:	b29a      	uxth	r2, r3
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009f70:	e0b6      	b.n	800a0e0 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	330c      	adds	r3, #12
 8009f7c:	7812      	ldrb	r2, [r2, #0]
 8009f7e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f84:	1c5a      	adds	r2, r3, #1
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009f8e:	b29b      	uxth	r3, r3
 8009f90:	3b01      	subs	r3, #1
 8009f92:	b29a      	uxth	r2, r3
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009f98:	e0a2      	b.n	800a0e0 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	689b      	ldr	r3, [r3, #8]
 8009fa0:	f003 0302 	and.w	r3, r3, #2
 8009fa4:	2b02      	cmp	r3, #2
 8009fa6:	d134      	bne.n	800a012 <HAL_SPI_TransmitReceive+0x314>
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009fac:	b29b      	uxth	r3, r3
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d02f      	beq.n	800a012 <HAL_SPI_TransmitReceive+0x314>
 8009fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fb4:	2b01      	cmp	r3, #1
 8009fb6:	d12c      	bne.n	800a012 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009fbc:	b29b      	uxth	r3, r3
 8009fbe:	2b01      	cmp	r3, #1
 8009fc0:	d912      	bls.n	8009fe8 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fc6:	881a      	ldrh	r2, [r3, #0]
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fd2:	1c9a      	adds	r2, r3, #2
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009fdc:	b29b      	uxth	r3, r3
 8009fde:	3b02      	subs	r3, #2
 8009fe0:	b29a      	uxth	r2, r3
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009fe6:	e012      	b.n	800a00e <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	330c      	adds	r3, #12
 8009ff2:	7812      	ldrb	r2, [r2, #0]
 8009ff4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ffa:	1c5a      	adds	r2, r3, #1
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a004:	b29b      	uxth	r3, r3
 800a006:	3b01      	subs	r3, #1
 800a008:	b29a      	uxth	r2, r3
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a00e:	2300      	movs	r3, #0
 800a010:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	689b      	ldr	r3, [r3, #8]
 800a018:	f003 0301 	and.w	r3, r3, #1
 800a01c:	2b01      	cmp	r3, #1
 800a01e:	d148      	bne.n	800a0b2 <HAL_SPI_TransmitReceive+0x3b4>
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a026:	b29b      	uxth	r3, r3
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d042      	beq.n	800a0b2 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a032:	b29b      	uxth	r3, r3
 800a034:	2b01      	cmp	r3, #1
 800a036:	d923      	bls.n	800a080 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	68da      	ldr	r2, [r3, #12]
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a042:	b292      	uxth	r2, r2
 800a044:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a04a:	1c9a      	adds	r2, r3, #2
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a056:	b29b      	uxth	r3, r3
 800a058:	3b02      	subs	r3, #2
 800a05a:	b29a      	uxth	r2, r3
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a068:	b29b      	uxth	r3, r3
 800a06a:	2b01      	cmp	r3, #1
 800a06c:	d81f      	bhi.n	800a0ae <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	685a      	ldr	r2, [r3, #4]
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a07c:	605a      	str	r2, [r3, #4]
 800a07e:	e016      	b.n	800a0ae <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	f103 020c 	add.w	r2, r3, #12
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a08c:	7812      	ldrb	r2, [r2, #0]
 800a08e:	b2d2      	uxtb	r2, r2
 800a090:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a096:	1c5a      	adds	r2, r3, #1
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a0a2:	b29b      	uxth	r3, r3
 800a0a4:	3b01      	subs	r3, #1
 800a0a6:	b29a      	uxth	r2, r3
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a0ae:	2301      	movs	r3, #1
 800a0b0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a0b2:	f7fa f9db 	bl	800446c <HAL_GetTick>
 800a0b6:	4602      	mov	r2, r0
 800a0b8:	69fb      	ldr	r3, [r7, #28]
 800a0ba:	1ad3      	subs	r3, r2, r3
 800a0bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a0be:	429a      	cmp	r2, r3
 800a0c0:	d803      	bhi.n	800a0ca <HAL_SPI_TransmitReceive+0x3cc>
 800a0c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0c8:	d102      	bne.n	800a0d0 <HAL_SPI_TransmitReceive+0x3d2>
 800a0ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d107      	bne.n	800a0e0 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 800a0d0:	2303      	movs	r3, #3
 800a0d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	2201      	movs	r2, #1
 800a0da:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800a0de:	e026      	b.n	800a12e <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a0e4:	b29b      	uxth	r3, r3
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	f47f af57 	bne.w	8009f9a <HAL_SPI_TransmitReceive+0x29c>
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a0f2:	b29b      	uxth	r3, r3
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	f47f af50 	bne.w	8009f9a <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a0fa:	69fa      	ldr	r2, [r7, #28]
 800a0fc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a0fe:	68f8      	ldr	r0, [r7, #12]
 800a100:	f000 f996 	bl	800a430 <SPI_EndRxTxTransaction>
 800a104:	4603      	mov	r3, r0
 800a106:	2b00      	cmp	r3, #0
 800a108:	d005      	beq.n	800a116 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 800a10a:	2301      	movs	r3, #1
 800a10c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	2220      	movs	r2, #32
 800a114:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d003      	beq.n	800a126 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 800a11e:	2301      	movs	r3, #1
 800a120:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a124:	e003      	b.n	800a12e <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	2201      	movs	r2, #1
 800a12a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	2200      	movs	r2, #0
 800a132:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800a136:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 800a13a:	4618      	mov	r0, r3
 800a13c:	3728      	adds	r7, #40	@ 0x28
 800a13e:	46bd      	mov	sp, r7
 800a140:	bd80      	pop	{r7, pc}
	...

0800a144 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a144:	b580      	push	{r7, lr}
 800a146:	b088      	sub	sp, #32
 800a148:	af00      	add	r7, sp, #0
 800a14a:	60f8      	str	r0, [r7, #12]
 800a14c:	60b9      	str	r1, [r7, #8]
 800a14e:	603b      	str	r3, [r7, #0]
 800a150:	4613      	mov	r3, r2
 800a152:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a154:	f7fa f98a 	bl	800446c <HAL_GetTick>
 800a158:	4602      	mov	r2, r0
 800a15a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a15c:	1a9b      	subs	r3, r3, r2
 800a15e:	683a      	ldr	r2, [r7, #0]
 800a160:	4413      	add	r3, r2
 800a162:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a164:	f7fa f982 	bl	800446c <HAL_GetTick>
 800a168:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a16a:	4b39      	ldr	r3, [pc, #228]	@ (800a250 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	015b      	lsls	r3, r3, #5
 800a170:	0d1b      	lsrs	r3, r3, #20
 800a172:	69fa      	ldr	r2, [r7, #28]
 800a174:	fb02 f303 	mul.w	r3, r2, r3
 800a178:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a17a:	e054      	b.n	800a226 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a17c:	683b      	ldr	r3, [r7, #0]
 800a17e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a182:	d050      	beq.n	800a226 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a184:	f7fa f972 	bl	800446c <HAL_GetTick>
 800a188:	4602      	mov	r2, r0
 800a18a:	69bb      	ldr	r3, [r7, #24]
 800a18c:	1ad3      	subs	r3, r2, r3
 800a18e:	69fa      	ldr	r2, [r7, #28]
 800a190:	429a      	cmp	r2, r3
 800a192:	d902      	bls.n	800a19a <SPI_WaitFlagStateUntilTimeout+0x56>
 800a194:	69fb      	ldr	r3, [r7, #28]
 800a196:	2b00      	cmp	r3, #0
 800a198:	d13d      	bne.n	800a216 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	685a      	ldr	r2, [r3, #4]
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a1a8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	685b      	ldr	r3, [r3, #4]
 800a1ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a1b2:	d111      	bne.n	800a1d8 <SPI_WaitFlagStateUntilTimeout+0x94>
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	689b      	ldr	r3, [r3, #8]
 800a1b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a1bc:	d004      	beq.n	800a1c8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	689b      	ldr	r3, [r3, #8]
 800a1c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a1c6:	d107      	bne.n	800a1d8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	681a      	ldr	r2, [r3, #0]
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a1d6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a1e0:	d10f      	bne.n	800a202 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	681a      	ldr	r2, [r3, #0]
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a1f0:	601a      	str	r2, [r3, #0]
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	681a      	ldr	r2, [r3, #0]
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a200:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	2201      	movs	r2, #1
 800a206:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	2200      	movs	r2, #0
 800a20e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800a212:	2303      	movs	r3, #3
 800a214:	e017      	b.n	800a246 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a216:	697b      	ldr	r3, [r7, #20]
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d101      	bne.n	800a220 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800a21c:	2300      	movs	r3, #0
 800a21e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800a220:	697b      	ldr	r3, [r7, #20]
 800a222:	3b01      	subs	r3, #1
 800a224:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	689a      	ldr	r2, [r3, #8]
 800a22c:	68bb      	ldr	r3, [r7, #8]
 800a22e:	4013      	ands	r3, r2
 800a230:	68ba      	ldr	r2, [r7, #8]
 800a232:	429a      	cmp	r2, r3
 800a234:	bf0c      	ite	eq
 800a236:	2301      	moveq	r3, #1
 800a238:	2300      	movne	r3, #0
 800a23a:	b2db      	uxtb	r3, r3
 800a23c:	461a      	mov	r2, r3
 800a23e:	79fb      	ldrb	r3, [r7, #7]
 800a240:	429a      	cmp	r2, r3
 800a242:	d19b      	bne.n	800a17c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a244:	2300      	movs	r3, #0
}
 800a246:	4618      	mov	r0, r3
 800a248:	3720      	adds	r7, #32
 800a24a:	46bd      	mov	sp, r7
 800a24c:	bd80      	pop	{r7, pc}
 800a24e:	bf00      	nop
 800a250:	20000004 	.word	0x20000004

0800a254 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a254:	b580      	push	{r7, lr}
 800a256:	b08a      	sub	sp, #40	@ 0x28
 800a258:	af00      	add	r7, sp, #0
 800a25a:	60f8      	str	r0, [r7, #12]
 800a25c:	60b9      	str	r1, [r7, #8]
 800a25e:	607a      	str	r2, [r7, #4]
 800a260:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800a262:	2300      	movs	r3, #0
 800a264:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800a266:	f7fa f901 	bl	800446c <HAL_GetTick>
 800a26a:	4602      	mov	r2, r0
 800a26c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a26e:	1a9b      	subs	r3, r3, r2
 800a270:	683a      	ldr	r2, [r7, #0]
 800a272:	4413      	add	r3, r2
 800a274:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800a276:	f7fa f8f9 	bl	800446c <HAL_GetTick>
 800a27a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	330c      	adds	r3, #12
 800a282:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800a284:	4b3d      	ldr	r3, [pc, #244]	@ (800a37c <SPI_WaitFifoStateUntilTimeout+0x128>)
 800a286:	681a      	ldr	r2, [r3, #0]
 800a288:	4613      	mov	r3, r2
 800a28a:	009b      	lsls	r3, r3, #2
 800a28c:	4413      	add	r3, r2
 800a28e:	00da      	lsls	r2, r3, #3
 800a290:	1ad3      	subs	r3, r2, r3
 800a292:	0d1b      	lsrs	r3, r3, #20
 800a294:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a296:	fb02 f303 	mul.w	r3, r2, r3
 800a29a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800a29c:	e060      	b.n	800a360 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800a29e:	68bb      	ldr	r3, [r7, #8]
 800a2a0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800a2a4:	d107      	bne.n	800a2b6 <SPI_WaitFifoStateUntilTimeout+0x62>
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d104      	bne.n	800a2b6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800a2ac:	69fb      	ldr	r3, [r7, #28]
 800a2ae:	781b      	ldrb	r3, [r3, #0]
 800a2b0:	b2db      	uxtb	r3, r3
 800a2b2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800a2b4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800a2b6:	683b      	ldr	r3, [r7, #0]
 800a2b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2bc:	d050      	beq.n	800a360 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a2be:	f7fa f8d5 	bl	800446c <HAL_GetTick>
 800a2c2:	4602      	mov	r2, r0
 800a2c4:	6a3b      	ldr	r3, [r7, #32]
 800a2c6:	1ad3      	subs	r3, r2, r3
 800a2c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a2ca:	429a      	cmp	r2, r3
 800a2cc:	d902      	bls.n	800a2d4 <SPI_WaitFifoStateUntilTimeout+0x80>
 800a2ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d13d      	bne.n	800a350 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	685a      	ldr	r2, [r3, #4]
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a2e2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	685b      	ldr	r3, [r3, #4]
 800a2e8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a2ec:	d111      	bne.n	800a312 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	689b      	ldr	r3, [r3, #8]
 800a2f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a2f6:	d004      	beq.n	800a302 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	689b      	ldr	r3, [r3, #8]
 800a2fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a300:	d107      	bne.n	800a312 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	681a      	ldr	r2, [r3, #0]
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a310:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a316:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a31a:	d10f      	bne.n	800a33c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	681a      	ldr	r2, [r3, #0]
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a32a:	601a      	str	r2, [r3, #0]
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	681a      	ldr	r2, [r3, #0]
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a33a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	2201      	movs	r2, #1
 800a340:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	2200      	movs	r2, #0
 800a348:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800a34c:	2303      	movs	r3, #3
 800a34e:	e010      	b.n	800a372 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a350:	69bb      	ldr	r3, [r7, #24]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d101      	bne.n	800a35a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800a356:	2300      	movs	r3, #0
 800a358:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800a35a:	69bb      	ldr	r3, [r7, #24]
 800a35c:	3b01      	subs	r3, #1
 800a35e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	689a      	ldr	r2, [r3, #8]
 800a366:	68bb      	ldr	r3, [r7, #8]
 800a368:	4013      	ands	r3, r2
 800a36a:	687a      	ldr	r2, [r7, #4]
 800a36c:	429a      	cmp	r2, r3
 800a36e:	d196      	bne.n	800a29e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800a370:	2300      	movs	r3, #0
}
 800a372:	4618      	mov	r0, r3
 800a374:	3728      	adds	r7, #40	@ 0x28
 800a376:	46bd      	mov	sp, r7
 800a378:	bd80      	pop	{r7, pc}
 800a37a:	bf00      	nop
 800a37c:	20000004 	.word	0x20000004

0800a380 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800a380:	b580      	push	{r7, lr}
 800a382:	b086      	sub	sp, #24
 800a384:	af02      	add	r7, sp, #8
 800a386:	60f8      	str	r0, [r7, #12]
 800a388:	60b9      	str	r1, [r7, #8]
 800a38a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	685b      	ldr	r3, [r3, #4]
 800a390:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a394:	d111      	bne.n	800a3ba <SPI_EndRxTransaction+0x3a>
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	689b      	ldr	r3, [r3, #8]
 800a39a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a39e:	d004      	beq.n	800a3aa <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	689b      	ldr	r3, [r3, #8]
 800a3a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a3a8:	d107      	bne.n	800a3ba <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	681a      	ldr	r2, [r3, #0]
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a3b8:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	9300      	str	r3, [sp, #0]
 800a3be:	68bb      	ldr	r3, [r7, #8]
 800a3c0:	2200      	movs	r2, #0
 800a3c2:	2180      	movs	r1, #128	@ 0x80
 800a3c4:	68f8      	ldr	r0, [r7, #12]
 800a3c6:	f7ff febd 	bl	800a144 <SPI_WaitFlagStateUntilTimeout>
 800a3ca:	4603      	mov	r3, r0
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d007      	beq.n	800a3e0 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a3d4:	f043 0220 	orr.w	r2, r3, #32
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800a3dc:	2303      	movs	r3, #3
 800a3de:	e023      	b.n	800a428 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	685b      	ldr	r3, [r3, #4]
 800a3e4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a3e8:	d11d      	bne.n	800a426 <SPI_EndRxTransaction+0xa6>
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	689b      	ldr	r3, [r3, #8]
 800a3ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a3f2:	d004      	beq.n	800a3fe <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	689b      	ldr	r3, [r3, #8]
 800a3f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a3fc:	d113      	bne.n	800a426 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	9300      	str	r3, [sp, #0]
 800a402:	68bb      	ldr	r3, [r7, #8]
 800a404:	2200      	movs	r2, #0
 800a406:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800a40a:	68f8      	ldr	r0, [r7, #12]
 800a40c:	f7ff ff22 	bl	800a254 <SPI_WaitFifoStateUntilTimeout>
 800a410:	4603      	mov	r3, r0
 800a412:	2b00      	cmp	r3, #0
 800a414:	d007      	beq.n	800a426 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a41a:	f043 0220 	orr.w	r2, r3, #32
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800a422:	2303      	movs	r3, #3
 800a424:	e000      	b.n	800a428 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800a426:	2300      	movs	r3, #0
}
 800a428:	4618      	mov	r0, r3
 800a42a:	3710      	adds	r7, #16
 800a42c:	46bd      	mov	sp, r7
 800a42e:	bd80      	pop	{r7, pc}

0800a430 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a430:	b580      	push	{r7, lr}
 800a432:	b086      	sub	sp, #24
 800a434:	af02      	add	r7, sp, #8
 800a436:	60f8      	str	r0, [r7, #12]
 800a438:	60b9      	str	r1, [r7, #8]
 800a43a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	9300      	str	r3, [sp, #0]
 800a440:	68bb      	ldr	r3, [r7, #8]
 800a442:	2200      	movs	r2, #0
 800a444:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800a448:	68f8      	ldr	r0, [r7, #12]
 800a44a:	f7ff ff03 	bl	800a254 <SPI_WaitFifoStateUntilTimeout>
 800a44e:	4603      	mov	r3, r0
 800a450:	2b00      	cmp	r3, #0
 800a452:	d007      	beq.n	800a464 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a458:	f043 0220 	orr.w	r2, r3, #32
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800a460:	2303      	movs	r3, #3
 800a462:	e027      	b.n	800a4b4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	9300      	str	r3, [sp, #0]
 800a468:	68bb      	ldr	r3, [r7, #8]
 800a46a:	2200      	movs	r2, #0
 800a46c:	2180      	movs	r1, #128	@ 0x80
 800a46e:	68f8      	ldr	r0, [r7, #12]
 800a470:	f7ff fe68 	bl	800a144 <SPI_WaitFlagStateUntilTimeout>
 800a474:	4603      	mov	r3, r0
 800a476:	2b00      	cmp	r3, #0
 800a478:	d007      	beq.n	800a48a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a47e:	f043 0220 	orr.w	r2, r3, #32
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800a486:	2303      	movs	r3, #3
 800a488:	e014      	b.n	800a4b4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	9300      	str	r3, [sp, #0]
 800a48e:	68bb      	ldr	r3, [r7, #8]
 800a490:	2200      	movs	r2, #0
 800a492:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800a496:	68f8      	ldr	r0, [r7, #12]
 800a498:	f7ff fedc 	bl	800a254 <SPI_WaitFifoStateUntilTimeout>
 800a49c:	4603      	mov	r3, r0
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d007      	beq.n	800a4b2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a4a6:	f043 0220 	orr.w	r2, r3, #32
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800a4ae:	2303      	movs	r3, #3
 800a4b0:	e000      	b.n	800a4b4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800a4b2:	2300      	movs	r3, #0
}
 800a4b4:	4618      	mov	r0, r3
 800a4b6:	3710      	adds	r7, #16
 800a4b8:	46bd      	mov	sp, r7
 800a4ba:	bd80      	pop	{r7, pc}

0800a4bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a4bc:	b580      	push	{r7, lr}
 800a4be:	b082      	sub	sp, #8
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d101      	bne.n	800a4ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a4ca:	2301      	movs	r3, #1
 800a4cc:	e049      	b.n	800a562 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a4d4:	b2db      	uxtb	r3, r3
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d106      	bne.n	800a4e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	2200      	movs	r2, #0
 800a4de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a4e2:	6878      	ldr	r0, [r7, #4]
 800a4e4:	f7f9 f9f6 	bl	80038d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	2202      	movs	r2, #2
 800a4ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681a      	ldr	r2, [r3, #0]
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	3304      	adds	r3, #4
 800a4f8:	4619      	mov	r1, r3
 800a4fa:	4610      	mov	r0, r2
 800a4fc:	f000 fe92 	bl	800b224 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	2201      	movs	r2, #1
 800a504:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	2201      	movs	r2, #1
 800a50c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	2201      	movs	r2, #1
 800a514:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	2201      	movs	r2, #1
 800a51c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	2201      	movs	r2, #1
 800a524:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	2201      	movs	r2, #1
 800a52c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	2201      	movs	r2, #1
 800a534:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	2201      	movs	r2, #1
 800a53c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	2201      	movs	r2, #1
 800a544:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	2201      	movs	r2, #1
 800a54c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	2201      	movs	r2, #1
 800a554:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	2201      	movs	r2, #1
 800a55c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a560:	2300      	movs	r3, #0
}
 800a562:	4618      	mov	r0, r3
 800a564:	3708      	adds	r7, #8
 800a566:	46bd      	mov	sp, r7
 800a568:	bd80      	pop	{r7, pc}
	...

0800a56c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a56c:	b480      	push	{r7}
 800a56e:	b085      	sub	sp, #20
 800a570:	af00      	add	r7, sp, #0
 800a572:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a57a:	b2db      	uxtb	r3, r3
 800a57c:	2b01      	cmp	r3, #1
 800a57e:	d001      	beq.n	800a584 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a580:	2301      	movs	r3, #1
 800a582:	e04f      	b.n	800a624 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	2202      	movs	r2, #2
 800a588:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	68da      	ldr	r2, [r3, #12]
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	f042 0201 	orr.w	r2, r2, #1
 800a59a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	4a23      	ldr	r2, [pc, #140]	@ (800a630 <HAL_TIM_Base_Start_IT+0xc4>)
 800a5a2:	4293      	cmp	r3, r2
 800a5a4:	d01d      	beq.n	800a5e2 <HAL_TIM_Base_Start_IT+0x76>
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a5ae:	d018      	beq.n	800a5e2 <HAL_TIM_Base_Start_IT+0x76>
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	4a1f      	ldr	r2, [pc, #124]	@ (800a634 <HAL_TIM_Base_Start_IT+0xc8>)
 800a5b6:	4293      	cmp	r3, r2
 800a5b8:	d013      	beq.n	800a5e2 <HAL_TIM_Base_Start_IT+0x76>
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	4a1e      	ldr	r2, [pc, #120]	@ (800a638 <HAL_TIM_Base_Start_IT+0xcc>)
 800a5c0:	4293      	cmp	r3, r2
 800a5c2:	d00e      	beq.n	800a5e2 <HAL_TIM_Base_Start_IT+0x76>
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	4a1c      	ldr	r2, [pc, #112]	@ (800a63c <HAL_TIM_Base_Start_IT+0xd0>)
 800a5ca:	4293      	cmp	r3, r2
 800a5cc:	d009      	beq.n	800a5e2 <HAL_TIM_Base_Start_IT+0x76>
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	4a1b      	ldr	r2, [pc, #108]	@ (800a640 <HAL_TIM_Base_Start_IT+0xd4>)
 800a5d4:	4293      	cmp	r3, r2
 800a5d6:	d004      	beq.n	800a5e2 <HAL_TIM_Base_Start_IT+0x76>
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	4a19      	ldr	r2, [pc, #100]	@ (800a644 <HAL_TIM_Base_Start_IT+0xd8>)
 800a5de:	4293      	cmp	r3, r2
 800a5e0:	d115      	bne.n	800a60e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	689a      	ldr	r2, [r3, #8]
 800a5e8:	4b17      	ldr	r3, [pc, #92]	@ (800a648 <HAL_TIM_Base_Start_IT+0xdc>)
 800a5ea:	4013      	ands	r3, r2
 800a5ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	2b06      	cmp	r3, #6
 800a5f2:	d015      	beq.n	800a620 <HAL_TIM_Base_Start_IT+0xb4>
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a5fa:	d011      	beq.n	800a620 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	681a      	ldr	r2, [r3, #0]
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	f042 0201 	orr.w	r2, r2, #1
 800a60a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a60c:	e008      	b.n	800a620 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	681a      	ldr	r2, [r3, #0]
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	f042 0201 	orr.w	r2, r2, #1
 800a61c:	601a      	str	r2, [r3, #0]
 800a61e:	e000      	b.n	800a622 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a620:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a622:	2300      	movs	r3, #0
}
 800a624:	4618      	mov	r0, r3
 800a626:	3714      	adds	r7, #20
 800a628:	46bd      	mov	sp, r7
 800a62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62e:	4770      	bx	lr
 800a630:	40012c00 	.word	0x40012c00
 800a634:	40000400 	.word	0x40000400
 800a638:	40000800 	.word	0x40000800
 800a63c:	40013400 	.word	0x40013400
 800a640:	40014000 	.word	0x40014000
 800a644:	40015000 	.word	0x40015000
 800a648:	00010007 	.word	0x00010007

0800a64c <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a64c:	b580      	push	{r7, lr}
 800a64e:	b084      	sub	sp, #16
 800a650:	af00      	add	r7, sp, #0
 800a652:	6078      	str	r0, [r7, #4]
 800a654:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a656:	2300      	movs	r3, #0
 800a658:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a65a:	683b      	ldr	r3, [r7, #0]
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d109      	bne.n	800a674 <HAL_TIM_OC_Start_IT+0x28>
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a666:	b2db      	uxtb	r3, r3
 800a668:	2b01      	cmp	r3, #1
 800a66a:	bf14      	ite	ne
 800a66c:	2301      	movne	r3, #1
 800a66e:	2300      	moveq	r3, #0
 800a670:	b2db      	uxtb	r3, r3
 800a672:	e03c      	b.n	800a6ee <HAL_TIM_OC_Start_IT+0xa2>
 800a674:	683b      	ldr	r3, [r7, #0]
 800a676:	2b04      	cmp	r3, #4
 800a678:	d109      	bne.n	800a68e <HAL_TIM_OC_Start_IT+0x42>
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a680:	b2db      	uxtb	r3, r3
 800a682:	2b01      	cmp	r3, #1
 800a684:	bf14      	ite	ne
 800a686:	2301      	movne	r3, #1
 800a688:	2300      	moveq	r3, #0
 800a68a:	b2db      	uxtb	r3, r3
 800a68c:	e02f      	b.n	800a6ee <HAL_TIM_OC_Start_IT+0xa2>
 800a68e:	683b      	ldr	r3, [r7, #0]
 800a690:	2b08      	cmp	r3, #8
 800a692:	d109      	bne.n	800a6a8 <HAL_TIM_OC_Start_IT+0x5c>
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a69a:	b2db      	uxtb	r3, r3
 800a69c:	2b01      	cmp	r3, #1
 800a69e:	bf14      	ite	ne
 800a6a0:	2301      	movne	r3, #1
 800a6a2:	2300      	moveq	r3, #0
 800a6a4:	b2db      	uxtb	r3, r3
 800a6a6:	e022      	b.n	800a6ee <HAL_TIM_OC_Start_IT+0xa2>
 800a6a8:	683b      	ldr	r3, [r7, #0]
 800a6aa:	2b0c      	cmp	r3, #12
 800a6ac:	d109      	bne.n	800a6c2 <HAL_TIM_OC_Start_IT+0x76>
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a6b4:	b2db      	uxtb	r3, r3
 800a6b6:	2b01      	cmp	r3, #1
 800a6b8:	bf14      	ite	ne
 800a6ba:	2301      	movne	r3, #1
 800a6bc:	2300      	moveq	r3, #0
 800a6be:	b2db      	uxtb	r3, r3
 800a6c0:	e015      	b.n	800a6ee <HAL_TIM_OC_Start_IT+0xa2>
 800a6c2:	683b      	ldr	r3, [r7, #0]
 800a6c4:	2b10      	cmp	r3, #16
 800a6c6:	d109      	bne.n	800a6dc <HAL_TIM_OC_Start_IT+0x90>
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a6ce:	b2db      	uxtb	r3, r3
 800a6d0:	2b01      	cmp	r3, #1
 800a6d2:	bf14      	ite	ne
 800a6d4:	2301      	movne	r3, #1
 800a6d6:	2300      	moveq	r3, #0
 800a6d8:	b2db      	uxtb	r3, r3
 800a6da:	e008      	b.n	800a6ee <HAL_TIM_OC_Start_IT+0xa2>
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a6e2:	b2db      	uxtb	r3, r3
 800a6e4:	2b01      	cmp	r3, #1
 800a6e6:	bf14      	ite	ne
 800a6e8:	2301      	movne	r3, #1
 800a6ea:	2300      	moveq	r3, #0
 800a6ec:	b2db      	uxtb	r3, r3
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d001      	beq.n	800a6f6 <HAL_TIM_OC_Start_IT+0xaa>
  {
    return HAL_ERROR;
 800a6f2:	2301      	movs	r3, #1
 800a6f4:	e0ec      	b.n	800a8d0 <HAL_TIM_OC_Start_IT+0x284>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a6f6:	683b      	ldr	r3, [r7, #0]
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d104      	bne.n	800a706 <HAL_TIM_OC_Start_IT+0xba>
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	2202      	movs	r2, #2
 800a700:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a704:	e023      	b.n	800a74e <HAL_TIM_OC_Start_IT+0x102>
 800a706:	683b      	ldr	r3, [r7, #0]
 800a708:	2b04      	cmp	r3, #4
 800a70a:	d104      	bne.n	800a716 <HAL_TIM_OC_Start_IT+0xca>
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	2202      	movs	r2, #2
 800a710:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a714:	e01b      	b.n	800a74e <HAL_TIM_OC_Start_IT+0x102>
 800a716:	683b      	ldr	r3, [r7, #0]
 800a718:	2b08      	cmp	r3, #8
 800a71a:	d104      	bne.n	800a726 <HAL_TIM_OC_Start_IT+0xda>
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	2202      	movs	r2, #2
 800a720:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a724:	e013      	b.n	800a74e <HAL_TIM_OC_Start_IT+0x102>
 800a726:	683b      	ldr	r3, [r7, #0]
 800a728:	2b0c      	cmp	r3, #12
 800a72a:	d104      	bne.n	800a736 <HAL_TIM_OC_Start_IT+0xea>
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	2202      	movs	r2, #2
 800a730:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a734:	e00b      	b.n	800a74e <HAL_TIM_OC_Start_IT+0x102>
 800a736:	683b      	ldr	r3, [r7, #0]
 800a738:	2b10      	cmp	r3, #16
 800a73a:	d104      	bne.n	800a746 <HAL_TIM_OC_Start_IT+0xfa>
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	2202      	movs	r2, #2
 800a740:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a744:	e003      	b.n	800a74e <HAL_TIM_OC_Start_IT+0x102>
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	2202      	movs	r2, #2
 800a74a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  switch (Channel)
 800a74e:	683b      	ldr	r3, [r7, #0]
 800a750:	2b0c      	cmp	r3, #12
 800a752:	d841      	bhi.n	800a7d8 <HAL_TIM_OC_Start_IT+0x18c>
 800a754:	a201      	add	r2, pc, #4	@ (adr r2, 800a75c <HAL_TIM_OC_Start_IT+0x110>)
 800a756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a75a:	bf00      	nop
 800a75c:	0800a791 	.word	0x0800a791
 800a760:	0800a7d9 	.word	0x0800a7d9
 800a764:	0800a7d9 	.word	0x0800a7d9
 800a768:	0800a7d9 	.word	0x0800a7d9
 800a76c:	0800a7a3 	.word	0x0800a7a3
 800a770:	0800a7d9 	.word	0x0800a7d9
 800a774:	0800a7d9 	.word	0x0800a7d9
 800a778:	0800a7d9 	.word	0x0800a7d9
 800a77c:	0800a7b5 	.word	0x0800a7b5
 800a780:	0800a7d9 	.word	0x0800a7d9
 800a784:	0800a7d9 	.word	0x0800a7d9
 800a788:	0800a7d9 	.word	0x0800a7d9
 800a78c:	0800a7c7 	.word	0x0800a7c7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	68da      	ldr	r2, [r3, #12]
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	f042 0202 	orr.w	r2, r2, #2
 800a79e:	60da      	str	r2, [r3, #12]
      break;
 800a7a0:	e01d      	b.n	800a7de <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	68da      	ldr	r2, [r3, #12]
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	f042 0204 	orr.w	r2, r2, #4
 800a7b0:	60da      	str	r2, [r3, #12]
      break;
 800a7b2:	e014      	b.n	800a7de <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	68da      	ldr	r2, [r3, #12]
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	f042 0208 	orr.w	r2, r2, #8
 800a7c2:	60da      	str	r2, [r3, #12]
      break;
 800a7c4:	e00b      	b.n	800a7de <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	68da      	ldr	r2, [r3, #12]
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	f042 0210 	orr.w	r2, r2, #16
 800a7d4:	60da      	str	r2, [r3, #12]
      break;
 800a7d6:	e002      	b.n	800a7de <HAL_TIM_OC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800a7d8:	2301      	movs	r3, #1
 800a7da:	73fb      	strb	r3, [r7, #15]
      break;
 800a7dc:	bf00      	nop
  }

  if (status == HAL_OK)
 800a7de:	7bfb      	ldrb	r3, [r7, #15]
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d174      	bne.n	800a8ce <HAL_TIM_OC_Start_IT+0x282>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	2201      	movs	r2, #1
 800a7ea:	6839      	ldr	r1, [r7, #0]
 800a7ec:	4618      	mov	r0, r3
 800a7ee:	f001 f957 	bl	800baa0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	4a38      	ldr	r2, [pc, #224]	@ (800a8d8 <HAL_TIM_OC_Start_IT+0x28c>)
 800a7f8:	4293      	cmp	r3, r2
 800a7fa:	d018      	beq.n	800a82e <HAL_TIM_OC_Start_IT+0x1e2>
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	4a36      	ldr	r2, [pc, #216]	@ (800a8dc <HAL_TIM_OC_Start_IT+0x290>)
 800a802:	4293      	cmp	r3, r2
 800a804:	d013      	beq.n	800a82e <HAL_TIM_OC_Start_IT+0x1e2>
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	4a35      	ldr	r2, [pc, #212]	@ (800a8e0 <HAL_TIM_OC_Start_IT+0x294>)
 800a80c:	4293      	cmp	r3, r2
 800a80e:	d00e      	beq.n	800a82e <HAL_TIM_OC_Start_IT+0x1e2>
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	4a33      	ldr	r2, [pc, #204]	@ (800a8e4 <HAL_TIM_OC_Start_IT+0x298>)
 800a816:	4293      	cmp	r3, r2
 800a818:	d009      	beq.n	800a82e <HAL_TIM_OC_Start_IT+0x1e2>
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	4a32      	ldr	r2, [pc, #200]	@ (800a8e8 <HAL_TIM_OC_Start_IT+0x29c>)
 800a820:	4293      	cmp	r3, r2
 800a822:	d004      	beq.n	800a82e <HAL_TIM_OC_Start_IT+0x1e2>
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	4a30      	ldr	r2, [pc, #192]	@ (800a8ec <HAL_TIM_OC_Start_IT+0x2a0>)
 800a82a:	4293      	cmp	r3, r2
 800a82c:	d101      	bne.n	800a832 <HAL_TIM_OC_Start_IT+0x1e6>
 800a82e:	2301      	movs	r3, #1
 800a830:	e000      	b.n	800a834 <HAL_TIM_OC_Start_IT+0x1e8>
 800a832:	2300      	movs	r3, #0
 800a834:	2b00      	cmp	r3, #0
 800a836:	d007      	beq.n	800a848 <HAL_TIM_OC_Start_IT+0x1fc>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a846:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	4a22      	ldr	r2, [pc, #136]	@ (800a8d8 <HAL_TIM_OC_Start_IT+0x28c>)
 800a84e:	4293      	cmp	r3, r2
 800a850:	d01d      	beq.n	800a88e <HAL_TIM_OC_Start_IT+0x242>
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a85a:	d018      	beq.n	800a88e <HAL_TIM_OC_Start_IT+0x242>
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	4a23      	ldr	r2, [pc, #140]	@ (800a8f0 <HAL_TIM_OC_Start_IT+0x2a4>)
 800a862:	4293      	cmp	r3, r2
 800a864:	d013      	beq.n	800a88e <HAL_TIM_OC_Start_IT+0x242>
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	4a22      	ldr	r2, [pc, #136]	@ (800a8f4 <HAL_TIM_OC_Start_IT+0x2a8>)
 800a86c:	4293      	cmp	r3, r2
 800a86e:	d00e      	beq.n	800a88e <HAL_TIM_OC_Start_IT+0x242>
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	4a19      	ldr	r2, [pc, #100]	@ (800a8dc <HAL_TIM_OC_Start_IT+0x290>)
 800a876:	4293      	cmp	r3, r2
 800a878:	d009      	beq.n	800a88e <HAL_TIM_OC_Start_IT+0x242>
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	4a18      	ldr	r2, [pc, #96]	@ (800a8e0 <HAL_TIM_OC_Start_IT+0x294>)
 800a880:	4293      	cmp	r3, r2
 800a882:	d004      	beq.n	800a88e <HAL_TIM_OC_Start_IT+0x242>
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	4a18      	ldr	r2, [pc, #96]	@ (800a8ec <HAL_TIM_OC_Start_IT+0x2a0>)
 800a88a:	4293      	cmp	r3, r2
 800a88c:	d115      	bne.n	800a8ba <HAL_TIM_OC_Start_IT+0x26e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	689a      	ldr	r2, [r3, #8]
 800a894:	4b18      	ldr	r3, [pc, #96]	@ (800a8f8 <HAL_TIM_OC_Start_IT+0x2ac>)
 800a896:	4013      	ands	r3, r2
 800a898:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a89a:	68bb      	ldr	r3, [r7, #8]
 800a89c:	2b06      	cmp	r3, #6
 800a89e:	d015      	beq.n	800a8cc <HAL_TIM_OC_Start_IT+0x280>
 800a8a0:	68bb      	ldr	r3, [r7, #8]
 800a8a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a8a6:	d011      	beq.n	800a8cc <HAL_TIM_OC_Start_IT+0x280>
      {
        __HAL_TIM_ENABLE(htim);
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	681a      	ldr	r2, [r3, #0]
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	f042 0201 	orr.w	r2, r2, #1
 800a8b6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a8b8:	e008      	b.n	800a8cc <HAL_TIM_OC_Start_IT+0x280>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	681a      	ldr	r2, [r3, #0]
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	f042 0201 	orr.w	r2, r2, #1
 800a8c8:	601a      	str	r2, [r3, #0]
 800a8ca:	e000      	b.n	800a8ce <HAL_TIM_OC_Start_IT+0x282>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a8cc:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800a8ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	3710      	adds	r7, #16
 800a8d4:	46bd      	mov	sp, r7
 800a8d6:	bd80      	pop	{r7, pc}
 800a8d8:	40012c00 	.word	0x40012c00
 800a8dc:	40013400 	.word	0x40013400
 800a8e0:	40014000 	.word	0x40014000
 800a8e4:	40014400 	.word	0x40014400
 800a8e8:	40014800 	.word	0x40014800
 800a8ec:	40015000 	.word	0x40015000
 800a8f0:	40000400 	.word	0x40000400
 800a8f4:	40000800 	.word	0x40000800
 800a8f8:	00010007 	.word	0x00010007

0800a8fc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a8fc:	b580      	push	{r7, lr}
 800a8fe:	b082      	sub	sp, #8
 800a900:	af00      	add	r7, sp, #0
 800a902:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	2b00      	cmp	r3, #0
 800a908:	d101      	bne.n	800a90e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a90a:	2301      	movs	r3, #1
 800a90c:	e049      	b.n	800a9a2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a914:	b2db      	uxtb	r3, r3
 800a916:	2b00      	cmp	r3, #0
 800a918:	d106      	bne.n	800a928 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	2200      	movs	r2, #0
 800a91e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a922:	6878      	ldr	r0, [r7, #4]
 800a924:	f000 f841 	bl	800a9aa <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	2202      	movs	r2, #2
 800a92c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	681a      	ldr	r2, [r3, #0]
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	3304      	adds	r3, #4
 800a938:	4619      	mov	r1, r3
 800a93a:	4610      	mov	r0, r2
 800a93c:	f000 fc72 	bl	800b224 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	2201      	movs	r2, #1
 800a944:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	2201      	movs	r2, #1
 800a94c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	2201      	movs	r2, #1
 800a954:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	2201      	movs	r2, #1
 800a95c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	2201      	movs	r2, #1
 800a964:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	2201      	movs	r2, #1
 800a96c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	2201      	movs	r2, #1
 800a974:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	2201      	movs	r2, #1
 800a97c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	2201      	movs	r2, #1
 800a984:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	2201      	movs	r2, #1
 800a98c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	2201      	movs	r2, #1
 800a994:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	2201      	movs	r2, #1
 800a99c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a9a0:	2300      	movs	r3, #0
}
 800a9a2:	4618      	mov	r0, r3
 800a9a4:	3708      	adds	r7, #8
 800a9a6:	46bd      	mov	sp, r7
 800a9a8:	bd80      	pop	{r7, pc}

0800a9aa <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a9aa:	b480      	push	{r7}
 800a9ac:	b083      	sub	sp, #12
 800a9ae:	af00      	add	r7, sp, #0
 800a9b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a9b2:	bf00      	nop
 800a9b4:	370c      	adds	r7, #12
 800a9b6:	46bd      	mov	sp, r7
 800a9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9bc:	4770      	bx	lr
	...

0800a9c0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a9c0:	b580      	push	{r7, lr}
 800a9c2:	b084      	sub	sp, #16
 800a9c4:	af00      	add	r7, sp, #0
 800a9c6:	6078      	str	r0, [r7, #4]
 800a9c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a9ca:	683b      	ldr	r3, [r7, #0]
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d109      	bne.n	800a9e4 <HAL_TIM_PWM_Start+0x24>
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a9d6:	b2db      	uxtb	r3, r3
 800a9d8:	2b01      	cmp	r3, #1
 800a9da:	bf14      	ite	ne
 800a9dc:	2301      	movne	r3, #1
 800a9de:	2300      	moveq	r3, #0
 800a9e0:	b2db      	uxtb	r3, r3
 800a9e2:	e03c      	b.n	800aa5e <HAL_TIM_PWM_Start+0x9e>
 800a9e4:	683b      	ldr	r3, [r7, #0]
 800a9e6:	2b04      	cmp	r3, #4
 800a9e8:	d109      	bne.n	800a9fe <HAL_TIM_PWM_Start+0x3e>
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a9f0:	b2db      	uxtb	r3, r3
 800a9f2:	2b01      	cmp	r3, #1
 800a9f4:	bf14      	ite	ne
 800a9f6:	2301      	movne	r3, #1
 800a9f8:	2300      	moveq	r3, #0
 800a9fa:	b2db      	uxtb	r3, r3
 800a9fc:	e02f      	b.n	800aa5e <HAL_TIM_PWM_Start+0x9e>
 800a9fe:	683b      	ldr	r3, [r7, #0]
 800aa00:	2b08      	cmp	r3, #8
 800aa02:	d109      	bne.n	800aa18 <HAL_TIM_PWM_Start+0x58>
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800aa0a:	b2db      	uxtb	r3, r3
 800aa0c:	2b01      	cmp	r3, #1
 800aa0e:	bf14      	ite	ne
 800aa10:	2301      	movne	r3, #1
 800aa12:	2300      	moveq	r3, #0
 800aa14:	b2db      	uxtb	r3, r3
 800aa16:	e022      	b.n	800aa5e <HAL_TIM_PWM_Start+0x9e>
 800aa18:	683b      	ldr	r3, [r7, #0]
 800aa1a:	2b0c      	cmp	r3, #12
 800aa1c:	d109      	bne.n	800aa32 <HAL_TIM_PWM_Start+0x72>
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aa24:	b2db      	uxtb	r3, r3
 800aa26:	2b01      	cmp	r3, #1
 800aa28:	bf14      	ite	ne
 800aa2a:	2301      	movne	r3, #1
 800aa2c:	2300      	moveq	r3, #0
 800aa2e:	b2db      	uxtb	r3, r3
 800aa30:	e015      	b.n	800aa5e <HAL_TIM_PWM_Start+0x9e>
 800aa32:	683b      	ldr	r3, [r7, #0]
 800aa34:	2b10      	cmp	r3, #16
 800aa36:	d109      	bne.n	800aa4c <HAL_TIM_PWM_Start+0x8c>
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800aa3e:	b2db      	uxtb	r3, r3
 800aa40:	2b01      	cmp	r3, #1
 800aa42:	bf14      	ite	ne
 800aa44:	2301      	movne	r3, #1
 800aa46:	2300      	moveq	r3, #0
 800aa48:	b2db      	uxtb	r3, r3
 800aa4a:	e008      	b.n	800aa5e <HAL_TIM_PWM_Start+0x9e>
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800aa52:	b2db      	uxtb	r3, r3
 800aa54:	2b01      	cmp	r3, #1
 800aa56:	bf14      	ite	ne
 800aa58:	2301      	movne	r3, #1
 800aa5a:	2300      	moveq	r3, #0
 800aa5c:	b2db      	uxtb	r3, r3
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d001      	beq.n	800aa66 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800aa62:	2301      	movs	r3, #1
 800aa64:	e0a1      	b.n	800abaa <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800aa66:	683b      	ldr	r3, [r7, #0]
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d104      	bne.n	800aa76 <HAL_TIM_PWM_Start+0xb6>
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	2202      	movs	r2, #2
 800aa70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800aa74:	e023      	b.n	800aabe <HAL_TIM_PWM_Start+0xfe>
 800aa76:	683b      	ldr	r3, [r7, #0]
 800aa78:	2b04      	cmp	r3, #4
 800aa7a:	d104      	bne.n	800aa86 <HAL_TIM_PWM_Start+0xc6>
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	2202      	movs	r2, #2
 800aa80:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800aa84:	e01b      	b.n	800aabe <HAL_TIM_PWM_Start+0xfe>
 800aa86:	683b      	ldr	r3, [r7, #0]
 800aa88:	2b08      	cmp	r3, #8
 800aa8a:	d104      	bne.n	800aa96 <HAL_TIM_PWM_Start+0xd6>
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	2202      	movs	r2, #2
 800aa90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800aa94:	e013      	b.n	800aabe <HAL_TIM_PWM_Start+0xfe>
 800aa96:	683b      	ldr	r3, [r7, #0]
 800aa98:	2b0c      	cmp	r3, #12
 800aa9a:	d104      	bne.n	800aaa6 <HAL_TIM_PWM_Start+0xe6>
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	2202      	movs	r2, #2
 800aaa0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800aaa4:	e00b      	b.n	800aabe <HAL_TIM_PWM_Start+0xfe>
 800aaa6:	683b      	ldr	r3, [r7, #0]
 800aaa8:	2b10      	cmp	r3, #16
 800aaaa:	d104      	bne.n	800aab6 <HAL_TIM_PWM_Start+0xf6>
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	2202      	movs	r2, #2
 800aab0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800aab4:	e003      	b.n	800aabe <HAL_TIM_PWM_Start+0xfe>
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	2202      	movs	r2, #2
 800aaba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	2201      	movs	r2, #1
 800aac4:	6839      	ldr	r1, [r7, #0]
 800aac6:	4618      	mov	r0, r3
 800aac8:	f000 ffea 	bl	800baa0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	4a38      	ldr	r2, [pc, #224]	@ (800abb4 <HAL_TIM_PWM_Start+0x1f4>)
 800aad2:	4293      	cmp	r3, r2
 800aad4:	d018      	beq.n	800ab08 <HAL_TIM_PWM_Start+0x148>
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	4a37      	ldr	r2, [pc, #220]	@ (800abb8 <HAL_TIM_PWM_Start+0x1f8>)
 800aadc:	4293      	cmp	r3, r2
 800aade:	d013      	beq.n	800ab08 <HAL_TIM_PWM_Start+0x148>
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	4a35      	ldr	r2, [pc, #212]	@ (800abbc <HAL_TIM_PWM_Start+0x1fc>)
 800aae6:	4293      	cmp	r3, r2
 800aae8:	d00e      	beq.n	800ab08 <HAL_TIM_PWM_Start+0x148>
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	4a34      	ldr	r2, [pc, #208]	@ (800abc0 <HAL_TIM_PWM_Start+0x200>)
 800aaf0:	4293      	cmp	r3, r2
 800aaf2:	d009      	beq.n	800ab08 <HAL_TIM_PWM_Start+0x148>
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	4a32      	ldr	r2, [pc, #200]	@ (800abc4 <HAL_TIM_PWM_Start+0x204>)
 800aafa:	4293      	cmp	r3, r2
 800aafc:	d004      	beq.n	800ab08 <HAL_TIM_PWM_Start+0x148>
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	4a31      	ldr	r2, [pc, #196]	@ (800abc8 <HAL_TIM_PWM_Start+0x208>)
 800ab04:	4293      	cmp	r3, r2
 800ab06:	d101      	bne.n	800ab0c <HAL_TIM_PWM_Start+0x14c>
 800ab08:	2301      	movs	r3, #1
 800ab0a:	e000      	b.n	800ab0e <HAL_TIM_PWM_Start+0x14e>
 800ab0c:	2300      	movs	r3, #0
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d007      	beq.n	800ab22 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ab20:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	4a23      	ldr	r2, [pc, #140]	@ (800abb4 <HAL_TIM_PWM_Start+0x1f4>)
 800ab28:	4293      	cmp	r3, r2
 800ab2a:	d01d      	beq.n	800ab68 <HAL_TIM_PWM_Start+0x1a8>
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab34:	d018      	beq.n	800ab68 <HAL_TIM_PWM_Start+0x1a8>
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	4a24      	ldr	r2, [pc, #144]	@ (800abcc <HAL_TIM_PWM_Start+0x20c>)
 800ab3c:	4293      	cmp	r3, r2
 800ab3e:	d013      	beq.n	800ab68 <HAL_TIM_PWM_Start+0x1a8>
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	4a22      	ldr	r2, [pc, #136]	@ (800abd0 <HAL_TIM_PWM_Start+0x210>)
 800ab46:	4293      	cmp	r3, r2
 800ab48:	d00e      	beq.n	800ab68 <HAL_TIM_PWM_Start+0x1a8>
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	4a1a      	ldr	r2, [pc, #104]	@ (800abb8 <HAL_TIM_PWM_Start+0x1f8>)
 800ab50:	4293      	cmp	r3, r2
 800ab52:	d009      	beq.n	800ab68 <HAL_TIM_PWM_Start+0x1a8>
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	4a18      	ldr	r2, [pc, #96]	@ (800abbc <HAL_TIM_PWM_Start+0x1fc>)
 800ab5a:	4293      	cmp	r3, r2
 800ab5c:	d004      	beq.n	800ab68 <HAL_TIM_PWM_Start+0x1a8>
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	4a19      	ldr	r2, [pc, #100]	@ (800abc8 <HAL_TIM_PWM_Start+0x208>)
 800ab64:	4293      	cmp	r3, r2
 800ab66:	d115      	bne.n	800ab94 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	689a      	ldr	r2, [r3, #8]
 800ab6e:	4b19      	ldr	r3, [pc, #100]	@ (800abd4 <HAL_TIM_PWM_Start+0x214>)
 800ab70:	4013      	ands	r3, r2
 800ab72:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	2b06      	cmp	r3, #6
 800ab78:	d015      	beq.n	800aba6 <HAL_TIM_PWM_Start+0x1e6>
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ab80:	d011      	beq.n	800aba6 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	681a      	ldr	r2, [r3, #0]
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	f042 0201 	orr.w	r2, r2, #1
 800ab90:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ab92:	e008      	b.n	800aba6 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	681a      	ldr	r2, [r3, #0]
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	f042 0201 	orr.w	r2, r2, #1
 800aba2:	601a      	str	r2, [r3, #0]
 800aba4:	e000      	b.n	800aba8 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aba6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800aba8:	2300      	movs	r3, #0
}
 800abaa:	4618      	mov	r0, r3
 800abac:	3710      	adds	r7, #16
 800abae:	46bd      	mov	sp, r7
 800abb0:	bd80      	pop	{r7, pc}
 800abb2:	bf00      	nop
 800abb4:	40012c00 	.word	0x40012c00
 800abb8:	40013400 	.word	0x40013400
 800abbc:	40014000 	.word	0x40014000
 800abc0:	40014400 	.word	0x40014400
 800abc4:	40014800 	.word	0x40014800
 800abc8:	40015000 	.word	0x40015000
 800abcc:	40000400 	.word	0x40000400
 800abd0:	40000800 	.word	0x40000800
 800abd4:	00010007 	.word	0x00010007

0800abd8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800abd8:	b580      	push	{r7, lr}
 800abda:	b082      	sub	sp, #8
 800abdc:	af00      	add	r7, sp, #0
 800abde:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	691b      	ldr	r3, [r3, #16]
 800abe6:	f003 0302 	and.w	r3, r3, #2
 800abea:	2b02      	cmp	r3, #2
 800abec:	d122      	bne.n	800ac34 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	68db      	ldr	r3, [r3, #12]
 800abf4:	f003 0302 	and.w	r3, r3, #2
 800abf8:	2b02      	cmp	r3, #2
 800abfa:	d11b      	bne.n	800ac34 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	f06f 0202 	mvn.w	r2, #2
 800ac04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	2201      	movs	r2, #1
 800ac0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	699b      	ldr	r3, [r3, #24]
 800ac12:	f003 0303 	and.w	r3, r3, #3
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d003      	beq.n	800ac22 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ac1a:	6878      	ldr	r0, [r7, #4]
 800ac1c:	f000 fae3 	bl	800b1e6 <HAL_TIM_IC_CaptureCallback>
 800ac20:	e005      	b.n	800ac2e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ac22:	6878      	ldr	r0, [r7, #4]
 800ac24:	f000 fad5 	bl	800b1d2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ac28:	6878      	ldr	r0, [r7, #4]
 800ac2a:	f000 fae6 	bl	800b1fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	2200      	movs	r2, #0
 800ac32:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	691b      	ldr	r3, [r3, #16]
 800ac3a:	f003 0304 	and.w	r3, r3, #4
 800ac3e:	2b04      	cmp	r3, #4
 800ac40:	d122      	bne.n	800ac88 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	68db      	ldr	r3, [r3, #12]
 800ac48:	f003 0304 	and.w	r3, r3, #4
 800ac4c:	2b04      	cmp	r3, #4
 800ac4e:	d11b      	bne.n	800ac88 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	f06f 0204 	mvn.w	r2, #4
 800ac58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	2202      	movs	r2, #2
 800ac5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	699b      	ldr	r3, [r3, #24]
 800ac66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d003      	beq.n	800ac76 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ac6e:	6878      	ldr	r0, [r7, #4]
 800ac70:	f000 fab9 	bl	800b1e6 <HAL_TIM_IC_CaptureCallback>
 800ac74:	e005      	b.n	800ac82 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ac76:	6878      	ldr	r0, [r7, #4]
 800ac78:	f000 faab 	bl	800b1d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ac7c:	6878      	ldr	r0, [r7, #4]
 800ac7e:	f000 fabc 	bl	800b1fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	2200      	movs	r2, #0
 800ac86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	691b      	ldr	r3, [r3, #16]
 800ac8e:	f003 0308 	and.w	r3, r3, #8
 800ac92:	2b08      	cmp	r3, #8
 800ac94:	d122      	bne.n	800acdc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	68db      	ldr	r3, [r3, #12]
 800ac9c:	f003 0308 	and.w	r3, r3, #8
 800aca0:	2b08      	cmp	r3, #8
 800aca2:	d11b      	bne.n	800acdc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	f06f 0208 	mvn.w	r2, #8
 800acac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	2204      	movs	r2, #4
 800acb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	69db      	ldr	r3, [r3, #28]
 800acba:	f003 0303 	and.w	r3, r3, #3
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d003      	beq.n	800acca <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800acc2:	6878      	ldr	r0, [r7, #4]
 800acc4:	f000 fa8f 	bl	800b1e6 <HAL_TIM_IC_CaptureCallback>
 800acc8:	e005      	b.n	800acd6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800acca:	6878      	ldr	r0, [r7, #4]
 800accc:	f000 fa81 	bl	800b1d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800acd0:	6878      	ldr	r0, [r7, #4]
 800acd2:	f000 fa92 	bl	800b1fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	2200      	movs	r2, #0
 800acda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	691b      	ldr	r3, [r3, #16]
 800ace2:	f003 0310 	and.w	r3, r3, #16
 800ace6:	2b10      	cmp	r3, #16
 800ace8:	d122      	bne.n	800ad30 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	68db      	ldr	r3, [r3, #12]
 800acf0:	f003 0310 	and.w	r3, r3, #16
 800acf4:	2b10      	cmp	r3, #16
 800acf6:	d11b      	bne.n	800ad30 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	f06f 0210 	mvn.w	r2, #16
 800ad00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	2208      	movs	r2, #8
 800ad06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	69db      	ldr	r3, [r3, #28]
 800ad0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d003      	beq.n	800ad1e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ad16:	6878      	ldr	r0, [r7, #4]
 800ad18:	f000 fa65 	bl	800b1e6 <HAL_TIM_IC_CaptureCallback>
 800ad1c:	e005      	b.n	800ad2a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ad1e:	6878      	ldr	r0, [r7, #4]
 800ad20:	f000 fa57 	bl	800b1d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ad24:	6878      	ldr	r0, [r7, #4]
 800ad26:	f000 fa68 	bl	800b1fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	2200      	movs	r2, #0
 800ad2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	691b      	ldr	r3, [r3, #16]
 800ad36:	f003 0301 	and.w	r3, r3, #1
 800ad3a:	2b01      	cmp	r3, #1
 800ad3c:	d10e      	bne.n	800ad5c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	68db      	ldr	r3, [r3, #12]
 800ad44:	f003 0301 	and.w	r3, r3, #1
 800ad48:	2b01      	cmp	r3, #1
 800ad4a:	d107      	bne.n	800ad5c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	f06f 0201 	mvn.w	r2, #1
 800ad54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ad56:	6878      	ldr	r0, [r7, #4]
 800ad58:	f7f8 fc7e 	bl	8003658 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	691b      	ldr	r3, [r3, #16]
 800ad62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad66:	2b80      	cmp	r3, #128	@ 0x80
 800ad68:	d10e      	bne.n	800ad88 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	68db      	ldr	r3, [r3, #12]
 800ad70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad74:	2b80      	cmp	r3, #128	@ 0x80
 800ad76:	d107      	bne.n	800ad88 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800ad80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ad82:	6878      	ldr	r0, [r7, #4]
 800ad84:	f001 f888 	bl	800be98 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	691b      	ldr	r3, [r3, #16]
 800ad8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ad92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ad96:	d10e      	bne.n	800adb6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	68db      	ldr	r3, [r3, #12]
 800ad9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ada2:	2b80      	cmp	r3, #128	@ 0x80
 800ada4:	d107      	bne.n	800adb6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800adae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800adb0:	6878      	ldr	r0, [r7, #4]
 800adb2:	f001 f87b 	bl	800beac <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	691b      	ldr	r3, [r3, #16]
 800adbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800adc0:	2b40      	cmp	r3, #64	@ 0x40
 800adc2:	d10e      	bne.n	800ade2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	68db      	ldr	r3, [r3, #12]
 800adca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800adce:	2b40      	cmp	r3, #64	@ 0x40
 800add0:	d107      	bne.n	800ade2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800adda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800addc:	6878      	ldr	r0, [r7, #4]
 800adde:	f000 fa16 	bl	800b20e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	691b      	ldr	r3, [r3, #16]
 800ade8:	f003 0320 	and.w	r3, r3, #32
 800adec:	2b20      	cmp	r3, #32
 800adee:	d10e      	bne.n	800ae0e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	68db      	ldr	r3, [r3, #12]
 800adf6:	f003 0320 	and.w	r3, r3, #32
 800adfa:	2b20      	cmp	r3, #32
 800adfc:	d107      	bne.n	800ae0e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	f06f 0220 	mvn.w	r2, #32
 800ae06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ae08:	6878      	ldr	r0, [r7, #4]
 800ae0a:	f001 f83b 	bl	800be84 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ae0e:	bf00      	nop
 800ae10:	3708      	adds	r7, #8
 800ae12:	46bd      	mov	sp, r7
 800ae14:	bd80      	pop	{r7, pc}
	...

0800ae18 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800ae18:	b580      	push	{r7, lr}
 800ae1a:	b086      	sub	sp, #24
 800ae1c:	af00      	add	r7, sp, #0
 800ae1e:	60f8      	str	r0, [r7, #12]
 800ae20:	60b9      	str	r1, [r7, #8]
 800ae22:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ae24:	2300      	movs	r3, #0
 800ae26:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ae2e:	2b01      	cmp	r3, #1
 800ae30:	d101      	bne.n	800ae36 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800ae32:	2302      	movs	r3, #2
 800ae34:	e0ff      	b.n	800b036 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	2201      	movs	r2, #1
 800ae3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	2b14      	cmp	r3, #20
 800ae42:	f200 80f0 	bhi.w	800b026 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800ae46:	a201      	add	r2, pc, #4	@ (adr r2, 800ae4c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800ae48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae4c:	0800aea1 	.word	0x0800aea1
 800ae50:	0800b027 	.word	0x0800b027
 800ae54:	0800b027 	.word	0x0800b027
 800ae58:	0800b027 	.word	0x0800b027
 800ae5c:	0800aee1 	.word	0x0800aee1
 800ae60:	0800b027 	.word	0x0800b027
 800ae64:	0800b027 	.word	0x0800b027
 800ae68:	0800b027 	.word	0x0800b027
 800ae6c:	0800af23 	.word	0x0800af23
 800ae70:	0800b027 	.word	0x0800b027
 800ae74:	0800b027 	.word	0x0800b027
 800ae78:	0800b027 	.word	0x0800b027
 800ae7c:	0800af63 	.word	0x0800af63
 800ae80:	0800b027 	.word	0x0800b027
 800ae84:	0800b027 	.word	0x0800b027
 800ae88:	0800b027 	.word	0x0800b027
 800ae8c:	0800afa5 	.word	0x0800afa5
 800ae90:	0800b027 	.word	0x0800b027
 800ae94:	0800b027 	.word	0x0800b027
 800ae98:	0800b027 	.word	0x0800b027
 800ae9c:	0800afe5 	.word	0x0800afe5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	68b9      	ldr	r1, [r7, #8]
 800aea6:	4618      	mov	r0, r3
 800aea8:	f000 fa5a 	bl	800b360 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	699a      	ldr	r2, [r3, #24]
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	f042 0208 	orr.w	r2, r2, #8
 800aeba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	699a      	ldr	r2, [r3, #24]
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	f022 0204 	bic.w	r2, r2, #4
 800aeca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	6999      	ldr	r1, [r3, #24]
 800aed2:	68bb      	ldr	r3, [r7, #8]
 800aed4:	691a      	ldr	r2, [r3, #16]
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	430a      	orrs	r2, r1
 800aedc:	619a      	str	r2, [r3, #24]
      break;
 800aede:	e0a5      	b.n	800b02c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	68b9      	ldr	r1, [r7, #8]
 800aee6:	4618      	mov	r0, r3
 800aee8:	f000 fad4 	bl	800b494 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	699a      	ldr	r2, [r3, #24]
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800aefa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	699a      	ldr	r2, [r3, #24]
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800af0a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	6999      	ldr	r1, [r3, #24]
 800af12:	68bb      	ldr	r3, [r7, #8]
 800af14:	691b      	ldr	r3, [r3, #16]
 800af16:	021a      	lsls	r2, r3, #8
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	430a      	orrs	r2, r1
 800af1e:	619a      	str	r2, [r3, #24]
      break;
 800af20:	e084      	b.n	800b02c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	68b9      	ldr	r1, [r7, #8]
 800af28:	4618      	mov	r0, r3
 800af2a:	f000 fb47 	bl	800b5bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	69da      	ldr	r2, [r3, #28]
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	f042 0208 	orr.w	r2, r2, #8
 800af3c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	69da      	ldr	r2, [r3, #28]
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	f022 0204 	bic.w	r2, r2, #4
 800af4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	69d9      	ldr	r1, [r3, #28]
 800af54:	68bb      	ldr	r3, [r7, #8]
 800af56:	691a      	ldr	r2, [r3, #16]
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	430a      	orrs	r2, r1
 800af5e:	61da      	str	r2, [r3, #28]
      break;
 800af60:	e064      	b.n	800b02c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	68b9      	ldr	r1, [r7, #8]
 800af68:	4618      	mov	r0, r3
 800af6a:	f000 fbb9 	bl	800b6e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	69da      	ldr	r2, [r3, #28]
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800af7c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	69da      	ldr	r2, [r3, #28]
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800af8c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	69d9      	ldr	r1, [r3, #28]
 800af94:	68bb      	ldr	r3, [r7, #8]
 800af96:	691b      	ldr	r3, [r3, #16]
 800af98:	021a      	lsls	r2, r3, #8
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	430a      	orrs	r2, r1
 800afa0:	61da      	str	r2, [r3, #28]
      break;
 800afa2:	e043      	b.n	800b02c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	68b9      	ldr	r1, [r7, #8]
 800afaa:	4618      	mov	r0, r3
 800afac:	f000 fc08 	bl	800b7c0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	f042 0208 	orr.w	r2, r2, #8
 800afbe:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	f022 0204 	bic.w	r2, r2, #4
 800afce:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800afd6:	68bb      	ldr	r3, [r7, #8]
 800afd8:	691a      	ldr	r2, [r3, #16]
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	430a      	orrs	r2, r1
 800afe0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800afe2:	e023      	b.n	800b02c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	68b9      	ldr	r1, [r7, #8]
 800afea:	4618      	mov	r0, r3
 800afec:	f000 fc52 	bl	800b894 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800affe:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b00e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b016:	68bb      	ldr	r3, [r7, #8]
 800b018:	691b      	ldr	r3, [r3, #16]
 800b01a:	021a      	lsls	r2, r3, #8
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	430a      	orrs	r2, r1
 800b022:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800b024:	e002      	b.n	800b02c <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 800b026:	2301      	movs	r3, #1
 800b028:	75fb      	strb	r3, [r7, #23]
      break;
 800b02a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	2200      	movs	r2, #0
 800b030:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b034:	7dfb      	ldrb	r3, [r7, #23]
}
 800b036:	4618      	mov	r0, r3
 800b038:	3718      	adds	r7, #24
 800b03a:	46bd      	mov	sp, r7
 800b03c:	bd80      	pop	{r7, pc}
 800b03e:	bf00      	nop

0800b040 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b040:	b580      	push	{r7, lr}
 800b042:	b084      	sub	sp, #16
 800b044:	af00      	add	r7, sp, #0
 800b046:	6078      	str	r0, [r7, #4]
 800b048:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b04a:	2300      	movs	r3, #0
 800b04c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b054:	2b01      	cmp	r3, #1
 800b056:	d101      	bne.n	800b05c <HAL_TIM_ConfigClockSource+0x1c>
 800b058:	2302      	movs	r3, #2
 800b05a:	e0b6      	b.n	800b1ca <HAL_TIM_ConfigClockSource+0x18a>
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	2201      	movs	r2, #1
 800b060:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	2202      	movs	r2, #2
 800b068:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	689b      	ldr	r3, [r3, #8]
 800b072:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b074:	68bb      	ldr	r3, [r7, #8]
 800b076:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b07a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800b07e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b080:	68bb      	ldr	r3, [r7, #8]
 800b082:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b086:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	68ba      	ldr	r2, [r7, #8]
 800b08e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b090:	683b      	ldr	r3, [r7, #0]
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b098:	d03e      	beq.n	800b118 <HAL_TIM_ConfigClockSource+0xd8>
 800b09a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b09e:	f200 8087 	bhi.w	800b1b0 <HAL_TIM_ConfigClockSource+0x170>
 800b0a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b0a6:	f000 8086 	beq.w	800b1b6 <HAL_TIM_ConfigClockSource+0x176>
 800b0aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b0ae:	d87f      	bhi.n	800b1b0 <HAL_TIM_ConfigClockSource+0x170>
 800b0b0:	2b70      	cmp	r3, #112	@ 0x70
 800b0b2:	d01a      	beq.n	800b0ea <HAL_TIM_ConfigClockSource+0xaa>
 800b0b4:	2b70      	cmp	r3, #112	@ 0x70
 800b0b6:	d87b      	bhi.n	800b1b0 <HAL_TIM_ConfigClockSource+0x170>
 800b0b8:	2b60      	cmp	r3, #96	@ 0x60
 800b0ba:	d050      	beq.n	800b15e <HAL_TIM_ConfigClockSource+0x11e>
 800b0bc:	2b60      	cmp	r3, #96	@ 0x60
 800b0be:	d877      	bhi.n	800b1b0 <HAL_TIM_ConfigClockSource+0x170>
 800b0c0:	2b50      	cmp	r3, #80	@ 0x50
 800b0c2:	d03c      	beq.n	800b13e <HAL_TIM_ConfigClockSource+0xfe>
 800b0c4:	2b50      	cmp	r3, #80	@ 0x50
 800b0c6:	d873      	bhi.n	800b1b0 <HAL_TIM_ConfigClockSource+0x170>
 800b0c8:	2b40      	cmp	r3, #64	@ 0x40
 800b0ca:	d058      	beq.n	800b17e <HAL_TIM_ConfigClockSource+0x13e>
 800b0cc:	2b40      	cmp	r3, #64	@ 0x40
 800b0ce:	d86f      	bhi.n	800b1b0 <HAL_TIM_ConfigClockSource+0x170>
 800b0d0:	2b30      	cmp	r3, #48	@ 0x30
 800b0d2:	d064      	beq.n	800b19e <HAL_TIM_ConfigClockSource+0x15e>
 800b0d4:	2b30      	cmp	r3, #48	@ 0x30
 800b0d6:	d86b      	bhi.n	800b1b0 <HAL_TIM_ConfigClockSource+0x170>
 800b0d8:	2b20      	cmp	r3, #32
 800b0da:	d060      	beq.n	800b19e <HAL_TIM_ConfigClockSource+0x15e>
 800b0dc:	2b20      	cmp	r3, #32
 800b0de:	d867      	bhi.n	800b1b0 <HAL_TIM_ConfigClockSource+0x170>
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d05c      	beq.n	800b19e <HAL_TIM_ConfigClockSource+0x15e>
 800b0e4:	2b10      	cmp	r3, #16
 800b0e6:	d05a      	beq.n	800b19e <HAL_TIM_ConfigClockSource+0x15e>
 800b0e8:	e062      	b.n	800b1b0 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b0ee:	683b      	ldr	r3, [r7, #0]
 800b0f0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b0f2:	683b      	ldr	r3, [r7, #0]
 800b0f4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b0f6:	683b      	ldr	r3, [r7, #0]
 800b0f8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b0fa:	f000 fcb1 	bl	800ba60 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	689b      	ldr	r3, [r3, #8]
 800b104:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b106:	68bb      	ldr	r3, [r7, #8]
 800b108:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b10c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	68ba      	ldr	r2, [r7, #8]
 800b114:	609a      	str	r2, [r3, #8]
      break;
 800b116:	e04f      	b.n	800b1b8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b11c:	683b      	ldr	r3, [r7, #0]
 800b11e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b120:	683b      	ldr	r3, [r7, #0]
 800b122:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b124:	683b      	ldr	r3, [r7, #0]
 800b126:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b128:	f000 fc9a 	bl	800ba60 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	689a      	ldr	r2, [r3, #8]
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b13a:	609a      	str	r2, [r3, #8]
      break;
 800b13c:	e03c      	b.n	800b1b8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b142:	683b      	ldr	r3, [r7, #0]
 800b144:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b146:	683b      	ldr	r3, [r7, #0]
 800b148:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b14a:	461a      	mov	r2, r3
 800b14c:	f000 fc0e 	bl	800b96c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	2150      	movs	r1, #80	@ 0x50
 800b156:	4618      	mov	r0, r3
 800b158:	f000 fc67 	bl	800ba2a <TIM_ITRx_SetConfig>
      break;
 800b15c:	e02c      	b.n	800b1b8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b162:	683b      	ldr	r3, [r7, #0]
 800b164:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b166:	683b      	ldr	r3, [r7, #0]
 800b168:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b16a:	461a      	mov	r2, r3
 800b16c:	f000 fc2d 	bl	800b9ca <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	2160      	movs	r1, #96	@ 0x60
 800b176:	4618      	mov	r0, r3
 800b178:	f000 fc57 	bl	800ba2a <TIM_ITRx_SetConfig>
      break;
 800b17c:	e01c      	b.n	800b1b8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b182:	683b      	ldr	r3, [r7, #0]
 800b184:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b186:	683b      	ldr	r3, [r7, #0]
 800b188:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b18a:	461a      	mov	r2, r3
 800b18c:	f000 fbee 	bl	800b96c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	2140      	movs	r1, #64	@ 0x40
 800b196:	4618      	mov	r0, r3
 800b198:	f000 fc47 	bl	800ba2a <TIM_ITRx_SetConfig>
      break;
 800b19c:	e00c      	b.n	800b1b8 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	681a      	ldr	r2, [r3, #0]
 800b1a2:	683b      	ldr	r3, [r7, #0]
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	4619      	mov	r1, r3
 800b1a8:	4610      	mov	r0, r2
 800b1aa:	f000 fc3e 	bl	800ba2a <TIM_ITRx_SetConfig>
      break;
 800b1ae:	e003      	b.n	800b1b8 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800b1b0:	2301      	movs	r3, #1
 800b1b2:	73fb      	strb	r3, [r7, #15]
      break;
 800b1b4:	e000      	b.n	800b1b8 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800b1b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	2201      	movs	r2, #1
 800b1bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	2200      	movs	r2, #0
 800b1c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b1c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1ca:	4618      	mov	r0, r3
 800b1cc:	3710      	adds	r7, #16
 800b1ce:	46bd      	mov	sp, r7
 800b1d0:	bd80      	pop	{r7, pc}

0800b1d2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b1d2:	b480      	push	{r7}
 800b1d4:	b083      	sub	sp, #12
 800b1d6:	af00      	add	r7, sp, #0
 800b1d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b1da:	bf00      	nop
 800b1dc:	370c      	adds	r7, #12
 800b1de:	46bd      	mov	sp, r7
 800b1e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e4:	4770      	bx	lr

0800b1e6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b1e6:	b480      	push	{r7}
 800b1e8:	b083      	sub	sp, #12
 800b1ea:	af00      	add	r7, sp, #0
 800b1ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b1ee:	bf00      	nop
 800b1f0:	370c      	adds	r7, #12
 800b1f2:	46bd      	mov	sp, r7
 800b1f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1f8:	4770      	bx	lr

0800b1fa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b1fa:	b480      	push	{r7}
 800b1fc:	b083      	sub	sp, #12
 800b1fe:	af00      	add	r7, sp, #0
 800b200:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b202:	bf00      	nop
 800b204:	370c      	adds	r7, #12
 800b206:	46bd      	mov	sp, r7
 800b208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b20c:	4770      	bx	lr

0800b20e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b20e:	b480      	push	{r7}
 800b210:	b083      	sub	sp, #12
 800b212:	af00      	add	r7, sp, #0
 800b214:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b216:	bf00      	nop
 800b218:	370c      	adds	r7, #12
 800b21a:	46bd      	mov	sp, r7
 800b21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b220:	4770      	bx	lr
	...

0800b224 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b224:	b480      	push	{r7}
 800b226:	b085      	sub	sp, #20
 800b228:	af00      	add	r7, sp, #0
 800b22a:	6078      	str	r0, [r7, #4]
 800b22c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	4a42      	ldr	r2, [pc, #264]	@ (800b340 <TIM_Base_SetConfig+0x11c>)
 800b238:	4293      	cmp	r3, r2
 800b23a:	d013      	beq.n	800b264 <TIM_Base_SetConfig+0x40>
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b242:	d00f      	beq.n	800b264 <TIM_Base_SetConfig+0x40>
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	4a3f      	ldr	r2, [pc, #252]	@ (800b344 <TIM_Base_SetConfig+0x120>)
 800b248:	4293      	cmp	r3, r2
 800b24a:	d00b      	beq.n	800b264 <TIM_Base_SetConfig+0x40>
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	4a3e      	ldr	r2, [pc, #248]	@ (800b348 <TIM_Base_SetConfig+0x124>)
 800b250:	4293      	cmp	r3, r2
 800b252:	d007      	beq.n	800b264 <TIM_Base_SetConfig+0x40>
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	4a3d      	ldr	r2, [pc, #244]	@ (800b34c <TIM_Base_SetConfig+0x128>)
 800b258:	4293      	cmp	r3, r2
 800b25a:	d003      	beq.n	800b264 <TIM_Base_SetConfig+0x40>
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	4a3c      	ldr	r2, [pc, #240]	@ (800b350 <TIM_Base_SetConfig+0x12c>)
 800b260:	4293      	cmp	r3, r2
 800b262:	d108      	bne.n	800b276 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b26a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b26c:	683b      	ldr	r3, [r7, #0]
 800b26e:	685b      	ldr	r3, [r3, #4]
 800b270:	68fa      	ldr	r2, [r7, #12]
 800b272:	4313      	orrs	r3, r2
 800b274:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	4a31      	ldr	r2, [pc, #196]	@ (800b340 <TIM_Base_SetConfig+0x11c>)
 800b27a:	4293      	cmp	r3, r2
 800b27c:	d01f      	beq.n	800b2be <TIM_Base_SetConfig+0x9a>
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b284:	d01b      	beq.n	800b2be <TIM_Base_SetConfig+0x9a>
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	4a2e      	ldr	r2, [pc, #184]	@ (800b344 <TIM_Base_SetConfig+0x120>)
 800b28a:	4293      	cmp	r3, r2
 800b28c:	d017      	beq.n	800b2be <TIM_Base_SetConfig+0x9a>
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	4a2d      	ldr	r2, [pc, #180]	@ (800b348 <TIM_Base_SetConfig+0x124>)
 800b292:	4293      	cmp	r3, r2
 800b294:	d013      	beq.n	800b2be <TIM_Base_SetConfig+0x9a>
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	4a2c      	ldr	r2, [pc, #176]	@ (800b34c <TIM_Base_SetConfig+0x128>)
 800b29a:	4293      	cmp	r3, r2
 800b29c:	d00f      	beq.n	800b2be <TIM_Base_SetConfig+0x9a>
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	4a2c      	ldr	r2, [pc, #176]	@ (800b354 <TIM_Base_SetConfig+0x130>)
 800b2a2:	4293      	cmp	r3, r2
 800b2a4:	d00b      	beq.n	800b2be <TIM_Base_SetConfig+0x9a>
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	4a2b      	ldr	r2, [pc, #172]	@ (800b358 <TIM_Base_SetConfig+0x134>)
 800b2aa:	4293      	cmp	r3, r2
 800b2ac:	d007      	beq.n	800b2be <TIM_Base_SetConfig+0x9a>
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	4a2a      	ldr	r2, [pc, #168]	@ (800b35c <TIM_Base_SetConfig+0x138>)
 800b2b2:	4293      	cmp	r3, r2
 800b2b4:	d003      	beq.n	800b2be <TIM_Base_SetConfig+0x9a>
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	4a25      	ldr	r2, [pc, #148]	@ (800b350 <TIM_Base_SetConfig+0x12c>)
 800b2ba:	4293      	cmp	r3, r2
 800b2bc:	d108      	bne.n	800b2d0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b2c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b2c6:	683b      	ldr	r3, [r7, #0]
 800b2c8:	68db      	ldr	r3, [r3, #12]
 800b2ca:	68fa      	ldr	r2, [r7, #12]
 800b2cc:	4313      	orrs	r3, r2
 800b2ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b2d6:	683b      	ldr	r3, [r7, #0]
 800b2d8:	695b      	ldr	r3, [r3, #20]
 800b2da:	4313      	orrs	r3, r2
 800b2dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	68fa      	ldr	r2, [r7, #12]
 800b2e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b2e4:	683b      	ldr	r3, [r7, #0]
 800b2e6:	689a      	ldr	r2, [r3, #8]
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b2ec:	683b      	ldr	r3, [r7, #0]
 800b2ee:	681a      	ldr	r2, [r3, #0]
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	4a12      	ldr	r2, [pc, #72]	@ (800b340 <TIM_Base_SetConfig+0x11c>)
 800b2f8:	4293      	cmp	r3, r2
 800b2fa:	d013      	beq.n	800b324 <TIM_Base_SetConfig+0x100>
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	4a13      	ldr	r2, [pc, #76]	@ (800b34c <TIM_Base_SetConfig+0x128>)
 800b300:	4293      	cmp	r3, r2
 800b302:	d00f      	beq.n	800b324 <TIM_Base_SetConfig+0x100>
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	4a13      	ldr	r2, [pc, #76]	@ (800b354 <TIM_Base_SetConfig+0x130>)
 800b308:	4293      	cmp	r3, r2
 800b30a:	d00b      	beq.n	800b324 <TIM_Base_SetConfig+0x100>
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	4a12      	ldr	r2, [pc, #72]	@ (800b358 <TIM_Base_SetConfig+0x134>)
 800b310:	4293      	cmp	r3, r2
 800b312:	d007      	beq.n	800b324 <TIM_Base_SetConfig+0x100>
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	4a11      	ldr	r2, [pc, #68]	@ (800b35c <TIM_Base_SetConfig+0x138>)
 800b318:	4293      	cmp	r3, r2
 800b31a:	d003      	beq.n	800b324 <TIM_Base_SetConfig+0x100>
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	4a0c      	ldr	r2, [pc, #48]	@ (800b350 <TIM_Base_SetConfig+0x12c>)
 800b320:	4293      	cmp	r3, r2
 800b322:	d103      	bne.n	800b32c <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b324:	683b      	ldr	r3, [r7, #0]
 800b326:	691a      	ldr	r2, [r3, #16]
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	2201      	movs	r2, #1
 800b330:	615a      	str	r2, [r3, #20]
}
 800b332:	bf00      	nop
 800b334:	3714      	adds	r7, #20
 800b336:	46bd      	mov	sp, r7
 800b338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b33c:	4770      	bx	lr
 800b33e:	bf00      	nop
 800b340:	40012c00 	.word	0x40012c00
 800b344:	40000400 	.word	0x40000400
 800b348:	40000800 	.word	0x40000800
 800b34c:	40013400 	.word	0x40013400
 800b350:	40015000 	.word	0x40015000
 800b354:	40014000 	.word	0x40014000
 800b358:	40014400 	.word	0x40014400
 800b35c:	40014800 	.word	0x40014800

0800b360 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b360:	b480      	push	{r7}
 800b362:	b087      	sub	sp, #28
 800b364:	af00      	add	r7, sp, #0
 800b366:	6078      	str	r0, [r7, #4]
 800b368:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	6a1b      	ldr	r3, [r3, #32]
 800b36e:	f023 0201 	bic.w	r2, r3, #1
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	6a1b      	ldr	r3, [r3, #32]
 800b37a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	685b      	ldr	r3, [r3, #4]
 800b380:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	699b      	ldr	r3, [r3, #24]
 800b386:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b38e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b392:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	f023 0303 	bic.w	r3, r3, #3
 800b39a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b39c:	683b      	ldr	r3, [r7, #0]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	68fa      	ldr	r2, [r7, #12]
 800b3a2:	4313      	orrs	r3, r2
 800b3a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b3a6:	697b      	ldr	r3, [r7, #20]
 800b3a8:	f023 0302 	bic.w	r3, r3, #2
 800b3ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b3ae:	683b      	ldr	r3, [r7, #0]
 800b3b0:	689b      	ldr	r3, [r3, #8]
 800b3b2:	697a      	ldr	r2, [r7, #20]
 800b3b4:	4313      	orrs	r3, r2
 800b3b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	4a30      	ldr	r2, [pc, #192]	@ (800b47c <TIM_OC1_SetConfig+0x11c>)
 800b3bc:	4293      	cmp	r3, r2
 800b3be:	d013      	beq.n	800b3e8 <TIM_OC1_SetConfig+0x88>
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	4a2f      	ldr	r2, [pc, #188]	@ (800b480 <TIM_OC1_SetConfig+0x120>)
 800b3c4:	4293      	cmp	r3, r2
 800b3c6:	d00f      	beq.n	800b3e8 <TIM_OC1_SetConfig+0x88>
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	4a2e      	ldr	r2, [pc, #184]	@ (800b484 <TIM_OC1_SetConfig+0x124>)
 800b3cc:	4293      	cmp	r3, r2
 800b3ce:	d00b      	beq.n	800b3e8 <TIM_OC1_SetConfig+0x88>
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	4a2d      	ldr	r2, [pc, #180]	@ (800b488 <TIM_OC1_SetConfig+0x128>)
 800b3d4:	4293      	cmp	r3, r2
 800b3d6:	d007      	beq.n	800b3e8 <TIM_OC1_SetConfig+0x88>
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	4a2c      	ldr	r2, [pc, #176]	@ (800b48c <TIM_OC1_SetConfig+0x12c>)
 800b3dc:	4293      	cmp	r3, r2
 800b3de:	d003      	beq.n	800b3e8 <TIM_OC1_SetConfig+0x88>
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	4a2b      	ldr	r2, [pc, #172]	@ (800b490 <TIM_OC1_SetConfig+0x130>)
 800b3e4:	4293      	cmp	r3, r2
 800b3e6:	d10c      	bne.n	800b402 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b3e8:	697b      	ldr	r3, [r7, #20]
 800b3ea:	f023 0308 	bic.w	r3, r3, #8
 800b3ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b3f0:	683b      	ldr	r3, [r7, #0]
 800b3f2:	68db      	ldr	r3, [r3, #12]
 800b3f4:	697a      	ldr	r2, [r7, #20]
 800b3f6:	4313      	orrs	r3, r2
 800b3f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b3fa:	697b      	ldr	r3, [r7, #20]
 800b3fc:	f023 0304 	bic.w	r3, r3, #4
 800b400:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	4a1d      	ldr	r2, [pc, #116]	@ (800b47c <TIM_OC1_SetConfig+0x11c>)
 800b406:	4293      	cmp	r3, r2
 800b408:	d013      	beq.n	800b432 <TIM_OC1_SetConfig+0xd2>
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	4a1c      	ldr	r2, [pc, #112]	@ (800b480 <TIM_OC1_SetConfig+0x120>)
 800b40e:	4293      	cmp	r3, r2
 800b410:	d00f      	beq.n	800b432 <TIM_OC1_SetConfig+0xd2>
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	4a1b      	ldr	r2, [pc, #108]	@ (800b484 <TIM_OC1_SetConfig+0x124>)
 800b416:	4293      	cmp	r3, r2
 800b418:	d00b      	beq.n	800b432 <TIM_OC1_SetConfig+0xd2>
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	4a1a      	ldr	r2, [pc, #104]	@ (800b488 <TIM_OC1_SetConfig+0x128>)
 800b41e:	4293      	cmp	r3, r2
 800b420:	d007      	beq.n	800b432 <TIM_OC1_SetConfig+0xd2>
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	4a19      	ldr	r2, [pc, #100]	@ (800b48c <TIM_OC1_SetConfig+0x12c>)
 800b426:	4293      	cmp	r3, r2
 800b428:	d003      	beq.n	800b432 <TIM_OC1_SetConfig+0xd2>
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	4a18      	ldr	r2, [pc, #96]	@ (800b490 <TIM_OC1_SetConfig+0x130>)
 800b42e:	4293      	cmp	r3, r2
 800b430:	d111      	bne.n	800b456 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b432:	693b      	ldr	r3, [r7, #16]
 800b434:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b438:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b43a:	693b      	ldr	r3, [r7, #16]
 800b43c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b440:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b442:	683b      	ldr	r3, [r7, #0]
 800b444:	695b      	ldr	r3, [r3, #20]
 800b446:	693a      	ldr	r2, [r7, #16]
 800b448:	4313      	orrs	r3, r2
 800b44a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b44c:	683b      	ldr	r3, [r7, #0]
 800b44e:	699b      	ldr	r3, [r3, #24]
 800b450:	693a      	ldr	r2, [r7, #16]
 800b452:	4313      	orrs	r3, r2
 800b454:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	693a      	ldr	r2, [r7, #16]
 800b45a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	68fa      	ldr	r2, [r7, #12]
 800b460:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b462:	683b      	ldr	r3, [r7, #0]
 800b464:	685a      	ldr	r2, [r3, #4]
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	697a      	ldr	r2, [r7, #20]
 800b46e:	621a      	str	r2, [r3, #32]
}
 800b470:	bf00      	nop
 800b472:	371c      	adds	r7, #28
 800b474:	46bd      	mov	sp, r7
 800b476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b47a:	4770      	bx	lr
 800b47c:	40012c00 	.word	0x40012c00
 800b480:	40013400 	.word	0x40013400
 800b484:	40014000 	.word	0x40014000
 800b488:	40014400 	.word	0x40014400
 800b48c:	40014800 	.word	0x40014800
 800b490:	40015000 	.word	0x40015000

0800b494 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b494:	b480      	push	{r7}
 800b496:	b087      	sub	sp, #28
 800b498:	af00      	add	r7, sp, #0
 800b49a:	6078      	str	r0, [r7, #4]
 800b49c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	6a1b      	ldr	r3, [r3, #32]
 800b4a2:	f023 0210 	bic.w	r2, r3, #16
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	6a1b      	ldr	r3, [r3, #32]
 800b4ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	685b      	ldr	r3, [r3, #4]
 800b4b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	699b      	ldr	r3, [r3, #24]
 800b4ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b4c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b4c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b4ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b4d0:	683b      	ldr	r3, [r7, #0]
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	021b      	lsls	r3, r3, #8
 800b4d6:	68fa      	ldr	r2, [r7, #12]
 800b4d8:	4313      	orrs	r3, r2
 800b4da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b4dc:	697b      	ldr	r3, [r7, #20]
 800b4de:	f023 0320 	bic.w	r3, r3, #32
 800b4e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b4e4:	683b      	ldr	r3, [r7, #0]
 800b4e6:	689b      	ldr	r3, [r3, #8]
 800b4e8:	011b      	lsls	r3, r3, #4
 800b4ea:	697a      	ldr	r2, [r7, #20]
 800b4ec:	4313      	orrs	r3, r2
 800b4ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	4a2c      	ldr	r2, [pc, #176]	@ (800b5a4 <TIM_OC2_SetConfig+0x110>)
 800b4f4:	4293      	cmp	r3, r2
 800b4f6:	d007      	beq.n	800b508 <TIM_OC2_SetConfig+0x74>
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	4a2b      	ldr	r2, [pc, #172]	@ (800b5a8 <TIM_OC2_SetConfig+0x114>)
 800b4fc:	4293      	cmp	r3, r2
 800b4fe:	d003      	beq.n	800b508 <TIM_OC2_SetConfig+0x74>
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	4a2a      	ldr	r2, [pc, #168]	@ (800b5ac <TIM_OC2_SetConfig+0x118>)
 800b504:	4293      	cmp	r3, r2
 800b506:	d10d      	bne.n	800b524 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b508:	697b      	ldr	r3, [r7, #20]
 800b50a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b50e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b510:	683b      	ldr	r3, [r7, #0]
 800b512:	68db      	ldr	r3, [r3, #12]
 800b514:	011b      	lsls	r3, r3, #4
 800b516:	697a      	ldr	r2, [r7, #20]
 800b518:	4313      	orrs	r3, r2
 800b51a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b51c:	697b      	ldr	r3, [r7, #20]
 800b51e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b522:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	4a1f      	ldr	r2, [pc, #124]	@ (800b5a4 <TIM_OC2_SetConfig+0x110>)
 800b528:	4293      	cmp	r3, r2
 800b52a:	d013      	beq.n	800b554 <TIM_OC2_SetConfig+0xc0>
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	4a1e      	ldr	r2, [pc, #120]	@ (800b5a8 <TIM_OC2_SetConfig+0x114>)
 800b530:	4293      	cmp	r3, r2
 800b532:	d00f      	beq.n	800b554 <TIM_OC2_SetConfig+0xc0>
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	4a1e      	ldr	r2, [pc, #120]	@ (800b5b0 <TIM_OC2_SetConfig+0x11c>)
 800b538:	4293      	cmp	r3, r2
 800b53a:	d00b      	beq.n	800b554 <TIM_OC2_SetConfig+0xc0>
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	4a1d      	ldr	r2, [pc, #116]	@ (800b5b4 <TIM_OC2_SetConfig+0x120>)
 800b540:	4293      	cmp	r3, r2
 800b542:	d007      	beq.n	800b554 <TIM_OC2_SetConfig+0xc0>
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	4a1c      	ldr	r2, [pc, #112]	@ (800b5b8 <TIM_OC2_SetConfig+0x124>)
 800b548:	4293      	cmp	r3, r2
 800b54a:	d003      	beq.n	800b554 <TIM_OC2_SetConfig+0xc0>
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	4a17      	ldr	r2, [pc, #92]	@ (800b5ac <TIM_OC2_SetConfig+0x118>)
 800b550:	4293      	cmp	r3, r2
 800b552:	d113      	bne.n	800b57c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b554:	693b      	ldr	r3, [r7, #16]
 800b556:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b55a:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b55c:	693b      	ldr	r3, [r7, #16]
 800b55e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b562:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b564:	683b      	ldr	r3, [r7, #0]
 800b566:	695b      	ldr	r3, [r3, #20]
 800b568:	009b      	lsls	r3, r3, #2
 800b56a:	693a      	ldr	r2, [r7, #16]
 800b56c:	4313      	orrs	r3, r2
 800b56e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b570:	683b      	ldr	r3, [r7, #0]
 800b572:	699b      	ldr	r3, [r3, #24]
 800b574:	009b      	lsls	r3, r3, #2
 800b576:	693a      	ldr	r2, [r7, #16]
 800b578:	4313      	orrs	r3, r2
 800b57a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	693a      	ldr	r2, [r7, #16]
 800b580:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	68fa      	ldr	r2, [r7, #12]
 800b586:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b588:	683b      	ldr	r3, [r7, #0]
 800b58a:	685a      	ldr	r2, [r3, #4]
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	697a      	ldr	r2, [r7, #20]
 800b594:	621a      	str	r2, [r3, #32]
}
 800b596:	bf00      	nop
 800b598:	371c      	adds	r7, #28
 800b59a:	46bd      	mov	sp, r7
 800b59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a0:	4770      	bx	lr
 800b5a2:	bf00      	nop
 800b5a4:	40012c00 	.word	0x40012c00
 800b5a8:	40013400 	.word	0x40013400
 800b5ac:	40015000 	.word	0x40015000
 800b5b0:	40014000 	.word	0x40014000
 800b5b4:	40014400 	.word	0x40014400
 800b5b8:	40014800 	.word	0x40014800

0800b5bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b5bc:	b480      	push	{r7}
 800b5be:	b087      	sub	sp, #28
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	6078      	str	r0, [r7, #4]
 800b5c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	6a1b      	ldr	r3, [r3, #32]
 800b5ca:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	6a1b      	ldr	r3, [r3, #32]
 800b5d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	685b      	ldr	r3, [r3, #4]
 800b5dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	69db      	ldr	r3, [r3, #28]
 800b5e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b5ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b5ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	f023 0303 	bic.w	r3, r3, #3
 800b5f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b5f8:	683b      	ldr	r3, [r7, #0]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	68fa      	ldr	r2, [r7, #12]
 800b5fe:	4313      	orrs	r3, r2
 800b600:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b602:	697b      	ldr	r3, [r7, #20]
 800b604:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b608:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b60a:	683b      	ldr	r3, [r7, #0]
 800b60c:	689b      	ldr	r3, [r3, #8]
 800b60e:	021b      	lsls	r3, r3, #8
 800b610:	697a      	ldr	r2, [r7, #20]
 800b612:	4313      	orrs	r3, r2
 800b614:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	4a2b      	ldr	r2, [pc, #172]	@ (800b6c8 <TIM_OC3_SetConfig+0x10c>)
 800b61a:	4293      	cmp	r3, r2
 800b61c:	d007      	beq.n	800b62e <TIM_OC3_SetConfig+0x72>
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	4a2a      	ldr	r2, [pc, #168]	@ (800b6cc <TIM_OC3_SetConfig+0x110>)
 800b622:	4293      	cmp	r3, r2
 800b624:	d003      	beq.n	800b62e <TIM_OC3_SetConfig+0x72>
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	4a29      	ldr	r2, [pc, #164]	@ (800b6d0 <TIM_OC3_SetConfig+0x114>)
 800b62a:	4293      	cmp	r3, r2
 800b62c:	d10d      	bne.n	800b64a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b62e:	697b      	ldr	r3, [r7, #20]
 800b630:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b634:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b636:	683b      	ldr	r3, [r7, #0]
 800b638:	68db      	ldr	r3, [r3, #12]
 800b63a:	021b      	lsls	r3, r3, #8
 800b63c:	697a      	ldr	r2, [r7, #20]
 800b63e:	4313      	orrs	r3, r2
 800b640:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b642:	697b      	ldr	r3, [r7, #20]
 800b644:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b648:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	4a1e      	ldr	r2, [pc, #120]	@ (800b6c8 <TIM_OC3_SetConfig+0x10c>)
 800b64e:	4293      	cmp	r3, r2
 800b650:	d013      	beq.n	800b67a <TIM_OC3_SetConfig+0xbe>
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	4a1d      	ldr	r2, [pc, #116]	@ (800b6cc <TIM_OC3_SetConfig+0x110>)
 800b656:	4293      	cmp	r3, r2
 800b658:	d00f      	beq.n	800b67a <TIM_OC3_SetConfig+0xbe>
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	4a1d      	ldr	r2, [pc, #116]	@ (800b6d4 <TIM_OC3_SetConfig+0x118>)
 800b65e:	4293      	cmp	r3, r2
 800b660:	d00b      	beq.n	800b67a <TIM_OC3_SetConfig+0xbe>
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	4a1c      	ldr	r2, [pc, #112]	@ (800b6d8 <TIM_OC3_SetConfig+0x11c>)
 800b666:	4293      	cmp	r3, r2
 800b668:	d007      	beq.n	800b67a <TIM_OC3_SetConfig+0xbe>
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	4a1b      	ldr	r2, [pc, #108]	@ (800b6dc <TIM_OC3_SetConfig+0x120>)
 800b66e:	4293      	cmp	r3, r2
 800b670:	d003      	beq.n	800b67a <TIM_OC3_SetConfig+0xbe>
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	4a16      	ldr	r2, [pc, #88]	@ (800b6d0 <TIM_OC3_SetConfig+0x114>)
 800b676:	4293      	cmp	r3, r2
 800b678:	d113      	bne.n	800b6a2 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b67a:	693b      	ldr	r3, [r7, #16]
 800b67c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b680:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b682:	693b      	ldr	r3, [r7, #16]
 800b684:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b688:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b68a:	683b      	ldr	r3, [r7, #0]
 800b68c:	695b      	ldr	r3, [r3, #20]
 800b68e:	011b      	lsls	r3, r3, #4
 800b690:	693a      	ldr	r2, [r7, #16]
 800b692:	4313      	orrs	r3, r2
 800b694:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b696:	683b      	ldr	r3, [r7, #0]
 800b698:	699b      	ldr	r3, [r3, #24]
 800b69a:	011b      	lsls	r3, r3, #4
 800b69c:	693a      	ldr	r2, [r7, #16]
 800b69e:	4313      	orrs	r3, r2
 800b6a0:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	693a      	ldr	r2, [r7, #16]
 800b6a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	68fa      	ldr	r2, [r7, #12]
 800b6ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b6ae:	683b      	ldr	r3, [r7, #0]
 800b6b0:	685a      	ldr	r2, [r3, #4]
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	697a      	ldr	r2, [r7, #20]
 800b6ba:	621a      	str	r2, [r3, #32]
}
 800b6bc:	bf00      	nop
 800b6be:	371c      	adds	r7, #28
 800b6c0:	46bd      	mov	sp, r7
 800b6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c6:	4770      	bx	lr
 800b6c8:	40012c00 	.word	0x40012c00
 800b6cc:	40013400 	.word	0x40013400
 800b6d0:	40015000 	.word	0x40015000
 800b6d4:	40014000 	.word	0x40014000
 800b6d8:	40014400 	.word	0x40014400
 800b6dc:	40014800 	.word	0x40014800

0800b6e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b6e0:	b480      	push	{r7}
 800b6e2:	b087      	sub	sp, #28
 800b6e4:	af00      	add	r7, sp, #0
 800b6e6:	6078      	str	r0, [r7, #4]
 800b6e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	6a1b      	ldr	r3, [r3, #32]
 800b6ee:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	6a1b      	ldr	r3, [r3, #32]
 800b6fa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	685b      	ldr	r3, [r3, #4]
 800b700:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	69db      	ldr	r3, [r3, #28]
 800b706:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b70e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b712:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b71a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b71c:	683b      	ldr	r3, [r7, #0]
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	021b      	lsls	r3, r3, #8
 800b722:	68fa      	ldr	r2, [r7, #12]
 800b724:	4313      	orrs	r3, r2
 800b726:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b728:	693b      	ldr	r3, [r7, #16]
 800b72a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b72e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b730:	683b      	ldr	r3, [r7, #0]
 800b732:	689b      	ldr	r3, [r3, #8]
 800b734:	031b      	lsls	r3, r3, #12
 800b736:	693a      	ldr	r2, [r7, #16]
 800b738:	4313      	orrs	r3, r2
 800b73a:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	4a1a      	ldr	r2, [pc, #104]	@ (800b7a8 <TIM_OC4_SetConfig+0xc8>)
 800b740:	4293      	cmp	r3, r2
 800b742:	d013      	beq.n	800b76c <TIM_OC4_SetConfig+0x8c>
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	4a19      	ldr	r2, [pc, #100]	@ (800b7ac <TIM_OC4_SetConfig+0xcc>)
 800b748:	4293      	cmp	r3, r2
 800b74a:	d00f      	beq.n	800b76c <TIM_OC4_SetConfig+0x8c>
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	4a18      	ldr	r2, [pc, #96]	@ (800b7b0 <TIM_OC4_SetConfig+0xd0>)
 800b750:	4293      	cmp	r3, r2
 800b752:	d00b      	beq.n	800b76c <TIM_OC4_SetConfig+0x8c>
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	4a17      	ldr	r2, [pc, #92]	@ (800b7b4 <TIM_OC4_SetConfig+0xd4>)
 800b758:	4293      	cmp	r3, r2
 800b75a:	d007      	beq.n	800b76c <TIM_OC4_SetConfig+0x8c>
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	4a16      	ldr	r2, [pc, #88]	@ (800b7b8 <TIM_OC4_SetConfig+0xd8>)
 800b760:	4293      	cmp	r3, r2
 800b762:	d003      	beq.n	800b76c <TIM_OC4_SetConfig+0x8c>
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	4a15      	ldr	r2, [pc, #84]	@ (800b7bc <TIM_OC4_SetConfig+0xdc>)
 800b768:	4293      	cmp	r3, r2
 800b76a:	d109      	bne.n	800b780 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b76c:	697b      	ldr	r3, [r7, #20]
 800b76e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b772:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b774:	683b      	ldr	r3, [r7, #0]
 800b776:	695b      	ldr	r3, [r3, #20]
 800b778:	019b      	lsls	r3, r3, #6
 800b77a:	697a      	ldr	r2, [r7, #20]
 800b77c:	4313      	orrs	r3, r2
 800b77e:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	697a      	ldr	r2, [r7, #20]
 800b784:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	68fa      	ldr	r2, [r7, #12]
 800b78a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b78c:	683b      	ldr	r3, [r7, #0]
 800b78e:	685a      	ldr	r2, [r3, #4]
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	693a      	ldr	r2, [r7, #16]
 800b798:	621a      	str	r2, [r3, #32]
}
 800b79a:	bf00      	nop
 800b79c:	371c      	adds	r7, #28
 800b79e:	46bd      	mov	sp, r7
 800b7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7a4:	4770      	bx	lr
 800b7a6:	bf00      	nop
 800b7a8:	40012c00 	.word	0x40012c00
 800b7ac:	40013400 	.word	0x40013400
 800b7b0:	40014000 	.word	0x40014000
 800b7b4:	40014400 	.word	0x40014400
 800b7b8:	40014800 	.word	0x40014800
 800b7bc:	40015000 	.word	0x40015000

0800b7c0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b7c0:	b480      	push	{r7}
 800b7c2:	b087      	sub	sp, #28
 800b7c4:	af00      	add	r7, sp, #0
 800b7c6:	6078      	str	r0, [r7, #4]
 800b7c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	6a1b      	ldr	r3, [r3, #32]
 800b7ce:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	6a1b      	ldr	r3, [r3, #32]
 800b7da:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	685b      	ldr	r3, [r3, #4]
 800b7e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b7e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b7ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b7f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b7f4:	683b      	ldr	r3, [r7, #0]
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	68fa      	ldr	r2, [r7, #12]
 800b7fa:	4313      	orrs	r3, r2
 800b7fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b7fe:	693b      	ldr	r3, [r7, #16]
 800b800:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800b804:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b806:	683b      	ldr	r3, [r7, #0]
 800b808:	689b      	ldr	r3, [r3, #8]
 800b80a:	041b      	lsls	r3, r3, #16
 800b80c:	693a      	ldr	r2, [r7, #16]
 800b80e:	4313      	orrs	r3, r2
 800b810:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	4a19      	ldr	r2, [pc, #100]	@ (800b87c <TIM_OC5_SetConfig+0xbc>)
 800b816:	4293      	cmp	r3, r2
 800b818:	d013      	beq.n	800b842 <TIM_OC5_SetConfig+0x82>
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	4a18      	ldr	r2, [pc, #96]	@ (800b880 <TIM_OC5_SetConfig+0xc0>)
 800b81e:	4293      	cmp	r3, r2
 800b820:	d00f      	beq.n	800b842 <TIM_OC5_SetConfig+0x82>
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	4a17      	ldr	r2, [pc, #92]	@ (800b884 <TIM_OC5_SetConfig+0xc4>)
 800b826:	4293      	cmp	r3, r2
 800b828:	d00b      	beq.n	800b842 <TIM_OC5_SetConfig+0x82>
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	4a16      	ldr	r2, [pc, #88]	@ (800b888 <TIM_OC5_SetConfig+0xc8>)
 800b82e:	4293      	cmp	r3, r2
 800b830:	d007      	beq.n	800b842 <TIM_OC5_SetConfig+0x82>
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	4a15      	ldr	r2, [pc, #84]	@ (800b88c <TIM_OC5_SetConfig+0xcc>)
 800b836:	4293      	cmp	r3, r2
 800b838:	d003      	beq.n	800b842 <TIM_OC5_SetConfig+0x82>
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	4a14      	ldr	r2, [pc, #80]	@ (800b890 <TIM_OC5_SetConfig+0xd0>)
 800b83e:	4293      	cmp	r3, r2
 800b840:	d109      	bne.n	800b856 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b842:	697b      	ldr	r3, [r7, #20]
 800b844:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b848:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b84a:	683b      	ldr	r3, [r7, #0]
 800b84c:	695b      	ldr	r3, [r3, #20]
 800b84e:	021b      	lsls	r3, r3, #8
 800b850:	697a      	ldr	r2, [r7, #20]
 800b852:	4313      	orrs	r3, r2
 800b854:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	697a      	ldr	r2, [r7, #20]
 800b85a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	68fa      	ldr	r2, [r7, #12]
 800b860:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b862:	683b      	ldr	r3, [r7, #0]
 800b864:	685a      	ldr	r2, [r3, #4]
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	693a      	ldr	r2, [r7, #16]
 800b86e:	621a      	str	r2, [r3, #32]
}
 800b870:	bf00      	nop
 800b872:	371c      	adds	r7, #28
 800b874:	46bd      	mov	sp, r7
 800b876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b87a:	4770      	bx	lr
 800b87c:	40012c00 	.word	0x40012c00
 800b880:	40013400 	.word	0x40013400
 800b884:	40014000 	.word	0x40014000
 800b888:	40014400 	.word	0x40014400
 800b88c:	40014800 	.word	0x40014800
 800b890:	40015000 	.word	0x40015000

0800b894 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b894:	b480      	push	{r7}
 800b896:	b087      	sub	sp, #28
 800b898:	af00      	add	r7, sp, #0
 800b89a:	6078      	str	r0, [r7, #4]
 800b89c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	6a1b      	ldr	r3, [r3, #32]
 800b8a2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	6a1b      	ldr	r3, [r3, #32]
 800b8ae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	685b      	ldr	r3, [r3, #4]
 800b8b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b8ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b8c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b8c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b8c8:	683b      	ldr	r3, [r7, #0]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	021b      	lsls	r3, r3, #8
 800b8ce:	68fa      	ldr	r2, [r7, #12]
 800b8d0:	4313      	orrs	r3, r2
 800b8d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b8d4:	693b      	ldr	r3, [r7, #16]
 800b8d6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b8da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b8dc:	683b      	ldr	r3, [r7, #0]
 800b8de:	689b      	ldr	r3, [r3, #8]
 800b8e0:	051b      	lsls	r3, r3, #20
 800b8e2:	693a      	ldr	r2, [r7, #16]
 800b8e4:	4313      	orrs	r3, r2
 800b8e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	4a1a      	ldr	r2, [pc, #104]	@ (800b954 <TIM_OC6_SetConfig+0xc0>)
 800b8ec:	4293      	cmp	r3, r2
 800b8ee:	d013      	beq.n	800b918 <TIM_OC6_SetConfig+0x84>
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	4a19      	ldr	r2, [pc, #100]	@ (800b958 <TIM_OC6_SetConfig+0xc4>)
 800b8f4:	4293      	cmp	r3, r2
 800b8f6:	d00f      	beq.n	800b918 <TIM_OC6_SetConfig+0x84>
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	4a18      	ldr	r2, [pc, #96]	@ (800b95c <TIM_OC6_SetConfig+0xc8>)
 800b8fc:	4293      	cmp	r3, r2
 800b8fe:	d00b      	beq.n	800b918 <TIM_OC6_SetConfig+0x84>
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	4a17      	ldr	r2, [pc, #92]	@ (800b960 <TIM_OC6_SetConfig+0xcc>)
 800b904:	4293      	cmp	r3, r2
 800b906:	d007      	beq.n	800b918 <TIM_OC6_SetConfig+0x84>
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	4a16      	ldr	r2, [pc, #88]	@ (800b964 <TIM_OC6_SetConfig+0xd0>)
 800b90c:	4293      	cmp	r3, r2
 800b90e:	d003      	beq.n	800b918 <TIM_OC6_SetConfig+0x84>
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	4a15      	ldr	r2, [pc, #84]	@ (800b968 <TIM_OC6_SetConfig+0xd4>)
 800b914:	4293      	cmp	r3, r2
 800b916:	d109      	bne.n	800b92c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b918:	697b      	ldr	r3, [r7, #20]
 800b91a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b91e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b920:	683b      	ldr	r3, [r7, #0]
 800b922:	695b      	ldr	r3, [r3, #20]
 800b924:	029b      	lsls	r3, r3, #10
 800b926:	697a      	ldr	r2, [r7, #20]
 800b928:	4313      	orrs	r3, r2
 800b92a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	697a      	ldr	r2, [r7, #20]
 800b930:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	68fa      	ldr	r2, [r7, #12]
 800b936:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b938:	683b      	ldr	r3, [r7, #0]
 800b93a:	685a      	ldr	r2, [r3, #4]
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	693a      	ldr	r2, [r7, #16]
 800b944:	621a      	str	r2, [r3, #32]
}
 800b946:	bf00      	nop
 800b948:	371c      	adds	r7, #28
 800b94a:	46bd      	mov	sp, r7
 800b94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b950:	4770      	bx	lr
 800b952:	bf00      	nop
 800b954:	40012c00 	.word	0x40012c00
 800b958:	40013400 	.word	0x40013400
 800b95c:	40014000 	.word	0x40014000
 800b960:	40014400 	.word	0x40014400
 800b964:	40014800 	.word	0x40014800
 800b968:	40015000 	.word	0x40015000

0800b96c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b96c:	b480      	push	{r7}
 800b96e:	b087      	sub	sp, #28
 800b970:	af00      	add	r7, sp, #0
 800b972:	60f8      	str	r0, [r7, #12]
 800b974:	60b9      	str	r1, [r7, #8]
 800b976:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	6a1b      	ldr	r3, [r3, #32]
 800b97c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	6a1b      	ldr	r3, [r3, #32]
 800b982:	f023 0201 	bic.w	r2, r3, #1
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	699b      	ldr	r3, [r3, #24]
 800b98e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b990:	693b      	ldr	r3, [r7, #16]
 800b992:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b996:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	011b      	lsls	r3, r3, #4
 800b99c:	693a      	ldr	r2, [r7, #16]
 800b99e:	4313      	orrs	r3, r2
 800b9a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b9a2:	697b      	ldr	r3, [r7, #20]
 800b9a4:	f023 030a 	bic.w	r3, r3, #10
 800b9a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b9aa:	697a      	ldr	r2, [r7, #20]
 800b9ac:	68bb      	ldr	r3, [r7, #8]
 800b9ae:	4313      	orrs	r3, r2
 800b9b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	693a      	ldr	r2, [r7, #16]
 800b9b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	697a      	ldr	r2, [r7, #20]
 800b9bc:	621a      	str	r2, [r3, #32]
}
 800b9be:	bf00      	nop
 800b9c0:	371c      	adds	r7, #28
 800b9c2:	46bd      	mov	sp, r7
 800b9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c8:	4770      	bx	lr

0800b9ca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b9ca:	b480      	push	{r7}
 800b9cc:	b087      	sub	sp, #28
 800b9ce:	af00      	add	r7, sp, #0
 800b9d0:	60f8      	str	r0, [r7, #12]
 800b9d2:	60b9      	str	r1, [r7, #8]
 800b9d4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	6a1b      	ldr	r3, [r3, #32]
 800b9da:	f023 0210 	bic.w	r2, r3, #16
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b9e2:	68fb      	ldr	r3, [r7, #12]
 800b9e4:	699b      	ldr	r3, [r3, #24]
 800b9e6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	6a1b      	ldr	r3, [r3, #32]
 800b9ec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b9ee:	697b      	ldr	r3, [r7, #20]
 800b9f0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b9f4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	031b      	lsls	r3, r3, #12
 800b9fa:	697a      	ldr	r2, [r7, #20]
 800b9fc:	4313      	orrs	r3, r2
 800b9fe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ba00:	693b      	ldr	r3, [r7, #16]
 800ba02:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800ba06:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ba08:	68bb      	ldr	r3, [r7, #8]
 800ba0a:	011b      	lsls	r3, r3, #4
 800ba0c:	693a      	ldr	r2, [r7, #16]
 800ba0e:	4313      	orrs	r3, r2
 800ba10:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	697a      	ldr	r2, [r7, #20]
 800ba16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	693a      	ldr	r2, [r7, #16]
 800ba1c:	621a      	str	r2, [r3, #32]
}
 800ba1e:	bf00      	nop
 800ba20:	371c      	adds	r7, #28
 800ba22:	46bd      	mov	sp, r7
 800ba24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba28:	4770      	bx	lr

0800ba2a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ba2a:	b480      	push	{r7}
 800ba2c:	b085      	sub	sp, #20
 800ba2e:	af00      	add	r7, sp, #0
 800ba30:	6078      	str	r0, [r7, #4]
 800ba32:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	689b      	ldr	r3, [r3, #8]
 800ba38:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ba40:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ba42:	683a      	ldr	r2, [r7, #0]
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	4313      	orrs	r3, r2
 800ba48:	f043 0307 	orr.w	r3, r3, #7
 800ba4c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	68fa      	ldr	r2, [r7, #12]
 800ba52:	609a      	str	r2, [r3, #8]
}
 800ba54:	bf00      	nop
 800ba56:	3714      	adds	r7, #20
 800ba58:	46bd      	mov	sp, r7
 800ba5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba5e:	4770      	bx	lr

0800ba60 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ba60:	b480      	push	{r7}
 800ba62:	b087      	sub	sp, #28
 800ba64:	af00      	add	r7, sp, #0
 800ba66:	60f8      	str	r0, [r7, #12]
 800ba68:	60b9      	str	r1, [r7, #8]
 800ba6a:	607a      	str	r2, [r7, #4]
 800ba6c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	689b      	ldr	r3, [r3, #8]
 800ba72:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ba74:	697b      	ldr	r3, [r7, #20]
 800ba76:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ba7a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ba7c:	683b      	ldr	r3, [r7, #0]
 800ba7e:	021a      	lsls	r2, r3, #8
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	431a      	orrs	r2, r3
 800ba84:	68bb      	ldr	r3, [r7, #8]
 800ba86:	4313      	orrs	r3, r2
 800ba88:	697a      	ldr	r2, [r7, #20]
 800ba8a:	4313      	orrs	r3, r2
 800ba8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	697a      	ldr	r2, [r7, #20]
 800ba92:	609a      	str	r2, [r3, #8]
}
 800ba94:	bf00      	nop
 800ba96:	371c      	adds	r7, #28
 800ba98:	46bd      	mov	sp, r7
 800ba9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba9e:	4770      	bx	lr

0800baa0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800baa0:	b480      	push	{r7}
 800baa2:	b087      	sub	sp, #28
 800baa4:	af00      	add	r7, sp, #0
 800baa6:	60f8      	str	r0, [r7, #12]
 800baa8:	60b9      	str	r1, [r7, #8]
 800baaa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800baac:	68bb      	ldr	r3, [r7, #8]
 800baae:	f003 031f 	and.w	r3, r3, #31
 800bab2:	2201      	movs	r2, #1
 800bab4:	fa02 f303 	lsl.w	r3, r2, r3
 800bab8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	6a1a      	ldr	r2, [r3, #32]
 800babe:	697b      	ldr	r3, [r7, #20]
 800bac0:	43db      	mvns	r3, r3
 800bac2:	401a      	ands	r2, r3
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	6a1a      	ldr	r2, [r3, #32]
 800bacc:	68bb      	ldr	r3, [r7, #8]
 800bace:	f003 031f 	and.w	r3, r3, #31
 800bad2:	6879      	ldr	r1, [r7, #4]
 800bad4:	fa01 f303 	lsl.w	r3, r1, r3
 800bad8:	431a      	orrs	r2, r3
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	621a      	str	r2, [r3, #32]
}
 800bade:	bf00      	nop
 800bae0:	371c      	adds	r7, #28
 800bae2:	46bd      	mov	sp, r7
 800bae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bae8:	4770      	bx	lr
	...

0800baec <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800baec:	b580      	push	{r7, lr}
 800baee:	b084      	sub	sp, #16
 800baf0:	af00      	add	r7, sp, #0
 800baf2:	6078      	str	r0, [r7, #4]
 800baf4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800baf6:	683b      	ldr	r3, [r7, #0]
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d109      	bne.n	800bb10 <HAL_TIMEx_PWMN_Start+0x24>
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bb02:	b2db      	uxtb	r3, r3
 800bb04:	2b01      	cmp	r3, #1
 800bb06:	bf14      	ite	ne
 800bb08:	2301      	movne	r3, #1
 800bb0a:	2300      	moveq	r3, #0
 800bb0c:	b2db      	uxtb	r3, r3
 800bb0e:	e022      	b.n	800bb56 <HAL_TIMEx_PWMN_Start+0x6a>
 800bb10:	683b      	ldr	r3, [r7, #0]
 800bb12:	2b04      	cmp	r3, #4
 800bb14:	d109      	bne.n	800bb2a <HAL_TIMEx_PWMN_Start+0x3e>
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bb1c:	b2db      	uxtb	r3, r3
 800bb1e:	2b01      	cmp	r3, #1
 800bb20:	bf14      	ite	ne
 800bb22:	2301      	movne	r3, #1
 800bb24:	2300      	moveq	r3, #0
 800bb26:	b2db      	uxtb	r3, r3
 800bb28:	e015      	b.n	800bb56 <HAL_TIMEx_PWMN_Start+0x6a>
 800bb2a:	683b      	ldr	r3, [r7, #0]
 800bb2c:	2b08      	cmp	r3, #8
 800bb2e:	d109      	bne.n	800bb44 <HAL_TIMEx_PWMN_Start+0x58>
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800bb36:	b2db      	uxtb	r3, r3
 800bb38:	2b01      	cmp	r3, #1
 800bb3a:	bf14      	ite	ne
 800bb3c:	2301      	movne	r3, #1
 800bb3e:	2300      	moveq	r3, #0
 800bb40:	b2db      	uxtb	r3, r3
 800bb42:	e008      	b.n	800bb56 <HAL_TIMEx_PWMN_Start+0x6a>
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800bb4a:	b2db      	uxtb	r3, r3
 800bb4c:	2b01      	cmp	r3, #1
 800bb4e:	bf14      	ite	ne
 800bb50:	2301      	movne	r3, #1
 800bb52:	2300      	moveq	r3, #0
 800bb54:	b2db      	uxtb	r3, r3
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d001      	beq.n	800bb5e <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800bb5a:	2301      	movs	r3, #1
 800bb5c:	e06e      	b.n	800bc3c <HAL_TIMEx_PWMN_Start+0x150>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bb5e:	683b      	ldr	r3, [r7, #0]
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d104      	bne.n	800bb6e <HAL_TIMEx_PWMN_Start+0x82>
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	2202      	movs	r2, #2
 800bb68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bb6c:	e013      	b.n	800bb96 <HAL_TIMEx_PWMN_Start+0xaa>
 800bb6e:	683b      	ldr	r3, [r7, #0]
 800bb70:	2b04      	cmp	r3, #4
 800bb72:	d104      	bne.n	800bb7e <HAL_TIMEx_PWMN_Start+0x92>
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	2202      	movs	r2, #2
 800bb78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bb7c:	e00b      	b.n	800bb96 <HAL_TIMEx_PWMN_Start+0xaa>
 800bb7e:	683b      	ldr	r3, [r7, #0]
 800bb80:	2b08      	cmp	r3, #8
 800bb82:	d104      	bne.n	800bb8e <HAL_TIMEx_PWMN_Start+0xa2>
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	2202      	movs	r2, #2
 800bb88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bb8c:	e003      	b.n	800bb96 <HAL_TIMEx_PWMN_Start+0xaa>
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	2202      	movs	r2, #2
 800bb92:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	2204      	movs	r2, #4
 800bb9c:	6839      	ldr	r1, [r7, #0]
 800bb9e:	4618      	mov	r0, r3
 800bba0:	f000 f98e 	bl	800bec0 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800bbb2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	4a22      	ldr	r2, [pc, #136]	@ (800bc44 <HAL_TIMEx_PWMN_Start+0x158>)
 800bbba:	4293      	cmp	r3, r2
 800bbbc:	d01d      	beq.n	800bbfa <HAL_TIMEx_PWMN_Start+0x10e>
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bbc6:	d018      	beq.n	800bbfa <HAL_TIMEx_PWMN_Start+0x10e>
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	4a1e      	ldr	r2, [pc, #120]	@ (800bc48 <HAL_TIMEx_PWMN_Start+0x15c>)
 800bbce:	4293      	cmp	r3, r2
 800bbd0:	d013      	beq.n	800bbfa <HAL_TIMEx_PWMN_Start+0x10e>
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	4a1d      	ldr	r2, [pc, #116]	@ (800bc4c <HAL_TIMEx_PWMN_Start+0x160>)
 800bbd8:	4293      	cmp	r3, r2
 800bbda:	d00e      	beq.n	800bbfa <HAL_TIMEx_PWMN_Start+0x10e>
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	4a1b      	ldr	r2, [pc, #108]	@ (800bc50 <HAL_TIMEx_PWMN_Start+0x164>)
 800bbe2:	4293      	cmp	r3, r2
 800bbe4:	d009      	beq.n	800bbfa <HAL_TIMEx_PWMN_Start+0x10e>
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	4a1a      	ldr	r2, [pc, #104]	@ (800bc54 <HAL_TIMEx_PWMN_Start+0x168>)
 800bbec:	4293      	cmp	r3, r2
 800bbee:	d004      	beq.n	800bbfa <HAL_TIMEx_PWMN_Start+0x10e>
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	4a18      	ldr	r2, [pc, #96]	@ (800bc58 <HAL_TIMEx_PWMN_Start+0x16c>)
 800bbf6:	4293      	cmp	r3, r2
 800bbf8:	d115      	bne.n	800bc26 <HAL_TIMEx_PWMN_Start+0x13a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	689a      	ldr	r2, [r3, #8]
 800bc00:	4b16      	ldr	r3, [pc, #88]	@ (800bc5c <HAL_TIMEx_PWMN_Start+0x170>)
 800bc02:	4013      	ands	r3, r2
 800bc04:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	2b06      	cmp	r3, #6
 800bc0a:	d015      	beq.n	800bc38 <HAL_TIMEx_PWMN_Start+0x14c>
 800bc0c:	68fb      	ldr	r3, [r7, #12]
 800bc0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bc12:	d011      	beq.n	800bc38 <HAL_TIMEx_PWMN_Start+0x14c>
    {
      __HAL_TIM_ENABLE(htim);
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	681a      	ldr	r2, [r3, #0]
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	f042 0201 	orr.w	r2, r2, #1
 800bc22:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bc24:	e008      	b.n	800bc38 <HAL_TIMEx_PWMN_Start+0x14c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	681a      	ldr	r2, [r3, #0]
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	f042 0201 	orr.w	r2, r2, #1
 800bc34:	601a      	str	r2, [r3, #0]
 800bc36:	e000      	b.n	800bc3a <HAL_TIMEx_PWMN_Start+0x14e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bc38:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800bc3a:	2300      	movs	r3, #0
}
 800bc3c:	4618      	mov	r0, r3
 800bc3e:	3710      	adds	r7, #16
 800bc40:	46bd      	mov	sp, r7
 800bc42:	bd80      	pop	{r7, pc}
 800bc44:	40012c00 	.word	0x40012c00
 800bc48:	40000400 	.word	0x40000400
 800bc4c:	40000800 	.word	0x40000800
 800bc50:	40013400 	.word	0x40013400
 800bc54:	40014000 	.word	0x40014000
 800bc58:	40015000 	.word	0x40015000
 800bc5c:	00010007 	.word	0x00010007

0800bc60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800bc60:	b480      	push	{r7}
 800bc62:	b085      	sub	sp, #20
 800bc64:	af00      	add	r7, sp, #0
 800bc66:	6078      	str	r0, [r7, #4]
 800bc68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bc70:	2b01      	cmp	r3, #1
 800bc72:	d101      	bne.n	800bc78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800bc74:	2302      	movs	r3, #2
 800bc76:	e06d      	b.n	800bd54 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	2201      	movs	r2, #1
 800bc7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	2202      	movs	r2, #2
 800bc84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	685b      	ldr	r3, [r3, #4]
 800bc8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	689b      	ldr	r3, [r3, #8]
 800bc96:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	4a30      	ldr	r2, [pc, #192]	@ (800bd60 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800bc9e:	4293      	cmp	r3, r2
 800bca0:	d009      	beq.n	800bcb6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	4a2f      	ldr	r2, [pc, #188]	@ (800bd64 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800bca8:	4293      	cmp	r3, r2
 800bcaa:	d004      	beq.n	800bcb6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	4a2d      	ldr	r2, [pc, #180]	@ (800bd68 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800bcb2:	4293      	cmp	r3, r2
 800bcb4:	d108      	bne.n	800bcc8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800bcbc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800bcbe:	683b      	ldr	r3, [r7, #0]
 800bcc0:	685b      	ldr	r3, [r3, #4]
 800bcc2:	68fa      	ldr	r2, [r7, #12]
 800bcc4:	4313      	orrs	r3, r2
 800bcc6:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bcce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800bcd0:	683b      	ldr	r3, [r7, #0]
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	68fa      	ldr	r2, [r7, #12]
 800bcd6:	4313      	orrs	r3, r2
 800bcd8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	68fa      	ldr	r2, [r7, #12]
 800bce0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	4a1e      	ldr	r2, [pc, #120]	@ (800bd60 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800bce8:	4293      	cmp	r3, r2
 800bcea:	d01d      	beq.n	800bd28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bcf4:	d018      	beq.n	800bd28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	4a1c      	ldr	r2, [pc, #112]	@ (800bd6c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800bcfc:	4293      	cmp	r3, r2
 800bcfe:	d013      	beq.n	800bd28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	4a1a      	ldr	r2, [pc, #104]	@ (800bd70 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800bd06:	4293      	cmp	r3, r2
 800bd08:	d00e      	beq.n	800bd28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	4a15      	ldr	r2, [pc, #84]	@ (800bd64 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800bd10:	4293      	cmp	r3, r2
 800bd12:	d009      	beq.n	800bd28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	4a16      	ldr	r2, [pc, #88]	@ (800bd74 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800bd1a:	4293      	cmp	r3, r2
 800bd1c:	d004      	beq.n	800bd28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	4a11      	ldr	r2, [pc, #68]	@ (800bd68 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800bd24:	4293      	cmp	r3, r2
 800bd26:	d10c      	bne.n	800bd42 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800bd28:	68bb      	ldr	r3, [r7, #8]
 800bd2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bd2e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800bd30:	683b      	ldr	r3, [r7, #0]
 800bd32:	689b      	ldr	r3, [r3, #8]
 800bd34:	68ba      	ldr	r2, [r7, #8]
 800bd36:	4313      	orrs	r3, r2
 800bd38:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	68ba      	ldr	r2, [r7, #8]
 800bd40:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	2201      	movs	r2, #1
 800bd46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	2200      	movs	r2, #0
 800bd4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800bd52:	2300      	movs	r3, #0
}
 800bd54:	4618      	mov	r0, r3
 800bd56:	3714      	adds	r7, #20
 800bd58:	46bd      	mov	sp, r7
 800bd5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd5e:	4770      	bx	lr
 800bd60:	40012c00 	.word	0x40012c00
 800bd64:	40013400 	.word	0x40013400
 800bd68:	40015000 	.word	0x40015000
 800bd6c:	40000400 	.word	0x40000400
 800bd70:	40000800 	.word	0x40000800
 800bd74:	40014000 	.word	0x40014000

0800bd78 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800bd78:	b480      	push	{r7}
 800bd7a:	b085      	sub	sp, #20
 800bd7c:	af00      	add	r7, sp, #0
 800bd7e:	6078      	str	r0, [r7, #4]
 800bd80:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800bd82:	2300      	movs	r3, #0
 800bd84:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bd8c:	2b01      	cmp	r3, #1
 800bd8e:	d101      	bne.n	800bd94 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800bd90:	2302      	movs	r3, #2
 800bd92:	e06a      	b.n	800be6a <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	2201      	movs	r2, #1
 800bd98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800bda2:	683b      	ldr	r3, [r7, #0]
 800bda4:	68db      	ldr	r3, [r3, #12]
 800bda6:	4313      	orrs	r3, r2
 800bda8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800bdb0:	683b      	ldr	r3, [r7, #0]
 800bdb2:	689b      	ldr	r3, [r3, #8]
 800bdb4:	4313      	orrs	r3, r2
 800bdb6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800bdbe:	683b      	ldr	r3, [r7, #0]
 800bdc0:	685b      	ldr	r3, [r3, #4]
 800bdc2:	4313      	orrs	r3, r2
 800bdc4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800bdcc:	683b      	ldr	r3, [r7, #0]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	4313      	orrs	r3, r2
 800bdd2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800bdda:	683b      	ldr	r3, [r7, #0]
 800bddc:	691b      	ldr	r3, [r3, #16]
 800bdde:	4313      	orrs	r3, r2
 800bde0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800bde8:	683b      	ldr	r3, [r7, #0]
 800bdea:	695b      	ldr	r3, [r3, #20]
 800bdec:	4313      	orrs	r3, r2
 800bdee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800bdf6:	683b      	ldr	r3, [r7, #0]
 800bdf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bdfa:	4313      	orrs	r3, r2
 800bdfc:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800be04:	683b      	ldr	r3, [r7, #0]
 800be06:	699b      	ldr	r3, [r3, #24]
 800be08:	041b      	lsls	r3, r3, #16
 800be0a:	4313      	orrs	r3, r2
 800be0c:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	4a19      	ldr	r2, [pc, #100]	@ (800be78 <HAL_TIMEx_ConfigBreakDeadTime+0x100>)
 800be14:	4293      	cmp	r3, r2
 800be16:	d009      	beq.n	800be2c <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	4a17      	ldr	r2, [pc, #92]	@ (800be7c <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 800be1e:	4293      	cmp	r3, r2
 800be20:	d004      	beq.n	800be2c <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	4a16      	ldr	r2, [pc, #88]	@ (800be80 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 800be28:	4293      	cmp	r3, r2
 800be2a:	d115      	bne.n	800be58 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800be32:	683b      	ldr	r3, [r7, #0]
 800be34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be36:	051b      	lsls	r3, r3, #20
 800be38:	4313      	orrs	r3, r2
 800be3a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800be42:	683b      	ldr	r3, [r7, #0]
 800be44:	69db      	ldr	r3, [r3, #28]
 800be46:	4313      	orrs	r3, r2
 800be48:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800be50:	683b      	ldr	r3, [r7, #0]
 800be52:	6a1b      	ldr	r3, [r3, #32]
 800be54:	4313      	orrs	r3, r2
 800be56:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	68fa      	ldr	r2, [r7, #12]
 800be5e:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	2200      	movs	r2, #0
 800be64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800be68:	2300      	movs	r3, #0
}
 800be6a:	4618      	mov	r0, r3
 800be6c:	3714      	adds	r7, #20
 800be6e:	46bd      	mov	sp, r7
 800be70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be74:	4770      	bx	lr
 800be76:	bf00      	nop
 800be78:	40012c00 	.word	0x40012c00
 800be7c:	40013400 	.word	0x40013400
 800be80:	40015000 	.word	0x40015000

0800be84 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800be84:	b480      	push	{r7}
 800be86:	b083      	sub	sp, #12
 800be88:	af00      	add	r7, sp, #0
 800be8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800be8c:	bf00      	nop
 800be8e:	370c      	adds	r7, #12
 800be90:	46bd      	mov	sp, r7
 800be92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be96:	4770      	bx	lr

0800be98 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800be98:	b480      	push	{r7}
 800be9a:	b083      	sub	sp, #12
 800be9c:	af00      	add	r7, sp, #0
 800be9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800bea0:	bf00      	nop
 800bea2:	370c      	adds	r7, #12
 800bea4:	46bd      	mov	sp, r7
 800bea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beaa:	4770      	bx	lr

0800beac <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800beac:	b480      	push	{r7}
 800beae:	b083      	sub	sp, #12
 800beb0:	af00      	add	r7, sp, #0
 800beb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800beb4:	bf00      	nop
 800beb6:	370c      	adds	r7, #12
 800beb8:	46bd      	mov	sp, r7
 800beba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bebe:	4770      	bx	lr

0800bec0 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800bec0:	b480      	push	{r7}
 800bec2:	b087      	sub	sp, #28
 800bec4:	af00      	add	r7, sp, #0
 800bec6:	60f8      	str	r0, [r7, #12]
 800bec8:	60b9      	str	r1, [r7, #8]
 800beca:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800becc:	68bb      	ldr	r3, [r7, #8]
 800bece:	f003 031f 	and.w	r3, r3, #31
 800bed2:	2204      	movs	r2, #4
 800bed4:	fa02 f303 	lsl.w	r3, r2, r3
 800bed8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	6a1a      	ldr	r2, [r3, #32]
 800bede:	697b      	ldr	r3, [r7, #20]
 800bee0:	43db      	mvns	r3, r3
 800bee2:	401a      	ands	r2, r3
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	6a1a      	ldr	r2, [r3, #32]
 800beec:	68bb      	ldr	r3, [r7, #8]
 800beee:	f003 031f 	and.w	r3, r3, #31
 800bef2:	6879      	ldr	r1, [r7, #4]
 800bef4:	fa01 f303 	lsl.w	r3, r1, r3
 800bef8:	431a      	orrs	r2, r3
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	621a      	str	r2, [r3, #32]
}
 800befe:	bf00      	nop
 800bf00:	371c      	adds	r7, #28
 800bf02:	46bd      	mov	sp, r7
 800bf04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf08:	4770      	bx	lr

0800bf0a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800bf0a:	b580      	push	{r7, lr}
 800bf0c:	b082      	sub	sp, #8
 800bf0e:	af00      	add	r7, sp, #0
 800bf10:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d101      	bne.n	800bf1c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800bf18:	2301      	movs	r3, #1
 800bf1a:	e040      	b.n	800bf9e <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d106      	bne.n	800bf32 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	2200      	movs	r2, #0
 800bf28:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800bf2c:	6878      	ldr	r0, [r7, #4]
 800bf2e:	f7f7 fe5d 	bl	8003bec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	2224      	movs	r2, #36	@ 0x24
 800bf36:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	681a      	ldr	r2, [r3, #0]
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	f022 0201 	bic.w	r2, r2, #1
 800bf46:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800bf48:	6878      	ldr	r0, [r7, #4]
 800bf4a:	f000 fc07 	bl	800c75c <UART_SetConfig>
 800bf4e:	4603      	mov	r3, r0
 800bf50:	2b01      	cmp	r3, #1
 800bf52:	d101      	bne.n	800bf58 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800bf54:	2301      	movs	r3, #1
 800bf56:	e022      	b.n	800bf9e <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d002      	beq.n	800bf66 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800bf60:	6878      	ldr	r0, [r7, #4]
 800bf62:	f000 fdcf 	bl	800cb04 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	685a      	ldr	r2, [r3, #4]
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800bf74:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	689a      	ldr	r2, [r3, #8]
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800bf84:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	681a      	ldr	r2, [r3, #0]
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	f042 0201 	orr.w	r2, r2, #1
 800bf94:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800bf96:	6878      	ldr	r0, [r7, #4]
 800bf98:	f000 fe56 	bl	800cc48 <UART_CheckIdleState>
 800bf9c:	4603      	mov	r3, r0
}
 800bf9e:	4618      	mov	r0, r3
 800bfa0:	3708      	adds	r7, #8
 800bfa2:	46bd      	mov	sp, r7
 800bfa4:	bd80      	pop	{r7, pc}
	...

0800bfa8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800bfa8:	b580      	push	{r7, lr}
 800bfaa:	b08a      	sub	sp, #40	@ 0x28
 800bfac:	af00      	add	r7, sp, #0
 800bfae:	60f8      	str	r0, [r7, #12]
 800bfb0:	60b9      	str	r1, [r7, #8]
 800bfb2:	4613      	mov	r3, r2
 800bfb4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bfba:	2b20      	cmp	r3, #32
 800bfbc:	d165      	bne.n	800c08a <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 800bfbe:	68bb      	ldr	r3, [r7, #8]
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d002      	beq.n	800bfca <HAL_UART_Transmit_DMA+0x22>
 800bfc4:	88fb      	ldrh	r3, [r7, #6]
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d101      	bne.n	800bfce <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 800bfca:	2301      	movs	r3, #1
 800bfcc:	e05e      	b.n	800c08c <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	68ba      	ldr	r2, [r7, #8]
 800bfd2:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	88fa      	ldrh	r2, [r7, #6]
 800bfd8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	88fa      	ldrh	r2, [r7, #6]
 800bfe0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	2200      	movs	r2, #0
 800bfe8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	2221      	movs	r2, #33	@ 0x21
 800bff0:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 800bff2:	68fb      	ldr	r3, [r7, #12]
 800bff4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d027      	beq.n	800c04a <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bffe:	4a25      	ldr	r2, [pc, #148]	@ (800c094 <HAL_UART_Transmit_DMA+0xec>)
 800c000:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c006:	4a24      	ldr	r2, [pc, #144]	@ (800c098 <HAL_UART_Transmit_DMA+0xf0>)
 800c008:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c00e:	4a23      	ldr	r2, [pc, #140]	@ (800c09c <HAL_UART_Transmit_DMA+0xf4>)
 800c010:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c016:	2200      	movs	r2, #0
 800c018:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c022:	4619      	mov	r1, r3
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	3328      	adds	r3, #40	@ 0x28
 800c02a:	461a      	mov	r2, r3
 800c02c:	88fb      	ldrh	r3, [r7, #6]
 800c02e:	f7f9 ff94 	bl	8005f5a <HAL_DMA_Start_IT>
 800c032:	4603      	mov	r3, r0
 800c034:	2b00      	cmp	r3, #0
 800c036:	d008      	beq.n	800c04a <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	2210      	movs	r2, #16
 800c03c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	2220      	movs	r2, #32
 800c044:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 800c046:	2301      	movs	r3, #1
 800c048:	e020      	b.n	800c08c <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	2240      	movs	r2, #64	@ 0x40
 800c050:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	3308      	adds	r3, #8
 800c058:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c05a:	697b      	ldr	r3, [r7, #20]
 800c05c:	e853 3f00 	ldrex	r3, [r3]
 800c060:	613b      	str	r3, [r7, #16]
   return(result);
 800c062:	693b      	ldr	r3, [r7, #16]
 800c064:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c068:	627b      	str	r3, [r7, #36]	@ 0x24
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	3308      	adds	r3, #8
 800c070:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c072:	623a      	str	r2, [r7, #32]
 800c074:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c076:	69f9      	ldr	r1, [r7, #28]
 800c078:	6a3a      	ldr	r2, [r7, #32]
 800c07a:	e841 2300 	strex	r3, r2, [r1]
 800c07e:	61bb      	str	r3, [r7, #24]
   return(result);
 800c080:	69bb      	ldr	r3, [r7, #24]
 800c082:	2b00      	cmp	r3, #0
 800c084:	d1e5      	bne.n	800c052 <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 800c086:	2300      	movs	r3, #0
 800c088:	e000      	b.n	800c08c <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 800c08a:	2302      	movs	r3, #2
  }
}
 800c08c:	4618      	mov	r0, r3
 800c08e:	3728      	adds	r7, #40	@ 0x28
 800c090:	46bd      	mov	sp, r7
 800c092:	bd80      	pop	{r7, pc}
 800c094:	0800d0bd 	.word	0x0800d0bd
 800c098:	0800d151 	.word	0x0800d151
 800c09c:	0800d2d1 	.word	0x0800d2d1

0800c0a0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c0a0:	b580      	push	{r7, lr}
 800c0a2:	b08a      	sub	sp, #40	@ 0x28
 800c0a4:	af00      	add	r7, sp, #0
 800c0a6:	60f8      	str	r0, [r7, #12]
 800c0a8:	60b9      	str	r1, [r7, #8]
 800c0aa:	4613      	mov	r3, r2
 800c0ac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c0b4:	2b20      	cmp	r3, #32
 800c0b6:	d132      	bne.n	800c11e <HAL_UART_Receive_DMA+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800c0b8:	68bb      	ldr	r3, [r7, #8]
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d002      	beq.n	800c0c4 <HAL_UART_Receive_DMA+0x24>
 800c0be:	88fb      	ldrh	r3, [r7, #6]
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d101      	bne.n	800c0c8 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800c0c4:	2301      	movs	r3, #1
 800c0c6:	e02b      	b.n	800c120 <HAL_UART_Receive_DMA+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	2200      	movs	r2, #0
 800c0cc:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	685b      	ldr	r3, [r3, #4]
 800c0d4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d018      	beq.n	800c10e <HAL_UART_Receive_DMA+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0e2:	697b      	ldr	r3, [r7, #20]
 800c0e4:	e853 3f00 	ldrex	r3, [r3]
 800c0e8:	613b      	str	r3, [r7, #16]
   return(result);
 800c0ea:	693b      	ldr	r3, [r7, #16]
 800c0ec:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c0f0:	627b      	str	r3, [r7, #36]	@ 0x24
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	461a      	mov	r2, r3
 800c0f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0fa:	623b      	str	r3, [r7, #32]
 800c0fc:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0fe:	69f9      	ldr	r1, [r7, #28]
 800c100:	6a3a      	ldr	r2, [r7, #32]
 800c102:	e841 2300 	strex	r3, r2, [r1]
 800c106:	61bb      	str	r3, [r7, #24]
   return(result);
 800c108:	69bb      	ldr	r3, [r7, #24]
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d1e6      	bne.n	800c0dc <HAL_UART_Receive_DMA+0x3c>
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800c10e:	88fb      	ldrh	r3, [r7, #6]
 800c110:	461a      	mov	r2, r3
 800c112:	68b9      	ldr	r1, [r7, #8]
 800c114:	68f8      	ldr	r0, [r7, #12]
 800c116:	f000 fea7 	bl	800ce68 <UART_Start_Receive_DMA>
 800c11a:	4603      	mov	r3, r0
 800c11c:	e000      	b.n	800c120 <HAL_UART_Receive_DMA+0x80>
  }
  else
  {
    return HAL_BUSY;
 800c11e:	2302      	movs	r3, #2
  }
}
 800c120:	4618      	mov	r0, r3
 800c122:	3728      	adds	r7, #40	@ 0x28
 800c124:	46bd      	mov	sp, r7
 800c126:	bd80      	pop	{r7, pc}

0800c128 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c128:	b580      	push	{r7, lr}
 800c12a:	b0ba      	sub	sp, #232	@ 0xe8
 800c12c:	af00      	add	r7, sp, #0
 800c12e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	681b      	ldr	r3, [r3, #0]
 800c134:	69db      	ldr	r3, [r3, #28]
 800c136:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	689b      	ldr	r3, [r3, #8]
 800c14a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c14e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800c152:	f640 030f 	movw	r3, #2063	@ 0x80f
 800c156:	4013      	ands	r3, r2
 800c158:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800c15c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c160:	2b00      	cmp	r3, #0
 800c162:	d115      	bne.n	800c190 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800c164:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c168:	f003 0320 	and.w	r3, r3, #32
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d00f      	beq.n	800c190 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800c170:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c174:	f003 0320 	and.w	r3, r3, #32
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d009      	beq.n	800c190 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c180:	2b00      	cmp	r3, #0
 800c182:	f000 82ab 	beq.w	800c6dc <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c18a:	6878      	ldr	r0, [r7, #4]
 800c18c:	4798      	blx	r3
      }
      return;
 800c18e:	e2a5      	b.n	800c6dc <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c190:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c194:	2b00      	cmp	r3, #0
 800c196:	f000 8117 	beq.w	800c3c8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800c19a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c19e:	f003 0301 	and.w	r3, r3, #1
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d106      	bne.n	800c1b4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800c1a6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800c1aa:	4b85      	ldr	r3, [pc, #532]	@ (800c3c0 <HAL_UART_IRQHandler+0x298>)
 800c1ac:	4013      	ands	r3, r2
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	f000 810a 	beq.w	800c3c8 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c1b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c1b8:	f003 0301 	and.w	r3, r3, #1
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d011      	beq.n	800c1e4 <HAL_UART_IRQHandler+0xbc>
 800c1c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c1c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d00b      	beq.n	800c1e4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	2201      	movs	r2, #1
 800c1d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c1da:	f043 0201 	orr.w	r2, r3, #1
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c1e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c1e8:	f003 0302 	and.w	r3, r3, #2
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d011      	beq.n	800c214 <HAL_UART_IRQHandler+0xec>
 800c1f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c1f4:	f003 0301 	and.w	r3, r3, #1
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d00b      	beq.n	800c214 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	2202      	movs	r2, #2
 800c202:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c20a:	f043 0204 	orr.w	r2, r3, #4
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c214:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c218:	f003 0304 	and.w	r3, r3, #4
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d011      	beq.n	800c244 <HAL_UART_IRQHandler+0x11c>
 800c220:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c224:	f003 0301 	and.w	r3, r3, #1
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d00b      	beq.n	800c244 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	2204      	movs	r2, #4
 800c232:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c23a:	f043 0202 	orr.w	r2, r3, #2
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c244:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c248:	f003 0308 	and.w	r3, r3, #8
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d017      	beq.n	800c280 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800c250:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c254:	f003 0320 	and.w	r3, r3, #32
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d105      	bne.n	800c268 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800c25c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c260:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800c264:	2b00      	cmp	r3, #0
 800c266:	d00b      	beq.n	800c280 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	2208      	movs	r2, #8
 800c26e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c276:	f043 0208 	orr.w	r2, r3, #8
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c280:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c284:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d012      	beq.n	800c2b2 <HAL_UART_IRQHandler+0x18a>
 800c28c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c290:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c294:	2b00      	cmp	r3, #0
 800c296:	d00c      	beq.n	800c2b2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c2a0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c2a8:	f043 0220 	orr.w	r2, r3, #32
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	f000 8211 	beq.w	800c6e0 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800c2be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c2c2:	f003 0320 	and.w	r3, r3, #32
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d00d      	beq.n	800c2e6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800c2ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c2ce:	f003 0320 	and.w	r3, r3, #32
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d007      	beq.n	800c2e6 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d003      	beq.n	800c2e6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c2e2:	6878      	ldr	r0, [r7, #4]
 800c2e4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c2ec:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	689b      	ldr	r3, [r3, #8]
 800c2f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c2fa:	2b40      	cmp	r3, #64	@ 0x40
 800c2fc:	d005      	beq.n	800c30a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c2fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800c302:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c306:	2b00      	cmp	r3, #0
 800c308:	d04f      	beq.n	800c3aa <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c30a:	6878      	ldr	r0, [r7, #4]
 800c30c:	f000 fe72 	bl	800cff4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	689b      	ldr	r3, [r3, #8]
 800c316:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c31a:	2b40      	cmp	r3, #64	@ 0x40
 800c31c:	d141      	bne.n	800c3a2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	3308      	adds	r3, #8
 800c324:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c328:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c32c:	e853 3f00 	ldrex	r3, [r3]
 800c330:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800c334:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c338:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c33c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	3308      	adds	r3, #8
 800c346:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800c34a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800c34e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c352:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800c356:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800c35a:	e841 2300 	strex	r3, r2, [r1]
 800c35e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800c362:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c366:	2b00      	cmp	r3, #0
 800c368:	d1d9      	bne.n	800c31e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d013      	beq.n	800c39a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c376:	4a13      	ldr	r2, [pc, #76]	@ (800c3c4 <HAL_UART_IRQHandler+0x29c>)
 800c378:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c37e:	4618      	mov	r0, r3
 800c380:	f7f9 fe83 	bl	800608a <HAL_DMA_Abort_IT>
 800c384:	4603      	mov	r3, r0
 800c386:	2b00      	cmp	r3, #0
 800c388:	d017      	beq.n	800c3ba <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c38e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c390:	687a      	ldr	r2, [r7, #4]
 800c392:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800c394:	4610      	mov	r0, r2
 800c396:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c398:	e00f      	b.n	800c3ba <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c39a:	6878      	ldr	r0, [r7, #4]
 800c39c:	f000 f9c8 	bl	800c730 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c3a0:	e00b      	b.n	800c3ba <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c3a2:	6878      	ldr	r0, [r7, #4]
 800c3a4:	f000 f9c4 	bl	800c730 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c3a8:	e007      	b.n	800c3ba <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c3aa:	6878      	ldr	r0, [r7, #4]
 800c3ac:	f000 f9c0 	bl	800c730 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	2200      	movs	r2, #0
 800c3b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800c3b8:	e192      	b.n	800c6e0 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c3ba:	bf00      	nop
    return;
 800c3bc:	e190      	b.n	800c6e0 <HAL_UART_IRQHandler+0x5b8>
 800c3be:	bf00      	nop
 800c3c0:	04000120 	.word	0x04000120
 800c3c4:	0800d34f 	.word	0x0800d34f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c3cc:	2b01      	cmp	r3, #1
 800c3ce:	f040 814b 	bne.w	800c668 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c3d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c3d6:	f003 0310 	and.w	r3, r3, #16
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	f000 8144 	beq.w	800c668 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c3e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c3e4:	f003 0310 	and.w	r3, r3, #16
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	f000 813d 	beq.w	800c668 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	2210      	movs	r2, #16
 800c3f4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	689b      	ldr	r3, [r3, #8]
 800c3fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c400:	2b40      	cmp	r3, #64	@ 0x40
 800c402:	f040 80b5 	bne.w	800c570 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	685b      	ldr	r3, [r3, #4]
 800c40e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c412:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800c416:	2b00      	cmp	r3, #0
 800c418:	f000 8164 	beq.w	800c6e4 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800c422:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c426:	429a      	cmp	r2, r3
 800c428:	f080 815c 	bcs.w	800c6e4 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c432:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c43a:	699b      	ldr	r3, [r3, #24]
 800c43c:	2b20      	cmp	r3, #32
 800c43e:	f000 8086 	beq.w	800c54e <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c44a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c44e:	e853 3f00 	ldrex	r3, [r3]
 800c452:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800c456:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c45a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c45e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	461a      	mov	r2, r3
 800c468:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800c46c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c470:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c474:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800c478:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c47c:	e841 2300 	strex	r3, r2, [r1]
 800c480:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800c484:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d1da      	bne.n	800c442 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	3308      	adds	r3, #8
 800c492:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c494:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c496:	e853 3f00 	ldrex	r3, [r3]
 800c49a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c49c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c49e:	f023 0301 	bic.w	r3, r3, #1
 800c4a2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	3308      	adds	r3, #8
 800c4ac:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800c4b0:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800c4b4:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4b6:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c4b8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c4bc:	e841 2300 	strex	r3, r2, [r1]
 800c4c0:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c4c2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d1e1      	bne.n	800c48c <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	3308      	adds	r3, #8
 800c4ce:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c4d2:	e853 3f00 	ldrex	r3, [r3]
 800c4d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c4d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c4da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c4de:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	3308      	adds	r3, #8
 800c4e8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800c4ec:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c4ee:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4f0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c4f2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c4f4:	e841 2300 	strex	r3, r2, [r1]
 800c4f8:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c4fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d1e3      	bne.n	800c4c8 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	2220      	movs	r2, #32
 800c504:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	2200      	movs	r2, #0
 800c50c:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c514:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c516:	e853 3f00 	ldrex	r3, [r3]
 800c51a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c51c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c51e:	f023 0310 	bic.w	r3, r3, #16
 800c522:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	461a      	mov	r2, r3
 800c52c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c530:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c532:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c534:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c536:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c538:	e841 2300 	strex	r3, r2, [r1]
 800c53c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c53e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c540:	2b00      	cmp	r3, #0
 800c542:	d1e4      	bne.n	800c50e <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c548:	4618      	mov	r0, r3
 800c54a:	f7f9 fd65 	bl	8006018 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	2202      	movs	r2, #2
 800c552:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c560:	b29b      	uxth	r3, r3
 800c562:	1ad3      	subs	r3, r2, r3
 800c564:	b29b      	uxth	r3, r3
 800c566:	4619      	mov	r1, r3
 800c568:	6878      	ldr	r0, [r7, #4]
 800c56a:	f000 f8eb 	bl	800c744 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c56e:	e0b9      	b.n	800c6e4 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c57c:	b29b      	uxth	r3, r3
 800c57e:	1ad3      	subs	r3, r2, r3
 800c580:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c58a:	b29b      	uxth	r3, r3
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	f000 80ab 	beq.w	800c6e8 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 800c592:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c596:	2b00      	cmp	r3, #0
 800c598:	f000 80a6 	beq.w	800c6e8 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5a4:	e853 3f00 	ldrex	r3, [r3]
 800c5a8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c5aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c5ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c5b0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	461a      	mov	r2, r3
 800c5ba:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800c5be:	647b      	str	r3, [r7, #68]	@ 0x44
 800c5c0:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5c2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c5c4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c5c6:	e841 2300 	strex	r3, r2, [r1]
 800c5ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c5cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d1e4      	bne.n	800c59c <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	3308      	adds	r3, #8
 800c5d8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5dc:	e853 3f00 	ldrex	r3, [r3]
 800c5e0:	623b      	str	r3, [r7, #32]
   return(result);
 800c5e2:	6a3b      	ldr	r3, [r7, #32]
 800c5e4:	f023 0301 	bic.w	r3, r3, #1
 800c5e8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	681b      	ldr	r3, [r3, #0]
 800c5f0:	3308      	adds	r3, #8
 800c5f2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800c5f6:	633a      	str	r2, [r7, #48]	@ 0x30
 800c5f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c5fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c5fe:	e841 2300 	strex	r3, r2, [r1]
 800c602:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c604:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c606:	2b00      	cmp	r3, #0
 800c608:	d1e3      	bne.n	800c5d2 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	2220      	movs	r2, #32
 800c60e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	2200      	movs	r2, #0
 800c616:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	2200      	movs	r2, #0
 800c61c:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c624:	693b      	ldr	r3, [r7, #16]
 800c626:	e853 3f00 	ldrex	r3, [r3]
 800c62a:	60fb      	str	r3, [r7, #12]
   return(result);
 800c62c:	68fb      	ldr	r3, [r7, #12]
 800c62e:	f023 0310 	bic.w	r3, r3, #16
 800c632:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	461a      	mov	r2, r3
 800c63c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c640:	61fb      	str	r3, [r7, #28]
 800c642:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c644:	69b9      	ldr	r1, [r7, #24]
 800c646:	69fa      	ldr	r2, [r7, #28]
 800c648:	e841 2300 	strex	r3, r2, [r1]
 800c64c:	617b      	str	r3, [r7, #20]
   return(result);
 800c64e:	697b      	ldr	r3, [r7, #20]
 800c650:	2b00      	cmp	r3, #0
 800c652:	d1e4      	bne.n	800c61e <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	2202      	movs	r2, #2
 800c658:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c65a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c65e:	4619      	mov	r1, r3
 800c660:	6878      	ldr	r0, [r7, #4]
 800c662:	f000 f86f 	bl	800c744 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c666:	e03f      	b.n	800c6e8 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c668:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c66c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c670:	2b00      	cmp	r3, #0
 800c672:	d00e      	beq.n	800c692 <HAL_UART_IRQHandler+0x56a>
 800c674:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c678:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d008      	beq.n	800c692 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800c688:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800c68a:	6878      	ldr	r0, [r7, #4]
 800c68c:	f000 fe9f 	bl	800d3ce <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c690:	e02d      	b.n	800c6ee <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800c692:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c696:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c69a:	2b00      	cmp	r3, #0
 800c69c:	d00e      	beq.n	800c6bc <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800c69e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c6a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	d008      	beq.n	800c6bc <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	d01c      	beq.n	800c6ec <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c6b6:	6878      	ldr	r0, [r7, #4]
 800c6b8:	4798      	blx	r3
    }
    return;
 800c6ba:	e017      	b.n	800c6ec <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c6bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c6c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d012      	beq.n	800c6ee <HAL_UART_IRQHandler+0x5c6>
 800c6c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c6cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	d00c      	beq.n	800c6ee <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 800c6d4:	6878      	ldr	r0, [r7, #4]
 800c6d6:	f000 fe50 	bl	800d37a <UART_EndTransmit_IT>
    return;
 800c6da:	e008      	b.n	800c6ee <HAL_UART_IRQHandler+0x5c6>
      return;
 800c6dc:	bf00      	nop
 800c6de:	e006      	b.n	800c6ee <HAL_UART_IRQHandler+0x5c6>
    return;
 800c6e0:	bf00      	nop
 800c6e2:	e004      	b.n	800c6ee <HAL_UART_IRQHandler+0x5c6>
      return;
 800c6e4:	bf00      	nop
 800c6e6:	e002      	b.n	800c6ee <HAL_UART_IRQHandler+0x5c6>
      return;
 800c6e8:	bf00      	nop
 800c6ea:	e000      	b.n	800c6ee <HAL_UART_IRQHandler+0x5c6>
    return;
 800c6ec:	bf00      	nop
  }

}
 800c6ee:	37e8      	adds	r7, #232	@ 0xe8
 800c6f0:	46bd      	mov	sp, r7
 800c6f2:	bd80      	pop	{r7, pc}

0800c6f4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c6f4:	b480      	push	{r7}
 800c6f6:	b083      	sub	sp, #12
 800c6f8:	af00      	add	r7, sp, #0
 800c6fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800c6fc:	bf00      	nop
 800c6fe:	370c      	adds	r7, #12
 800c700:	46bd      	mov	sp, r7
 800c702:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c706:	4770      	bx	lr

0800c708 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c708:	b480      	push	{r7}
 800c70a:	b083      	sub	sp, #12
 800c70c:	af00      	add	r7, sp, #0
 800c70e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800c710:	bf00      	nop
 800c712:	370c      	adds	r7, #12
 800c714:	46bd      	mov	sp, r7
 800c716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c71a:	4770      	bx	lr

0800c71c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c71c:	b480      	push	{r7}
 800c71e:	b083      	sub	sp, #12
 800c720:	af00      	add	r7, sp, #0
 800c722:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800c724:	bf00      	nop
 800c726:	370c      	adds	r7, #12
 800c728:	46bd      	mov	sp, r7
 800c72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c72e:	4770      	bx	lr

0800c730 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c730:	b480      	push	{r7}
 800c732:	b083      	sub	sp, #12
 800c734:	af00      	add	r7, sp, #0
 800c736:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800c738:	bf00      	nop
 800c73a:	370c      	adds	r7, #12
 800c73c:	46bd      	mov	sp, r7
 800c73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c742:	4770      	bx	lr

0800c744 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c744:	b480      	push	{r7}
 800c746:	b083      	sub	sp, #12
 800c748:	af00      	add	r7, sp, #0
 800c74a:	6078      	str	r0, [r7, #4]
 800c74c:	460b      	mov	r3, r1
 800c74e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c750:	bf00      	nop
 800c752:	370c      	adds	r7, #12
 800c754:	46bd      	mov	sp, r7
 800c756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c75a:	4770      	bx	lr

0800c75c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c75c:	b580      	push	{r7, lr}
 800c75e:	b088      	sub	sp, #32
 800c760:	af00      	add	r7, sp, #0
 800c762:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c764:	2300      	movs	r3, #0
 800c766:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	689a      	ldr	r2, [r3, #8]
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	691b      	ldr	r3, [r3, #16]
 800c770:	431a      	orrs	r2, r3
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	695b      	ldr	r3, [r3, #20]
 800c776:	431a      	orrs	r2, r3
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	69db      	ldr	r3, [r3, #28]
 800c77c:	4313      	orrs	r3, r2
 800c77e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	681a      	ldr	r2, [r3, #0]
 800c786:	4b92      	ldr	r3, [pc, #584]	@ (800c9d0 <UART_SetConfig+0x274>)
 800c788:	4013      	ands	r3, r2
 800c78a:	687a      	ldr	r2, [r7, #4]
 800c78c:	6812      	ldr	r2, [r2, #0]
 800c78e:	6979      	ldr	r1, [r7, #20]
 800c790:	430b      	orrs	r3, r1
 800c792:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	685b      	ldr	r3, [r3, #4]
 800c79a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	68da      	ldr	r2, [r3, #12]
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	430a      	orrs	r2, r1
 800c7a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	699b      	ldr	r3, [r3, #24]
 800c7ae:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	6a1b      	ldr	r3, [r3, #32]
 800c7b4:	697a      	ldr	r2, [r7, #20]
 800c7b6:	4313      	orrs	r3, r2
 800c7b8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	689b      	ldr	r3, [r3, #8]
 800c7c0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	697a      	ldr	r2, [r7, #20]
 800c7ca:	430a      	orrs	r2, r1
 800c7cc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	4a80      	ldr	r2, [pc, #512]	@ (800c9d4 <UART_SetConfig+0x278>)
 800c7d4:	4293      	cmp	r3, r2
 800c7d6:	d120      	bne.n	800c81a <UART_SetConfig+0xbe>
 800c7d8:	4b7f      	ldr	r3, [pc, #508]	@ (800c9d8 <UART_SetConfig+0x27c>)
 800c7da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c7dc:	f003 0303 	and.w	r3, r3, #3
 800c7e0:	2b03      	cmp	r3, #3
 800c7e2:	d817      	bhi.n	800c814 <UART_SetConfig+0xb8>
 800c7e4:	a201      	add	r2, pc, #4	@ (adr r2, 800c7ec <UART_SetConfig+0x90>)
 800c7e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7ea:	bf00      	nop
 800c7ec:	0800c7fd 	.word	0x0800c7fd
 800c7f0:	0800c809 	.word	0x0800c809
 800c7f4:	0800c80f 	.word	0x0800c80f
 800c7f8:	0800c803 	.word	0x0800c803
 800c7fc:	2301      	movs	r3, #1
 800c7fe:	77fb      	strb	r3, [r7, #31]
 800c800:	e0b5      	b.n	800c96e <UART_SetConfig+0x212>
 800c802:	2302      	movs	r3, #2
 800c804:	77fb      	strb	r3, [r7, #31]
 800c806:	e0b2      	b.n	800c96e <UART_SetConfig+0x212>
 800c808:	2304      	movs	r3, #4
 800c80a:	77fb      	strb	r3, [r7, #31]
 800c80c:	e0af      	b.n	800c96e <UART_SetConfig+0x212>
 800c80e:	2308      	movs	r3, #8
 800c810:	77fb      	strb	r3, [r7, #31]
 800c812:	e0ac      	b.n	800c96e <UART_SetConfig+0x212>
 800c814:	2310      	movs	r3, #16
 800c816:	77fb      	strb	r3, [r7, #31]
 800c818:	e0a9      	b.n	800c96e <UART_SetConfig+0x212>
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	4a6f      	ldr	r2, [pc, #444]	@ (800c9dc <UART_SetConfig+0x280>)
 800c820:	4293      	cmp	r3, r2
 800c822:	d124      	bne.n	800c86e <UART_SetConfig+0x112>
 800c824:	4b6c      	ldr	r3, [pc, #432]	@ (800c9d8 <UART_SetConfig+0x27c>)
 800c826:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c828:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800c82c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800c830:	d011      	beq.n	800c856 <UART_SetConfig+0xfa>
 800c832:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800c836:	d817      	bhi.n	800c868 <UART_SetConfig+0x10c>
 800c838:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c83c:	d011      	beq.n	800c862 <UART_SetConfig+0x106>
 800c83e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c842:	d811      	bhi.n	800c868 <UART_SetConfig+0x10c>
 800c844:	2b00      	cmp	r3, #0
 800c846:	d003      	beq.n	800c850 <UART_SetConfig+0xf4>
 800c848:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c84c:	d006      	beq.n	800c85c <UART_SetConfig+0x100>
 800c84e:	e00b      	b.n	800c868 <UART_SetConfig+0x10c>
 800c850:	2300      	movs	r3, #0
 800c852:	77fb      	strb	r3, [r7, #31]
 800c854:	e08b      	b.n	800c96e <UART_SetConfig+0x212>
 800c856:	2302      	movs	r3, #2
 800c858:	77fb      	strb	r3, [r7, #31]
 800c85a:	e088      	b.n	800c96e <UART_SetConfig+0x212>
 800c85c:	2304      	movs	r3, #4
 800c85e:	77fb      	strb	r3, [r7, #31]
 800c860:	e085      	b.n	800c96e <UART_SetConfig+0x212>
 800c862:	2308      	movs	r3, #8
 800c864:	77fb      	strb	r3, [r7, #31]
 800c866:	e082      	b.n	800c96e <UART_SetConfig+0x212>
 800c868:	2310      	movs	r3, #16
 800c86a:	77fb      	strb	r3, [r7, #31]
 800c86c:	e07f      	b.n	800c96e <UART_SetConfig+0x212>
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	4a5b      	ldr	r2, [pc, #364]	@ (800c9e0 <UART_SetConfig+0x284>)
 800c874:	4293      	cmp	r3, r2
 800c876:	d124      	bne.n	800c8c2 <UART_SetConfig+0x166>
 800c878:	4b57      	ldr	r3, [pc, #348]	@ (800c9d8 <UART_SetConfig+0x27c>)
 800c87a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c87c:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800c880:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800c884:	d011      	beq.n	800c8aa <UART_SetConfig+0x14e>
 800c886:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800c88a:	d817      	bhi.n	800c8bc <UART_SetConfig+0x160>
 800c88c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800c890:	d011      	beq.n	800c8b6 <UART_SetConfig+0x15a>
 800c892:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800c896:	d811      	bhi.n	800c8bc <UART_SetConfig+0x160>
 800c898:	2b00      	cmp	r3, #0
 800c89a:	d003      	beq.n	800c8a4 <UART_SetConfig+0x148>
 800c89c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c8a0:	d006      	beq.n	800c8b0 <UART_SetConfig+0x154>
 800c8a2:	e00b      	b.n	800c8bc <UART_SetConfig+0x160>
 800c8a4:	2300      	movs	r3, #0
 800c8a6:	77fb      	strb	r3, [r7, #31]
 800c8a8:	e061      	b.n	800c96e <UART_SetConfig+0x212>
 800c8aa:	2302      	movs	r3, #2
 800c8ac:	77fb      	strb	r3, [r7, #31]
 800c8ae:	e05e      	b.n	800c96e <UART_SetConfig+0x212>
 800c8b0:	2304      	movs	r3, #4
 800c8b2:	77fb      	strb	r3, [r7, #31]
 800c8b4:	e05b      	b.n	800c96e <UART_SetConfig+0x212>
 800c8b6:	2308      	movs	r3, #8
 800c8b8:	77fb      	strb	r3, [r7, #31]
 800c8ba:	e058      	b.n	800c96e <UART_SetConfig+0x212>
 800c8bc:	2310      	movs	r3, #16
 800c8be:	77fb      	strb	r3, [r7, #31]
 800c8c0:	e055      	b.n	800c96e <UART_SetConfig+0x212>
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	4a47      	ldr	r2, [pc, #284]	@ (800c9e4 <UART_SetConfig+0x288>)
 800c8c8:	4293      	cmp	r3, r2
 800c8ca:	d124      	bne.n	800c916 <UART_SetConfig+0x1ba>
 800c8cc:	4b42      	ldr	r3, [pc, #264]	@ (800c9d8 <UART_SetConfig+0x27c>)
 800c8ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c8d0:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800c8d4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c8d8:	d011      	beq.n	800c8fe <UART_SetConfig+0x1a2>
 800c8da:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c8de:	d817      	bhi.n	800c910 <UART_SetConfig+0x1b4>
 800c8e0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c8e4:	d011      	beq.n	800c90a <UART_SetConfig+0x1ae>
 800c8e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c8ea:	d811      	bhi.n	800c910 <UART_SetConfig+0x1b4>
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d003      	beq.n	800c8f8 <UART_SetConfig+0x19c>
 800c8f0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c8f4:	d006      	beq.n	800c904 <UART_SetConfig+0x1a8>
 800c8f6:	e00b      	b.n	800c910 <UART_SetConfig+0x1b4>
 800c8f8:	2300      	movs	r3, #0
 800c8fa:	77fb      	strb	r3, [r7, #31]
 800c8fc:	e037      	b.n	800c96e <UART_SetConfig+0x212>
 800c8fe:	2302      	movs	r3, #2
 800c900:	77fb      	strb	r3, [r7, #31]
 800c902:	e034      	b.n	800c96e <UART_SetConfig+0x212>
 800c904:	2304      	movs	r3, #4
 800c906:	77fb      	strb	r3, [r7, #31]
 800c908:	e031      	b.n	800c96e <UART_SetConfig+0x212>
 800c90a:	2308      	movs	r3, #8
 800c90c:	77fb      	strb	r3, [r7, #31]
 800c90e:	e02e      	b.n	800c96e <UART_SetConfig+0x212>
 800c910:	2310      	movs	r3, #16
 800c912:	77fb      	strb	r3, [r7, #31]
 800c914:	e02b      	b.n	800c96e <UART_SetConfig+0x212>
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	681b      	ldr	r3, [r3, #0]
 800c91a:	4a33      	ldr	r2, [pc, #204]	@ (800c9e8 <UART_SetConfig+0x28c>)
 800c91c:	4293      	cmp	r3, r2
 800c91e:	d124      	bne.n	800c96a <UART_SetConfig+0x20e>
 800c920:	4b2d      	ldr	r3, [pc, #180]	@ (800c9d8 <UART_SetConfig+0x27c>)
 800c922:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c924:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800c928:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800c92c:	d011      	beq.n	800c952 <UART_SetConfig+0x1f6>
 800c92e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800c932:	d817      	bhi.n	800c964 <UART_SetConfig+0x208>
 800c934:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c938:	d011      	beq.n	800c95e <UART_SetConfig+0x202>
 800c93a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c93e:	d811      	bhi.n	800c964 <UART_SetConfig+0x208>
 800c940:	2b00      	cmp	r3, #0
 800c942:	d003      	beq.n	800c94c <UART_SetConfig+0x1f0>
 800c944:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c948:	d006      	beq.n	800c958 <UART_SetConfig+0x1fc>
 800c94a:	e00b      	b.n	800c964 <UART_SetConfig+0x208>
 800c94c:	2300      	movs	r3, #0
 800c94e:	77fb      	strb	r3, [r7, #31]
 800c950:	e00d      	b.n	800c96e <UART_SetConfig+0x212>
 800c952:	2302      	movs	r3, #2
 800c954:	77fb      	strb	r3, [r7, #31]
 800c956:	e00a      	b.n	800c96e <UART_SetConfig+0x212>
 800c958:	2304      	movs	r3, #4
 800c95a:	77fb      	strb	r3, [r7, #31]
 800c95c:	e007      	b.n	800c96e <UART_SetConfig+0x212>
 800c95e:	2308      	movs	r3, #8
 800c960:	77fb      	strb	r3, [r7, #31]
 800c962:	e004      	b.n	800c96e <UART_SetConfig+0x212>
 800c964:	2310      	movs	r3, #16
 800c966:	77fb      	strb	r3, [r7, #31]
 800c968:	e001      	b.n	800c96e <UART_SetConfig+0x212>
 800c96a:	2310      	movs	r3, #16
 800c96c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	69db      	ldr	r3, [r3, #28]
 800c972:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c976:	d16b      	bne.n	800ca50 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 800c978:	7ffb      	ldrb	r3, [r7, #31]
 800c97a:	2b08      	cmp	r3, #8
 800c97c:	d838      	bhi.n	800c9f0 <UART_SetConfig+0x294>
 800c97e:	a201      	add	r2, pc, #4	@ (adr r2, 800c984 <UART_SetConfig+0x228>)
 800c980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c984:	0800c9a9 	.word	0x0800c9a9
 800c988:	0800c9b1 	.word	0x0800c9b1
 800c98c:	0800c9b9 	.word	0x0800c9b9
 800c990:	0800c9f1 	.word	0x0800c9f1
 800c994:	0800c9bf 	.word	0x0800c9bf
 800c998:	0800c9f1 	.word	0x0800c9f1
 800c99c:	0800c9f1 	.word	0x0800c9f1
 800c9a0:	0800c9f1 	.word	0x0800c9f1
 800c9a4:	0800c9c7 	.word	0x0800c9c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c9a8:	f7fc fbc0 	bl	800912c <HAL_RCC_GetPCLK1Freq>
 800c9ac:	61b8      	str	r0, [r7, #24]
        break;
 800c9ae:	e024      	b.n	800c9fa <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c9b0:	f7fc fbde 	bl	8009170 <HAL_RCC_GetPCLK2Freq>
 800c9b4:	61b8      	str	r0, [r7, #24]
        break;
 800c9b6:	e020      	b.n	800c9fa <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c9b8:	4b0c      	ldr	r3, [pc, #48]	@ (800c9ec <UART_SetConfig+0x290>)
 800c9ba:	61bb      	str	r3, [r7, #24]
        break;
 800c9bc:	e01d      	b.n	800c9fa <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c9be:	f7fc fb3f 	bl	8009040 <HAL_RCC_GetSysClockFreq>
 800c9c2:	61b8      	str	r0, [r7, #24]
        break;
 800c9c4:	e019      	b.n	800c9fa <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c9c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c9ca:	61bb      	str	r3, [r7, #24]
        break;
 800c9cc:	e015      	b.n	800c9fa <UART_SetConfig+0x29e>
 800c9ce:	bf00      	nop
 800c9d0:	efff69f3 	.word	0xefff69f3
 800c9d4:	40013800 	.word	0x40013800
 800c9d8:	40021000 	.word	0x40021000
 800c9dc:	40004400 	.word	0x40004400
 800c9e0:	40004800 	.word	0x40004800
 800c9e4:	40004c00 	.word	0x40004c00
 800c9e8:	40005000 	.word	0x40005000
 800c9ec:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 800c9f0:	2300      	movs	r3, #0
 800c9f2:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800c9f4:	2301      	movs	r3, #1
 800c9f6:	77bb      	strb	r3, [r7, #30]
        break;
 800c9f8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c9fa:	69bb      	ldr	r3, [r7, #24]
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	d073      	beq.n	800cae8 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800ca00:	69bb      	ldr	r3, [r7, #24]
 800ca02:	005a      	lsls	r2, r3, #1
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	685b      	ldr	r3, [r3, #4]
 800ca08:	085b      	lsrs	r3, r3, #1
 800ca0a:	441a      	add	r2, r3
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	685b      	ldr	r3, [r3, #4]
 800ca10:	fbb2 f3f3 	udiv	r3, r2, r3
 800ca14:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ca16:	693b      	ldr	r3, [r7, #16]
 800ca18:	2b0f      	cmp	r3, #15
 800ca1a:	d916      	bls.n	800ca4a <UART_SetConfig+0x2ee>
 800ca1c:	693b      	ldr	r3, [r7, #16]
 800ca1e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ca22:	d212      	bcs.n	800ca4a <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ca24:	693b      	ldr	r3, [r7, #16]
 800ca26:	b29b      	uxth	r3, r3
 800ca28:	f023 030f 	bic.w	r3, r3, #15
 800ca2c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ca2e:	693b      	ldr	r3, [r7, #16]
 800ca30:	085b      	lsrs	r3, r3, #1
 800ca32:	b29b      	uxth	r3, r3
 800ca34:	f003 0307 	and.w	r3, r3, #7
 800ca38:	b29a      	uxth	r2, r3
 800ca3a:	89fb      	ldrh	r3, [r7, #14]
 800ca3c:	4313      	orrs	r3, r2
 800ca3e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	89fa      	ldrh	r2, [r7, #14]
 800ca46:	60da      	str	r2, [r3, #12]
 800ca48:	e04e      	b.n	800cae8 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800ca4a:	2301      	movs	r3, #1
 800ca4c:	77bb      	strb	r3, [r7, #30]
 800ca4e:	e04b      	b.n	800cae8 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ca50:	7ffb      	ldrb	r3, [r7, #31]
 800ca52:	2b08      	cmp	r3, #8
 800ca54:	d827      	bhi.n	800caa6 <UART_SetConfig+0x34a>
 800ca56:	a201      	add	r2, pc, #4	@ (adr r2, 800ca5c <UART_SetConfig+0x300>)
 800ca58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca5c:	0800ca81 	.word	0x0800ca81
 800ca60:	0800ca89 	.word	0x0800ca89
 800ca64:	0800ca91 	.word	0x0800ca91
 800ca68:	0800caa7 	.word	0x0800caa7
 800ca6c:	0800ca97 	.word	0x0800ca97
 800ca70:	0800caa7 	.word	0x0800caa7
 800ca74:	0800caa7 	.word	0x0800caa7
 800ca78:	0800caa7 	.word	0x0800caa7
 800ca7c:	0800ca9f 	.word	0x0800ca9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ca80:	f7fc fb54 	bl	800912c <HAL_RCC_GetPCLK1Freq>
 800ca84:	61b8      	str	r0, [r7, #24]
        break;
 800ca86:	e013      	b.n	800cab0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ca88:	f7fc fb72 	bl	8009170 <HAL_RCC_GetPCLK2Freq>
 800ca8c:	61b8      	str	r0, [r7, #24]
        break;
 800ca8e:	e00f      	b.n	800cab0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ca90:	4b1b      	ldr	r3, [pc, #108]	@ (800cb00 <UART_SetConfig+0x3a4>)
 800ca92:	61bb      	str	r3, [r7, #24]
        break;
 800ca94:	e00c      	b.n	800cab0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ca96:	f7fc fad3 	bl	8009040 <HAL_RCC_GetSysClockFreq>
 800ca9a:	61b8      	str	r0, [r7, #24]
        break;
 800ca9c:	e008      	b.n	800cab0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ca9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800caa2:	61bb      	str	r3, [r7, #24]
        break;
 800caa4:	e004      	b.n	800cab0 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 800caa6:	2300      	movs	r3, #0
 800caa8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800caaa:	2301      	movs	r3, #1
 800caac:	77bb      	strb	r3, [r7, #30]
        break;
 800caae:	bf00      	nop
    }

    if (pclk != 0U)
 800cab0:	69bb      	ldr	r3, [r7, #24]
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d018      	beq.n	800cae8 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	685b      	ldr	r3, [r3, #4]
 800caba:	085a      	lsrs	r2, r3, #1
 800cabc:	69bb      	ldr	r3, [r7, #24]
 800cabe:	441a      	add	r2, r3
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	685b      	ldr	r3, [r3, #4]
 800cac4:	fbb2 f3f3 	udiv	r3, r2, r3
 800cac8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800caca:	693b      	ldr	r3, [r7, #16]
 800cacc:	2b0f      	cmp	r3, #15
 800cace:	d909      	bls.n	800cae4 <UART_SetConfig+0x388>
 800cad0:	693b      	ldr	r3, [r7, #16]
 800cad2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cad6:	d205      	bcs.n	800cae4 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800cad8:	693b      	ldr	r3, [r7, #16]
 800cada:	b29a      	uxth	r2, r3
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	60da      	str	r2, [r3, #12]
 800cae2:	e001      	b.n	800cae8 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800cae4:	2301      	movs	r3, #1
 800cae6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	2200      	movs	r2, #0
 800caec:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	2200      	movs	r2, #0
 800caf2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800caf4:	7fbb      	ldrb	r3, [r7, #30]
}
 800caf6:	4618      	mov	r0, r3
 800caf8:	3720      	adds	r7, #32
 800cafa:	46bd      	mov	sp, r7
 800cafc:	bd80      	pop	{r7, pc}
 800cafe:	bf00      	nop
 800cb00:	007a1200 	.word	0x007a1200

0800cb04 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800cb04:	b480      	push	{r7}
 800cb06:	b083      	sub	sp, #12
 800cb08:	af00      	add	r7, sp, #0
 800cb0a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb10:	f003 0301 	and.w	r3, r3, #1
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	d00a      	beq.n	800cb2e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	685b      	ldr	r3, [r3, #4]
 800cb1e:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	430a      	orrs	r2, r1
 800cb2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb32:	f003 0302 	and.w	r3, r3, #2
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	d00a      	beq.n	800cb50 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	685b      	ldr	r3, [r3, #4]
 800cb40:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	430a      	orrs	r2, r1
 800cb4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb54:	f003 0304 	and.w	r3, r3, #4
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	d00a      	beq.n	800cb72 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	681b      	ldr	r3, [r3, #0]
 800cb60:	685b      	ldr	r3, [r3, #4]
 800cb62:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	430a      	orrs	r2, r1
 800cb70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb76:	f003 0308 	and.w	r3, r3, #8
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d00a      	beq.n	800cb94 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	685b      	ldr	r3, [r3, #4]
 800cb84:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	430a      	orrs	r2, r1
 800cb92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb98:	f003 0310 	and.w	r3, r3, #16
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d00a      	beq.n	800cbb6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	689b      	ldr	r3, [r3, #8]
 800cba6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	430a      	orrs	r2, r1
 800cbb4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cbba:	f003 0320 	and.w	r3, r3, #32
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d00a      	beq.n	800cbd8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	689b      	ldr	r3, [r3, #8]
 800cbc8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	681b      	ldr	r3, [r3, #0]
 800cbd4:	430a      	orrs	r2, r1
 800cbd6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cbdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d01a      	beq.n	800cc1a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	685b      	ldr	r3, [r3, #4]
 800cbea:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	430a      	orrs	r2, r1
 800cbf8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cbfe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cc02:	d10a      	bne.n	800cc1a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	685b      	ldr	r3, [r3, #4]
 800cc0a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	430a      	orrs	r2, r1
 800cc18:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	d00a      	beq.n	800cc3c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	681b      	ldr	r3, [r3, #0]
 800cc2a:	685b      	ldr	r3, [r3, #4]
 800cc2c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	430a      	orrs	r2, r1
 800cc3a:	605a      	str	r2, [r3, #4]
  }
}
 800cc3c:	bf00      	nop
 800cc3e:	370c      	adds	r7, #12
 800cc40:	46bd      	mov	sp, r7
 800cc42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc46:	4770      	bx	lr

0800cc48 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800cc48:	b580      	push	{r7, lr}
 800cc4a:	b098      	sub	sp, #96	@ 0x60
 800cc4c:	af02      	add	r7, sp, #8
 800cc4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	2200      	movs	r2, #0
 800cc54:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800cc58:	f7f7 fc08 	bl	800446c <HAL_GetTick>
 800cc5c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	f003 0308 	and.w	r3, r3, #8
 800cc68:	2b08      	cmp	r3, #8
 800cc6a:	d12e      	bne.n	800ccca <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cc6c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800cc70:	9300      	str	r3, [sp, #0]
 800cc72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cc74:	2200      	movs	r2, #0
 800cc76:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800cc7a:	6878      	ldr	r0, [r7, #4]
 800cc7c:	f000 f88c 	bl	800cd98 <UART_WaitOnFlagUntilTimeout>
 800cc80:	4603      	mov	r3, r0
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d021      	beq.n	800ccca <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc8e:	e853 3f00 	ldrex	r3, [r3]
 800cc92:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800cc94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc96:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cc9a:	653b      	str	r3, [r7, #80]	@ 0x50
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	461a      	mov	r2, r3
 800cca2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cca4:	647b      	str	r3, [r7, #68]	@ 0x44
 800cca6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cca8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ccaa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ccac:	e841 2300 	strex	r3, r2, [r1]
 800ccb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ccb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	d1e6      	bne.n	800cc86 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	2220      	movs	r2, #32
 800ccbc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	2200      	movs	r2, #0
 800ccc2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ccc6:	2303      	movs	r3, #3
 800ccc8:	e062      	b.n	800cd90 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	f003 0304 	and.w	r3, r3, #4
 800ccd4:	2b04      	cmp	r3, #4
 800ccd6:	d149      	bne.n	800cd6c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ccd8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ccdc:	9300      	str	r3, [sp, #0]
 800ccde:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cce0:	2200      	movs	r2, #0
 800cce2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800cce6:	6878      	ldr	r0, [r7, #4]
 800cce8:	f000 f856 	bl	800cd98 <UART_WaitOnFlagUntilTimeout>
 800ccec:	4603      	mov	r3, r0
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d03c      	beq.n	800cd6c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccfa:	e853 3f00 	ldrex	r3, [r3]
 800ccfe:	623b      	str	r3, [r7, #32]
   return(result);
 800cd00:	6a3b      	ldr	r3, [r7, #32]
 800cd02:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cd06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	461a      	mov	r2, r3
 800cd0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cd10:	633b      	str	r3, [r7, #48]	@ 0x30
 800cd12:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd14:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cd16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cd18:	e841 2300 	strex	r3, r2, [r1]
 800cd1c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cd1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d1e6      	bne.n	800ccf2 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	3308      	adds	r3, #8
 800cd2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd2c:	693b      	ldr	r3, [r7, #16]
 800cd2e:	e853 3f00 	ldrex	r3, [r3]
 800cd32:	60fb      	str	r3, [r7, #12]
   return(result);
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	f023 0301 	bic.w	r3, r3, #1
 800cd3a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	3308      	adds	r3, #8
 800cd42:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cd44:	61fa      	str	r2, [r7, #28]
 800cd46:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd48:	69b9      	ldr	r1, [r7, #24]
 800cd4a:	69fa      	ldr	r2, [r7, #28]
 800cd4c:	e841 2300 	strex	r3, r2, [r1]
 800cd50:	617b      	str	r3, [r7, #20]
   return(result);
 800cd52:	697b      	ldr	r3, [r7, #20]
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d1e5      	bne.n	800cd24 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	2220      	movs	r2, #32
 800cd5c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	2200      	movs	r2, #0
 800cd64:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cd68:	2303      	movs	r3, #3
 800cd6a:	e011      	b.n	800cd90 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	2220      	movs	r2, #32
 800cd70:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	2220      	movs	r2, #32
 800cd76:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	2200      	movs	r2, #0
 800cd7e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	2200      	movs	r2, #0
 800cd84:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	2200      	movs	r2, #0
 800cd8a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800cd8e:	2300      	movs	r3, #0
}
 800cd90:	4618      	mov	r0, r3
 800cd92:	3758      	adds	r7, #88	@ 0x58
 800cd94:	46bd      	mov	sp, r7
 800cd96:	bd80      	pop	{r7, pc}

0800cd98 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800cd98:	b580      	push	{r7, lr}
 800cd9a:	b084      	sub	sp, #16
 800cd9c:	af00      	add	r7, sp, #0
 800cd9e:	60f8      	str	r0, [r7, #12]
 800cda0:	60b9      	str	r1, [r7, #8]
 800cda2:	603b      	str	r3, [r7, #0]
 800cda4:	4613      	mov	r3, r2
 800cda6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cda8:	e049      	b.n	800ce3e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cdaa:	69bb      	ldr	r3, [r7, #24]
 800cdac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cdb0:	d045      	beq.n	800ce3e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cdb2:	f7f7 fb5b 	bl	800446c <HAL_GetTick>
 800cdb6:	4602      	mov	r2, r0
 800cdb8:	683b      	ldr	r3, [r7, #0]
 800cdba:	1ad3      	subs	r3, r2, r3
 800cdbc:	69ba      	ldr	r2, [r7, #24]
 800cdbe:	429a      	cmp	r2, r3
 800cdc0:	d302      	bcc.n	800cdc8 <UART_WaitOnFlagUntilTimeout+0x30>
 800cdc2:	69bb      	ldr	r3, [r7, #24]
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	d101      	bne.n	800cdcc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800cdc8:	2303      	movs	r3, #3
 800cdca:	e048      	b.n	800ce5e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	f003 0304 	and.w	r3, r3, #4
 800cdd6:	2b00      	cmp	r3, #0
 800cdd8:	d031      	beq.n	800ce3e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800cdda:	68fb      	ldr	r3, [r7, #12]
 800cddc:	681b      	ldr	r3, [r3, #0]
 800cdde:	69db      	ldr	r3, [r3, #28]
 800cde0:	f003 0308 	and.w	r3, r3, #8
 800cde4:	2b08      	cmp	r3, #8
 800cde6:	d110      	bne.n	800ce0a <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800cde8:	68fb      	ldr	r3, [r7, #12]
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	2208      	movs	r2, #8
 800cdee:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800cdf0:	68f8      	ldr	r0, [r7, #12]
 800cdf2:	f000 f8ff 	bl	800cff4 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	2208      	movs	r2, #8
 800cdfa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	2200      	movs	r2, #0
 800ce02:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

           return HAL_ERROR;
 800ce06:	2301      	movs	r3, #1
 800ce08:	e029      	b.n	800ce5e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	69db      	ldr	r3, [r3, #28]
 800ce10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ce14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ce18:	d111      	bne.n	800ce3e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ce22:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ce24:	68f8      	ldr	r0, [r7, #12]
 800ce26:	f000 f8e5 	bl	800cff4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ce2a:	68fb      	ldr	r3, [r7, #12]
 800ce2c:	2220      	movs	r2, #32
 800ce2e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ce32:	68fb      	ldr	r3, [r7, #12]
 800ce34:	2200      	movs	r2, #0
 800ce36:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800ce3a:	2303      	movs	r3, #3
 800ce3c:	e00f      	b.n	800ce5e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ce3e:	68fb      	ldr	r3, [r7, #12]
 800ce40:	681b      	ldr	r3, [r3, #0]
 800ce42:	69da      	ldr	r2, [r3, #28]
 800ce44:	68bb      	ldr	r3, [r7, #8]
 800ce46:	4013      	ands	r3, r2
 800ce48:	68ba      	ldr	r2, [r7, #8]
 800ce4a:	429a      	cmp	r2, r3
 800ce4c:	bf0c      	ite	eq
 800ce4e:	2301      	moveq	r3, #1
 800ce50:	2300      	movne	r3, #0
 800ce52:	b2db      	uxtb	r3, r3
 800ce54:	461a      	mov	r2, r3
 800ce56:	79fb      	ldrb	r3, [r7, #7]
 800ce58:	429a      	cmp	r2, r3
 800ce5a:	d0a6      	beq.n	800cdaa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ce5c:	2300      	movs	r3, #0
}
 800ce5e:	4618      	mov	r0, r3
 800ce60:	3710      	adds	r7, #16
 800ce62:	46bd      	mov	sp, r7
 800ce64:	bd80      	pop	{r7, pc}
	...

0800ce68 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ce68:	b580      	push	{r7, lr}
 800ce6a:	b096      	sub	sp, #88	@ 0x58
 800ce6c:	af00      	add	r7, sp, #0
 800ce6e:	60f8      	str	r0, [r7, #12]
 800ce70:	60b9      	str	r1, [r7, #8]
 800ce72:	4613      	mov	r3, r2
 800ce74:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800ce76:	68fb      	ldr	r3, [r7, #12]
 800ce78:	68ba      	ldr	r2, [r7, #8]
 800ce7a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 800ce7c:	68fb      	ldr	r3, [r7, #12]
 800ce7e:	88fa      	ldrh	r2, [r7, #6]
 800ce80:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	2200      	movs	r2, #0
 800ce88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	2222      	movs	r2, #34	@ 0x22
 800ce90:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d028      	beq.n	800ceee <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800ce9c:	68fb      	ldr	r3, [r7, #12]
 800ce9e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cea0:	4a3e      	ldr	r2, [pc, #248]	@ (800cf9c <UART_Start_Receive_DMA+0x134>)
 800cea2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cea8:	4a3d      	ldr	r2, [pc, #244]	@ (800cfa0 <UART_Start_Receive_DMA+0x138>)
 800ceaa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800ceac:	68fb      	ldr	r3, [r7, #12]
 800ceae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ceb0:	4a3c      	ldr	r2, [pc, #240]	@ (800cfa4 <UART_Start_Receive_DMA+0x13c>)
 800ceb2:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800ceb4:	68fb      	ldr	r3, [r7, #12]
 800ceb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ceb8:	2200      	movs	r2, #0
 800ceba:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800cec0:	68fb      	ldr	r3, [r7, #12]
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	3324      	adds	r3, #36	@ 0x24
 800cec6:	4619      	mov	r1, r3
 800cec8:	68fb      	ldr	r3, [r7, #12]
 800ceca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cecc:	461a      	mov	r2, r3
 800cece:	88fb      	ldrh	r3, [r7, #6]
 800ced0:	f7f9 f843 	bl	8005f5a <HAL_DMA_Start_IT>
 800ced4:	4603      	mov	r3, r0
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d009      	beq.n	800ceee <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ceda:	68fb      	ldr	r3, [r7, #12]
 800cedc:	2210      	movs	r2, #16
 800cede:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	2220      	movs	r2, #32
 800cee6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 800ceea:	2301      	movs	r3, #1
 800ceec:	e051      	b.n	800cf92 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800ceee:	68fb      	ldr	r3, [r7, #12]
 800cef0:	691b      	ldr	r3, [r3, #16]
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d018      	beq.n	800cf28 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cef6:	68fb      	ldr	r3, [r7, #12]
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cefc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cefe:	e853 3f00 	ldrex	r3, [r3]
 800cf02:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cf04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cf0a:	657b      	str	r3, [r7, #84]	@ 0x54
 800cf0c:	68fb      	ldr	r3, [r7, #12]
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	461a      	mov	r2, r3
 800cf12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cf14:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cf16:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf18:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800cf1a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cf1c:	e841 2300 	strex	r3, r2, [r1]
 800cf20:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800cf22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d1e6      	bne.n	800cef6 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	681b      	ldr	r3, [r3, #0]
 800cf2c:	3308      	adds	r3, #8
 800cf2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf32:	e853 3f00 	ldrex	r3, [r3]
 800cf36:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cf38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf3a:	f043 0301 	orr.w	r3, r3, #1
 800cf3e:	653b      	str	r3, [r7, #80]	@ 0x50
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	3308      	adds	r3, #8
 800cf46:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cf48:	637a      	str	r2, [r7, #52]	@ 0x34
 800cf4a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf4c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800cf4e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cf50:	e841 2300 	strex	r3, r2, [r1]
 800cf54:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800cf56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d1e5      	bne.n	800cf28 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cf5c:	68fb      	ldr	r3, [r7, #12]
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	3308      	adds	r3, #8
 800cf62:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf64:	697b      	ldr	r3, [r7, #20]
 800cf66:	e853 3f00 	ldrex	r3, [r3]
 800cf6a:	613b      	str	r3, [r7, #16]
   return(result);
 800cf6c:	693b      	ldr	r3, [r7, #16]
 800cf6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cf72:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	3308      	adds	r3, #8
 800cf7a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cf7c:	623a      	str	r2, [r7, #32]
 800cf7e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf80:	69f9      	ldr	r1, [r7, #28]
 800cf82:	6a3a      	ldr	r2, [r7, #32]
 800cf84:	e841 2300 	strex	r3, r2, [r1]
 800cf88:	61bb      	str	r3, [r7, #24]
   return(result);
 800cf8a:	69bb      	ldr	r3, [r7, #24]
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d1e5      	bne.n	800cf5c <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 800cf90:	2300      	movs	r3, #0
}
 800cf92:	4618      	mov	r0, r3
 800cf94:	3758      	adds	r7, #88	@ 0x58
 800cf96:	46bd      	mov	sp, r7
 800cf98:	bd80      	pop	{r7, pc}
 800cf9a:	bf00      	nop
 800cf9c:	0800d16d 	.word	0x0800d16d
 800cfa0:	0800d293 	.word	0x0800d293
 800cfa4:	0800d2d1 	.word	0x0800d2d1

0800cfa8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800cfa8:	b480      	push	{r7}
 800cfaa:	b089      	sub	sp, #36	@ 0x24
 800cfac:	af00      	add	r7, sp, #0
 800cfae:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	681b      	ldr	r3, [r3, #0]
 800cfb4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfb6:	68fb      	ldr	r3, [r7, #12]
 800cfb8:	e853 3f00 	ldrex	r3, [r3]
 800cfbc:	60bb      	str	r3, [r7, #8]
   return(result);
 800cfbe:	68bb      	ldr	r3, [r7, #8]
 800cfc0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800cfc4:	61fb      	str	r3, [r7, #28]
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	461a      	mov	r2, r3
 800cfcc:	69fb      	ldr	r3, [r7, #28]
 800cfce:	61bb      	str	r3, [r7, #24]
 800cfd0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfd2:	6979      	ldr	r1, [r7, #20]
 800cfd4:	69ba      	ldr	r2, [r7, #24]
 800cfd6:	e841 2300 	strex	r3, r2, [r1]
 800cfda:	613b      	str	r3, [r7, #16]
   return(result);
 800cfdc:	693b      	ldr	r3, [r7, #16]
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d1e6      	bne.n	800cfb0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	2220      	movs	r2, #32
 800cfe6:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800cfe8:	bf00      	nop
 800cfea:	3724      	adds	r7, #36	@ 0x24
 800cfec:	46bd      	mov	sp, r7
 800cfee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cff2:	4770      	bx	lr

0800cff4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800cff4:	b480      	push	{r7}
 800cff6:	b095      	sub	sp, #84	@ 0x54
 800cff8:	af00      	add	r7, sp, #0
 800cffa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d002:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d004:	e853 3f00 	ldrex	r3, [r3]
 800d008:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d00a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d00c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d010:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	681b      	ldr	r3, [r3, #0]
 800d016:	461a      	mov	r2, r3
 800d018:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d01a:	643b      	str	r3, [r7, #64]	@ 0x40
 800d01c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d01e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d020:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d022:	e841 2300 	strex	r3, r2, [r1]
 800d026:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d028:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	d1e6      	bne.n	800cffc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	3308      	adds	r3, #8
 800d034:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d036:	6a3b      	ldr	r3, [r7, #32]
 800d038:	e853 3f00 	ldrex	r3, [r3]
 800d03c:	61fb      	str	r3, [r7, #28]
   return(result);
 800d03e:	69fb      	ldr	r3, [r7, #28]
 800d040:	f023 0301 	bic.w	r3, r3, #1
 800d044:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	681b      	ldr	r3, [r3, #0]
 800d04a:	3308      	adds	r3, #8
 800d04c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d04e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d050:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d052:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d054:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d056:	e841 2300 	strex	r3, r2, [r1]
 800d05a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d05c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d05e:	2b00      	cmp	r3, #0
 800d060:	d1e5      	bne.n	800d02e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d066:	2b01      	cmp	r3, #1
 800d068:	d118      	bne.n	800d09c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d070:	68fb      	ldr	r3, [r7, #12]
 800d072:	e853 3f00 	ldrex	r3, [r3]
 800d076:	60bb      	str	r3, [r7, #8]
   return(result);
 800d078:	68bb      	ldr	r3, [r7, #8]
 800d07a:	f023 0310 	bic.w	r3, r3, #16
 800d07e:	647b      	str	r3, [r7, #68]	@ 0x44
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	681b      	ldr	r3, [r3, #0]
 800d084:	461a      	mov	r2, r3
 800d086:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d088:	61bb      	str	r3, [r7, #24]
 800d08a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d08c:	6979      	ldr	r1, [r7, #20]
 800d08e:	69ba      	ldr	r2, [r7, #24]
 800d090:	e841 2300 	strex	r3, r2, [r1]
 800d094:	613b      	str	r3, [r7, #16]
   return(result);
 800d096:	693b      	ldr	r3, [r7, #16]
 800d098:	2b00      	cmp	r3, #0
 800d09a:	d1e6      	bne.n	800d06a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	2220      	movs	r2, #32
 800d0a0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	2200      	movs	r2, #0
 800d0a8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	2200      	movs	r2, #0
 800d0ae:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800d0b0:	bf00      	nop
 800d0b2:	3754      	adds	r7, #84	@ 0x54
 800d0b4:	46bd      	mov	sp, r7
 800d0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ba:	4770      	bx	lr

0800d0bc <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800d0bc:	b580      	push	{r7, lr}
 800d0be:	b090      	sub	sp, #64	@ 0x40
 800d0c0:	af00      	add	r7, sp, #0
 800d0c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d0c8:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	699b      	ldr	r3, [r3, #24]
 800d0ce:	2b20      	cmp	r3, #32
 800d0d0:	d037      	beq.n	800d142 <UART_DMATransmitCplt+0x86>
  {
    huart->TxXferCount = 0U;
 800d0d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d0d4:	2200      	movs	r2, #0
 800d0d6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d0da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	3308      	adds	r3, #8
 800d0e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0e4:	e853 3f00 	ldrex	r3, [r3]
 800d0e8:	623b      	str	r3, [r7, #32]
   return(result);
 800d0ea:	6a3b      	ldr	r3, [r7, #32]
 800d0ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d0f0:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d0f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d0f4:	681b      	ldr	r3, [r3, #0]
 800d0f6:	3308      	adds	r3, #8
 800d0f8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d0fa:	633a      	str	r2, [r7, #48]	@ 0x30
 800d0fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d100:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d102:	e841 2300 	strex	r3, r2, [r1]
 800d106:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d108:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d1e5      	bne.n	800d0da <UART_DMATransmitCplt+0x1e>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d10e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d114:	693b      	ldr	r3, [r7, #16]
 800d116:	e853 3f00 	ldrex	r3, [r3]
 800d11a:	60fb      	str	r3, [r7, #12]
   return(result);
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d122:	637b      	str	r3, [r7, #52]	@ 0x34
 800d124:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	461a      	mov	r2, r3
 800d12a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d12c:	61fb      	str	r3, [r7, #28]
 800d12e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d130:	69b9      	ldr	r1, [r7, #24]
 800d132:	69fa      	ldr	r2, [r7, #28]
 800d134:	e841 2300 	strex	r3, r2, [r1]
 800d138:	617b      	str	r3, [r7, #20]
   return(result);
 800d13a:	697b      	ldr	r3, [r7, #20]
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d1e6      	bne.n	800d10e <UART_DMATransmitCplt+0x52>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d140:	e002      	b.n	800d148 <UART_DMATransmitCplt+0x8c>
    HAL_UART_TxCpltCallback(huart);
 800d142:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800d144:	f7ff fad6 	bl	800c6f4 <HAL_UART_TxCpltCallback>
}
 800d148:	bf00      	nop
 800d14a:	3740      	adds	r7, #64	@ 0x40
 800d14c:	46bd      	mov	sp, r7
 800d14e:	bd80      	pop	{r7, pc}

0800d150 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d150:	b580      	push	{r7, lr}
 800d152:	b084      	sub	sp, #16
 800d154:	af00      	add	r7, sp, #0
 800d156:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d15c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800d15e:	68f8      	ldr	r0, [r7, #12]
 800d160:	f7ff fad2 	bl	800c708 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d164:	bf00      	nop
 800d166:	3710      	adds	r7, #16
 800d168:	46bd      	mov	sp, r7
 800d16a:	bd80      	pop	{r7, pc}

0800d16c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d16c:	b580      	push	{r7, lr}
 800d16e:	b09c      	sub	sp, #112	@ 0x70
 800d170:	af00      	add	r7, sp, #0
 800d172:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d178:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	699b      	ldr	r3, [r3, #24]
 800d17e:	2b20      	cmp	r3, #32
 800d180:	d071      	beq.n	800d266 <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 800d182:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d184:	2200      	movs	r2, #0
 800d186:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d18a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d190:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d192:	e853 3f00 	ldrex	r3, [r3]
 800d196:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d198:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d19a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d19e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d1a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	461a      	mov	r2, r3
 800d1a6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d1a8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d1aa:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1ac:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d1ae:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d1b0:	e841 2300 	strex	r3, r2, [r1]
 800d1b4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d1b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d1e6      	bne.n	800d18a <UART_DMAReceiveCplt+0x1e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d1bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	3308      	adds	r3, #8
 800d1c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1c6:	e853 3f00 	ldrex	r3, [r3]
 800d1ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d1cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1ce:	f023 0301 	bic.w	r3, r3, #1
 800d1d2:	667b      	str	r3, [r7, #100]	@ 0x64
 800d1d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	3308      	adds	r3, #8
 800d1da:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d1dc:	647a      	str	r2, [r7, #68]	@ 0x44
 800d1de:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d1e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d1e4:	e841 2300 	strex	r3, r2, [r1]
 800d1e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d1ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	d1e5      	bne.n	800d1bc <UART_DMAReceiveCplt+0x50>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d1f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d1f2:	681b      	ldr	r3, [r3, #0]
 800d1f4:	3308      	adds	r3, #8
 800d1f6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1fa:	e853 3f00 	ldrex	r3, [r3]
 800d1fe:	623b      	str	r3, [r7, #32]
   return(result);
 800d200:	6a3b      	ldr	r3, [r7, #32]
 800d202:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d206:	663b      	str	r3, [r7, #96]	@ 0x60
 800d208:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d20a:	681b      	ldr	r3, [r3, #0]
 800d20c:	3308      	adds	r3, #8
 800d20e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d210:	633a      	str	r2, [r7, #48]	@ 0x30
 800d212:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d214:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d216:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d218:	e841 2300 	strex	r3, r2, [r1]
 800d21c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d21e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d220:	2b00      	cmp	r3, #0
 800d222:	d1e5      	bne.n	800d1f0 <UART_DMAReceiveCplt+0x84>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d224:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d226:	2220      	movs	r2, #32
 800d228:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d22c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d22e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d230:	2b01      	cmp	r3, #1
 800d232:	d118      	bne.n	800d266 <UART_DMAReceiveCplt+0xfa>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d234:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d236:	681b      	ldr	r3, [r3, #0]
 800d238:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d23a:	693b      	ldr	r3, [r7, #16]
 800d23c:	e853 3f00 	ldrex	r3, [r3]
 800d240:	60fb      	str	r3, [r7, #12]
   return(result);
 800d242:	68fb      	ldr	r3, [r7, #12]
 800d244:	f023 0310 	bic.w	r3, r3, #16
 800d248:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d24a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d24c:	681b      	ldr	r3, [r3, #0]
 800d24e:	461a      	mov	r2, r3
 800d250:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d252:	61fb      	str	r3, [r7, #28]
 800d254:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d256:	69b9      	ldr	r1, [r7, #24]
 800d258:	69fa      	ldr	r2, [r7, #28]
 800d25a:	e841 2300 	strex	r3, r2, [r1]
 800d25e:	617b      	str	r3, [r7, #20]
   return(result);
 800d260:	697b      	ldr	r3, [r7, #20]
 800d262:	2b00      	cmp	r3, #0
 800d264:	d1e6      	bne.n	800d234 <UART_DMAReceiveCplt+0xc8>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d266:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d268:	2200      	movs	r2, #0
 800d26a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d26c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d26e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d270:	2b01      	cmp	r3, #1
 800d272:	d107      	bne.n	800d284 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d274:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d276:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d27a:	4619      	mov	r1, r3
 800d27c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d27e:	f7ff fa61 	bl	800c744 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d282:	e002      	b.n	800d28a <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800d284:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d286:	f7f3 fd21 	bl	8000ccc <HAL_UART_RxCpltCallback>
}
 800d28a:	bf00      	nop
 800d28c:	3770      	adds	r7, #112	@ 0x70
 800d28e:	46bd      	mov	sp, r7
 800d290:	bd80      	pop	{r7, pc}

0800d292 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d292:	b580      	push	{r7, lr}
 800d294:	b084      	sub	sp, #16
 800d296:	af00      	add	r7, sp, #0
 800d298:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d29e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	2201      	movs	r2, #1
 800d2a4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d2aa:	2b01      	cmp	r3, #1
 800d2ac:	d109      	bne.n	800d2c2 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800d2ae:	68fb      	ldr	r3, [r7, #12]
 800d2b0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d2b4:	085b      	lsrs	r3, r3, #1
 800d2b6:	b29b      	uxth	r3, r3
 800d2b8:	4619      	mov	r1, r3
 800d2ba:	68f8      	ldr	r0, [r7, #12]
 800d2bc:	f7ff fa42 	bl	800c744 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d2c0:	e002      	b.n	800d2c8 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800d2c2:	68f8      	ldr	r0, [r7, #12]
 800d2c4:	f7ff fa2a 	bl	800c71c <HAL_UART_RxHalfCpltCallback>
}
 800d2c8:	bf00      	nop
 800d2ca:	3710      	adds	r7, #16
 800d2cc:	46bd      	mov	sp, r7
 800d2ce:	bd80      	pop	{r7, pc}

0800d2d0 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800d2d0:	b580      	push	{r7, lr}
 800d2d2:	b086      	sub	sp, #24
 800d2d4:	af00      	add	r7, sp, #0
 800d2d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d2dc:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800d2de:	697b      	ldr	r3, [r7, #20]
 800d2e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d2e2:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800d2e4:	697b      	ldr	r3, [r7, #20]
 800d2e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d2ea:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800d2ec:	697b      	ldr	r3, [r7, #20]
 800d2ee:	681b      	ldr	r3, [r3, #0]
 800d2f0:	689b      	ldr	r3, [r3, #8]
 800d2f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d2f6:	2b80      	cmp	r3, #128	@ 0x80
 800d2f8:	d109      	bne.n	800d30e <UART_DMAError+0x3e>
 800d2fa:	693b      	ldr	r3, [r7, #16]
 800d2fc:	2b21      	cmp	r3, #33	@ 0x21
 800d2fe:	d106      	bne.n	800d30e <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800d300:	697b      	ldr	r3, [r7, #20]
 800d302:	2200      	movs	r2, #0
 800d304:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 800d308:	6978      	ldr	r0, [r7, #20]
 800d30a:	f7ff fe4d 	bl	800cfa8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800d30e:	697b      	ldr	r3, [r7, #20]
 800d310:	681b      	ldr	r3, [r3, #0]
 800d312:	689b      	ldr	r3, [r3, #8]
 800d314:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d318:	2b40      	cmp	r3, #64	@ 0x40
 800d31a:	d109      	bne.n	800d330 <UART_DMAError+0x60>
 800d31c:	68fb      	ldr	r3, [r7, #12]
 800d31e:	2b22      	cmp	r3, #34	@ 0x22
 800d320:	d106      	bne.n	800d330 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800d322:	697b      	ldr	r3, [r7, #20]
 800d324:	2200      	movs	r2, #0
 800d326:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 800d32a:	6978      	ldr	r0, [r7, #20]
 800d32c:	f7ff fe62 	bl	800cff4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800d330:	697b      	ldr	r3, [r7, #20]
 800d332:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d336:	f043 0210 	orr.w	r2, r3, #16
 800d33a:	697b      	ldr	r3, [r7, #20]
 800d33c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d340:	6978      	ldr	r0, [r7, #20]
 800d342:	f7ff f9f5 	bl	800c730 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d346:	bf00      	nop
 800d348:	3718      	adds	r7, #24
 800d34a:	46bd      	mov	sp, r7
 800d34c:	bd80      	pop	{r7, pc}

0800d34e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d34e:	b580      	push	{r7, lr}
 800d350:	b084      	sub	sp, #16
 800d352:	af00      	add	r7, sp, #0
 800d354:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d35a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	2200      	movs	r2, #0
 800d360:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	2200      	movs	r2, #0
 800d368:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d36c:	68f8      	ldr	r0, [r7, #12]
 800d36e:	f7ff f9df 	bl	800c730 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d372:	bf00      	nop
 800d374:	3710      	adds	r7, #16
 800d376:	46bd      	mov	sp, r7
 800d378:	bd80      	pop	{r7, pc}

0800d37a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d37a:	b580      	push	{r7, lr}
 800d37c:	b088      	sub	sp, #32
 800d37e:	af00      	add	r7, sp, #0
 800d380:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d388:	68fb      	ldr	r3, [r7, #12]
 800d38a:	e853 3f00 	ldrex	r3, [r3]
 800d38e:	60bb      	str	r3, [r7, #8]
   return(result);
 800d390:	68bb      	ldr	r3, [r7, #8]
 800d392:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d396:	61fb      	str	r3, [r7, #28]
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	461a      	mov	r2, r3
 800d39e:	69fb      	ldr	r3, [r7, #28]
 800d3a0:	61bb      	str	r3, [r7, #24]
 800d3a2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3a4:	6979      	ldr	r1, [r7, #20]
 800d3a6:	69ba      	ldr	r2, [r7, #24]
 800d3a8:	e841 2300 	strex	r3, r2, [r1]
 800d3ac:	613b      	str	r3, [r7, #16]
   return(result);
 800d3ae:	693b      	ldr	r3, [r7, #16]
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	d1e6      	bne.n	800d382 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	2220      	movs	r2, #32
 800d3b8:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	2200      	movs	r2, #0
 800d3be:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d3c0:	6878      	ldr	r0, [r7, #4]
 800d3c2:	f7ff f997 	bl	800c6f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d3c6:	bf00      	nop
 800d3c8:	3720      	adds	r7, #32
 800d3ca:	46bd      	mov	sp, r7
 800d3cc:	bd80      	pop	{r7, pc}

0800d3ce <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d3ce:	b480      	push	{r7}
 800d3d0:	b083      	sub	sp, #12
 800d3d2:	af00      	add	r7, sp, #0
 800d3d4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d3d6:	bf00      	nop
 800d3d8:	370c      	adds	r7, #12
 800d3da:	46bd      	mov	sp, r7
 800d3dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3e0:	4770      	bx	lr

0800d3e2 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800d3e2:	b480      	push	{r7}
 800d3e4:	b085      	sub	sp, #20
 800d3e6:	af00      	add	r7, sp, #0
 800d3e8:	4603      	mov	r3, r0
 800d3ea:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800d3ec:	2300      	movs	r3, #0
 800d3ee:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800d3f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d3f4:	2b84      	cmp	r3, #132	@ 0x84
 800d3f6:	d005      	beq.n	800d404 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800d3f8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800d3fc:	68fb      	ldr	r3, [r7, #12]
 800d3fe:	4413      	add	r3, r2
 800d400:	3303      	adds	r3, #3
 800d402:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800d404:	68fb      	ldr	r3, [r7, #12]
}
 800d406:	4618      	mov	r0, r3
 800d408:	3714      	adds	r7, #20
 800d40a:	46bd      	mov	sp, r7
 800d40c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d410:	4770      	bx	lr

0800d412 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800d412:	b580      	push	{r7, lr}
 800d414:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800d416:	f001 f8ad 	bl	800e574 <vTaskStartScheduler>
  
  return osOK;
 800d41a:	2300      	movs	r3, #0
}
 800d41c:	4618      	mov	r0, r3
 800d41e:	bd80      	pop	{r7, pc}

0800d420 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800d420:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d422:	b089      	sub	sp, #36	@ 0x24
 800d424:	af04      	add	r7, sp, #16
 800d426:	6078      	str	r0, [r7, #4]
 800d428:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	695b      	ldr	r3, [r3, #20]
 800d42e:	2b00      	cmp	r3, #0
 800d430:	d020      	beq.n	800d474 <osThreadCreate+0x54>
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	699b      	ldr	r3, [r3, #24]
 800d436:	2b00      	cmp	r3, #0
 800d438:	d01c      	beq.n	800d474 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	685c      	ldr	r4, [r3, #4]
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	691e      	ldr	r6, [r3, #16]
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d44c:	4618      	mov	r0, r3
 800d44e:	f7ff ffc8 	bl	800d3e2 <makeFreeRtosPriority>
 800d452:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	695b      	ldr	r3, [r3, #20]
 800d458:	687a      	ldr	r2, [r7, #4]
 800d45a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d45c:	9202      	str	r2, [sp, #8]
 800d45e:	9301      	str	r3, [sp, #4]
 800d460:	9100      	str	r1, [sp, #0]
 800d462:	683b      	ldr	r3, [r7, #0]
 800d464:	4632      	mov	r2, r6
 800d466:	4629      	mov	r1, r5
 800d468:	4620      	mov	r0, r4
 800d46a:	f000 fea7 	bl	800e1bc <xTaskCreateStatic>
 800d46e:	4603      	mov	r3, r0
 800d470:	60fb      	str	r3, [r7, #12]
 800d472:	e01c      	b.n	800d4ae <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	685c      	ldr	r4, [r3, #4]
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d480:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d488:	4618      	mov	r0, r3
 800d48a:	f7ff ffaa 	bl	800d3e2 <makeFreeRtosPriority>
 800d48e:	4602      	mov	r2, r0
 800d490:	f107 030c 	add.w	r3, r7, #12
 800d494:	9301      	str	r3, [sp, #4]
 800d496:	9200      	str	r2, [sp, #0]
 800d498:	683b      	ldr	r3, [r7, #0]
 800d49a:	4632      	mov	r2, r6
 800d49c:	4629      	mov	r1, r5
 800d49e:	4620      	mov	r0, r4
 800d4a0:	f000 feeb 	bl	800e27a <xTaskCreate>
 800d4a4:	4603      	mov	r3, r0
 800d4a6:	2b01      	cmp	r3, #1
 800d4a8:	d001      	beq.n	800d4ae <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800d4aa:	2300      	movs	r3, #0
 800d4ac:	e000      	b.n	800d4b0 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800d4ae:	68fb      	ldr	r3, [r7, #12]
}
 800d4b0:	4618      	mov	r0, r3
 800d4b2:	3714      	adds	r7, #20
 800d4b4:	46bd      	mov	sp, r7
 800d4b6:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d4b8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800d4b8:	b580      	push	{r7, lr}
 800d4ba:	b084      	sub	sp, #16
 800d4bc:	af00      	add	r7, sp, #0
 800d4be:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	d001      	beq.n	800d4ce <osDelay+0x16>
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	e000      	b.n	800d4d0 <osDelay+0x18>
 800d4ce:	2301      	movs	r3, #1
 800d4d0:	4618      	mov	r0, r3
 800d4d2:	f001 f819 	bl	800e508 <vTaskDelay>
  
  return osOK;
 800d4d6:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800d4d8:	4618      	mov	r0, r3
 800d4da:	3710      	adds	r7, #16
 800d4dc:	46bd      	mov	sp, r7
 800d4de:	bd80      	pop	{r7, pc}

0800d4e0 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800d4e0:	b580      	push	{r7, lr}
 800d4e2:	b086      	sub	sp, #24
 800d4e4:	af02      	add	r7, sp, #8
 800d4e6:	6078      	str	r0, [r7, #4]
 800d4e8:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	685b      	ldr	r3, [r3, #4]
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d00f      	beq.n	800d512 <osSemaphoreCreate+0x32>
    if (count == 1) {
 800d4f2:	683b      	ldr	r3, [r7, #0]
 800d4f4:	2b01      	cmp	r3, #1
 800d4f6:	d10a      	bne.n	800d50e <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	685b      	ldr	r3, [r3, #4]
 800d4fc:	2203      	movs	r2, #3
 800d4fe:	9200      	str	r2, [sp, #0]
 800d500:	2200      	movs	r2, #0
 800d502:	2100      	movs	r1, #0
 800d504:	2001      	movs	r0, #1
 800d506:	f000 f963 	bl	800d7d0 <xQueueGenericCreateStatic>
 800d50a:	4603      	mov	r3, r0
 800d50c:	e016      	b.n	800d53c <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800d50e:	2300      	movs	r3, #0
 800d510:	e014      	b.n	800d53c <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 800d512:	683b      	ldr	r3, [r7, #0]
 800d514:	2b01      	cmp	r3, #1
 800d516:	d110      	bne.n	800d53a <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 800d518:	2203      	movs	r2, #3
 800d51a:	2100      	movs	r1, #0
 800d51c:	2001      	movs	r0, #1
 800d51e:	f000 f9d3 	bl	800d8c8 <xQueueGenericCreate>
 800d522:	60f8      	str	r0, [r7, #12]
 800d524:	68fb      	ldr	r3, [r7, #12]
 800d526:	2b00      	cmp	r3, #0
 800d528:	d005      	beq.n	800d536 <osSemaphoreCreate+0x56>
 800d52a:	2300      	movs	r3, #0
 800d52c:	2200      	movs	r2, #0
 800d52e:	2100      	movs	r1, #0
 800d530:	68f8      	ldr	r0, [r7, #12]
 800d532:	f000 fa27 	bl	800d984 <xQueueGenericSend>
      return sema;
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	e000      	b.n	800d53c <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800d53a:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800d53c:	4618      	mov	r0, r3
 800d53e:	3710      	adds	r7, #16
 800d540:	46bd      	mov	sp, r7
 800d542:	bd80      	pop	{r7, pc}

0800d544 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800d544:	b590      	push	{r4, r7, lr}
 800d546:	b085      	sub	sp, #20
 800d548:	af02      	add	r7, sp, #8
 800d54a:	6078      	str	r0, [r7, #4]
 800d54c:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	689b      	ldr	r3, [r3, #8]
 800d552:	2b00      	cmp	r3, #0
 800d554:	d011      	beq.n	800d57a <osMessageCreate+0x36>
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	68db      	ldr	r3, [r3, #12]
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d00d      	beq.n	800d57a <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	6818      	ldr	r0, [r3, #0]
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	6859      	ldr	r1, [r3, #4]
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	689a      	ldr	r2, [r3, #8]
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	68db      	ldr	r3, [r3, #12]
 800d56e:	2400      	movs	r4, #0
 800d570:	9400      	str	r4, [sp, #0]
 800d572:	f000 f92d 	bl	800d7d0 <xQueueGenericCreateStatic>
 800d576:	4603      	mov	r3, r0
 800d578:	e008      	b.n	800d58c <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	6818      	ldr	r0, [r3, #0]
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	685b      	ldr	r3, [r3, #4]
 800d582:	2200      	movs	r2, #0
 800d584:	4619      	mov	r1, r3
 800d586:	f000 f99f 	bl	800d8c8 <xQueueGenericCreate>
 800d58a:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800d58c:	4618      	mov	r0, r3
 800d58e:	370c      	adds	r7, #12
 800d590:	46bd      	mov	sp, r7
 800d592:	bd90      	pop	{r4, r7, pc}

0800d594 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800d594:	b480      	push	{r7}
 800d596:	b083      	sub	sp, #12
 800d598:	af00      	add	r7, sp, #0
 800d59a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	f103 0208 	add.w	r2, r3, #8
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	f04f 32ff 	mov.w	r2, #4294967295
 800d5ac:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	f103 0208 	add.w	r2, r3, #8
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	f103 0208 	add.w	r2, r3, #8
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	2200      	movs	r2, #0
 800d5c6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800d5c8:	bf00      	nop
 800d5ca:	370c      	adds	r7, #12
 800d5cc:	46bd      	mov	sp, r7
 800d5ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5d2:	4770      	bx	lr

0800d5d4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800d5d4:	b480      	push	{r7}
 800d5d6:	b083      	sub	sp, #12
 800d5d8:	af00      	add	r7, sp, #0
 800d5da:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	2200      	movs	r2, #0
 800d5e0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800d5e2:	bf00      	nop
 800d5e4:	370c      	adds	r7, #12
 800d5e6:	46bd      	mov	sp, r7
 800d5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ec:	4770      	bx	lr

0800d5ee <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d5ee:	b480      	push	{r7}
 800d5f0:	b085      	sub	sp, #20
 800d5f2:	af00      	add	r7, sp, #0
 800d5f4:	6078      	str	r0, [r7, #4]
 800d5f6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	685b      	ldr	r3, [r3, #4]
 800d5fc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800d5fe:	683b      	ldr	r3, [r7, #0]
 800d600:	68fa      	ldr	r2, [r7, #12]
 800d602:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800d604:	68fb      	ldr	r3, [r7, #12]
 800d606:	689a      	ldr	r2, [r3, #8]
 800d608:	683b      	ldr	r3, [r7, #0]
 800d60a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	689b      	ldr	r3, [r3, #8]
 800d610:	683a      	ldr	r2, [r7, #0]
 800d612:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800d614:	68fb      	ldr	r3, [r7, #12]
 800d616:	683a      	ldr	r2, [r7, #0]
 800d618:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800d61a:	683b      	ldr	r3, [r7, #0]
 800d61c:	687a      	ldr	r2, [r7, #4]
 800d61e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	681b      	ldr	r3, [r3, #0]
 800d624:	1c5a      	adds	r2, r3, #1
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	601a      	str	r2, [r3, #0]
}
 800d62a:	bf00      	nop
 800d62c:	3714      	adds	r7, #20
 800d62e:	46bd      	mov	sp, r7
 800d630:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d634:	4770      	bx	lr

0800d636 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d636:	b480      	push	{r7}
 800d638:	b085      	sub	sp, #20
 800d63a:	af00      	add	r7, sp, #0
 800d63c:	6078      	str	r0, [r7, #4]
 800d63e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800d640:	683b      	ldr	r3, [r7, #0]
 800d642:	681b      	ldr	r3, [r3, #0]
 800d644:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800d646:	68bb      	ldr	r3, [r7, #8]
 800d648:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d64c:	d103      	bne.n	800d656 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	691b      	ldr	r3, [r3, #16]
 800d652:	60fb      	str	r3, [r7, #12]
 800d654:	e00c      	b.n	800d670 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	3308      	adds	r3, #8
 800d65a:	60fb      	str	r3, [r7, #12]
 800d65c:	e002      	b.n	800d664 <vListInsert+0x2e>
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	685b      	ldr	r3, [r3, #4]
 800d662:	60fb      	str	r3, [r7, #12]
 800d664:	68fb      	ldr	r3, [r7, #12]
 800d666:	685b      	ldr	r3, [r3, #4]
 800d668:	681b      	ldr	r3, [r3, #0]
 800d66a:	68ba      	ldr	r2, [r7, #8]
 800d66c:	429a      	cmp	r2, r3
 800d66e:	d2f6      	bcs.n	800d65e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	685a      	ldr	r2, [r3, #4]
 800d674:	683b      	ldr	r3, [r7, #0]
 800d676:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800d678:	683b      	ldr	r3, [r7, #0]
 800d67a:	685b      	ldr	r3, [r3, #4]
 800d67c:	683a      	ldr	r2, [r7, #0]
 800d67e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800d680:	683b      	ldr	r3, [r7, #0]
 800d682:	68fa      	ldr	r2, [r7, #12]
 800d684:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	683a      	ldr	r2, [r7, #0]
 800d68a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800d68c:	683b      	ldr	r3, [r7, #0]
 800d68e:	687a      	ldr	r2, [r7, #4]
 800d690:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	681b      	ldr	r3, [r3, #0]
 800d696:	1c5a      	adds	r2, r3, #1
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	601a      	str	r2, [r3, #0]
}
 800d69c:	bf00      	nop
 800d69e:	3714      	adds	r7, #20
 800d6a0:	46bd      	mov	sp, r7
 800d6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6a6:	4770      	bx	lr

0800d6a8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800d6a8:	b480      	push	{r7}
 800d6aa:	b085      	sub	sp, #20
 800d6ac:	af00      	add	r7, sp, #0
 800d6ae:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	691b      	ldr	r3, [r3, #16]
 800d6b4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	685b      	ldr	r3, [r3, #4]
 800d6ba:	687a      	ldr	r2, [r7, #4]
 800d6bc:	6892      	ldr	r2, [r2, #8]
 800d6be:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	689b      	ldr	r3, [r3, #8]
 800d6c4:	687a      	ldr	r2, [r7, #4]
 800d6c6:	6852      	ldr	r2, [r2, #4]
 800d6c8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	685b      	ldr	r3, [r3, #4]
 800d6ce:	687a      	ldr	r2, [r7, #4]
 800d6d0:	429a      	cmp	r2, r3
 800d6d2:	d103      	bne.n	800d6dc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	689a      	ldr	r2, [r3, #8]
 800d6d8:	68fb      	ldr	r3, [r7, #12]
 800d6da:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	2200      	movs	r2, #0
 800d6e0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800d6e2:	68fb      	ldr	r3, [r7, #12]
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	1e5a      	subs	r2, r3, #1
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800d6ec:	68fb      	ldr	r3, [r7, #12]
 800d6ee:	681b      	ldr	r3, [r3, #0]
}
 800d6f0:	4618      	mov	r0, r3
 800d6f2:	3714      	adds	r7, #20
 800d6f4:	46bd      	mov	sp, r7
 800d6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6fa:	4770      	bx	lr

0800d6fc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800d6fc:	b580      	push	{r7, lr}
 800d6fe:	b084      	sub	sp, #16
 800d700:	af00      	add	r7, sp, #0
 800d702:	6078      	str	r0, [r7, #4]
 800d704:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d10b      	bne.n	800d728 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800d710:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d714:	f383 8811 	msr	BASEPRI, r3
 800d718:	f3bf 8f6f 	isb	sy
 800d71c:	f3bf 8f4f 	dsb	sy
 800d720:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800d722:	bf00      	nop
 800d724:	bf00      	nop
 800d726:	e7fd      	b.n	800d724 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800d728:	f001 fec6 	bl	800f4b8 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800d72c:	68fb      	ldr	r3, [r7, #12]
 800d72e:	681a      	ldr	r2, [r3, #0]
 800d730:	68fb      	ldr	r3, [r7, #12]
 800d732:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d734:	68f9      	ldr	r1, [r7, #12]
 800d736:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800d738:	fb01 f303 	mul.w	r3, r1, r3
 800d73c:	441a      	add	r2, r3
 800d73e:	68fb      	ldr	r3, [r7, #12]
 800d740:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800d742:	68fb      	ldr	r3, [r7, #12]
 800d744:	2200      	movs	r2, #0
 800d746:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800d748:	68fb      	ldr	r3, [r7, #12]
 800d74a:	681a      	ldr	r2, [r3, #0]
 800d74c:	68fb      	ldr	r3, [r7, #12]
 800d74e:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800d750:	68fb      	ldr	r3, [r7, #12]
 800d752:	681a      	ldr	r2, [r3, #0]
 800d754:	68fb      	ldr	r3, [r7, #12]
 800d756:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d758:	3b01      	subs	r3, #1
 800d75a:	68f9      	ldr	r1, [r7, #12]
 800d75c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800d75e:	fb01 f303 	mul.w	r3, r1, r3
 800d762:	441a      	add	r2, r3
 800d764:	68fb      	ldr	r3, [r7, #12]
 800d766:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	22ff      	movs	r2, #255	@ 0xff
 800d76c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800d770:	68fb      	ldr	r3, [r7, #12]
 800d772:	22ff      	movs	r2, #255	@ 0xff
 800d774:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800d778:	683b      	ldr	r3, [r7, #0]
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d114      	bne.n	800d7a8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d77e:	68fb      	ldr	r3, [r7, #12]
 800d780:	691b      	ldr	r3, [r3, #16]
 800d782:	2b00      	cmp	r3, #0
 800d784:	d01a      	beq.n	800d7bc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d786:	68fb      	ldr	r3, [r7, #12]
 800d788:	3310      	adds	r3, #16
 800d78a:	4618      	mov	r0, r3
 800d78c:	f001 f950 	bl	800ea30 <xTaskRemoveFromEventList>
 800d790:	4603      	mov	r3, r0
 800d792:	2b00      	cmp	r3, #0
 800d794:	d012      	beq.n	800d7bc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800d796:	4b0d      	ldr	r3, [pc, #52]	@ (800d7cc <xQueueGenericReset+0xd0>)
 800d798:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d79c:	601a      	str	r2, [r3, #0]
 800d79e:	f3bf 8f4f 	dsb	sy
 800d7a2:	f3bf 8f6f 	isb	sy
 800d7a6:	e009      	b.n	800d7bc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800d7a8:	68fb      	ldr	r3, [r7, #12]
 800d7aa:	3310      	adds	r3, #16
 800d7ac:	4618      	mov	r0, r3
 800d7ae:	f7ff fef1 	bl	800d594 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800d7b2:	68fb      	ldr	r3, [r7, #12]
 800d7b4:	3324      	adds	r3, #36	@ 0x24
 800d7b6:	4618      	mov	r0, r3
 800d7b8:	f7ff feec 	bl	800d594 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800d7bc:	f001 feae 	bl	800f51c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800d7c0:	2301      	movs	r3, #1
}
 800d7c2:	4618      	mov	r0, r3
 800d7c4:	3710      	adds	r7, #16
 800d7c6:	46bd      	mov	sp, r7
 800d7c8:	bd80      	pop	{r7, pc}
 800d7ca:	bf00      	nop
 800d7cc:	e000ed04 	.word	0xe000ed04

0800d7d0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800d7d0:	b580      	push	{r7, lr}
 800d7d2:	b08e      	sub	sp, #56	@ 0x38
 800d7d4:	af02      	add	r7, sp, #8
 800d7d6:	60f8      	str	r0, [r7, #12]
 800d7d8:	60b9      	str	r1, [r7, #8]
 800d7da:	607a      	str	r2, [r7, #4]
 800d7dc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d7de:	68fb      	ldr	r3, [r7, #12]
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d10b      	bne.n	800d7fc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800d7e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7e8:	f383 8811 	msr	BASEPRI, r3
 800d7ec:	f3bf 8f6f 	isb	sy
 800d7f0:	f3bf 8f4f 	dsb	sy
 800d7f4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d7f6:	bf00      	nop
 800d7f8:	bf00      	nop
 800d7fa:	e7fd      	b.n	800d7f8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800d7fc:	683b      	ldr	r3, [r7, #0]
 800d7fe:	2b00      	cmp	r3, #0
 800d800:	d10b      	bne.n	800d81a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800d802:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d806:	f383 8811 	msr	BASEPRI, r3
 800d80a:	f3bf 8f6f 	isb	sy
 800d80e:	f3bf 8f4f 	dsb	sy
 800d812:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d814:	bf00      	nop
 800d816:	bf00      	nop
 800d818:	e7fd      	b.n	800d816 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	d002      	beq.n	800d826 <xQueueGenericCreateStatic+0x56>
 800d820:	68bb      	ldr	r3, [r7, #8]
 800d822:	2b00      	cmp	r3, #0
 800d824:	d001      	beq.n	800d82a <xQueueGenericCreateStatic+0x5a>
 800d826:	2301      	movs	r3, #1
 800d828:	e000      	b.n	800d82c <xQueueGenericCreateStatic+0x5c>
 800d82a:	2300      	movs	r3, #0
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d10b      	bne.n	800d848 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800d830:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d834:	f383 8811 	msr	BASEPRI, r3
 800d838:	f3bf 8f6f 	isb	sy
 800d83c:	f3bf 8f4f 	dsb	sy
 800d840:	623b      	str	r3, [r7, #32]
}
 800d842:	bf00      	nop
 800d844:	bf00      	nop
 800d846:	e7fd      	b.n	800d844 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d102      	bne.n	800d854 <xQueueGenericCreateStatic+0x84>
 800d84e:	68bb      	ldr	r3, [r7, #8]
 800d850:	2b00      	cmp	r3, #0
 800d852:	d101      	bne.n	800d858 <xQueueGenericCreateStatic+0x88>
 800d854:	2301      	movs	r3, #1
 800d856:	e000      	b.n	800d85a <xQueueGenericCreateStatic+0x8a>
 800d858:	2300      	movs	r3, #0
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	d10b      	bne.n	800d876 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800d85e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d862:	f383 8811 	msr	BASEPRI, r3
 800d866:	f3bf 8f6f 	isb	sy
 800d86a:	f3bf 8f4f 	dsb	sy
 800d86e:	61fb      	str	r3, [r7, #28]
}
 800d870:	bf00      	nop
 800d872:	bf00      	nop
 800d874:	e7fd      	b.n	800d872 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800d876:	2348      	movs	r3, #72	@ 0x48
 800d878:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800d87a:	697b      	ldr	r3, [r7, #20]
 800d87c:	2b48      	cmp	r3, #72	@ 0x48
 800d87e:	d00b      	beq.n	800d898 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800d880:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d884:	f383 8811 	msr	BASEPRI, r3
 800d888:	f3bf 8f6f 	isb	sy
 800d88c:	f3bf 8f4f 	dsb	sy
 800d890:	61bb      	str	r3, [r7, #24]
}
 800d892:	bf00      	nop
 800d894:	bf00      	nop
 800d896:	e7fd      	b.n	800d894 <xQueueGenericCreateStatic+0xc4>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d898:	683b      	ldr	r3, [r7, #0]
 800d89a:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800d89c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	d00d      	beq.n	800d8be <xQueueGenericCreateStatic+0xee>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800d8a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8a4:	2201      	movs	r2, #1
 800d8a6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d8aa:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800d8ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8b0:	9300      	str	r3, [sp, #0]
 800d8b2:	4613      	mov	r3, r2
 800d8b4:	687a      	ldr	r2, [r7, #4]
 800d8b6:	68b9      	ldr	r1, [r7, #8]
 800d8b8:	68f8      	ldr	r0, [r7, #12]
 800d8ba:	f000 f844 	bl	800d946 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800d8be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800d8c0:	4618      	mov	r0, r3
 800d8c2:	3730      	adds	r7, #48	@ 0x30
 800d8c4:	46bd      	mov	sp, r7
 800d8c6:	bd80      	pop	{r7, pc}

0800d8c8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800d8c8:	b580      	push	{r7, lr}
 800d8ca:	b08a      	sub	sp, #40	@ 0x28
 800d8cc:	af02      	add	r7, sp, #8
 800d8ce:	60f8      	str	r0, [r7, #12]
 800d8d0:	60b9      	str	r1, [r7, #8]
 800d8d2:	4613      	mov	r3, r2
 800d8d4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d10b      	bne.n	800d8f4 <xQueueGenericCreate+0x2c>
	__asm volatile
 800d8dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8e0:	f383 8811 	msr	BASEPRI, r3
 800d8e4:	f3bf 8f6f 	isb	sy
 800d8e8:	f3bf 8f4f 	dsb	sy
 800d8ec:	613b      	str	r3, [r7, #16]
}
 800d8ee:	bf00      	nop
 800d8f0:	bf00      	nop
 800d8f2:	e7fd      	b.n	800d8f0 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800d8f4:	68bb      	ldr	r3, [r7, #8]
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d102      	bne.n	800d900 <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800d8fa:	2300      	movs	r3, #0
 800d8fc:	61fb      	str	r3, [r7, #28]
 800d8fe:	e004      	b.n	800d90a <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d900:	68fb      	ldr	r3, [r7, #12]
 800d902:	68ba      	ldr	r2, [r7, #8]
 800d904:	fb02 f303 	mul.w	r3, r2, r3
 800d908:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800d90a:	69fb      	ldr	r3, [r7, #28]
 800d90c:	3348      	adds	r3, #72	@ 0x48
 800d90e:	4618      	mov	r0, r3
 800d910:	f001 feb2 	bl	800f678 <pvPortMalloc>
 800d914:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800d916:	69bb      	ldr	r3, [r7, #24]
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d00f      	beq.n	800d93c <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800d91c:	69bb      	ldr	r3, [r7, #24]
 800d91e:	3348      	adds	r3, #72	@ 0x48
 800d920:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800d922:	69bb      	ldr	r3, [r7, #24]
 800d924:	2200      	movs	r2, #0
 800d926:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d92a:	79fa      	ldrb	r2, [r7, #7]
 800d92c:	69bb      	ldr	r3, [r7, #24]
 800d92e:	9300      	str	r3, [sp, #0]
 800d930:	4613      	mov	r3, r2
 800d932:	697a      	ldr	r2, [r7, #20]
 800d934:	68b9      	ldr	r1, [r7, #8]
 800d936:	68f8      	ldr	r0, [r7, #12]
 800d938:	f000 f805 	bl	800d946 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800d93c:	69bb      	ldr	r3, [r7, #24]
	}
 800d93e:	4618      	mov	r0, r3
 800d940:	3720      	adds	r7, #32
 800d942:	46bd      	mov	sp, r7
 800d944:	bd80      	pop	{r7, pc}

0800d946 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800d946:	b580      	push	{r7, lr}
 800d948:	b084      	sub	sp, #16
 800d94a:	af00      	add	r7, sp, #0
 800d94c:	60f8      	str	r0, [r7, #12]
 800d94e:	60b9      	str	r1, [r7, #8]
 800d950:	607a      	str	r2, [r7, #4]
 800d952:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800d954:	68bb      	ldr	r3, [r7, #8]
 800d956:	2b00      	cmp	r3, #0
 800d958:	d103      	bne.n	800d962 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800d95a:	69bb      	ldr	r3, [r7, #24]
 800d95c:	69ba      	ldr	r2, [r7, #24]
 800d95e:	601a      	str	r2, [r3, #0]
 800d960:	e002      	b.n	800d968 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800d962:	69bb      	ldr	r3, [r7, #24]
 800d964:	687a      	ldr	r2, [r7, #4]
 800d966:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800d968:	69bb      	ldr	r3, [r7, #24]
 800d96a:	68fa      	ldr	r2, [r7, #12]
 800d96c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800d96e:	69bb      	ldr	r3, [r7, #24]
 800d970:	68ba      	ldr	r2, [r7, #8]
 800d972:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800d974:	2101      	movs	r1, #1
 800d976:	69b8      	ldr	r0, [r7, #24]
 800d978:	f7ff fec0 	bl	800d6fc <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800d97c:	bf00      	nop
 800d97e:	3710      	adds	r7, #16
 800d980:	46bd      	mov	sp, r7
 800d982:	bd80      	pop	{r7, pc}

0800d984 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d984:	b580      	push	{r7, lr}
 800d986:	b08e      	sub	sp, #56	@ 0x38
 800d988:	af00      	add	r7, sp, #0
 800d98a:	60f8      	str	r0, [r7, #12]
 800d98c:	60b9      	str	r1, [r7, #8]
 800d98e:	607a      	str	r2, [r7, #4]
 800d990:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d992:	2300      	movs	r3, #0
 800d994:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800d996:	68fb      	ldr	r3, [r7, #12]
 800d998:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800d99a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	d10b      	bne.n	800d9b8 <xQueueGenericSend+0x34>
	__asm volatile
 800d9a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9a4:	f383 8811 	msr	BASEPRI, r3
 800d9a8:	f3bf 8f6f 	isb	sy
 800d9ac:	f3bf 8f4f 	dsb	sy
 800d9b0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d9b2:	bf00      	nop
 800d9b4:	bf00      	nop
 800d9b6:	e7fd      	b.n	800d9b4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d9b8:	68bb      	ldr	r3, [r7, #8]
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d103      	bne.n	800d9c6 <xQueueGenericSend+0x42>
 800d9be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d101      	bne.n	800d9ca <xQueueGenericSend+0x46>
 800d9c6:	2301      	movs	r3, #1
 800d9c8:	e000      	b.n	800d9cc <xQueueGenericSend+0x48>
 800d9ca:	2300      	movs	r3, #0
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d10b      	bne.n	800d9e8 <xQueueGenericSend+0x64>
	__asm volatile
 800d9d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9d4:	f383 8811 	msr	BASEPRI, r3
 800d9d8:	f3bf 8f6f 	isb	sy
 800d9dc:	f3bf 8f4f 	dsb	sy
 800d9e0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d9e2:	bf00      	nop
 800d9e4:	bf00      	nop
 800d9e6:	e7fd      	b.n	800d9e4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d9e8:	683b      	ldr	r3, [r7, #0]
 800d9ea:	2b02      	cmp	r3, #2
 800d9ec:	d103      	bne.n	800d9f6 <xQueueGenericSend+0x72>
 800d9ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d9f2:	2b01      	cmp	r3, #1
 800d9f4:	d101      	bne.n	800d9fa <xQueueGenericSend+0x76>
 800d9f6:	2301      	movs	r3, #1
 800d9f8:	e000      	b.n	800d9fc <xQueueGenericSend+0x78>
 800d9fa:	2300      	movs	r3, #0
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	d10b      	bne.n	800da18 <xQueueGenericSend+0x94>
	__asm volatile
 800da00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da04:	f383 8811 	msr	BASEPRI, r3
 800da08:	f3bf 8f6f 	isb	sy
 800da0c:	f3bf 8f4f 	dsb	sy
 800da10:	623b      	str	r3, [r7, #32]
}
 800da12:	bf00      	nop
 800da14:	bf00      	nop
 800da16:	e7fd      	b.n	800da14 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800da18:	f001 f9d6 	bl	800edc8 <xTaskGetSchedulerState>
 800da1c:	4603      	mov	r3, r0
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d102      	bne.n	800da28 <xQueueGenericSend+0xa4>
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	2b00      	cmp	r3, #0
 800da26:	d101      	bne.n	800da2c <xQueueGenericSend+0xa8>
 800da28:	2301      	movs	r3, #1
 800da2a:	e000      	b.n	800da2e <xQueueGenericSend+0xaa>
 800da2c:	2300      	movs	r3, #0
 800da2e:	2b00      	cmp	r3, #0
 800da30:	d10b      	bne.n	800da4a <xQueueGenericSend+0xc6>
	__asm volatile
 800da32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da36:	f383 8811 	msr	BASEPRI, r3
 800da3a:	f3bf 8f6f 	isb	sy
 800da3e:	f3bf 8f4f 	dsb	sy
 800da42:	61fb      	str	r3, [r7, #28]
}
 800da44:	bf00      	nop
 800da46:	bf00      	nop
 800da48:	e7fd      	b.n	800da46 <xQueueGenericSend+0xc2>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800da4a:	f001 fd35 	bl	800f4b8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800da4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800da52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800da56:	429a      	cmp	r2, r3
 800da58:	d302      	bcc.n	800da60 <xQueueGenericSend+0xdc>
 800da5a:	683b      	ldr	r3, [r7, #0]
 800da5c:	2b02      	cmp	r3, #2
 800da5e:	d129      	bne.n	800dab4 <xQueueGenericSend+0x130>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800da60:	683a      	ldr	r2, [r7, #0]
 800da62:	68b9      	ldr	r1, [r7, #8]
 800da64:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800da66:	f000 fa99 	bl	800df9c <prvCopyDataToQueue>
 800da6a:	62f8      	str	r0, [r7, #44]	@ 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800da6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800da70:	2b00      	cmp	r3, #0
 800da72:	d010      	beq.n	800da96 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800da74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da76:	3324      	adds	r3, #36	@ 0x24
 800da78:	4618      	mov	r0, r3
 800da7a:	f000 ffd9 	bl	800ea30 <xTaskRemoveFromEventList>
 800da7e:	4603      	mov	r3, r0
 800da80:	2b00      	cmp	r3, #0
 800da82:	d013      	beq.n	800daac <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800da84:	4b3f      	ldr	r3, [pc, #252]	@ (800db84 <xQueueGenericSend+0x200>)
 800da86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800da8a:	601a      	str	r2, [r3, #0]
 800da8c:	f3bf 8f4f 	dsb	sy
 800da90:	f3bf 8f6f 	isb	sy
 800da94:	e00a      	b.n	800daac <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800da96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d007      	beq.n	800daac <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800da9c:	4b39      	ldr	r3, [pc, #228]	@ (800db84 <xQueueGenericSend+0x200>)
 800da9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800daa2:	601a      	str	r2, [r3, #0]
 800daa4:	f3bf 8f4f 	dsb	sy
 800daa8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800daac:	f001 fd36 	bl	800f51c <vPortExitCritical>
				return pdPASS;
 800dab0:	2301      	movs	r3, #1
 800dab2:	e063      	b.n	800db7c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d103      	bne.n	800dac2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800daba:	f001 fd2f 	bl	800f51c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800dabe:	2300      	movs	r3, #0
 800dac0:	e05c      	b.n	800db7c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800dac2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	d106      	bne.n	800dad6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800dac8:	f107 0314 	add.w	r3, r7, #20
 800dacc:	4618      	mov	r0, r3
 800dace:	f001 f813 	bl	800eaf8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800dad2:	2301      	movs	r3, #1
 800dad4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800dad6:	f001 fd21 	bl	800f51c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800dada:	f000 fdb5 	bl	800e648 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800dade:	f001 fceb 	bl	800f4b8 <vPortEnterCritical>
 800dae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dae4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800dae8:	b25b      	sxtb	r3, r3
 800daea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800daee:	d103      	bne.n	800daf8 <xQueueGenericSend+0x174>
 800daf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800daf2:	2200      	movs	r2, #0
 800daf4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800daf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dafa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800dafe:	b25b      	sxtb	r3, r3
 800db00:	f1b3 3fff 	cmp.w	r3, #4294967295
 800db04:	d103      	bne.n	800db0e <xQueueGenericSend+0x18a>
 800db06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db08:	2200      	movs	r2, #0
 800db0a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800db0e:	f001 fd05 	bl	800f51c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800db12:	1d3a      	adds	r2, r7, #4
 800db14:	f107 0314 	add.w	r3, r7, #20
 800db18:	4611      	mov	r1, r2
 800db1a:	4618      	mov	r0, r3
 800db1c:	f001 f802 	bl	800eb24 <xTaskCheckForTimeOut>
 800db20:	4603      	mov	r3, r0
 800db22:	2b00      	cmp	r3, #0
 800db24:	d124      	bne.n	800db70 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800db26:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800db28:	f000 fb30 	bl	800e18c <prvIsQueueFull>
 800db2c:	4603      	mov	r3, r0
 800db2e:	2b00      	cmp	r3, #0
 800db30:	d018      	beq.n	800db64 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800db32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db34:	3310      	adds	r3, #16
 800db36:	687a      	ldr	r2, [r7, #4]
 800db38:	4611      	mov	r1, r2
 800db3a:	4618      	mov	r0, r3
 800db3c:	f000 ff52 	bl	800e9e4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800db40:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800db42:	f000 fabb 	bl	800e0bc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800db46:	f000 fd8d 	bl	800e664 <xTaskResumeAll>
 800db4a:	4603      	mov	r3, r0
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	f47f af7c 	bne.w	800da4a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800db52:	4b0c      	ldr	r3, [pc, #48]	@ (800db84 <xQueueGenericSend+0x200>)
 800db54:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800db58:	601a      	str	r2, [r3, #0]
 800db5a:	f3bf 8f4f 	dsb	sy
 800db5e:	f3bf 8f6f 	isb	sy
 800db62:	e772      	b.n	800da4a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800db64:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800db66:	f000 faa9 	bl	800e0bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800db6a:	f000 fd7b 	bl	800e664 <xTaskResumeAll>
 800db6e:	e76c      	b.n	800da4a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800db70:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800db72:	f000 faa3 	bl	800e0bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800db76:	f000 fd75 	bl	800e664 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800db7a:	2300      	movs	r3, #0
		}
	}
}
 800db7c:	4618      	mov	r0, r3
 800db7e:	3738      	adds	r7, #56	@ 0x38
 800db80:	46bd      	mov	sp, r7
 800db82:	bd80      	pop	{r7, pc}
 800db84:	e000ed04 	.word	0xe000ed04

0800db88 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800db88:	b580      	push	{r7, lr}
 800db8a:	b08c      	sub	sp, #48	@ 0x30
 800db8c:	af00      	add	r7, sp, #0
 800db8e:	60f8      	str	r0, [r7, #12]
 800db90:	60b9      	str	r1, [r7, #8]
 800db92:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800db94:	2300      	movs	r3, #0
 800db96:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800db98:	68fb      	ldr	r3, [r7, #12]
 800db9a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800db9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db9e:	2b00      	cmp	r3, #0
 800dba0:	d10b      	bne.n	800dbba <xQueueReceive+0x32>
	__asm volatile
 800dba2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dba6:	f383 8811 	msr	BASEPRI, r3
 800dbaa:	f3bf 8f6f 	isb	sy
 800dbae:	f3bf 8f4f 	dsb	sy
 800dbb2:	623b      	str	r3, [r7, #32]
}
 800dbb4:	bf00      	nop
 800dbb6:	bf00      	nop
 800dbb8:	e7fd      	b.n	800dbb6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800dbba:	68bb      	ldr	r3, [r7, #8]
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d103      	bne.n	800dbc8 <xQueueReceive+0x40>
 800dbc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dbc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d101      	bne.n	800dbcc <xQueueReceive+0x44>
 800dbc8:	2301      	movs	r3, #1
 800dbca:	e000      	b.n	800dbce <xQueueReceive+0x46>
 800dbcc:	2300      	movs	r3, #0
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d10b      	bne.n	800dbea <xQueueReceive+0x62>
	__asm volatile
 800dbd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dbd6:	f383 8811 	msr	BASEPRI, r3
 800dbda:	f3bf 8f6f 	isb	sy
 800dbde:	f3bf 8f4f 	dsb	sy
 800dbe2:	61fb      	str	r3, [r7, #28]
}
 800dbe4:	bf00      	nop
 800dbe6:	bf00      	nop
 800dbe8:	e7fd      	b.n	800dbe6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800dbea:	f001 f8ed 	bl	800edc8 <xTaskGetSchedulerState>
 800dbee:	4603      	mov	r3, r0
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d102      	bne.n	800dbfa <xQueueReceive+0x72>
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	d101      	bne.n	800dbfe <xQueueReceive+0x76>
 800dbfa:	2301      	movs	r3, #1
 800dbfc:	e000      	b.n	800dc00 <xQueueReceive+0x78>
 800dbfe:	2300      	movs	r3, #0
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d10b      	bne.n	800dc1c <xQueueReceive+0x94>
	__asm volatile
 800dc04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc08:	f383 8811 	msr	BASEPRI, r3
 800dc0c:	f3bf 8f6f 	isb	sy
 800dc10:	f3bf 8f4f 	dsb	sy
 800dc14:	61bb      	str	r3, [r7, #24]
}
 800dc16:	bf00      	nop
 800dc18:	bf00      	nop
 800dc1a:	e7fd      	b.n	800dc18 <xQueueReceive+0x90>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800dc1c:	f001 fc4c 	bl	800f4b8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800dc20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dc24:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800dc26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d01f      	beq.n	800dc6c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800dc2c:	68b9      	ldr	r1, [r7, #8]
 800dc2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dc30:	f000 fa1e 	bl	800e070 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800dc34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc36:	1e5a      	subs	r2, r3, #1
 800dc38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc3a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800dc3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc3e:	691b      	ldr	r3, [r3, #16]
 800dc40:	2b00      	cmp	r3, #0
 800dc42:	d00f      	beq.n	800dc64 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800dc44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc46:	3310      	adds	r3, #16
 800dc48:	4618      	mov	r0, r3
 800dc4a:	f000 fef1 	bl	800ea30 <xTaskRemoveFromEventList>
 800dc4e:	4603      	mov	r3, r0
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d007      	beq.n	800dc64 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800dc54:	4b3c      	ldr	r3, [pc, #240]	@ (800dd48 <xQueueReceive+0x1c0>)
 800dc56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dc5a:	601a      	str	r2, [r3, #0]
 800dc5c:	f3bf 8f4f 	dsb	sy
 800dc60:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800dc64:	f001 fc5a 	bl	800f51c <vPortExitCritical>
				return pdPASS;
 800dc68:	2301      	movs	r3, #1
 800dc6a:	e069      	b.n	800dd40 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	d103      	bne.n	800dc7a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800dc72:	f001 fc53 	bl	800f51c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800dc76:	2300      	movs	r3, #0
 800dc78:	e062      	b.n	800dd40 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800dc7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d106      	bne.n	800dc8e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800dc80:	f107 0310 	add.w	r3, r7, #16
 800dc84:	4618      	mov	r0, r3
 800dc86:	f000 ff37 	bl	800eaf8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800dc8a:	2301      	movs	r3, #1
 800dc8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800dc8e:	f001 fc45 	bl	800f51c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800dc92:	f000 fcd9 	bl	800e648 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800dc96:	f001 fc0f 	bl	800f4b8 <vPortEnterCritical>
 800dc9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc9c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800dca0:	b25b      	sxtb	r3, r3
 800dca2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dca6:	d103      	bne.n	800dcb0 <xQueueReceive+0x128>
 800dca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dcaa:	2200      	movs	r2, #0
 800dcac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800dcb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dcb2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800dcb6:	b25b      	sxtb	r3, r3
 800dcb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dcbc:	d103      	bne.n	800dcc6 <xQueueReceive+0x13e>
 800dcbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dcc0:	2200      	movs	r2, #0
 800dcc2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800dcc6:	f001 fc29 	bl	800f51c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800dcca:	1d3a      	adds	r2, r7, #4
 800dccc:	f107 0310 	add.w	r3, r7, #16
 800dcd0:	4611      	mov	r1, r2
 800dcd2:	4618      	mov	r0, r3
 800dcd4:	f000 ff26 	bl	800eb24 <xTaskCheckForTimeOut>
 800dcd8:	4603      	mov	r3, r0
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d123      	bne.n	800dd26 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dcde:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dce0:	f000 fa3e 	bl	800e160 <prvIsQueueEmpty>
 800dce4:	4603      	mov	r3, r0
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	d017      	beq.n	800dd1a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800dcea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dcec:	3324      	adds	r3, #36	@ 0x24
 800dcee:	687a      	ldr	r2, [r7, #4]
 800dcf0:	4611      	mov	r1, r2
 800dcf2:	4618      	mov	r0, r3
 800dcf4:	f000 fe76 	bl	800e9e4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800dcf8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dcfa:	f000 f9df 	bl	800e0bc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800dcfe:	f000 fcb1 	bl	800e664 <xTaskResumeAll>
 800dd02:	4603      	mov	r3, r0
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	d189      	bne.n	800dc1c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800dd08:	4b0f      	ldr	r3, [pc, #60]	@ (800dd48 <xQueueReceive+0x1c0>)
 800dd0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dd0e:	601a      	str	r2, [r3, #0]
 800dd10:	f3bf 8f4f 	dsb	sy
 800dd14:	f3bf 8f6f 	isb	sy
 800dd18:	e780      	b.n	800dc1c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800dd1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dd1c:	f000 f9ce 	bl	800e0bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800dd20:	f000 fca0 	bl	800e664 <xTaskResumeAll>
 800dd24:	e77a      	b.n	800dc1c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800dd26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dd28:	f000 f9c8 	bl	800e0bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800dd2c:	f000 fc9a 	bl	800e664 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dd30:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dd32:	f000 fa15 	bl	800e160 <prvIsQueueEmpty>
 800dd36:	4603      	mov	r3, r0
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	f43f af6f 	beq.w	800dc1c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800dd3e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800dd40:	4618      	mov	r0, r3
 800dd42:	3730      	adds	r7, #48	@ 0x30
 800dd44:	46bd      	mov	sp, r7
 800dd46:	bd80      	pop	{r7, pc}
 800dd48:	e000ed04 	.word	0xe000ed04

0800dd4c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800dd4c:	b580      	push	{r7, lr}
 800dd4e:	b08e      	sub	sp, #56	@ 0x38
 800dd50:	af00      	add	r7, sp, #0
 800dd52:	6078      	str	r0, [r7, #4]
 800dd54:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800dd56:	2300      	movs	r3, #0
 800dd58:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800dd5e:	2300      	movs	r3, #0
 800dd60:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800dd62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d10b      	bne.n	800dd80 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800dd68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd6c:	f383 8811 	msr	BASEPRI, r3
 800dd70:	f3bf 8f6f 	isb	sy
 800dd74:	f3bf 8f4f 	dsb	sy
 800dd78:	623b      	str	r3, [r7, #32]
}
 800dd7a:	bf00      	nop
 800dd7c:	bf00      	nop
 800dd7e:	e7fd      	b.n	800dd7c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800dd80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	d00b      	beq.n	800dda0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800dd88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd8c:	f383 8811 	msr	BASEPRI, r3
 800dd90:	f3bf 8f6f 	isb	sy
 800dd94:	f3bf 8f4f 	dsb	sy
 800dd98:	61fb      	str	r3, [r7, #28]
}
 800dd9a:	bf00      	nop
 800dd9c:	bf00      	nop
 800dd9e:	e7fd      	b.n	800dd9c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800dda0:	f001 f812 	bl	800edc8 <xTaskGetSchedulerState>
 800dda4:	4603      	mov	r3, r0
 800dda6:	2b00      	cmp	r3, #0
 800dda8:	d102      	bne.n	800ddb0 <xQueueSemaphoreTake+0x64>
 800ddaa:	683b      	ldr	r3, [r7, #0]
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	d101      	bne.n	800ddb4 <xQueueSemaphoreTake+0x68>
 800ddb0:	2301      	movs	r3, #1
 800ddb2:	e000      	b.n	800ddb6 <xQueueSemaphoreTake+0x6a>
 800ddb4:	2300      	movs	r3, #0
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d10b      	bne.n	800ddd2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800ddba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ddbe:	f383 8811 	msr	BASEPRI, r3
 800ddc2:	f3bf 8f6f 	isb	sy
 800ddc6:	f3bf 8f4f 	dsb	sy
 800ddca:	61bb      	str	r3, [r7, #24]
}
 800ddcc:	bf00      	nop
 800ddce:	bf00      	nop
 800ddd0:	e7fd      	b.n	800ddce <xQueueSemaphoreTake+0x82>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800ddd2:	f001 fb71 	bl	800f4b8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800ddd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ddd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ddda:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800dddc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	d024      	beq.n	800de2c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800dde2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dde4:	1e5a      	subs	r2, r3, #1
 800dde6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dde8:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ddea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ddec:	681b      	ldr	r3, [r3, #0]
 800ddee:	2b00      	cmp	r3, #0
 800ddf0:	d104      	bne.n	800ddfc <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800ddf2:	f001 f9b7 	bl	800f164 <pvTaskIncrementMutexHeldCount>
 800ddf6:	4602      	mov	r2, r0
 800ddf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ddfa:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ddfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ddfe:	691b      	ldr	r3, [r3, #16]
 800de00:	2b00      	cmp	r3, #0
 800de02:	d00f      	beq.n	800de24 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800de04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de06:	3310      	adds	r3, #16
 800de08:	4618      	mov	r0, r3
 800de0a:	f000 fe11 	bl	800ea30 <xTaskRemoveFromEventList>
 800de0e:	4603      	mov	r3, r0
 800de10:	2b00      	cmp	r3, #0
 800de12:	d007      	beq.n	800de24 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800de14:	4b54      	ldr	r3, [pc, #336]	@ (800df68 <xQueueSemaphoreTake+0x21c>)
 800de16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800de1a:	601a      	str	r2, [r3, #0]
 800de1c:	f3bf 8f4f 	dsb	sy
 800de20:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800de24:	f001 fb7a 	bl	800f51c <vPortExitCritical>
				return pdPASS;
 800de28:	2301      	movs	r3, #1
 800de2a:	e098      	b.n	800df5e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800de2c:	683b      	ldr	r3, [r7, #0]
 800de2e:	2b00      	cmp	r3, #0
 800de30:	d112      	bne.n	800de58 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800de32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de34:	2b00      	cmp	r3, #0
 800de36:	d00b      	beq.n	800de50 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800de38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de3c:	f383 8811 	msr	BASEPRI, r3
 800de40:	f3bf 8f6f 	isb	sy
 800de44:	f3bf 8f4f 	dsb	sy
 800de48:	617b      	str	r3, [r7, #20]
}
 800de4a:	bf00      	nop
 800de4c:	bf00      	nop
 800de4e:	e7fd      	b.n	800de4c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800de50:	f001 fb64 	bl	800f51c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800de54:	2300      	movs	r3, #0
 800de56:	e082      	b.n	800df5e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800de58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800de5a:	2b00      	cmp	r3, #0
 800de5c:	d106      	bne.n	800de6c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800de5e:	f107 030c 	add.w	r3, r7, #12
 800de62:	4618      	mov	r0, r3
 800de64:	f000 fe48 	bl	800eaf8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800de68:	2301      	movs	r3, #1
 800de6a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800de6c:	f001 fb56 	bl	800f51c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800de70:	f000 fbea 	bl	800e648 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800de74:	f001 fb20 	bl	800f4b8 <vPortEnterCritical>
 800de78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de7a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800de7e:	b25b      	sxtb	r3, r3
 800de80:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de84:	d103      	bne.n	800de8e <xQueueSemaphoreTake+0x142>
 800de86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de88:	2200      	movs	r2, #0
 800de8a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800de8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de90:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800de94:	b25b      	sxtb	r3, r3
 800de96:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de9a:	d103      	bne.n	800dea4 <xQueueSemaphoreTake+0x158>
 800de9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de9e:	2200      	movs	r2, #0
 800dea0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800dea4:	f001 fb3a 	bl	800f51c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800dea8:	463a      	mov	r2, r7
 800deaa:	f107 030c 	add.w	r3, r7, #12
 800deae:	4611      	mov	r1, r2
 800deb0:	4618      	mov	r0, r3
 800deb2:	f000 fe37 	bl	800eb24 <xTaskCheckForTimeOut>
 800deb6:	4603      	mov	r3, r0
 800deb8:	2b00      	cmp	r3, #0
 800deba:	d132      	bne.n	800df22 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800debc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800debe:	f000 f94f 	bl	800e160 <prvIsQueueEmpty>
 800dec2:	4603      	mov	r3, r0
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	d026      	beq.n	800df16 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800dec8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800deca:	681b      	ldr	r3, [r3, #0]
 800decc:	2b00      	cmp	r3, #0
 800dece:	d109      	bne.n	800dee4 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800ded0:	f001 faf2 	bl	800f4b8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 800ded4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ded6:	685b      	ldr	r3, [r3, #4]
 800ded8:	4618      	mov	r0, r3
 800deda:	f000 ff93 	bl	800ee04 <xTaskPriorityInherit>
 800dede:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800dee0:	f001 fb1c 	bl	800f51c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800dee4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dee6:	3324      	adds	r3, #36	@ 0x24
 800dee8:	683a      	ldr	r2, [r7, #0]
 800deea:	4611      	mov	r1, r2
 800deec:	4618      	mov	r0, r3
 800deee:	f000 fd79 	bl	800e9e4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800def2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800def4:	f000 f8e2 	bl	800e0bc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800def8:	f000 fbb4 	bl	800e664 <xTaskResumeAll>
 800defc:	4603      	mov	r3, r0
 800defe:	2b00      	cmp	r3, #0
 800df00:	f47f af67 	bne.w	800ddd2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800df04:	4b18      	ldr	r3, [pc, #96]	@ (800df68 <xQueueSemaphoreTake+0x21c>)
 800df06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800df0a:	601a      	str	r2, [r3, #0]
 800df0c:	f3bf 8f4f 	dsb	sy
 800df10:	f3bf 8f6f 	isb	sy
 800df14:	e75d      	b.n	800ddd2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800df16:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800df18:	f000 f8d0 	bl	800e0bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800df1c:	f000 fba2 	bl	800e664 <xTaskResumeAll>
 800df20:	e757      	b.n	800ddd2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800df22:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800df24:	f000 f8ca 	bl	800e0bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800df28:	f000 fb9c 	bl	800e664 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800df2c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800df2e:	f000 f917 	bl	800e160 <prvIsQueueEmpty>
 800df32:	4603      	mov	r3, r0
 800df34:	2b00      	cmp	r3, #0
 800df36:	f43f af4c 	beq.w	800ddd2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800df3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df3c:	2b00      	cmp	r3, #0
 800df3e:	d00d      	beq.n	800df5c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800df40:	f001 faba 	bl	800f4b8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800df44:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800df46:	f000 f811 	bl	800df6c <prvGetDisinheritPriorityAfterTimeout>
 800df4a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 800df4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df4e:	685b      	ldr	r3, [r3, #4]
 800df50:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800df52:	4618      	mov	r0, r3
 800df54:	f001 f864 	bl	800f020 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800df58:	f001 fae0 	bl	800f51c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800df5c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800df5e:	4618      	mov	r0, r3
 800df60:	3738      	adds	r7, #56	@ 0x38
 800df62:	46bd      	mov	sp, r7
 800df64:	bd80      	pop	{r7, pc}
 800df66:	bf00      	nop
 800df68:	e000ed04 	.word	0xe000ed04

0800df6c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800df6c:	b480      	push	{r7}
 800df6e:	b085      	sub	sp, #20
 800df70:	af00      	add	r7, sp, #0
 800df72:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df78:	2b00      	cmp	r3, #0
 800df7a:	d006      	beq.n	800df8a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df80:	681b      	ldr	r3, [r3, #0]
 800df82:	f1c3 0307 	rsb	r3, r3, #7
 800df86:	60fb      	str	r3, [r7, #12]
 800df88:	e001      	b.n	800df8e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800df8a:	2300      	movs	r3, #0
 800df8c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800df8e:	68fb      	ldr	r3, [r7, #12]
	}
 800df90:	4618      	mov	r0, r3
 800df92:	3714      	adds	r7, #20
 800df94:	46bd      	mov	sp, r7
 800df96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df9a:	4770      	bx	lr

0800df9c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800df9c:	b580      	push	{r7, lr}
 800df9e:	b086      	sub	sp, #24
 800dfa0:	af00      	add	r7, sp, #0
 800dfa2:	60f8      	str	r0, [r7, #12]
 800dfa4:	60b9      	str	r1, [r7, #8]
 800dfa6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800dfa8:	2300      	movs	r3, #0
 800dfaa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800dfac:	68fb      	ldr	r3, [r7, #12]
 800dfae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dfb0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800dfb2:	68fb      	ldr	r3, [r7, #12]
 800dfb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	d10d      	bne.n	800dfd6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800dfba:	68fb      	ldr	r3, [r7, #12]
 800dfbc:	681b      	ldr	r3, [r3, #0]
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d14d      	bne.n	800e05e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800dfc2:	68fb      	ldr	r3, [r7, #12]
 800dfc4:	685b      	ldr	r3, [r3, #4]
 800dfc6:	4618      	mov	r0, r3
 800dfc8:	f000 ffa2 	bl	800ef10 <xTaskPriorityDisinherit>
 800dfcc:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800dfce:	68fb      	ldr	r3, [r7, #12]
 800dfd0:	2200      	movs	r2, #0
 800dfd2:	605a      	str	r2, [r3, #4]
 800dfd4:	e043      	b.n	800e05e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	2b00      	cmp	r3, #0
 800dfda:	d119      	bne.n	800e010 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800dfdc:	68fb      	ldr	r3, [r7, #12]
 800dfde:	6898      	ldr	r0, [r3, #8]
 800dfe0:	68fb      	ldr	r3, [r7, #12]
 800dfe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dfe4:	461a      	mov	r2, r3
 800dfe6:	68b9      	ldr	r1, [r7, #8]
 800dfe8:	f002 fb5f 	bl	80106aa <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800dfec:	68fb      	ldr	r3, [r7, #12]
 800dfee:	689a      	ldr	r2, [r3, #8]
 800dff0:	68fb      	ldr	r3, [r7, #12]
 800dff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dff4:	441a      	add	r2, r3
 800dff6:	68fb      	ldr	r3, [r7, #12]
 800dff8:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800dffa:	68fb      	ldr	r3, [r7, #12]
 800dffc:	689a      	ldr	r2, [r3, #8]
 800dffe:	68fb      	ldr	r3, [r7, #12]
 800e000:	685b      	ldr	r3, [r3, #4]
 800e002:	429a      	cmp	r2, r3
 800e004:	d32b      	bcc.n	800e05e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800e006:	68fb      	ldr	r3, [r7, #12]
 800e008:	681a      	ldr	r2, [r3, #0]
 800e00a:	68fb      	ldr	r3, [r7, #12]
 800e00c:	609a      	str	r2, [r3, #8]
 800e00e:	e026      	b.n	800e05e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	68d8      	ldr	r0, [r3, #12]
 800e014:	68fb      	ldr	r3, [r7, #12]
 800e016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e018:	461a      	mov	r2, r3
 800e01a:	68b9      	ldr	r1, [r7, #8]
 800e01c:	f002 fb45 	bl	80106aa <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	68da      	ldr	r2, [r3, #12]
 800e024:	68fb      	ldr	r3, [r7, #12]
 800e026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e028:	425b      	negs	r3, r3
 800e02a:	441a      	add	r2, r3
 800e02c:	68fb      	ldr	r3, [r7, #12]
 800e02e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e030:	68fb      	ldr	r3, [r7, #12]
 800e032:	68da      	ldr	r2, [r3, #12]
 800e034:	68fb      	ldr	r3, [r7, #12]
 800e036:	681b      	ldr	r3, [r3, #0]
 800e038:	429a      	cmp	r2, r3
 800e03a:	d207      	bcs.n	800e04c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800e03c:	68fb      	ldr	r3, [r7, #12]
 800e03e:	685a      	ldr	r2, [r3, #4]
 800e040:	68fb      	ldr	r3, [r7, #12]
 800e042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e044:	425b      	negs	r3, r3
 800e046:	441a      	add	r2, r3
 800e048:	68fb      	ldr	r3, [r7, #12]
 800e04a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	2b02      	cmp	r3, #2
 800e050:	d105      	bne.n	800e05e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e052:	693b      	ldr	r3, [r7, #16]
 800e054:	2b00      	cmp	r3, #0
 800e056:	d002      	beq.n	800e05e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800e058:	693b      	ldr	r3, [r7, #16]
 800e05a:	3b01      	subs	r3, #1
 800e05c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800e05e:	693b      	ldr	r3, [r7, #16]
 800e060:	1c5a      	adds	r2, r3, #1
 800e062:	68fb      	ldr	r3, [r7, #12]
 800e064:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800e066:	697b      	ldr	r3, [r7, #20]
}
 800e068:	4618      	mov	r0, r3
 800e06a:	3718      	adds	r7, #24
 800e06c:	46bd      	mov	sp, r7
 800e06e:	bd80      	pop	{r7, pc}

0800e070 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800e070:	b580      	push	{r7, lr}
 800e072:	b082      	sub	sp, #8
 800e074:	af00      	add	r7, sp, #0
 800e076:	6078      	str	r0, [r7, #4]
 800e078:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e07e:	2b00      	cmp	r3, #0
 800e080:	d018      	beq.n	800e0b4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	68da      	ldr	r2, [r3, #12]
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e08a:	441a      	add	r2, r3
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	68da      	ldr	r2, [r3, #12]
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	685b      	ldr	r3, [r3, #4]
 800e098:	429a      	cmp	r2, r3
 800e09a:	d303      	bcc.n	800e0a4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	681a      	ldr	r2, [r3, #0]
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	68d9      	ldr	r1, [r3, #12]
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e0ac:	461a      	mov	r2, r3
 800e0ae:	6838      	ldr	r0, [r7, #0]
 800e0b0:	f002 fafb 	bl	80106aa <memcpy>
	}
}
 800e0b4:	bf00      	nop
 800e0b6:	3708      	adds	r7, #8
 800e0b8:	46bd      	mov	sp, r7
 800e0ba:	bd80      	pop	{r7, pc}

0800e0bc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800e0bc:	b580      	push	{r7, lr}
 800e0be:	b084      	sub	sp, #16
 800e0c0:	af00      	add	r7, sp, #0
 800e0c2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800e0c4:	f001 f9f8 	bl	800f4b8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e0ce:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e0d0:	e011      	b.n	800e0f6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e0d6:	2b00      	cmp	r3, #0
 800e0d8:	d012      	beq.n	800e100 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	3324      	adds	r3, #36	@ 0x24
 800e0de:	4618      	mov	r0, r3
 800e0e0:	f000 fca6 	bl	800ea30 <xTaskRemoveFromEventList>
 800e0e4:	4603      	mov	r3, r0
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	d001      	beq.n	800e0ee <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800e0ea:	f000 fd7f 	bl	800ebec <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800e0ee:	7bfb      	ldrb	r3, [r7, #15]
 800e0f0:	3b01      	subs	r3, #1
 800e0f2:	b2db      	uxtb	r3, r3
 800e0f4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e0f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	dce9      	bgt.n	800e0d2 <prvUnlockQueue+0x16>
 800e0fe:	e000      	b.n	800e102 <prvUnlockQueue+0x46>
					break;
 800e100:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	22ff      	movs	r2, #255	@ 0xff
 800e106:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800e10a:	f001 fa07 	bl	800f51c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800e10e:	f001 f9d3 	bl	800f4b8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e118:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e11a:	e011      	b.n	800e140 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	691b      	ldr	r3, [r3, #16]
 800e120:	2b00      	cmp	r3, #0
 800e122:	d012      	beq.n	800e14a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	3310      	adds	r3, #16
 800e128:	4618      	mov	r0, r3
 800e12a:	f000 fc81 	bl	800ea30 <xTaskRemoveFromEventList>
 800e12e:	4603      	mov	r3, r0
 800e130:	2b00      	cmp	r3, #0
 800e132:	d001      	beq.n	800e138 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800e134:	f000 fd5a 	bl	800ebec <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800e138:	7bbb      	ldrb	r3, [r7, #14]
 800e13a:	3b01      	subs	r3, #1
 800e13c:	b2db      	uxtb	r3, r3
 800e13e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e140:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e144:	2b00      	cmp	r3, #0
 800e146:	dce9      	bgt.n	800e11c <prvUnlockQueue+0x60>
 800e148:	e000      	b.n	800e14c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800e14a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	22ff      	movs	r2, #255	@ 0xff
 800e150:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800e154:	f001 f9e2 	bl	800f51c <vPortExitCritical>
}
 800e158:	bf00      	nop
 800e15a:	3710      	adds	r7, #16
 800e15c:	46bd      	mov	sp, r7
 800e15e:	bd80      	pop	{r7, pc}

0800e160 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800e160:	b580      	push	{r7, lr}
 800e162:	b084      	sub	sp, #16
 800e164:	af00      	add	r7, sp, #0
 800e166:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e168:	f001 f9a6 	bl	800f4b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e170:	2b00      	cmp	r3, #0
 800e172:	d102      	bne.n	800e17a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800e174:	2301      	movs	r3, #1
 800e176:	60fb      	str	r3, [r7, #12]
 800e178:	e001      	b.n	800e17e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800e17a:	2300      	movs	r3, #0
 800e17c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e17e:	f001 f9cd 	bl	800f51c <vPortExitCritical>

	return xReturn;
 800e182:	68fb      	ldr	r3, [r7, #12]
}
 800e184:	4618      	mov	r0, r3
 800e186:	3710      	adds	r7, #16
 800e188:	46bd      	mov	sp, r7
 800e18a:	bd80      	pop	{r7, pc}

0800e18c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800e18c:	b580      	push	{r7, lr}
 800e18e:	b084      	sub	sp, #16
 800e190:	af00      	add	r7, sp, #0
 800e192:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e194:	f001 f990 	bl	800f4b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e1a0:	429a      	cmp	r2, r3
 800e1a2:	d102      	bne.n	800e1aa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800e1a4:	2301      	movs	r3, #1
 800e1a6:	60fb      	str	r3, [r7, #12]
 800e1a8:	e001      	b.n	800e1ae <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800e1aa:	2300      	movs	r3, #0
 800e1ac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e1ae:	f001 f9b5 	bl	800f51c <vPortExitCritical>

	return xReturn;
 800e1b2:	68fb      	ldr	r3, [r7, #12]
}
 800e1b4:	4618      	mov	r0, r3
 800e1b6:	3710      	adds	r7, #16
 800e1b8:	46bd      	mov	sp, r7
 800e1ba:	bd80      	pop	{r7, pc}

0800e1bc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800e1bc:	b580      	push	{r7, lr}
 800e1be:	b08e      	sub	sp, #56	@ 0x38
 800e1c0:	af04      	add	r7, sp, #16
 800e1c2:	60f8      	str	r0, [r7, #12]
 800e1c4:	60b9      	str	r1, [r7, #8]
 800e1c6:	607a      	str	r2, [r7, #4]
 800e1c8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800e1ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	d10b      	bne.n	800e1e8 <xTaskCreateStatic+0x2c>
	__asm volatile
 800e1d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e1d4:	f383 8811 	msr	BASEPRI, r3
 800e1d8:	f3bf 8f6f 	isb	sy
 800e1dc:	f3bf 8f4f 	dsb	sy
 800e1e0:	623b      	str	r3, [r7, #32]
}
 800e1e2:	bf00      	nop
 800e1e4:	bf00      	nop
 800e1e6:	e7fd      	b.n	800e1e4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800e1e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	d10b      	bne.n	800e206 <xTaskCreateStatic+0x4a>
	__asm volatile
 800e1ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e1f2:	f383 8811 	msr	BASEPRI, r3
 800e1f6:	f3bf 8f6f 	isb	sy
 800e1fa:	f3bf 8f4f 	dsb	sy
 800e1fe:	61fb      	str	r3, [r7, #28]
}
 800e200:	bf00      	nop
 800e202:	bf00      	nop
 800e204:	e7fd      	b.n	800e202 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800e206:	23a0      	movs	r3, #160	@ 0xa0
 800e208:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800e20a:	693b      	ldr	r3, [r7, #16]
 800e20c:	2ba0      	cmp	r3, #160	@ 0xa0
 800e20e:	d00b      	beq.n	800e228 <xTaskCreateStatic+0x6c>
	__asm volatile
 800e210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e214:	f383 8811 	msr	BASEPRI, r3
 800e218:	f3bf 8f6f 	isb	sy
 800e21c:	f3bf 8f4f 	dsb	sy
 800e220:	61bb      	str	r3, [r7, #24]
}
 800e222:	bf00      	nop
 800e224:	bf00      	nop
 800e226:	e7fd      	b.n	800e224 <xTaskCreateStatic+0x68>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800e228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	d01e      	beq.n	800e26c <xTaskCreateStatic+0xb0>
 800e22e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e230:	2b00      	cmp	r3, #0
 800e232:	d01b      	beq.n	800e26c <xTaskCreateStatic+0xb0>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e234:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e236:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800e238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e23a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e23c:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800e23e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e240:	2202      	movs	r2, #2
 800e242:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800e246:	2300      	movs	r3, #0
 800e248:	9303      	str	r3, [sp, #12]
 800e24a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e24c:	9302      	str	r3, [sp, #8]
 800e24e:	f107 0314 	add.w	r3, r7, #20
 800e252:	9301      	str	r3, [sp, #4]
 800e254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e256:	9300      	str	r3, [sp, #0]
 800e258:	683b      	ldr	r3, [r7, #0]
 800e25a:	687a      	ldr	r2, [r7, #4]
 800e25c:	68b9      	ldr	r1, [r7, #8]
 800e25e:	68f8      	ldr	r0, [r7, #12]
 800e260:	f000 f850 	bl	800e304 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e264:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e266:	f000 f8e5 	bl	800e434 <prvAddNewTaskToReadyList>
 800e26a:	e001      	b.n	800e270 <xTaskCreateStatic+0xb4>
		}
		else
		{
			xReturn = NULL;
 800e26c:	2300      	movs	r3, #0
 800e26e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800e270:	697b      	ldr	r3, [r7, #20]
	}
 800e272:	4618      	mov	r0, r3
 800e274:	3728      	adds	r7, #40	@ 0x28
 800e276:	46bd      	mov	sp, r7
 800e278:	bd80      	pop	{r7, pc}

0800e27a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800e27a:	b580      	push	{r7, lr}
 800e27c:	b08c      	sub	sp, #48	@ 0x30
 800e27e:	af04      	add	r7, sp, #16
 800e280:	60f8      	str	r0, [r7, #12]
 800e282:	60b9      	str	r1, [r7, #8]
 800e284:	603b      	str	r3, [r7, #0]
 800e286:	4613      	mov	r3, r2
 800e288:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e28a:	88fb      	ldrh	r3, [r7, #6]
 800e28c:	009b      	lsls	r3, r3, #2
 800e28e:	4618      	mov	r0, r3
 800e290:	f001 f9f2 	bl	800f678 <pvPortMalloc>
 800e294:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800e296:	697b      	ldr	r3, [r7, #20]
 800e298:	2b00      	cmp	r3, #0
 800e29a:	d00e      	beq.n	800e2ba <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800e29c:	20a0      	movs	r0, #160	@ 0xa0
 800e29e:	f001 f9eb 	bl	800f678 <pvPortMalloc>
 800e2a2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800e2a4:	69fb      	ldr	r3, [r7, #28]
 800e2a6:	2b00      	cmp	r3, #0
 800e2a8:	d003      	beq.n	800e2b2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800e2aa:	69fb      	ldr	r3, [r7, #28]
 800e2ac:	697a      	ldr	r2, [r7, #20]
 800e2ae:	631a      	str	r2, [r3, #48]	@ 0x30
 800e2b0:	e005      	b.n	800e2be <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800e2b2:	6978      	ldr	r0, [r7, #20]
 800e2b4:	f001 faa8 	bl	800f808 <vPortFree>
 800e2b8:	e001      	b.n	800e2be <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800e2ba:	2300      	movs	r3, #0
 800e2bc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800e2be:	69fb      	ldr	r3, [r7, #28]
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d017      	beq.n	800e2f4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800e2c4:	69fb      	ldr	r3, [r7, #28]
 800e2c6:	2200      	movs	r2, #0
 800e2c8:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e2cc:	88fa      	ldrh	r2, [r7, #6]
 800e2ce:	2300      	movs	r3, #0
 800e2d0:	9303      	str	r3, [sp, #12]
 800e2d2:	69fb      	ldr	r3, [r7, #28]
 800e2d4:	9302      	str	r3, [sp, #8]
 800e2d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2d8:	9301      	str	r3, [sp, #4]
 800e2da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2dc:	9300      	str	r3, [sp, #0]
 800e2de:	683b      	ldr	r3, [r7, #0]
 800e2e0:	68b9      	ldr	r1, [r7, #8]
 800e2e2:	68f8      	ldr	r0, [r7, #12]
 800e2e4:	f000 f80e 	bl	800e304 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e2e8:	69f8      	ldr	r0, [r7, #28]
 800e2ea:	f000 f8a3 	bl	800e434 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800e2ee:	2301      	movs	r3, #1
 800e2f0:	61bb      	str	r3, [r7, #24]
 800e2f2:	e002      	b.n	800e2fa <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800e2f4:	f04f 33ff 	mov.w	r3, #4294967295
 800e2f8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800e2fa:	69bb      	ldr	r3, [r7, #24]
	}
 800e2fc:	4618      	mov	r0, r3
 800e2fe:	3720      	adds	r7, #32
 800e300:	46bd      	mov	sp, r7
 800e302:	bd80      	pop	{r7, pc}

0800e304 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800e304:	b580      	push	{r7, lr}
 800e306:	b088      	sub	sp, #32
 800e308:	af00      	add	r7, sp, #0
 800e30a:	60f8      	str	r0, [r7, #12]
 800e30c:	60b9      	str	r1, [r7, #8]
 800e30e:	607a      	str	r2, [r7, #4]
 800e310:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800e312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e314:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800e31c:	3b01      	subs	r3, #1
 800e31e:	009b      	lsls	r3, r3, #2
 800e320:	4413      	add	r3, r2
 800e322:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800e324:	69bb      	ldr	r3, [r7, #24]
 800e326:	f023 0307 	bic.w	r3, r3, #7
 800e32a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800e32c:	69bb      	ldr	r3, [r7, #24]
 800e32e:	f003 0307 	and.w	r3, r3, #7
 800e332:	2b00      	cmp	r3, #0
 800e334:	d00b      	beq.n	800e34e <prvInitialiseNewTask+0x4a>
	__asm volatile
 800e336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e33a:	f383 8811 	msr	BASEPRI, r3
 800e33e:	f3bf 8f6f 	isb	sy
 800e342:	f3bf 8f4f 	dsb	sy
 800e346:	617b      	str	r3, [r7, #20]
}
 800e348:	bf00      	nop
 800e34a:	bf00      	nop
 800e34c:	e7fd      	b.n	800e34a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e34e:	2300      	movs	r3, #0
 800e350:	61fb      	str	r3, [r7, #28]
 800e352:	e012      	b.n	800e37a <prvInitialiseNewTask+0x76>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800e354:	68ba      	ldr	r2, [r7, #8]
 800e356:	69fb      	ldr	r3, [r7, #28]
 800e358:	4413      	add	r3, r2
 800e35a:	7819      	ldrb	r1, [r3, #0]
 800e35c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e35e:	69fb      	ldr	r3, [r7, #28]
 800e360:	4413      	add	r3, r2
 800e362:	3334      	adds	r3, #52	@ 0x34
 800e364:	460a      	mov	r2, r1
 800e366:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800e368:	68ba      	ldr	r2, [r7, #8]
 800e36a:	69fb      	ldr	r3, [r7, #28]
 800e36c:	4413      	add	r3, r2
 800e36e:	781b      	ldrb	r3, [r3, #0]
 800e370:	2b00      	cmp	r3, #0
 800e372:	d006      	beq.n	800e382 <prvInitialiseNewTask+0x7e>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e374:	69fb      	ldr	r3, [r7, #28]
 800e376:	3301      	adds	r3, #1
 800e378:	61fb      	str	r3, [r7, #28]
 800e37a:	69fb      	ldr	r3, [r7, #28]
 800e37c:	2b0f      	cmp	r3, #15
 800e37e:	d9e9      	bls.n	800e354 <prvInitialiseNewTask+0x50>
 800e380:	e000      	b.n	800e384 <prvInitialiseNewTask+0x80>
		{
			break;
 800e382:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800e384:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e386:	2200      	movs	r2, #0
 800e388:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800e38c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e38e:	2b06      	cmp	r3, #6
 800e390:	d901      	bls.n	800e396 <prvInitialiseNewTask+0x92>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800e392:	2306      	movs	r3, #6
 800e394:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800e396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e398:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e39a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800e39c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e39e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e3a0:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800e3a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3a4:	2200      	movs	r2, #0
 800e3a6:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e3a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3aa:	3304      	adds	r3, #4
 800e3ac:	4618      	mov	r0, r3
 800e3ae:	f7ff f911 	bl	800d5d4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e3b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3b4:	3318      	adds	r3, #24
 800e3b6:	4618      	mov	r0, r3
 800e3b8:	f7ff f90c 	bl	800d5d4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800e3bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e3c0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e3c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e3c4:	f1c3 0207 	rsb	r2, r3, #7
 800e3c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3ca:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800e3cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e3d0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800e3d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3d4:	2200      	movs	r2, #0
 800e3d6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e3da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3dc:	2200      	movs	r2, #0
 800e3de:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800e3e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3e4:	334c      	adds	r3, #76	@ 0x4c
 800e3e6:	224c      	movs	r2, #76	@ 0x4c
 800e3e8:	2100      	movs	r1, #0
 800e3ea:	4618      	mov	r0, r3
 800e3ec:	f002 f87f 	bl	80104ee <memset>
 800e3f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3f2:	4a0d      	ldr	r2, [pc, #52]	@ (800e428 <prvInitialiseNewTask+0x124>)
 800e3f4:	651a      	str	r2, [r3, #80]	@ 0x50
 800e3f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3f8:	4a0c      	ldr	r2, [pc, #48]	@ (800e42c <prvInitialiseNewTask+0x128>)
 800e3fa:	655a      	str	r2, [r3, #84]	@ 0x54
 800e3fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3fe:	4a0c      	ldr	r2, [pc, #48]	@ (800e430 <prvInitialiseNewTask+0x12c>)
 800e400:	659a      	str	r2, [r3, #88]	@ 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800e402:	683a      	ldr	r2, [r7, #0]
 800e404:	68f9      	ldr	r1, [r7, #12]
 800e406:	69b8      	ldr	r0, [r7, #24]
 800e408:	f000 ff26 	bl	800f258 <pxPortInitialiseStack>
 800e40c:	4602      	mov	r2, r0
 800e40e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e410:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800e412:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e414:	2b00      	cmp	r3, #0
 800e416:	d002      	beq.n	800e41e <prvInitialiseNewTask+0x11a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e418:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e41a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e41c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e41e:	bf00      	nop
 800e420:	3720      	adds	r7, #32
 800e422:	46bd      	mov	sp, r7
 800e424:	bd80      	pop	{r7, pc}
 800e426:	bf00      	nop
 800e428:	20005ad4 	.word	0x20005ad4
 800e42c:	20005b3c 	.word	0x20005b3c
 800e430:	20005ba4 	.word	0x20005ba4

0800e434 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800e434:	b580      	push	{r7, lr}
 800e436:	b082      	sub	sp, #8
 800e438:	af00      	add	r7, sp, #0
 800e43a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800e43c:	f001 f83c 	bl	800f4b8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800e440:	4b2a      	ldr	r3, [pc, #168]	@ (800e4ec <prvAddNewTaskToReadyList+0xb8>)
 800e442:	681b      	ldr	r3, [r3, #0]
 800e444:	3301      	adds	r3, #1
 800e446:	4a29      	ldr	r2, [pc, #164]	@ (800e4ec <prvAddNewTaskToReadyList+0xb8>)
 800e448:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800e44a:	4b29      	ldr	r3, [pc, #164]	@ (800e4f0 <prvAddNewTaskToReadyList+0xbc>)
 800e44c:	681b      	ldr	r3, [r3, #0]
 800e44e:	2b00      	cmp	r3, #0
 800e450:	d109      	bne.n	800e466 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800e452:	4a27      	ldr	r2, [pc, #156]	@ (800e4f0 <prvAddNewTaskToReadyList+0xbc>)
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800e458:	4b24      	ldr	r3, [pc, #144]	@ (800e4ec <prvAddNewTaskToReadyList+0xb8>)
 800e45a:	681b      	ldr	r3, [r3, #0]
 800e45c:	2b01      	cmp	r3, #1
 800e45e:	d110      	bne.n	800e482 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800e460:	f000 fbe8 	bl	800ec34 <prvInitialiseTaskLists>
 800e464:	e00d      	b.n	800e482 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800e466:	4b23      	ldr	r3, [pc, #140]	@ (800e4f4 <prvAddNewTaskToReadyList+0xc0>)
 800e468:	681b      	ldr	r3, [r3, #0]
 800e46a:	2b00      	cmp	r3, #0
 800e46c:	d109      	bne.n	800e482 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800e46e:	4b20      	ldr	r3, [pc, #128]	@ (800e4f0 <prvAddNewTaskToReadyList+0xbc>)
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e478:	429a      	cmp	r2, r3
 800e47a:	d802      	bhi.n	800e482 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800e47c:	4a1c      	ldr	r2, [pc, #112]	@ (800e4f0 <prvAddNewTaskToReadyList+0xbc>)
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800e482:	4b1d      	ldr	r3, [pc, #116]	@ (800e4f8 <prvAddNewTaskToReadyList+0xc4>)
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	3301      	adds	r3, #1
 800e488:	4a1b      	ldr	r2, [pc, #108]	@ (800e4f8 <prvAddNewTaskToReadyList+0xc4>)
 800e48a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e490:	2201      	movs	r2, #1
 800e492:	409a      	lsls	r2, r3
 800e494:	4b19      	ldr	r3, [pc, #100]	@ (800e4fc <prvAddNewTaskToReadyList+0xc8>)
 800e496:	681b      	ldr	r3, [r3, #0]
 800e498:	4313      	orrs	r3, r2
 800e49a:	4a18      	ldr	r2, [pc, #96]	@ (800e4fc <prvAddNewTaskToReadyList+0xc8>)
 800e49c:	6013      	str	r3, [r2, #0]
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e4a2:	4613      	mov	r3, r2
 800e4a4:	009b      	lsls	r3, r3, #2
 800e4a6:	4413      	add	r3, r2
 800e4a8:	009b      	lsls	r3, r3, #2
 800e4aa:	4a15      	ldr	r2, [pc, #84]	@ (800e500 <prvAddNewTaskToReadyList+0xcc>)
 800e4ac:	441a      	add	r2, r3
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	3304      	adds	r3, #4
 800e4b2:	4619      	mov	r1, r3
 800e4b4:	4610      	mov	r0, r2
 800e4b6:	f7ff f89a 	bl	800d5ee <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800e4ba:	f001 f82f 	bl	800f51c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800e4be:	4b0d      	ldr	r3, [pc, #52]	@ (800e4f4 <prvAddNewTaskToReadyList+0xc0>)
 800e4c0:	681b      	ldr	r3, [r3, #0]
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	d00e      	beq.n	800e4e4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800e4c6:	4b0a      	ldr	r3, [pc, #40]	@ (800e4f0 <prvAddNewTaskToReadyList+0xbc>)
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e4d0:	429a      	cmp	r2, r3
 800e4d2:	d207      	bcs.n	800e4e4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800e4d4:	4b0b      	ldr	r3, [pc, #44]	@ (800e504 <prvAddNewTaskToReadyList+0xd0>)
 800e4d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e4da:	601a      	str	r2, [r3, #0]
 800e4dc:	f3bf 8f4f 	dsb	sy
 800e4e0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e4e4:	bf00      	nop
 800e4e6:	3708      	adds	r7, #8
 800e4e8:	46bd      	mov	sp, r7
 800e4ea:	bd80      	pop	{r7, pc}
 800e4ec:	20000c68 	.word	0x20000c68
 800e4f0:	20000b68 	.word	0x20000b68
 800e4f4:	20000c74 	.word	0x20000c74
 800e4f8:	20000c84 	.word	0x20000c84
 800e4fc:	20000c70 	.word	0x20000c70
 800e500:	20000b6c 	.word	0x20000b6c
 800e504:	e000ed04 	.word	0xe000ed04

0800e508 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800e508:	b580      	push	{r7, lr}
 800e50a:	b084      	sub	sp, #16
 800e50c:	af00      	add	r7, sp, #0
 800e50e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800e510:	2300      	movs	r3, #0
 800e512:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	2b00      	cmp	r3, #0
 800e518:	d018      	beq.n	800e54c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800e51a:	4b14      	ldr	r3, [pc, #80]	@ (800e56c <vTaskDelay+0x64>)
 800e51c:	681b      	ldr	r3, [r3, #0]
 800e51e:	2b00      	cmp	r3, #0
 800e520:	d00b      	beq.n	800e53a <vTaskDelay+0x32>
	__asm volatile
 800e522:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e526:	f383 8811 	msr	BASEPRI, r3
 800e52a:	f3bf 8f6f 	isb	sy
 800e52e:	f3bf 8f4f 	dsb	sy
 800e532:	60bb      	str	r3, [r7, #8]
}
 800e534:	bf00      	nop
 800e536:	bf00      	nop
 800e538:	e7fd      	b.n	800e536 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800e53a:	f000 f885 	bl	800e648 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e53e:	2100      	movs	r1, #0
 800e540:	6878      	ldr	r0, [r7, #4]
 800e542:	f000 fe23 	bl	800f18c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800e546:	f000 f88d 	bl	800e664 <xTaskResumeAll>
 800e54a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e54c:	68fb      	ldr	r3, [r7, #12]
 800e54e:	2b00      	cmp	r3, #0
 800e550:	d107      	bne.n	800e562 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800e552:	4b07      	ldr	r3, [pc, #28]	@ (800e570 <vTaskDelay+0x68>)
 800e554:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e558:	601a      	str	r2, [r3, #0]
 800e55a:	f3bf 8f4f 	dsb	sy
 800e55e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e562:	bf00      	nop
 800e564:	3710      	adds	r7, #16
 800e566:	46bd      	mov	sp, r7
 800e568:	bd80      	pop	{r7, pc}
 800e56a:	bf00      	nop
 800e56c:	20000c90 	.word	0x20000c90
 800e570:	e000ed04 	.word	0xe000ed04

0800e574 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e574:	b580      	push	{r7, lr}
 800e576:	b08a      	sub	sp, #40	@ 0x28
 800e578:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e57a:	2300      	movs	r3, #0
 800e57c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e57e:	2300      	movs	r3, #0
 800e580:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e582:	463a      	mov	r2, r7
 800e584:	1d39      	adds	r1, r7, #4
 800e586:	f107 0308 	add.w	r3, r7, #8
 800e58a:	4618      	mov	r0, r3
 800e58c:	f7f2 fb84 	bl	8000c98 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e590:	6839      	ldr	r1, [r7, #0]
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	68ba      	ldr	r2, [r7, #8]
 800e596:	9202      	str	r2, [sp, #8]
 800e598:	9301      	str	r3, [sp, #4]
 800e59a:	2300      	movs	r3, #0
 800e59c:	9300      	str	r3, [sp, #0]
 800e59e:	2300      	movs	r3, #0
 800e5a0:	460a      	mov	r2, r1
 800e5a2:	4921      	ldr	r1, [pc, #132]	@ (800e628 <vTaskStartScheduler+0xb4>)
 800e5a4:	4821      	ldr	r0, [pc, #132]	@ (800e62c <vTaskStartScheduler+0xb8>)
 800e5a6:	f7ff fe09 	bl	800e1bc <xTaskCreateStatic>
 800e5aa:	4603      	mov	r3, r0
 800e5ac:	4a20      	ldr	r2, [pc, #128]	@ (800e630 <vTaskStartScheduler+0xbc>)
 800e5ae:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e5b0:	4b1f      	ldr	r3, [pc, #124]	@ (800e630 <vTaskStartScheduler+0xbc>)
 800e5b2:	681b      	ldr	r3, [r3, #0]
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	d002      	beq.n	800e5be <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e5b8:	2301      	movs	r3, #1
 800e5ba:	617b      	str	r3, [r7, #20]
 800e5bc:	e001      	b.n	800e5c2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e5be:	2300      	movs	r3, #0
 800e5c0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e5c2:	697b      	ldr	r3, [r7, #20]
 800e5c4:	2b01      	cmp	r3, #1
 800e5c6:	d11b      	bne.n	800e600 <vTaskStartScheduler+0x8c>
	__asm volatile
 800e5c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e5cc:	f383 8811 	msr	BASEPRI, r3
 800e5d0:	f3bf 8f6f 	isb	sy
 800e5d4:	f3bf 8f4f 	dsb	sy
 800e5d8:	613b      	str	r3, [r7, #16]
}
 800e5da:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e5dc:	4b15      	ldr	r3, [pc, #84]	@ (800e634 <vTaskStartScheduler+0xc0>)
 800e5de:	681b      	ldr	r3, [r3, #0]
 800e5e0:	334c      	adds	r3, #76	@ 0x4c
 800e5e2:	4a15      	ldr	r2, [pc, #84]	@ (800e638 <vTaskStartScheduler+0xc4>)
 800e5e4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e5e6:	4b15      	ldr	r3, [pc, #84]	@ (800e63c <vTaskStartScheduler+0xc8>)
 800e5e8:	f04f 32ff 	mov.w	r2, #4294967295
 800e5ec:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e5ee:	4b14      	ldr	r3, [pc, #80]	@ (800e640 <vTaskStartScheduler+0xcc>)
 800e5f0:	2201      	movs	r2, #1
 800e5f2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800e5f4:	4b13      	ldr	r3, [pc, #76]	@ (800e644 <vTaskStartScheduler+0xd0>)
 800e5f6:	2200      	movs	r2, #0
 800e5f8:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e5fa:	f000 feb9 	bl	800f370 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e5fe:	e00f      	b.n	800e620 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e600:	697b      	ldr	r3, [r7, #20]
 800e602:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e606:	d10b      	bne.n	800e620 <vTaskStartScheduler+0xac>
	__asm volatile
 800e608:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e60c:	f383 8811 	msr	BASEPRI, r3
 800e610:	f3bf 8f6f 	isb	sy
 800e614:	f3bf 8f4f 	dsb	sy
 800e618:	60fb      	str	r3, [r7, #12]
}
 800e61a:	bf00      	nop
 800e61c:	bf00      	nop
 800e61e:	e7fd      	b.n	800e61c <vTaskStartScheduler+0xa8>
}
 800e620:	bf00      	nop
 800e622:	3718      	adds	r7, #24
 800e624:	46bd      	mov	sp, r7
 800e626:	bd80      	pop	{r7, pc}
 800e628:	08012548 	.word	0x08012548
 800e62c:	0800ec05 	.word	0x0800ec05
 800e630:	20000c8c 	.word	0x20000c8c
 800e634:	20000b68 	.word	0x20000b68
 800e638:	20000020 	.word	0x20000020
 800e63c:	20000c88 	.word	0x20000c88
 800e640:	20000c74 	.word	0x20000c74
 800e644:	20000c6c 	.word	0x20000c6c

0800e648 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e648:	b480      	push	{r7}
 800e64a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800e64c:	4b04      	ldr	r3, [pc, #16]	@ (800e660 <vTaskSuspendAll+0x18>)
 800e64e:	681b      	ldr	r3, [r3, #0]
 800e650:	3301      	adds	r3, #1
 800e652:	4a03      	ldr	r2, [pc, #12]	@ (800e660 <vTaskSuspendAll+0x18>)
 800e654:	6013      	str	r3, [r2, #0]
}
 800e656:	bf00      	nop
 800e658:	46bd      	mov	sp, r7
 800e65a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e65e:	4770      	bx	lr
 800e660:	20000c90 	.word	0x20000c90

0800e664 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e664:	b580      	push	{r7, lr}
 800e666:	b084      	sub	sp, #16
 800e668:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e66a:	2300      	movs	r3, #0
 800e66c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e66e:	2300      	movs	r3, #0
 800e670:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e672:	4b42      	ldr	r3, [pc, #264]	@ (800e77c <xTaskResumeAll+0x118>)
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	2b00      	cmp	r3, #0
 800e678:	d10b      	bne.n	800e692 <xTaskResumeAll+0x2e>
	__asm volatile
 800e67a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e67e:	f383 8811 	msr	BASEPRI, r3
 800e682:	f3bf 8f6f 	isb	sy
 800e686:	f3bf 8f4f 	dsb	sy
 800e68a:	603b      	str	r3, [r7, #0]
}
 800e68c:	bf00      	nop
 800e68e:	bf00      	nop
 800e690:	e7fd      	b.n	800e68e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e692:	f000 ff11 	bl	800f4b8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e696:	4b39      	ldr	r3, [pc, #228]	@ (800e77c <xTaskResumeAll+0x118>)
 800e698:	681b      	ldr	r3, [r3, #0]
 800e69a:	3b01      	subs	r3, #1
 800e69c:	4a37      	ldr	r2, [pc, #220]	@ (800e77c <xTaskResumeAll+0x118>)
 800e69e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e6a0:	4b36      	ldr	r3, [pc, #216]	@ (800e77c <xTaskResumeAll+0x118>)
 800e6a2:	681b      	ldr	r3, [r3, #0]
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	d161      	bne.n	800e76c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e6a8:	4b35      	ldr	r3, [pc, #212]	@ (800e780 <xTaskResumeAll+0x11c>)
 800e6aa:	681b      	ldr	r3, [r3, #0]
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	d05d      	beq.n	800e76c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e6b0:	e02e      	b.n	800e710 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800e6b2:	4b34      	ldr	r3, [pc, #208]	@ (800e784 <xTaskResumeAll+0x120>)
 800e6b4:	68db      	ldr	r3, [r3, #12]
 800e6b6:	68db      	ldr	r3, [r3, #12]
 800e6b8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e6ba:	68fb      	ldr	r3, [r7, #12]
 800e6bc:	3318      	adds	r3, #24
 800e6be:	4618      	mov	r0, r3
 800e6c0:	f7fe fff2 	bl	800d6a8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	3304      	adds	r3, #4
 800e6c8:	4618      	mov	r0, r3
 800e6ca:	f7fe ffed 	bl	800d6a8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e6d2:	2201      	movs	r2, #1
 800e6d4:	409a      	lsls	r2, r3
 800e6d6:	4b2c      	ldr	r3, [pc, #176]	@ (800e788 <xTaskResumeAll+0x124>)
 800e6d8:	681b      	ldr	r3, [r3, #0]
 800e6da:	4313      	orrs	r3, r2
 800e6dc:	4a2a      	ldr	r2, [pc, #168]	@ (800e788 <xTaskResumeAll+0x124>)
 800e6de:	6013      	str	r3, [r2, #0]
 800e6e0:	68fb      	ldr	r3, [r7, #12]
 800e6e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e6e4:	4613      	mov	r3, r2
 800e6e6:	009b      	lsls	r3, r3, #2
 800e6e8:	4413      	add	r3, r2
 800e6ea:	009b      	lsls	r3, r3, #2
 800e6ec:	4a27      	ldr	r2, [pc, #156]	@ (800e78c <xTaskResumeAll+0x128>)
 800e6ee:	441a      	add	r2, r3
 800e6f0:	68fb      	ldr	r3, [r7, #12]
 800e6f2:	3304      	adds	r3, #4
 800e6f4:	4619      	mov	r1, r3
 800e6f6:	4610      	mov	r0, r2
 800e6f8:	f7fe ff79 	bl	800d5ee <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e6fc:	68fb      	ldr	r3, [r7, #12]
 800e6fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e700:	4b23      	ldr	r3, [pc, #140]	@ (800e790 <xTaskResumeAll+0x12c>)
 800e702:	681b      	ldr	r3, [r3, #0]
 800e704:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e706:	429a      	cmp	r2, r3
 800e708:	d302      	bcc.n	800e710 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800e70a:	4b22      	ldr	r3, [pc, #136]	@ (800e794 <xTaskResumeAll+0x130>)
 800e70c:	2201      	movs	r2, #1
 800e70e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e710:	4b1c      	ldr	r3, [pc, #112]	@ (800e784 <xTaskResumeAll+0x120>)
 800e712:	681b      	ldr	r3, [r3, #0]
 800e714:	2b00      	cmp	r3, #0
 800e716:	d1cc      	bne.n	800e6b2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e718:	68fb      	ldr	r3, [r7, #12]
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	d001      	beq.n	800e722 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e71e:	f000 fb2d 	bl	800ed7c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800e722:	4b1d      	ldr	r3, [pc, #116]	@ (800e798 <xTaskResumeAll+0x134>)
 800e724:	681b      	ldr	r3, [r3, #0]
 800e726:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	d010      	beq.n	800e750 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e72e:	f000 f837 	bl	800e7a0 <xTaskIncrementTick>
 800e732:	4603      	mov	r3, r0
 800e734:	2b00      	cmp	r3, #0
 800e736:	d002      	beq.n	800e73e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800e738:	4b16      	ldr	r3, [pc, #88]	@ (800e794 <xTaskResumeAll+0x130>)
 800e73a:	2201      	movs	r2, #1
 800e73c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	3b01      	subs	r3, #1
 800e742:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	2b00      	cmp	r3, #0
 800e748:	d1f1      	bne.n	800e72e <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 800e74a:	4b13      	ldr	r3, [pc, #76]	@ (800e798 <xTaskResumeAll+0x134>)
 800e74c:	2200      	movs	r2, #0
 800e74e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e750:	4b10      	ldr	r3, [pc, #64]	@ (800e794 <xTaskResumeAll+0x130>)
 800e752:	681b      	ldr	r3, [r3, #0]
 800e754:	2b00      	cmp	r3, #0
 800e756:	d009      	beq.n	800e76c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e758:	2301      	movs	r3, #1
 800e75a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e75c:	4b0f      	ldr	r3, [pc, #60]	@ (800e79c <xTaskResumeAll+0x138>)
 800e75e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e762:	601a      	str	r2, [r3, #0]
 800e764:	f3bf 8f4f 	dsb	sy
 800e768:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e76c:	f000 fed6 	bl	800f51c <vPortExitCritical>

	return xAlreadyYielded;
 800e770:	68bb      	ldr	r3, [r7, #8]
}
 800e772:	4618      	mov	r0, r3
 800e774:	3710      	adds	r7, #16
 800e776:	46bd      	mov	sp, r7
 800e778:	bd80      	pop	{r7, pc}
 800e77a:	bf00      	nop
 800e77c:	20000c90 	.word	0x20000c90
 800e780:	20000c68 	.word	0x20000c68
 800e784:	20000c28 	.word	0x20000c28
 800e788:	20000c70 	.word	0x20000c70
 800e78c:	20000b6c 	.word	0x20000b6c
 800e790:	20000b68 	.word	0x20000b68
 800e794:	20000c7c 	.word	0x20000c7c
 800e798:	20000c78 	.word	0x20000c78
 800e79c:	e000ed04 	.word	0xe000ed04

0800e7a0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e7a0:	b580      	push	{r7, lr}
 800e7a2:	b086      	sub	sp, #24
 800e7a4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e7a6:	2300      	movs	r3, #0
 800e7a8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e7aa:	4b51      	ldr	r3, [pc, #324]	@ (800e8f0 <xTaskIncrementTick+0x150>)
 800e7ac:	681b      	ldr	r3, [r3, #0]
 800e7ae:	2b00      	cmp	r3, #0
 800e7b0:	f040 808e 	bne.w	800e8d0 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e7b4:	4b4f      	ldr	r3, [pc, #316]	@ (800e8f4 <xTaskIncrementTick+0x154>)
 800e7b6:	681b      	ldr	r3, [r3, #0]
 800e7b8:	3301      	adds	r3, #1
 800e7ba:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e7bc:	4a4d      	ldr	r2, [pc, #308]	@ (800e8f4 <xTaskIncrementTick+0x154>)
 800e7be:	693b      	ldr	r3, [r7, #16]
 800e7c0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e7c2:	693b      	ldr	r3, [r7, #16]
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	d121      	bne.n	800e80c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800e7c8:	4b4b      	ldr	r3, [pc, #300]	@ (800e8f8 <xTaskIncrementTick+0x158>)
 800e7ca:	681b      	ldr	r3, [r3, #0]
 800e7cc:	681b      	ldr	r3, [r3, #0]
 800e7ce:	2b00      	cmp	r3, #0
 800e7d0:	d00b      	beq.n	800e7ea <xTaskIncrementTick+0x4a>
	__asm volatile
 800e7d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e7d6:	f383 8811 	msr	BASEPRI, r3
 800e7da:	f3bf 8f6f 	isb	sy
 800e7de:	f3bf 8f4f 	dsb	sy
 800e7e2:	603b      	str	r3, [r7, #0]
}
 800e7e4:	bf00      	nop
 800e7e6:	bf00      	nop
 800e7e8:	e7fd      	b.n	800e7e6 <xTaskIncrementTick+0x46>
 800e7ea:	4b43      	ldr	r3, [pc, #268]	@ (800e8f8 <xTaskIncrementTick+0x158>)
 800e7ec:	681b      	ldr	r3, [r3, #0]
 800e7ee:	60fb      	str	r3, [r7, #12]
 800e7f0:	4b42      	ldr	r3, [pc, #264]	@ (800e8fc <xTaskIncrementTick+0x15c>)
 800e7f2:	681b      	ldr	r3, [r3, #0]
 800e7f4:	4a40      	ldr	r2, [pc, #256]	@ (800e8f8 <xTaskIncrementTick+0x158>)
 800e7f6:	6013      	str	r3, [r2, #0]
 800e7f8:	4a40      	ldr	r2, [pc, #256]	@ (800e8fc <xTaskIncrementTick+0x15c>)
 800e7fa:	68fb      	ldr	r3, [r7, #12]
 800e7fc:	6013      	str	r3, [r2, #0]
 800e7fe:	4b40      	ldr	r3, [pc, #256]	@ (800e900 <xTaskIncrementTick+0x160>)
 800e800:	681b      	ldr	r3, [r3, #0]
 800e802:	3301      	adds	r3, #1
 800e804:	4a3e      	ldr	r2, [pc, #248]	@ (800e900 <xTaskIncrementTick+0x160>)
 800e806:	6013      	str	r3, [r2, #0]
 800e808:	f000 fab8 	bl	800ed7c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e80c:	4b3d      	ldr	r3, [pc, #244]	@ (800e904 <xTaskIncrementTick+0x164>)
 800e80e:	681b      	ldr	r3, [r3, #0]
 800e810:	693a      	ldr	r2, [r7, #16]
 800e812:	429a      	cmp	r2, r3
 800e814:	d34d      	bcc.n	800e8b2 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e816:	4b38      	ldr	r3, [pc, #224]	@ (800e8f8 <xTaskIncrementTick+0x158>)
 800e818:	681b      	ldr	r3, [r3, #0]
 800e81a:	681b      	ldr	r3, [r3, #0]
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	d101      	bne.n	800e824 <xTaskIncrementTick+0x84>
 800e820:	2301      	movs	r3, #1
 800e822:	e000      	b.n	800e826 <xTaskIncrementTick+0x86>
 800e824:	2300      	movs	r3, #0
 800e826:	2b00      	cmp	r3, #0
 800e828:	d004      	beq.n	800e834 <xTaskIncrementTick+0x94>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e82a:	4b36      	ldr	r3, [pc, #216]	@ (800e904 <xTaskIncrementTick+0x164>)
 800e82c:	f04f 32ff 	mov.w	r2, #4294967295
 800e830:	601a      	str	r2, [r3, #0]
					break;
 800e832:	e03e      	b.n	800e8b2 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800e834:	4b30      	ldr	r3, [pc, #192]	@ (800e8f8 <xTaskIncrementTick+0x158>)
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	68db      	ldr	r3, [r3, #12]
 800e83a:	68db      	ldr	r3, [r3, #12]
 800e83c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e83e:	68bb      	ldr	r3, [r7, #8]
 800e840:	685b      	ldr	r3, [r3, #4]
 800e842:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e844:	693a      	ldr	r2, [r7, #16]
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	429a      	cmp	r2, r3
 800e84a:	d203      	bcs.n	800e854 <xTaskIncrementTick+0xb4>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e84c:	4a2d      	ldr	r2, [pc, #180]	@ (800e904 <xTaskIncrementTick+0x164>)
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	6013      	str	r3, [r2, #0]
						break;
 800e852:	e02e      	b.n	800e8b2 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e854:	68bb      	ldr	r3, [r7, #8]
 800e856:	3304      	adds	r3, #4
 800e858:	4618      	mov	r0, r3
 800e85a:	f7fe ff25 	bl	800d6a8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e85e:	68bb      	ldr	r3, [r7, #8]
 800e860:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e862:	2b00      	cmp	r3, #0
 800e864:	d004      	beq.n	800e870 <xTaskIncrementTick+0xd0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e866:	68bb      	ldr	r3, [r7, #8]
 800e868:	3318      	adds	r3, #24
 800e86a:	4618      	mov	r0, r3
 800e86c:	f7fe ff1c 	bl	800d6a8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e870:	68bb      	ldr	r3, [r7, #8]
 800e872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e874:	2201      	movs	r2, #1
 800e876:	409a      	lsls	r2, r3
 800e878:	4b23      	ldr	r3, [pc, #140]	@ (800e908 <xTaskIncrementTick+0x168>)
 800e87a:	681b      	ldr	r3, [r3, #0]
 800e87c:	4313      	orrs	r3, r2
 800e87e:	4a22      	ldr	r2, [pc, #136]	@ (800e908 <xTaskIncrementTick+0x168>)
 800e880:	6013      	str	r3, [r2, #0]
 800e882:	68bb      	ldr	r3, [r7, #8]
 800e884:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e886:	4613      	mov	r3, r2
 800e888:	009b      	lsls	r3, r3, #2
 800e88a:	4413      	add	r3, r2
 800e88c:	009b      	lsls	r3, r3, #2
 800e88e:	4a1f      	ldr	r2, [pc, #124]	@ (800e90c <xTaskIncrementTick+0x16c>)
 800e890:	441a      	add	r2, r3
 800e892:	68bb      	ldr	r3, [r7, #8]
 800e894:	3304      	adds	r3, #4
 800e896:	4619      	mov	r1, r3
 800e898:	4610      	mov	r0, r2
 800e89a:	f7fe fea8 	bl	800d5ee <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e89e:	68bb      	ldr	r3, [r7, #8]
 800e8a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e8a2:	4b1b      	ldr	r3, [pc, #108]	@ (800e910 <xTaskIncrementTick+0x170>)
 800e8a4:	681b      	ldr	r3, [r3, #0]
 800e8a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e8a8:	429a      	cmp	r2, r3
 800e8aa:	d3b4      	bcc.n	800e816 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800e8ac:	2301      	movs	r3, #1
 800e8ae:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e8b0:	e7b1      	b.n	800e816 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e8b2:	4b17      	ldr	r3, [pc, #92]	@ (800e910 <xTaskIncrementTick+0x170>)
 800e8b4:	681b      	ldr	r3, [r3, #0]
 800e8b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e8b8:	4914      	ldr	r1, [pc, #80]	@ (800e90c <xTaskIncrementTick+0x16c>)
 800e8ba:	4613      	mov	r3, r2
 800e8bc:	009b      	lsls	r3, r3, #2
 800e8be:	4413      	add	r3, r2
 800e8c0:	009b      	lsls	r3, r3, #2
 800e8c2:	440b      	add	r3, r1
 800e8c4:	681b      	ldr	r3, [r3, #0]
 800e8c6:	2b01      	cmp	r3, #1
 800e8c8:	d907      	bls.n	800e8da <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800e8ca:	2301      	movs	r3, #1
 800e8cc:	617b      	str	r3, [r7, #20]
 800e8ce:	e004      	b.n	800e8da <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800e8d0:	4b10      	ldr	r3, [pc, #64]	@ (800e914 <xTaskIncrementTick+0x174>)
 800e8d2:	681b      	ldr	r3, [r3, #0]
 800e8d4:	3301      	adds	r3, #1
 800e8d6:	4a0f      	ldr	r2, [pc, #60]	@ (800e914 <xTaskIncrementTick+0x174>)
 800e8d8:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800e8da:	4b0f      	ldr	r3, [pc, #60]	@ (800e918 <xTaskIncrementTick+0x178>)
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	d001      	beq.n	800e8e6 <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 800e8e2:	2301      	movs	r3, #1
 800e8e4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800e8e6:	697b      	ldr	r3, [r7, #20]
}
 800e8e8:	4618      	mov	r0, r3
 800e8ea:	3718      	adds	r7, #24
 800e8ec:	46bd      	mov	sp, r7
 800e8ee:	bd80      	pop	{r7, pc}
 800e8f0:	20000c90 	.word	0x20000c90
 800e8f4:	20000c6c 	.word	0x20000c6c
 800e8f8:	20000c20 	.word	0x20000c20
 800e8fc:	20000c24 	.word	0x20000c24
 800e900:	20000c80 	.word	0x20000c80
 800e904:	20000c88 	.word	0x20000c88
 800e908:	20000c70 	.word	0x20000c70
 800e90c:	20000b6c 	.word	0x20000b6c
 800e910:	20000b68 	.word	0x20000b68
 800e914:	20000c78 	.word	0x20000c78
 800e918:	20000c7c 	.word	0x20000c7c

0800e91c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e91c:	b480      	push	{r7}
 800e91e:	b087      	sub	sp, #28
 800e920:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e922:	4b2a      	ldr	r3, [pc, #168]	@ (800e9cc <vTaskSwitchContext+0xb0>)
 800e924:	681b      	ldr	r3, [r3, #0]
 800e926:	2b00      	cmp	r3, #0
 800e928:	d003      	beq.n	800e932 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e92a:	4b29      	ldr	r3, [pc, #164]	@ (800e9d0 <vTaskSwitchContext+0xb4>)
 800e92c:	2201      	movs	r2, #1
 800e92e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e930:	e045      	b.n	800e9be <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800e932:	4b27      	ldr	r3, [pc, #156]	@ (800e9d0 <vTaskSwitchContext+0xb4>)
 800e934:	2200      	movs	r2, #0
 800e936:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800e938:	4b26      	ldr	r3, [pc, #152]	@ (800e9d4 <vTaskSwitchContext+0xb8>)
 800e93a:	681b      	ldr	r3, [r3, #0]
 800e93c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800e93e:	68fb      	ldr	r3, [r7, #12]
 800e940:	fab3 f383 	clz	r3, r3
 800e944:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800e946:	7afb      	ldrb	r3, [r7, #11]
 800e948:	f1c3 031f 	rsb	r3, r3, #31
 800e94c:	617b      	str	r3, [r7, #20]
 800e94e:	4922      	ldr	r1, [pc, #136]	@ (800e9d8 <vTaskSwitchContext+0xbc>)
 800e950:	697a      	ldr	r2, [r7, #20]
 800e952:	4613      	mov	r3, r2
 800e954:	009b      	lsls	r3, r3, #2
 800e956:	4413      	add	r3, r2
 800e958:	009b      	lsls	r3, r3, #2
 800e95a:	440b      	add	r3, r1
 800e95c:	681b      	ldr	r3, [r3, #0]
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d10b      	bne.n	800e97a <vTaskSwitchContext+0x5e>
	__asm volatile
 800e962:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e966:	f383 8811 	msr	BASEPRI, r3
 800e96a:	f3bf 8f6f 	isb	sy
 800e96e:	f3bf 8f4f 	dsb	sy
 800e972:	607b      	str	r3, [r7, #4]
}
 800e974:	bf00      	nop
 800e976:	bf00      	nop
 800e978:	e7fd      	b.n	800e976 <vTaskSwitchContext+0x5a>
 800e97a:	697a      	ldr	r2, [r7, #20]
 800e97c:	4613      	mov	r3, r2
 800e97e:	009b      	lsls	r3, r3, #2
 800e980:	4413      	add	r3, r2
 800e982:	009b      	lsls	r3, r3, #2
 800e984:	4a14      	ldr	r2, [pc, #80]	@ (800e9d8 <vTaskSwitchContext+0xbc>)
 800e986:	4413      	add	r3, r2
 800e988:	613b      	str	r3, [r7, #16]
 800e98a:	693b      	ldr	r3, [r7, #16]
 800e98c:	685b      	ldr	r3, [r3, #4]
 800e98e:	685a      	ldr	r2, [r3, #4]
 800e990:	693b      	ldr	r3, [r7, #16]
 800e992:	605a      	str	r2, [r3, #4]
 800e994:	693b      	ldr	r3, [r7, #16]
 800e996:	685a      	ldr	r2, [r3, #4]
 800e998:	693b      	ldr	r3, [r7, #16]
 800e99a:	3308      	adds	r3, #8
 800e99c:	429a      	cmp	r2, r3
 800e99e:	d104      	bne.n	800e9aa <vTaskSwitchContext+0x8e>
 800e9a0:	693b      	ldr	r3, [r7, #16]
 800e9a2:	685b      	ldr	r3, [r3, #4]
 800e9a4:	685a      	ldr	r2, [r3, #4]
 800e9a6:	693b      	ldr	r3, [r7, #16]
 800e9a8:	605a      	str	r2, [r3, #4]
 800e9aa:	693b      	ldr	r3, [r7, #16]
 800e9ac:	685b      	ldr	r3, [r3, #4]
 800e9ae:	68db      	ldr	r3, [r3, #12]
 800e9b0:	4a0a      	ldr	r2, [pc, #40]	@ (800e9dc <vTaskSwitchContext+0xc0>)
 800e9b2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e9b4:	4b09      	ldr	r3, [pc, #36]	@ (800e9dc <vTaskSwitchContext+0xc0>)
 800e9b6:	681b      	ldr	r3, [r3, #0]
 800e9b8:	334c      	adds	r3, #76	@ 0x4c
 800e9ba:	4a09      	ldr	r2, [pc, #36]	@ (800e9e0 <vTaskSwitchContext+0xc4>)
 800e9bc:	6013      	str	r3, [r2, #0]
}
 800e9be:	bf00      	nop
 800e9c0:	371c      	adds	r7, #28
 800e9c2:	46bd      	mov	sp, r7
 800e9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9c8:	4770      	bx	lr
 800e9ca:	bf00      	nop
 800e9cc:	20000c90 	.word	0x20000c90
 800e9d0:	20000c7c 	.word	0x20000c7c
 800e9d4:	20000c70 	.word	0x20000c70
 800e9d8:	20000b6c 	.word	0x20000b6c
 800e9dc:	20000b68 	.word	0x20000b68
 800e9e0:	20000020 	.word	0x20000020

0800e9e4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800e9e4:	b580      	push	{r7, lr}
 800e9e6:	b084      	sub	sp, #16
 800e9e8:	af00      	add	r7, sp, #0
 800e9ea:	6078      	str	r0, [r7, #4]
 800e9ec:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	2b00      	cmp	r3, #0
 800e9f2:	d10b      	bne.n	800ea0c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800e9f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e9f8:	f383 8811 	msr	BASEPRI, r3
 800e9fc:	f3bf 8f6f 	isb	sy
 800ea00:	f3bf 8f4f 	dsb	sy
 800ea04:	60fb      	str	r3, [r7, #12]
}
 800ea06:	bf00      	nop
 800ea08:	bf00      	nop
 800ea0a:	e7fd      	b.n	800ea08 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ea0c:	4b07      	ldr	r3, [pc, #28]	@ (800ea2c <vTaskPlaceOnEventList+0x48>)
 800ea0e:	681b      	ldr	r3, [r3, #0]
 800ea10:	3318      	adds	r3, #24
 800ea12:	4619      	mov	r1, r3
 800ea14:	6878      	ldr	r0, [r7, #4]
 800ea16:	f7fe fe0e 	bl	800d636 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ea1a:	2101      	movs	r1, #1
 800ea1c:	6838      	ldr	r0, [r7, #0]
 800ea1e:	f000 fbb5 	bl	800f18c <prvAddCurrentTaskToDelayedList>
}
 800ea22:	bf00      	nop
 800ea24:	3710      	adds	r7, #16
 800ea26:	46bd      	mov	sp, r7
 800ea28:	bd80      	pop	{r7, pc}
 800ea2a:	bf00      	nop
 800ea2c:	20000b68 	.word	0x20000b68

0800ea30 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ea30:	b580      	push	{r7, lr}
 800ea32:	b086      	sub	sp, #24
 800ea34:	af00      	add	r7, sp, #0
 800ea36:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	68db      	ldr	r3, [r3, #12]
 800ea3c:	68db      	ldr	r3, [r3, #12]
 800ea3e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ea40:	693b      	ldr	r3, [r7, #16]
 800ea42:	2b00      	cmp	r3, #0
 800ea44:	d10b      	bne.n	800ea5e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800ea46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea4a:	f383 8811 	msr	BASEPRI, r3
 800ea4e:	f3bf 8f6f 	isb	sy
 800ea52:	f3bf 8f4f 	dsb	sy
 800ea56:	60fb      	str	r3, [r7, #12]
}
 800ea58:	bf00      	nop
 800ea5a:	bf00      	nop
 800ea5c:	e7fd      	b.n	800ea5a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ea5e:	693b      	ldr	r3, [r7, #16]
 800ea60:	3318      	adds	r3, #24
 800ea62:	4618      	mov	r0, r3
 800ea64:	f7fe fe20 	bl	800d6a8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ea68:	4b1d      	ldr	r3, [pc, #116]	@ (800eae0 <xTaskRemoveFromEventList+0xb0>)
 800ea6a:	681b      	ldr	r3, [r3, #0]
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	d11c      	bne.n	800eaaa <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ea70:	693b      	ldr	r3, [r7, #16]
 800ea72:	3304      	adds	r3, #4
 800ea74:	4618      	mov	r0, r3
 800ea76:	f7fe fe17 	bl	800d6a8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ea7a:	693b      	ldr	r3, [r7, #16]
 800ea7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ea7e:	2201      	movs	r2, #1
 800ea80:	409a      	lsls	r2, r3
 800ea82:	4b18      	ldr	r3, [pc, #96]	@ (800eae4 <xTaskRemoveFromEventList+0xb4>)
 800ea84:	681b      	ldr	r3, [r3, #0]
 800ea86:	4313      	orrs	r3, r2
 800ea88:	4a16      	ldr	r2, [pc, #88]	@ (800eae4 <xTaskRemoveFromEventList+0xb4>)
 800ea8a:	6013      	str	r3, [r2, #0]
 800ea8c:	693b      	ldr	r3, [r7, #16]
 800ea8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ea90:	4613      	mov	r3, r2
 800ea92:	009b      	lsls	r3, r3, #2
 800ea94:	4413      	add	r3, r2
 800ea96:	009b      	lsls	r3, r3, #2
 800ea98:	4a13      	ldr	r2, [pc, #76]	@ (800eae8 <xTaskRemoveFromEventList+0xb8>)
 800ea9a:	441a      	add	r2, r3
 800ea9c:	693b      	ldr	r3, [r7, #16]
 800ea9e:	3304      	adds	r3, #4
 800eaa0:	4619      	mov	r1, r3
 800eaa2:	4610      	mov	r0, r2
 800eaa4:	f7fe fda3 	bl	800d5ee <vListInsertEnd>
 800eaa8:	e005      	b.n	800eab6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800eaaa:	693b      	ldr	r3, [r7, #16]
 800eaac:	3318      	adds	r3, #24
 800eaae:	4619      	mov	r1, r3
 800eab0:	480e      	ldr	r0, [pc, #56]	@ (800eaec <xTaskRemoveFromEventList+0xbc>)
 800eab2:	f7fe fd9c 	bl	800d5ee <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800eab6:	693b      	ldr	r3, [r7, #16]
 800eab8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eaba:	4b0d      	ldr	r3, [pc, #52]	@ (800eaf0 <xTaskRemoveFromEventList+0xc0>)
 800eabc:	681b      	ldr	r3, [r3, #0]
 800eabe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eac0:	429a      	cmp	r2, r3
 800eac2:	d905      	bls.n	800ead0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800eac4:	2301      	movs	r3, #1
 800eac6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800eac8:	4b0a      	ldr	r3, [pc, #40]	@ (800eaf4 <xTaskRemoveFromEventList+0xc4>)
 800eaca:	2201      	movs	r2, #1
 800eacc:	601a      	str	r2, [r3, #0]
 800eace:	e001      	b.n	800ead4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800ead0:	2300      	movs	r3, #0
 800ead2:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800ead4:	697b      	ldr	r3, [r7, #20]
}
 800ead6:	4618      	mov	r0, r3
 800ead8:	3718      	adds	r7, #24
 800eada:	46bd      	mov	sp, r7
 800eadc:	bd80      	pop	{r7, pc}
 800eade:	bf00      	nop
 800eae0:	20000c90 	.word	0x20000c90
 800eae4:	20000c70 	.word	0x20000c70
 800eae8:	20000b6c 	.word	0x20000b6c
 800eaec:	20000c28 	.word	0x20000c28
 800eaf0:	20000b68 	.word	0x20000b68
 800eaf4:	20000c7c 	.word	0x20000c7c

0800eaf8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800eaf8:	b480      	push	{r7}
 800eafa:	b083      	sub	sp, #12
 800eafc:	af00      	add	r7, sp, #0
 800eafe:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800eb00:	4b06      	ldr	r3, [pc, #24]	@ (800eb1c <vTaskInternalSetTimeOutState+0x24>)
 800eb02:	681a      	ldr	r2, [r3, #0]
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800eb08:	4b05      	ldr	r3, [pc, #20]	@ (800eb20 <vTaskInternalSetTimeOutState+0x28>)
 800eb0a:	681a      	ldr	r2, [r3, #0]
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	605a      	str	r2, [r3, #4]
}
 800eb10:	bf00      	nop
 800eb12:	370c      	adds	r7, #12
 800eb14:	46bd      	mov	sp, r7
 800eb16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb1a:	4770      	bx	lr
 800eb1c:	20000c80 	.word	0x20000c80
 800eb20:	20000c6c 	.word	0x20000c6c

0800eb24 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800eb24:	b580      	push	{r7, lr}
 800eb26:	b088      	sub	sp, #32
 800eb28:	af00      	add	r7, sp, #0
 800eb2a:	6078      	str	r0, [r7, #4]
 800eb2c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	d10b      	bne.n	800eb4c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800eb34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb38:	f383 8811 	msr	BASEPRI, r3
 800eb3c:	f3bf 8f6f 	isb	sy
 800eb40:	f3bf 8f4f 	dsb	sy
 800eb44:	613b      	str	r3, [r7, #16]
}
 800eb46:	bf00      	nop
 800eb48:	bf00      	nop
 800eb4a:	e7fd      	b.n	800eb48 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800eb4c:	683b      	ldr	r3, [r7, #0]
 800eb4e:	2b00      	cmp	r3, #0
 800eb50:	d10b      	bne.n	800eb6a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800eb52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb56:	f383 8811 	msr	BASEPRI, r3
 800eb5a:	f3bf 8f6f 	isb	sy
 800eb5e:	f3bf 8f4f 	dsb	sy
 800eb62:	60fb      	str	r3, [r7, #12]
}
 800eb64:	bf00      	nop
 800eb66:	bf00      	nop
 800eb68:	e7fd      	b.n	800eb66 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800eb6a:	f000 fca5 	bl	800f4b8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800eb6e:	4b1d      	ldr	r3, [pc, #116]	@ (800ebe4 <xTaskCheckForTimeOut+0xc0>)
 800eb70:	681b      	ldr	r3, [r3, #0]
 800eb72:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	685b      	ldr	r3, [r3, #4]
 800eb78:	69ba      	ldr	r2, [r7, #24]
 800eb7a:	1ad3      	subs	r3, r2, r3
 800eb7c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800eb7e:	683b      	ldr	r3, [r7, #0]
 800eb80:	681b      	ldr	r3, [r3, #0]
 800eb82:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb86:	d102      	bne.n	800eb8e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800eb88:	2300      	movs	r3, #0
 800eb8a:	61fb      	str	r3, [r7, #28]
 800eb8c:	e023      	b.n	800ebd6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	681a      	ldr	r2, [r3, #0]
 800eb92:	4b15      	ldr	r3, [pc, #84]	@ (800ebe8 <xTaskCheckForTimeOut+0xc4>)
 800eb94:	681b      	ldr	r3, [r3, #0]
 800eb96:	429a      	cmp	r2, r3
 800eb98:	d007      	beq.n	800ebaa <xTaskCheckForTimeOut+0x86>
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	685b      	ldr	r3, [r3, #4]
 800eb9e:	69ba      	ldr	r2, [r7, #24]
 800eba0:	429a      	cmp	r2, r3
 800eba2:	d302      	bcc.n	800ebaa <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800eba4:	2301      	movs	r3, #1
 800eba6:	61fb      	str	r3, [r7, #28]
 800eba8:	e015      	b.n	800ebd6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ebaa:	683b      	ldr	r3, [r7, #0]
 800ebac:	681b      	ldr	r3, [r3, #0]
 800ebae:	697a      	ldr	r2, [r7, #20]
 800ebb0:	429a      	cmp	r2, r3
 800ebb2:	d20b      	bcs.n	800ebcc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ebb4:	683b      	ldr	r3, [r7, #0]
 800ebb6:	681a      	ldr	r2, [r3, #0]
 800ebb8:	697b      	ldr	r3, [r7, #20]
 800ebba:	1ad2      	subs	r2, r2, r3
 800ebbc:	683b      	ldr	r3, [r7, #0]
 800ebbe:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ebc0:	6878      	ldr	r0, [r7, #4]
 800ebc2:	f7ff ff99 	bl	800eaf8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ebc6:	2300      	movs	r3, #0
 800ebc8:	61fb      	str	r3, [r7, #28]
 800ebca:	e004      	b.n	800ebd6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800ebcc:	683b      	ldr	r3, [r7, #0]
 800ebce:	2200      	movs	r2, #0
 800ebd0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ebd2:	2301      	movs	r3, #1
 800ebd4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ebd6:	f000 fca1 	bl	800f51c <vPortExitCritical>

	return xReturn;
 800ebda:	69fb      	ldr	r3, [r7, #28]
}
 800ebdc:	4618      	mov	r0, r3
 800ebde:	3720      	adds	r7, #32
 800ebe0:	46bd      	mov	sp, r7
 800ebe2:	bd80      	pop	{r7, pc}
 800ebe4:	20000c6c 	.word	0x20000c6c
 800ebe8:	20000c80 	.word	0x20000c80

0800ebec <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ebec:	b480      	push	{r7}
 800ebee:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ebf0:	4b03      	ldr	r3, [pc, #12]	@ (800ec00 <vTaskMissedYield+0x14>)
 800ebf2:	2201      	movs	r2, #1
 800ebf4:	601a      	str	r2, [r3, #0]
}
 800ebf6:	bf00      	nop
 800ebf8:	46bd      	mov	sp, r7
 800ebfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebfe:	4770      	bx	lr
 800ec00:	20000c7c 	.word	0x20000c7c

0800ec04 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ec04:	b580      	push	{r7, lr}
 800ec06:	b082      	sub	sp, #8
 800ec08:	af00      	add	r7, sp, #0
 800ec0a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ec0c:	f000 f852 	bl	800ecb4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ec10:	4b06      	ldr	r3, [pc, #24]	@ (800ec2c <prvIdleTask+0x28>)
 800ec12:	681b      	ldr	r3, [r3, #0]
 800ec14:	2b01      	cmp	r3, #1
 800ec16:	d9f9      	bls.n	800ec0c <prvIdleTask+0x8>
			{
				taskYIELD();
 800ec18:	4b05      	ldr	r3, [pc, #20]	@ (800ec30 <prvIdleTask+0x2c>)
 800ec1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ec1e:	601a      	str	r2, [r3, #0]
 800ec20:	f3bf 8f4f 	dsb	sy
 800ec24:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ec28:	e7f0      	b.n	800ec0c <prvIdleTask+0x8>
 800ec2a:	bf00      	nop
 800ec2c:	20000b6c 	.word	0x20000b6c
 800ec30:	e000ed04 	.word	0xe000ed04

0800ec34 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ec34:	b580      	push	{r7, lr}
 800ec36:	b082      	sub	sp, #8
 800ec38:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ec3a:	2300      	movs	r3, #0
 800ec3c:	607b      	str	r3, [r7, #4]
 800ec3e:	e00c      	b.n	800ec5a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ec40:	687a      	ldr	r2, [r7, #4]
 800ec42:	4613      	mov	r3, r2
 800ec44:	009b      	lsls	r3, r3, #2
 800ec46:	4413      	add	r3, r2
 800ec48:	009b      	lsls	r3, r3, #2
 800ec4a:	4a12      	ldr	r2, [pc, #72]	@ (800ec94 <prvInitialiseTaskLists+0x60>)
 800ec4c:	4413      	add	r3, r2
 800ec4e:	4618      	mov	r0, r3
 800ec50:	f7fe fca0 	bl	800d594 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	3301      	adds	r3, #1
 800ec58:	607b      	str	r3, [r7, #4]
 800ec5a:	687b      	ldr	r3, [r7, #4]
 800ec5c:	2b06      	cmp	r3, #6
 800ec5e:	d9ef      	bls.n	800ec40 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ec60:	480d      	ldr	r0, [pc, #52]	@ (800ec98 <prvInitialiseTaskLists+0x64>)
 800ec62:	f7fe fc97 	bl	800d594 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ec66:	480d      	ldr	r0, [pc, #52]	@ (800ec9c <prvInitialiseTaskLists+0x68>)
 800ec68:	f7fe fc94 	bl	800d594 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ec6c:	480c      	ldr	r0, [pc, #48]	@ (800eca0 <prvInitialiseTaskLists+0x6c>)
 800ec6e:	f7fe fc91 	bl	800d594 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ec72:	480c      	ldr	r0, [pc, #48]	@ (800eca4 <prvInitialiseTaskLists+0x70>)
 800ec74:	f7fe fc8e 	bl	800d594 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ec78:	480b      	ldr	r0, [pc, #44]	@ (800eca8 <prvInitialiseTaskLists+0x74>)
 800ec7a:	f7fe fc8b 	bl	800d594 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ec7e:	4b0b      	ldr	r3, [pc, #44]	@ (800ecac <prvInitialiseTaskLists+0x78>)
 800ec80:	4a05      	ldr	r2, [pc, #20]	@ (800ec98 <prvInitialiseTaskLists+0x64>)
 800ec82:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ec84:	4b0a      	ldr	r3, [pc, #40]	@ (800ecb0 <prvInitialiseTaskLists+0x7c>)
 800ec86:	4a05      	ldr	r2, [pc, #20]	@ (800ec9c <prvInitialiseTaskLists+0x68>)
 800ec88:	601a      	str	r2, [r3, #0]
}
 800ec8a:	bf00      	nop
 800ec8c:	3708      	adds	r7, #8
 800ec8e:	46bd      	mov	sp, r7
 800ec90:	bd80      	pop	{r7, pc}
 800ec92:	bf00      	nop
 800ec94:	20000b6c 	.word	0x20000b6c
 800ec98:	20000bf8 	.word	0x20000bf8
 800ec9c:	20000c0c 	.word	0x20000c0c
 800eca0:	20000c28 	.word	0x20000c28
 800eca4:	20000c3c 	.word	0x20000c3c
 800eca8:	20000c54 	.word	0x20000c54
 800ecac:	20000c20 	.word	0x20000c20
 800ecb0:	20000c24 	.word	0x20000c24

0800ecb4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ecb4:	b580      	push	{r7, lr}
 800ecb6:	b082      	sub	sp, #8
 800ecb8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ecba:	e019      	b.n	800ecf0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ecbc:	f000 fbfc 	bl	800f4b8 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800ecc0:	4b10      	ldr	r3, [pc, #64]	@ (800ed04 <prvCheckTasksWaitingTermination+0x50>)
 800ecc2:	68db      	ldr	r3, [r3, #12]
 800ecc4:	68db      	ldr	r3, [r3, #12]
 800ecc6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	3304      	adds	r3, #4
 800eccc:	4618      	mov	r0, r3
 800ecce:	f7fe fceb 	bl	800d6a8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ecd2:	4b0d      	ldr	r3, [pc, #52]	@ (800ed08 <prvCheckTasksWaitingTermination+0x54>)
 800ecd4:	681b      	ldr	r3, [r3, #0]
 800ecd6:	3b01      	subs	r3, #1
 800ecd8:	4a0b      	ldr	r2, [pc, #44]	@ (800ed08 <prvCheckTasksWaitingTermination+0x54>)
 800ecda:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ecdc:	4b0b      	ldr	r3, [pc, #44]	@ (800ed0c <prvCheckTasksWaitingTermination+0x58>)
 800ecde:	681b      	ldr	r3, [r3, #0]
 800ece0:	3b01      	subs	r3, #1
 800ece2:	4a0a      	ldr	r2, [pc, #40]	@ (800ed0c <prvCheckTasksWaitingTermination+0x58>)
 800ece4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ece6:	f000 fc19 	bl	800f51c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ecea:	6878      	ldr	r0, [r7, #4]
 800ecec:	f000 f810 	bl	800ed10 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ecf0:	4b06      	ldr	r3, [pc, #24]	@ (800ed0c <prvCheckTasksWaitingTermination+0x58>)
 800ecf2:	681b      	ldr	r3, [r3, #0]
 800ecf4:	2b00      	cmp	r3, #0
 800ecf6:	d1e1      	bne.n	800ecbc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ecf8:	bf00      	nop
 800ecfa:	bf00      	nop
 800ecfc:	3708      	adds	r7, #8
 800ecfe:	46bd      	mov	sp, r7
 800ed00:	bd80      	pop	{r7, pc}
 800ed02:	bf00      	nop
 800ed04:	20000c3c 	.word	0x20000c3c
 800ed08:	20000c68 	.word	0x20000c68
 800ed0c:	20000c50 	.word	0x20000c50

0800ed10 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ed10:	b580      	push	{r7, lr}
 800ed12:	b084      	sub	sp, #16
 800ed14:	af00      	add	r7, sp, #0
 800ed16:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	334c      	adds	r3, #76	@ 0x4c
 800ed1c:	4618      	mov	r0, r3
 800ed1e:	f001 fc03 	bl	8010528 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800ed28:	2b00      	cmp	r3, #0
 800ed2a:	d108      	bne.n	800ed3e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ed30:	4618      	mov	r0, r3
 800ed32:	f000 fd69 	bl	800f808 <vPortFree>
				vPortFree( pxTCB );
 800ed36:	6878      	ldr	r0, [r7, #4]
 800ed38:	f000 fd66 	bl	800f808 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ed3c:	e019      	b.n	800ed72 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800ed44:	2b01      	cmp	r3, #1
 800ed46:	d103      	bne.n	800ed50 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800ed48:	6878      	ldr	r0, [r7, #4]
 800ed4a:	f000 fd5d 	bl	800f808 <vPortFree>
	}
 800ed4e:	e010      	b.n	800ed72 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800ed56:	2b02      	cmp	r3, #2
 800ed58:	d00b      	beq.n	800ed72 <prvDeleteTCB+0x62>
	__asm volatile
 800ed5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed5e:	f383 8811 	msr	BASEPRI, r3
 800ed62:	f3bf 8f6f 	isb	sy
 800ed66:	f3bf 8f4f 	dsb	sy
 800ed6a:	60fb      	str	r3, [r7, #12]
}
 800ed6c:	bf00      	nop
 800ed6e:	bf00      	nop
 800ed70:	e7fd      	b.n	800ed6e <prvDeleteTCB+0x5e>
	}
 800ed72:	bf00      	nop
 800ed74:	3710      	adds	r7, #16
 800ed76:	46bd      	mov	sp, r7
 800ed78:	bd80      	pop	{r7, pc}
	...

0800ed7c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ed7c:	b480      	push	{r7}
 800ed7e:	b083      	sub	sp, #12
 800ed80:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ed82:	4b0f      	ldr	r3, [pc, #60]	@ (800edc0 <prvResetNextTaskUnblockTime+0x44>)
 800ed84:	681b      	ldr	r3, [r3, #0]
 800ed86:	681b      	ldr	r3, [r3, #0]
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	d101      	bne.n	800ed90 <prvResetNextTaskUnblockTime+0x14>
 800ed8c:	2301      	movs	r3, #1
 800ed8e:	e000      	b.n	800ed92 <prvResetNextTaskUnblockTime+0x16>
 800ed90:	2300      	movs	r3, #0
 800ed92:	2b00      	cmp	r3, #0
 800ed94:	d004      	beq.n	800eda0 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ed96:	4b0b      	ldr	r3, [pc, #44]	@ (800edc4 <prvResetNextTaskUnblockTime+0x48>)
 800ed98:	f04f 32ff 	mov.w	r2, #4294967295
 800ed9c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ed9e:	e008      	b.n	800edb2 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800eda0:	4b07      	ldr	r3, [pc, #28]	@ (800edc0 <prvResetNextTaskUnblockTime+0x44>)
 800eda2:	681b      	ldr	r3, [r3, #0]
 800eda4:	68db      	ldr	r3, [r3, #12]
 800eda6:	68db      	ldr	r3, [r3, #12]
 800eda8:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	685b      	ldr	r3, [r3, #4]
 800edae:	4a05      	ldr	r2, [pc, #20]	@ (800edc4 <prvResetNextTaskUnblockTime+0x48>)
 800edb0:	6013      	str	r3, [r2, #0]
}
 800edb2:	bf00      	nop
 800edb4:	370c      	adds	r7, #12
 800edb6:	46bd      	mov	sp, r7
 800edb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edbc:	4770      	bx	lr
 800edbe:	bf00      	nop
 800edc0:	20000c20 	.word	0x20000c20
 800edc4:	20000c88 	.word	0x20000c88

0800edc8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800edc8:	b480      	push	{r7}
 800edca:	b083      	sub	sp, #12
 800edcc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800edce:	4b0b      	ldr	r3, [pc, #44]	@ (800edfc <xTaskGetSchedulerState+0x34>)
 800edd0:	681b      	ldr	r3, [r3, #0]
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	d102      	bne.n	800eddc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800edd6:	2301      	movs	r3, #1
 800edd8:	607b      	str	r3, [r7, #4]
 800edda:	e008      	b.n	800edee <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800eddc:	4b08      	ldr	r3, [pc, #32]	@ (800ee00 <xTaskGetSchedulerState+0x38>)
 800edde:	681b      	ldr	r3, [r3, #0]
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d102      	bne.n	800edea <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ede4:	2302      	movs	r3, #2
 800ede6:	607b      	str	r3, [r7, #4]
 800ede8:	e001      	b.n	800edee <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800edea:	2300      	movs	r3, #0
 800edec:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800edee:	687b      	ldr	r3, [r7, #4]
	}
 800edf0:	4618      	mov	r0, r3
 800edf2:	370c      	adds	r7, #12
 800edf4:	46bd      	mov	sp, r7
 800edf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edfa:	4770      	bx	lr
 800edfc:	20000c74 	.word	0x20000c74
 800ee00:	20000c90 	.word	0x20000c90

0800ee04 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800ee04:	b580      	push	{r7, lr}
 800ee06:	b084      	sub	sp, #16
 800ee08:	af00      	add	r7, sp, #0
 800ee0a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800ee10:	2300      	movs	r3, #0
 800ee12:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	2b00      	cmp	r3, #0
 800ee18:	d06e      	beq.n	800eef8 <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800ee1a:	68bb      	ldr	r3, [r7, #8]
 800ee1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ee1e:	4b39      	ldr	r3, [pc, #228]	@ (800ef04 <xTaskPriorityInherit+0x100>)
 800ee20:	681b      	ldr	r3, [r3, #0]
 800ee22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee24:	429a      	cmp	r2, r3
 800ee26:	d25e      	bcs.n	800eee6 <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ee28:	68bb      	ldr	r3, [r7, #8]
 800ee2a:	699b      	ldr	r3, [r3, #24]
 800ee2c:	2b00      	cmp	r3, #0
 800ee2e:	db06      	blt.n	800ee3e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ee30:	4b34      	ldr	r3, [pc, #208]	@ (800ef04 <xTaskPriorityInherit+0x100>)
 800ee32:	681b      	ldr	r3, [r3, #0]
 800ee34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee36:	f1c3 0207 	rsb	r2, r3, #7
 800ee3a:	68bb      	ldr	r3, [r7, #8]
 800ee3c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800ee3e:	68bb      	ldr	r3, [r7, #8]
 800ee40:	6959      	ldr	r1, [r3, #20]
 800ee42:	68bb      	ldr	r3, [r7, #8]
 800ee44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ee46:	4613      	mov	r3, r2
 800ee48:	009b      	lsls	r3, r3, #2
 800ee4a:	4413      	add	r3, r2
 800ee4c:	009b      	lsls	r3, r3, #2
 800ee4e:	4a2e      	ldr	r2, [pc, #184]	@ (800ef08 <xTaskPriorityInherit+0x104>)
 800ee50:	4413      	add	r3, r2
 800ee52:	4299      	cmp	r1, r3
 800ee54:	d101      	bne.n	800ee5a <xTaskPriorityInherit+0x56>
 800ee56:	2301      	movs	r3, #1
 800ee58:	e000      	b.n	800ee5c <xTaskPriorityInherit+0x58>
 800ee5a:	2300      	movs	r3, #0
 800ee5c:	2b00      	cmp	r3, #0
 800ee5e:	d03a      	beq.n	800eed6 <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ee60:	68bb      	ldr	r3, [r7, #8]
 800ee62:	3304      	adds	r3, #4
 800ee64:	4618      	mov	r0, r3
 800ee66:	f7fe fc1f 	bl	800d6a8 <uxListRemove>
 800ee6a:	4603      	mov	r3, r0
 800ee6c:	2b00      	cmp	r3, #0
 800ee6e:	d115      	bne.n	800ee9c <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800ee70:	68bb      	ldr	r3, [r7, #8]
 800ee72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ee74:	4924      	ldr	r1, [pc, #144]	@ (800ef08 <xTaskPriorityInherit+0x104>)
 800ee76:	4613      	mov	r3, r2
 800ee78:	009b      	lsls	r3, r3, #2
 800ee7a:	4413      	add	r3, r2
 800ee7c:	009b      	lsls	r3, r3, #2
 800ee7e:	440b      	add	r3, r1
 800ee80:	681b      	ldr	r3, [r3, #0]
 800ee82:	2b00      	cmp	r3, #0
 800ee84:	d10a      	bne.n	800ee9c <xTaskPriorityInherit+0x98>
 800ee86:	68bb      	ldr	r3, [r7, #8]
 800ee88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee8a:	2201      	movs	r2, #1
 800ee8c:	fa02 f303 	lsl.w	r3, r2, r3
 800ee90:	43da      	mvns	r2, r3
 800ee92:	4b1e      	ldr	r3, [pc, #120]	@ (800ef0c <xTaskPriorityInherit+0x108>)
 800ee94:	681b      	ldr	r3, [r3, #0]
 800ee96:	4013      	ands	r3, r2
 800ee98:	4a1c      	ldr	r2, [pc, #112]	@ (800ef0c <xTaskPriorityInherit+0x108>)
 800ee9a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ee9c:	4b19      	ldr	r3, [pc, #100]	@ (800ef04 <xTaskPriorityInherit+0x100>)
 800ee9e:	681b      	ldr	r3, [r3, #0]
 800eea0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eea2:	68bb      	ldr	r3, [r7, #8]
 800eea4:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800eea6:	68bb      	ldr	r3, [r7, #8]
 800eea8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eeaa:	2201      	movs	r2, #1
 800eeac:	409a      	lsls	r2, r3
 800eeae:	4b17      	ldr	r3, [pc, #92]	@ (800ef0c <xTaskPriorityInherit+0x108>)
 800eeb0:	681b      	ldr	r3, [r3, #0]
 800eeb2:	4313      	orrs	r3, r2
 800eeb4:	4a15      	ldr	r2, [pc, #84]	@ (800ef0c <xTaskPriorityInherit+0x108>)
 800eeb6:	6013      	str	r3, [r2, #0]
 800eeb8:	68bb      	ldr	r3, [r7, #8]
 800eeba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eebc:	4613      	mov	r3, r2
 800eebe:	009b      	lsls	r3, r3, #2
 800eec0:	4413      	add	r3, r2
 800eec2:	009b      	lsls	r3, r3, #2
 800eec4:	4a10      	ldr	r2, [pc, #64]	@ (800ef08 <xTaskPriorityInherit+0x104>)
 800eec6:	441a      	add	r2, r3
 800eec8:	68bb      	ldr	r3, [r7, #8]
 800eeca:	3304      	adds	r3, #4
 800eecc:	4619      	mov	r1, r3
 800eece:	4610      	mov	r0, r2
 800eed0:	f7fe fb8d 	bl	800d5ee <vListInsertEnd>
 800eed4:	e004      	b.n	800eee0 <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800eed6:	4b0b      	ldr	r3, [pc, #44]	@ (800ef04 <xTaskPriorityInherit+0x100>)
 800eed8:	681b      	ldr	r3, [r3, #0]
 800eeda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eedc:	68bb      	ldr	r3, [r7, #8]
 800eede:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800eee0:	2301      	movs	r3, #1
 800eee2:	60fb      	str	r3, [r7, #12]
 800eee4:	e008      	b.n	800eef8 <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800eee6:	68bb      	ldr	r3, [r7, #8]
 800eee8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800eeea:	4b06      	ldr	r3, [pc, #24]	@ (800ef04 <xTaskPriorityInherit+0x100>)
 800eeec:	681b      	ldr	r3, [r3, #0]
 800eeee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eef0:	429a      	cmp	r2, r3
 800eef2:	d201      	bcs.n	800eef8 <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800eef4:	2301      	movs	r3, #1
 800eef6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800eef8:	68fb      	ldr	r3, [r7, #12]
	}
 800eefa:	4618      	mov	r0, r3
 800eefc:	3710      	adds	r7, #16
 800eefe:	46bd      	mov	sp, r7
 800ef00:	bd80      	pop	{r7, pc}
 800ef02:	bf00      	nop
 800ef04:	20000b68 	.word	0x20000b68
 800ef08:	20000b6c 	.word	0x20000b6c
 800ef0c:	20000c70 	.word	0x20000c70

0800ef10 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ef10:	b580      	push	{r7, lr}
 800ef12:	b086      	sub	sp, #24
 800ef14:	af00      	add	r7, sp, #0
 800ef16:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ef1c:	2300      	movs	r3, #0
 800ef1e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	d070      	beq.n	800f008 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ef26:	4b3b      	ldr	r3, [pc, #236]	@ (800f014 <xTaskPriorityDisinherit+0x104>)
 800ef28:	681b      	ldr	r3, [r3, #0]
 800ef2a:	693a      	ldr	r2, [r7, #16]
 800ef2c:	429a      	cmp	r2, r3
 800ef2e:	d00b      	beq.n	800ef48 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800ef30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef34:	f383 8811 	msr	BASEPRI, r3
 800ef38:	f3bf 8f6f 	isb	sy
 800ef3c:	f3bf 8f4f 	dsb	sy
 800ef40:	60fb      	str	r3, [r7, #12]
}
 800ef42:	bf00      	nop
 800ef44:	bf00      	nop
 800ef46:	e7fd      	b.n	800ef44 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ef48:	693b      	ldr	r3, [r7, #16]
 800ef4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	d10b      	bne.n	800ef68 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800ef50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef54:	f383 8811 	msr	BASEPRI, r3
 800ef58:	f3bf 8f6f 	isb	sy
 800ef5c:	f3bf 8f4f 	dsb	sy
 800ef60:	60bb      	str	r3, [r7, #8]
}
 800ef62:	bf00      	nop
 800ef64:	bf00      	nop
 800ef66:	e7fd      	b.n	800ef64 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800ef68:	693b      	ldr	r3, [r7, #16]
 800ef6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ef6c:	1e5a      	subs	r2, r3, #1
 800ef6e:	693b      	ldr	r3, [r7, #16]
 800ef70:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ef72:	693b      	ldr	r3, [r7, #16]
 800ef74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ef76:	693b      	ldr	r3, [r7, #16]
 800ef78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ef7a:	429a      	cmp	r2, r3
 800ef7c:	d044      	beq.n	800f008 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ef7e:	693b      	ldr	r3, [r7, #16]
 800ef80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ef82:	2b00      	cmp	r3, #0
 800ef84:	d140      	bne.n	800f008 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ef86:	693b      	ldr	r3, [r7, #16]
 800ef88:	3304      	adds	r3, #4
 800ef8a:	4618      	mov	r0, r3
 800ef8c:	f7fe fb8c 	bl	800d6a8 <uxListRemove>
 800ef90:	4603      	mov	r3, r0
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	d115      	bne.n	800efc2 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800ef96:	693b      	ldr	r3, [r7, #16]
 800ef98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ef9a:	491f      	ldr	r1, [pc, #124]	@ (800f018 <xTaskPriorityDisinherit+0x108>)
 800ef9c:	4613      	mov	r3, r2
 800ef9e:	009b      	lsls	r3, r3, #2
 800efa0:	4413      	add	r3, r2
 800efa2:	009b      	lsls	r3, r3, #2
 800efa4:	440b      	add	r3, r1
 800efa6:	681b      	ldr	r3, [r3, #0]
 800efa8:	2b00      	cmp	r3, #0
 800efaa:	d10a      	bne.n	800efc2 <xTaskPriorityDisinherit+0xb2>
 800efac:	693b      	ldr	r3, [r7, #16]
 800efae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800efb0:	2201      	movs	r2, #1
 800efb2:	fa02 f303 	lsl.w	r3, r2, r3
 800efb6:	43da      	mvns	r2, r3
 800efb8:	4b18      	ldr	r3, [pc, #96]	@ (800f01c <xTaskPriorityDisinherit+0x10c>)
 800efba:	681b      	ldr	r3, [r3, #0]
 800efbc:	4013      	ands	r3, r2
 800efbe:	4a17      	ldr	r2, [pc, #92]	@ (800f01c <xTaskPriorityDisinherit+0x10c>)
 800efc0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800efc2:	693b      	ldr	r3, [r7, #16]
 800efc4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800efc6:	693b      	ldr	r3, [r7, #16]
 800efc8:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800efca:	693b      	ldr	r3, [r7, #16]
 800efcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800efce:	f1c3 0207 	rsb	r2, r3, #7
 800efd2:	693b      	ldr	r3, [r7, #16]
 800efd4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800efd6:	693b      	ldr	r3, [r7, #16]
 800efd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800efda:	2201      	movs	r2, #1
 800efdc:	409a      	lsls	r2, r3
 800efde:	4b0f      	ldr	r3, [pc, #60]	@ (800f01c <xTaskPriorityDisinherit+0x10c>)
 800efe0:	681b      	ldr	r3, [r3, #0]
 800efe2:	4313      	orrs	r3, r2
 800efe4:	4a0d      	ldr	r2, [pc, #52]	@ (800f01c <xTaskPriorityDisinherit+0x10c>)
 800efe6:	6013      	str	r3, [r2, #0]
 800efe8:	693b      	ldr	r3, [r7, #16]
 800efea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800efec:	4613      	mov	r3, r2
 800efee:	009b      	lsls	r3, r3, #2
 800eff0:	4413      	add	r3, r2
 800eff2:	009b      	lsls	r3, r3, #2
 800eff4:	4a08      	ldr	r2, [pc, #32]	@ (800f018 <xTaskPriorityDisinherit+0x108>)
 800eff6:	441a      	add	r2, r3
 800eff8:	693b      	ldr	r3, [r7, #16]
 800effa:	3304      	adds	r3, #4
 800effc:	4619      	mov	r1, r3
 800effe:	4610      	mov	r0, r2
 800f000:	f7fe faf5 	bl	800d5ee <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800f004:	2301      	movs	r3, #1
 800f006:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f008:	697b      	ldr	r3, [r7, #20]
	}
 800f00a:	4618      	mov	r0, r3
 800f00c:	3718      	adds	r7, #24
 800f00e:	46bd      	mov	sp, r7
 800f010:	bd80      	pop	{r7, pc}
 800f012:	bf00      	nop
 800f014:	20000b68 	.word	0x20000b68
 800f018:	20000b6c 	.word	0x20000b6c
 800f01c:	20000c70 	.word	0x20000c70

0800f020 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800f020:	b580      	push	{r7, lr}
 800f022:	b088      	sub	sp, #32
 800f024:	af00      	add	r7, sp, #0
 800f026:	6078      	str	r0, [r7, #4]
 800f028:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800f02a:	687b      	ldr	r3, [r7, #4]
 800f02c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800f02e:	2301      	movs	r3, #1
 800f030:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	2b00      	cmp	r3, #0
 800f036:	f000 808a 	beq.w	800f14e <vTaskPriorityDisinheritAfterTimeout+0x12e>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800f03a:	69bb      	ldr	r3, [r7, #24]
 800f03c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f03e:	2b00      	cmp	r3, #0
 800f040:	d10b      	bne.n	800f05a <vTaskPriorityDisinheritAfterTimeout+0x3a>
	__asm volatile
 800f042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f046:	f383 8811 	msr	BASEPRI, r3
 800f04a:	f3bf 8f6f 	isb	sy
 800f04e:	f3bf 8f4f 	dsb	sy
 800f052:	60fb      	str	r3, [r7, #12]
}
 800f054:	bf00      	nop
 800f056:	bf00      	nop
 800f058:	e7fd      	b.n	800f056 <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800f05a:	69bb      	ldr	r3, [r7, #24]
 800f05c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f05e:	683a      	ldr	r2, [r7, #0]
 800f060:	429a      	cmp	r2, r3
 800f062:	d902      	bls.n	800f06a <vTaskPriorityDisinheritAfterTimeout+0x4a>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800f064:	683b      	ldr	r3, [r7, #0]
 800f066:	61fb      	str	r3, [r7, #28]
 800f068:	e002      	b.n	800f070 <vTaskPriorityDisinheritAfterTimeout+0x50>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800f06a:	69bb      	ldr	r3, [r7, #24]
 800f06c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f06e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800f070:	69bb      	ldr	r3, [r7, #24]
 800f072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f074:	69fa      	ldr	r2, [r7, #28]
 800f076:	429a      	cmp	r2, r3
 800f078:	d069      	beq.n	800f14e <vTaskPriorityDisinheritAfterTimeout+0x12e>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800f07a:	69bb      	ldr	r3, [r7, #24]
 800f07c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f07e:	697a      	ldr	r2, [r7, #20]
 800f080:	429a      	cmp	r2, r3
 800f082:	d164      	bne.n	800f14e <vTaskPriorityDisinheritAfterTimeout+0x12e>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800f084:	4b34      	ldr	r3, [pc, #208]	@ (800f158 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800f086:	681b      	ldr	r3, [r3, #0]
 800f088:	69ba      	ldr	r2, [r7, #24]
 800f08a:	429a      	cmp	r2, r3
 800f08c:	d10b      	bne.n	800f0a6 <vTaskPriorityDisinheritAfterTimeout+0x86>
	__asm volatile
 800f08e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f092:	f383 8811 	msr	BASEPRI, r3
 800f096:	f3bf 8f6f 	isb	sy
 800f09a:	f3bf 8f4f 	dsb	sy
 800f09e:	60bb      	str	r3, [r7, #8]
}
 800f0a0:	bf00      	nop
 800f0a2:	bf00      	nop
 800f0a4:	e7fd      	b.n	800f0a2 <vTaskPriorityDisinheritAfterTimeout+0x82>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800f0a6:	69bb      	ldr	r3, [r7, #24]
 800f0a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f0aa:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800f0ac:	69bb      	ldr	r3, [r7, #24]
 800f0ae:	69fa      	ldr	r2, [r7, #28]
 800f0b0:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800f0b2:	69bb      	ldr	r3, [r7, #24]
 800f0b4:	699b      	ldr	r3, [r3, #24]
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	db04      	blt.n	800f0c4 <vTaskPriorityDisinheritAfterTimeout+0xa4>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f0ba:	69fb      	ldr	r3, [r7, #28]
 800f0bc:	f1c3 0207 	rsb	r2, r3, #7
 800f0c0:	69bb      	ldr	r3, [r7, #24]
 800f0c2:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800f0c4:	69bb      	ldr	r3, [r7, #24]
 800f0c6:	6959      	ldr	r1, [r3, #20]
 800f0c8:	693a      	ldr	r2, [r7, #16]
 800f0ca:	4613      	mov	r3, r2
 800f0cc:	009b      	lsls	r3, r3, #2
 800f0ce:	4413      	add	r3, r2
 800f0d0:	009b      	lsls	r3, r3, #2
 800f0d2:	4a22      	ldr	r2, [pc, #136]	@ (800f15c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800f0d4:	4413      	add	r3, r2
 800f0d6:	4299      	cmp	r1, r3
 800f0d8:	d101      	bne.n	800f0de <vTaskPriorityDisinheritAfterTimeout+0xbe>
 800f0da:	2301      	movs	r3, #1
 800f0dc:	e000      	b.n	800f0e0 <vTaskPriorityDisinheritAfterTimeout+0xc0>
 800f0de:	2300      	movs	r3, #0
 800f0e0:	2b00      	cmp	r3, #0
 800f0e2:	d034      	beq.n	800f14e <vTaskPriorityDisinheritAfterTimeout+0x12e>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f0e4:	69bb      	ldr	r3, [r7, #24]
 800f0e6:	3304      	adds	r3, #4
 800f0e8:	4618      	mov	r0, r3
 800f0ea:	f7fe fadd 	bl	800d6a8 <uxListRemove>
 800f0ee:	4603      	mov	r3, r0
 800f0f0:	2b00      	cmp	r3, #0
 800f0f2:	d115      	bne.n	800f120 <vTaskPriorityDisinheritAfterTimeout+0x100>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800f0f4:	69bb      	ldr	r3, [r7, #24]
 800f0f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f0f8:	4918      	ldr	r1, [pc, #96]	@ (800f15c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800f0fa:	4613      	mov	r3, r2
 800f0fc:	009b      	lsls	r3, r3, #2
 800f0fe:	4413      	add	r3, r2
 800f100:	009b      	lsls	r3, r3, #2
 800f102:	440b      	add	r3, r1
 800f104:	681b      	ldr	r3, [r3, #0]
 800f106:	2b00      	cmp	r3, #0
 800f108:	d10a      	bne.n	800f120 <vTaskPriorityDisinheritAfterTimeout+0x100>
 800f10a:	69bb      	ldr	r3, [r7, #24]
 800f10c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f10e:	2201      	movs	r2, #1
 800f110:	fa02 f303 	lsl.w	r3, r2, r3
 800f114:	43da      	mvns	r2, r3
 800f116:	4b12      	ldr	r3, [pc, #72]	@ (800f160 <vTaskPriorityDisinheritAfterTimeout+0x140>)
 800f118:	681b      	ldr	r3, [r3, #0]
 800f11a:	4013      	ands	r3, r2
 800f11c:	4a10      	ldr	r2, [pc, #64]	@ (800f160 <vTaskPriorityDisinheritAfterTimeout+0x140>)
 800f11e:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800f120:	69bb      	ldr	r3, [r7, #24]
 800f122:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f124:	2201      	movs	r2, #1
 800f126:	409a      	lsls	r2, r3
 800f128:	4b0d      	ldr	r3, [pc, #52]	@ (800f160 <vTaskPriorityDisinheritAfterTimeout+0x140>)
 800f12a:	681b      	ldr	r3, [r3, #0]
 800f12c:	4313      	orrs	r3, r2
 800f12e:	4a0c      	ldr	r2, [pc, #48]	@ (800f160 <vTaskPriorityDisinheritAfterTimeout+0x140>)
 800f130:	6013      	str	r3, [r2, #0]
 800f132:	69bb      	ldr	r3, [r7, #24]
 800f134:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f136:	4613      	mov	r3, r2
 800f138:	009b      	lsls	r3, r3, #2
 800f13a:	4413      	add	r3, r2
 800f13c:	009b      	lsls	r3, r3, #2
 800f13e:	4a07      	ldr	r2, [pc, #28]	@ (800f15c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800f140:	441a      	add	r2, r3
 800f142:	69bb      	ldr	r3, [r7, #24]
 800f144:	3304      	adds	r3, #4
 800f146:	4619      	mov	r1, r3
 800f148:	4610      	mov	r0, r2
 800f14a:	f7fe fa50 	bl	800d5ee <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f14e:	bf00      	nop
 800f150:	3720      	adds	r7, #32
 800f152:	46bd      	mov	sp, r7
 800f154:	bd80      	pop	{r7, pc}
 800f156:	bf00      	nop
 800f158:	20000b68 	.word	0x20000b68
 800f15c:	20000b6c 	.word	0x20000b6c
 800f160:	20000c70 	.word	0x20000c70

0800f164 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 800f164:	b480      	push	{r7}
 800f166:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800f168:	4b07      	ldr	r3, [pc, #28]	@ (800f188 <pvTaskIncrementMutexHeldCount+0x24>)
 800f16a:	681b      	ldr	r3, [r3, #0]
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	d004      	beq.n	800f17a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800f170:	4b05      	ldr	r3, [pc, #20]	@ (800f188 <pvTaskIncrementMutexHeldCount+0x24>)
 800f172:	681b      	ldr	r3, [r3, #0]
 800f174:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800f176:	3201      	adds	r2, #1
 800f178:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800f17a:	4b03      	ldr	r3, [pc, #12]	@ (800f188 <pvTaskIncrementMutexHeldCount+0x24>)
 800f17c:	681b      	ldr	r3, [r3, #0]
	}
 800f17e:	4618      	mov	r0, r3
 800f180:	46bd      	mov	sp, r7
 800f182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f186:	4770      	bx	lr
 800f188:	20000b68 	.word	0x20000b68

0800f18c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800f18c:	b580      	push	{r7, lr}
 800f18e:	b084      	sub	sp, #16
 800f190:	af00      	add	r7, sp, #0
 800f192:	6078      	str	r0, [r7, #4]
 800f194:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800f196:	4b29      	ldr	r3, [pc, #164]	@ (800f23c <prvAddCurrentTaskToDelayedList+0xb0>)
 800f198:	681b      	ldr	r3, [r3, #0]
 800f19a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f19c:	4b28      	ldr	r3, [pc, #160]	@ (800f240 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f19e:	681b      	ldr	r3, [r3, #0]
 800f1a0:	3304      	adds	r3, #4
 800f1a2:	4618      	mov	r0, r3
 800f1a4:	f7fe fa80 	bl	800d6a8 <uxListRemove>
 800f1a8:	4603      	mov	r3, r0
 800f1aa:	2b00      	cmp	r3, #0
 800f1ac:	d10b      	bne.n	800f1c6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800f1ae:	4b24      	ldr	r3, [pc, #144]	@ (800f240 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f1b0:	681b      	ldr	r3, [r3, #0]
 800f1b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f1b4:	2201      	movs	r2, #1
 800f1b6:	fa02 f303 	lsl.w	r3, r2, r3
 800f1ba:	43da      	mvns	r2, r3
 800f1bc:	4b21      	ldr	r3, [pc, #132]	@ (800f244 <prvAddCurrentTaskToDelayedList+0xb8>)
 800f1be:	681b      	ldr	r3, [r3, #0]
 800f1c0:	4013      	ands	r3, r2
 800f1c2:	4a20      	ldr	r2, [pc, #128]	@ (800f244 <prvAddCurrentTaskToDelayedList+0xb8>)
 800f1c4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f1cc:	d10a      	bne.n	800f1e4 <prvAddCurrentTaskToDelayedList+0x58>
 800f1ce:	683b      	ldr	r3, [r7, #0]
 800f1d0:	2b00      	cmp	r3, #0
 800f1d2:	d007      	beq.n	800f1e4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f1d4:	4b1a      	ldr	r3, [pc, #104]	@ (800f240 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f1d6:	681b      	ldr	r3, [r3, #0]
 800f1d8:	3304      	adds	r3, #4
 800f1da:	4619      	mov	r1, r3
 800f1dc:	481a      	ldr	r0, [pc, #104]	@ (800f248 <prvAddCurrentTaskToDelayedList+0xbc>)
 800f1de:	f7fe fa06 	bl	800d5ee <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800f1e2:	e026      	b.n	800f232 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800f1e4:	68fa      	ldr	r2, [r7, #12]
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	4413      	add	r3, r2
 800f1ea:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800f1ec:	4b14      	ldr	r3, [pc, #80]	@ (800f240 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f1ee:	681b      	ldr	r3, [r3, #0]
 800f1f0:	68ba      	ldr	r2, [r7, #8]
 800f1f2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800f1f4:	68ba      	ldr	r2, [r7, #8]
 800f1f6:	68fb      	ldr	r3, [r7, #12]
 800f1f8:	429a      	cmp	r2, r3
 800f1fa:	d209      	bcs.n	800f210 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f1fc:	4b13      	ldr	r3, [pc, #76]	@ (800f24c <prvAddCurrentTaskToDelayedList+0xc0>)
 800f1fe:	681a      	ldr	r2, [r3, #0]
 800f200:	4b0f      	ldr	r3, [pc, #60]	@ (800f240 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f202:	681b      	ldr	r3, [r3, #0]
 800f204:	3304      	adds	r3, #4
 800f206:	4619      	mov	r1, r3
 800f208:	4610      	mov	r0, r2
 800f20a:	f7fe fa14 	bl	800d636 <vListInsert>
}
 800f20e:	e010      	b.n	800f232 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f210:	4b0f      	ldr	r3, [pc, #60]	@ (800f250 <prvAddCurrentTaskToDelayedList+0xc4>)
 800f212:	681a      	ldr	r2, [r3, #0]
 800f214:	4b0a      	ldr	r3, [pc, #40]	@ (800f240 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f216:	681b      	ldr	r3, [r3, #0]
 800f218:	3304      	adds	r3, #4
 800f21a:	4619      	mov	r1, r3
 800f21c:	4610      	mov	r0, r2
 800f21e:	f7fe fa0a 	bl	800d636 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800f222:	4b0c      	ldr	r3, [pc, #48]	@ (800f254 <prvAddCurrentTaskToDelayedList+0xc8>)
 800f224:	681b      	ldr	r3, [r3, #0]
 800f226:	68ba      	ldr	r2, [r7, #8]
 800f228:	429a      	cmp	r2, r3
 800f22a:	d202      	bcs.n	800f232 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800f22c:	4a09      	ldr	r2, [pc, #36]	@ (800f254 <prvAddCurrentTaskToDelayedList+0xc8>)
 800f22e:	68bb      	ldr	r3, [r7, #8]
 800f230:	6013      	str	r3, [r2, #0]
}
 800f232:	bf00      	nop
 800f234:	3710      	adds	r7, #16
 800f236:	46bd      	mov	sp, r7
 800f238:	bd80      	pop	{r7, pc}
 800f23a:	bf00      	nop
 800f23c:	20000c6c 	.word	0x20000c6c
 800f240:	20000b68 	.word	0x20000b68
 800f244:	20000c70 	.word	0x20000c70
 800f248:	20000c54 	.word	0x20000c54
 800f24c:	20000c24 	.word	0x20000c24
 800f250:	20000c20 	.word	0x20000c20
 800f254:	20000c88 	.word	0x20000c88

0800f258 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800f258:	b480      	push	{r7}
 800f25a:	b085      	sub	sp, #20
 800f25c:	af00      	add	r7, sp, #0
 800f25e:	60f8      	str	r0, [r7, #12]
 800f260:	60b9      	str	r1, [r7, #8]
 800f262:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800f264:	68fb      	ldr	r3, [r7, #12]
 800f266:	3b04      	subs	r3, #4
 800f268:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800f26a:	68fb      	ldr	r3, [r7, #12]
 800f26c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800f270:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f272:	68fb      	ldr	r3, [r7, #12]
 800f274:	3b04      	subs	r3, #4
 800f276:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800f278:	68bb      	ldr	r3, [r7, #8]
 800f27a:	f023 0201 	bic.w	r2, r3, #1
 800f27e:	68fb      	ldr	r3, [r7, #12]
 800f280:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f282:	68fb      	ldr	r3, [r7, #12]
 800f284:	3b04      	subs	r3, #4
 800f286:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800f288:	4a0c      	ldr	r2, [pc, #48]	@ (800f2bc <pxPortInitialiseStack+0x64>)
 800f28a:	68fb      	ldr	r3, [r7, #12]
 800f28c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800f28e:	68fb      	ldr	r3, [r7, #12]
 800f290:	3b14      	subs	r3, #20
 800f292:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800f294:	687a      	ldr	r2, [r7, #4]
 800f296:	68fb      	ldr	r3, [r7, #12]
 800f298:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800f29a:	68fb      	ldr	r3, [r7, #12]
 800f29c:	3b04      	subs	r3, #4
 800f29e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800f2a0:	68fb      	ldr	r3, [r7, #12]
 800f2a2:	f06f 0202 	mvn.w	r2, #2
 800f2a6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800f2a8:	68fb      	ldr	r3, [r7, #12]
 800f2aa:	3b20      	subs	r3, #32
 800f2ac:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f2ae:	68fb      	ldr	r3, [r7, #12]
}
 800f2b0:	4618      	mov	r0, r3
 800f2b2:	3714      	adds	r7, #20
 800f2b4:	46bd      	mov	sp, r7
 800f2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2ba:	4770      	bx	lr
 800f2bc:	0800f2c1 	.word	0x0800f2c1

0800f2c0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f2c0:	b480      	push	{r7}
 800f2c2:	b085      	sub	sp, #20
 800f2c4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800f2c6:	2300      	movs	r3, #0
 800f2c8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f2ca:	4b13      	ldr	r3, [pc, #76]	@ (800f318 <prvTaskExitError+0x58>)
 800f2cc:	681b      	ldr	r3, [r3, #0]
 800f2ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f2d2:	d00b      	beq.n	800f2ec <prvTaskExitError+0x2c>
	__asm volatile
 800f2d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2d8:	f383 8811 	msr	BASEPRI, r3
 800f2dc:	f3bf 8f6f 	isb	sy
 800f2e0:	f3bf 8f4f 	dsb	sy
 800f2e4:	60fb      	str	r3, [r7, #12]
}
 800f2e6:	bf00      	nop
 800f2e8:	bf00      	nop
 800f2ea:	e7fd      	b.n	800f2e8 <prvTaskExitError+0x28>
	__asm volatile
 800f2ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2f0:	f383 8811 	msr	BASEPRI, r3
 800f2f4:	f3bf 8f6f 	isb	sy
 800f2f8:	f3bf 8f4f 	dsb	sy
 800f2fc:	60bb      	str	r3, [r7, #8]
}
 800f2fe:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f300:	bf00      	nop
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	2b00      	cmp	r3, #0
 800f306:	d0fc      	beq.n	800f302 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f308:	bf00      	nop
 800f30a:	bf00      	nop
 800f30c:	3714      	adds	r7, #20
 800f30e:	46bd      	mov	sp, r7
 800f310:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f314:	4770      	bx	lr
 800f316:	bf00      	nop
 800f318:	20000010 	.word	0x20000010
 800f31c:	00000000 	.word	0x00000000

0800f320 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f320:	4b07      	ldr	r3, [pc, #28]	@ (800f340 <pxCurrentTCBConst2>)
 800f322:	6819      	ldr	r1, [r3, #0]
 800f324:	6808      	ldr	r0, [r1, #0]
 800f326:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f32a:	f380 8809 	msr	PSP, r0
 800f32e:	f3bf 8f6f 	isb	sy
 800f332:	f04f 0000 	mov.w	r0, #0
 800f336:	f380 8811 	msr	BASEPRI, r0
 800f33a:	4770      	bx	lr
 800f33c:	f3af 8000 	nop.w

0800f340 <pxCurrentTCBConst2>:
 800f340:	20000b68 	.word	0x20000b68
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f344:	bf00      	nop
 800f346:	bf00      	nop

0800f348 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f348:	4808      	ldr	r0, [pc, #32]	@ (800f36c <prvPortStartFirstTask+0x24>)
 800f34a:	6800      	ldr	r0, [r0, #0]
 800f34c:	6800      	ldr	r0, [r0, #0]
 800f34e:	f380 8808 	msr	MSP, r0
 800f352:	f04f 0000 	mov.w	r0, #0
 800f356:	f380 8814 	msr	CONTROL, r0
 800f35a:	b662      	cpsie	i
 800f35c:	b661      	cpsie	f
 800f35e:	f3bf 8f4f 	dsb	sy
 800f362:	f3bf 8f6f 	isb	sy
 800f366:	df00      	svc	0
 800f368:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f36a:	bf00      	nop
 800f36c:	e000ed08 	.word	0xe000ed08

0800f370 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800f370:	b580      	push	{r7, lr}
 800f372:	b086      	sub	sp, #24
 800f374:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800f376:	4b47      	ldr	r3, [pc, #284]	@ (800f494 <xPortStartScheduler+0x124>)
 800f378:	681b      	ldr	r3, [r3, #0]
 800f37a:	4a47      	ldr	r2, [pc, #284]	@ (800f498 <xPortStartScheduler+0x128>)
 800f37c:	4293      	cmp	r3, r2
 800f37e:	d10b      	bne.n	800f398 <xPortStartScheduler+0x28>
	__asm volatile
 800f380:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f384:	f383 8811 	msr	BASEPRI, r3
 800f388:	f3bf 8f6f 	isb	sy
 800f38c:	f3bf 8f4f 	dsb	sy
 800f390:	60fb      	str	r3, [r7, #12]
}
 800f392:	bf00      	nop
 800f394:	bf00      	nop
 800f396:	e7fd      	b.n	800f394 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800f398:	4b3e      	ldr	r3, [pc, #248]	@ (800f494 <xPortStartScheduler+0x124>)
 800f39a:	681b      	ldr	r3, [r3, #0]
 800f39c:	4a3f      	ldr	r2, [pc, #252]	@ (800f49c <xPortStartScheduler+0x12c>)
 800f39e:	4293      	cmp	r3, r2
 800f3a0:	d10b      	bne.n	800f3ba <xPortStartScheduler+0x4a>
	__asm volatile
 800f3a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f3a6:	f383 8811 	msr	BASEPRI, r3
 800f3aa:	f3bf 8f6f 	isb	sy
 800f3ae:	f3bf 8f4f 	dsb	sy
 800f3b2:	613b      	str	r3, [r7, #16]
}
 800f3b4:	bf00      	nop
 800f3b6:	bf00      	nop
 800f3b8:	e7fd      	b.n	800f3b6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800f3ba:	4b39      	ldr	r3, [pc, #228]	@ (800f4a0 <xPortStartScheduler+0x130>)
 800f3bc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800f3be:	697b      	ldr	r3, [r7, #20]
 800f3c0:	781b      	ldrb	r3, [r3, #0]
 800f3c2:	b2db      	uxtb	r3, r3
 800f3c4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800f3c6:	697b      	ldr	r3, [r7, #20]
 800f3c8:	22ff      	movs	r2, #255	@ 0xff
 800f3ca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800f3cc:	697b      	ldr	r3, [r7, #20]
 800f3ce:	781b      	ldrb	r3, [r3, #0]
 800f3d0:	b2db      	uxtb	r3, r3
 800f3d2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800f3d4:	78fb      	ldrb	r3, [r7, #3]
 800f3d6:	b2db      	uxtb	r3, r3
 800f3d8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800f3dc:	b2da      	uxtb	r2, r3
 800f3de:	4b31      	ldr	r3, [pc, #196]	@ (800f4a4 <xPortStartScheduler+0x134>)
 800f3e0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800f3e2:	4b31      	ldr	r3, [pc, #196]	@ (800f4a8 <xPortStartScheduler+0x138>)
 800f3e4:	2207      	movs	r2, #7
 800f3e6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f3e8:	e009      	b.n	800f3fe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800f3ea:	4b2f      	ldr	r3, [pc, #188]	@ (800f4a8 <xPortStartScheduler+0x138>)
 800f3ec:	681b      	ldr	r3, [r3, #0]
 800f3ee:	3b01      	subs	r3, #1
 800f3f0:	4a2d      	ldr	r2, [pc, #180]	@ (800f4a8 <xPortStartScheduler+0x138>)
 800f3f2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800f3f4:	78fb      	ldrb	r3, [r7, #3]
 800f3f6:	b2db      	uxtb	r3, r3
 800f3f8:	005b      	lsls	r3, r3, #1
 800f3fa:	b2db      	uxtb	r3, r3
 800f3fc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f3fe:	78fb      	ldrb	r3, [r7, #3]
 800f400:	b2db      	uxtb	r3, r3
 800f402:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f406:	2b80      	cmp	r3, #128	@ 0x80
 800f408:	d0ef      	beq.n	800f3ea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800f40a:	4b27      	ldr	r3, [pc, #156]	@ (800f4a8 <xPortStartScheduler+0x138>)
 800f40c:	681b      	ldr	r3, [r3, #0]
 800f40e:	f1c3 0307 	rsb	r3, r3, #7
 800f412:	2b04      	cmp	r3, #4
 800f414:	d00b      	beq.n	800f42e <xPortStartScheduler+0xbe>
	__asm volatile
 800f416:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f41a:	f383 8811 	msr	BASEPRI, r3
 800f41e:	f3bf 8f6f 	isb	sy
 800f422:	f3bf 8f4f 	dsb	sy
 800f426:	60bb      	str	r3, [r7, #8]
}
 800f428:	bf00      	nop
 800f42a:	bf00      	nop
 800f42c:	e7fd      	b.n	800f42a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800f42e:	4b1e      	ldr	r3, [pc, #120]	@ (800f4a8 <xPortStartScheduler+0x138>)
 800f430:	681b      	ldr	r3, [r3, #0]
 800f432:	021b      	lsls	r3, r3, #8
 800f434:	4a1c      	ldr	r2, [pc, #112]	@ (800f4a8 <xPortStartScheduler+0x138>)
 800f436:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800f438:	4b1b      	ldr	r3, [pc, #108]	@ (800f4a8 <xPortStartScheduler+0x138>)
 800f43a:	681b      	ldr	r3, [r3, #0]
 800f43c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800f440:	4a19      	ldr	r2, [pc, #100]	@ (800f4a8 <xPortStartScheduler+0x138>)
 800f442:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800f444:	687b      	ldr	r3, [r7, #4]
 800f446:	b2da      	uxtb	r2, r3
 800f448:	697b      	ldr	r3, [r7, #20]
 800f44a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800f44c:	4b17      	ldr	r3, [pc, #92]	@ (800f4ac <xPortStartScheduler+0x13c>)
 800f44e:	681b      	ldr	r3, [r3, #0]
 800f450:	4a16      	ldr	r2, [pc, #88]	@ (800f4ac <xPortStartScheduler+0x13c>)
 800f452:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800f456:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800f458:	4b14      	ldr	r3, [pc, #80]	@ (800f4ac <xPortStartScheduler+0x13c>)
 800f45a:	681b      	ldr	r3, [r3, #0]
 800f45c:	4a13      	ldr	r2, [pc, #76]	@ (800f4ac <xPortStartScheduler+0x13c>)
 800f45e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800f462:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800f464:	f000 f8da 	bl	800f61c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800f468:	4b11      	ldr	r3, [pc, #68]	@ (800f4b0 <xPortStartScheduler+0x140>)
 800f46a:	2200      	movs	r2, #0
 800f46c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800f46e:	f000 f8f9 	bl	800f664 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800f472:	4b10      	ldr	r3, [pc, #64]	@ (800f4b4 <xPortStartScheduler+0x144>)
 800f474:	681b      	ldr	r3, [r3, #0]
 800f476:	4a0f      	ldr	r2, [pc, #60]	@ (800f4b4 <xPortStartScheduler+0x144>)
 800f478:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800f47c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800f47e:	f7ff ff63 	bl	800f348 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800f482:	f7ff fa4b 	bl	800e91c <vTaskSwitchContext>
	prvTaskExitError();
 800f486:	f7ff ff1b 	bl	800f2c0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800f48a:	2300      	movs	r3, #0
}
 800f48c:	4618      	mov	r0, r3
 800f48e:	3718      	adds	r7, #24
 800f490:	46bd      	mov	sp, r7
 800f492:	bd80      	pop	{r7, pc}
 800f494:	e000ed00 	.word	0xe000ed00
 800f498:	410fc271 	.word	0x410fc271
 800f49c:	410fc270 	.word	0x410fc270
 800f4a0:	e000e400 	.word	0xe000e400
 800f4a4:	20000c94 	.word	0x20000c94
 800f4a8:	20000c98 	.word	0x20000c98
 800f4ac:	e000ed20 	.word	0xe000ed20
 800f4b0:	20000010 	.word	0x20000010
 800f4b4:	e000ef34 	.word	0xe000ef34

0800f4b8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800f4b8:	b480      	push	{r7}
 800f4ba:	b083      	sub	sp, #12
 800f4bc:	af00      	add	r7, sp, #0
	__asm volatile
 800f4be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f4c2:	f383 8811 	msr	BASEPRI, r3
 800f4c6:	f3bf 8f6f 	isb	sy
 800f4ca:	f3bf 8f4f 	dsb	sy
 800f4ce:	607b      	str	r3, [r7, #4]
}
 800f4d0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800f4d2:	4b10      	ldr	r3, [pc, #64]	@ (800f514 <vPortEnterCritical+0x5c>)
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	3301      	adds	r3, #1
 800f4d8:	4a0e      	ldr	r2, [pc, #56]	@ (800f514 <vPortEnterCritical+0x5c>)
 800f4da:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800f4dc:	4b0d      	ldr	r3, [pc, #52]	@ (800f514 <vPortEnterCritical+0x5c>)
 800f4de:	681b      	ldr	r3, [r3, #0]
 800f4e0:	2b01      	cmp	r3, #1
 800f4e2:	d110      	bne.n	800f506 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800f4e4:	4b0c      	ldr	r3, [pc, #48]	@ (800f518 <vPortEnterCritical+0x60>)
 800f4e6:	681b      	ldr	r3, [r3, #0]
 800f4e8:	b2db      	uxtb	r3, r3
 800f4ea:	2b00      	cmp	r3, #0
 800f4ec:	d00b      	beq.n	800f506 <vPortEnterCritical+0x4e>
	__asm volatile
 800f4ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f4f2:	f383 8811 	msr	BASEPRI, r3
 800f4f6:	f3bf 8f6f 	isb	sy
 800f4fa:	f3bf 8f4f 	dsb	sy
 800f4fe:	603b      	str	r3, [r7, #0]
}
 800f500:	bf00      	nop
 800f502:	bf00      	nop
 800f504:	e7fd      	b.n	800f502 <vPortEnterCritical+0x4a>
	}
}
 800f506:	bf00      	nop
 800f508:	370c      	adds	r7, #12
 800f50a:	46bd      	mov	sp, r7
 800f50c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f510:	4770      	bx	lr
 800f512:	bf00      	nop
 800f514:	20000010 	.word	0x20000010
 800f518:	e000ed04 	.word	0xe000ed04

0800f51c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800f51c:	b480      	push	{r7}
 800f51e:	b083      	sub	sp, #12
 800f520:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800f522:	4b12      	ldr	r3, [pc, #72]	@ (800f56c <vPortExitCritical+0x50>)
 800f524:	681b      	ldr	r3, [r3, #0]
 800f526:	2b00      	cmp	r3, #0
 800f528:	d10b      	bne.n	800f542 <vPortExitCritical+0x26>
	__asm volatile
 800f52a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f52e:	f383 8811 	msr	BASEPRI, r3
 800f532:	f3bf 8f6f 	isb	sy
 800f536:	f3bf 8f4f 	dsb	sy
 800f53a:	607b      	str	r3, [r7, #4]
}
 800f53c:	bf00      	nop
 800f53e:	bf00      	nop
 800f540:	e7fd      	b.n	800f53e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800f542:	4b0a      	ldr	r3, [pc, #40]	@ (800f56c <vPortExitCritical+0x50>)
 800f544:	681b      	ldr	r3, [r3, #0]
 800f546:	3b01      	subs	r3, #1
 800f548:	4a08      	ldr	r2, [pc, #32]	@ (800f56c <vPortExitCritical+0x50>)
 800f54a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800f54c:	4b07      	ldr	r3, [pc, #28]	@ (800f56c <vPortExitCritical+0x50>)
 800f54e:	681b      	ldr	r3, [r3, #0]
 800f550:	2b00      	cmp	r3, #0
 800f552:	d105      	bne.n	800f560 <vPortExitCritical+0x44>
 800f554:	2300      	movs	r3, #0
 800f556:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800f558:	683b      	ldr	r3, [r7, #0]
 800f55a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800f55e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800f560:	bf00      	nop
 800f562:	370c      	adds	r7, #12
 800f564:	46bd      	mov	sp, r7
 800f566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f56a:	4770      	bx	lr
 800f56c:	20000010 	.word	0x20000010

0800f570 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800f570:	f3ef 8009 	mrs	r0, PSP
 800f574:	f3bf 8f6f 	isb	sy
 800f578:	4b15      	ldr	r3, [pc, #84]	@ (800f5d0 <pxCurrentTCBConst>)
 800f57a:	681a      	ldr	r2, [r3, #0]
 800f57c:	f01e 0f10 	tst.w	lr, #16
 800f580:	bf08      	it	eq
 800f582:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800f586:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f58a:	6010      	str	r0, [r2, #0]
 800f58c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800f590:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800f594:	f380 8811 	msr	BASEPRI, r0
 800f598:	f3bf 8f4f 	dsb	sy
 800f59c:	f3bf 8f6f 	isb	sy
 800f5a0:	f7ff f9bc 	bl	800e91c <vTaskSwitchContext>
 800f5a4:	f04f 0000 	mov.w	r0, #0
 800f5a8:	f380 8811 	msr	BASEPRI, r0
 800f5ac:	bc09      	pop	{r0, r3}
 800f5ae:	6819      	ldr	r1, [r3, #0]
 800f5b0:	6808      	ldr	r0, [r1, #0]
 800f5b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f5b6:	f01e 0f10 	tst.w	lr, #16
 800f5ba:	bf08      	it	eq
 800f5bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800f5c0:	f380 8809 	msr	PSP, r0
 800f5c4:	f3bf 8f6f 	isb	sy
 800f5c8:	4770      	bx	lr
 800f5ca:	bf00      	nop
 800f5cc:	f3af 8000 	nop.w

0800f5d0 <pxCurrentTCBConst>:
 800f5d0:	20000b68 	.word	0x20000b68
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800f5d4:	bf00      	nop
 800f5d6:	bf00      	nop

0800f5d8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800f5d8:	b580      	push	{r7, lr}
 800f5da:	b082      	sub	sp, #8
 800f5dc:	af00      	add	r7, sp, #0
	__asm volatile
 800f5de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f5e2:	f383 8811 	msr	BASEPRI, r3
 800f5e6:	f3bf 8f6f 	isb	sy
 800f5ea:	f3bf 8f4f 	dsb	sy
 800f5ee:	607b      	str	r3, [r7, #4]
}
 800f5f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800f5f2:	f7ff f8d5 	bl	800e7a0 <xTaskIncrementTick>
 800f5f6:	4603      	mov	r3, r0
 800f5f8:	2b00      	cmp	r3, #0
 800f5fa:	d003      	beq.n	800f604 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800f5fc:	4b06      	ldr	r3, [pc, #24]	@ (800f618 <SysTick_Handler+0x40>)
 800f5fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f602:	601a      	str	r2, [r3, #0]
 800f604:	2300      	movs	r3, #0
 800f606:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f608:	683b      	ldr	r3, [r7, #0]
 800f60a:	f383 8811 	msr	BASEPRI, r3
}
 800f60e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800f610:	bf00      	nop
 800f612:	3708      	adds	r7, #8
 800f614:	46bd      	mov	sp, r7
 800f616:	bd80      	pop	{r7, pc}
 800f618:	e000ed04 	.word	0xe000ed04

0800f61c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800f61c:	b480      	push	{r7}
 800f61e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800f620:	4b0b      	ldr	r3, [pc, #44]	@ (800f650 <vPortSetupTimerInterrupt+0x34>)
 800f622:	2200      	movs	r2, #0
 800f624:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f626:	4b0b      	ldr	r3, [pc, #44]	@ (800f654 <vPortSetupTimerInterrupt+0x38>)
 800f628:	2200      	movs	r2, #0
 800f62a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800f62c:	4b0a      	ldr	r3, [pc, #40]	@ (800f658 <vPortSetupTimerInterrupt+0x3c>)
 800f62e:	681b      	ldr	r3, [r3, #0]
 800f630:	4a0a      	ldr	r2, [pc, #40]	@ (800f65c <vPortSetupTimerInterrupt+0x40>)
 800f632:	fba2 2303 	umull	r2, r3, r2, r3
 800f636:	099b      	lsrs	r3, r3, #6
 800f638:	4a09      	ldr	r2, [pc, #36]	@ (800f660 <vPortSetupTimerInterrupt+0x44>)
 800f63a:	3b01      	subs	r3, #1
 800f63c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800f63e:	4b04      	ldr	r3, [pc, #16]	@ (800f650 <vPortSetupTimerInterrupt+0x34>)
 800f640:	2207      	movs	r2, #7
 800f642:	601a      	str	r2, [r3, #0]
}
 800f644:	bf00      	nop
 800f646:	46bd      	mov	sp, r7
 800f648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f64c:	4770      	bx	lr
 800f64e:	bf00      	nop
 800f650:	e000e010 	.word	0xe000e010
 800f654:	e000e018 	.word	0xe000e018
 800f658:	20000004 	.word	0x20000004
 800f65c:	10624dd3 	.word	0x10624dd3
 800f660:	e000e014 	.word	0xe000e014

0800f664 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800f664:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800f674 <vPortEnableVFP+0x10>
 800f668:	6801      	ldr	r1, [r0, #0]
 800f66a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800f66e:	6001      	str	r1, [r0, #0]
 800f670:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800f672:	bf00      	nop
 800f674:	e000ed88 	.word	0xe000ed88

0800f678 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f678:	b580      	push	{r7, lr}
 800f67a:	b08a      	sub	sp, #40	@ 0x28
 800f67c:	af00      	add	r7, sp, #0
 800f67e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f680:	2300      	movs	r3, #0
 800f682:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f684:	f7fe ffe0 	bl	800e648 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f688:	4b5a      	ldr	r3, [pc, #360]	@ (800f7f4 <pvPortMalloc+0x17c>)
 800f68a:	681b      	ldr	r3, [r3, #0]
 800f68c:	2b00      	cmp	r3, #0
 800f68e:	d101      	bne.n	800f694 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f690:	f000 f916 	bl	800f8c0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f694:	4b58      	ldr	r3, [pc, #352]	@ (800f7f8 <pvPortMalloc+0x180>)
 800f696:	681a      	ldr	r2, [r3, #0]
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	4013      	ands	r3, r2
 800f69c:	2b00      	cmp	r3, #0
 800f69e:	f040 8090 	bne.w	800f7c2 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	2b00      	cmp	r3, #0
 800f6a6:	d01e      	beq.n	800f6e6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800f6a8:	2208      	movs	r2, #8
 800f6aa:	687b      	ldr	r3, [r7, #4]
 800f6ac:	4413      	add	r3, r2
 800f6ae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	f003 0307 	and.w	r3, r3, #7
 800f6b6:	2b00      	cmp	r3, #0
 800f6b8:	d015      	beq.n	800f6e6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	f023 0307 	bic.w	r3, r3, #7
 800f6c0:	3308      	adds	r3, #8
 800f6c2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f6c4:	687b      	ldr	r3, [r7, #4]
 800f6c6:	f003 0307 	and.w	r3, r3, #7
 800f6ca:	2b00      	cmp	r3, #0
 800f6cc:	d00b      	beq.n	800f6e6 <pvPortMalloc+0x6e>
	__asm volatile
 800f6ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f6d2:	f383 8811 	msr	BASEPRI, r3
 800f6d6:	f3bf 8f6f 	isb	sy
 800f6da:	f3bf 8f4f 	dsb	sy
 800f6de:	617b      	str	r3, [r7, #20]
}
 800f6e0:	bf00      	nop
 800f6e2:	bf00      	nop
 800f6e4:	e7fd      	b.n	800f6e2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f6e6:	687b      	ldr	r3, [r7, #4]
 800f6e8:	2b00      	cmp	r3, #0
 800f6ea:	d06a      	beq.n	800f7c2 <pvPortMalloc+0x14a>
 800f6ec:	4b43      	ldr	r3, [pc, #268]	@ (800f7fc <pvPortMalloc+0x184>)
 800f6ee:	681b      	ldr	r3, [r3, #0]
 800f6f0:	687a      	ldr	r2, [r7, #4]
 800f6f2:	429a      	cmp	r2, r3
 800f6f4:	d865      	bhi.n	800f7c2 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f6f6:	4b42      	ldr	r3, [pc, #264]	@ (800f800 <pvPortMalloc+0x188>)
 800f6f8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f6fa:	4b41      	ldr	r3, [pc, #260]	@ (800f800 <pvPortMalloc+0x188>)
 800f6fc:	681b      	ldr	r3, [r3, #0]
 800f6fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f700:	e004      	b.n	800f70c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800f702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f704:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f708:	681b      	ldr	r3, [r3, #0]
 800f70a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f70c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f70e:	685b      	ldr	r3, [r3, #4]
 800f710:	687a      	ldr	r2, [r7, #4]
 800f712:	429a      	cmp	r2, r3
 800f714:	d903      	bls.n	800f71e <pvPortMalloc+0xa6>
 800f716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f718:	681b      	ldr	r3, [r3, #0]
 800f71a:	2b00      	cmp	r3, #0
 800f71c:	d1f1      	bne.n	800f702 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f71e:	4b35      	ldr	r3, [pc, #212]	@ (800f7f4 <pvPortMalloc+0x17c>)
 800f720:	681b      	ldr	r3, [r3, #0]
 800f722:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f724:	429a      	cmp	r2, r3
 800f726:	d04c      	beq.n	800f7c2 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f728:	6a3b      	ldr	r3, [r7, #32]
 800f72a:	681b      	ldr	r3, [r3, #0]
 800f72c:	2208      	movs	r2, #8
 800f72e:	4413      	add	r3, r2
 800f730:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f734:	681a      	ldr	r2, [r3, #0]
 800f736:	6a3b      	ldr	r3, [r7, #32]
 800f738:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f73a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f73c:	685a      	ldr	r2, [r3, #4]
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	1ad2      	subs	r2, r2, r3
 800f742:	2308      	movs	r3, #8
 800f744:	005b      	lsls	r3, r3, #1
 800f746:	429a      	cmp	r2, r3
 800f748:	d920      	bls.n	800f78c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f74a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f74c:	687b      	ldr	r3, [r7, #4]
 800f74e:	4413      	add	r3, r2
 800f750:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f752:	69bb      	ldr	r3, [r7, #24]
 800f754:	f003 0307 	and.w	r3, r3, #7
 800f758:	2b00      	cmp	r3, #0
 800f75a:	d00b      	beq.n	800f774 <pvPortMalloc+0xfc>
	__asm volatile
 800f75c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f760:	f383 8811 	msr	BASEPRI, r3
 800f764:	f3bf 8f6f 	isb	sy
 800f768:	f3bf 8f4f 	dsb	sy
 800f76c:	613b      	str	r3, [r7, #16]
}
 800f76e:	bf00      	nop
 800f770:	bf00      	nop
 800f772:	e7fd      	b.n	800f770 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f776:	685a      	ldr	r2, [r3, #4]
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	1ad2      	subs	r2, r2, r3
 800f77c:	69bb      	ldr	r3, [r7, #24]
 800f77e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f782:	687a      	ldr	r2, [r7, #4]
 800f784:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f786:	69b8      	ldr	r0, [r7, #24]
 800f788:	f000 f8fc 	bl	800f984 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f78c:	4b1b      	ldr	r3, [pc, #108]	@ (800f7fc <pvPortMalloc+0x184>)
 800f78e:	681a      	ldr	r2, [r3, #0]
 800f790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f792:	685b      	ldr	r3, [r3, #4]
 800f794:	1ad3      	subs	r3, r2, r3
 800f796:	4a19      	ldr	r2, [pc, #100]	@ (800f7fc <pvPortMalloc+0x184>)
 800f798:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f79a:	4b18      	ldr	r3, [pc, #96]	@ (800f7fc <pvPortMalloc+0x184>)
 800f79c:	681a      	ldr	r2, [r3, #0]
 800f79e:	4b19      	ldr	r3, [pc, #100]	@ (800f804 <pvPortMalloc+0x18c>)
 800f7a0:	681b      	ldr	r3, [r3, #0]
 800f7a2:	429a      	cmp	r2, r3
 800f7a4:	d203      	bcs.n	800f7ae <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f7a6:	4b15      	ldr	r3, [pc, #84]	@ (800f7fc <pvPortMalloc+0x184>)
 800f7a8:	681b      	ldr	r3, [r3, #0]
 800f7aa:	4a16      	ldr	r2, [pc, #88]	@ (800f804 <pvPortMalloc+0x18c>)
 800f7ac:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f7ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7b0:	685a      	ldr	r2, [r3, #4]
 800f7b2:	4b11      	ldr	r3, [pc, #68]	@ (800f7f8 <pvPortMalloc+0x180>)
 800f7b4:	681b      	ldr	r3, [r3, #0]
 800f7b6:	431a      	orrs	r2, r3
 800f7b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7ba:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f7bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7be:	2200      	movs	r2, #0
 800f7c0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f7c2:	f7fe ff4f 	bl	800e664 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f7c6:	69fb      	ldr	r3, [r7, #28]
 800f7c8:	f003 0307 	and.w	r3, r3, #7
 800f7cc:	2b00      	cmp	r3, #0
 800f7ce:	d00b      	beq.n	800f7e8 <pvPortMalloc+0x170>
	__asm volatile
 800f7d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7d4:	f383 8811 	msr	BASEPRI, r3
 800f7d8:	f3bf 8f6f 	isb	sy
 800f7dc:	f3bf 8f4f 	dsb	sy
 800f7e0:	60fb      	str	r3, [r7, #12]
}
 800f7e2:	bf00      	nop
 800f7e4:	bf00      	nop
 800f7e6:	e7fd      	b.n	800f7e4 <pvPortMalloc+0x16c>
	return pvReturn;
 800f7e8:	69fb      	ldr	r3, [r7, #28]
}
 800f7ea:	4618      	mov	r0, r3
 800f7ec:	3728      	adds	r7, #40	@ 0x28
 800f7ee:	46bd      	mov	sp, r7
 800f7f0:	bd80      	pop	{r7, pc}
 800f7f2:	bf00      	nop
 800f7f4:	20005ac4 	.word	0x20005ac4
 800f7f8:	20005ad0 	.word	0x20005ad0
 800f7fc:	20005ac8 	.word	0x20005ac8
 800f800:	20005abc 	.word	0x20005abc
 800f804:	20005acc 	.word	0x20005acc

0800f808 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f808:	b580      	push	{r7, lr}
 800f80a:	b086      	sub	sp, #24
 800f80c:	af00      	add	r7, sp, #0
 800f80e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	2b00      	cmp	r3, #0
 800f818:	d04a      	beq.n	800f8b0 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f81a:	2308      	movs	r3, #8
 800f81c:	425b      	negs	r3, r3
 800f81e:	697a      	ldr	r2, [r7, #20]
 800f820:	4413      	add	r3, r2
 800f822:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f824:	697b      	ldr	r3, [r7, #20]
 800f826:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f828:	693b      	ldr	r3, [r7, #16]
 800f82a:	685a      	ldr	r2, [r3, #4]
 800f82c:	4b22      	ldr	r3, [pc, #136]	@ (800f8b8 <vPortFree+0xb0>)
 800f82e:	681b      	ldr	r3, [r3, #0]
 800f830:	4013      	ands	r3, r2
 800f832:	2b00      	cmp	r3, #0
 800f834:	d10b      	bne.n	800f84e <vPortFree+0x46>
	__asm volatile
 800f836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f83a:	f383 8811 	msr	BASEPRI, r3
 800f83e:	f3bf 8f6f 	isb	sy
 800f842:	f3bf 8f4f 	dsb	sy
 800f846:	60fb      	str	r3, [r7, #12]
}
 800f848:	bf00      	nop
 800f84a:	bf00      	nop
 800f84c:	e7fd      	b.n	800f84a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800f84e:	693b      	ldr	r3, [r7, #16]
 800f850:	681b      	ldr	r3, [r3, #0]
 800f852:	2b00      	cmp	r3, #0
 800f854:	d00b      	beq.n	800f86e <vPortFree+0x66>
	__asm volatile
 800f856:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f85a:	f383 8811 	msr	BASEPRI, r3
 800f85e:	f3bf 8f6f 	isb	sy
 800f862:	f3bf 8f4f 	dsb	sy
 800f866:	60bb      	str	r3, [r7, #8]
}
 800f868:	bf00      	nop
 800f86a:	bf00      	nop
 800f86c:	e7fd      	b.n	800f86a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800f86e:	693b      	ldr	r3, [r7, #16]
 800f870:	685a      	ldr	r2, [r3, #4]
 800f872:	4b11      	ldr	r3, [pc, #68]	@ (800f8b8 <vPortFree+0xb0>)
 800f874:	681b      	ldr	r3, [r3, #0]
 800f876:	4013      	ands	r3, r2
 800f878:	2b00      	cmp	r3, #0
 800f87a:	d019      	beq.n	800f8b0 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800f87c:	693b      	ldr	r3, [r7, #16]
 800f87e:	681b      	ldr	r3, [r3, #0]
 800f880:	2b00      	cmp	r3, #0
 800f882:	d115      	bne.n	800f8b0 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800f884:	693b      	ldr	r3, [r7, #16]
 800f886:	685a      	ldr	r2, [r3, #4]
 800f888:	4b0b      	ldr	r3, [pc, #44]	@ (800f8b8 <vPortFree+0xb0>)
 800f88a:	681b      	ldr	r3, [r3, #0]
 800f88c:	43db      	mvns	r3, r3
 800f88e:	401a      	ands	r2, r3
 800f890:	693b      	ldr	r3, [r7, #16]
 800f892:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800f894:	f7fe fed8 	bl	800e648 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800f898:	693b      	ldr	r3, [r7, #16]
 800f89a:	685a      	ldr	r2, [r3, #4]
 800f89c:	4b07      	ldr	r3, [pc, #28]	@ (800f8bc <vPortFree+0xb4>)
 800f89e:	681b      	ldr	r3, [r3, #0]
 800f8a0:	4413      	add	r3, r2
 800f8a2:	4a06      	ldr	r2, [pc, #24]	@ (800f8bc <vPortFree+0xb4>)
 800f8a4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800f8a6:	6938      	ldr	r0, [r7, #16]
 800f8a8:	f000 f86c 	bl	800f984 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800f8ac:	f7fe feda 	bl	800e664 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800f8b0:	bf00      	nop
 800f8b2:	3718      	adds	r7, #24
 800f8b4:	46bd      	mov	sp, r7
 800f8b6:	bd80      	pop	{r7, pc}
 800f8b8:	20005ad0 	.word	0x20005ad0
 800f8bc:	20005ac8 	.word	0x20005ac8

0800f8c0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800f8c0:	b480      	push	{r7}
 800f8c2:	b085      	sub	sp, #20
 800f8c4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800f8c6:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800f8ca:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800f8cc:	4b27      	ldr	r3, [pc, #156]	@ (800f96c <prvHeapInit+0xac>)
 800f8ce:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800f8d0:	68fb      	ldr	r3, [r7, #12]
 800f8d2:	f003 0307 	and.w	r3, r3, #7
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	d00c      	beq.n	800f8f4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800f8da:	68fb      	ldr	r3, [r7, #12]
 800f8dc:	3307      	adds	r3, #7
 800f8de:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f8e0:	68fb      	ldr	r3, [r7, #12]
 800f8e2:	f023 0307 	bic.w	r3, r3, #7
 800f8e6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800f8e8:	68ba      	ldr	r2, [r7, #8]
 800f8ea:	68fb      	ldr	r3, [r7, #12]
 800f8ec:	1ad3      	subs	r3, r2, r3
 800f8ee:	4a1f      	ldr	r2, [pc, #124]	@ (800f96c <prvHeapInit+0xac>)
 800f8f0:	4413      	add	r3, r2
 800f8f2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800f8f4:	68fb      	ldr	r3, [r7, #12]
 800f8f6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800f8f8:	4a1d      	ldr	r2, [pc, #116]	@ (800f970 <prvHeapInit+0xb0>)
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800f8fe:	4b1c      	ldr	r3, [pc, #112]	@ (800f970 <prvHeapInit+0xb0>)
 800f900:	2200      	movs	r2, #0
 800f902:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	68ba      	ldr	r2, [r7, #8]
 800f908:	4413      	add	r3, r2
 800f90a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800f90c:	2208      	movs	r2, #8
 800f90e:	68fb      	ldr	r3, [r7, #12]
 800f910:	1a9b      	subs	r3, r3, r2
 800f912:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f914:	68fb      	ldr	r3, [r7, #12]
 800f916:	f023 0307 	bic.w	r3, r3, #7
 800f91a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800f91c:	68fb      	ldr	r3, [r7, #12]
 800f91e:	4a15      	ldr	r2, [pc, #84]	@ (800f974 <prvHeapInit+0xb4>)
 800f920:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800f922:	4b14      	ldr	r3, [pc, #80]	@ (800f974 <prvHeapInit+0xb4>)
 800f924:	681b      	ldr	r3, [r3, #0]
 800f926:	2200      	movs	r2, #0
 800f928:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800f92a:	4b12      	ldr	r3, [pc, #72]	@ (800f974 <prvHeapInit+0xb4>)
 800f92c:	681b      	ldr	r3, [r3, #0]
 800f92e:	2200      	movs	r2, #0
 800f930:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800f936:	683b      	ldr	r3, [r7, #0]
 800f938:	68fa      	ldr	r2, [r7, #12]
 800f93a:	1ad2      	subs	r2, r2, r3
 800f93c:	683b      	ldr	r3, [r7, #0]
 800f93e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800f940:	4b0c      	ldr	r3, [pc, #48]	@ (800f974 <prvHeapInit+0xb4>)
 800f942:	681a      	ldr	r2, [r3, #0]
 800f944:	683b      	ldr	r3, [r7, #0]
 800f946:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f948:	683b      	ldr	r3, [r7, #0]
 800f94a:	685b      	ldr	r3, [r3, #4]
 800f94c:	4a0a      	ldr	r2, [pc, #40]	@ (800f978 <prvHeapInit+0xb8>)
 800f94e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f950:	683b      	ldr	r3, [r7, #0]
 800f952:	685b      	ldr	r3, [r3, #4]
 800f954:	4a09      	ldr	r2, [pc, #36]	@ (800f97c <prvHeapInit+0xbc>)
 800f956:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800f958:	4b09      	ldr	r3, [pc, #36]	@ (800f980 <prvHeapInit+0xc0>)
 800f95a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800f95e:	601a      	str	r2, [r3, #0]
}
 800f960:	bf00      	nop
 800f962:	3714      	adds	r7, #20
 800f964:	46bd      	mov	sp, r7
 800f966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f96a:	4770      	bx	lr
 800f96c:	20000c9c 	.word	0x20000c9c
 800f970:	20005abc 	.word	0x20005abc
 800f974:	20005ac4 	.word	0x20005ac4
 800f978:	20005acc 	.word	0x20005acc
 800f97c:	20005ac8 	.word	0x20005ac8
 800f980:	20005ad0 	.word	0x20005ad0

0800f984 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800f984:	b480      	push	{r7}
 800f986:	b085      	sub	sp, #20
 800f988:	af00      	add	r7, sp, #0
 800f98a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800f98c:	4b28      	ldr	r3, [pc, #160]	@ (800fa30 <prvInsertBlockIntoFreeList+0xac>)
 800f98e:	60fb      	str	r3, [r7, #12]
 800f990:	e002      	b.n	800f998 <prvInsertBlockIntoFreeList+0x14>
 800f992:	68fb      	ldr	r3, [r7, #12]
 800f994:	681b      	ldr	r3, [r3, #0]
 800f996:	60fb      	str	r3, [r7, #12]
 800f998:	68fb      	ldr	r3, [r7, #12]
 800f99a:	681b      	ldr	r3, [r3, #0]
 800f99c:	687a      	ldr	r2, [r7, #4]
 800f99e:	429a      	cmp	r2, r3
 800f9a0:	d8f7      	bhi.n	800f992 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800f9a2:	68fb      	ldr	r3, [r7, #12]
 800f9a4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800f9a6:	68fb      	ldr	r3, [r7, #12]
 800f9a8:	685b      	ldr	r3, [r3, #4]
 800f9aa:	68ba      	ldr	r2, [r7, #8]
 800f9ac:	4413      	add	r3, r2
 800f9ae:	687a      	ldr	r2, [r7, #4]
 800f9b0:	429a      	cmp	r2, r3
 800f9b2:	d108      	bne.n	800f9c6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800f9b4:	68fb      	ldr	r3, [r7, #12]
 800f9b6:	685a      	ldr	r2, [r3, #4]
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	685b      	ldr	r3, [r3, #4]
 800f9bc:	441a      	add	r2, r3
 800f9be:	68fb      	ldr	r3, [r7, #12]
 800f9c0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f9c2:	68fb      	ldr	r3, [r7, #12]
 800f9c4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	685b      	ldr	r3, [r3, #4]
 800f9ce:	68ba      	ldr	r2, [r7, #8]
 800f9d0:	441a      	add	r2, r3
 800f9d2:	68fb      	ldr	r3, [r7, #12]
 800f9d4:	681b      	ldr	r3, [r3, #0]
 800f9d6:	429a      	cmp	r2, r3
 800f9d8:	d118      	bne.n	800fa0c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f9da:	68fb      	ldr	r3, [r7, #12]
 800f9dc:	681a      	ldr	r2, [r3, #0]
 800f9de:	4b15      	ldr	r3, [pc, #84]	@ (800fa34 <prvInsertBlockIntoFreeList+0xb0>)
 800f9e0:	681b      	ldr	r3, [r3, #0]
 800f9e2:	429a      	cmp	r2, r3
 800f9e4:	d00d      	beq.n	800fa02 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	685a      	ldr	r2, [r3, #4]
 800f9ea:	68fb      	ldr	r3, [r7, #12]
 800f9ec:	681b      	ldr	r3, [r3, #0]
 800f9ee:	685b      	ldr	r3, [r3, #4]
 800f9f0:	441a      	add	r2, r3
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f9f6:	68fb      	ldr	r3, [r7, #12]
 800f9f8:	681b      	ldr	r3, [r3, #0]
 800f9fa:	681a      	ldr	r2, [r3, #0]
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	601a      	str	r2, [r3, #0]
 800fa00:	e008      	b.n	800fa14 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800fa02:	4b0c      	ldr	r3, [pc, #48]	@ (800fa34 <prvInsertBlockIntoFreeList+0xb0>)
 800fa04:	681a      	ldr	r2, [r3, #0]
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	601a      	str	r2, [r3, #0]
 800fa0a:	e003      	b.n	800fa14 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800fa0c:	68fb      	ldr	r3, [r7, #12]
 800fa0e:	681a      	ldr	r2, [r3, #0]
 800fa10:	687b      	ldr	r3, [r7, #4]
 800fa12:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800fa14:	68fa      	ldr	r2, [r7, #12]
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	429a      	cmp	r2, r3
 800fa1a:	d002      	beq.n	800fa22 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800fa1c:	68fb      	ldr	r3, [r7, #12]
 800fa1e:	687a      	ldr	r2, [r7, #4]
 800fa20:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fa22:	bf00      	nop
 800fa24:	3714      	adds	r7, #20
 800fa26:	46bd      	mov	sp, r7
 800fa28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa2c:	4770      	bx	lr
 800fa2e:	bf00      	nop
 800fa30:	20005abc 	.word	0x20005abc
 800fa34:	20005ac4 	.word	0x20005ac4

0800fa38 <__cvt>:
 800fa38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fa3c:	ec57 6b10 	vmov	r6, r7, d0
 800fa40:	2f00      	cmp	r7, #0
 800fa42:	460c      	mov	r4, r1
 800fa44:	4619      	mov	r1, r3
 800fa46:	463b      	mov	r3, r7
 800fa48:	bfbb      	ittet	lt
 800fa4a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800fa4e:	461f      	movlt	r7, r3
 800fa50:	2300      	movge	r3, #0
 800fa52:	232d      	movlt	r3, #45	@ 0x2d
 800fa54:	700b      	strb	r3, [r1, #0]
 800fa56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800fa58:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800fa5c:	4691      	mov	r9, r2
 800fa5e:	f023 0820 	bic.w	r8, r3, #32
 800fa62:	bfbc      	itt	lt
 800fa64:	4632      	movlt	r2, r6
 800fa66:	4616      	movlt	r6, r2
 800fa68:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800fa6c:	d005      	beq.n	800fa7a <__cvt+0x42>
 800fa6e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800fa72:	d100      	bne.n	800fa76 <__cvt+0x3e>
 800fa74:	3401      	adds	r4, #1
 800fa76:	2102      	movs	r1, #2
 800fa78:	e000      	b.n	800fa7c <__cvt+0x44>
 800fa7a:	2103      	movs	r1, #3
 800fa7c:	ab03      	add	r3, sp, #12
 800fa7e:	9301      	str	r3, [sp, #4]
 800fa80:	ab02      	add	r3, sp, #8
 800fa82:	9300      	str	r3, [sp, #0]
 800fa84:	ec47 6b10 	vmov	d0, r6, r7
 800fa88:	4653      	mov	r3, sl
 800fa8a:	4622      	mov	r2, r4
 800fa8c:	f000 fea4 	bl	80107d8 <_dtoa_r>
 800fa90:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800fa94:	4605      	mov	r5, r0
 800fa96:	d119      	bne.n	800facc <__cvt+0x94>
 800fa98:	f019 0f01 	tst.w	r9, #1
 800fa9c:	d00e      	beq.n	800fabc <__cvt+0x84>
 800fa9e:	eb00 0904 	add.w	r9, r0, r4
 800faa2:	2200      	movs	r2, #0
 800faa4:	2300      	movs	r3, #0
 800faa6:	4630      	mov	r0, r6
 800faa8:	4639      	mov	r1, r7
 800faaa:	f7f1 f815 	bl	8000ad8 <__aeabi_dcmpeq>
 800faae:	b108      	cbz	r0, 800fab4 <__cvt+0x7c>
 800fab0:	f8cd 900c 	str.w	r9, [sp, #12]
 800fab4:	2230      	movs	r2, #48	@ 0x30
 800fab6:	9b03      	ldr	r3, [sp, #12]
 800fab8:	454b      	cmp	r3, r9
 800faba:	d31e      	bcc.n	800fafa <__cvt+0xc2>
 800fabc:	9b03      	ldr	r3, [sp, #12]
 800fabe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fac0:	1b5b      	subs	r3, r3, r5
 800fac2:	4628      	mov	r0, r5
 800fac4:	6013      	str	r3, [r2, #0]
 800fac6:	b004      	add	sp, #16
 800fac8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800facc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800fad0:	eb00 0904 	add.w	r9, r0, r4
 800fad4:	d1e5      	bne.n	800faa2 <__cvt+0x6a>
 800fad6:	7803      	ldrb	r3, [r0, #0]
 800fad8:	2b30      	cmp	r3, #48	@ 0x30
 800fada:	d10a      	bne.n	800faf2 <__cvt+0xba>
 800fadc:	2200      	movs	r2, #0
 800fade:	2300      	movs	r3, #0
 800fae0:	4630      	mov	r0, r6
 800fae2:	4639      	mov	r1, r7
 800fae4:	f7f0 fff8 	bl	8000ad8 <__aeabi_dcmpeq>
 800fae8:	b918      	cbnz	r0, 800faf2 <__cvt+0xba>
 800faea:	f1c4 0401 	rsb	r4, r4, #1
 800faee:	f8ca 4000 	str.w	r4, [sl]
 800faf2:	f8da 3000 	ldr.w	r3, [sl]
 800faf6:	4499      	add	r9, r3
 800faf8:	e7d3      	b.n	800faa2 <__cvt+0x6a>
 800fafa:	1c59      	adds	r1, r3, #1
 800fafc:	9103      	str	r1, [sp, #12]
 800fafe:	701a      	strb	r2, [r3, #0]
 800fb00:	e7d9      	b.n	800fab6 <__cvt+0x7e>

0800fb02 <__exponent>:
 800fb02:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fb04:	2900      	cmp	r1, #0
 800fb06:	bfba      	itte	lt
 800fb08:	4249      	neglt	r1, r1
 800fb0a:	232d      	movlt	r3, #45	@ 0x2d
 800fb0c:	232b      	movge	r3, #43	@ 0x2b
 800fb0e:	2909      	cmp	r1, #9
 800fb10:	7002      	strb	r2, [r0, #0]
 800fb12:	7043      	strb	r3, [r0, #1]
 800fb14:	dd29      	ble.n	800fb6a <__exponent+0x68>
 800fb16:	f10d 0307 	add.w	r3, sp, #7
 800fb1a:	461d      	mov	r5, r3
 800fb1c:	270a      	movs	r7, #10
 800fb1e:	461a      	mov	r2, r3
 800fb20:	fbb1 f6f7 	udiv	r6, r1, r7
 800fb24:	fb07 1416 	mls	r4, r7, r6, r1
 800fb28:	3430      	adds	r4, #48	@ 0x30
 800fb2a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800fb2e:	460c      	mov	r4, r1
 800fb30:	2c63      	cmp	r4, #99	@ 0x63
 800fb32:	f103 33ff 	add.w	r3, r3, #4294967295
 800fb36:	4631      	mov	r1, r6
 800fb38:	dcf1      	bgt.n	800fb1e <__exponent+0x1c>
 800fb3a:	3130      	adds	r1, #48	@ 0x30
 800fb3c:	1e94      	subs	r4, r2, #2
 800fb3e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800fb42:	1c41      	adds	r1, r0, #1
 800fb44:	4623      	mov	r3, r4
 800fb46:	42ab      	cmp	r3, r5
 800fb48:	d30a      	bcc.n	800fb60 <__exponent+0x5e>
 800fb4a:	f10d 0309 	add.w	r3, sp, #9
 800fb4e:	1a9b      	subs	r3, r3, r2
 800fb50:	42ac      	cmp	r4, r5
 800fb52:	bf88      	it	hi
 800fb54:	2300      	movhi	r3, #0
 800fb56:	3302      	adds	r3, #2
 800fb58:	4403      	add	r3, r0
 800fb5a:	1a18      	subs	r0, r3, r0
 800fb5c:	b003      	add	sp, #12
 800fb5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fb60:	f813 6b01 	ldrb.w	r6, [r3], #1
 800fb64:	f801 6f01 	strb.w	r6, [r1, #1]!
 800fb68:	e7ed      	b.n	800fb46 <__exponent+0x44>
 800fb6a:	2330      	movs	r3, #48	@ 0x30
 800fb6c:	3130      	adds	r1, #48	@ 0x30
 800fb6e:	7083      	strb	r3, [r0, #2]
 800fb70:	70c1      	strb	r1, [r0, #3]
 800fb72:	1d03      	adds	r3, r0, #4
 800fb74:	e7f1      	b.n	800fb5a <__exponent+0x58>
	...

0800fb78 <_printf_float>:
 800fb78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb7c:	b08d      	sub	sp, #52	@ 0x34
 800fb7e:	460c      	mov	r4, r1
 800fb80:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800fb84:	4616      	mov	r6, r2
 800fb86:	461f      	mov	r7, r3
 800fb88:	4605      	mov	r5, r0
 800fb8a:	f000 fcb9 	bl	8010500 <_localeconv_r>
 800fb8e:	6803      	ldr	r3, [r0, #0]
 800fb90:	9304      	str	r3, [sp, #16]
 800fb92:	4618      	mov	r0, r3
 800fb94:	f7f0 fb74 	bl	8000280 <strlen>
 800fb98:	2300      	movs	r3, #0
 800fb9a:	930a      	str	r3, [sp, #40]	@ 0x28
 800fb9c:	f8d8 3000 	ldr.w	r3, [r8]
 800fba0:	9005      	str	r0, [sp, #20]
 800fba2:	3307      	adds	r3, #7
 800fba4:	f023 0307 	bic.w	r3, r3, #7
 800fba8:	f103 0208 	add.w	r2, r3, #8
 800fbac:	f894 a018 	ldrb.w	sl, [r4, #24]
 800fbb0:	f8d4 b000 	ldr.w	fp, [r4]
 800fbb4:	f8c8 2000 	str.w	r2, [r8]
 800fbb8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800fbbc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800fbc0:	9307      	str	r3, [sp, #28]
 800fbc2:	f8cd 8018 	str.w	r8, [sp, #24]
 800fbc6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800fbca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fbce:	4b9c      	ldr	r3, [pc, #624]	@ (800fe40 <_printf_float+0x2c8>)
 800fbd0:	f04f 32ff 	mov.w	r2, #4294967295
 800fbd4:	f7f0 ffb2 	bl	8000b3c <__aeabi_dcmpun>
 800fbd8:	bb70      	cbnz	r0, 800fc38 <_printf_float+0xc0>
 800fbda:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fbde:	4b98      	ldr	r3, [pc, #608]	@ (800fe40 <_printf_float+0x2c8>)
 800fbe0:	f04f 32ff 	mov.w	r2, #4294967295
 800fbe4:	f7f0 ff8c 	bl	8000b00 <__aeabi_dcmple>
 800fbe8:	bb30      	cbnz	r0, 800fc38 <_printf_float+0xc0>
 800fbea:	2200      	movs	r2, #0
 800fbec:	2300      	movs	r3, #0
 800fbee:	4640      	mov	r0, r8
 800fbf0:	4649      	mov	r1, r9
 800fbf2:	f7f0 ff7b 	bl	8000aec <__aeabi_dcmplt>
 800fbf6:	b110      	cbz	r0, 800fbfe <_printf_float+0x86>
 800fbf8:	232d      	movs	r3, #45	@ 0x2d
 800fbfa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fbfe:	4a91      	ldr	r2, [pc, #580]	@ (800fe44 <_printf_float+0x2cc>)
 800fc00:	4b91      	ldr	r3, [pc, #580]	@ (800fe48 <_printf_float+0x2d0>)
 800fc02:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800fc06:	bf8c      	ite	hi
 800fc08:	4690      	movhi	r8, r2
 800fc0a:	4698      	movls	r8, r3
 800fc0c:	2303      	movs	r3, #3
 800fc0e:	6123      	str	r3, [r4, #16]
 800fc10:	f02b 0304 	bic.w	r3, fp, #4
 800fc14:	6023      	str	r3, [r4, #0]
 800fc16:	f04f 0900 	mov.w	r9, #0
 800fc1a:	9700      	str	r7, [sp, #0]
 800fc1c:	4633      	mov	r3, r6
 800fc1e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800fc20:	4621      	mov	r1, r4
 800fc22:	4628      	mov	r0, r5
 800fc24:	f000 f9d2 	bl	800ffcc <_printf_common>
 800fc28:	3001      	adds	r0, #1
 800fc2a:	f040 808d 	bne.w	800fd48 <_printf_float+0x1d0>
 800fc2e:	f04f 30ff 	mov.w	r0, #4294967295
 800fc32:	b00d      	add	sp, #52	@ 0x34
 800fc34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc38:	4642      	mov	r2, r8
 800fc3a:	464b      	mov	r3, r9
 800fc3c:	4640      	mov	r0, r8
 800fc3e:	4649      	mov	r1, r9
 800fc40:	f7f0 ff7c 	bl	8000b3c <__aeabi_dcmpun>
 800fc44:	b140      	cbz	r0, 800fc58 <_printf_float+0xe0>
 800fc46:	464b      	mov	r3, r9
 800fc48:	2b00      	cmp	r3, #0
 800fc4a:	bfbc      	itt	lt
 800fc4c:	232d      	movlt	r3, #45	@ 0x2d
 800fc4e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800fc52:	4a7e      	ldr	r2, [pc, #504]	@ (800fe4c <_printf_float+0x2d4>)
 800fc54:	4b7e      	ldr	r3, [pc, #504]	@ (800fe50 <_printf_float+0x2d8>)
 800fc56:	e7d4      	b.n	800fc02 <_printf_float+0x8a>
 800fc58:	6863      	ldr	r3, [r4, #4]
 800fc5a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800fc5e:	9206      	str	r2, [sp, #24]
 800fc60:	1c5a      	adds	r2, r3, #1
 800fc62:	d13b      	bne.n	800fcdc <_printf_float+0x164>
 800fc64:	2306      	movs	r3, #6
 800fc66:	6063      	str	r3, [r4, #4]
 800fc68:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800fc6c:	2300      	movs	r3, #0
 800fc6e:	6022      	str	r2, [r4, #0]
 800fc70:	9303      	str	r3, [sp, #12]
 800fc72:	ab0a      	add	r3, sp, #40	@ 0x28
 800fc74:	e9cd a301 	strd	sl, r3, [sp, #4]
 800fc78:	ab09      	add	r3, sp, #36	@ 0x24
 800fc7a:	9300      	str	r3, [sp, #0]
 800fc7c:	6861      	ldr	r1, [r4, #4]
 800fc7e:	ec49 8b10 	vmov	d0, r8, r9
 800fc82:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800fc86:	4628      	mov	r0, r5
 800fc88:	f7ff fed6 	bl	800fa38 <__cvt>
 800fc8c:	9b06      	ldr	r3, [sp, #24]
 800fc8e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fc90:	2b47      	cmp	r3, #71	@ 0x47
 800fc92:	4680      	mov	r8, r0
 800fc94:	d129      	bne.n	800fcea <_printf_float+0x172>
 800fc96:	1cc8      	adds	r0, r1, #3
 800fc98:	db02      	blt.n	800fca0 <_printf_float+0x128>
 800fc9a:	6863      	ldr	r3, [r4, #4]
 800fc9c:	4299      	cmp	r1, r3
 800fc9e:	dd41      	ble.n	800fd24 <_printf_float+0x1ac>
 800fca0:	f1aa 0a02 	sub.w	sl, sl, #2
 800fca4:	fa5f fa8a 	uxtb.w	sl, sl
 800fca8:	3901      	subs	r1, #1
 800fcaa:	4652      	mov	r2, sl
 800fcac:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800fcb0:	9109      	str	r1, [sp, #36]	@ 0x24
 800fcb2:	f7ff ff26 	bl	800fb02 <__exponent>
 800fcb6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fcb8:	1813      	adds	r3, r2, r0
 800fcba:	2a01      	cmp	r2, #1
 800fcbc:	4681      	mov	r9, r0
 800fcbe:	6123      	str	r3, [r4, #16]
 800fcc0:	dc02      	bgt.n	800fcc8 <_printf_float+0x150>
 800fcc2:	6822      	ldr	r2, [r4, #0]
 800fcc4:	07d2      	lsls	r2, r2, #31
 800fcc6:	d501      	bpl.n	800fccc <_printf_float+0x154>
 800fcc8:	3301      	adds	r3, #1
 800fcca:	6123      	str	r3, [r4, #16]
 800fccc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800fcd0:	2b00      	cmp	r3, #0
 800fcd2:	d0a2      	beq.n	800fc1a <_printf_float+0xa2>
 800fcd4:	232d      	movs	r3, #45	@ 0x2d
 800fcd6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fcda:	e79e      	b.n	800fc1a <_printf_float+0xa2>
 800fcdc:	9a06      	ldr	r2, [sp, #24]
 800fcde:	2a47      	cmp	r2, #71	@ 0x47
 800fce0:	d1c2      	bne.n	800fc68 <_printf_float+0xf0>
 800fce2:	2b00      	cmp	r3, #0
 800fce4:	d1c0      	bne.n	800fc68 <_printf_float+0xf0>
 800fce6:	2301      	movs	r3, #1
 800fce8:	e7bd      	b.n	800fc66 <_printf_float+0xee>
 800fcea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800fcee:	d9db      	bls.n	800fca8 <_printf_float+0x130>
 800fcf0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800fcf4:	d118      	bne.n	800fd28 <_printf_float+0x1b0>
 800fcf6:	2900      	cmp	r1, #0
 800fcf8:	6863      	ldr	r3, [r4, #4]
 800fcfa:	dd0b      	ble.n	800fd14 <_printf_float+0x19c>
 800fcfc:	6121      	str	r1, [r4, #16]
 800fcfe:	b913      	cbnz	r3, 800fd06 <_printf_float+0x18e>
 800fd00:	6822      	ldr	r2, [r4, #0]
 800fd02:	07d0      	lsls	r0, r2, #31
 800fd04:	d502      	bpl.n	800fd0c <_printf_float+0x194>
 800fd06:	3301      	adds	r3, #1
 800fd08:	440b      	add	r3, r1
 800fd0a:	6123      	str	r3, [r4, #16]
 800fd0c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800fd0e:	f04f 0900 	mov.w	r9, #0
 800fd12:	e7db      	b.n	800fccc <_printf_float+0x154>
 800fd14:	b913      	cbnz	r3, 800fd1c <_printf_float+0x1a4>
 800fd16:	6822      	ldr	r2, [r4, #0]
 800fd18:	07d2      	lsls	r2, r2, #31
 800fd1a:	d501      	bpl.n	800fd20 <_printf_float+0x1a8>
 800fd1c:	3302      	adds	r3, #2
 800fd1e:	e7f4      	b.n	800fd0a <_printf_float+0x192>
 800fd20:	2301      	movs	r3, #1
 800fd22:	e7f2      	b.n	800fd0a <_printf_float+0x192>
 800fd24:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800fd28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fd2a:	4299      	cmp	r1, r3
 800fd2c:	db05      	blt.n	800fd3a <_printf_float+0x1c2>
 800fd2e:	6823      	ldr	r3, [r4, #0]
 800fd30:	6121      	str	r1, [r4, #16]
 800fd32:	07d8      	lsls	r0, r3, #31
 800fd34:	d5ea      	bpl.n	800fd0c <_printf_float+0x194>
 800fd36:	1c4b      	adds	r3, r1, #1
 800fd38:	e7e7      	b.n	800fd0a <_printf_float+0x192>
 800fd3a:	2900      	cmp	r1, #0
 800fd3c:	bfd4      	ite	le
 800fd3e:	f1c1 0202 	rsble	r2, r1, #2
 800fd42:	2201      	movgt	r2, #1
 800fd44:	4413      	add	r3, r2
 800fd46:	e7e0      	b.n	800fd0a <_printf_float+0x192>
 800fd48:	6823      	ldr	r3, [r4, #0]
 800fd4a:	055a      	lsls	r2, r3, #21
 800fd4c:	d407      	bmi.n	800fd5e <_printf_float+0x1e6>
 800fd4e:	6923      	ldr	r3, [r4, #16]
 800fd50:	4642      	mov	r2, r8
 800fd52:	4631      	mov	r1, r6
 800fd54:	4628      	mov	r0, r5
 800fd56:	47b8      	blx	r7
 800fd58:	3001      	adds	r0, #1
 800fd5a:	d12b      	bne.n	800fdb4 <_printf_float+0x23c>
 800fd5c:	e767      	b.n	800fc2e <_printf_float+0xb6>
 800fd5e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800fd62:	f240 80dd 	bls.w	800ff20 <_printf_float+0x3a8>
 800fd66:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800fd6a:	2200      	movs	r2, #0
 800fd6c:	2300      	movs	r3, #0
 800fd6e:	f7f0 feb3 	bl	8000ad8 <__aeabi_dcmpeq>
 800fd72:	2800      	cmp	r0, #0
 800fd74:	d033      	beq.n	800fdde <_printf_float+0x266>
 800fd76:	4a37      	ldr	r2, [pc, #220]	@ (800fe54 <_printf_float+0x2dc>)
 800fd78:	2301      	movs	r3, #1
 800fd7a:	4631      	mov	r1, r6
 800fd7c:	4628      	mov	r0, r5
 800fd7e:	47b8      	blx	r7
 800fd80:	3001      	adds	r0, #1
 800fd82:	f43f af54 	beq.w	800fc2e <_printf_float+0xb6>
 800fd86:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800fd8a:	4543      	cmp	r3, r8
 800fd8c:	db02      	blt.n	800fd94 <_printf_float+0x21c>
 800fd8e:	6823      	ldr	r3, [r4, #0]
 800fd90:	07d8      	lsls	r0, r3, #31
 800fd92:	d50f      	bpl.n	800fdb4 <_printf_float+0x23c>
 800fd94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fd98:	4631      	mov	r1, r6
 800fd9a:	4628      	mov	r0, r5
 800fd9c:	47b8      	blx	r7
 800fd9e:	3001      	adds	r0, #1
 800fda0:	f43f af45 	beq.w	800fc2e <_printf_float+0xb6>
 800fda4:	f04f 0900 	mov.w	r9, #0
 800fda8:	f108 38ff 	add.w	r8, r8, #4294967295
 800fdac:	f104 0a1a 	add.w	sl, r4, #26
 800fdb0:	45c8      	cmp	r8, r9
 800fdb2:	dc09      	bgt.n	800fdc8 <_printf_float+0x250>
 800fdb4:	6823      	ldr	r3, [r4, #0]
 800fdb6:	079b      	lsls	r3, r3, #30
 800fdb8:	f100 8103 	bmi.w	800ffc2 <_printf_float+0x44a>
 800fdbc:	68e0      	ldr	r0, [r4, #12]
 800fdbe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fdc0:	4298      	cmp	r0, r3
 800fdc2:	bfb8      	it	lt
 800fdc4:	4618      	movlt	r0, r3
 800fdc6:	e734      	b.n	800fc32 <_printf_float+0xba>
 800fdc8:	2301      	movs	r3, #1
 800fdca:	4652      	mov	r2, sl
 800fdcc:	4631      	mov	r1, r6
 800fdce:	4628      	mov	r0, r5
 800fdd0:	47b8      	blx	r7
 800fdd2:	3001      	adds	r0, #1
 800fdd4:	f43f af2b 	beq.w	800fc2e <_printf_float+0xb6>
 800fdd8:	f109 0901 	add.w	r9, r9, #1
 800fddc:	e7e8      	b.n	800fdb0 <_printf_float+0x238>
 800fdde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fde0:	2b00      	cmp	r3, #0
 800fde2:	dc39      	bgt.n	800fe58 <_printf_float+0x2e0>
 800fde4:	4a1b      	ldr	r2, [pc, #108]	@ (800fe54 <_printf_float+0x2dc>)
 800fde6:	2301      	movs	r3, #1
 800fde8:	4631      	mov	r1, r6
 800fdea:	4628      	mov	r0, r5
 800fdec:	47b8      	blx	r7
 800fdee:	3001      	adds	r0, #1
 800fdf0:	f43f af1d 	beq.w	800fc2e <_printf_float+0xb6>
 800fdf4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800fdf8:	ea59 0303 	orrs.w	r3, r9, r3
 800fdfc:	d102      	bne.n	800fe04 <_printf_float+0x28c>
 800fdfe:	6823      	ldr	r3, [r4, #0]
 800fe00:	07d9      	lsls	r1, r3, #31
 800fe02:	d5d7      	bpl.n	800fdb4 <_printf_float+0x23c>
 800fe04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fe08:	4631      	mov	r1, r6
 800fe0a:	4628      	mov	r0, r5
 800fe0c:	47b8      	blx	r7
 800fe0e:	3001      	adds	r0, #1
 800fe10:	f43f af0d 	beq.w	800fc2e <_printf_float+0xb6>
 800fe14:	f04f 0a00 	mov.w	sl, #0
 800fe18:	f104 0b1a 	add.w	fp, r4, #26
 800fe1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe1e:	425b      	negs	r3, r3
 800fe20:	4553      	cmp	r3, sl
 800fe22:	dc01      	bgt.n	800fe28 <_printf_float+0x2b0>
 800fe24:	464b      	mov	r3, r9
 800fe26:	e793      	b.n	800fd50 <_printf_float+0x1d8>
 800fe28:	2301      	movs	r3, #1
 800fe2a:	465a      	mov	r2, fp
 800fe2c:	4631      	mov	r1, r6
 800fe2e:	4628      	mov	r0, r5
 800fe30:	47b8      	blx	r7
 800fe32:	3001      	adds	r0, #1
 800fe34:	f43f aefb 	beq.w	800fc2e <_printf_float+0xb6>
 800fe38:	f10a 0a01 	add.w	sl, sl, #1
 800fe3c:	e7ee      	b.n	800fe1c <_printf_float+0x2a4>
 800fe3e:	bf00      	nop
 800fe40:	7fefffff 	.word	0x7fefffff
 800fe44:	0801258c 	.word	0x0801258c
 800fe48:	08012588 	.word	0x08012588
 800fe4c:	08012594 	.word	0x08012594
 800fe50:	08012590 	.word	0x08012590
 800fe54:	08012598 	.word	0x08012598
 800fe58:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800fe5a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800fe5e:	4553      	cmp	r3, sl
 800fe60:	bfa8      	it	ge
 800fe62:	4653      	movge	r3, sl
 800fe64:	2b00      	cmp	r3, #0
 800fe66:	4699      	mov	r9, r3
 800fe68:	dc36      	bgt.n	800fed8 <_printf_float+0x360>
 800fe6a:	f04f 0b00 	mov.w	fp, #0
 800fe6e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fe72:	f104 021a 	add.w	r2, r4, #26
 800fe76:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800fe78:	9306      	str	r3, [sp, #24]
 800fe7a:	eba3 0309 	sub.w	r3, r3, r9
 800fe7e:	455b      	cmp	r3, fp
 800fe80:	dc31      	bgt.n	800fee6 <_printf_float+0x36e>
 800fe82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe84:	459a      	cmp	sl, r3
 800fe86:	dc3a      	bgt.n	800fefe <_printf_float+0x386>
 800fe88:	6823      	ldr	r3, [r4, #0]
 800fe8a:	07da      	lsls	r2, r3, #31
 800fe8c:	d437      	bmi.n	800fefe <_printf_float+0x386>
 800fe8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe90:	ebaa 0903 	sub.w	r9, sl, r3
 800fe94:	9b06      	ldr	r3, [sp, #24]
 800fe96:	ebaa 0303 	sub.w	r3, sl, r3
 800fe9a:	4599      	cmp	r9, r3
 800fe9c:	bfa8      	it	ge
 800fe9e:	4699      	movge	r9, r3
 800fea0:	f1b9 0f00 	cmp.w	r9, #0
 800fea4:	dc33      	bgt.n	800ff0e <_printf_float+0x396>
 800fea6:	f04f 0800 	mov.w	r8, #0
 800feaa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800feae:	f104 0b1a 	add.w	fp, r4, #26
 800feb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800feb4:	ebaa 0303 	sub.w	r3, sl, r3
 800feb8:	eba3 0309 	sub.w	r3, r3, r9
 800febc:	4543      	cmp	r3, r8
 800febe:	f77f af79 	ble.w	800fdb4 <_printf_float+0x23c>
 800fec2:	2301      	movs	r3, #1
 800fec4:	465a      	mov	r2, fp
 800fec6:	4631      	mov	r1, r6
 800fec8:	4628      	mov	r0, r5
 800feca:	47b8      	blx	r7
 800fecc:	3001      	adds	r0, #1
 800fece:	f43f aeae 	beq.w	800fc2e <_printf_float+0xb6>
 800fed2:	f108 0801 	add.w	r8, r8, #1
 800fed6:	e7ec      	b.n	800feb2 <_printf_float+0x33a>
 800fed8:	4642      	mov	r2, r8
 800feda:	4631      	mov	r1, r6
 800fedc:	4628      	mov	r0, r5
 800fede:	47b8      	blx	r7
 800fee0:	3001      	adds	r0, #1
 800fee2:	d1c2      	bne.n	800fe6a <_printf_float+0x2f2>
 800fee4:	e6a3      	b.n	800fc2e <_printf_float+0xb6>
 800fee6:	2301      	movs	r3, #1
 800fee8:	4631      	mov	r1, r6
 800feea:	4628      	mov	r0, r5
 800feec:	9206      	str	r2, [sp, #24]
 800feee:	47b8      	blx	r7
 800fef0:	3001      	adds	r0, #1
 800fef2:	f43f ae9c 	beq.w	800fc2e <_printf_float+0xb6>
 800fef6:	9a06      	ldr	r2, [sp, #24]
 800fef8:	f10b 0b01 	add.w	fp, fp, #1
 800fefc:	e7bb      	b.n	800fe76 <_printf_float+0x2fe>
 800fefe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ff02:	4631      	mov	r1, r6
 800ff04:	4628      	mov	r0, r5
 800ff06:	47b8      	blx	r7
 800ff08:	3001      	adds	r0, #1
 800ff0a:	d1c0      	bne.n	800fe8e <_printf_float+0x316>
 800ff0c:	e68f      	b.n	800fc2e <_printf_float+0xb6>
 800ff0e:	9a06      	ldr	r2, [sp, #24]
 800ff10:	464b      	mov	r3, r9
 800ff12:	4442      	add	r2, r8
 800ff14:	4631      	mov	r1, r6
 800ff16:	4628      	mov	r0, r5
 800ff18:	47b8      	blx	r7
 800ff1a:	3001      	adds	r0, #1
 800ff1c:	d1c3      	bne.n	800fea6 <_printf_float+0x32e>
 800ff1e:	e686      	b.n	800fc2e <_printf_float+0xb6>
 800ff20:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ff24:	f1ba 0f01 	cmp.w	sl, #1
 800ff28:	dc01      	bgt.n	800ff2e <_printf_float+0x3b6>
 800ff2a:	07db      	lsls	r3, r3, #31
 800ff2c:	d536      	bpl.n	800ff9c <_printf_float+0x424>
 800ff2e:	2301      	movs	r3, #1
 800ff30:	4642      	mov	r2, r8
 800ff32:	4631      	mov	r1, r6
 800ff34:	4628      	mov	r0, r5
 800ff36:	47b8      	blx	r7
 800ff38:	3001      	adds	r0, #1
 800ff3a:	f43f ae78 	beq.w	800fc2e <_printf_float+0xb6>
 800ff3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ff42:	4631      	mov	r1, r6
 800ff44:	4628      	mov	r0, r5
 800ff46:	47b8      	blx	r7
 800ff48:	3001      	adds	r0, #1
 800ff4a:	f43f ae70 	beq.w	800fc2e <_printf_float+0xb6>
 800ff4e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ff52:	2200      	movs	r2, #0
 800ff54:	2300      	movs	r3, #0
 800ff56:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ff5a:	f7f0 fdbd 	bl	8000ad8 <__aeabi_dcmpeq>
 800ff5e:	b9c0      	cbnz	r0, 800ff92 <_printf_float+0x41a>
 800ff60:	4653      	mov	r3, sl
 800ff62:	f108 0201 	add.w	r2, r8, #1
 800ff66:	4631      	mov	r1, r6
 800ff68:	4628      	mov	r0, r5
 800ff6a:	47b8      	blx	r7
 800ff6c:	3001      	adds	r0, #1
 800ff6e:	d10c      	bne.n	800ff8a <_printf_float+0x412>
 800ff70:	e65d      	b.n	800fc2e <_printf_float+0xb6>
 800ff72:	2301      	movs	r3, #1
 800ff74:	465a      	mov	r2, fp
 800ff76:	4631      	mov	r1, r6
 800ff78:	4628      	mov	r0, r5
 800ff7a:	47b8      	blx	r7
 800ff7c:	3001      	adds	r0, #1
 800ff7e:	f43f ae56 	beq.w	800fc2e <_printf_float+0xb6>
 800ff82:	f108 0801 	add.w	r8, r8, #1
 800ff86:	45d0      	cmp	r8, sl
 800ff88:	dbf3      	blt.n	800ff72 <_printf_float+0x3fa>
 800ff8a:	464b      	mov	r3, r9
 800ff8c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800ff90:	e6df      	b.n	800fd52 <_printf_float+0x1da>
 800ff92:	f04f 0800 	mov.w	r8, #0
 800ff96:	f104 0b1a 	add.w	fp, r4, #26
 800ff9a:	e7f4      	b.n	800ff86 <_printf_float+0x40e>
 800ff9c:	2301      	movs	r3, #1
 800ff9e:	4642      	mov	r2, r8
 800ffa0:	e7e1      	b.n	800ff66 <_printf_float+0x3ee>
 800ffa2:	2301      	movs	r3, #1
 800ffa4:	464a      	mov	r2, r9
 800ffa6:	4631      	mov	r1, r6
 800ffa8:	4628      	mov	r0, r5
 800ffaa:	47b8      	blx	r7
 800ffac:	3001      	adds	r0, #1
 800ffae:	f43f ae3e 	beq.w	800fc2e <_printf_float+0xb6>
 800ffb2:	f108 0801 	add.w	r8, r8, #1
 800ffb6:	68e3      	ldr	r3, [r4, #12]
 800ffb8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ffba:	1a5b      	subs	r3, r3, r1
 800ffbc:	4543      	cmp	r3, r8
 800ffbe:	dcf0      	bgt.n	800ffa2 <_printf_float+0x42a>
 800ffc0:	e6fc      	b.n	800fdbc <_printf_float+0x244>
 800ffc2:	f04f 0800 	mov.w	r8, #0
 800ffc6:	f104 0919 	add.w	r9, r4, #25
 800ffca:	e7f4      	b.n	800ffb6 <_printf_float+0x43e>

0800ffcc <_printf_common>:
 800ffcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ffd0:	4616      	mov	r6, r2
 800ffd2:	4698      	mov	r8, r3
 800ffd4:	688a      	ldr	r2, [r1, #8]
 800ffd6:	690b      	ldr	r3, [r1, #16]
 800ffd8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ffdc:	4293      	cmp	r3, r2
 800ffde:	bfb8      	it	lt
 800ffe0:	4613      	movlt	r3, r2
 800ffe2:	6033      	str	r3, [r6, #0]
 800ffe4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ffe8:	4607      	mov	r7, r0
 800ffea:	460c      	mov	r4, r1
 800ffec:	b10a      	cbz	r2, 800fff2 <_printf_common+0x26>
 800ffee:	3301      	adds	r3, #1
 800fff0:	6033      	str	r3, [r6, #0]
 800fff2:	6823      	ldr	r3, [r4, #0]
 800fff4:	0699      	lsls	r1, r3, #26
 800fff6:	bf42      	ittt	mi
 800fff8:	6833      	ldrmi	r3, [r6, #0]
 800fffa:	3302      	addmi	r3, #2
 800fffc:	6033      	strmi	r3, [r6, #0]
 800fffe:	6825      	ldr	r5, [r4, #0]
 8010000:	f015 0506 	ands.w	r5, r5, #6
 8010004:	d106      	bne.n	8010014 <_printf_common+0x48>
 8010006:	f104 0a19 	add.w	sl, r4, #25
 801000a:	68e3      	ldr	r3, [r4, #12]
 801000c:	6832      	ldr	r2, [r6, #0]
 801000e:	1a9b      	subs	r3, r3, r2
 8010010:	42ab      	cmp	r3, r5
 8010012:	dc26      	bgt.n	8010062 <_printf_common+0x96>
 8010014:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010018:	6822      	ldr	r2, [r4, #0]
 801001a:	3b00      	subs	r3, #0
 801001c:	bf18      	it	ne
 801001e:	2301      	movne	r3, #1
 8010020:	0692      	lsls	r2, r2, #26
 8010022:	d42b      	bmi.n	801007c <_printf_common+0xb0>
 8010024:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010028:	4641      	mov	r1, r8
 801002a:	4638      	mov	r0, r7
 801002c:	47c8      	blx	r9
 801002e:	3001      	adds	r0, #1
 8010030:	d01e      	beq.n	8010070 <_printf_common+0xa4>
 8010032:	6823      	ldr	r3, [r4, #0]
 8010034:	6922      	ldr	r2, [r4, #16]
 8010036:	f003 0306 	and.w	r3, r3, #6
 801003a:	2b04      	cmp	r3, #4
 801003c:	bf02      	ittt	eq
 801003e:	68e5      	ldreq	r5, [r4, #12]
 8010040:	6833      	ldreq	r3, [r6, #0]
 8010042:	1aed      	subeq	r5, r5, r3
 8010044:	68a3      	ldr	r3, [r4, #8]
 8010046:	bf0c      	ite	eq
 8010048:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801004c:	2500      	movne	r5, #0
 801004e:	4293      	cmp	r3, r2
 8010050:	bfc4      	itt	gt
 8010052:	1a9b      	subgt	r3, r3, r2
 8010054:	18ed      	addgt	r5, r5, r3
 8010056:	2600      	movs	r6, #0
 8010058:	341a      	adds	r4, #26
 801005a:	42b5      	cmp	r5, r6
 801005c:	d11a      	bne.n	8010094 <_printf_common+0xc8>
 801005e:	2000      	movs	r0, #0
 8010060:	e008      	b.n	8010074 <_printf_common+0xa8>
 8010062:	2301      	movs	r3, #1
 8010064:	4652      	mov	r2, sl
 8010066:	4641      	mov	r1, r8
 8010068:	4638      	mov	r0, r7
 801006a:	47c8      	blx	r9
 801006c:	3001      	adds	r0, #1
 801006e:	d103      	bne.n	8010078 <_printf_common+0xac>
 8010070:	f04f 30ff 	mov.w	r0, #4294967295
 8010074:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010078:	3501      	adds	r5, #1
 801007a:	e7c6      	b.n	801000a <_printf_common+0x3e>
 801007c:	18e1      	adds	r1, r4, r3
 801007e:	1c5a      	adds	r2, r3, #1
 8010080:	2030      	movs	r0, #48	@ 0x30
 8010082:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010086:	4422      	add	r2, r4
 8010088:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801008c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010090:	3302      	adds	r3, #2
 8010092:	e7c7      	b.n	8010024 <_printf_common+0x58>
 8010094:	2301      	movs	r3, #1
 8010096:	4622      	mov	r2, r4
 8010098:	4641      	mov	r1, r8
 801009a:	4638      	mov	r0, r7
 801009c:	47c8      	blx	r9
 801009e:	3001      	adds	r0, #1
 80100a0:	d0e6      	beq.n	8010070 <_printf_common+0xa4>
 80100a2:	3601      	adds	r6, #1
 80100a4:	e7d9      	b.n	801005a <_printf_common+0x8e>
	...

080100a8 <_printf_i>:
 80100a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80100ac:	7e0f      	ldrb	r7, [r1, #24]
 80100ae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80100b0:	2f78      	cmp	r7, #120	@ 0x78
 80100b2:	4691      	mov	r9, r2
 80100b4:	4680      	mov	r8, r0
 80100b6:	460c      	mov	r4, r1
 80100b8:	469a      	mov	sl, r3
 80100ba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80100be:	d807      	bhi.n	80100d0 <_printf_i+0x28>
 80100c0:	2f62      	cmp	r7, #98	@ 0x62
 80100c2:	d80a      	bhi.n	80100da <_printf_i+0x32>
 80100c4:	2f00      	cmp	r7, #0
 80100c6:	f000 80d1 	beq.w	801026c <_printf_i+0x1c4>
 80100ca:	2f58      	cmp	r7, #88	@ 0x58
 80100cc:	f000 80b8 	beq.w	8010240 <_printf_i+0x198>
 80100d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80100d4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80100d8:	e03a      	b.n	8010150 <_printf_i+0xa8>
 80100da:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80100de:	2b15      	cmp	r3, #21
 80100e0:	d8f6      	bhi.n	80100d0 <_printf_i+0x28>
 80100e2:	a101      	add	r1, pc, #4	@ (adr r1, 80100e8 <_printf_i+0x40>)
 80100e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80100e8:	08010141 	.word	0x08010141
 80100ec:	08010155 	.word	0x08010155
 80100f0:	080100d1 	.word	0x080100d1
 80100f4:	080100d1 	.word	0x080100d1
 80100f8:	080100d1 	.word	0x080100d1
 80100fc:	080100d1 	.word	0x080100d1
 8010100:	08010155 	.word	0x08010155
 8010104:	080100d1 	.word	0x080100d1
 8010108:	080100d1 	.word	0x080100d1
 801010c:	080100d1 	.word	0x080100d1
 8010110:	080100d1 	.word	0x080100d1
 8010114:	08010253 	.word	0x08010253
 8010118:	0801017f 	.word	0x0801017f
 801011c:	0801020d 	.word	0x0801020d
 8010120:	080100d1 	.word	0x080100d1
 8010124:	080100d1 	.word	0x080100d1
 8010128:	08010275 	.word	0x08010275
 801012c:	080100d1 	.word	0x080100d1
 8010130:	0801017f 	.word	0x0801017f
 8010134:	080100d1 	.word	0x080100d1
 8010138:	080100d1 	.word	0x080100d1
 801013c:	08010215 	.word	0x08010215
 8010140:	6833      	ldr	r3, [r6, #0]
 8010142:	1d1a      	adds	r2, r3, #4
 8010144:	681b      	ldr	r3, [r3, #0]
 8010146:	6032      	str	r2, [r6, #0]
 8010148:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801014c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010150:	2301      	movs	r3, #1
 8010152:	e09c      	b.n	801028e <_printf_i+0x1e6>
 8010154:	6833      	ldr	r3, [r6, #0]
 8010156:	6820      	ldr	r0, [r4, #0]
 8010158:	1d19      	adds	r1, r3, #4
 801015a:	6031      	str	r1, [r6, #0]
 801015c:	0606      	lsls	r6, r0, #24
 801015e:	d501      	bpl.n	8010164 <_printf_i+0xbc>
 8010160:	681d      	ldr	r5, [r3, #0]
 8010162:	e003      	b.n	801016c <_printf_i+0xc4>
 8010164:	0645      	lsls	r5, r0, #25
 8010166:	d5fb      	bpl.n	8010160 <_printf_i+0xb8>
 8010168:	f9b3 5000 	ldrsh.w	r5, [r3]
 801016c:	2d00      	cmp	r5, #0
 801016e:	da03      	bge.n	8010178 <_printf_i+0xd0>
 8010170:	232d      	movs	r3, #45	@ 0x2d
 8010172:	426d      	negs	r5, r5
 8010174:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010178:	4858      	ldr	r0, [pc, #352]	@ (80102dc <_printf_i+0x234>)
 801017a:	230a      	movs	r3, #10
 801017c:	e011      	b.n	80101a2 <_printf_i+0xfa>
 801017e:	6821      	ldr	r1, [r4, #0]
 8010180:	6833      	ldr	r3, [r6, #0]
 8010182:	0608      	lsls	r0, r1, #24
 8010184:	f853 5b04 	ldr.w	r5, [r3], #4
 8010188:	d402      	bmi.n	8010190 <_printf_i+0xe8>
 801018a:	0649      	lsls	r1, r1, #25
 801018c:	bf48      	it	mi
 801018e:	b2ad      	uxthmi	r5, r5
 8010190:	2f6f      	cmp	r7, #111	@ 0x6f
 8010192:	4852      	ldr	r0, [pc, #328]	@ (80102dc <_printf_i+0x234>)
 8010194:	6033      	str	r3, [r6, #0]
 8010196:	bf14      	ite	ne
 8010198:	230a      	movne	r3, #10
 801019a:	2308      	moveq	r3, #8
 801019c:	2100      	movs	r1, #0
 801019e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80101a2:	6866      	ldr	r6, [r4, #4]
 80101a4:	60a6      	str	r6, [r4, #8]
 80101a6:	2e00      	cmp	r6, #0
 80101a8:	db05      	blt.n	80101b6 <_printf_i+0x10e>
 80101aa:	6821      	ldr	r1, [r4, #0]
 80101ac:	432e      	orrs	r6, r5
 80101ae:	f021 0104 	bic.w	r1, r1, #4
 80101b2:	6021      	str	r1, [r4, #0]
 80101b4:	d04b      	beq.n	801024e <_printf_i+0x1a6>
 80101b6:	4616      	mov	r6, r2
 80101b8:	fbb5 f1f3 	udiv	r1, r5, r3
 80101bc:	fb03 5711 	mls	r7, r3, r1, r5
 80101c0:	5dc7      	ldrb	r7, [r0, r7]
 80101c2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80101c6:	462f      	mov	r7, r5
 80101c8:	42bb      	cmp	r3, r7
 80101ca:	460d      	mov	r5, r1
 80101cc:	d9f4      	bls.n	80101b8 <_printf_i+0x110>
 80101ce:	2b08      	cmp	r3, #8
 80101d0:	d10b      	bne.n	80101ea <_printf_i+0x142>
 80101d2:	6823      	ldr	r3, [r4, #0]
 80101d4:	07df      	lsls	r7, r3, #31
 80101d6:	d508      	bpl.n	80101ea <_printf_i+0x142>
 80101d8:	6923      	ldr	r3, [r4, #16]
 80101da:	6861      	ldr	r1, [r4, #4]
 80101dc:	4299      	cmp	r1, r3
 80101de:	bfde      	ittt	le
 80101e0:	2330      	movle	r3, #48	@ 0x30
 80101e2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80101e6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80101ea:	1b92      	subs	r2, r2, r6
 80101ec:	6122      	str	r2, [r4, #16]
 80101ee:	f8cd a000 	str.w	sl, [sp]
 80101f2:	464b      	mov	r3, r9
 80101f4:	aa03      	add	r2, sp, #12
 80101f6:	4621      	mov	r1, r4
 80101f8:	4640      	mov	r0, r8
 80101fa:	f7ff fee7 	bl	800ffcc <_printf_common>
 80101fe:	3001      	adds	r0, #1
 8010200:	d14a      	bne.n	8010298 <_printf_i+0x1f0>
 8010202:	f04f 30ff 	mov.w	r0, #4294967295
 8010206:	b004      	add	sp, #16
 8010208:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801020c:	6823      	ldr	r3, [r4, #0]
 801020e:	f043 0320 	orr.w	r3, r3, #32
 8010212:	6023      	str	r3, [r4, #0]
 8010214:	4832      	ldr	r0, [pc, #200]	@ (80102e0 <_printf_i+0x238>)
 8010216:	2778      	movs	r7, #120	@ 0x78
 8010218:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801021c:	6823      	ldr	r3, [r4, #0]
 801021e:	6831      	ldr	r1, [r6, #0]
 8010220:	061f      	lsls	r7, r3, #24
 8010222:	f851 5b04 	ldr.w	r5, [r1], #4
 8010226:	d402      	bmi.n	801022e <_printf_i+0x186>
 8010228:	065f      	lsls	r7, r3, #25
 801022a:	bf48      	it	mi
 801022c:	b2ad      	uxthmi	r5, r5
 801022e:	6031      	str	r1, [r6, #0]
 8010230:	07d9      	lsls	r1, r3, #31
 8010232:	bf44      	itt	mi
 8010234:	f043 0320 	orrmi.w	r3, r3, #32
 8010238:	6023      	strmi	r3, [r4, #0]
 801023a:	b11d      	cbz	r5, 8010244 <_printf_i+0x19c>
 801023c:	2310      	movs	r3, #16
 801023e:	e7ad      	b.n	801019c <_printf_i+0xf4>
 8010240:	4826      	ldr	r0, [pc, #152]	@ (80102dc <_printf_i+0x234>)
 8010242:	e7e9      	b.n	8010218 <_printf_i+0x170>
 8010244:	6823      	ldr	r3, [r4, #0]
 8010246:	f023 0320 	bic.w	r3, r3, #32
 801024a:	6023      	str	r3, [r4, #0]
 801024c:	e7f6      	b.n	801023c <_printf_i+0x194>
 801024e:	4616      	mov	r6, r2
 8010250:	e7bd      	b.n	80101ce <_printf_i+0x126>
 8010252:	6833      	ldr	r3, [r6, #0]
 8010254:	6825      	ldr	r5, [r4, #0]
 8010256:	6961      	ldr	r1, [r4, #20]
 8010258:	1d18      	adds	r0, r3, #4
 801025a:	6030      	str	r0, [r6, #0]
 801025c:	062e      	lsls	r6, r5, #24
 801025e:	681b      	ldr	r3, [r3, #0]
 8010260:	d501      	bpl.n	8010266 <_printf_i+0x1be>
 8010262:	6019      	str	r1, [r3, #0]
 8010264:	e002      	b.n	801026c <_printf_i+0x1c4>
 8010266:	0668      	lsls	r0, r5, #25
 8010268:	d5fb      	bpl.n	8010262 <_printf_i+0x1ba>
 801026a:	8019      	strh	r1, [r3, #0]
 801026c:	2300      	movs	r3, #0
 801026e:	6123      	str	r3, [r4, #16]
 8010270:	4616      	mov	r6, r2
 8010272:	e7bc      	b.n	80101ee <_printf_i+0x146>
 8010274:	6833      	ldr	r3, [r6, #0]
 8010276:	1d1a      	adds	r2, r3, #4
 8010278:	6032      	str	r2, [r6, #0]
 801027a:	681e      	ldr	r6, [r3, #0]
 801027c:	6862      	ldr	r2, [r4, #4]
 801027e:	2100      	movs	r1, #0
 8010280:	4630      	mov	r0, r6
 8010282:	f7ef ffad 	bl	80001e0 <memchr>
 8010286:	b108      	cbz	r0, 801028c <_printf_i+0x1e4>
 8010288:	1b80      	subs	r0, r0, r6
 801028a:	6060      	str	r0, [r4, #4]
 801028c:	6863      	ldr	r3, [r4, #4]
 801028e:	6123      	str	r3, [r4, #16]
 8010290:	2300      	movs	r3, #0
 8010292:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010296:	e7aa      	b.n	80101ee <_printf_i+0x146>
 8010298:	6923      	ldr	r3, [r4, #16]
 801029a:	4632      	mov	r2, r6
 801029c:	4649      	mov	r1, r9
 801029e:	4640      	mov	r0, r8
 80102a0:	47d0      	blx	sl
 80102a2:	3001      	adds	r0, #1
 80102a4:	d0ad      	beq.n	8010202 <_printf_i+0x15a>
 80102a6:	6823      	ldr	r3, [r4, #0]
 80102a8:	079b      	lsls	r3, r3, #30
 80102aa:	d413      	bmi.n	80102d4 <_printf_i+0x22c>
 80102ac:	68e0      	ldr	r0, [r4, #12]
 80102ae:	9b03      	ldr	r3, [sp, #12]
 80102b0:	4298      	cmp	r0, r3
 80102b2:	bfb8      	it	lt
 80102b4:	4618      	movlt	r0, r3
 80102b6:	e7a6      	b.n	8010206 <_printf_i+0x15e>
 80102b8:	2301      	movs	r3, #1
 80102ba:	4632      	mov	r2, r6
 80102bc:	4649      	mov	r1, r9
 80102be:	4640      	mov	r0, r8
 80102c0:	47d0      	blx	sl
 80102c2:	3001      	adds	r0, #1
 80102c4:	d09d      	beq.n	8010202 <_printf_i+0x15a>
 80102c6:	3501      	adds	r5, #1
 80102c8:	68e3      	ldr	r3, [r4, #12]
 80102ca:	9903      	ldr	r1, [sp, #12]
 80102cc:	1a5b      	subs	r3, r3, r1
 80102ce:	42ab      	cmp	r3, r5
 80102d0:	dcf2      	bgt.n	80102b8 <_printf_i+0x210>
 80102d2:	e7eb      	b.n	80102ac <_printf_i+0x204>
 80102d4:	2500      	movs	r5, #0
 80102d6:	f104 0619 	add.w	r6, r4, #25
 80102da:	e7f5      	b.n	80102c8 <_printf_i+0x220>
 80102dc:	0801259a 	.word	0x0801259a
 80102e0:	080125ab 	.word	0x080125ab

080102e4 <std>:
 80102e4:	2300      	movs	r3, #0
 80102e6:	b510      	push	{r4, lr}
 80102e8:	4604      	mov	r4, r0
 80102ea:	e9c0 3300 	strd	r3, r3, [r0]
 80102ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80102f2:	6083      	str	r3, [r0, #8]
 80102f4:	8181      	strh	r1, [r0, #12]
 80102f6:	6643      	str	r3, [r0, #100]	@ 0x64
 80102f8:	81c2      	strh	r2, [r0, #14]
 80102fa:	6183      	str	r3, [r0, #24]
 80102fc:	4619      	mov	r1, r3
 80102fe:	2208      	movs	r2, #8
 8010300:	305c      	adds	r0, #92	@ 0x5c
 8010302:	f000 f8f4 	bl	80104ee <memset>
 8010306:	4b0d      	ldr	r3, [pc, #52]	@ (801033c <std+0x58>)
 8010308:	6263      	str	r3, [r4, #36]	@ 0x24
 801030a:	4b0d      	ldr	r3, [pc, #52]	@ (8010340 <std+0x5c>)
 801030c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801030e:	4b0d      	ldr	r3, [pc, #52]	@ (8010344 <std+0x60>)
 8010310:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8010312:	4b0d      	ldr	r3, [pc, #52]	@ (8010348 <std+0x64>)
 8010314:	6323      	str	r3, [r4, #48]	@ 0x30
 8010316:	4b0d      	ldr	r3, [pc, #52]	@ (801034c <std+0x68>)
 8010318:	6224      	str	r4, [r4, #32]
 801031a:	429c      	cmp	r4, r3
 801031c:	d006      	beq.n	801032c <std+0x48>
 801031e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8010322:	4294      	cmp	r4, r2
 8010324:	d002      	beq.n	801032c <std+0x48>
 8010326:	33d0      	adds	r3, #208	@ 0xd0
 8010328:	429c      	cmp	r4, r3
 801032a:	d105      	bne.n	8010338 <std+0x54>
 801032c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8010330:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010334:	f000 b9b6 	b.w	80106a4 <__retarget_lock_init_recursive>
 8010338:	bd10      	pop	{r4, pc}
 801033a:	bf00      	nop
 801033c:	08010469 	.word	0x08010469
 8010340:	0801048b 	.word	0x0801048b
 8010344:	080104c3 	.word	0x080104c3
 8010348:	080104e7 	.word	0x080104e7
 801034c:	20005ad4 	.word	0x20005ad4

08010350 <stdio_exit_handler>:
 8010350:	4a02      	ldr	r2, [pc, #8]	@ (801035c <stdio_exit_handler+0xc>)
 8010352:	4903      	ldr	r1, [pc, #12]	@ (8010360 <stdio_exit_handler+0x10>)
 8010354:	4803      	ldr	r0, [pc, #12]	@ (8010364 <stdio_exit_handler+0x14>)
 8010356:	f000 b869 	b.w	801042c <_fwalk_sglue>
 801035a:	bf00      	nop
 801035c:	20000014 	.word	0x20000014
 8010360:	08011d75 	.word	0x08011d75
 8010364:	20000024 	.word	0x20000024

08010368 <cleanup_stdio>:
 8010368:	6841      	ldr	r1, [r0, #4]
 801036a:	4b0c      	ldr	r3, [pc, #48]	@ (801039c <cleanup_stdio+0x34>)
 801036c:	4299      	cmp	r1, r3
 801036e:	b510      	push	{r4, lr}
 8010370:	4604      	mov	r4, r0
 8010372:	d001      	beq.n	8010378 <cleanup_stdio+0x10>
 8010374:	f001 fcfe 	bl	8011d74 <_fflush_r>
 8010378:	68a1      	ldr	r1, [r4, #8]
 801037a:	4b09      	ldr	r3, [pc, #36]	@ (80103a0 <cleanup_stdio+0x38>)
 801037c:	4299      	cmp	r1, r3
 801037e:	d002      	beq.n	8010386 <cleanup_stdio+0x1e>
 8010380:	4620      	mov	r0, r4
 8010382:	f001 fcf7 	bl	8011d74 <_fflush_r>
 8010386:	68e1      	ldr	r1, [r4, #12]
 8010388:	4b06      	ldr	r3, [pc, #24]	@ (80103a4 <cleanup_stdio+0x3c>)
 801038a:	4299      	cmp	r1, r3
 801038c:	d004      	beq.n	8010398 <cleanup_stdio+0x30>
 801038e:	4620      	mov	r0, r4
 8010390:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010394:	f001 bcee 	b.w	8011d74 <_fflush_r>
 8010398:	bd10      	pop	{r4, pc}
 801039a:	bf00      	nop
 801039c:	20005ad4 	.word	0x20005ad4
 80103a0:	20005b3c 	.word	0x20005b3c
 80103a4:	20005ba4 	.word	0x20005ba4

080103a8 <global_stdio_init.part.0>:
 80103a8:	b510      	push	{r4, lr}
 80103aa:	4b0b      	ldr	r3, [pc, #44]	@ (80103d8 <global_stdio_init.part.0+0x30>)
 80103ac:	4c0b      	ldr	r4, [pc, #44]	@ (80103dc <global_stdio_init.part.0+0x34>)
 80103ae:	4a0c      	ldr	r2, [pc, #48]	@ (80103e0 <global_stdio_init.part.0+0x38>)
 80103b0:	601a      	str	r2, [r3, #0]
 80103b2:	4620      	mov	r0, r4
 80103b4:	2200      	movs	r2, #0
 80103b6:	2104      	movs	r1, #4
 80103b8:	f7ff ff94 	bl	80102e4 <std>
 80103bc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80103c0:	2201      	movs	r2, #1
 80103c2:	2109      	movs	r1, #9
 80103c4:	f7ff ff8e 	bl	80102e4 <std>
 80103c8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80103cc:	2202      	movs	r2, #2
 80103ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80103d2:	2112      	movs	r1, #18
 80103d4:	f7ff bf86 	b.w	80102e4 <std>
 80103d8:	20005c0c 	.word	0x20005c0c
 80103dc:	20005ad4 	.word	0x20005ad4
 80103e0:	08010351 	.word	0x08010351

080103e4 <__sfp_lock_acquire>:
 80103e4:	4801      	ldr	r0, [pc, #4]	@ (80103ec <__sfp_lock_acquire+0x8>)
 80103e6:	f000 b95e 	b.w	80106a6 <__retarget_lock_acquire_recursive>
 80103ea:	bf00      	nop
 80103ec:	20005c15 	.word	0x20005c15

080103f0 <__sfp_lock_release>:
 80103f0:	4801      	ldr	r0, [pc, #4]	@ (80103f8 <__sfp_lock_release+0x8>)
 80103f2:	f000 b959 	b.w	80106a8 <__retarget_lock_release_recursive>
 80103f6:	bf00      	nop
 80103f8:	20005c15 	.word	0x20005c15

080103fc <__sinit>:
 80103fc:	b510      	push	{r4, lr}
 80103fe:	4604      	mov	r4, r0
 8010400:	f7ff fff0 	bl	80103e4 <__sfp_lock_acquire>
 8010404:	6a23      	ldr	r3, [r4, #32]
 8010406:	b11b      	cbz	r3, 8010410 <__sinit+0x14>
 8010408:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801040c:	f7ff bff0 	b.w	80103f0 <__sfp_lock_release>
 8010410:	4b04      	ldr	r3, [pc, #16]	@ (8010424 <__sinit+0x28>)
 8010412:	6223      	str	r3, [r4, #32]
 8010414:	4b04      	ldr	r3, [pc, #16]	@ (8010428 <__sinit+0x2c>)
 8010416:	681b      	ldr	r3, [r3, #0]
 8010418:	2b00      	cmp	r3, #0
 801041a:	d1f5      	bne.n	8010408 <__sinit+0xc>
 801041c:	f7ff ffc4 	bl	80103a8 <global_stdio_init.part.0>
 8010420:	e7f2      	b.n	8010408 <__sinit+0xc>
 8010422:	bf00      	nop
 8010424:	08010369 	.word	0x08010369
 8010428:	20005c0c 	.word	0x20005c0c

0801042c <_fwalk_sglue>:
 801042c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010430:	4607      	mov	r7, r0
 8010432:	4688      	mov	r8, r1
 8010434:	4614      	mov	r4, r2
 8010436:	2600      	movs	r6, #0
 8010438:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801043c:	f1b9 0901 	subs.w	r9, r9, #1
 8010440:	d505      	bpl.n	801044e <_fwalk_sglue+0x22>
 8010442:	6824      	ldr	r4, [r4, #0]
 8010444:	2c00      	cmp	r4, #0
 8010446:	d1f7      	bne.n	8010438 <_fwalk_sglue+0xc>
 8010448:	4630      	mov	r0, r6
 801044a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801044e:	89ab      	ldrh	r3, [r5, #12]
 8010450:	2b01      	cmp	r3, #1
 8010452:	d907      	bls.n	8010464 <_fwalk_sglue+0x38>
 8010454:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010458:	3301      	adds	r3, #1
 801045a:	d003      	beq.n	8010464 <_fwalk_sglue+0x38>
 801045c:	4629      	mov	r1, r5
 801045e:	4638      	mov	r0, r7
 8010460:	47c0      	blx	r8
 8010462:	4306      	orrs	r6, r0
 8010464:	3568      	adds	r5, #104	@ 0x68
 8010466:	e7e9      	b.n	801043c <_fwalk_sglue+0x10>

08010468 <__sread>:
 8010468:	b510      	push	{r4, lr}
 801046a:	460c      	mov	r4, r1
 801046c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010470:	f000 f8ca 	bl	8010608 <_read_r>
 8010474:	2800      	cmp	r0, #0
 8010476:	bfab      	itete	ge
 8010478:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801047a:	89a3      	ldrhlt	r3, [r4, #12]
 801047c:	181b      	addge	r3, r3, r0
 801047e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8010482:	bfac      	ite	ge
 8010484:	6563      	strge	r3, [r4, #84]	@ 0x54
 8010486:	81a3      	strhlt	r3, [r4, #12]
 8010488:	bd10      	pop	{r4, pc}

0801048a <__swrite>:
 801048a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801048e:	461f      	mov	r7, r3
 8010490:	898b      	ldrh	r3, [r1, #12]
 8010492:	05db      	lsls	r3, r3, #23
 8010494:	4605      	mov	r5, r0
 8010496:	460c      	mov	r4, r1
 8010498:	4616      	mov	r6, r2
 801049a:	d505      	bpl.n	80104a8 <__swrite+0x1e>
 801049c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80104a0:	2302      	movs	r3, #2
 80104a2:	2200      	movs	r2, #0
 80104a4:	f000 f89e 	bl	80105e4 <_lseek_r>
 80104a8:	89a3      	ldrh	r3, [r4, #12]
 80104aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80104ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80104b2:	81a3      	strh	r3, [r4, #12]
 80104b4:	4632      	mov	r2, r6
 80104b6:	463b      	mov	r3, r7
 80104b8:	4628      	mov	r0, r5
 80104ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80104be:	f000 b8b5 	b.w	801062c <_write_r>

080104c2 <__sseek>:
 80104c2:	b510      	push	{r4, lr}
 80104c4:	460c      	mov	r4, r1
 80104c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80104ca:	f000 f88b 	bl	80105e4 <_lseek_r>
 80104ce:	1c43      	adds	r3, r0, #1
 80104d0:	89a3      	ldrh	r3, [r4, #12]
 80104d2:	bf15      	itete	ne
 80104d4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80104d6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80104da:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80104de:	81a3      	strheq	r3, [r4, #12]
 80104e0:	bf18      	it	ne
 80104e2:	81a3      	strhne	r3, [r4, #12]
 80104e4:	bd10      	pop	{r4, pc}

080104e6 <__sclose>:
 80104e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80104ea:	f000 b80d 	b.w	8010508 <_close_r>

080104ee <memset>:
 80104ee:	4402      	add	r2, r0
 80104f0:	4603      	mov	r3, r0
 80104f2:	4293      	cmp	r3, r2
 80104f4:	d100      	bne.n	80104f8 <memset+0xa>
 80104f6:	4770      	bx	lr
 80104f8:	f803 1b01 	strb.w	r1, [r3], #1
 80104fc:	e7f9      	b.n	80104f2 <memset+0x4>
	...

08010500 <_localeconv_r>:
 8010500:	4800      	ldr	r0, [pc, #0]	@ (8010504 <_localeconv_r+0x4>)
 8010502:	4770      	bx	lr
 8010504:	20000160 	.word	0x20000160

08010508 <_close_r>:
 8010508:	b538      	push	{r3, r4, r5, lr}
 801050a:	4d06      	ldr	r5, [pc, #24]	@ (8010524 <_close_r+0x1c>)
 801050c:	2300      	movs	r3, #0
 801050e:	4604      	mov	r4, r0
 8010510:	4608      	mov	r0, r1
 8010512:	602b      	str	r3, [r5, #0]
 8010514:	f7f3 feda 	bl	80042cc <_close>
 8010518:	1c43      	adds	r3, r0, #1
 801051a:	d102      	bne.n	8010522 <_close_r+0x1a>
 801051c:	682b      	ldr	r3, [r5, #0]
 801051e:	b103      	cbz	r3, 8010522 <_close_r+0x1a>
 8010520:	6023      	str	r3, [r4, #0]
 8010522:	bd38      	pop	{r3, r4, r5, pc}
 8010524:	20005c10 	.word	0x20005c10

08010528 <_reclaim_reent>:
 8010528:	4b2d      	ldr	r3, [pc, #180]	@ (80105e0 <_reclaim_reent+0xb8>)
 801052a:	681b      	ldr	r3, [r3, #0]
 801052c:	4283      	cmp	r3, r0
 801052e:	b570      	push	{r4, r5, r6, lr}
 8010530:	4604      	mov	r4, r0
 8010532:	d053      	beq.n	80105dc <_reclaim_reent+0xb4>
 8010534:	69c3      	ldr	r3, [r0, #28]
 8010536:	b31b      	cbz	r3, 8010580 <_reclaim_reent+0x58>
 8010538:	68db      	ldr	r3, [r3, #12]
 801053a:	b163      	cbz	r3, 8010556 <_reclaim_reent+0x2e>
 801053c:	2500      	movs	r5, #0
 801053e:	69e3      	ldr	r3, [r4, #28]
 8010540:	68db      	ldr	r3, [r3, #12]
 8010542:	5959      	ldr	r1, [r3, r5]
 8010544:	b9b1      	cbnz	r1, 8010574 <_reclaim_reent+0x4c>
 8010546:	3504      	adds	r5, #4
 8010548:	2d80      	cmp	r5, #128	@ 0x80
 801054a:	d1f8      	bne.n	801053e <_reclaim_reent+0x16>
 801054c:	69e3      	ldr	r3, [r4, #28]
 801054e:	4620      	mov	r0, r4
 8010550:	68d9      	ldr	r1, [r3, #12]
 8010552:	f000 ff11 	bl	8011378 <_free_r>
 8010556:	69e3      	ldr	r3, [r4, #28]
 8010558:	6819      	ldr	r1, [r3, #0]
 801055a:	b111      	cbz	r1, 8010562 <_reclaim_reent+0x3a>
 801055c:	4620      	mov	r0, r4
 801055e:	f000 ff0b 	bl	8011378 <_free_r>
 8010562:	69e3      	ldr	r3, [r4, #28]
 8010564:	689d      	ldr	r5, [r3, #8]
 8010566:	b15d      	cbz	r5, 8010580 <_reclaim_reent+0x58>
 8010568:	4629      	mov	r1, r5
 801056a:	4620      	mov	r0, r4
 801056c:	682d      	ldr	r5, [r5, #0]
 801056e:	f000 ff03 	bl	8011378 <_free_r>
 8010572:	e7f8      	b.n	8010566 <_reclaim_reent+0x3e>
 8010574:	680e      	ldr	r6, [r1, #0]
 8010576:	4620      	mov	r0, r4
 8010578:	f000 fefe 	bl	8011378 <_free_r>
 801057c:	4631      	mov	r1, r6
 801057e:	e7e1      	b.n	8010544 <_reclaim_reent+0x1c>
 8010580:	6961      	ldr	r1, [r4, #20]
 8010582:	b111      	cbz	r1, 801058a <_reclaim_reent+0x62>
 8010584:	4620      	mov	r0, r4
 8010586:	f000 fef7 	bl	8011378 <_free_r>
 801058a:	69e1      	ldr	r1, [r4, #28]
 801058c:	b111      	cbz	r1, 8010594 <_reclaim_reent+0x6c>
 801058e:	4620      	mov	r0, r4
 8010590:	f000 fef2 	bl	8011378 <_free_r>
 8010594:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8010596:	b111      	cbz	r1, 801059e <_reclaim_reent+0x76>
 8010598:	4620      	mov	r0, r4
 801059a:	f000 feed 	bl	8011378 <_free_r>
 801059e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80105a0:	b111      	cbz	r1, 80105a8 <_reclaim_reent+0x80>
 80105a2:	4620      	mov	r0, r4
 80105a4:	f000 fee8 	bl	8011378 <_free_r>
 80105a8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80105aa:	b111      	cbz	r1, 80105b2 <_reclaim_reent+0x8a>
 80105ac:	4620      	mov	r0, r4
 80105ae:	f000 fee3 	bl	8011378 <_free_r>
 80105b2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80105b4:	b111      	cbz	r1, 80105bc <_reclaim_reent+0x94>
 80105b6:	4620      	mov	r0, r4
 80105b8:	f000 fede 	bl	8011378 <_free_r>
 80105bc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80105be:	b111      	cbz	r1, 80105c6 <_reclaim_reent+0x9e>
 80105c0:	4620      	mov	r0, r4
 80105c2:	f000 fed9 	bl	8011378 <_free_r>
 80105c6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80105c8:	b111      	cbz	r1, 80105d0 <_reclaim_reent+0xa8>
 80105ca:	4620      	mov	r0, r4
 80105cc:	f000 fed4 	bl	8011378 <_free_r>
 80105d0:	6a23      	ldr	r3, [r4, #32]
 80105d2:	b11b      	cbz	r3, 80105dc <_reclaim_reent+0xb4>
 80105d4:	4620      	mov	r0, r4
 80105d6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80105da:	4718      	bx	r3
 80105dc:	bd70      	pop	{r4, r5, r6, pc}
 80105de:	bf00      	nop
 80105e0:	20000020 	.word	0x20000020

080105e4 <_lseek_r>:
 80105e4:	b538      	push	{r3, r4, r5, lr}
 80105e6:	4d07      	ldr	r5, [pc, #28]	@ (8010604 <_lseek_r+0x20>)
 80105e8:	4604      	mov	r4, r0
 80105ea:	4608      	mov	r0, r1
 80105ec:	4611      	mov	r1, r2
 80105ee:	2200      	movs	r2, #0
 80105f0:	602a      	str	r2, [r5, #0]
 80105f2:	461a      	mov	r2, r3
 80105f4:	f7f3 fe91 	bl	800431a <_lseek>
 80105f8:	1c43      	adds	r3, r0, #1
 80105fa:	d102      	bne.n	8010602 <_lseek_r+0x1e>
 80105fc:	682b      	ldr	r3, [r5, #0]
 80105fe:	b103      	cbz	r3, 8010602 <_lseek_r+0x1e>
 8010600:	6023      	str	r3, [r4, #0]
 8010602:	bd38      	pop	{r3, r4, r5, pc}
 8010604:	20005c10 	.word	0x20005c10

08010608 <_read_r>:
 8010608:	b538      	push	{r3, r4, r5, lr}
 801060a:	4d07      	ldr	r5, [pc, #28]	@ (8010628 <_read_r+0x20>)
 801060c:	4604      	mov	r4, r0
 801060e:	4608      	mov	r0, r1
 8010610:	4611      	mov	r1, r2
 8010612:	2200      	movs	r2, #0
 8010614:	602a      	str	r2, [r5, #0]
 8010616:	461a      	mov	r2, r3
 8010618:	f7f3 fe1f 	bl	800425a <_read>
 801061c:	1c43      	adds	r3, r0, #1
 801061e:	d102      	bne.n	8010626 <_read_r+0x1e>
 8010620:	682b      	ldr	r3, [r5, #0]
 8010622:	b103      	cbz	r3, 8010626 <_read_r+0x1e>
 8010624:	6023      	str	r3, [r4, #0]
 8010626:	bd38      	pop	{r3, r4, r5, pc}
 8010628:	20005c10 	.word	0x20005c10

0801062c <_write_r>:
 801062c:	b538      	push	{r3, r4, r5, lr}
 801062e:	4d07      	ldr	r5, [pc, #28]	@ (801064c <_write_r+0x20>)
 8010630:	4604      	mov	r4, r0
 8010632:	4608      	mov	r0, r1
 8010634:	4611      	mov	r1, r2
 8010636:	2200      	movs	r2, #0
 8010638:	602a      	str	r2, [r5, #0]
 801063a:	461a      	mov	r2, r3
 801063c:	f7f3 fe2a 	bl	8004294 <_write>
 8010640:	1c43      	adds	r3, r0, #1
 8010642:	d102      	bne.n	801064a <_write_r+0x1e>
 8010644:	682b      	ldr	r3, [r5, #0]
 8010646:	b103      	cbz	r3, 801064a <_write_r+0x1e>
 8010648:	6023      	str	r3, [r4, #0]
 801064a:	bd38      	pop	{r3, r4, r5, pc}
 801064c:	20005c10 	.word	0x20005c10

08010650 <__errno>:
 8010650:	4b01      	ldr	r3, [pc, #4]	@ (8010658 <__errno+0x8>)
 8010652:	6818      	ldr	r0, [r3, #0]
 8010654:	4770      	bx	lr
 8010656:	bf00      	nop
 8010658:	20000020 	.word	0x20000020

0801065c <__libc_init_array>:
 801065c:	b570      	push	{r4, r5, r6, lr}
 801065e:	4d0d      	ldr	r5, [pc, #52]	@ (8010694 <__libc_init_array+0x38>)
 8010660:	4c0d      	ldr	r4, [pc, #52]	@ (8010698 <__libc_init_array+0x3c>)
 8010662:	1b64      	subs	r4, r4, r5
 8010664:	10a4      	asrs	r4, r4, #2
 8010666:	2600      	movs	r6, #0
 8010668:	42a6      	cmp	r6, r4
 801066a:	d109      	bne.n	8010680 <__libc_init_array+0x24>
 801066c:	4d0b      	ldr	r5, [pc, #44]	@ (801069c <__libc_init_array+0x40>)
 801066e:	4c0c      	ldr	r4, [pc, #48]	@ (80106a0 <__libc_init_array+0x44>)
 8010670:	f001 fec0 	bl	80123f4 <_init>
 8010674:	1b64      	subs	r4, r4, r5
 8010676:	10a4      	asrs	r4, r4, #2
 8010678:	2600      	movs	r6, #0
 801067a:	42a6      	cmp	r6, r4
 801067c:	d105      	bne.n	801068a <__libc_init_array+0x2e>
 801067e:	bd70      	pop	{r4, r5, r6, pc}
 8010680:	f855 3b04 	ldr.w	r3, [r5], #4
 8010684:	4798      	blx	r3
 8010686:	3601      	adds	r6, #1
 8010688:	e7ee      	b.n	8010668 <__libc_init_array+0xc>
 801068a:	f855 3b04 	ldr.w	r3, [r5], #4
 801068e:	4798      	blx	r3
 8010690:	3601      	adds	r6, #1
 8010692:	e7f2      	b.n	801067a <__libc_init_array+0x1e>
 8010694:	08012904 	.word	0x08012904
 8010698:	08012904 	.word	0x08012904
 801069c:	08012904 	.word	0x08012904
 80106a0:	08012908 	.word	0x08012908

080106a4 <__retarget_lock_init_recursive>:
 80106a4:	4770      	bx	lr

080106a6 <__retarget_lock_acquire_recursive>:
 80106a6:	4770      	bx	lr

080106a8 <__retarget_lock_release_recursive>:
 80106a8:	4770      	bx	lr

080106aa <memcpy>:
 80106aa:	440a      	add	r2, r1
 80106ac:	4291      	cmp	r1, r2
 80106ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80106b2:	d100      	bne.n	80106b6 <memcpy+0xc>
 80106b4:	4770      	bx	lr
 80106b6:	b510      	push	{r4, lr}
 80106b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80106bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80106c0:	4291      	cmp	r1, r2
 80106c2:	d1f9      	bne.n	80106b8 <memcpy+0xe>
 80106c4:	bd10      	pop	{r4, pc}

080106c6 <quorem>:
 80106c6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80106ca:	6903      	ldr	r3, [r0, #16]
 80106cc:	690c      	ldr	r4, [r1, #16]
 80106ce:	42a3      	cmp	r3, r4
 80106d0:	4607      	mov	r7, r0
 80106d2:	db7e      	blt.n	80107d2 <quorem+0x10c>
 80106d4:	3c01      	subs	r4, #1
 80106d6:	f101 0814 	add.w	r8, r1, #20
 80106da:	00a3      	lsls	r3, r4, #2
 80106dc:	f100 0514 	add.w	r5, r0, #20
 80106e0:	9300      	str	r3, [sp, #0]
 80106e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80106e6:	9301      	str	r3, [sp, #4]
 80106e8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80106ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80106f0:	3301      	adds	r3, #1
 80106f2:	429a      	cmp	r2, r3
 80106f4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80106f8:	fbb2 f6f3 	udiv	r6, r2, r3
 80106fc:	d32e      	bcc.n	801075c <quorem+0x96>
 80106fe:	f04f 0a00 	mov.w	sl, #0
 8010702:	46c4      	mov	ip, r8
 8010704:	46ae      	mov	lr, r5
 8010706:	46d3      	mov	fp, sl
 8010708:	f85c 3b04 	ldr.w	r3, [ip], #4
 801070c:	b298      	uxth	r0, r3
 801070e:	fb06 a000 	mla	r0, r6, r0, sl
 8010712:	0c02      	lsrs	r2, r0, #16
 8010714:	0c1b      	lsrs	r3, r3, #16
 8010716:	fb06 2303 	mla	r3, r6, r3, r2
 801071a:	f8de 2000 	ldr.w	r2, [lr]
 801071e:	b280      	uxth	r0, r0
 8010720:	b292      	uxth	r2, r2
 8010722:	1a12      	subs	r2, r2, r0
 8010724:	445a      	add	r2, fp
 8010726:	f8de 0000 	ldr.w	r0, [lr]
 801072a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801072e:	b29b      	uxth	r3, r3
 8010730:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8010734:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8010738:	b292      	uxth	r2, r2
 801073a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801073e:	45e1      	cmp	r9, ip
 8010740:	f84e 2b04 	str.w	r2, [lr], #4
 8010744:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8010748:	d2de      	bcs.n	8010708 <quorem+0x42>
 801074a:	9b00      	ldr	r3, [sp, #0]
 801074c:	58eb      	ldr	r3, [r5, r3]
 801074e:	b92b      	cbnz	r3, 801075c <quorem+0x96>
 8010750:	9b01      	ldr	r3, [sp, #4]
 8010752:	3b04      	subs	r3, #4
 8010754:	429d      	cmp	r5, r3
 8010756:	461a      	mov	r2, r3
 8010758:	d32f      	bcc.n	80107ba <quorem+0xf4>
 801075a:	613c      	str	r4, [r7, #16]
 801075c:	4638      	mov	r0, r7
 801075e:	f001 f97d 	bl	8011a5c <__mcmp>
 8010762:	2800      	cmp	r0, #0
 8010764:	db25      	blt.n	80107b2 <quorem+0xec>
 8010766:	4629      	mov	r1, r5
 8010768:	2000      	movs	r0, #0
 801076a:	f858 2b04 	ldr.w	r2, [r8], #4
 801076e:	f8d1 c000 	ldr.w	ip, [r1]
 8010772:	fa1f fe82 	uxth.w	lr, r2
 8010776:	fa1f f38c 	uxth.w	r3, ip
 801077a:	eba3 030e 	sub.w	r3, r3, lr
 801077e:	4403      	add	r3, r0
 8010780:	0c12      	lsrs	r2, r2, #16
 8010782:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8010786:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801078a:	b29b      	uxth	r3, r3
 801078c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010790:	45c1      	cmp	r9, r8
 8010792:	f841 3b04 	str.w	r3, [r1], #4
 8010796:	ea4f 4022 	mov.w	r0, r2, asr #16
 801079a:	d2e6      	bcs.n	801076a <quorem+0xa4>
 801079c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80107a0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80107a4:	b922      	cbnz	r2, 80107b0 <quorem+0xea>
 80107a6:	3b04      	subs	r3, #4
 80107a8:	429d      	cmp	r5, r3
 80107aa:	461a      	mov	r2, r3
 80107ac:	d30b      	bcc.n	80107c6 <quorem+0x100>
 80107ae:	613c      	str	r4, [r7, #16]
 80107b0:	3601      	adds	r6, #1
 80107b2:	4630      	mov	r0, r6
 80107b4:	b003      	add	sp, #12
 80107b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80107ba:	6812      	ldr	r2, [r2, #0]
 80107bc:	3b04      	subs	r3, #4
 80107be:	2a00      	cmp	r2, #0
 80107c0:	d1cb      	bne.n	801075a <quorem+0x94>
 80107c2:	3c01      	subs	r4, #1
 80107c4:	e7c6      	b.n	8010754 <quorem+0x8e>
 80107c6:	6812      	ldr	r2, [r2, #0]
 80107c8:	3b04      	subs	r3, #4
 80107ca:	2a00      	cmp	r2, #0
 80107cc:	d1ef      	bne.n	80107ae <quorem+0xe8>
 80107ce:	3c01      	subs	r4, #1
 80107d0:	e7ea      	b.n	80107a8 <quorem+0xe2>
 80107d2:	2000      	movs	r0, #0
 80107d4:	e7ee      	b.n	80107b4 <quorem+0xee>
	...

080107d8 <_dtoa_r>:
 80107d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107dc:	69c7      	ldr	r7, [r0, #28]
 80107de:	b097      	sub	sp, #92	@ 0x5c
 80107e0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80107e4:	ec55 4b10 	vmov	r4, r5, d0
 80107e8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80107ea:	9107      	str	r1, [sp, #28]
 80107ec:	4681      	mov	r9, r0
 80107ee:	920c      	str	r2, [sp, #48]	@ 0x30
 80107f0:	9311      	str	r3, [sp, #68]	@ 0x44
 80107f2:	b97f      	cbnz	r7, 8010814 <_dtoa_r+0x3c>
 80107f4:	2010      	movs	r0, #16
 80107f6:	f000 fe09 	bl	801140c <malloc>
 80107fa:	4602      	mov	r2, r0
 80107fc:	f8c9 001c 	str.w	r0, [r9, #28]
 8010800:	b920      	cbnz	r0, 801080c <_dtoa_r+0x34>
 8010802:	4ba9      	ldr	r3, [pc, #676]	@ (8010aa8 <_dtoa_r+0x2d0>)
 8010804:	21ef      	movs	r1, #239	@ 0xef
 8010806:	48a9      	ldr	r0, [pc, #676]	@ (8010aac <_dtoa_r+0x2d4>)
 8010808:	f001 faec 	bl	8011de4 <__assert_func>
 801080c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8010810:	6007      	str	r7, [r0, #0]
 8010812:	60c7      	str	r7, [r0, #12]
 8010814:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010818:	6819      	ldr	r1, [r3, #0]
 801081a:	b159      	cbz	r1, 8010834 <_dtoa_r+0x5c>
 801081c:	685a      	ldr	r2, [r3, #4]
 801081e:	604a      	str	r2, [r1, #4]
 8010820:	2301      	movs	r3, #1
 8010822:	4093      	lsls	r3, r2
 8010824:	608b      	str	r3, [r1, #8]
 8010826:	4648      	mov	r0, r9
 8010828:	f000 fee6 	bl	80115f8 <_Bfree>
 801082c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010830:	2200      	movs	r2, #0
 8010832:	601a      	str	r2, [r3, #0]
 8010834:	1e2b      	subs	r3, r5, #0
 8010836:	bfb9      	ittee	lt
 8010838:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801083c:	9305      	strlt	r3, [sp, #20]
 801083e:	2300      	movge	r3, #0
 8010840:	6033      	strge	r3, [r6, #0]
 8010842:	9f05      	ldr	r7, [sp, #20]
 8010844:	4b9a      	ldr	r3, [pc, #616]	@ (8010ab0 <_dtoa_r+0x2d8>)
 8010846:	bfbc      	itt	lt
 8010848:	2201      	movlt	r2, #1
 801084a:	6032      	strlt	r2, [r6, #0]
 801084c:	43bb      	bics	r3, r7
 801084e:	d112      	bne.n	8010876 <_dtoa_r+0x9e>
 8010850:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010852:	f242 730f 	movw	r3, #9999	@ 0x270f
 8010856:	6013      	str	r3, [r2, #0]
 8010858:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801085c:	4323      	orrs	r3, r4
 801085e:	f000 855a 	beq.w	8011316 <_dtoa_r+0xb3e>
 8010862:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010864:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8010ac4 <_dtoa_r+0x2ec>
 8010868:	2b00      	cmp	r3, #0
 801086a:	f000 855c 	beq.w	8011326 <_dtoa_r+0xb4e>
 801086e:	f10a 0303 	add.w	r3, sl, #3
 8010872:	f000 bd56 	b.w	8011322 <_dtoa_r+0xb4a>
 8010876:	ed9d 7b04 	vldr	d7, [sp, #16]
 801087a:	2200      	movs	r2, #0
 801087c:	ec51 0b17 	vmov	r0, r1, d7
 8010880:	2300      	movs	r3, #0
 8010882:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8010886:	f7f0 f927 	bl	8000ad8 <__aeabi_dcmpeq>
 801088a:	4680      	mov	r8, r0
 801088c:	b158      	cbz	r0, 80108a6 <_dtoa_r+0xce>
 801088e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010890:	2301      	movs	r3, #1
 8010892:	6013      	str	r3, [r2, #0]
 8010894:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010896:	b113      	cbz	r3, 801089e <_dtoa_r+0xc6>
 8010898:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801089a:	4b86      	ldr	r3, [pc, #536]	@ (8010ab4 <_dtoa_r+0x2dc>)
 801089c:	6013      	str	r3, [r2, #0]
 801089e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8010ac8 <_dtoa_r+0x2f0>
 80108a2:	f000 bd40 	b.w	8011326 <_dtoa_r+0xb4e>
 80108a6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80108aa:	aa14      	add	r2, sp, #80	@ 0x50
 80108ac:	a915      	add	r1, sp, #84	@ 0x54
 80108ae:	4648      	mov	r0, r9
 80108b0:	f001 f984 	bl	8011bbc <__d2b>
 80108b4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80108b8:	9002      	str	r0, [sp, #8]
 80108ba:	2e00      	cmp	r6, #0
 80108bc:	d078      	beq.n	80109b0 <_dtoa_r+0x1d8>
 80108be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80108c0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80108c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80108c8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80108cc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80108d0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80108d4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80108d8:	4619      	mov	r1, r3
 80108da:	2200      	movs	r2, #0
 80108dc:	4b76      	ldr	r3, [pc, #472]	@ (8010ab8 <_dtoa_r+0x2e0>)
 80108de:	f7ef fcdb 	bl	8000298 <__aeabi_dsub>
 80108e2:	a36b      	add	r3, pc, #428	@ (adr r3, 8010a90 <_dtoa_r+0x2b8>)
 80108e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108e8:	f7ef fe8e 	bl	8000608 <__aeabi_dmul>
 80108ec:	a36a      	add	r3, pc, #424	@ (adr r3, 8010a98 <_dtoa_r+0x2c0>)
 80108ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108f2:	f7ef fcd3 	bl	800029c <__adddf3>
 80108f6:	4604      	mov	r4, r0
 80108f8:	4630      	mov	r0, r6
 80108fa:	460d      	mov	r5, r1
 80108fc:	f7ef fe1a 	bl	8000534 <__aeabi_i2d>
 8010900:	a367      	add	r3, pc, #412	@ (adr r3, 8010aa0 <_dtoa_r+0x2c8>)
 8010902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010906:	f7ef fe7f 	bl	8000608 <__aeabi_dmul>
 801090a:	4602      	mov	r2, r0
 801090c:	460b      	mov	r3, r1
 801090e:	4620      	mov	r0, r4
 8010910:	4629      	mov	r1, r5
 8010912:	f7ef fcc3 	bl	800029c <__adddf3>
 8010916:	4604      	mov	r4, r0
 8010918:	460d      	mov	r5, r1
 801091a:	f7f0 f925 	bl	8000b68 <__aeabi_d2iz>
 801091e:	2200      	movs	r2, #0
 8010920:	4607      	mov	r7, r0
 8010922:	2300      	movs	r3, #0
 8010924:	4620      	mov	r0, r4
 8010926:	4629      	mov	r1, r5
 8010928:	f7f0 f8e0 	bl	8000aec <__aeabi_dcmplt>
 801092c:	b140      	cbz	r0, 8010940 <_dtoa_r+0x168>
 801092e:	4638      	mov	r0, r7
 8010930:	f7ef fe00 	bl	8000534 <__aeabi_i2d>
 8010934:	4622      	mov	r2, r4
 8010936:	462b      	mov	r3, r5
 8010938:	f7f0 f8ce 	bl	8000ad8 <__aeabi_dcmpeq>
 801093c:	b900      	cbnz	r0, 8010940 <_dtoa_r+0x168>
 801093e:	3f01      	subs	r7, #1
 8010940:	2f16      	cmp	r7, #22
 8010942:	d852      	bhi.n	80109ea <_dtoa_r+0x212>
 8010944:	4b5d      	ldr	r3, [pc, #372]	@ (8010abc <_dtoa_r+0x2e4>)
 8010946:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801094a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801094e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010952:	f7f0 f8cb 	bl	8000aec <__aeabi_dcmplt>
 8010956:	2800      	cmp	r0, #0
 8010958:	d049      	beq.n	80109ee <_dtoa_r+0x216>
 801095a:	3f01      	subs	r7, #1
 801095c:	2300      	movs	r3, #0
 801095e:	9310      	str	r3, [sp, #64]	@ 0x40
 8010960:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8010962:	1b9b      	subs	r3, r3, r6
 8010964:	1e5a      	subs	r2, r3, #1
 8010966:	bf45      	ittet	mi
 8010968:	f1c3 0301 	rsbmi	r3, r3, #1
 801096c:	9300      	strmi	r3, [sp, #0]
 801096e:	2300      	movpl	r3, #0
 8010970:	2300      	movmi	r3, #0
 8010972:	9206      	str	r2, [sp, #24]
 8010974:	bf54      	ite	pl
 8010976:	9300      	strpl	r3, [sp, #0]
 8010978:	9306      	strmi	r3, [sp, #24]
 801097a:	2f00      	cmp	r7, #0
 801097c:	db39      	blt.n	80109f2 <_dtoa_r+0x21a>
 801097e:	9b06      	ldr	r3, [sp, #24]
 8010980:	970d      	str	r7, [sp, #52]	@ 0x34
 8010982:	443b      	add	r3, r7
 8010984:	9306      	str	r3, [sp, #24]
 8010986:	2300      	movs	r3, #0
 8010988:	9308      	str	r3, [sp, #32]
 801098a:	9b07      	ldr	r3, [sp, #28]
 801098c:	2b09      	cmp	r3, #9
 801098e:	d863      	bhi.n	8010a58 <_dtoa_r+0x280>
 8010990:	2b05      	cmp	r3, #5
 8010992:	bfc4      	itt	gt
 8010994:	3b04      	subgt	r3, #4
 8010996:	9307      	strgt	r3, [sp, #28]
 8010998:	9b07      	ldr	r3, [sp, #28]
 801099a:	f1a3 0302 	sub.w	r3, r3, #2
 801099e:	bfcc      	ite	gt
 80109a0:	2400      	movgt	r4, #0
 80109a2:	2401      	movle	r4, #1
 80109a4:	2b03      	cmp	r3, #3
 80109a6:	d863      	bhi.n	8010a70 <_dtoa_r+0x298>
 80109a8:	e8df f003 	tbb	[pc, r3]
 80109ac:	2b375452 	.word	0x2b375452
 80109b0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80109b4:	441e      	add	r6, r3
 80109b6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80109ba:	2b20      	cmp	r3, #32
 80109bc:	bfc1      	itttt	gt
 80109be:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80109c2:	409f      	lslgt	r7, r3
 80109c4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80109c8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80109cc:	bfd6      	itet	le
 80109ce:	f1c3 0320 	rsble	r3, r3, #32
 80109d2:	ea47 0003 	orrgt.w	r0, r7, r3
 80109d6:	fa04 f003 	lslle.w	r0, r4, r3
 80109da:	f7ef fd9b 	bl	8000514 <__aeabi_ui2d>
 80109de:	2201      	movs	r2, #1
 80109e0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80109e4:	3e01      	subs	r6, #1
 80109e6:	9212      	str	r2, [sp, #72]	@ 0x48
 80109e8:	e776      	b.n	80108d8 <_dtoa_r+0x100>
 80109ea:	2301      	movs	r3, #1
 80109ec:	e7b7      	b.n	801095e <_dtoa_r+0x186>
 80109ee:	9010      	str	r0, [sp, #64]	@ 0x40
 80109f0:	e7b6      	b.n	8010960 <_dtoa_r+0x188>
 80109f2:	9b00      	ldr	r3, [sp, #0]
 80109f4:	1bdb      	subs	r3, r3, r7
 80109f6:	9300      	str	r3, [sp, #0]
 80109f8:	427b      	negs	r3, r7
 80109fa:	9308      	str	r3, [sp, #32]
 80109fc:	2300      	movs	r3, #0
 80109fe:	930d      	str	r3, [sp, #52]	@ 0x34
 8010a00:	e7c3      	b.n	801098a <_dtoa_r+0x1b2>
 8010a02:	2301      	movs	r3, #1
 8010a04:	9309      	str	r3, [sp, #36]	@ 0x24
 8010a06:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010a08:	eb07 0b03 	add.w	fp, r7, r3
 8010a0c:	f10b 0301 	add.w	r3, fp, #1
 8010a10:	2b01      	cmp	r3, #1
 8010a12:	9303      	str	r3, [sp, #12]
 8010a14:	bfb8      	it	lt
 8010a16:	2301      	movlt	r3, #1
 8010a18:	e006      	b.n	8010a28 <_dtoa_r+0x250>
 8010a1a:	2301      	movs	r3, #1
 8010a1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8010a1e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010a20:	2b00      	cmp	r3, #0
 8010a22:	dd28      	ble.n	8010a76 <_dtoa_r+0x29e>
 8010a24:	469b      	mov	fp, r3
 8010a26:	9303      	str	r3, [sp, #12]
 8010a28:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8010a2c:	2100      	movs	r1, #0
 8010a2e:	2204      	movs	r2, #4
 8010a30:	f102 0514 	add.w	r5, r2, #20
 8010a34:	429d      	cmp	r5, r3
 8010a36:	d926      	bls.n	8010a86 <_dtoa_r+0x2ae>
 8010a38:	6041      	str	r1, [r0, #4]
 8010a3a:	4648      	mov	r0, r9
 8010a3c:	f000 fd9c 	bl	8011578 <_Balloc>
 8010a40:	4682      	mov	sl, r0
 8010a42:	2800      	cmp	r0, #0
 8010a44:	d142      	bne.n	8010acc <_dtoa_r+0x2f4>
 8010a46:	4b1e      	ldr	r3, [pc, #120]	@ (8010ac0 <_dtoa_r+0x2e8>)
 8010a48:	4602      	mov	r2, r0
 8010a4a:	f240 11af 	movw	r1, #431	@ 0x1af
 8010a4e:	e6da      	b.n	8010806 <_dtoa_r+0x2e>
 8010a50:	2300      	movs	r3, #0
 8010a52:	e7e3      	b.n	8010a1c <_dtoa_r+0x244>
 8010a54:	2300      	movs	r3, #0
 8010a56:	e7d5      	b.n	8010a04 <_dtoa_r+0x22c>
 8010a58:	2401      	movs	r4, #1
 8010a5a:	2300      	movs	r3, #0
 8010a5c:	9307      	str	r3, [sp, #28]
 8010a5e:	9409      	str	r4, [sp, #36]	@ 0x24
 8010a60:	f04f 3bff 	mov.w	fp, #4294967295
 8010a64:	2200      	movs	r2, #0
 8010a66:	f8cd b00c 	str.w	fp, [sp, #12]
 8010a6a:	2312      	movs	r3, #18
 8010a6c:	920c      	str	r2, [sp, #48]	@ 0x30
 8010a6e:	e7db      	b.n	8010a28 <_dtoa_r+0x250>
 8010a70:	2301      	movs	r3, #1
 8010a72:	9309      	str	r3, [sp, #36]	@ 0x24
 8010a74:	e7f4      	b.n	8010a60 <_dtoa_r+0x288>
 8010a76:	f04f 0b01 	mov.w	fp, #1
 8010a7a:	f8cd b00c 	str.w	fp, [sp, #12]
 8010a7e:	465b      	mov	r3, fp
 8010a80:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8010a84:	e7d0      	b.n	8010a28 <_dtoa_r+0x250>
 8010a86:	3101      	adds	r1, #1
 8010a88:	0052      	lsls	r2, r2, #1
 8010a8a:	e7d1      	b.n	8010a30 <_dtoa_r+0x258>
 8010a8c:	f3af 8000 	nop.w
 8010a90:	636f4361 	.word	0x636f4361
 8010a94:	3fd287a7 	.word	0x3fd287a7
 8010a98:	8b60c8b3 	.word	0x8b60c8b3
 8010a9c:	3fc68a28 	.word	0x3fc68a28
 8010aa0:	509f79fb 	.word	0x509f79fb
 8010aa4:	3fd34413 	.word	0x3fd34413
 8010aa8:	080125c9 	.word	0x080125c9
 8010aac:	080125e0 	.word	0x080125e0
 8010ab0:	7ff00000 	.word	0x7ff00000
 8010ab4:	08012599 	.word	0x08012599
 8010ab8:	3ff80000 	.word	0x3ff80000
 8010abc:	08012730 	.word	0x08012730
 8010ac0:	08012638 	.word	0x08012638
 8010ac4:	080125c5 	.word	0x080125c5
 8010ac8:	08012598 	.word	0x08012598
 8010acc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010ad0:	6018      	str	r0, [r3, #0]
 8010ad2:	9b03      	ldr	r3, [sp, #12]
 8010ad4:	2b0e      	cmp	r3, #14
 8010ad6:	f200 80a1 	bhi.w	8010c1c <_dtoa_r+0x444>
 8010ada:	2c00      	cmp	r4, #0
 8010adc:	f000 809e 	beq.w	8010c1c <_dtoa_r+0x444>
 8010ae0:	2f00      	cmp	r7, #0
 8010ae2:	dd33      	ble.n	8010b4c <_dtoa_r+0x374>
 8010ae4:	4b9c      	ldr	r3, [pc, #624]	@ (8010d58 <_dtoa_r+0x580>)
 8010ae6:	f007 020f 	and.w	r2, r7, #15
 8010aea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010aee:	ed93 7b00 	vldr	d7, [r3]
 8010af2:	05f8      	lsls	r0, r7, #23
 8010af4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8010af8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8010afc:	d516      	bpl.n	8010b2c <_dtoa_r+0x354>
 8010afe:	4b97      	ldr	r3, [pc, #604]	@ (8010d5c <_dtoa_r+0x584>)
 8010b00:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010b04:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010b08:	f7ef fea8 	bl	800085c <__aeabi_ddiv>
 8010b0c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010b10:	f004 040f 	and.w	r4, r4, #15
 8010b14:	2603      	movs	r6, #3
 8010b16:	4d91      	ldr	r5, [pc, #580]	@ (8010d5c <_dtoa_r+0x584>)
 8010b18:	b954      	cbnz	r4, 8010b30 <_dtoa_r+0x358>
 8010b1a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010b1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010b22:	f7ef fe9b 	bl	800085c <__aeabi_ddiv>
 8010b26:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010b2a:	e028      	b.n	8010b7e <_dtoa_r+0x3a6>
 8010b2c:	2602      	movs	r6, #2
 8010b2e:	e7f2      	b.n	8010b16 <_dtoa_r+0x33e>
 8010b30:	07e1      	lsls	r1, r4, #31
 8010b32:	d508      	bpl.n	8010b46 <_dtoa_r+0x36e>
 8010b34:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8010b38:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010b3c:	f7ef fd64 	bl	8000608 <__aeabi_dmul>
 8010b40:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010b44:	3601      	adds	r6, #1
 8010b46:	1064      	asrs	r4, r4, #1
 8010b48:	3508      	adds	r5, #8
 8010b4a:	e7e5      	b.n	8010b18 <_dtoa_r+0x340>
 8010b4c:	f000 80af 	beq.w	8010cae <_dtoa_r+0x4d6>
 8010b50:	427c      	negs	r4, r7
 8010b52:	4b81      	ldr	r3, [pc, #516]	@ (8010d58 <_dtoa_r+0x580>)
 8010b54:	4d81      	ldr	r5, [pc, #516]	@ (8010d5c <_dtoa_r+0x584>)
 8010b56:	f004 020f 	and.w	r2, r4, #15
 8010b5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b62:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010b66:	f7ef fd4f 	bl	8000608 <__aeabi_dmul>
 8010b6a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010b6e:	1124      	asrs	r4, r4, #4
 8010b70:	2300      	movs	r3, #0
 8010b72:	2602      	movs	r6, #2
 8010b74:	2c00      	cmp	r4, #0
 8010b76:	f040 808f 	bne.w	8010c98 <_dtoa_r+0x4c0>
 8010b7a:	2b00      	cmp	r3, #0
 8010b7c:	d1d3      	bne.n	8010b26 <_dtoa_r+0x34e>
 8010b7e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010b80:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8010b84:	2b00      	cmp	r3, #0
 8010b86:	f000 8094 	beq.w	8010cb2 <_dtoa_r+0x4da>
 8010b8a:	4b75      	ldr	r3, [pc, #468]	@ (8010d60 <_dtoa_r+0x588>)
 8010b8c:	2200      	movs	r2, #0
 8010b8e:	4620      	mov	r0, r4
 8010b90:	4629      	mov	r1, r5
 8010b92:	f7ef ffab 	bl	8000aec <__aeabi_dcmplt>
 8010b96:	2800      	cmp	r0, #0
 8010b98:	f000 808b 	beq.w	8010cb2 <_dtoa_r+0x4da>
 8010b9c:	9b03      	ldr	r3, [sp, #12]
 8010b9e:	2b00      	cmp	r3, #0
 8010ba0:	f000 8087 	beq.w	8010cb2 <_dtoa_r+0x4da>
 8010ba4:	f1bb 0f00 	cmp.w	fp, #0
 8010ba8:	dd34      	ble.n	8010c14 <_dtoa_r+0x43c>
 8010baa:	4620      	mov	r0, r4
 8010bac:	4b6d      	ldr	r3, [pc, #436]	@ (8010d64 <_dtoa_r+0x58c>)
 8010bae:	2200      	movs	r2, #0
 8010bb0:	4629      	mov	r1, r5
 8010bb2:	f7ef fd29 	bl	8000608 <__aeabi_dmul>
 8010bb6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010bba:	f107 38ff 	add.w	r8, r7, #4294967295
 8010bbe:	3601      	adds	r6, #1
 8010bc0:	465c      	mov	r4, fp
 8010bc2:	4630      	mov	r0, r6
 8010bc4:	f7ef fcb6 	bl	8000534 <__aeabi_i2d>
 8010bc8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010bcc:	f7ef fd1c 	bl	8000608 <__aeabi_dmul>
 8010bd0:	4b65      	ldr	r3, [pc, #404]	@ (8010d68 <_dtoa_r+0x590>)
 8010bd2:	2200      	movs	r2, #0
 8010bd4:	f7ef fb62 	bl	800029c <__adddf3>
 8010bd8:	4605      	mov	r5, r0
 8010bda:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8010bde:	2c00      	cmp	r4, #0
 8010be0:	d16a      	bne.n	8010cb8 <_dtoa_r+0x4e0>
 8010be2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010be6:	4b61      	ldr	r3, [pc, #388]	@ (8010d6c <_dtoa_r+0x594>)
 8010be8:	2200      	movs	r2, #0
 8010bea:	f7ef fb55 	bl	8000298 <__aeabi_dsub>
 8010bee:	4602      	mov	r2, r0
 8010bf0:	460b      	mov	r3, r1
 8010bf2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010bf6:	462a      	mov	r2, r5
 8010bf8:	4633      	mov	r3, r6
 8010bfa:	f7ef ff95 	bl	8000b28 <__aeabi_dcmpgt>
 8010bfe:	2800      	cmp	r0, #0
 8010c00:	f040 8298 	bne.w	8011134 <_dtoa_r+0x95c>
 8010c04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010c08:	462a      	mov	r2, r5
 8010c0a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8010c0e:	f7ef ff6d 	bl	8000aec <__aeabi_dcmplt>
 8010c12:	bb38      	cbnz	r0, 8010c64 <_dtoa_r+0x48c>
 8010c14:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8010c18:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8010c1c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8010c1e:	2b00      	cmp	r3, #0
 8010c20:	f2c0 8157 	blt.w	8010ed2 <_dtoa_r+0x6fa>
 8010c24:	2f0e      	cmp	r7, #14
 8010c26:	f300 8154 	bgt.w	8010ed2 <_dtoa_r+0x6fa>
 8010c2a:	4b4b      	ldr	r3, [pc, #300]	@ (8010d58 <_dtoa_r+0x580>)
 8010c2c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010c30:	ed93 7b00 	vldr	d7, [r3]
 8010c34:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010c36:	2b00      	cmp	r3, #0
 8010c38:	ed8d 7b00 	vstr	d7, [sp]
 8010c3c:	f280 80e5 	bge.w	8010e0a <_dtoa_r+0x632>
 8010c40:	9b03      	ldr	r3, [sp, #12]
 8010c42:	2b00      	cmp	r3, #0
 8010c44:	f300 80e1 	bgt.w	8010e0a <_dtoa_r+0x632>
 8010c48:	d10c      	bne.n	8010c64 <_dtoa_r+0x48c>
 8010c4a:	4b48      	ldr	r3, [pc, #288]	@ (8010d6c <_dtoa_r+0x594>)
 8010c4c:	2200      	movs	r2, #0
 8010c4e:	ec51 0b17 	vmov	r0, r1, d7
 8010c52:	f7ef fcd9 	bl	8000608 <__aeabi_dmul>
 8010c56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010c5a:	f7ef ff5b 	bl	8000b14 <__aeabi_dcmpge>
 8010c5e:	2800      	cmp	r0, #0
 8010c60:	f000 8266 	beq.w	8011130 <_dtoa_r+0x958>
 8010c64:	2400      	movs	r4, #0
 8010c66:	4625      	mov	r5, r4
 8010c68:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010c6a:	4656      	mov	r6, sl
 8010c6c:	ea6f 0803 	mvn.w	r8, r3
 8010c70:	2700      	movs	r7, #0
 8010c72:	4621      	mov	r1, r4
 8010c74:	4648      	mov	r0, r9
 8010c76:	f000 fcbf 	bl	80115f8 <_Bfree>
 8010c7a:	2d00      	cmp	r5, #0
 8010c7c:	f000 80bd 	beq.w	8010dfa <_dtoa_r+0x622>
 8010c80:	b12f      	cbz	r7, 8010c8e <_dtoa_r+0x4b6>
 8010c82:	42af      	cmp	r7, r5
 8010c84:	d003      	beq.n	8010c8e <_dtoa_r+0x4b6>
 8010c86:	4639      	mov	r1, r7
 8010c88:	4648      	mov	r0, r9
 8010c8a:	f000 fcb5 	bl	80115f8 <_Bfree>
 8010c8e:	4629      	mov	r1, r5
 8010c90:	4648      	mov	r0, r9
 8010c92:	f000 fcb1 	bl	80115f8 <_Bfree>
 8010c96:	e0b0      	b.n	8010dfa <_dtoa_r+0x622>
 8010c98:	07e2      	lsls	r2, r4, #31
 8010c9a:	d505      	bpl.n	8010ca8 <_dtoa_r+0x4d0>
 8010c9c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010ca0:	f7ef fcb2 	bl	8000608 <__aeabi_dmul>
 8010ca4:	3601      	adds	r6, #1
 8010ca6:	2301      	movs	r3, #1
 8010ca8:	1064      	asrs	r4, r4, #1
 8010caa:	3508      	adds	r5, #8
 8010cac:	e762      	b.n	8010b74 <_dtoa_r+0x39c>
 8010cae:	2602      	movs	r6, #2
 8010cb0:	e765      	b.n	8010b7e <_dtoa_r+0x3a6>
 8010cb2:	9c03      	ldr	r4, [sp, #12]
 8010cb4:	46b8      	mov	r8, r7
 8010cb6:	e784      	b.n	8010bc2 <_dtoa_r+0x3ea>
 8010cb8:	4b27      	ldr	r3, [pc, #156]	@ (8010d58 <_dtoa_r+0x580>)
 8010cba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010cbc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010cc0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010cc4:	4454      	add	r4, sl
 8010cc6:	2900      	cmp	r1, #0
 8010cc8:	d054      	beq.n	8010d74 <_dtoa_r+0x59c>
 8010cca:	4929      	ldr	r1, [pc, #164]	@ (8010d70 <_dtoa_r+0x598>)
 8010ccc:	2000      	movs	r0, #0
 8010cce:	f7ef fdc5 	bl	800085c <__aeabi_ddiv>
 8010cd2:	4633      	mov	r3, r6
 8010cd4:	462a      	mov	r2, r5
 8010cd6:	f7ef fadf 	bl	8000298 <__aeabi_dsub>
 8010cda:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010cde:	4656      	mov	r6, sl
 8010ce0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010ce4:	f7ef ff40 	bl	8000b68 <__aeabi_d2iz>
 8010ce8:	4605      	mov	r5, r0
 8010cea:	f7ef fc23 	bl	8000534 <__aeabi_i2d>
 8010cee:	4602      	mov	r2, r0
 8010cf0:	460b      	mov	r3, r1
 8010cf2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010cf6:	f7ef facf 	bl	8000298 <__aeabi_dsub>
 8010cfa:	3530      	adds	r5, #48	@ 0x30
 8010cfc:	4602      	mov	r2, r0
 8010cfe:	460b      	mov	r3, r1
 8010d00:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010d04:	f806 5b01 	strb.w	r5, [r6], #1
 8010d08:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010d0c:	f7ef feee 	bl	8000aec <__aeabi_dcmplt>
 8010d10:	2800      	cmp	r0, #0
 8010d12:	d172      	bne.n	8010dfa <_dtoa_r+0x622>
 8010d14:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010d18:	4911      	ldr	r1, [pc, #68]	@ (8010d60 <_dtoa_r+0x588>)
 8010d1a:	2000      	movs	r0, #0
 8010d1c:	f7ef fabc 	bl	8000298 <__aeabi_dsub>
 8010d20:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010d24:	f7ef fee2 	bl	8000aec <__aeabi_dcmplt>
 8010d28:	2800      	cmp	r0, #0
 8010d2a:	f040 80b4 	bne.w	8010e96 <_dtoa_r+0x6be>
 8010d2e:	42a6      	cmp	r6, r4
 8010d30:	f43f af70 	beq.w	8010c14 <_dtoa_r+0x43c>
 8010d34:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8010d38:	4b0a      	ldr	r3, [pc, #40]	@ (8010d64 <_dtoa_r+0x58c>)
 8010d3a:	2200      	movs	r2, #0
 8010d3c:	f7ef fc64 	bl	8000608 <__aeabi_dmul>
 8010d40:	4b08      	ldr	r3, [pc, #32]	@ (8010d64 <_dtoa_r+0x58c>)
 8010d42:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010d46:	2200      	movs	r2, #0
 8010d48:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010d4c:	f7ef fc5c 	bl	8000608 <__aeabi_dmul>
 8010d50:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010d54:	e7c4      	b.n	8010ce0 <_dtoa_r+0x508>
 8010d56:	bf00      	nop
 8010d58:	08012730 	.word	0x08012730
 8010d5c:	08012708 	.word	0x08012708
 8010d60:	3ff00000 	.word	0x3ff00000
 8010d64:	40240000 	.word	0x40240000
 8010d68:	401c0000 	.word	0x401c0000
 8010d6c:	40140000 	.word	0x40140000
 8010d70:	3fe00000 	.word	0x3fe00000
 8010d74:	4631      	mov	r1, r6
 8010d76:	4628      	mov	r0, r5
 8010d78:	f7ef fc46 	bl	8000608 <__aeabi_dmul>
 8010d7c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010d80:	9413      	str	r4, [sp, #76]	@ 0x4c
 8010d82:	4656      	mov	r6, sl
 8010d84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010d88:	f7ef feee 	bl	8000b68 <__aeabi_d2iz>
 8010d8c:	4605      	mov	r5, r0
 8010d8e:	f7ef fbd1 	bl	8000534 <__aeabi_i2d>
 8010d92:	4602      	mov	r2, r0
 8010d94:	460b      	mov	r3, r1
 8010d96:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010d9a:	f7ef fa7d 	bl	8000298 <__aeabi_dsub>
 8010d9e:	3530      	adds	r5, #48	@ 0x30
 8010da0:	f806 5b01 	strb.w	r5, [r6], #1
 8010da4:	4602      	mov	r2, r0
 8010da6:	460b      	mov	r3, r1
 8010da8:	42a6      	cmp	r6, r4
 8010daa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010dae:	f04f 0200 	mov.w	r2, #0
 8010db2:	d124      	bne.n	8010dfe <_dtoa_r+0x626>
 8010db4:	4baf      	ldr	r3, [pc, #700]	@ (8011074 <_dtoa_r+0x89c>)
 8010db6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8010dba:	f7ef fa6f 	bl	800029c <__adddf3>
 8010dbe:	4602      	mov	r2, r0
 8010dc0:	460b      	mov	r3, r1
 8010dc2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010dc6:	f7ef feaf 	bl	8000b28 <__aeabi_dcmpgt>
 8010dca:	2800      	cmp	r0, #0
 8010dcc:	d163      	bne.n	8010e96 <_dtoa_r+0x6be>
 8010dce:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010dd2:	49a8      	ldr	r1, [pc, #672]	@ (8011074 <_dtoa_r+0x89c>)
 8010dd4:	2000      	movs	r0, #0
 8010dd6:	f7ef fa5f 	bl	8000298 <__aeabi_dsub>
 8010dda:	4602      	mov	r2, r0
 8010ddc:	460b      	mov	r3, r1
 8010dde:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010de2:	f7ef fe83 	bl	8000aec <__aeabi_dcmplt>
 8010de6:	2800      	cmp	r0, #0
 8010de8:	f43f af14 	beq.w	8010c14 <_dtoa_r+0x43c>
 8010dec:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8010dee:	1e73      	subs	r3, r6, #1
 8010df0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010df2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010df6:	2b30      	cmp	r3, #48	@ 0x30
 8010df8:	d0f8      	beq.n	8010dec <_dtoa_r+0x614>
 8010dfa:	4647      	mov	r7, r8
 8010dfc:	e03b      	b.n	8010e76 <_dtoa_r+0x69e>
 8010dfe:	4b9e      	ldr	r3, [pc, #632]	@ (8011078 <_dtoa_r+0x8a0>)
 8010e00:	f7ef fc02 	bl	8000608 <__aeabi_dmul>
 8010e04:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010e08:	e7bc      	b.n	8010d84 <_dtoa_r+0x5ac>
 8010e0a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8010e0e:	4656      	mov	r6, sl
 8010e10:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010e14:	4620      	mov	r0, r4
 8010e16:	4629      	mov	r1, r5
 8010e18:	f7ef fd20 	bl	800085c <__aeabi_ddiv>
 8010e1c:	f7ef fea4 	bl	8000b68 <__aeabi_d2iz>
 8010e20:	4680      	mov	r8, r0
 8010e22:	f7ef fb87 	bl	8000534 <__aeabi_i2d>
 8010e26:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010e2a:	f7ef fbed 	bl	8000608 <__aeabi_dmul>
 8010e2e:	4602      	mov	r2, r0
 8010e30:	460b      	mov	r3, r1
 8010e32:	4620      	mov	r0, r4
 8010e34:	4629      	mov	r1, r5
 8010e36:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8010e3a:	f7ef fa2d 	bl	8000298 <__aeabi_dsub>
 8010e3e:	f806 4b01 	strb.w	r4, [r6], #1
 8010e42:	9d03      	ldr	r5, [sp, #12]
 8010e44:	eba6 040a 	sub.w	r4, r6, sl
 8010e48:	42a5      	cmp	r5, r4
 8010e4a:	4602      	mov	r2, r0
 8010e4c:	460b      	mov	r3, r1
 8010e4e:	d133      	bne.n	8010eb8 <_dtoa_r+0x6e0>
 8010e50:	f7ef fa24 	bl	800029c <__adddf3>
 8010e54:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010e58:	4604      	mov	r4, r0
 8010e5a:	460d      	mov	r5, r1
 8010e5c:	f7ef fe64 	bl	8000b28 <__aeabi_dcmpgt>
 8010e60:	b9c0      	cbnz	r0, 8010e94 <_dtoa_r+0x6bc>
 8010e62:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010e66:	4620      	mov	r0, r4
 8010e68:	4629      	mov	r1, r5
 8010e6a:	f7ef fe35 	bl	8000ad8 <__aeabi_dcmpeq>
 8010e6e:	b110      	cbz	r0, 8010e76 <_dtoa_r+0x69e>
 8010e70:	f018 0f01 	tst.w	r8, #1
 8010e74:	d10e      	bne.n	8010e94 <_dtoa_r+0x6bc>
 8010e76:	9902      	ldr	r1, [sp, #8]
 8010e78:	4648      	mov	r0, r9
 8010e7a:	f000 fbbd 	bl	80115f8 <_Bfree>
 8010e7e:	2300      	movs	r3, #0
 8010e80:	7033      	strb	r3, [r6, #0]
 8010e82:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010e84:	3701      	adds	r7, #1
 8010e86:	601f      	str	r7, [r3, #0]
 8010e88:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010e8a:	2b00      	cmp	r3, #0
 8010e8c:	f000 824b 	beq.w	8011326 <_dtoa_r+0xb4e>
 8010e90:	601e      	str	r6, [r3, #0]
 8010e92:	e248      	b.n	8011326 <_dtoa_r+0xb4e>
 8010e94:	46b8      	mov	r8, r7
 8010e96:	4633      	mov	r3, r6
 8010e98:	461e      	mov	r6, r3
 8010e9a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010e9e:	2a39      	cmp	r2, #57	@ 0x39
 8010ea0:	d106      	bne.n	8010eb0 <_dtoa_r+0x6d8>
 8010ea2:	459a      	cmp	sl, r3
 8010ea4:	d1f8      	bne.n	8010e98 <_dtoa_r+0x6c0>
 8010ea6:	2230      	movs	r2, #48	@ 0x30
 8010ea8:	f108 0801 	add.w	r8, r8, #1
 8010eac:	f88a 2000 	strb.w	r2, [sl]
 8010eb0:	781a      	ldrb	r2, [r3, #0]
 8010eb2:	3201      	adds	r2, #1
 8010eb4:	701a      	strb	r2, [r3, #0]
 8010eb6:	e7a0      	b.n	8010dfa <_dtoa_r+0x622>
 8010eb8:	4b6f      	ldr	r3, [pc, #444]	@ (8011078 <_dtoa_r+0x8a0>)
 8010eba:	2200      	movs	r2, #0
 8010ebc:	f7ef fba4 	bl	8000608 <__aeabi_dmul>
 8010ec0:	2200      	movs	r2, #0
 8010ec2:	2300      	movs	r3, #0
 8010ec4:	4604      	mov	r4, r0
 8010ec6:	460d      	mov	r5, r1
 8010ec8:	f7ef fe06 	bl	8000ad8 <__aeabi_dcmpeq>
 8010ecc:	2800      	cmp	r0, #0
 8010ece:	d09f      	beq.n	8010e10 <_dtoa_r+0x638>
 8010ed0:	e7d1      	b.n	8010e76 <_dtoa_r+0x69e>
 8010ed2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010ed4:	2a00      	cmp	r2, #0
 8010ed6:	f000 80ea 	beq.w	80110ae <_dtoa_r+0x8d6>
 8010eda:	9a07      	ldr	r2, [sp, #28]
 8010edc:	2a01      	cmp	r2, #1
 8010ede:	f300 80cd 	bgt.w	801107c <_dtoa_r+0x8a4>
 8010ee2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8010ee4:	2a00      	cmp	r2, #0
 8010ee6:	f000 80c1 	beq.w	801106c <_dtoa_r+0x894>
 8010eea:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8010eee:	9c08      	ldr	r4, [sp, #32]
 8010ef0:	9e00      	ldr	r6, [sp, #0]
 8010ef2:	9a00      	ldr	r2, [sp, #0]
 8010ef4:	441a      	add	r2, r3
 8010ef6:	9200      	str	r2, [sp, #0]
 8010ef8:	9a06      	ldr	r2, [sp, #24]
 8010efa:	2101      	movs	r1, #1
 8010efc:	441a      	add	r2, r3
 8010efe:	4648      	mov	r0, r9
 8010f00:	9206      	str	r2, [sp, #24]
 8010f02:	f000 fc2d 	bl	8011760 <__i2b>
 8010f06:	4605      	mov	r5, r0
 8010f08:	b166      	cbz	r6, 8010f24 <_dtoa_r+0x74c>
 8010f0a:	9b06      	ldr	r3, [sp, #24]
 8010f0c:	2b00      	cmp	r3, #0
 8010f0e:	dd09      	ble.n	8010f24 <_dtoa_r+0x74c>
 8010f10:	42b3      	cmp	r3, r6
 8010f12:	9a00      	ldr	r2, [sp, #0]
 8010f14:	bfa8      	it	ge
 8010f16:	4633      	movge	r3, r6
 8010f18:	1ad2      	subs	r2, r2, r3
 8010f1a:	9200      	str	r2, [sp, #0]
 8010f1c:	9a06      	ldr	r2, [sp, #24]
 8010f1e:	1af6      	subs	r6, r6, r3
 8010f20:	1ad3      	subs	r3, r2, r3
 8010f22:	9306      	str	r3, [sp, #24]
 8010f24:	9b08      	ldr	r3, [sp, #32]
 8010f26:	b30b      	cbz	r3, 8010f6c <_dtoa_r+0x794>
 8010f28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010f2a:	2b00      	cmp	r3, #0
 8010f2c:	f000 80c6 	beq.w	80110bc <_dtoa_r+0x8e4>
 8010f30:	2c00      	cmp	r4, #0
 8010f32:	f000 80c0 	beq.w	80110b6 <_dtoa_r+0x8de>
 8010f36:	4629      	mov	r1, r5
 8010f38:	4622      	mov	r2, r4
 8010f3a:	4648      	mov	r0, r9
 8010f3c:	f000 fcc8 	bl	80118d0 <__pow5mult>
 8010f40:	9a02      	ldr	r2, [sp, #8]
 8010f42:	4601      	mov	r1, r0
 8010f44:	4605      	mov	r5, r0
 8010f46:	4648      	mov	r0, r9
 8010f48:	f000 fc20 	bl	801178c <__multiply>
 8010f4c:	9902      	ldr	r1, [sp, #8]
 8010f4e:	4680      	mov	r8, r0
 8010f50:	4648      	mov	r0, r9
 8010f52:	f000 fb51 	bl	80115f8 <_Bfree>
 8010f56:	9b08      	ldr	r3, [sp, #32]
 8010f58:	1b1b      	subs	r3, r3, r4
 8010f5a:	9308      	str	r3, [sp, #32]
 8010f5c:	f000 80b1 	beq.w	80110c2 <_dtoa_r+0x8ea>
 8010f60:	9a08      	ldr	r2, [sp, #32]
 8010f62:	4641      	mov	r1, r8
 8010f64:	4648      	mov	r0, r9
 8010f66:	f000 fcb3 	bl	80118d0 <__pow5mult>
 8010f6a:	9002      	str	r0, [sp, #8]
 8010f6c:	2101      	movs	r1, #1
 8010f6e:	4648      	mov	r0, r9
 8010f70:	f000 fbf6 	bl	8011760 <__i2b>
 8010f74:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010f76:	4604      	mov	r4, r0
 8010f78:	2b00      	cmp	r3, #0
 8010f7a:	f000 81d8 	beq.w	801132e <_dtoa_r+0xb56>
 8010f7e:	461a      	mov	r2, r3
 8010f80:	4601      	mov	r1, r0
 8010f82:	4648      	mov	r0, r9
 8010f84:	f000 fca4 	bl	80118d0 <__pow5mult>
 8010f88:	9b07      	ldr	r3, [sp, #28]
 8010f8a:	2b01      	cmp	r3, #1
 8010f8c:	4604      	mov	r4, r0
 8010f8e:	f300 809f 	bgt.w	80110d0 <_dtoa_r+0x8f8>
 8010f92:	9b04      	ldr	r3, [sp, #16]
 8010f94:	2b00      	cmp	r3, #0
 8010f96:	f040 8097 	bne.w	80110c8 <_dtoa_r+0x8f0>
 8010f9a:	9b05      	ldr	r3, [sp, #20]
 8010f9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010fa0:	2b00      	cmp	r3, #0
 8010fa2:	f040 8093 	bne.w	80110cc <_dtoa_r+0x8f4>
 8010fa6:	9b05      	ldr	r3, [sp, #20]
 8010fa8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010fac:	0d1b      	lsrs	r3, r3, #20
 8010fae:	051b      	lsls	r3, r3, #20
 8010fb0:	b133      	cbz	r3, 8010fc0 <_dtoa_r+0x7e8>
 8010fb2:	9b00      	ldr	r3, [sp, #0]
 8010fb4:	3301      	adds	r3, #1
 8010fb6:	9300      	str	r3, [sp, #0]
 8010fb8:	9b06      	ldr	r3, [sp, #24]
 8010fba:	3301      	adds	r3, #1
 8010fbc:	9306      	str	r3, [sp, #24]
 8010fbe:	2301      	movs	r3, #1
 8010fc0:	9308      	str	r3, [sp, #32]
 8010fc2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010fc4:	2b00      	cmp	r3, #0
 8010fc6:	f000 81b8 	beq.w	801133a <_dtoa_r+0xb62>
 8010fca:	6923      	ldr	r3, [r4, #16]
 8010fcc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010fd0:	6918      	ldr	r0, [r3, #16]
 8010fd2:	f000 fb79 	bl	80116c8 <__hi0bits>
 8010fd6:	f1c0 0020 	rsb	r0, r0, #32
 8010fda:	9b06      	ldr	r3, [sp, #24]
 8010fdc:	4418      	add	r0, r3
 8010fde:	f010 001f 	ands.w	r0, r0, #31
 8010fe2:	f000 8082 	beq.w	80110ea <_dtoa_r+0x912>
 8010fe6:	f1c0 0320 	rsb	r3, r0, #32
 8010fea:	2b04      	cmp	r3, #4
 8010fec:	dd73      	ble.n	80110d6 <_dtoa_r+0x8fe>
 8010fee:	9b00      	ldr	r3, [sp, #0]
 8010ff0:	f1c0 001c 	rsb	r0, r0, #28
 8010ff4:	4403      	add	r3, r0
 8010ff6:	9300      	str	r3, [sp, #0]
 8010ff8:	9b06      	ldr	r3, [sp, #24]
 8010ffa:	4403      	add	r3, r0
 8010ffc:	4406      	add	r6, r0
 8010ffe:	9306      	str	r3, [sp, #24]
 8011000:	9b00      	ldr	r3, [sp, #0]
 8011002:	2b00      	cmp	r3, #0
 8011004:	dd05      	ble.n	8011012 <_dtoa_r+0x83a>
 8011006:	9902      	ldr	r1, [sp, #8]
 8011008:	461a      	mov	r2, r3
 801100a:	4648      	mov	r0, r9
 801100c:	f000 fcba 	bl	8011984 <__lshift>
 8011010:	9002      	str	r0, [sp, #8]
 8011012:	9b06      	ldr	r3, [sp, #24]
 8011014:	2b00      	cmp	r3, #0
 8011016:	dd05      	ble.n	8011024 <_dtoa_r+0x84c>
 8011018:	4621      	mov	r1, r4
 801101a:	461a      	mov	r2, r3
 801101c:	4648      	mov	r0, r9
 801101e:	f000 fcb1 	bl	8011984 <__lshift>
 8011022:	4604      	mov	r4, r0
 8011024:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011026:	2b00      	cmp	r3, #0
 8011028:	d061      	beq.n	80110ee <_dtoa_r+0x916>
 801102a:	9802      	ldr	r0, [sp, #8]
 801102c:	4621      	mov	r1, r4
 801102e:	f000 fd15 	bl	8011a5c <__mcmp>
 8011032:	2800      	cmp	r0, #0
 8011034:	da5b      	bge.n	80110ee <_dtoa_r+0x916>
 8011036:	2300      	movs	r3, #0
 8011038:	9902      	ldr	r1, [sp, #8]
 801103a:	220a      	movs	r2, #10
 801103c:	4648      	mov	r0, r9
 801103e:	f000 fafd 	bl	801163c <__multadd>
 8011042:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011044:	9002      	str	r0, [sp, #8]
 8011046:	f107 38ff 	add.w	r8, r7, #4294967295
 801104a:	2b00      	cmp	r3, #0
 801104c:	f000 8177 	beq.w	801133e <_dtoa_r+0xb66>
 8011050:	4629      	mov	r1, r5
 8011052:	2300      	movs	r3, #0
 8011054:	220a      	movs	r2, #10
 8011056:	4648      	mov	r0, r9
 8011058:	f000 faf0 	bl	801163c <__multadd>
 801105c:	f1bb 0f00 	cmp.w	fp, #0
 8011060:	4605      	mov	r5, r0
 8011062:	dc6f      	bgt.n	8011144 <_dtoa_r+0x96c>
 8011064:	9b07      	ldr	r3, [sp, #28]
 8011066:	2b02      	cmp	r3, #2
 8011068:	dc49      	bgt.n	80110fe <_dtoa_r+0x926>
 801106a:	e06b      	b.n	8011144 <_dtoa_r+0x96c>
 801106c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801106e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8011072:	e73c      	b.n	8010eee <_dtoa_r+0x716>
 8011074:	3fe00000 	.word	0x3fe00000
 8011078:	40240000 	.word	0x40240000
 801107c:	9b03      	ldr	r3, [sp, #12]
 801107e:	1e5c      	subs	r4, r3, #1
 8011080:	9b08      	ldr	r3, [sp, #32]
 8011082:	42a3      	cmp	r3, r4
 8011084:	db09      	blt.n	801109a <_dtoa_r+0x8c2>
 8011086:	1b1c      	subs	r4, r3, r4
 8011088:	9b03      	ldr	r3, [sp, #12]
 801108a:	2b00      	cmp	r3, #0
 801108c:	f6bf af30 	bge.w	8010ef0 <_dtoa_r+0x718>
 8011090:	9b00      	ldr	r3, [sp, #0]
 8011092:	9a03      	ldr	r2, [sp, #12]
 8011094:	1a9e      	subs	r6, r3, r2
 8011096:	2300      	movs	r3, #0
 8011098:	e72b      	b.n	8010ef2 <_dtoa_r+0x71a>
 801109a:	9b08      	ldr	r3, [sp, #32]
 801109c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801109e:	9408      	str	r4, [sp, #32]
 80110a0:	1ae3      	subs	r3, r4, r3
 80110a2:	441a      	add	r2, r3
 80110a4:	9e00      	ldr	r6, [sp, #0]
 80110a6:	9b03      	ldr	r3, [sp, #12]
 80110a8:	920d      	str	r2, [sp, #52]	@ 0x34
 80110aa:	2400      	movs	r4, #0
 80110ac:	e721      	b.n	8010ef2 <_dtoa_r+0x71a>
 80110ae:	9c08      	ldr	r4, [sp, #32]
 80110b0:	9e00      	ldr	r6, [sp, #0]
 80110b2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80110b4:	e728      	b.n	8010f08 <_dtoa_r+0x730>
 80110b6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80110ba:	e751      	b.n	8010f60 <_dtoa_r+0x788>
 80110bc:	9a08      	ldr	r2, [sp, #32]
 80110be:	9902      	ldr	r1, [sp, #8]
 80110c0:	e750      	b.n	8010f64 <_dtoa_r+0x78c>
 80110c2:	f8cd 8008 	str.w	r8, [sp, #8]
 80110c6:	e751      	b.n	8010f6c <_dtoa_r+0x794>
 80110c8:	2300      	movs	r3, #0
 80110ca:	e779      	b.n	8010fc0 <_dtoa_r+0x7e8>
 80110cc:	9b04      	ldr	r3, [sp, #16]
 80110ce:	e777      	b.n	8010fc0 <_dtoa_r+0x7e8>
 80110d0:	2300      	movs	r3, #0
 80110d2:	9308      	str	r3, [sp, #32]
 80110d4:	e779      	b.n	8010fca <_dtoa_r+0x7f2>
 80110d6:	d093      	beq.n	8011000 <_dtoa_r+0x828>
 80110d8:	9a00      	ldr	r2, [sp, #0]
 80110da:	331c      	adds	r3, #28
 80110dc:	441a      	add	r2, r3
 80110de:	9200      	str	r2, [sp, #0]
 80110e0:	9a06      	ldr	r2, [sp, #24]
 80110e2:	441a      	add	r2, r3
 80110e4:	441e      	add	r6, r3
 80110e6:	9206      	str	r2, [sp, #24]
 80110e8:	e78a      	b.n	8011000 <_dtoa_r+0x828>
 80110ea:	4603      	mov	r3, r0
 80110ec:	e7f4      	b.n	80110d8 <_dtoa_r+0x900>
 80110ee:	9b03      	ldr	r3, [sp, #12]
 80110f0:	2b00      	cmp	r3, #0
 80110f2:	46b8      	mov	r8, r7
 80110f4:	dc20      	bgt.n	8011138 <_dtoa_r+0x960>
 80110f6:	469b      	mov	fp, r3
 80110f8:	9b07      	ldr	r3, [sp, #28]
 80110fa:	2b02      	cmp	r3, #2
 80110fc:	dd1e      	ble.n	801113c <_dtoa_r+0x964>
 80110fe:	f1bb 0f00 	cmp.w	fp, #0
 8011102:	f47f adb1 	bne.w	8010c68 <_dtoa_r+0x490>
 8011106:	4621      	mov	r1, r4
 8011108:	465b      	mov	r3, fp
 801110a:	2205      	movs	r2, #5
 801110c:	4648      	mov	r0, r9
 801110e:	f000 fa95 	bl	801163c <__multadd>
 8011112:	4601      	mov	r1, r0
 8011114:	4604      	mov	r4, r0
 8011116:	9802      	ldr	r0, [sp, #8]
 8011118:	f000 fca0 	bl	8011a5c <__mcmp>
 801111c:	2800      	cmp	r0, #0
 801111e:	f77f ada3 	ble.w	8010c68 <_dtoa_r+0x490>
 8011122:	4656      	mov	r6, sl
 8011124:	2331      	movs	r3, #49	@ 0x31
 8011126:	f806 3b01 	strb.w	r3, [r6], #1
 801112a:	f108 0801 	add.w	r8, r8, #1
 801112e:	e59f      	b.n	8010c70 <_dtoa_r+0x498>
 8011130:	9c03      	ldr	r4, [sp, #12]
 8011132:	46b8      	mov	r8, r7
 8011134:	4625      	mov	r5, r4
 8011136:	e7f4      	b.n	8011122 <_dtoa_r+0x94a>
 8011138:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801113c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801113e:	2b00      	cmp	r3, #0
 8011140:	f000 8101 	beq.w	8011346 <_dtoa_r+0xb6e>
 8011144:	2e00      	cmp	r6, #0
 8011146:	dd05      	ble.n	8011154 <_dtoa_r+0x97c>
 8011148:	4629      	mov	r1, r5
 801114a:	4632      	mov	r2, r6
 801114c:	4648      	mov	r0, r9
 801114e:	f000 fc19 	bl	8011984 <__lshift>
 8011152:	4605      	mov	r5, r0
 8011154:	9b08      	ldr	r3, [sp, #32]
 8011156:	2b00      	cmp	r3, #0
 8011158:	d05c      	beq.n	8011214 <_dtoa_r+0xa3c>
 801115a:	6869      	ldr	r1, [r5, #4]
 801115c:	4648      	mov	r0, r9
 801115e:	f000 fa0b 	bl	8011578 <_Balloc>
 8011162:	4606      	mov	r6, r0
 8011164:	b928      	cbnz	r0, 8011172 <_dtoa_r+0x99a>
 8011166:	4b82      	ldr	r3, [pc, #520]	@ (8011370 <_dtoa_r+0xb98>)
 8011168:	4602      	mov	r2, r0
 801116a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801116e:	f7ff bb4a 	b.w	8010806 <_dtoa_r+0x2e>
 8011172:	692a      	ldr	r2, [r5, #16]
 8011174:	3202      	adds	r2, #2
 8011176:	0092      	lsls	r2, r2, #2
 8011178:	f105 010c 	add.w	r1, r5, #12
 801117c:	300c      	adds	r0, #12
 801117e:	f7ff fa94 	bl	80106aa <memcpy>
 8011182:	2201      	movs	r2, #1
 8011184:	4631      	mov	r1, r6
 8011186:	4648      	mov	r0, r9
 8011188:	f000 fbfc 	bl	8011984 <__lshift>
 801118c:	f10a 0301 	add.w	r3, sl, #1
 8011190:	9300      	str	r3, [sp, #0]
 8011192:	eb0a 030b 	add.w	r3, sl, fp
 8011196:	9308      	str	r3, [sp, #32]
 8011198:	9b04      	ldr	r3, [sp, #16]
 801119a:	f003 0301 	and.w	r3, r3, #1
 801119e:	462f      	mov	r7, r5
 80111a0:	9306      	str	r3, [sp, #24]
 80111a2:	4605      	mov	r5, r0
 80111a4:	9b00      	ldr	r3, [sp, #0]
 80111a6:	9802      	ldr	r0, [sp, #8]
 80111a8:	4621      	mov	r1, r4
 80111aa:	f103 3bff 	add.w	fp, r3, #4294967295
 80111ae:	f7ff fa8a 	bl	80106c6 <quorem>
 80111b2:	4603      	mov	r3, r0
 80111b4:	3330      	adds	r3, #48	@ 0x30
 80111b6:	9003      	str	r0, [sp, #12]
 80111b8:	4639      	mov	r1, r7
 80111ba:	9802      	ldr	r0, [sp, #8]
 80111bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80111be:	f000 fc4d 	bl	8011a5c <__mcmp>
 80111c2:	462a      	mov	r2, r5
 80111c4:	9004      	str	r0, [sp, #16]
 80111c6:	4621      	mov	r1, r4
 80111c8:	4648      	mov	r0, r9
 80111ca:	f000 fc63 	bl	8011a94 <__mdiff>
 80111ce:	68c2      	ldr	r2, [r0, #12]
 80111d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80111d2:	4606      	mov	r6, r0
 80111d4:	bb02      	cbnz	r2, 8011218 <_dtoa_r+0xa40>
 80111d6:	4601      	mov	r1, r0
 80111d8:	9802      	ldr	r0, [sp, #8]
 80111da:	f000 fc3f 	bl	8011a5c <__mcmp>
 80111de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80111e0:	4602      	mov	r2, r0
 80111e2:	4631      	mov	r1, r6
 80111e4:	4648      	mov	r0, r9
 80111e6:	920c      	str	r2, [sp, #48]	@ 0x30
 80111e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80111ea:	f000 fa05 	bl	80115f8 <_Bfree>
 80111ee:	9b07      	ldr	r3, [sp, #28]
 80111f0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80111f2:	9e00      	ldr	r6, [sp, #0]
 80111f4:	ea42 0103 	orr.w	r1, r2, r3
 80111f8:	9b06      	ldr	r3, [sp, #24]
 80111fa:	4319      	orrs	r1, r3
 80111fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80111fe:	d10d      	bne.n	801121c <_dtoa_r+0xa44>
 8011200:	2b39      	cmp	r3, #57	@ 0x39
 8011202:	d027      	beq.n	8011254 <_dtoa_r+0xa7c>
 8011204:	9a04      	ldr	r2, [sp, #16]
 8011206:	2a00      	cmp	r2, #0
 8011208:	dd01      	ble.n	801120e <_dtoa_r+0xa36>
 801120a:	9b03      	ldr	r3, [sp, #12]
 801120c:	3331      	adds	r3, #49	@ 0x31
 801120e:	f88b 3000 	strb.w	r3, [fp]
 8011212:	e52e      	b.n	8010c72 <_dtoa_r+0x49a>
 8011214:	4628      	mov	r0, r5
 8011216:	e7b9      	b.n	801118c <_dtoa_r+0x9b4>
 8011218:	2201      	movs	r2, #1
 801121a:	e7e2      	b.n	80111e2 <_dtoa_r+0xa0a>
 801121c:	9904      	ldr	r1, [sp, #16]
 801121e:	2900      	cmp	r1, #0
 8011220:	db04      	blt.n	801122c <_dtoa_r+0xa54>
 8011222:	9807      	ldr	r0, [sp, #28]
 8011224:	4301      	orrs	r1, r0
 8011226:	9806      	ldr	r0, [sp, #24]
 8011228:	4301      	orrs	r1, r0
 801122a:	d120      	bne.n	801126e <_dtoa_r+0xa96>
 801122c:	2a00      	cmp	r2, #0
 801122e:	ddee      	ble.n	801120e <_dtoa_r+0xa36>
 8011230:	9902      	ldr	r1, [sp, #8]
 8011232:	9300      	str	r3, [sp, #0]
 8011234:	2201      	movs	r2, #1
 8011236:	4648      	mov	r0, r9
 8011238:	f000 fba4 	bl	8011984 <__lshift>
 801123c:	4621      	mov	r1, r4
 801123e:	9002      	str	r0, [sp, #8]
 8011240:	f000 fc0c 	bl	8011a5c <__mcmp>
 8011244:	2800      	cmp	r0, #0
 8011246:	9b00      	ldr	r3, [sp, #0]
 8011248:	dc02      	bgt.n	8011250 <_dtoa_r+0xa78>
 801124a:	d1e0      	bne.n	801120e <_dtoa_r+0xa36>
 801124c:	07da      	lsls	r2, r3, #31
 801124e:	d5de      	bpl.n	801120e <_dtoa_r+0xa36>
 8011250:	2b39      	cmp	r3, #57	@ 0x39
 8011252:	d1da      	bne.n	801120a <_dtoa_r+0xa32>
 8011254:	2339      	movs	r3, #57	@ 0x39
 8011256:	f88b 3000 	strb.w	r3, [fp]
 801125a:	4633      	mov	r3, r6
 801125c:	461e      	mov	r6, r3
 801125e:	3b01      	subs	r3, #1
 8011260:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8011264:	2a39      	cmp	r2, #57	@ 0x39
 8011266:	d04e      	beq.n	8011306 <_dtoa_r+0xb2e>
 8011268:	3201      	adds	r2, #1
 801126a:	701a      	strb	r2, [r3, #0]
 801126c:	e501      	b.n	8010c72 <_dtoa_r+0x49a>
 801126e:	2a00      	cmp	r2, #0
 8011270:	dd03      	ble.n	801127a <_dtoa_r+0xaa2>
 8011272:	2b39      	cmp	r3, #57	@ 0x39
 8011274:	d0ee      	beq.n	8011254 <_dtoa_r+0xa7c>
 8011276:	3301      	adds	r3, #1
 8011278:	e7c9      	b.n	801120e <_dtoa_r+0xa36>
 801127a:	9a00      	ldr	r2, [sp, #0]
 801127c:	9908      	ldr	r1, [sp, #32]
 801127e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8011282:	428a      	cmp	r2, r1
 8011284:	d028      	beq.n	80112d8 <_dtoa_r+0xb00>
 8011286:	9902      	ldr	r1, [sp, #8]
 8011288:	2300      	movs	r3, #0
 801128a:	220a      	movs	r2, #10
 801128c:	4648      	mov	r0, r9
 801128e:	f000 f9d5 	bl	801163c <__multadd>
 8011292:	42af      	cmp	r7, r5
 8011294:	9002      	str	r0, [sp, #8]
 8011296:	f04f 0300 	mov.w	r3, #0
 801129a:	f04f 020a 	mov.w	r2, #10
 801129e:	4639      	mov	r1, r7
 80112a0:	4648      	mov	r0, r9
 80112a2:	d107      	bne.n	80112b4 <_dtoa_r+0xadc>
 80112a4:	f000 f9ca 	bl	801163c <__multadd>
 80112a8:	4607      	mov	r7, r0
 80112aa:	4605      	mov	r5, r0
 80112ac:	9b00      	ldr	r3, [sp, #0]
 80112ae:	3301      	adds	r3, #1
 80112b0:	9300      	str	r3, [sp, #0]
 80112b2:	e777      	b.n	80111a4 <_dtoa_r+0x9cc>
 80112b4:	f000 f9c2 	bl	801163c <__multadd>
 80112b8:	4629      	mov	r1, r5
 80112ba:	4607      	mov	r7, r0
 80112bc:	2300      	movs	r3, #0
 80112be:	220a      	movs	r2, #10
 80112c0:	4648      	mov	r0, r9
 80112c2:	f000 f9bb 	bl	801163c <__multadd>
 80112c6:	4605      	mov	r5, r0
 80112c8:	e7f0      	b.n	80112ac <_dtoa_r+0xad4>
 80112ca:	f1bb 0f00 	cmp.w	fp, #0
 80112ce:	bfcc      	ite	gt
 80112d0:	465e      	movgt	r6, fp
 80112d2:	2601      	movle	r6, #1
 80112d4:	4456      	add	r6, sl
 80112d6:	2700      	movs	r7, #0
 80112d8:	9902      	ldr	r1, [sp, #8]
 80112da:	9300      	str	r3, [sp, #0]
 80112dc:	2201      	movs	r2, #1
 80112de:	4648      	mov	r0, r9
 80112e0:	f000 fb50 	bl	8011984 <__lshift>
 80112e4:	4621      	mov	r1, r4
 80112e6:	9002      	str	r0, [sp, #8]
 80112e8:	f000 fbb8 	bl	8011a5c <__mcmp>
 80112ec:	2800      	cmp	r0, #0
 80112ee:	dcb4      	bgt.n	801125a <_dtoa_r+0xa82>
 80112f0:	d102      	bne.n	80112f8 <_dtoa_r+0xb20>
 80112f2:	9b00      	ldr	r3, [sp, #0]
 80112f4:	07db      	lsls	r3, r3, #31
 80112f6:	d4b0      	bmi.n	801125a <_dtoa_r+0xa82>
 80112f8:	4633      	mov	r3, r6
 80112fa:	461e      	mov	r6, r3
 80112fc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011300:	2a30      	cmp	r2, #48	@ 0x30
 8011302:	d0fa      	beq.n	80112fa <_dtoa_r+0xb22>
 8011304:	e4b5      	b.n	8010c72 <_dtoa_r+0x49a>
 8011306:	459a      	cmp	sl, r3
 8011308:	d1a8      	bne.n	801125c <_dtoa_r+0xa84>
 801130a:	2331      	movs	r3, #49	@ 0x31
 801130c:	f108 0801 	add.w	r8, r8, #1
 8011310:	f88a 3000 	strb.w	r3, [sl]
 8011314:	e4ad      	b.n	8010c72 <_dtoa_r+0x49a>
 8011316:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011318:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8011374 <_dtoa_r+0xb9c>
 801131c:	b11b      	cbz	r3, 8011326 <_dtoa_r+0xb4e>
 801131e:	f10a 0308 	add.w	r3, sl, #8
 8011322:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8011324:	6013      	str	r3, [r2, #0]
 8011326:	4650      	mov	r0, sl
 8011328:	b017      	add	sp, #92	@ 0x5c
 801132a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801132e:	9b07      	ldr	r3, [sp, #28]
 8011330:	2b01      	cmp	r3, #1
 8011332:	f77f ae2e 	ble.w	8010f92 <_dtoa_r+0x7ba>
 8011336:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011338:	9308      	str	r3, [sp, #32]
 801133a:	2001      	movs	r0, #1
 801133c:	e64d      	b.n	8010fda <_dtoa_r+0x802>
 801133e:	f1bb 0f00 	cmp.w	fp, #0
 8011342:	f77f aed9 	ble.w	80110f8 <_dtoa_r+0x920>
 8011346:	4656      	mov	r6, sl
 8011348:	9802      	ldr	r0, [sp, #8]
 801134a:	4621      	mov	r1, r4
 801134c:	f7ff f9bb 	bl	80106c6 <quorem>
 8011350:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8011354:	f806 3b01 	strb.w	r3, [r6], #1
 8011358:	eba6 020a 	sub.w	r2, r6, sl
 801135c:	4593      	cmp	fp, r2
 801135e:	ddb4      	ble.n	80112ca <_dtoa_r+0xaf2>
 8011360:	9902      	ldr	r1, [sp, #8]
 8011362:	2300      	movs	r3, #0
 8011364:	220a      	movs	r2, #10
 8011366:	4648      	mov	r0, r9
 8011368:	f000 f968 	bl	801163c <__multadd>
 801136c:	9002      	str	r0, [sp, #8]
 801136e:	e7eb      	b.n	8011348 <_dtoa_r+0xb70>
 8011370:	08012638 	.word	0x08012638
 8011374:	080125bc 	.word	0x080125bc

08011378 <_free_r>:
 8011378:	b538      	push	{r3, r4, r5, lr}
 801137a:	4605      	mov	r5, r0
 801137c:	2900      	cmp	r1, #0
 801137e:	d041      	beq.n	8011404 <_free_r+0x8c>
 8011380:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011384:	1f0c      	subs	r4, r1, #4
 8011386:	2b00      	cmp	r3, #0
 8011388:	bfb8      	it	lt
 801138a:	18e4      	addlt	r4, r4, r3
 801138c:	f000 f8e8 	bl	8011560 <__malloc_lock>
 8011390:	4a1d      	ldr	r2, [pc, #116]	@ (8011408 <_free_r+0x90>)
 8011392:	6813      	ldr	r3, [r2, #0]
 8011394:	b933      	cbnz	r3, 80113a4 <_free_r+0x2c>
 8011396:	6063      	str	r3, [r4, #4]
 8011398:	6014      	str	r4, [r2, #0]
 801139a:	4628      	mov	r0, r5
 801139c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80113a0:	f000 b8e4 	b.w	801156c <__malloc_unlock>
 80113a4:	42a3      	cmp	r3, r4
 80113a6:	d908      	bls.n	80113ba <_free_r+0x42>
 80113a8:	6820      	ldr	r0, [r4, #0]
 80113aa:	1821      	adds	r1, r4, r0
 80113ac:	428b      	cmp	r3, r1
 80113ae:	bf01      	itttt	eq
 80113b0:	6819      	ldreq	r1, [r3, #0]
 80113b2:	685b      	ldreq	r3, [r3, #4]
 80113b4:	1809      	addeq	r1, r1, r0
 80113b6:	6021      	streq	r1, [r4, #0]
 80113b8:	e7ed      	b.n	8011396 <_free_r+0x1e>
 80113ba:	461a      	mov	r2, r3
 80113bc:	685b      	ldr	r3, [r3, #4]
 80113be:	b10b      	cbz	r3, 80113c4 <_free_r+0x4c>
 80113c0:	42a3      	cmp	r3, r4
 80113c2:	d9fa      	bls.n	80113ba <_free_r+0x42>
 80113c4:	6811      	ldr	r1, [r2, #0]
 80113c6:	1850      	adds	r0, r2, r1
 80113c8:	42a0      	cmp	r0, r4
 80113ca:	d10b      	bne.n	80113e4 <_free_r+0x6c>
 80113cc:	6820      	ldr	r0, [r4, #0]
 80113ce:	4401      	add	r1, r0
 80113d0:	1850      	adds	r0, r2, r1
 80113d2:	4283      	cmp	r3, r0
 80113d4:	6011      	str	r1, [r2, #0]
 80113d6:	d1e0      	bne.n	801139a <_free_r+0x22>
 80113d8:	6818      	ldr	r0, [r3, #0]
 80113da:	685b      	ldr	r3, [r3, #4]
 80113dc:	6053      	str	r3, [r2, #4]
 80113de:	4408      	add	r0, r1
 80113e0:	6010      	str	r0, [r2, #0]
 80113e2:	e7da      	b.n	801139a <_free_r+0x22>
 80113e4:	d902      	bls.n	80113ec <_free_r+0x74>
 80113e6:	230c      	movs	r3, #12
 80113e8:	602b      	str	r3, [r5, #0]
 80113ea:	e7d6      	b.n	801139a <_free_r+0x22>
 80113ec:	6820      	ldr	r0, [r4, #0]
 80113ee:	1821      	adds	r1, r4, r0
 80113f0:	428b      	cmp	r3, r1
 80113f2:	bf04      	itt	eq
 80113f4:	6819      	ldreq	r1, [r3, #0]
 80113f6:	685b      	ldreq	r3, [r3, #4]
 80113f8:	6063      	str	r3, [r4, #4]
 80113fa:	bf04      	itt	eq
 80113fc:	1809      	addeq	r1, r1, r0
 80113fe:	6021      	streq	r1, [r4, #0]
 8011400:	6054      	str	r4, [r2, #4]
 8011402:	e7ca      	b.n	801139a <_free_r+0x22>
 8011404:	bd38      	pop	{r3, r4, r5, pc}
 8011406:	bf00      	nop
 8011408:	20005c1c 	.word	0x20005c1c

0801140c <malloc>:
 801140c:	4b02      	ldr	r3, [pc, #8]	@ (8011418 <malloc+0xc>)
 801140e:	4601      	mov	r1, r0
 8011410:	6818      	ldr	r0, [r3, #0]
 8011412:	f000 b825 	b.w	8011460 <_malloc_r>
 8011416:	bf00      	nop
 8011418:	20000020 	.word	0x20000020

0801141c <sbrk_aligned>:
 801141c:	b570      	push	{r4, r5, r6, lr}
 801141e:	4e0f      	ldr	r6, [pc, #60]	@ (801145c <sbrk_aligned+0x40>)
 8011420:	460c      	mov	r4, r1
 8011422:	6831      	ldr	r1, [r6, #0]
 8011424:	4605      	mov	r5, r0
 8011426:	b911      	cbnz	r1, 801142e <sbrk_aligned+0x12>
 8011428:	f000 fccc 	bl	8011dc4 <_sbrk_r>
 801142c:	6030      	str	r0, [r6, #0]
 801142e:	4621      	mov	r1, r4
 8011430:	4628      	mov	r0, r5
 8011432:	f000 fcc7 	bl	8011dc4 <_sbrk_r>
 8011436:	1c43      	adds	r3, r0, #1
 8011438:	d103      	bne.n	8011442 <sbrk_aligned+0x26>
 801143a:	f04f 34ff 	mov.w	r4, #4294967295
 801143e:	4620      	mov	r0, r4
 8011440:	bd70      	pop	{r4, r5, r6, pc}
 8011442:	1cc4      	adds	r4, r0, #3
 8011444:	f024 0403 	bic.w	r4, r4, #3
 8011448:	42a0      	cmp	r0, r4
 801144a:	d0f8      	beq.n	801143e <sbrk_aligned+0x22>
 801144c:	1a21      	subs	r1, r4, r0
 801144e:	4628      	mov	r0, r5
 8011450:	f000 fcb8 	bl	8011dc4 <_sbrk_r>
 8011454:	3001      	adds	r0, #1
 8011456:	d1f2      	bne.n	801143e <sbrk_aligned+0x22>
 8011458:	e7ef      	b.n	801143a <sbrk_aligned+0x1e>
 801145a:	bf00      	nop
 801145c:	20005c18 	.word	0x20005c18

08011460 <_malloc_r>:
 8011460:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011464:	1ccd      	adds	r5, r1, #3
 8011466:	f025 0503 	bic.w	r5, r5, #3
 801146a:	3508      	adds	r5, #8
 801146c:	2d0c      	cmp	r5, #12
 801146e:	bf38      	it	cc
 8011470:	250c      	movcc	r5, #12
 8011472:	2d00      	cmp	r5, #0
 8011474:	4606      	mov	r6, r0
 8011476:	db01      	blt.n	801147c <_malloc_r+0x1c>
 8011478:	42a9      	cmp	r1, r5
 801147a:	d904      	bls.n	8011486 <_malloc_r+0x26>
 801147c:	230c      	movs	r3, #12
 801147e:	6033      	str	r3, [r6, #0]
 8011480:	2000      	movs	r0, #0
 8011482:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011486:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801155c <_malloc_r+0xfc>
 801148a:	f000 f869 	bl	8011560 <__malloc_lock>
 801148e:	f8d8 3000 	ldr.w	r3, [r8]
 8011492:	461c      	mov	r4, r3
 8011494:	bb44      	cbnz	r4, 80114e8 <_malloc_r+0x88>
 8011496:	4629      	mov	r1, r5
 8011498:	4630      	mov	r0, r6
 801149a:	f7ff ffbf 	bl	801141c <sbrk_aligned>
 801149e:	1c43      	adds	r3, r0, #1
 80114a0:	4604      	mov	r4, r0
 80114a2:	d158      	bne.n	8011556 <_malloc_r+0xf6>
 80114a4:	f8d8 4000 	ldr.w	r4, [r8]
 80114a8:	4627      	mov	r7, r4
 80114aa:	2f00      	cmp	r7, #0
 80114ac:	d143      	bne.n	8011536 <_malloc_r+0xd6>
 80114ae:	2c00      	cmp	r4, #0
 80114b0:	d04b      	beq.n	801154a <_malloc_r+0xea>
 80114b2:	6823      	ldr	r3, [r4, #0]
 80114b4:	4639      	mov	r1, r7
 80114b6:	4630      	mov	r0, r6
 80114b8:	eb04 0903 	add.w	r9, r4, r3
 80114bc:	f000 fc82 	bl	8011dc4 <_sbrk_r>
 80114c0:	4581      	cmp	r9, r0
 80114c2:	d142      	bne.n	801154a <_malloc_r+0xea>
 80114c4:	6821      	ldr	r1, [r4, #0]
 80114c6:	1a6d      	subs	r5, r5, r1
 80114c8:	4629      	mov	r1, r5
 80114ca:	4630      	mov	r0, r6
 80114cc:	f7ff ffa6 	bl	801141c <sbrk_aligned>
 80114d0:	3001      	adds	r0, #1
 80114d2:	d03a      	beq.n	801154a <_malloc_r+0xea>
 80114d4:	6823      	ldr	r3, [r4, #0]
 80114d6:	442b      	add	r3, r5
 80114d8:	6023      	str	r3, [r4, #0]
 80114da:	f8d8 3000 	ldr.w	r3, [r8]
 80114de:	685a      	ldr	r2, [r3, #4]
 80114e0:	bb62      	cbnz	r2, 801153c <_malloc_r+0xdc>
 80114e2:	f8c8 7000 	str.w	r7, [r8]
 80114e6:	e00f      	b.n	8011508 <_malloc_r+0xa8>
 80114e8:	6822      	ldr	r2, [r4, #0]
 80114ea:	1b52      	subs	r2, r2, r5
 80114ec:	d420      	bmi.n	8011530 <_malloc_r+0xd0>
 80114ee:	2a0b      	cmp	r2, #11
 80114f0:	d917      	bls.n	8011522 <_malloc_r+0xc2>
 80114f2:	1961      	adds	r1, r4, r5
 80114f4:	42a3      	cmp	r3, r4
 80114f6:	6025      	str	r5, [r4, #0]
 80114f8:	bf18      	it	ne
 80114fa:	6059      	strne	r1, [r3, #4]
 80114fc:	6863      	ldr	r3, [r4, #4]
 80114fe:	bf08      	it	eq
 8011500:	f8c8 1000 	streq.w	r1, [r8]
 8011504:	5162      	str	r2, [r4, r5]
 8011506:	604b      	str	r3, [r1, #4]
 8011508:	4630      	mov	r0, r6
 801150a:	f000 f82f 	bl	801156c <__malloc_unlock>
 801150e:	f104 000b 	add.w	r0, r4, #11
 8011512:	1d23      	adds	r3, r4, #4
 8011514:	f020 0007 	bic.w	r0, r0, #7
 8011518:	1ac2      	subs	r2, r0, r3
 801151a:	bf1c      	itt	ne
 801151c:	1a1b      	subne	r3, r3, r0
 801151e:	50a3      	strne	r3, [r4, r2]
 8011520:	e7af      	b.n	8011482 <_malloc_r+0x22>
 8011522:	6862      	ldr	r2, [r4, #4]
 8011524:	42a3      	cmp	r3, r4
 8011526:	bf0c      	ite	eq
 8011528:	f8c8 2000 	streq.w	r2, [r8]
 801152c:	605a      	strne	r2, [r3, #4]
 801152e:	e7eb      	b.n	8011508 <_malloc_r+0xa8>
 8011530:	4623      	mov	r3, r4
 8011532:	6864      	ldr	r4, [r4, #4]
 8011534:	e7ae      	b.n	8011494 <_malloc_r+0x34>
 8011536:	463c      	mov	r4, r7
 8011538:	687f      	ldr	r7, [r7, #4]
 801153a:	e7b6      	b.n	80114aa <_malloc_r+0x4a>
 801153c:	461a      	mov	r2, r3
 801153e:	685b      	ldr	r3, [r3, #4]
 8011540:	42a3      	cmp	r3, r4
 8011542:	d1fb      	bne.n	801153c <_malloc_r+0xdc>
 8011544:	2300      	movs	r3, #0
 8011546:	6053      	str	r3, [r2, #4]
 8011548:	e7de      	b.n	8011508 <_malloc_r+0xa8>
 801154a:	230c      	movs	r3, #12
 801154c:	6033      	str	r3, [r6, #0]
 801154e:	4630      	mov	r0, r6
 8011550:	f000 f80c 	bl	801156c <__malloc_unlock>
 8011554:	e794      	b.n	8011480 <_malloc_r+0x20>
 8011556:	6005      	str	r5, [r0, #0]
 8011558:	e7d6      	b.n	8011508 <_malloc_r+0xa8>
 801155a:	bf00      	nop
 801155c:	20005c1c 	.word	0x20005c1c

08011560 <__malloc_lock>:
 8011560:	4801      	ldr	r0, [pc, #4]	@ (8011568 <__malloc_lock+0x8>)
 8011562:	f7ff b8a0 	b.w	80106a6 <__retarget_lock_acquire_recursive>
 8011566:	bf00      	nop
 8011568:	20005c14 	.word	0x20005c14

0801156c <__malloc_unlock>:
 801156c:	4801      	ldr	r0, [pc, #4]	@ (8011574 <__malloc_unlock+0x8>)
 801156e:	f7ff b89b 	b.w	80106a8 <__retarget_lock_release_recursive>
 8011572:	bf00      	nop
 8011574:	20005c14 	.word	0x20005c14

08011578 <_Balloc>:
 8011578:	b570      	push	{r4, r5, r6, lr}
 801157a:	69c6      	ldr	r6, [r0, #28]
 801157c:	4604      	mov	r4, r0
 801157e:	460d      	mov	r5, r1
 8011580:	b976      	cbnz	r6, 80115a0 <_Balloc+0x28>
 8011582:	2010      	movs	r0, #16
 8011584:	f7ff ff42 	bl	801140c <malloc>
 8011588:	4602      	mov	r2, r0
 801158a:	61e0      	str	r0, [r4, #28]
 801158c:	b920      	cbnz	r0, 8011598 <_Balloc+0x20>
 801158e:	4b18      	ldr	r3, [pc, #96]	@ (80115f0 <_Balloc+0x78>)
 8011590:	4818      	ldr	r0, [pc, #96]	@ (80115f4 <_Balloc+0x7c>)
 8011592:	216b      	movs	r1, #107	@ 0x6b
 8011594:	f000 fc26 	bl	8011de4 <__assert_func>
 8011598:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801159c:	6006      	str	r6, [r0, #0]
 801159e:	60c6      	str	r6, [r0, #12]
 80115a0:	69e6      	ldr	r6, [r4, #28]
 80115a2:	68f3      	ldr	r3, [r6, #12]
 80115a4:	b183      	cbz	r3, 80115c8 <_Balloc+0x50>
 80115a6:	69e3      	ldr	r3, [r4, #28]
 80115a8:	68db      	ldr	r3, [r3, #12]
 80115aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80115ae:	b9b8      	cbnz	r0, 80115e0 <_Balloc+0x68>
 80115b0:	2101      	movs	r1, #1
 80115b2:	fa01 f605 	lsl.w	r6, r1, r5
 80115b6:	1d72      	adds	r2, r6, #5
 80115b8:	0092      	lsls	r2, r2, #2
 80115ba:	4620      	mov	r0, r4
 80115bc:	f000 fc30 	bl	8011e20 <_calloc_r>
 80115c0:	b160      	cbz	r0, 80115dc <_Balloc+0x64>
 80115c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80115c6:	e00e      	b.n	80115e6 <_Balloc+0x6e>
 80115c8:	2221      	movs	r2, #33	@ 0x21
 80115ca:	2104      	movs	r1, #4
 80115cc:	4620      	mov	r0, r4
 80115ce:	f000 fc27 	bl	8011e20 <_calloc_r>
 80115d2:	69e3      	ldr	r3, [r4, #28]
 80115d4:	60f0      	str	r0, [r6, #12]
 80115d6:	68db      	ldr	r3, [r3, #12]
 80115d8:	2b00      	cmp	r3, #0
 80115da:	d1e4      	bne.n	80115a6 <_Balloc+0x2e>
 80115dc:	2000      	movs	r0, #0
 80115de:	bd70      	pop	{r4, r5, r6, pc}
 80115e0:	6802      	ldr	r2, [r0, #0]
 80115e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80115e6:	2300      	movs	r3, #0
 80115e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80115ec:	e7f7      	b.n	80115de <_Balloc+0x66>
 80115ee:	bf00      	nop
 80115f0:	080125c9 	.word	0x080125c9
 80115f4:	08012649 	.word	0x08012649

080115f8 <_Bfree>:
 80115f8:	b570      	push	{r4, r5, r6, lr}
 80115fa:	69c6      	ldr	r6, [r0, #28]
 80115fc:	4605      	mov	r5, r0
 80115fe:	460c      	mov	r4, r1
 8011600:	b976      	cbnz	r6, 8011620 <_Bfree+0x28>
 8011602:	2010      	movs	r0, #16
 8011604:	f7ff ff02 	bl	801140c <malloc>
 8011608:	4602      	mov	r2, r0
 801160a:	61e8      	str	r0, [r5, #28]
 801160c:	b920      	cbnz	r0, 8011618 <_Bfree+0x20>
 801160e:	4b09      	ldr	r3, [pc, #36]	@ (8011634 <_Bfree+0x3c>)
 8011610:	4809      	ldr	r0, [pc, #36]	@ (8011638 <_Bfree+0x40>)
 8011612:	218f      	movs	r1, #143	@ 0x8f
 8011614:	f000 fbe6 	bl	8011de4 <__assert_func>
 8011618:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801161c:	6006      	str	r6, [r0, #0]
 801161e:	60c6      	str	r6, [r0, #12]
 8011620:	b13c      	cbz	r4, 8011632 <_Bfree+0x3a>
 8011622:	69eb      	ldr	r3, [r5, #28]
 8011624:	6862      	ldr	r2, [r4, #4]
 8011626:	68db      	ldr	r3, [r3, #12]
 8011628:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801162c:	6021      	str	r1, [r4, #0]
 801162e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011632:	bd70      	pop	{r4, r5, r6, pc}
 8011634:	080125c9 	.word	0x080125c9
 8011638:	08012649 	.word	0x08012649

0801163c <__multadd>:
 801163c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011640:	690d      	ldr	r5, [r1, #16]
 8011642:	4607      	mov	r7, r0
 8011644:	460c      	mov	r4, r1
 8011646:	461e      	mov	r6, r3
 8011648:	f101 0c14 	add.w	ip, r1, #20
 801164c:	2000      	movs	r0, #0
 801164e:	f8dc 3000 	ldr.w	r3, [ip]
 8011652:	b299      	uxth	r1, r3
 8011654:	fb02 6101 	mla	r1, r2, r1, r6
 8011658:	0c1e      	lsrs	r6, r3, #16
 801165a:	0c0b      	lsrs	r3, r1, #16
 801165c:	fb02 3306 	mla	r3, r2, r6, r3
 8011660:	b289      	uxth	r1, r1
 8011662:	3001      	adds	r0, #1
 8011664:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011668:	4285      	cmp	r5, r0
 801166a:	f84c 1b04 	str.w	r1, [ip], #4
 801166e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011672:	dcec      	bgt.n	801164e <__multadd+0x12>
 8011674:	b30e      	cbz	r6, 80116ba <__multadd+0x7e>
 8011676:	68a3      	ldr	r3, [r4, #8]
 8011678:	42ab      	cmp	r3, r5
 801167a:	dc19      	bgt.n	80116b0 <__multadd+0x74>
 801167c:	6861      	ldr	r1, [r4, #4]
 801167e:	4638      	mov	r0, r7
 8011680:	3101      	adds	r1, #1
 8011682:	f7ff ff79 	bl	8011578 <_Balloc>
 8011686:	4680      	mov	r8, r0
 8011688:	b928      	cbnz	r0, 8011696 <__multadd+0x5a>
 801168a:	4602      	mov	r2, r0
 801168c:	4b0c      	ldr	r3, [pc, #48]	@ (80116c0 <__multadd+0x84>)
 801168e:	480d      	ldr	r0, [pc, #52]	@ (80116c4 <__multadd+0x88>)
 8011690:	21ba      	movs	r1, #186	@ 0xba
 8011692:	f000 fba7 	bl	8011de4 <__assert_func>
 8011696:	6922      	ldr	r2, [r4, #16]
 8011698:	3202      	adds	r2, #2
 801169a:	f104 010c 	add.w	r1, r4, #12
 801169e:	0092      	lsls	r2, r2, #2
 80116a0:	300c      	adds	r0, #12
 80116a2:	f7ff f802 	bl	80106aa <memcpy>
 80116a6:	4621      	mov	r1, r4
 80116a8:	4638      	mov	r0, r7
 80116aa:	f7ff ffa5 	bl	80115f8 <_Bfree>
 80116ae:	4644      	mov	r4, r8
 80116b0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80116b4:	3501      	adds	r5, #1
 80116b6:	615e      	str	r6, [r3, #20]
 80116b8:	6125      	str	r5, [r4, #16]
 80116ba:	4620      	mov	r0, r4
 80116bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80116c0:	08012638 	.word	0x08012638
 80116c4:	08012649 	.word	0x08012649

080116c8 <__hi0bits>:
 80116c8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80116cc:	4603      	mov	r3, r0
 80116ce:	bf36      	itet	cc
 80116d0:	0403      	lslcc	r3, r0, #16
 80116d2:	2000      	movcs	r0, #0
 80116d4:	2010      	movcc	r0, #16
 80116d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80116da:	bf3c      	itt	cc
 80116dc:	021b      	lslcc	r3, r3, #8
 80116de:	3008      	addcc	r0, #8
 80116e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80116e4:	bf3c      	itt	cc
 80116e6:	011b      	lslcc	r3, r3, #4
 80116e8:	3004      	addcc	r0, #4
 80116ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80116ee:	bf3c      	itt	cc
 80116f0:	009b      	lslcc	r3, r3, #2
 80116f2:	3002      	addcc	r0, #2
 80116f4:	2b00      	cmp	r3, #0
 80116f6:	db05      	blt.n	8011704 <__hi0bits+0x3c>
 80116f8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80116fc:	f100 0001 	add.w	r0, r0, #1
 8011700:	bf08      	it	eq
 8011702:	2020      	moveq	r0, #32
 8011704:	4770      	bx	lr

08011706 <__lo0bits>:
 8011706:	6803      	ldr	r3, [r0, #0]
 8011708:	4602      	mov	r2, r0
 801170a:	f013 0007 	ands.w	r0, r3, #7
 801170e:	d00b      	beq.n	8011728 <__lo0bits+0x22>
 8011710:	07d9      	lsls	r1, r3, #31
 8011712:	d421      	bmi.n	8011758 <__lo0bits+0x52>
 8011714:	0798      	lsls	r0, r3, #30
 8011716:	bf49      	itett	mi
 8011718:	085b      	lsrmi	r3, r3, #1
 801171a:	089b      	lsrpl	r3, r3, #2
 801171c:	2001      	movmi	r0, #1
 801171e:	6013      	strmi	r3, [r2, #0]
 8011720:	bf5c      	itt	pl
 8011722:	6013      	strpl	r3, [r2, #0]
 8011724:	2002      	movpl	r0, #2
 8011726:	4770      	bx	lr
 8011728:	b299      	uxth	r1, r3
 801172a:	b909      	cbnz	r1, 8011730 <__lo0bits+0x2a>
 801172c:	0c1b      	lsrs	r3, r3, #16
 801172e:	2010      	movs	r0, #16
 8011730:	b2d9      	uxtb	r1, r3
 8011732:	b909      	cbnz	r1, 8011738 <__lo0bits+0x32>
 8011734:	3008      	adds	r0, #8
 8011736:	0a1b      	lsrs	r3, r3, #8
 8011738:	0719      	lsls	r1, r3, #28
 801173a:	bf04      	itt	eq
 801173c:	091b      	lsreq	r3, r3, #4
 801173e:	3004      	addeq	r0, #4
 8011740:	0799      	lsls	r1, r3, #30
 8011742:	bf04      	itt	eq
 8011744:	089b      	lsreq	r3, r3, #2
 8011746:	3002      	addeq	r0, #2
 8011748:	07d9      	lsls	r1, r3, #31
 801174a:	d403      	bmi.n	8011754 <__lo0bits+0x4e>
 801174c:	085b      	lsrs	r3, r3, #1
 801174e:	f100 0001 	add.w	r0, r0, #1
 8011752:	d003      	beq.n	801175c <__lo0bits+0x56>
 8011754:	6013      	str	r3, [r2, #0]
 8011756:	4770      	bx	lr
 8011758:	2000      	movs	r0, #0
 801175a:	4770      	bx	lr
 801175c:	2020      	movs	r0, #32
 801175e:	4770      	bx	lr

08011760 <__i2b>:
 8011760:	b510      	push	{r4, lr}
 8011762:	460c      	mov	r4, r1
 8011764:	2101      	movs	r1, #1
 8011766:	f7ff ff07 	bl	8011578 <_Balloc>
 801176a:	4602      	mov	r2, r0
 801176c:	b928      	cbnz	r0, 801177a <__i2b+0x1a>
 801176e:	4b05      	ldr	r3, [pc, #20]	@ (8011784 <__i2b+0x24>)
 8011770:	4805      	ldr	r0, [pc, #20]	@ (8011788 <__i2b+0x28>)
 8011772:	f240 1145 	movw	r1, #325	@ 0x145
 8011776:	f000 fb35 	bl	8011de4 <__assert_func>
 801177a:	2301      	movs	r3, #1
 801177c:	6144      	str	r4, [r0, #20]
 801177e:	6103      	str	r3, [r0, #16]
 8011780:	bd10      	pop	{r4, pc}
 8011782:	bf00      	nop
 8011784:	08012638 	.word	0x08012638
 8011788:	08012649 	.word	0x08012649

0801178c <__multiply>:
 801178c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011790:	4617      	mov	r7, r2
 8011792:	690a      	ldr	r2, [r1, #16]
 8011794:	693b      	ldr	r3, [r7, #16]
 8011796:	429a      	cmp	r2, r3
 8011798:	bfa8      	it	ge
 801179a:	463b      	movge	r3, r7
 801179c:	4689      	mov	r9, r1
 801179e:	bfa4      	itt	ge
 80117a0:	460f      	movge	r7, r1
 80117a2:	4699      	movge	r9, r3
 80117a4:	693d      	ldr	r5, [r7, #16]
 80117a6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80117aa:	68bb      	ldr	r3, [r7, #8]
 80117ac:	6879      	ldr	r1, [r7, #4]
 80117ae:	eb05 060a 	add.w	r6, r5, sl
 80117b2:	42b3      	cmp	r3, r6
 80117b4:	b085      	sub	sp, #20
 80117b6:	bfb8      	it	lt
 80117b8:	3101      	addlt	r1, #1
 80117ba:	f7ff fedd 	bl	8011578 <_Balloc>
 80117be:	b930      	cbnz	r0, 80117ce <__multiply+0x42>
 80117c0:	4602      	mov	r2, r0
 80117c2:	4b41      	ldr	r3, [pc, #260]	@ (80118c8 <__multiply+0x13c>)
 80117c4:	4841      	ldr	r0, [pc, #260]	@ (80118cc <__multiply+0x140>)
 80117c6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80117ca:	f000 fb0b 	bl	8011de4 <__assert_func>
 80117ce:	f100 0414 	add.w	r4, r0, #20
 80117d2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80117d6:	4623      	mov	r3, r4
 80117d8:	2200      	movs	r2, #0
 80117da:	4573      	cmp	r3, lr
 80117dc:	d320      	bcc.n	8011820 <__multiply+0x94>
 80117de:	f107 0814 	add.w	r8, r7, #20
 80117e2:	f109 0114 	add.w	r1, r9, #20
 80117e6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80117ea:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80117ee:	9302      	str	r3, [sp, #8]
 80117f0:	1beb      	subs	r3, r5, r7
 80117f2:	3b15      	subs	r3, #21
 80117f4:	f023 0303 	bic.w	r3, r3, #3
 80117f8:	3304      	adds	r3, #4
 80117fa:	3715      	adds	r7, #21
 80117fc:	42bd      	cmp	r5, r7
 80117fe:	bf38      	it	cc
 8011800:	2304      	movcc	r3, #4
 8011802:	9301      	str	r3, [sp, #4]
 8011804:	9b02      	ldr	r3, [sp, #8]
 8011806:	9103      	str	r1, [sp, #12]
 8011808:	428b      	cmp	r3, r1
 801180a:	d80c      	bhi.n	8011826 <__multiply+0x9a>
 801180c:	2e00      	cmp	r6, #0
 801180e:	dd03      	ble.n	8011818 <__multiply+0x8c>
 8011810:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8011814:	2b00      	cmp	r3, #0
 8011816:	d055      	beq.n	80118c4 <__multiply+0x138>
 8011818:	6106      	str	r6, [r0, #16]
 801181a:	b005      	add	sp, #20
 801181c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011820:	f843 2b04 	str.w	r2, [r3], #4
 8011824:	e7d9      	b.n	80117da <__multiply+0x4e>
 8011826:	f8b1 a000 	ldrh.w	sl, [r1]
 801182a:	f1ba 0f00 	cmp.w	sl, #0
 801182e:	d01f      	beq.n	8011870 <__multiply+0xe4>
 8011830:	46c4      	mov	ip, r8
 8011832:	46a1      	mov	r9, r4
 8011834:	2700      	movs	r7, #0
 8011836:	f85c 2b04 	ldr.w	r2, [ip], #4
 801183a:	f8d9 3000 	ldr.w	r3, [r9]
 801183e:	fa1f fb82 	uxth.w	fp, r2
 8011842:	b29b      	uxth	r3, r3
 8011844:	fb0a 330b 	mla	r3, sl, fp, r3
 8011848:	443b      	add	r3, r7
 801184a:	f8d9 7000 	ldr.w	r7, [r9]
 801184e:	0c12      	lsrs	r2, r2, #16
 8011850:	0c3f      	lsrs	r7, r7, #16
 8011852:	fb0a 7202 	mla	r2, sl, r2, r7
 8011856:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801185a:	b29b      	uxth	r3, r3
 801185c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011860:	4565      	cmp	r5, ip
 8011862:	f849 3b04 	str.w	r3, [r9], #4
 8011866:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801186a:	d8e4      	bhi.n	8011836 <__multiply+0xaa>
 801186c:	9b01      	ldr	r3, [sp, #4]
 801186e:	50e7      	str	r7, [r4, r3]
 8011870:	9b03      	ldr	r3, [sp, #12]
 8011872:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8011876:	3104      	adds	r1, #4
 8011878:	f1b9 0f00 	cmp.w	r9, #0
 801187c:	d020      	beq.n	80118c0 <__multiply+0x134>
 801187e:	6823      	ldr	r3, [r4, #0]
 8011880:	4647      	mov	r7, r8
 8011882:	46a4      	mov	ip, r4
 8011884:	f04f 0a00 	mov.w	sl, #0
 8011888:	f8b7 b000 	ldrh.w	fp, [r7]
 801188c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8011890:	fb09 220b 	mla	r2, r9, fp, r2
 8011894:	4452      	add	r2, sl
 8011896:	b29b      	uxth	r3, r3
 8011898:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801189c:	f84c 3b04 	str.w	r3, [ip], #4
 80118a0:	f857 3b04 	ldr.w	r3, [r7], #4
 80118a4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80118a8:	f8bc 3000 	ldrh.w	r3, [ip]
 80118ac:	fb09 330a 	mla	r3, r9, sl, r3
 80118b0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80118b4:	42bd      	cmp	r5, r7
 80118b6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80118ba:	d8e5      	bhi.n	8011888 <__multiply+0xfc>
 80118bc:	9a01      	ldr	r2, [sp, #4]
 80118be:	50a3      	str	r3, [r4, r2]
 80118c0:	3404      	adds	r4, #4
 80118c2:	e79f      	b.n	8011804 <__multiply+0x78>
 80118c4:	3e01      	subs	r6, #1
 80118c6:	e7a1      	b.n	801180c <__multiply+0x80>
 80118c8:	08012638 	.word	0x08012638
 80118cc:	08012649 	.word	0x08012649

080118d0 <__pow5mult>:
 80118d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80118d4:	4615      	mov	r5, r2
 80118d6:	f012 0203 	ands.w	r2, r2, #3
 80118da:	4607      	mov	r7, r0
 80118dc:	460e      	mov	r6, r1
 80118de:	d007      	beq.n	80118f0 <__pow5mult+0x20>
 80118e0:	4c25      	ldr	r4, [pc, #148]	@ (8011978 <__pow5mult+0xa8>)
 80118e2:	3a01      	subs	r2, #1
 80118e4:	2300      	movs	r3, #0
 80118e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80118ea:	f7ff fea7 	bl	801163c <__multadd>
 80118ee:	4606      	mov	r6, r0
 80118f0:	10ad      	asrs	r5, r5, #2
 80118f2:	d03d      	beq.n	8011970 <__pow5mult+0xa0>
 80118f4:	69fc      	ldr	r4, [r7, #28]
 80118f6:	b97c      	cbnz	r4, 8011918 <__pow5mult+0x48>
 80118f8:	2010      	movs	r0, #16
 80118fa:	f7ff fd87 	bl	801140c <malloc>
 80118fe:	4602      	mov	r2, r0
 8011900:	61f8      	str	r0, [r7, #28]
 8011902:	b928      	cbnz	r0, 8011910 <__pow5mult+0x40>
 8011904:	4b1d      	ldr	r3, [pc, #116]	@ (801197c <__pow5mult+0xac>)
 8011906:	481e      	ldr	r0, [pc, #120]	@ (8011980 <__pow5mult+0xb0>)
 8011908:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801190c:	f000 fa6a 	bl	8011de4 <__assert_func>
 8011910:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011914:	6004      	str	r4, [r0, #0]
 8011916:	60c4      	str	r4, [r0, #12]
 8011918:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801191c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011920:	b94c      	cbnz	r4, 8011936 <__pow5mult+0x66>
 8011922:	f240 2171 	movw	r1, #625	@ 0x271
 8011926:	4638      	mov	r0, r7
 8011928:	f7ff ff1a 	bl	8011760 <__i2b>
 801192c:	2300      	movs	r3, #0
 801192e:	f8c8 0008 	str.w	r0, [r8, #8]
 8011932:	4604      	mov	r4, r0
 8011934:	6003      	str	r3, [r0, #0]
 8011936:	f04f 0900 	mov.w	r9, #0
 801193a:	07eb      	lsls	r3, r5, #31
 801193c:	d50a      	bpl.n	8011954 <__pow5mult+0x84>
 801193e:	4631      	mov	r1, r6
 8011940:	4622      	mov	r2, r4
 8011942:	4638      	mov	r0, r7
 8011944:	f7ff ff22 	bl	801178c <__multiply>
 8011948:	4631      	mov	r1, r6
 801194a:	4680      	mov	r8, r0
 801194c:	4638      	mov	r0, r7
 801194e:	f7ff fe53 	bl	80115f8 <_Bfree>
 8011952:	4646      	mov	r6, r8
 8011954:	106d      	asrs	r5, r5, #1
 8011956:	d00b      	beq.n	8011970 <__pow5mult+0xa0>
 8011958:	6820      	ldr	r0, [r4, #0]
 801195a:	b938      	cbnz	r0, 801196c <__pow5mult+0x9c>
 801195c:	4622      	mov	r2, r4
 801195e:	4621      	mov	r1, r4
 8011960:	4638      	mov	r0, r7
 8011962:	f7ff ff13 	bl	801178c <__multiply>
 8011966:	6020      	str	r0, [r4, #0]
 8011968:	f8c0 9000 	str.w	r9, [r0]
 801196c:	4604      	mov	r4, r0
 801196e:	e7e4      	b.n	801193a <__pow5mult+0x6a>
 8011970:	4630      	mov	r0, r6
 8011972:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011976:	bf00      	nop
 8011978:	080126fc 	.word	0x080126fc
 801197c:	080125c9 	.word	0x080125c9
 8011980:	08012649 	.word	0x08012649

08011984 <__lshift>:
 8011984:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011988:	460c      	mov	r4, r1
 801198a:	6849      	ldr	r1, [r1, #4]
 801198c:	6923      	ldr	r3, [r4, #16]
 801198e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011992:	68a3      	ldr	r3, [r4, #8]
 8011994:	4607      	mov	r7, r0
 8011996:	4691      	mov	r9, r2
 8011998:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801199c:	f108 0601 	add.w	r6, r8, #1
 80119a0:	42b3      	cmp	r3, r6
 80119a2:	db0b      	blt.n	80119bc <__lshift+0x38>
 80119a4:	4638      	mov	r0, r7
 80119a6:	f7ff fde7 	bl	8011578 <_Balloc>
 80119aa:	4605      	mov	r5, r0
 80119ac:	b948      	cbnz	r0, 80119c2 <__lshift+0x3e>
 80119ae:	4602      	mov	r2, r0
 80119b0:	4b28      	ldr	r3, [pc, #160]	@ (8011a54 <__lshift+0xd0>)
 80119b2:	4829      	ldr	r0, [pc, #164]	@ (8011a58 <__lshift+0xd4>)
 80119b4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80119b8:	f000 fa14 	bl	8011de4 <__assert_func>
 80119bc:	3101      	adds	r1, #1
 80119be:	005b      	lsls	r3, r3, #1
 80119c0:	e7ee      	b.n	80119a0 <__lshift+0x1c>
 80119c2:	2300      	movs	r3, #0
 80119c4:	f100 0114 	add.w	r1, r0, #20
 80119c8:	f100 0210 	add.w	r2, r0, #16
 80119cc:	4618      	mov	r0, r3
 80119ce:	4553      	cmp	r3, sl
 80119d0:	db33      	blt.n	8011a3a <__lshift+0xb6>
 80119d2:	6920      	ldr	r0, [r4, #16]
 80119d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80119d8:	f104 0314 	add.w	r3, r4, #20
 80119dc:	f019 091f 	ands.w	r9, r9, #31
 80119e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80119e4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80119e8:	d02b      	beq.n	8011a42 <__lshift+0xbe>
 80119ea:	f1c9 0e20 	rsb	lr, r9, #32
 80119ee:	468a      	mov	sl, r1
 80119f0:	2200      	movs	r2, #0
 80119f2:	6818      	ldr	r0, [r3, #0]
 80119f4:	fa00 f009 	lsl.w	r0, r0, r9
 80119f8:	4310      	orrs	r0, r2
 80119fa:	f84a 0b04 	str.w	r0, [sl], #4
 80119fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8011a02:	459c      	cmp	ip, r3
 8011a04:	fa22 f20e 	lsr.w	r2, r2, lr
 8011a08:	d8f3      	bhi.n	80119f2 <__lshift+0x6e>
 8011a0a:	ebac 0304 	sub.w	r3, ip, r4
 8011a0e:	3b15      	subs	r3, #21
 8011a10:	f023 0303 	bic.w	r3, r3, #3
 8011a14:	3304      	adds	r3, #4
 8011a16:	f104 0015 	add.w	r0, r4, #21
 8011a1a:	4560      	cmp	r0, ip
 8011a1c:	bf88      	it	hi
 8011a1e:	2304      	movhi	r3, #4
 8011a20:	50ca      	str	r2, [r1, r3]
 8011a22:	b10a      	cbz	r2, 8011a28 <__lshift+0xa4>
 8011a24:	f108 0602 	add.w	r6, r8, #2
 8011a28:	3e01      	subs	r6, #1
 8011a2a:	4638      	mov	r0, r7
 8011a2c:	612e      	str	r6, [r5, #16]
 8011a2e:	4621      	mov	r1, r4
 8011a30:	f7ff fde2 	bl	80115f8 <_Bfree>
 8011a34:	4628      	mov	r0, r5
 8011a36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011a3a:	f842 0f04 	str.w	r0, [r2, #4]!
 8011a3e:	3301      	adds	r3, #1
 8011a40:	e7c5      	b.n	80119ce <__lshift+0x4a>
 8011a42:	3904      	subs	r1, #4
 8011a44:	f853 2b04 	ldr.w	r2, [r3], #4
 8011a48:	f841 2f04 	str.w	r2, [r1, #4]!
 8011a4c:	459c      	cmp	ip, r3
 8011a4e:	d8f9      	bhi.n	8011a44 <__lshift+0xc0>
 8011a50:	e7ea      	b.n	8011a28 <__lshift+0xa4>
 8011a52:	bf00      	nop
 8011a54:	08012638 	.word	0x08012638
 8011a58:	08012649 	.word	0x08012649

08011a5c <__mcmp>:
 8011a5c:	690a      	ldr	r2, [r1, #16]
 8011a5e:	4603      	mov	r3, r0
 8011a60:	6900      	ldr	r0, [r0, #16]
 8011a62:	1a80      	subs	r0, r0, r2
 8011a64:	b530      	push	{r4, r5, lr}
 8011a66:	d10e      	bne.n	8011a86 <__mcmp+0x2a>
 8011a68:	3314      	adds	r3, #20
 8011a6a:	3114      	adds	r1, #20
 8011a6c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8011a70:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8011a74:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8011a78:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8011a7c:	4295      	cmp	r5, r2
 8011a7e:	d003      	beq.n	8011a88 <__mcmp+0x2c>
 8011a80:	d205      	bcs.n	8011a8e <__mcmp+0x32>
 8011a82:	f04f 30ff 	mov.w	r0, #4294967295
 8011a86:	bd30      	pop	{r4, r5, pc}
 8011a88:	42a3      	cmp	r3, r4
 8011a8a:	d3f3      	bcc.n	8011a74 <__mcmp+0x18>
 8011a8c:	e7fb      	b.n	8011a86 <__mcmp+0x2a>
 8011a8e:	2001      	movs	r0, #1
 8011a90:	e7f9      	b.n	8011a86 <__mcmp+0x2a>
	...

08011a94 <__mdiff>:
 8011a94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a98:	4689      	mov	r9, r1
 8011a9a:	4606      	mov	r6, r0
 8011a9c:	4611      	mov	r1, r2
 8011a9e:	4648      	mov	r0, r9
 8011aa0:	4614      	mov	r4, r2
 8011aa2:	f7ff ffdb 	bl	8011a5c <__mcmp>
 8011aa6:	1e05      	subs	r5, r0, #0
 8011aa8:	d112      	bne.n	8011ad0 <__mdiff+0x3c>
 8011aaa:	4629      	mov	r1, r5
 8011aac:	4630      	mov	r0, r6
 8011aae:	f7ff fd63 	bl	8011578 <_Balloc>
 8011ab2:	4602      	mov	r2, r0
 8011ab4:	b928      	cbnz	r0, 8011ac2 <__mdiff+0x2e>
 8011ab6:	4b3f      	ldr	r3, [pc, #252]	@ (8011bb4 <__mdiff+0x120>)
 8011ab8:	f240 2137 	movw	r1, #567	@ 0x237
 8011abc:	483e      	ldr	r0, [pc, #248]	@ (8011bb8 <__mdiff+0x124>)
 8011abe:	f000 f991 	bl	8011de4 <__assert_func>
 8011ac2:	2301      	movs	r3, #1
 8011ac4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011ac8:	4610      	mov	r0, r2
 8011aca:	b003      	add	sp, #12
 8011acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ad0:	bfbc      	itt	lt
 8011ad2:	464b      	movlt	r3, r9
 8011ad4:	46a1      	movlt	r9, r4
 8011ad6:	4630      	mov	r0, r6
 8011ad8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8011adc:	bfba      	itte	lt
 8011ade:	461c      	movlt	r4, r3
 8011ae0:	2501      	movlt	r5, #1
 8011ae2:	2500      	movge	r5, #0
 8011ae4:	f7ff fd48 	bl	8011578 <_Balloc>
 8011ae8:	4602      	mov	r2, r0
 8011aea:	b918      	cbnz	r0, 8011af4 <__mdiff+0x60>
 8011aec:	4b31      	ldr	r3, [pc, #196]	@ (8011bb4 <__mdiff+0x120>)
 8011aee:	f240 2145 	movw	r1, #581	@ 0x245
 8011af2:	e7e3      	b.n	8011abc <__mdiff+0x28>
 8011af4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8011af8:	6926      	ldr	r6, [r4, #16]
 8011afa:	60c5      	str	r5, [r0, #12]
 8011afc:	f109 0310 	add.w	r3, r9, #16
 8011b00:	f109 0514 	add.w	r5, r9, #20
 8011b04:	f104 0e14 	add.w	lr, r4, #20
 8011b08:	f100 0b14 	add.w	fp, r0, #20
 8011b0c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8011b10:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8011b14:	9301      	str	r3, [sp, #4]
 8011b16:	46d9      	mov	r9, fp
 8011b18:	f04f 0c00 	mov.w	ip, #0
 8011b1c:	9b01      	ldr	r3, [sp, #4]
 8011b1e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8011b22:	f853 af04 	ldr.w	sl, [r3, #4]!
 8011b26:	9301      	str	r3, [sp, #4]
 8011b28:	fa1f f38a 	uxth.w	r3, sl
 8011b2c:	4619      	mov	r1, r3
 8011b2e:	b283      	uxth	r3, r0
 8011b30:	1acb      	subs	r3, r1, r3
 8011b32:	0c00      	lsrs	r0, r0, #16
 8011b34:	4463      	add	r3, ip
 8011b36:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8011b3a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8011b3e:	b29b      	uxth	r3, r3
 8011b40:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8011b44:	4576      	cmp	r6, lr
 8011b46:	f849 3b04 	str.w	r3, [r9], #4
 8011b4a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011b4e:	d8e5      	bhi.n	8011b1c <__mdiff+0x88>
 8011b50:	1b33      	subs	r3, r6, r4
 8011b52:	3b15      	subs	r3, #21
 8011b54:	f023 0303 	bic.w	r3, r3, #3
 8011b58:	3415      	adds	r4, #21
 8011b5a:	3304      	adds	r3, #4
 8011b5c:	42a6      	cmp	r6, r4
 8011b5e:	bf38      	it	cc
 8011b60:	2304      	movcc	r3, #4
 8011b62:	441d      	add	r5, r3
 8011b64:	445b      	add	r3, fp
 8011b66:	461e      	mov	r6, r3
 8011b68:	462c      	mov	r4, r5
 8011b6a:	4544      	cmp	r4, r8
 8011b6c:	d30e      	bcc.n	8011b8c <__mdiff+0xf8>
 8011b6e:	f108 0103 	add.w	r1, r8, #3
 8011b72:	1b49      	subs	r1, r1, r5
 8011b74:	f021 0103 	bic.w	r1, r1, #3
 8011b78:	3d03      	subs	r5, #3
 8011b7a:	45a8      	cmp	r8, r5
 8011b7c:	bf38      	it	cc
 8011b7e:	2100      	movcc	r1, #0
 8011b80:	440b      	add	r3, r1
 8011b82:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011b86:	b191      	cbz	r1, 8011bae <__mdiff+0x11a>
 8011b88:	6117      	str	r7, [r2, #16]
 8011b8a:	e79d      	b.n	8011ac8 <__mdiff+0x34>
 8011b8c:	f854 1b04 	ldr.w	r1, [r4], #4
 8011b90:	46e6      	mov	lr, ip
 8011b92:	0c08      	lsrs	r0, r1, #16
 8011b94:	fa1c fc81 	uxtah	ip, ip, r1
 8011b98:	4471      	add	r1, lr
 8011b9a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8011b9e:	b289      	uxth	r1, r1
 8011ba0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8011ba4:	f846 1b04 	str.w	r1, [r6], #4
 8011ba8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011bac:	e7dd      	b.n	8011b6a <__mdiff+0xd6>
 8011bae:	3f01      	subs	r7, #1
 8011bb0:	e7e7      	b.n	8011b82 <__mdiff+0xee>
 8011bb2:	bf00      	nop
 8011bb4:	08012638 	.word	0x08012638
 8011bb8:	08012649 	.word	0x08012649

08011bbc <__d2b>:
 8011bbc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011bc0:	460f      	mov	r7, r1
 8011bc2:	2101      	movs	r1, #1
 8011bc4:	ec59 8b10 	vmov	r8, r9, d0
 8011bc8:	4616      	mov	r6, r2
 8011bca:	f7ff fcd5 	bl	8011578 <_Balloc>
 8011bce:	4604      	mov	r4, r0
 8011bd0:	b930      	cbnz	r0, 8011be0 <__d2b+0x24>
 8011bd2:	4602      	mov	r2, r0
 8011bd4:	4b23      	ldr	r3, [pc, #140]	@ (8011c64 <__d2b+0xa8>)
 8011bd6:	4824      	ldr	r0, [pc, #144]	@ (8011c68 <__d2b+0xac>)
 8011bd8:	f240 310f 	movw	r1, #783	@ 0x30f
 8011bdc:	f000 f902 	bl	8011de4 <__assert_func>
 8011be0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011be4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011be8:	b10d      	cbz	r5, 8011bee <__d2b+0x32>
 8011bea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011bee:	9301      	str	r3, [sp, #4]
 8011bf0:	f1b8 0300 	subs.w	r3, r8, #0
 8011bf4:	d023      	beq.n	8011c3e <__d2b+0x82>
 8011bf6:	4668      	mov	r0, sp
 8011bf8:	9300      	str	r3, [sp, #0]
 8011bfa:	f7ff fd84 	bl	8011706 <__lo0bits>
 8011bfe:	e9dd 1200 	ldrd	r1, r2, [sp]
 8011c02:	b1d0      	cbz	r0, 8011c3a <__d2b+0x7e>
 8011c04:	f1c0 0320 	rsb	r3, r0, #32
 8011c08:	fa02 f303 	lsl.w	r3, r2, r3
 8011c0c:	430b      	orrs	r3, r1
 8011c0e:	40c2      	lsrs	r2, r0
 8011c10:	6163      	str	r3, [r4, #20]
 8011c12:	9201      	str	r2, [sp, #4]
 8011c14:	9b01      	ldr	r3, [sp, #4]
 8011c16:	61a3      	str	r3, [r4, #24]
 8011c18:	2b00      	cmp	r3, #0
 8011c1a:	bf0c      	ite	eq
 8011c1c:	2201      	moveq	r2, #1
 8011c1e:	2202      	movne	r2, #2
 8011c20:	6122      	str	r2, [r4, #16]
 8011c22:	b1a5      	cbz	r5, 8011c4e <__d2b+0x92>
 8011c24:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8011c28:	4405      	add	r5, r0
 8011c2a:	603d      	str	r5, [r7, #0]
 8011c2c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8011c30:	6030      	str	r0, [r6, #0]
 8011c32:	4620      	mov	r0, r4
 8011c34:	b003      	add	sp, #12
 8011c36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011c3a:	6161      	str	r1, [r4, #20]
 8011c3c:	e7ea      	b.n	8011c14 <__d2b+0x58>
 8011c3e:	a801      	add	r0, sp, #4
 8011c40:	f7ff fd61 	bl	8011706 <__lo0bits>
 8011c44:	9b01      	ldr	r3, [sp, #4]
 8011c46:	6163      	str	r3, [r4, #20]
 8011c48:	3020      	adds	r0, #32
 8011c4a:	2201      	movs	r2, #1
 8011c4c:	e7e8      	b.n	8011c20 <__d2b+0x64>
 8011c4e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011c52:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8011c56:	6038      	str	r0, [r7, #0]
 8011c58:	6918      	ldr	r0, [r3, #16]
 8011c5a:	f7ff fd35 	bl	80116c8 <__hi0bits>
 8011c5e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011c62:	e7e5      	b.n	8011c30 <__d2b+0x74>
 8011c64:	08012638 	.word	0x08012638
 8011c68:	08012649 	.word	0x08012649

08011c6c <__sflush_r>:
 8011c6c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011c70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011c74:	0716      	lsls	r6, r2, #28
 8011c76:	4605      	mov	r5, r0
 8011c78:	460c      	mov	r4, r1
 8011c7a:	d454      	bmi.n	8011d26 <__sflush_r+0xba>
 8011c7c:	684b      	ldr	r3, [r1, #4]
 8011c7e:	2b00      	cmp	r3, #0
 8011c80:	dc02      	bgt.n	8011c88 <__sflush_r+0x1c>
 8011c82:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011c84:	2b00      	cmp	r3, #0
 8011c86:	dd48      	ble.n	8011d1a <__sflush_r+0xae>
 8011c88:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011c8a:	2e00      	cmp	r6, #0
 8011c8c:	d045      	beq.n	8011d1a <__sflush_r+0xae>
 8011c8e:	2300      	movs	r3, #0
 8011c90:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011c94:	682f      	ldr	r7, [r5, #0]
 8011c96:	6a21      	ldr	r1, [r4, #32]
 8011c98:	602b      	str	r3, [r5, #0]
 8011c9a:	d030      	beq.n	8011cfe <__sflush_r+0x92>
 8011c9c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8011c9e:	89a3      	ldrh	r3, [r4, #12]
 8011ca0:	0759      	lsls	r1, r3, #29
 8011ca2:	d505      	bpl.n	8011cb0 <__sflush_r+0x44>
 8011ca4:	6863      	ldr	r3, [r4, #4]
 8011ca6:	1ad2      	subs	r2, r2, r3
 8011ca8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011caa:	b10b      	cbz	r3, 8011cb0 <__sflush_r+0x44>
 8011cac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011cae:	1ad2      	subs	r2, r2, r3
 8011cb0:	2300      	movs	r3, #0
 8011cb2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011cb4:	6a21      	ldr	r1, [r4, #32]
 8011cb6:	4628      	mov	r0, r5
 8011cb8:	47b0      	blx	r6
 8011cba:	1c43      	adds	r3, r0, #1
 8011cbc:	89a3      	ldrh	r3, [r4, #12]
 8011cbe:	d106      	bne.n	8011cce <__sflush_r+0x62>
 8011cc0:	6829      	ldr	r1, [r5, #0]
 8011cc2:	291d      	cmp	r1, #29
 8011cc4:	d82b      	bhi.n	8011d1e <__sflush_r+0xb2>
 8011cc6:	4a2a      	ldr	r2, [pc, #168]	@ (8011d70 <__sflush_r+0x104>)
 8011cc8:	40ca      	lsrs	r2, r1
 8011cca:	07d6      	lsls	r6, r2, #31
 8011ccc:	d527      	bpl.n	8011d1e <__sflush_r+0xb2>
 8011cce:	2200      	movs	r2, #0
 8011cd0:	6062      	str	r2, [r4, #4]
 8011cd2:	04d9      	lsls	r1, r3, #19
 8011cd4:	6922      	ldr	r2, [r4, #16]
 8011cd6:	6022      	str	r2, [r4, #0]
 8011cd8:	d504      	bpl.n	8011ce4 <__sflush_r+0x78>
 8011cda:	1c42      	adds	r2, r0, #1
 8011cdc:	d101      	bne.n	8011ce2 <__sflush_r+0x76>
 8011cde:	682b      	ldr	r3, [r5, #0]
 8011ce0:	b903      	cbnz	r3, 8011ce4 <__sflush_r+0x78>
 8011ce2:	6560      	str	r0, [r4, #84]	@ 0x54
 8011ce4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011ce6:	602f      	str	r7, [r5, #0]
 8011ce8:	b1b9      	cbz	r1, 8011d1a <__sflush_r+0xae>
 8011cea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011cee:	4299      	cmp	r1, r3
 8011cf0:	d002      	beq.n	8011cf8 <__sflush_r+0x8c>
 8011cf2:	4628      	mov	r0, r5
 8011cf4:	f7ff fb40 	bl	8011378 <_free_r>
 8011cf8:	2300      	movs	r3, #0
 8011cfa:	6363      	str	r3, [r4, #52]	@ 0x34
 8011cfc:	e00d      	b.n	8011d1a <__sflush_r+0xae>
 8011cfe:	2301      	movs	r3, #1
 8011d00:	4628      	mov	r0, r5
 8011d02:	47b0      	blx	r6
 8011d04:	4602      	mov	r2, r0
 8011d06:	1c50      	adds	r0, r2, #1
 8011d08:	d1c9      	bne.n	8011c9e <__sflush_r+0x32>
 8011d0a:	682b      	ldr	r3, [r5, #0]
 8011d0c:	2b00      	cmp	r3, #0
 8011d0e:	d0c6      	beq.n	8011c9e <__sflush_r+0x32>
 8011d10:	2b1d      	cmp	r3, #29
 8011d12:	d001      	beq.n	8011d18 <__sflush_r+0xac>
 8011d14:	2b16      	cmp	r3, #22
 8011d16:	d11e      	bne.n	8011d56 <__sflush_r+0xea>
 8011d18:	602f      	str	r7, [r5, #0]
 8011d1a:	2000      	movs	r0, #0
 8011d1c:	e022      	b.n	8011d64 <__sflush_r+0xf8>
 8011d1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011d22:	b21b      	sxth	r3, r3
 8011d24:	e01b      	b.n	8011d5e <__sflush_r+0xf2>
 8011d26:	690f      	ldr	r7, [r1, #16]
 8011d28:	2f00      	cmp	r7, #0
 8011d2a:	d0f6      	beq.n	8011d1a <__sflush_r+0xae>
 8011d2c:	0793      	lsls	r3, r2, #30
 8011d2e:	680e      	ldr	r6, [r1, #0]
 8011d30:	bf08      	it	eq
 8011d32:	694b      	ldreq	r3, [r1, #20]
 8011d34:	600f      	str	r7, [r1, #0]
 8011d36:	bf18      	it	ne
 8011d38:	2300      	movne	r3, #0
 8011d3a:	eba6 0807 	sub.w	r8, r6, r7
 8011d3e:	608b      	str	r3, [r1, #8]
 8011d40:	f1b8 0f00 	cmp.w	r8, #0
 8011d44:	dde9      	ble.n	8011d1a <__sflush_r+0xae>
 8011d46:	6a21      	ldr	r1, [r4, #32]
 8011d48:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011d4a:	4643      	mov	r3, r8
 8011d4c:	463a      	mov	r2, r7
 8011d4e:	4628      	mov	r0, r5
 8011d50:	47b0      	blx	r6
 8011d52:	2800      	cmp	r0, #0
 8011d54:	dc08      	bgt.n	8011d68 <__sflush_r+0xfc>
 8011d56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011d5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011d5e:	81a3      	strh	r3, [r4, #12]
 8011d60:	f04f 30ff 	mov.w	r0, #4294967295
 8011d64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011d68:	4407      	add	r7, r0
 8011d6a:	eba8 0800 	sub.w	r8, r8, r0
 8011d6e:	e7e7      	b.n	8011d40 <__sflush_r+0xd4>
 8011d70:	20400001 	.word	0x20400001

08011d74 <_fflush_r>:
 8011d74:	b538      	push	{r3, r4, r5, lr}
 8011d76:	690b      	ldr	r3, [r1, #16]
 8011d78:	4605      	mov	r5, r0
 8011d7a:	460c      	mov	r4, r1
 8011d7c:	b913      	cbnz	r3, 8011d84 <_fflush_r+0x10>
 8011d7e:	2500      	movs	r5, #0
 8011d80:	4628      	mov	r0, r5
 8011d82:	bd38      	pop	{r3, r4, r5, pc}
 8011d84:	b118      	cbz	r0, 8011d8e <_fflush_r+0x1a>
 8011d86:	6a03      	ldr	r3, [r0, #32]
 8011d88:	b90b      	cbnz	r3, 8011d8e <_fflush_r+0x1a>
 8011d8a:	f7fe fb37 	bl	80103fc <__sinit>
 8011d8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011d92:	2b00      	cmp	r3, #0
 8011d94:	d0f3      	beq.n	8011d7e <_fflush_r+0xa>
 8011d96:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011d98:	07d0      	lsls	r0, r2, #31
 8011d9a:	d404      	bmi.n	8011da6 <_fflush_r+0x32>
 8011d9c:	0599      	lsls	r1, r3, #22
 8011d9e:	d402      	bmi.n	8011da6 <_fflush_r+0x32>
 8011da0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011da2:	f7fe fc80 	bl	80106a6 <__retarget_lock_acquire_recursive>
 8011da6:	4628      	mov	r0, r5
 8011da8:	4621      	mov	r1, r4
 8011daa:	f7ff ff5f 	bl	8011c6c <__sflush_r>
 8011dae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011db0:	07da      	lsls	r2, r3, #31
 8011db2:	4605      	mov	r5, r0
 8011db4:	d4e4      	bmi.n	8011d80 <_fflush_r+0xc>
 8011db6:	89a3      	ldrh	r3, [r4, #12]
 8011db8:	059b      	lsls	r3, r3, #22
 8011dba:	d4e1      	bmi.n	8011d80 <_fflush_r+0xc>
 8011dbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011dbe:	f7fe fc73 	bl	80106a8 <__retarget_lock_release_recursive>
 8011dc2:	e7dd      	b.n	8011d80 <_fflush_r+0xc>

08011dc4 <_sbrk_r>:
 8011dc4:	b538      	push	{r3, r4, r5, lr}
 8011dc6:	4d06      	ldr	r5, [pc, #24]	@ (8011de0 <_sbrk_r+0x1c>)
 8011dc8:	2300      	movs	r3, #0
 8011dca:	4604      	mov	r4, r0
 8011dcc:	4608      	mov	r0, r1
 8011dce:	602b      	str	r3, [r5, #0]
 8011dd0:	f7f2 fab0 	bl	8004334 <_sbrk>
 8011dd4:	1c43      	adds	r3, r0, #1
 8011dd6:	d102      	bne.n	8011dde <_sbrk_r+0x1a>
 8011dd8:	682b      	ldr	r3, [r5, #0]
 8011dda:	b103      	cbz	r3, 8011dde <_sbrk_r+0x1a>
 8011ddc:	6023      	str	r3, [r4, #0]
 8011dde:	bd38      	pop	{r3, r4, r5, pc}
 8011de0:	20005c10 	.word	0x20005c10

08011de4 <__assert_func>:
 8011de4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011de6:	4614      	mov	r4, r2
 8011de8:	461a      	mov	r2, r3
 8011dea:	4b09      	ldr	r3, [pc, #36]	@ (8011e10 <__assert_func+0x2c>)
 8011dec:	681b      	ldr	r3, [r3, #0]
 8011dee:	4605      	mov	r5, r0
 8011df0:	68d8      	ldr	r0, [r3, #12]
 8011df2:	b14c      	cbz	r4, 8011e08 <__assert_func+0x24>
 8011df4:	4b07      	ldr	r3, [pc, #28]	@ (8011e14 <__assert_func+0x30>)
 8011df6:	9100      	str	r1, [sp, #0]
 8011df8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011dfc:	4906      	ldr	r1, [pc, #24]	@ (8011e18 <__assert_func+0x34>)
 8011dfe:	462b      	mov	r3, r5
 8011e00:	f000 f842 	bl	8011e88 <fiprintf>
 8011e04:	f000 f852 	bl	8011eac <abort>
 8011e08:	4b04      	ldr	r3, [pc, #16]	@ (8011e1c <__assert_func+0x38>)
 8011e0a:	461c      	mov	r4, r3
 8011e0c:	e7f3      	b.n	8011df6 <__assert_func+0x12>
 8011e0e:	bf00      	nop
 8011e10:	20000020 	.word	0x20000020
 8011e14:	080126ac 	.word	0x080126ac
 8011e18:	080126b9 	.word	0x080126b9
 8011e1c:	080126e7 	.word	0x080126e7

08011e20 <_calloc_r>:
 8011e20:	b570      	push	{r4, r5, r6, lr}
 8011e22:	fba1 5402 	umull	r5, r4, r1, r2
 8011e26:	b934      	cbnz	r4, 8011e36 <_calloc_r+0x16>
 8011e28:	4629      	mov	r1, r5
 8011e2a:	f7ff fb19 	bl	8011460 <_malloc_r>
 8011e2e:	4606      	mov	r6, r0
 8011e30:	b928      	cbnz	r0, 8011e3e <_calloc_r+0x1e>
 8011e32:	4630      	mov	r0, r6
 8011e34:	bd70      	pop	{r4, r5, r6, pc}
 8011e36:	220c      	movs	r2, #12
 8011e38:	6002      	str	r2, [r0, #0]
 8011e3a:	2600      	movs	r6, #0
 8011e3c:	e7f9      	b.n	8011e32 <_calloc_r+0x12>
 8011e3e:	462a      	mov	r2, r5
 8011e40:	4621      	mov	r1, r4
 8011e42:	f7fe fb54 	bl	80104ee <memset>
 8011e46:	e7f4      	b.n	8011e32 <_calloc_r+0x12>

08011e48 <__ascii_mbtowc>:
 8011e48:	b082      	sub	sp, #8
 8011e4a:	b901      	cbnz	r1, 8011e4e <__ascii_mbtowc+0x6>
 8011e4c:	a901      	add	r1, sp, #4
 8011e4e:	b142      	cbz	r2, 8011e62 <__ascii_mbtowc+0x1a>
 8011e50:	b14b      	cbz	r3, 8011e66 <__ascii_mbtowc+0x1e>
 8011e52:	7813      	ldrb	r3, [r2, #0]
 8011e54:	600b      	str	r3, [r1, #0]
 8011e56:	7812      	ldrb	r2, [r2, #0]
 8011e58:	1e10      	subs	r0, r2, #0
 8011e5a:	bf18      	it	ne
 8011e5c:	2001      	movne	r0, #1
 8011e5e:	b002      	add	sp, #8
 8011e60:	4770      	bx	lr
 8011e62:	4610      	mov	r0, r2
 8011e64:	e7fb      	b.n	8011e5e <__ascii_mbtowc+0x16>
 8011e66:	f06f 0001 	mvn.w	r0, #1
 8011e6a:	e7f8      	b.n	8011e5e <__ascii_mbtowc+0x16>

08011e6c <__ascii_wctomb>:
 8011e6c:	4603      	mov	r3, r0
 8011e6e:	4608      	mov	r0, r1
 8011e70:	b141      	cbz	r1, 8011e84 <__ascii_wctomb+0x18>
 8011e72:	2aff      	cmp	r2, #255	@ 0xff
 8011e74:	d904      	bls.n	8011e80 <__ascii_wctomb+0x14>
 8011e76:	228a      	movs	r2, #138	@ 0x8a
 8011e78:	601a      	str	r2, [r3, #0]
 8011e7a:	f04f 30ff 	mov.w	r0, #4294967295
 8011e7e:	4770      	bx	lr
 8011e80:	700a      	strb	r2, [r1, #0]
 8011e82:	2001      	movs	r0, #1
 8011e84:	4770      	bx	lr
	...

08011e88 <fiprintf>:
 8011e88:	b40e      	push	{r1, r2, r3}
 8011e8a:	b503      	push	{r0, r1, lr}
 8011e8c:	4601      	mov	r1, r0
 8011e8e:	ab03      	add	r3, sp, #12
 8011e90:	4805      	ldr	r0, [pc, #20]	@ (8011ea8 <fiprintf+0x20>)
 8011e92:	f853 2b04 	ldr.w	r2, [r3], #4
 8011e96:	6800      	ldr	r0, [r0, #0]
 8011e98:	9301      	str	r3, [sp, #4]
 8011e9a:	f000 f837 	bl	8011f0c <_vfiprintf_r>
 8011e9e:	b002      	add	sp, #8
 8011ea0:	f85d eb04 	ldr.w	lr, [sp], #4
 8011ea4:	b003      	add	sp, #12
 8011ea6:	4770      	bx	lr
 8011ea8:	20000020 	.word	0x20000020

08011eac <abort>:
 8011eac:	b508      	push	{r3, lr}
 8011eae:	2006      	movs	r0, #6
 8011eb0:	f000 fa00 	bl	80122b4 <raise>
 8011eb4:	2001      	movs	r0, #1
 8011eb6:	f7f2 f9c5 	bl	8004244 <_exit>

08011eba <__sfputc_r>:
 8011eba:	6893      	ldr	r3, [r2, #8]
 8011ebc:	3b01      	subs	r3, #1
 8011ebe:	2b00      	cmp	r3, #0
 8011ec0:	b410      	push	{r4}
 8011ec2:	6093      	str	r3, [r2, #8]
 8011ec4:	da08      	bge.n	8011ed8 <__sfputc_r+0x1e>
 8011ec6:	6994      	ldr	r4, [r2, #24]
 8011ec8:	42a3      	cmp	r3, r4
 8011eca:	db01      	blt.n	8011ed0 <__sfputc_r+0x16>
 8011ecc:	290a      	cmp	r1, #10
 8011ece:	d103      	bne.n	8011ed8 <__sfputc_r+0x1e>
 8011ed0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011ed4:	f000 b932 	b.w	801213c <__swbuf_r>
 8011ed8:	6813      	ldr	r3, [r2, #0]
 8011eda:	1c58      	adds	r0, r3, #1
 8011edc:	6010      	str	r0, [r2, #0]
 8011ede:	7019      	strb	r1, [r3, #0]
 8011ee0:	4608      	mov	r0, r1
 8011ee2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011ee6:	4770      	bx	lr

08011ee8 <__sfputs_r>:
 8011ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011eea:	4606      	mov	r6, r0
 8011eec:	460f      	mov	r7, r1
 8011eee:	4614      	mov	r4, r2
 8011ef0:	18d5      	adds	r5, r2, r3
 8011ef2:	42ac      	cmp	r4, r5
 8011ef4:	d101      	bne.n	8011efa <__sfputs_r+0x12>
 8011ef6:	2000      	movs	r0, #0
 8011ef8:	e007      	b.n	8011f0a <__sfputs_r+0x22>
 8011efa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011efe:	463a      	mov	r2, r7
 8011f00:	4630      	mov	r0, r6
 8011f02:	f7ff ffda 	bl	8011eba <__sfputc_r>
 8011f06:	1c43      	adds	r3, r0, #1
 8011f08:	d1f3      	bne.n	8011ef2 <__sfputs_r+0xa>
 8011f0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011f0c <_vfiprintf_r>:
 8011f0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f10:	460d      	mov	r5, r1
 8011f12:	b09d      	sub	sp, #116	@ 0x74
 8011f14:	4614      	mov	r4, r2
 8011f16:	4698      	mov	r8, r3
 8011f18:	4606      	mov	r6, r0
 8011f1a:	b118      	cbz	r0, 8011f24 <_vfiprintf_r+0x18>
 8011f1c:	6a03      	ldr	r3, [r0, #32]
 8011f1e:	b90b      	cbnz	r3, 8011f24 <_vfiprintf_r+0x18>
 8011f20:	f7fe fa6c 	bl	80103fc <__sinit>
 8011f24:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011f26:	07d9      	lsls	r1, r3, #31
 8011f28:	d405      	bmi.n	8011f36 <_vfiprintf_r+0x2a>
 8011f2a:	89ab      	ldrh	r3, [r5, #12]
 8011f2c:	059a      	lsls	r2, r3, #22
 8011f2e:	d402      	bmi.n	8011f36 <_vfiprintf_r+0x2a>
 8011f30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011f32:	f7fe fbb8 	bl	80106a6 <__retarget_lock_acquire_recursive>
 8011f36:	89ab      	ldrh	r3, [r5, #12]
 8011f38:	071b      	lsls	r3, r3, #28
 8011f3a:	d501      	bpl.n	8011f40 <_vfiprintf_r+0x34>
 8011f3c:	692b      	ldr	r3, [r5, #16]
 8011f3e:	b99b      	cbnz	r3, 8011f68 <_vfiprintf_r+0x5c>
 8011f40:	4629      	mov	r1, r5
 8011f42:	4630      	mov	r0, r6
 8011f44:	f000 f938 	bl	80121b8 <__swsetup_r>
 8011f48:	b170      	cbz	r0, 8011f68 <_vfiprintf_r+0x5c>
 8011f4a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011f4c:	07dc      	lsls	r4, r3, #31
 8011f4e:	d504      	bpl.n	8011f5a <_vfiprintf_r+0x4e>
 8011f50:	f04f 30ff 	mov.w	r0, #4294967295
 8011f54:	b01d      	add	sp, #116	@ 0x74
 8011f56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f5a:	89ab      	ldrh	r3, [r5, #12]
 8011f5c:	0598      	lsls	r0, r3, #22
 8011f5e:	d4f7      	bmi.n	8011f50 <_vfiprintf_r+0x44>
 8011f60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011f62:	f7fe fba1 	bl	80106a8 <__retarget_lock_release_recursive>
 8011f66:	e7f3      	b.n	8011f50 <_vfiprintf_r+0x44>
 8011f68:	2300      	movs	r3, #0
 8011f6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8011f6c:	2320      	movs	r3, #32
 8011f6e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011f72:	f8cd 800c 	str.w	r8, [sp, #12]
 8011f76:	2330      	movs	r3, #48	@ 0x30
 8011f78:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012128 <_vfiprintf_r+0x21c>
 8011f7c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011f80:	f04f 0901 	mov.w	r9, #1
 8011f84:	4623      	mov	r3, r4
 8011f86:	469a      	mov	sl, r3
 8011f88:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011f8c:	b10a      	cbz	r2, 8011f92 <_vfiprintf_r+0x86>
 8011f8e:	2a25      	cmp	r2, #37	@ 0x25
 8011f90:	d1f9      	bne.n	8011f86 <_vfiprintf_r+0x7a>
 8011f92:	ebba 0b04 	subs.w	fp, sl, r4
 8011f96:	d00b      	beq.n	8011fb0 <_vfiprintf_r+0xa4>
 8011f98:	465b      	mov	r3, fp
 8011f9a:	4622      	mov	r2, r4
 8011f9c:	4629      	mov	r1, r5
 8011f9e:	4630      	mov	r0, r6
 8011fa0:	f7ff ffa2 	bl	8011ee8 <__sfputs_r>
 8011fa4:	3001      	adds	r0, #1
 8011fa6:	f000 80a7 	beq.w	80120f8 <_vfiprintf_r+0x1ec>
 8011faa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011fac:	445a      	add	r2, fp
 8011fae:	9209      	str	r2, [sp, #36]	@ 0x24
 8011fb0:	f89a 3000 	ldrb.w	r3, [sl]
 8011fb4:	2b00      	cmp	r3, #0
 8011fb6:	f000 809f 	beq.w	80120f8 <_vfiprintf_r+0x1ec>
 8011fba:	2300      	movs	r3, #0
 8011fbc:	f04f 32ff 	mov.w	r2, #4294967295
 8011fc0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011fc4:	f10a 0a01 	add.w	sl, sl, #1
 8011fc8:	9304      	str	r3, [sp, #16]
 8011fca:	9307      	str	r3, [sp, #28]
 8011fcc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011fd0:	931a      	str	r3, [sp, #104]	@ 0x68
 8011fd2:	4654      	mov	r4, sl
 8011fd4:	2205      	movs	r2, #5
 8011fd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011fda:	4853      	ldr	r0, [pc, #332]	@ (8012128 <_vfiprintf_r+0x21c>)
 8011fdc:	f7ee f900 	bl	80001e0 <memchr>
 8011fe0:	9a04      	ldr	r2, [sp, #16]
 8011fe2:	b9d8      	cbnz	r0, 801201c <_vfiprintf_r+0x110>
 8011fe4:	06d1      	lsls	r1, r2, #27
 8011fe6:	bf44      	itt	mi
 8011fe8:	2320      	movmi	r3, #32
 8011fea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011fee:	0713      	lsls	r3, r2, #28
 8011ff0:	bf44      	itt	mi
 8011ff2:	232b      	movmi	r3, #43	@ 0x2b
 8011ff4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011ff8:	f89a 3000 	ldrb.w	r3, [sl]
 8011ffc:	2b2a      	cmp	r3, #42	@ 0x2a
 8011ffe:	d015      	beq.n	801202c <_vfiprintf_r+0x120>
 8012000:	9a07      	ldr	r2, [sp, #28]
 8012002:	4654      	mov	r4, sl
 8012004:	2000      	movs	r0, #0
 8012006:	f04f 0c0a 	mov.w	ip, #10
 801200a:	4621      	mov	r1, r4
 801200c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012010:	3b30      	subs	r3, #48	@ 0x30
 8012012:	2b09      	cmp	r3, #9
 8012014:	d94b      	bls.n	80120ae <_vfiprintf_r+0x1a2>
 8012016:	b1b0      	cbz	r0, 8012046 <_vfiprintf_r+0x13a>
 8012018:	9207      	str	r2, [sp, #28]
 801201a:	e014      	b.n	8012046 <_vfiprintf_r+0x13a>
 801201c:	eba0 0308 	sub.w	r3, r0, r8
 8012020:	fa09 f303 	lsl.w	r3, r9, r3
 8012024:	4313      	orrs	r3, r2
 8012026:	9304      	str	r3, [sp, #16]
 8012028:	46a2      	mov	sl, r4
 801202a:	e7d2      	b.n	8011fd2 <_vfiprintf_r+0xc6>
 801202c:	9b03      	ldr	r3, [sp, #12]
 801202e:	1d19      	adds	r1, r3, #4
 8012030:	681b      	ldr	r3, [r3, #0]
 8012032:	9103      	str	r1, [sp, #12]
 8012034:	2b00      	cmp	r3, #0
 8012036:	bfbb      	ittet	lt
 8012038:	425b      	neglt	r3, r3
 801203a:	f042 0202 	orrlt.w	r2, r2, #2
 801203e:	9307      	strge	r3, [sp, #28]
 8012040:	9307      	strlt	r3, [sp, #28]
 8012042:	bfb8      	it	lt
 8012044:	9204      	strlt	r2, [sp, #16]
 8012046:	7823      	ldrb	r3, [r4, #0]
 8012048:	2b2e      	cmp	r3, #46	@ 0x2e
 801204a:	d10a      	bne.n	8012062 <_vfiprintf_r+0x156>
 801204c:	7863      	ldrb	r3, [r4, #1]
 801204e:	2b2a      	cmp	r3, #42	@ 0x2a
 8012050:	d132      	bne.n	80120b8 <_vfiprintf_r+0x1ac>
 8012052:	9b03      	ldr	r3, [sp, #12]
 8012054:	1d1a      	adds	r2, r3, #4
 8012056:	681b      	ldr	r3, [r3, #0]
 8012058:	9203      	str	r2, [sp, #12]
 801205a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801205e:	3402      	adds	r4, #2
 8012060:	9305      	str	r3, [sp, #20]
 8012062:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012138 <_vfiprintf_r+0x22c>
 8012066:	7821      	ldrb	r1, [r4, #0]
 8012068:	2203      	movs	r2, #3
 801206a:	4650      	mov	r0, sl
 801206c:	f7ee f8b8 	bl	80001e0 <memchr>
 8012070:	b138      	cbz	r0, 8012082 <_vfiprintf_r+0x176>
 8012072:	9b04      	ldr	r3, [sp, #16]
 8012074:	eba0 000a 	sub.w	r0, r0, sl
 8012078:	2240      	movs	r2, #64	@ 0x40
 801207a:	4082      	lsls	r2, r0
 801207c:	4313      	orrs	r3, r2
 801207e:	3401      	adds	r4, #1
 8012080:	9304      	str	r3, [sp, #16]
 8012082:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012086:	4829      	ldr	r0, [pc, #164]	@ (801212c <_vfiprintf_r+0x220>)
 8012088:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801208c:	2206      	movs	r2, #6
 801208e:	f7ee f8a7 	bl	80001e0 <memchr>
 8012092:	2800      	cmp	r0, #0
 8012094:	d03f      	beq.n	8012116 <_vfiprintf_r+0x20a>
 8012096:	4b26      	ldr	r3, [pc, #152]	@ (8012130 <_vfiprintf_r+0x224>)
 8012098:	bb1b      	cbnz	r3, 80120e2 <_vfiprintf_r+0x1d6>
 801209a:	9b03      	ldr	r3, [sp, #12]
 801209c:	3307      	adds	r3, #7
 801209e:	f023 0307 	bic.w	r3, r3, #7
 80120a2:	3308      	adds	r3, #8
 80120a4:	9303      	str	r3, [sp, #12]
 80120a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80120a8:	443b      	add	r3, r7
 80120aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80120ac:	e76a      	b.n	8011f84 <_vfiprintf_r+0x78>
 80120ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80120b2:	460c      	mov	r4, r1
 80120b4:	2001      	movs	r0, #1
 80120b6:	e7a8      	b.n	801200a <_vfiprintf_r+0xfe>
 80120b8:	2300      	movs	r3, #0
 80120ba:	3401      	adds	r4, #1
 80120bc:	9305      	str	r3, [sp, #20]
 80120be:	4619      	mov	r1, r3
 80120c0:	f04f 0c0a 	mov.w	ip, #10
 80120c4:	4620      	mov	r0, r4
 80120c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80120ca:	3a30      	subs	r2, #48	@ 0x30
 80120cc:	2a09      	cmp	r2, #9
 80120ce:	d903      	bls.n	80120d8 <_vfiprintf_r+0x1cc>
 80120d0:	2b00      	cmp	r3, #0
 80120d2:	d0c6      	beq.n	8012062 <_vfiprintf_r+0x156>
 80120d4:	9105      	str	r1, [sp, #20]
 80120d6:	e7c4      	b.n	8012062 <_vfiprintf_r+0x156>
 80120d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80120dc:	4604      	mov	r4, r0
 80120de:	2301      	movs	r3, #1
 80120e0:	e7f0      	b.n	80120c4 <_vfiprintf_r+0x1b8>
 80120e2:	ab03      	add	r3, sp, #12
 80120e4:	9300      	str	r3, [sp, #0]
 80120e6:	462a      	mov	r2, r5
 80120e8:	4b12      	ldr	r3, [pc, #72]	@ (8012134 <_vfiprintf_r+0x228>)
 80120ea:	a904      	add	r1, sp, #16
 80120ec:	4630      	mov	r0, r6
 80120ee:	f7fd fd43 	bl	800fb78 <_printf_float>
 80120f2:	4607      	mov	r7, r0
 80120f4:	1c78      	adds	r0, r7, #1
 80120f6:	d1d6      	bne.n	80120a6 <_vfiprintf_r+0x19a>
 80120f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80120fa:	07d9      	lsls	r1, r3, #31
 80120fc:	d405      	bmi.n	801210a <_vfiprintf_r+0x1fe>
 80120fe:	89ab      	ldrh	r3, [r5, #12]
 8012100:	059a      	lsls	r2, r3, #22
 8012102:	d402      	bmi.n	801210a <_vfiprintf_r+0x1fe>
 8012104:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012106:	f7fe facf 	bl	80106a8 <__retarget_lock_release_recursive>
 801210a:	89ab      	ldrh	r3, [r5, #12]
 801210c:	065b      	lsls	r3, r3, #25
 801210e:	f53f af1f 	bmi.w	8011f50 <_vfiprintf_r+0x44>
 8012112:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012114:	e71e      	b.n	8011f54 <_vfiprintf_r+0x48>
 8012116:	ab03      	add	r3, sp, #12
 8012118:	9300      	str	r3, [sp, #0]
 801211a:	462a      	mov	r2, r5
 801211c:	4b05      	ldr	r3, [pc, #20]	@ (8012134 <_vfiprintf_r+0x228>)
 801211e:	a904      	add	r1, sp, #16
 8012120:	4630      	mov	r0, r6
 8012122:	f7fd ffc1 	bl	80100a8 <_printf_i>
 8012126:	e7e4      	b.n	80120f2 <_vfiprintf_r+0x1e6>
 8012128:	080126e8 	.word	0x080126e8
 801212c:	080126f2 	.word	0x080126f2
 8012130:	0800fb79 	.word	0x0800fb79
 8012134:	08011ee9 	.word	0x08011ee9
 8012138:	080126ee 	.word	0x080126ee

0801213c <__swbuf_r>:
 801213c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801213e:	460e      	mov	r6, r1
 8012140:	4614      	mov	r4, r2
 8012142:	4605      	mov	r5, r0
 8012144:	b118      	cbz	r0, 801214e <__swbuf_r+0x12>
 8012146:	6a03      	ldr	r3, [r0, #32]
 8012148:	b90b      	cbnz	r3, 801214e <__swbuf_r+0x12>
 801214a:	f7fe f957 	bl	80103fc <__sinit>
 801214e:	69a3      	ldr	r3, [r4, #24]
 8012150:	60a3      	str	r3, [r4, #8]
 8012152:	89a3      	ldrh	r3, [r4, #12]
 8012154:	071a      	lsls	r2, r3, #28
 8012156:	d501      	bpl.n	801215c <__swbuf_r+0x20>
 8012158:	6923      	ldr	r3, [r4, #16]
 801215a:	b943      	cbnz	r3, 801216e <__swbuf_r+0x32>
 801215c:	4621      	mov	r1, r4
 801215e:	4628      	mov	r0, r5
 8012160:	f000 f82a 	bl	80121b8 <__swsetup_r>
 8012164:	b118      	cbz	r0, 801216e <__swbuf_r+0x32>
 8012166:	f04f 37ff 	mov.w	r7, #4294967295
 801216a:	4638      	mov	r0, r7
 801216c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801216e:	6823      	ldr	r3, [r4, #0]
 8012170:	6922      	ldr	r2, [r4, #16]
 8012172:	1a98      	subs	r0, r3, r2
 8012174:	6963      	ldr	r3, [r4, #20]
 8012176:	b2f6      	uxtb	r6, r6
 8012178:	4283      	cmp	r3, r0
 801217a:	4637      	mov	r7, r6
 801217c:	dc05      	bgt.n	801218a <__swbuf_r+0x4e>
 801217e:	4621      	mov	r1, r4
 8012180:	4628      	mov	r0, r5
 8012182:	f7ff fdf7 	bl	8011d74 <_fflush_r>
 8012186:	2800      	cmp	r0, #0
 8012188:	d1ed      	bne.n	8012166 <__swbuf_r+0x2a>
 801218a:	68a3      	ldr	r3, [r4, #8]
 801218c:	3b01      	subs	r3, #1
 801218e:	60a3      	str	r3, [r4, #8]
 8012190:	6823      	ldr	r3, [r4, #0]
 8012192:	1c5a      	adds	r2, r3, #1
 8012194:	6022      	str	r2, [r4, #0]
 8012196:	701e      	strb	r6, [r3, #0]
 8012198:	6962      	ldr	r2, [r4, #20]
 801219a:	1c43      	adds	r3, r0, #1
 801219c:	429a      	cmp	r2, r3
 801219e:	d004      	beq.n	80121aa <__swbuf_r+0x6e>
 80121a0:	89a3      	ldrh	r3, [r4, #12]
 80121a2:	07db      	lsls	r3, r3, #31
 80121a4:	d5e1      	bpl.n	801216a <__swbuf_r+0x2e>
 80121a6:	2e0a      	cmp	r6, #10
 80121a8:	d1df      	bne.n	801216a <__swbuf_r+0x2e>
 80121aa:	4621      	mov	r1, r4
 80121ac:	4628      	mov	r0, r5
 80121ae:	f7ff fde1 	bl	8011d74 <_fflush_r>
 80121b2:	2800      	cmp	r0, #0
 80121b4:	d0d9      	beq.n	801216a <__swbuf_r+0x2e>
 80121b6:	e7d6      	b.n	8012166 <__swbuf_r+0x2a>

080121b8 <__swsetup_r>:
 80121b8:	b538      	push	{r3, r4, r5, lr}
 80121ba:	4b29      	ldr	r3, [pc, #164]	@ (8012260 <__swsetup_r+0xa8>)
 80121bc:	4605      	mov	r5, r0
 80121be:	6818      	ldr	r0, [r3, #0]
 80121c0:	460c      	mov	r4, r1
 80121c2:	b118      	cbz	r0, 80121cc <__swsetup_r+0x14>
 80121c4:	6a03      	ldr	r3, [r0, #32]
 80121c6:	b90b      	cbnz	r3, 80121cc <__swsetup_r+0x14>
 80121c8:	f7fe f918 	bl	80103fc <__sinit>
 80121cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80121d0:	0719      	lsls	r1, r3, #28
 80121d2:	d422      	bmi.n	801221a <__swsetup_r+0x62>
 80121d4:	06da      	lsls	r2, r3, #27
 80121d6:	d407      	bmi.n	80121e8 <__swsetup_r+0x30>
 80121d8:	2209      	movs	r2, #9
 80121da:	602a      	str	r2, [r5, #0]
 80121dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80121e0:	81a3      	strh	r3, [r4, #12]
 80121e2:	f04f 30ff 	mov.w	r0, #4294967295
 80121e6:	e033      	b.n	8012250 <__swsetup_r+0x98>
 80121e8:	0758      	lsls	r0, r3, #29
 80121ea:	d512      	bpl.n	8012212 <__swsetup_r+0x5a>
 80121ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80121ee:	b141      	cbz	r1, 8012202 <__swsetup_r+0x4a>
 80121f0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80121f4:	4299      	cmp	r1, r3
 80121f6:	d002      	beq.n	80121fe <__swsetup_r+0x46>
 80121f8:	4628      	mov	r0, r5
 80121fa:	f7ff f8bd 	bl	8011378 <_free_r>
 80121fe:	2300      	movs	r3, #0
 8012200:	6363      	str	r3, [r4, #52]	@ 0x34
 8012202:	89a3      	ldrh	r3, [r4, #12]
 8012204:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012208:	81a3      	strh	r3, [r4, #12]
 801220a:	2300      	movs	r3, #0
 801220c:	6063      	str	r3, [r4, #4]
 801220e:	6923      	ldr	r3, [r4, #16]
 8012210:	6023      	str	r3, [r4, #0]
 8012212:	89a3      	ldrh	r3, [r4, #12]
 8012214:	f043 0308 	orr.w	r3, r3, #8
 8012218:	81a3      	strh	r3, [r4, #12]
 801221a:	6923      	ldr	r3, [r4, #16]
 801221c:	b94b      	cbnz	r3, 8012232 <__swsetup_r+0x7a>
 801221e:	89a3      	ldrh	r3, [r4, #12]
 8012220:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012224:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012228:	d003      	beq.n	8012232 <__swsetup_r+0x7a>
 801222a:	4621      	mov	r1, r4
 801222c:	4628      	mov	r0, r5
 801222e:	f000 f883 	bl	8012338 <__smakebuf_r>
 8012232:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012236:	f013 0201 	ands.w	r2, r3, #1
 801223a:	d00a      	beq.n	8012252 <__swsetup_r+0x9a>
 801223c:	2200      	movs	r2, #0
 801223e:	60a2      	str	r2, [r4, #8]
 8012240:	6962      	ldr	r2, [r4, #20]
 8012242:	4252      	negs	r2, r2
 8012244:	61a2      	str	r2, [r4, #24]
 8012246:	6922      	ldr	r2, [r4, #16]
 8012248:	b942      	cbnz	r2, 801225c <__swsetup_r+0xa4>
 801224a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801224e:	d1c5      	bne.n	80121dc <__swsetup_r+0x24>
 8012250:	bd38      	pop	{r3, r4, r5, pc}
 8012252:	0799      	lsls	r1, r3, #30
 8012254:	bf58      	it	pl
 8012256:	6962      	ldrpl	r2, [r4, #20]
 8012258:	60a2      	str	r2, [r4, #8]
 801225a:	e7f4      	b.n	8012246 <__swsetup_r+0x8e>
 801225c:	2000      	movs	r0, #0
 801225e:	e7f7      	b.n	8012250 <__swsetup_r+0x98>
 8012260:	20000020 	.word	0x20000020

08012264 <_raise_r>:
 8012264:	291f      	cmp	r1, #31
 8012266:	b538      	push	{r3, r4, r5, lr}
 8012268:	4605      	mov	r5, r0
 801226a:	460c      	mov	r4, r1
 801226c:	d904      	bls.n	8012278 <_raise_r+0x14>
 801226e:	2316      	movs	r3, #22
 8012270:	6003      	str	r3, [r0, #0]
 8012272:	f04f 30ff 	mov.w	r0, #4294967295
 8012276:	bd38      	pop	{r3, r4, r5, pc}
 8012278:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801227a:	b112      	cbz	r2, 8012282 <_raise_r+0x1e>
 801227c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012280:	b94b      	cbnz	r3, 8012296 <_raise_r+0x32>
 8012282:	4628      	mov	r0, r5
 8012284:	f000 f830 	bl	80122e8 <_getpid_r>
 8012288:	4622      	mov	r2, r4
 801228a:	4601      	mov	r1, r0
 801228c:	4628      	mov	r0, r5
 801228e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012292:	f000 b817 	b.w	80122c4 <_kill_r>
 8012296:	2b01      	cmp	r3, #1
 8012298:	d00a      	beq.n	80122b0 <_raise_r+0x4c>
 801229a:	1c59      	adds	r1, r3, #1
 801229c:	d103      	bne.n	80122a6 <_raise_r+0x42>
 801229e:	2316      	movs	r3, #22
 80122a0:	6003      	str	r3, [r0, #0]
 80122a2:	2001      	movs	r0, #1
 80122a4:	e7e7      	b.n	8012276 <_raise_r+0x12>
 80122a6:	2100      	movs	r1, #0
 80122a8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80122ac:	4620      	mov	r0, r4
 80122ae:	4798      	blx	r3
 80122b0:	2000      	movs	r0, #0
 80122b2:	e7e0      	b.n	8012276 <_raise_r+0x12>

080122b4 <raise>:
 80122b4:	4b02      	ldr	r3, [pc, #8]	@ (80122c0 <raise+0xc>)
 80122b6:	4601      	mov	r1, r0
 80122b8:	6818      	ldr	r0, [r3, #0]
 80122ba:	f7ff bfd3 	b.w	8012264 <_raise_r>
 80122be:	bf00      	nop
 80122c0:	20000020 	.word	0x20000020

080122c4 <_kill_r>:
 80122c4:	b538      	push	{r3, r4, r5, lr}
 80122c6:	4d07      	ldr	r5, [pc, #28]	@ (80122e4 <_kill_r+0x20>)
 80122c8:	2300      	movs	r3, #0
 80122ca:	4604      	mov	r4, r0
 80122cc:	4608      	mov	r0, r1
 80122ce:	4611      	mov	r1, r2
 80122d0:	602b      	str	r3, [r5, #0]
 80122d2:	f7f1 ffa7 	bl	8004224 <_kill>
 80122d6:	1c43      	adds	r3, r0, #1
 80122d8:	d102      	bne.n	80122e0 <_kill_r+0x1c>
 80122da:	682b      	ldr	r3, [r5, #0]
 80122dc:	b103      	cbz	r3, 80122e0 <_kill_r+0x1c>
 80122de:	6023      	str	r3, [r4, #0]
 80122e0:	bd38      	pop	{r3, r4, r5, pc}
 80122e2:	bf00      	nop
 80122e4:	20005c10 	.word	0x20005c10

080122e8 <_getpid_r>:
 80122e8:	f7f1 bf94 	b.w	8004214 <_getpid>

080122ec <__swhatbuf_r>:
 80122ec:	b570      	push	{r4, r5, r6, lr}
 80122ee:	460c      	mov	r4, r1
 80122f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80122f4:	2900      	cmp	r1, #0
 80122f6:	b096      	sub	sp, #88	@ 0x58
 80122f8:	4615      	mov	r5, r2
 80122fa:	461e      	mov	r6, r3
 80122fc:	da0d      	bge.n	801231a <__swhatbuf_r+0x2e>
 80122fe:	89a3      	ldrh	r3, [r4, #12]
 8012300:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012304:	f04f 0100 	mov.w	r1, #0
 8012308:	bf14      	ite	ne
 801230a:	2340      	movne	r3, #64	@ 0x40
 801230c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012310:	2000      	movs	r0, #0
 8012312:	6031      	str	r1, [r6, #0]
 8012314:	602b      	str	r3, [r5, #0]
 8012316:	b016      	add	sp, #88	@ 0x58
 8012318:	bd70      	pop	{r4, r5, r6, pc}
 801231a:	466a      	mov	r2, sp
 801231c:	f000 f848 	bl	80123b0 <_fstat_r>
 8012320:	2800      	cmp	r0, #0
 8012322:	dbec      	blt.n	80122fe <__swhatbuf_r+0x12>
 8012324:	9901      	ldr	r1, [sp, #4]
 8012326:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801232a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801232e:	4259      	negs	r1, r3
 8012330:	4159      	adcs	r1, r3
 8012332:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012336:	e7eb      	b.n	8012310 <__swhatbuf_r+0x24>

08012338 <__smakebuf_r>:
 8012338:	898b      	ldrh	r3, [r1, #12]
 801233a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801233c:	079d      	lsls	r5, r3, #30
 801233e:	4606      	mov	r6, r0
 8012340:	460c      	mov	r4, r1
 8012342:	d507      	bpl.n	8012354 <__smakebuf_r+0x1c>
 8012344:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012348:	6023      	str	r3, [r4, #0]
 801234a:	6123      	str	r3, [r4, #16]
 801234c:	2301      	movs	r3, #1
 801234e:	6163      	str	r3, [r4, #20]
 8012350:	b003      	add	sp, #12
 8012352:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012354:	ab01      	add	r3, sp, #4
 8012356:	466a      	mov	r2, sp
 8012358:	f7ff ffc8 	bl	80122ec <__swhatbuf_r>
 801235c:	9f00      	ldr	r7, [sp, #0]
 801235e:	4605      	mov	r5, r0
 8012360:	4639      	mov	r1, r7
 8012362:	4630      	mov	r0, r6
 8012364:	f7ff f87c 	bl	8011460 <_malloc_r>
 8012368:	b948      	cbnz	r0, 801237e <__smakebuf_r+0x46>
 801236a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801236e:	059a      	lsls	r2, r3, #22
 8012370:	d4ee      	bmi.n	8012350 <__smakebuf_r+0x18>
 8012372:	f023 0303 	bic.w	r3, r3, #3
 8012376:	f043 0302 	orr.w	r3, r3, #2
 801237a:	81a3      	strh	r3, [r4, #12]
 801237c:	e7e2      	b.n	8012344 <__smakebuf_r+0xc>
 801237e:	89a3      	ldrh	r3, [r4, #12]
 8012380:	6020      	str	r0, [r4, #0]
 8012382:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012386:	81a3      	strh	r3, [r4, #12]
 8012388:	9b01      	ldr	r3, [sp, #4]
 801238a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801238e:	b15b      	cbz	r3, 80123a8 <__smakebuf_r+0x70>
 8012390:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012394:	4630      	mov	r0, r6
 8012396:	f000 f81d 	bl	80123d4 <_isatty_r>
 801239a:	b128      	cbz	r0, 80123a8 <__smakebuf_r+0x70>
 801239c:	89a3      	ldrh	r3, [r4, #12]
 801239e:	f023 0303 	bic.w	r3, r3, #3
 80123a2:	f043 0301 	orr.w	r3, r3, #1
 80123a6:	81a3      	strh	r3, [r4, #12]
 80123a8:	89a3      	ldrh	r3, [r4, #12]
 80123aa:	431d      	orrs	r5, r3
 80123ac:	81a5      	strh	r5, [r4, #12]
 80123ae:	e7cf      	b.n	8012350 <__smakebuf_r+0x18>

080123b0 <_fstat_r>:
 80123b0:	b538      	push	{r3, r4, r5, lr}
 80123b2:	4d07      	ldr	r5, [pc, #28]	@ (80123d0 <_fstat_r+0x20>)
 80123b4:	2300      	movs	r3, #0
 80123b6:	4604      	mov	r4, r0
 80123b8:	4608      	mov	r0, r1
 80123ba:	4611      	mov	r1, r2
 80123bc:	602b      	str	r3, [r5, #0]
 80123be:	f7f1 ff91 	bl	80042e4 <_fstat>
 80123c2:	1c43      	adds	r3, r0, #1
 80123c4:	d102      	bne.n	80123cc <_fstat_r+0x1c>
 80123c6:	682b      	ldr	r3, [r5, #0]
 80123c8:	b103      	cbz	r3, 80123cc <_fstat_r+0x1c>
 80123ca:	6023      	str	r3, [r4, #0]
 80123cc:	bd38      	pop	{r3, r4, r5, pc}
 80123ce:	bf00      	nop
 80123d0:	20005c10 	.word	0x20005c10

080123d4 <_isatty_r>:
 80123d4:	b538      	push	{r3, r4, r5, lr}
 80123d6:	4d06      	ldr	r5, [pc, #24]	@ (80123f0 <_isatty_r+0x1c>)
 80123d8:	2300      	movs	r3, #0
 80123da:	4604      	mov	r4, r0
 80123dc:	4608      	mov	r0, r1
 80123de:	602b      	str	r3, [r5, #0]
 80123e0:	f7f1 ff90 	bl	8004304 <_isatty>
 80123e4:	1c43      	adds	r3, r0, #1
 80123e6:	d102      	bne.n	80123ee <_isatty_r+0x1a>
 80123e8:	682b      	ldr	r3, [r5, #0]
 80123ea:	b103      	cbz	r3, 80123ee <_isatty_r+0x1a>
 80123ec:	6023      	str	r3, [r4, #0]
 80123ee:	bd38      	pop	{r3, r4, r5, pc}
 80123f0:	20005c10 	.word	0x20005c10

080123f4 <_init>:
 80123f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80123f6:	bf00      	nop
 80123f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80123fa:	bc08      	pop	{r3}
 80123fc:	469e      	mov	lr, r3
 80123fe:	4770      	bx	lr

08012400 <_fini>:
 8012400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012402:	bf00      	nop
 8012404:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012406:	bc08      	pop	{r3}
 8012408:	469e      	mov	lr, r3
 801240a:	4770      	bx	lr
