{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 26 10:37:04 2024 " "Info: Processing started: Mon Feb 26 10:37:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off course_work -c course_work --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off course_work -c course_work --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 216 176 344 232 "clk" "" } { 16 1512 1568 32 "clk" "" } { 8 776 832 24 "clk" "" } { 16 352 408 32 "clk" "" } { 112 400 440 128 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register takt:inst1\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\] register registers:inst15\|lpm_dff0:register_6\|lpm_ff:lpm_ff_component\|dffs\[14\] 129.8 MHz 7.704 ns Internal " "Info: Clock \"clk\" has Internal fmax of 129.8 MHz between source register \"takt:inst1\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\]\" and destination register \"registers:inst15\|lpm_dff0:register_6\|lpm_ff:lpm_ff_component\|dffs\[14\]\" (period= 7.704 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.671 ns + Longest register register " "Info: + Longest register to register delay is 3.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns takt:inst1\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\] 1 REG LCFF_X14_Y15_N25 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y15_N25; Fanout = 10; REG Node = 'takt:inst1\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { takt:inst1|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_qlh.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/cntr_qlh.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.346 ns) 0.649 ns inst24~0 2 COMB LCCOMB_X14_Y15_N20 7 " "Info: 2: + IC(0.303 ns) + CELL(0.346 ns) = 0.649 ns; Loc. = LCCOMB_X14_Y15_N20; Fanout = 7; COMB Node = 'inst24~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { takt:inst1|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] inst24~0 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 1136 1352 1416 1184 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.272 ns) 1.213 ns lpm_bustri5:inst23\|lpm_bustri:lpm_bustri_component\|dout\[11\]~1 3 COMB LCCOMB_X14_Y15_N30 59 " "Info: 3: + IC(0.292 ns) + CELL(0.272 ns) = 1.213 ns; Loc. = LCCOMB_X14_Y15_N30; Fanout = 59; COMB Node = 'lpm_bustri5:inst23\|lpm_bustri:lpm_bustri_component\|dout\[11\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { inst24~0 lpm_bustri5:inst23|lpm_bustri:lpm_bustri_component|dout[11]~1 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.272 ns) 2.360 ns lpm_bustri1:inst21\|lpm_bustri:lpm_bustri_component\|dout\[14\]~1 4 COMB LCCOMB_X15_Y16_N26 14 " "Info: 4: + IC(0.875 ns) + CELL(0.272 ns) = 2.360 ns; Loc. = LCCOMB_X15_Y16_N26; Fanout = 14; COMB Node = 'lpm_bustri1:inst21\|lpm_bustri:lpm_bustri_component\|dout\[14\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { lpm_bustri5:inst23|lpm_bustri:lpm_bustri_component|dout[11]~1 lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[14]~1 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.309 ns) 3.671 ns registers:inst15\|lpm_dff0:register_6\|lpm_ff:lpm_ff_component\|dffs\[14\] 5 REG LCFF_X17_Y15_N3 1 " "Info: 5: + IC(1.002 ns) + CELL(0.309 ns) = 3.671 ns; Loc. = LCFF_X17_Y15_N3; Fanout = 1; REG Node = 'registers:inst15\|lpm_dff0:register_6\|lpm_ff:lpm_ff_component\|dffs\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[14]~1 registers:inst15|lpm_dff0:register_6|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.199 ns ( 32.66 % ) " "Info: Total cell delay = 1.199 ns ( 32.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.472 ns ( 67.34 % ) " "Info: Total interconnect delay = 2.472 ns ( 67.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.671 ns" { takt:inst1|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] inst24~0 lpm_bustri5:inst23|lpm_bustri:lpm_bustri_component|dout[11]~1 lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[14]~1 registers:inst15|lpm_dff0:register_6|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.671 ns" { takt:inst1|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] {} inst24~0 {} lpm_bustri5:inst23|lpm_bustri:lpm_bustri_component|dout[11]~1 {} lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[14]~1 {} registers:inst15|lpm_dff0:register_6|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 0.303ns 0.292ns 0.875ns 1.002ns } { 0.000ns 0.346ns 0.272ns 0.272ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.463 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 216 176 344 232 "clk" "" } { 16 1512 1568 32 "clk" "" } { 8 776 832 24 "clk" "" } { 16 352 408 32 "clk" "" } { 112 400 440 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 495 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 495; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 216 176 344 232 "clk" "" } { 16 1512 1568 32 "clk" "" } { 8 776 832 24 "clk" "" } { 16 352 408 32 "clk" "" } { 112 400 440 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.463 ns registers:inst15\|lpm_dff0:register_6\|lpm_ff:lpm_ff_component\|dffs\[14\] 3 REG LCFF_X17_Y15_N3 1 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X17_Y15_N3; Fanout = 1; REG Node = 'registers:inst15\|lpm_dff0:register_6\|lpm_ff:lpm_ff_component\|dffs\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { clk~clkctrl registers:inst15|lpm_dff0:register_6|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.76 % ) " "Info: Total cell delay = 1.472 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.991 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl registers:inst15|lpm_dff0:register_6|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} registers:inst15|lpm_dff0:register_6|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.460 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 216 176 344 232 "clk" "" } { 16 1512 1568 32 "clk" "" } { 8 776 832 24 "clk" "" } { 16 352 408 32 "clk" "" } { 112 400 440 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 495 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 495; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 216 176 344 232 "clk" "" } { 16 1512 1568 32 "clk" "" } { 8 776 832 24 "clk" "" } { 16 352 408 32 "clk" "" } { 112 400 440 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.618 ns) 2.460 ns takt:inst1\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\] 3 REG LCFF_X14_Y15_N25 10 " "Info: 3: + IC(0.645 ns) + CELL(0.618 ns) = 2.460 ns; Loc. = LCFF_X14_Y15_N25; Fanout = 10; REG Node = 'takt:inst1\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { clk~clkctrl takt:inst1|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_qlh.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/cntr_qlh.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.84 % ) " "Info: Total cell delay = 1.472 ns ( 59.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.988 ns ( 40.16 % ) " "Info: Total interconnect delay = 0.988 ns ( 40.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.460 ns" { clk clk~clkctrl takt:inst1|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.460 ns" { clk {} clk~combout {} clk~clkctrl {} takt:inst1|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.645ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl registers:inst15|lpm_dff0:register_6|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} registers:inst15|lpm_dff0:register_6|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.460 ns" { clk clk~clkctrl takt:inst1|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.460 ns" { clk {} clk~combout {} clk~clkctrl {} takt:inst1|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.645ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_qlh.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/cntr_qlh.tdf" 66 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_qlh.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/cntr_qlh.tdf" 66 8 0 } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.671 ns" { takt:inst1|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] inst24~0 lpm_bustri5:inst23|lpm_bustri:lpm_bustri_component|dout[11]~1 lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[14]~1 registers:inst15|lpm_dff0:register_6|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.671 ns" { takt:inst1|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] {} inst24~0 {} lpm_bustri5:inst23|lpm_bustri:lpm_bustri_component|dout[11]~1 {} lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[14]~1 {} registers:inst15|lpm_dff0:register_6|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 0.303ns 0.292ns 0.875ns 1.002ns } { 0.000ns 0.346ns 0.272ns 0.272ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl registers:inst15|lpm_dff0:register_6|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} registers:inst15|lpm_dff0:register_6|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.460 ns" { clk clk~clkctrl takt:inst1|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.460 ns" { clk {} clk~combout {} clk~clkctrl {} takt:inst1|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.645ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk memory_in\[0\] lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[10\] 10.141 ns register " "Info: tco from clock \"clk\" to destination pin \"memory_in\[0\]\" through register \"lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[10\]\" is 10.141 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.457 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 216 176 344 232 "clk" "" } { 16 1512 1568 32 "clk" "" } { 8 776 832 24 "clk" "" } { 16 352 408 32 "clk" "" } { 112 400 440 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 495 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 495; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 216 176 344 232 "clk" "" } { 16 1512 1568 32 "clk" "" } { 8 776 832 24 "clk" "" } { 16 352 408 32 "clk" "" } { 112 400 440 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.618 ns) 2.457 ns lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[10\] 3 REG LCFF_X15_Y16_N3 2 " "Info: 3: + IC(0.642 ns) + CELL(0.618 ns) = 2.457 ns; Loc. = LCFF_X15_Y16_N3; Fanout = 2; REG Node = 'lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { clk~clkctrl lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.91 % ) " "Info: Total cell delay = 1.472 ns ( 59.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 40.09 % ) " "Info: Total interconnect delay = 0.985 ns ( 40.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { clk clk~clkctrl lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.457 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 0.343ns 0.642ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.590 ns + Longest register pin " "Info: + Longest register to pin delay is 7.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[10\] 1 REG LCFF_X15_Y16_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y16_N3; Fanout = 2; REG Node = 'lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.366 ns) 0.633 ns lpm_decode4:inst14\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode34w\[3\]~0 2 COMB LCCOMB_X15_Y16_N12 5 " "Info: 2: + IC(0.267 ns) + CELL(0.366 ns) = 0.633 ns; Loc. = LCCOMB_X15_Y16_N12; Fanout = 5; COMB Node = 'lpm_decode4:inst14\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode34w\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[10] lpm_decode4:inst14|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3]~0 } "NODE_NAME" } } { "db/decode_d9f.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/decode_d9f.tdf" 56 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.378 ns) 1.857 ns lpm_bustri5:inst23\|lpm_bustri:lpm_bustri_component\|dout\[11\]~1 3 COMB LCCOMB_X14_Y15_N30 59 " "Info: 3: + IC(0.846 ns) + CELL(0.378 ns) = 1.857 ns; Loc. = LCCOMB_X14_Y15_N30; Fanout = 59; COMB Node = 'lpm_bustri5:inst23\|lpm_bustri:lpm_bustri_component\|dout\[11\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.224 ns" { lpm_decode4:inst14|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3]~0 lpm_bustri5:inst23|lpm_bustri:lpm_bustri_component|dout[11]~1 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.304 ns) + CELL(0.272 ns) 3.433 ns memory:inst\|lpm_bustri1:inst7\|lpm_bustri:lpm_bustri_component\|dout\[0\]~29 4 COMB LCCOMB_X14_Y14_N6 2 " "Info: 4: + IC(1.304 ns) + CELL(0.272 ns) = 3.433 ns; Loc. = LCCOMB_X14_Y14_N6; Fanout = 2; COMB Node = 'memory:inst\|lpm_bustri1:inst7\|lpm_bustri:lpm_bustri_component\|dout\[0\]~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { lpm_bustri5:inst23|lpm_bustri:lpm_bustri_component|dout[11]~1 memory:inst|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[0]~29 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.013 ns) + CELL(2.144 ns) 7.590 ns memory_in\[0\] 5 PIN PIN_K1 0 " "Info: 5: + IC(2.013 ns) + CELL(2.144 ns) = 7.590 ns; Loc. = PIN_K1; Fanout = 0; PIN Node = 'memory_in\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.157 ns" { memory:inst|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[0]~29 memory_in[0] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 256 168 350 272 "memory_in\[14..0\]" "" } { 16 1792 1896 32 "memory_in\[14..0\]" "" } { 448 1480 1592 464 "memory_in\[14..0\]" "" } { 560 1480 1592 576 "memory_in\[14..0\]" "" } { 840 1504 1632 856 "memory_in\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.160 ns ( 41.63 % ) " "Info: Total cell delay = 3.160 ns ( 41.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.430 ns ( 58.37 % ) " "Info: Total interconnect delay = 4.430 ns ( 58.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.590 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[10] lpm_decode4:inst14|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3]~0 lpm_bustri5:inst23|lpm_bustri:lpm_bustri_component|dout[11]~1 memory:inst|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[0]~29 memory_in[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.590 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[10] {} lpm_decode4:inst14|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3]~0 {} lpm_bustri5:inst23|lpm_bustri:lpm_bustri_component|dout[11]~1 {} memory:inst|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[0]~29 {} memory_in[0] {} } { 0.000ns 0.267ns 0.846ns 1.304ns 2.013ns } { 0.000ns 0.366ns 0.378ns 0.272ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { clk clk~clkctrl lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.457 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 0.343ns 0.642ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.590 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[10] lpm_decode4:inst14|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3]~0 lpm_bustri5:inst23|lpm_bustri:lpm_bustri_component|dout[11]~1 memory:inst|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[0]~29 memory_in[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.590 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[10] {} lpm_decode4:inst14|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3]~0 {} lpm_bustri5:inst23|lpm_bustri:lpm_bustri_component|dout[11]~1 {} memory:inst|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[0]~29 {} memory_in[0] {} } { 0.000ns 0.267ns 0.846ns 1.304ns 2.013ns } { 0.000ns 0.366ns 0.378ns 0.272ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 26 10:37:04 2024 " "Info: Processing ended: Mon Feb 26 10:37:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
