/*
 * STM32F407xx.h
 *
 *  Created on: Sep 29, 2020
 *      Author: milind
 */
#include <stdint.h>

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

// Base address for memory
#define FLASH_BASE_ADDR 	0x08000000UL
#define SRAM1_BASE_ADDR 	0x20000000UL
#define SRAM2_BASE_ADR		0x2001C000UL
#define SRAM				SRAM1_BASE_ADDR
#define ROM_BASE_ADDR	 	0x1FFF0000UL

//Base address for bus
#define APB1_BASE_ADDR		0x4000 0000UL
#define APB2_BASE_ADDR		0x4001 0000UL
#define AHB1_BASE_ADDR		0x4002 0000UL
#define AHB2_BASE_ADDR		0x5000 0000UL

//Base address of peripherals hanging on AHB1
#define GPIOA_BASE_ADDR		(AHB1_BASE_ADDR + 0x0000UL)
#define GPIOB_BASE_ADDR		(AHB1_BASE_ADDR + 0x0400UL)
#define GPIOC_BASE_ADDR		(AHB1_BASE_ADDR + 0x0800UL)
#define GPIOD_BASE_ADDR 	(AHB1_BASE_ADDR + 0x1200UL)
#define GPIOE_BASE_ADDR		(AHB1_BASE_ADDR + 0x1600UL)
#define GPIOF_BASE_ADDR		(AHB1_BASE_ADDR + 0x2000UL)
#define GPIOG_BASE_ADDR		(AHB1_BASE_ADDR + 0x2400UL)
#define GPIOH_BASE_ADDR		(AHB1_BASE_ADDR + 0x2800UL)


//Base address of peripherals hanging on APB1


//Base address of peripherals hanging on APB2


//Register structure of GPIO peripheral
typedef struct
{
	uint32_t MODER;
	uint32_t OTYPER;
	uint32_t OSPEEDR;
	uint32_t PUPDR;
	uint32_t OTYPER;
	uint32_t ITR;
	uint32_t ODR;
	uint32_t BSRR;
	uint32_t LCKR;
	uint32_t AFR[2];

}GPIO_REGDEF_t;

#endif /* INC_STM32F407XX_H_ */
