<dec f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='94' type='1239'/>
<doc f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='94'>// llvm.amdgcn.if.break</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='892' c='_ZNK4llvm25AMDGPUInstructionSelector17selectG_INTRINSICERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='4143' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='970' c='_ZNK4llvm10GCNTTIImpl15isAlwaysUniformEPKNS_5ValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIAnnotateControlFlow.cpp' l='137' u='r' c='_ZN12_GLOBAL__N_121SIAnnotateControlFlow10initializeERN4llvm6ModuleERKNS1_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6578' c='_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11814' c='_ZL9hasCFUserPKN4llvm5ValueERNS_11SmallPtrSetIS2_Lj16EEEj'/>
