// Seed: 1793332007
module module_0 (
    output tri1 id_0,
    output supply1 id_1,
    output wire id_2,
    output wor id_3,
    input wor id_4,
    input uwire id_5,
    input tri1 id_6,
    output supply1 id_7,
    input tri1 id_8,
    output wire id_9
);
  wire id_11;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    output supply1 id_2,
    input wand id_3,
    output supply1 id_4,
    input supply0 id_5,
    input logic id_6,
    input tri id_7,
    input wor id_8,
    input tri1 id_9,
    input tri id_10
);
  assign id_2 = 1;
  reg id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  initial begin : LABEL_0
    if (1)
      if (id_7) id_13 = 1;
      else id_15 <= (id_6);
  end
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_2,
      id_8,
      id_3,
      id_3,
      id_1,
      id_5,
      id_2
  );
  assign modCall_1.type_2 = 0;
  wire id_19;
endmodule
