// Seed: 3309687848
module module_0 (
    output wor  id_0,
    input  tri0 id_1,
    input  wire id_2
);
  initial begin
    id_0 = 1;
  end
  wire id_4;
endmodule
module module_1 (
    input supply1 id_0
    , id_13,
    input tri id_1,
    input tri id_2,
    output supply0 id_3,
    input uwire id_4,
    output supply0 id_5,
    input logic id_6,
    input supply1 id_7,
    input uwire id_8,
    input wand id_9,
    input tri0 id_10,
    input tri0 id_11
    , id_14, id_15
);
  always @(id_15++
  )
  begin
    id_14 <= id_6;
    assume #1  (id_2) $display();
    else $display;
  end
  module_0(
      id_5, id_11, id_4
  );
endmodule
