begin block
  name Fork_1_5_1_1_I60_J33_R2_C2_placedRouted
  pblocks 1
  clocks 1
  inputs 9
  outputs 11

  begin pblock
    name pblock_1 
    grid_ranges SLICE_X47Y178:SLICE_X48Y179
  end pblock
  begin clock
    name clk 
    period 2.500
  end clock

  begin input
    name clk
    netname clk
    numprims 5
    type input clock local
    maxdelay 0.000
    begin connections
      pin Fork_1_5_1_1_I60_J33_R2_C2_cell/fork/generateBlocks[0].regblock/reg_value_reg/C SLICE_X48Y179 SLICE_X48Y179/CLK1
      pin Fork_1_5_1_1_I60_J33_R2_C2_cell/fork/generateBlocks[1].regblock/reg_value_reg/C SLICE_X48Y179 SLICE_X48Y179/CLK1
      pin Fork_1_5_1_1_I60_J33_R2_C2_cell/fork/generateBlocks[2].regblock/reg_value_reg/C SLICE_X47Y178 SLICE_X47Y178/CLK2
      pin Fork_1_5_1_1_I60_J33_R2_C2_cell/fork/generateBlocks[3].regblock/reg_value_reg/C SLICE_X48Y179 SLICE_X48Y179/CLK1
      pin Fork_1_5_1_1_I60_J33_R2_C2_cell/fork/generateBlocks[4].regblock/reg_value_reg/C SLICE_X47Y178 SLICE_X47Y178/CLK2
    end connections
  end input
  begin input
    name dataInArray_0
    netname dataInArray_0_net
    numprims 0
    type input signal
    maxdelay 0.000
    begin connections
      port dataOutArray_0
      port dataOutArray_1
      port dataOutArray_2
      port dataOutArray_3
      port dataOutArray_4
    end connections
  end input
  begin input
    name nReadyArray_0
    netname nReadyArray_0_net
    numprims 0
    type input signal
    maxdelay 1.469
    begin connections
      pin Fork_1_5_1_1_I60_J33_R2_C2_cell/fork/generateBlocks[4].regblock_i_1/I0 SLICE_X48Y179 SLICE_X48Y179/B2
    end connections
  end input
  begin input
    name nReadyArray_1
    netname nReadyArray_1_net
    numprims 0
    type input signal
    maxdelay 1.412
    begin connections
      pin Fork_1_5_1_1_I60_J33_R2_C2_cell/fork/generateBlocks[3].regblock_i_1/I0 SLICE_X48Y179 SLICE_X48Y179/A6
    end connections
  end input
  begin input
    name nReadyArray_2
    netname nReadyArray_2_net
    numprims 0
    type input signal
    maxdelay 1.350
    begin connections
      pin Fork_1_5_1_1_I60_J33_R2_C2_cell/fork/generateBlocks[2].regblock_i_1/I0 SLICE_X47Y178 SLICE_X47Y178/H6
    end connections
  end input
  begin input
    name nReadyArray_3
    netname nReadyArray_3_net
    numprims 0
    type input signal
    maxdelay 1.401
    begin connections
      pin Fork_1_5_1_1_I60_J33_R2_C2_cell/fork/generateBlocks[1].regblock_i_1/I0 SLICE_X47Y179 SLICE_X47Y179/H6
    end connections
  end input
  begin input
    name nReadyArray_4
    netname nReadyArray_4_net
    numprims 0
    type input signal
    maxdelay 1.415
    begin connections
      pin Fork_1_5_1_1_I60_J33_R2_C2_cell/fork/generateBlocks[0].regblock_i_1/I0 SLICE_X48Y179 SLICE_X48Y179/B5
    end connections
  end input
  begin input
    name pValidArray_0
    netname pValidArray_0_net
    numprims 0
    type input signal
    maxdelay 0.811
    begin connections
      pin Fork_1_5_1_1_I60_J33_R2_C2_cell/fork/generateBlocks[4].regblock_i_2/I0 SLICE_X48Y179 SLICE_X48Y179/D4
      pin Fork_1_5_1_1_I60_J33_R2_C2_cell/fork/generateBlocks[0].regblock/valid_INST_0/I1 SLICE_X48Y179 SLICE_X48Y179/D4
      pin Fork_1_5_1_1_I60_J33_R2_C2_cell/fork/generateBlocks[1].regblock/valid_INST_0/I1 SLICE_X48Y179 SLICE_X48Y179/E3
      pin Fork_1_5_1_1_I60_J33_R2_C2_cell/fork/generateBlocks[2].regblock/valid_INST_0/I1 SLICE_X47Y179 SLICE_X47Y179/D5
      pin Fork_1_5_1_1_I60_J33_R2_C2_cell/fork/generateBlocks[3].regblock/valid_INST_0/I1 SLICE_X48Y179 SLICE_X48Y179/E3
      pin Fork_1_5_1_1_I60_J33_R2_C2_cell/fork/generateBlocks[4].regblock/valid_INST_0/I1 SLICE_X47Y179 SLICE_X47Y179/D5
    end connections
  end input
  begin input
    name rst
    netname rst
    numprims 0
    type input signal
    maxdelay 0.000
    begin connections
      pin Fork_1_5_1_1_I60_J33_R2_C2_cell/fork/generateBlocks[0].regblock/reg_value_reg/PRE SLICE_X48Y179 SLICE_X48Y179/SRST1
      pin Fork_1_5_1_1_I60_J33_R2_C2_cell/fork/generateBlocks[1].regblock/reg_value_reg/PRE SLICE_X48Y179 SLICE_X48Y179/SRST1
      pin Fork_1_5_1_1_I60_J33_R2_C2_cell/fork/generateBlocks[2].regblock/reg_value_reg/PRE SLICE_X47Y178 SLICE_X47Y178/SRST2
      pin Fork_1_5_1_1_I60_J33_R2_C2_cell/fork/generateBlocks[3].regblock/reg_value_reg/PRE SLICE_X48Y179 SLICE_X48Y179/SRST1
      pin Fork_1_5_1_1_I60_J33_R2_C2_cell/fork/generateBlocks[4].regblock/reg_value_reg/PRE SLICE_X47Y178 SLICE_X47Y178/SRST2
    end connections
  end input

  begin output
    name dataOutArray_0
    netname dataOutArray_0_net
    numprims 0
    type output signal
    maxdelay 0.000
    begin connections
      port dataInArray_0
      port dataOutArray_1
      port dataOutArray_2
      port dataOutArray_3
      port dataOutArray_4
    end connections
  end output
  begin output
    name dataOutArray_1
    netname dataOutArray_1_net
    numprims 0
    type output signal
    maxdelay 0.000
    begin connections
      port dataInArray_0
      port dataOutArray_0
      port dataOutArray_2
      port dataOutArray_3
      port dataOutArray_4
    end connections
  end output
  begin output
    name dataOutArray_2
    netname dataOutArray_2_net
    numprims 0
    type output signal
    maxdelay 0.000
    begin connections
      port dataInArray_0
      port dataOutArray_0
      port dataOutArray_1
      port dataOutArray_3
      port dataOutArray_4
    end connections
  end output
  begin output
    name dataOutArray_3
    netname dataOutArray_3_net
    numprims 0
    type output signal
    maxdelay 0.000
    begin connections
      port dataInArray_0
      port dataOutArray_0
      port dataOutArray_1
      port dataOutArray_2
      port dataOutArray_4
    end connections
  end output
  begin output
    name dataOutArray_4
    netname dataOutArray_4_net
    numprims 0
    type output signal
    maxdelay 0.000
    begin connections
      port dataInArray_0
      port dataOutArray_0
      port dataOutArray_1
      port dataOutArray_2
      port dataOutArray_3
    end connections
  end output
  begin output
    name readyArray_0
    netname readyArray_0_net
    numprims 0
    type output signal
    maxdelay 1.018
    begin connections
      pin Fork_1_5_1_1_I60_J33_R2_C2_cell/fork/readyArray[0]_INST_0/O SLICE_X47Y179 SLICE_X47Y179/GMUX SLICE_X47Y179/G_O
    end connections
  end output
  begin output
    name validArray_0
    netname validArray_0_net
    numprims 0
    type output signal
    maxdelay 0.385
    begin connections
      pin Fork_1_5_1_1_I60_J33_R2_C2_cell/fork/generateBlocks[4].regblock/valid_INST_0/O SLICE_X47Y179 SLICE_X47Y179/DMUX
    end connections
  end output
  begin output
    name validArray_1
    netname validArray_1_net
    numprims 0
    type output signal
    maxdelay 0.468
    begin connections
      pin Fork_1_5_1_1_I60_J33_R2_C2_cell/fork/generateBlocks[3].regblock/valid_INST_0/O SLICE_X48Y179 SLICE_X48Y179/EMUX
    end connections
  end output
  begin output
    name validArray_2
    netname validArray_2_net
    numprims 0
    type output signal
    maxdelay 0.415
    begin connections
      pin Fork_1_5_1_1_I60_J33_R2_C2_cell/fork/generateBlocks[2].regblock/valid_INST_0/O SLICE_X47Y179 SLICE_X47Y179/D_O
    end connections
  end output
  begin output
    name validArray_3
    netname validArray_3_net
    numprims 0
    type output signal
    maxdelay 0.452
    begin connections
      pin Fork_1_5_1_1_I60_J33_R2_C2_cell/fork/generateBlocks[1].regblock/valid_INST_0/O SLICE_X48Y179 SLICE_X48Y179/E_O
    end connections
  end output
  begin output
    name validArray_4
    netname validArray_4_net
    numprims 0
    type output signal
    maxdelay 0.541
    begin connections
      pin Fork_1_5_1_1_I60_J33_R2_C2_cell/fork/generateBlocks[0].regblock/valid_INST_0/O SLICE_X48Y179 SLICE_X48Y179/DMUX
    end connections
  end output

end block
