# Full-adder
This is the code used to implement the Full ADDER in Vivado using Verilog
