-- generated by newgenasym Thu Feb 12 15:13:29 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity lmk03000isq is
    port (    
	BIAS:      IN     STD_LOGIC;    
	CLKOUT0:   OUT    STD_LOGIC;    
	\clkout0#\: OUT    STD_LOGIC;    
	CLKOUT1:   OUT    STD_LOGIC;    
	\clkout1#\: OUT    STD_LOGIC;    
	CLKOUT2:   OUT    STD_LOGIC;    
	\clkout2#\: OUT    STD_LOGIC;    
	CLKOUT3:   OUT    STD_LOGIC;    
	\clkout3#\: OUT    STD_LOGIC;    
	CLKOUT4:   OUT    STD_LOGIC;    
	\clkout4#\: OUT    STD_LOGIC;    
	CLKOUT5:   OUT    STD_LOGIC;    
	\clkout5#\: OUT    STD_LOGIC;    
	CLKOUT6:   OUT    STD_LOGIC;    
	\clkout6#\: OUT    STD_LOGIC;    
	CLKOUT7:   OUT    STD_LOGIC;    
	\clkout7#\: OUT    STD_LOGIC;    
	CLKUWIRE:  IN     STD_LOGIC;    
	CPOUT:     OUT    STD_LOGIC;    
	DAP:       INOUT  STD_LOGIC;    
	DATAUWIRE: IN     STD_LOGIC;    
	FOUT:      OUT    STD_LOGIC;    
	GND1:      IN     STD_LOGIC;    
	GND2:      IN     STD_LOGIC;    
	GOE:       IN     STD_LOGIC;    
	LD:        OUT    STD_LOGIC;    
	LDOBYP1:   IN     STD_LOGIC;    
	LDOBYP2:   IN     STD_LOGIC;    
	LEUWIRE:   IN     STD_LOGIC;    
	NC1:       INOUT  STD_LOGIC;    
	NC2:       INOUT  STD_LOGIC;    
	NC3:       INOUT  STD_LOGIC;    
	OSCIN:     IN     STD_LOGIC;    
	\oscin#\:  IN     STD_LOGIC;    
	\sync#\:   IN     STD_LOGIC;    
	VCC1:      IN     STD_LOGIC;    
	VCC10:     IN     STD_LOGIC;    
	VCC11:     IN     STD_LOGIC;    
	VCC12:     IN     STD_LOGIC;    
	VCC13:     IN     STD_LOGIC;    
	VCC14:     IN     STD_LOGIC;    
	VCC2:      IN     STD_LOGIC;    
	VCC3:      IN     STD_LOGIC;    
	VCC4:      IN     STD_LOGIC;    
	VCC5:      IN     STD_LOGIC;    
	VCC6:      IN     STD_LOGIC;    
	VCC7:      IN     STD_LOGIC;    
	VCC8:      IN     STD_LOGIC;    
	VCC9:      IN     STD_LOGIC);
end lmk03000isq;
