{
	"inputtext" : ["<INPUT>", "<OUTPUT>", "<NUMBER_OF_BITS>"],
	"selects" : 
	[
	],
	"moduleName" : "Convert from Signed to Std_Logic_Vector using Numeric_Std",
	"moduleCode" : "-- VHDL Configurator\n-- Convert from Signed to Std_Logic_Vector using Numeric_Std \n\nsignal <INPUT>  : SIGNED(<NUMBER_OF_BITS_MINUS_1> downto 0);\nsignal <OUTPUT> : STD_LOGIC_VECTOR(<NUMBER_OF_BITS_MINUS_1> downto 0);\n\n<OUTPUT> <= STD_LOGIC_VECTOR(<INPUT>);"
}
