<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>S32 SDK: platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top" style="height:auto; width:100%"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
  <img id="projectlogo" style="height:auto; width:100%" alt="Logo" src="s32sdk_logo_small.jpg"/>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('clock___s32_k1xx_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">clock_S32K1xx.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="device__registers_8h_source.html">device_registers.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="status_8h_source.html">status.h</a>&quot;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;stdbool.h&gt;</code><br />
</div>
<p><a href="clock___s32_k1xx_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsim__clock__out__config__t.html">sim_clock_out_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM ClockOut configuration. Implements sim_clock_out_config_t_Class.  <a href="structsim__clock__out__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsim__lpo__clock__config__t.html">sim_lpo_clock_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM LPO Clocks configuration. Implements sim_lpo_clock_config_t_Class.  <a href="structsim__lpo__clock__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsim__tclk__config__t.html">sim_tclk_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM Platform Gate Clock configuration. Implements sim_tclk_config_t_Class.  <a href="structsim__tclk__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsim__plat__gate__config__t.html">sim_plat_gate_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM Platform Gate Clock configuration. Implements sim_plat_gate_config_t_Class.  <a href="structsim__plat__gate__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsim__qspi__ref__clk__gating__t.html">sim_qspi_ref_clk_gating_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM QSPI reference clock gating. Implements sim_qspi_ref_clk_gating_t_Class.  <a href="structsim__qspi__ref__clk__gating__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsim__trace__clock__config__t.html">sim_trace_clock_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM Debug Trace clock configuration. Implements sim_trace_clock_config_t_Class.  <a href="structsim__trace__clock__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsim__clock__config__t.html">sim_clock_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM configure structure. Implements sim_clock_config_t_Class.  <a href="structsim__clock__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structscg__system__clock__config__t.html">scg_system_clock_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG system clock configuration. Implements scg_system_clock_config_t_Class.  <a href="structscg__system__clock__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structscg__sosc__config__t.html">scg_sosc_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG system OSC configuration. Implements scg_sosc_config_t_Class.  <a href="structscg__sosc__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structscg__sirc__config__t.html">scg_sirc_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG slow IRC clock configuration. Implements scg_sirc_config_t_Class.  <a href="structscg__sirc__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structscg__firc__config__t.html">scg_firc_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG fast IRC clock configuration. Implements scg_firc_config_t_Class.  <a href="structscg__firc__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structscg__spll__config__t.html">scg_spll_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG system PLL configuration. Implements scg_spll_config_t_Class.  <a href="structscg__spll__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structscg__rtc__config__t.html">scg_rtc_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG RTC configuration. Implements scg_rtc_config_t_Class.  <a href="structscg__rtc__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structscg__clock__mode__config__t.html">scg_clock_mode_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG Clock Mode Configuration structure. Implements scg_clock_mode_config_t_Class.  <a href="structscg__clock__mode__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structscg__clockout__config__t.html">scg_clockout_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG ClockOut Configuration structure. Implements scg_clockout_config_t_Class.  <a href="structscg__clockout__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structscg__config__t.html">scg_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG configure structure. Implements scg_config_t_Class.  <a href="structscg__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structperipheral__clock__config__t.html">peripheral_clock_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCC peripheral instance clock configuration. Implements peripheral_clock_config_t_Class.  <a href="structperipheral__clock__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcc__config__t.html">pcc_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCC configuration. Implements pcc_config_t_Class.  <a href="structpcc__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmc__lpo__clock__config__t.html">pmc_lpo_clock_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMC LPO configuration. Implements pmc_lpo_clock_config_t_Class.  <a href="structpmc__lpo__clock__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmc__config__t.html">pmc_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMC configure structure. Implements pmc_config_t_Class.  <a href="structpmc__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structclock__manager__user__config__t.html">clock_manager_user_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock configuration structure. Implements clock_manager_user_config_t_Class.  <a href="structclock__manager__user__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmodule__clk__config__t.html">module_clk_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">module clock configuration. Implements module_clk_config_t_Class  <a href="structmodule__clk__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsys__clk__config__t.html">sys_clk_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock configuration. Implements sys_clk_config_t_Class.  <a href="structsys__clk__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structclock__source__config__t.html">clock_source_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock source configuration. Implements clock_source_config_t_Class.  <a href="structclock__source__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structclock__notify__struct__t.html">clock_notify_struct_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock notification structure passed to clock callback function. Implements clock_notify_struct_t_Class.  <a href="structclock__notify__struct__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structclock__manager__callback__user__config__t.html">clock_manager_callback_user_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure for callback function and its parameter. Implements clock_manager_callback_user_config_t_Class.  <a href="structclock__manager__callback__user__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structclock__manager__state__t.html">clock_manager_state_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock manager state structure. Implements clock_manager_state_t_Class.  <a href="structclock__manager__state__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gabaafdea3cf68397fd40caa0f359190d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gabaafdea3cf68397fd40caa0f359190d3">NUMBER_OF_TCLK_INPUTS</a>&#160;&#160;&#160;3U</td></tr>
<tr class="memdesc:gabaafdea3cf68397fd40caa0f359190d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TClk clock frequency.  <a href="group__clock__manager__s32k1xx.html#gabaafdea3cf68397fd40caa0f359190d3">More...</a><br /></td></tr>
<tr class="separator:gabaafdea3cf68397fd40caa0f359190d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93fb75158aaa8280897c6f361646846c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga93fb75158aaa8280897c6f361646846c">SYS_CLK_MAX_NO</a>&#160;&#160;&#160;3U</td></tr>
<tr class="memdesc:ga93fb75158aaa8280897c6f361646846c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The maximum number of system clock dividers and system clock divider indexes.  <a href="group__clock__manager__s32k1xx.html#ga93fb75158aaa8280897c6f361646846c">More...</a><br /></td></tr>
<tr class="separator:ga93fb75158aaa8280897c6f361646846c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9ec30a937ad54bfab35d232e57a03e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gaf9ec30a937ad54bfab35d232e57a03e9">CORE_CLK_INDEX</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:gaf9ec30a937ad54bfab35d232e57a03e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1fea7df09c915ddf5cc3146af20705a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gac1fea7df09c915ddf5cc3146af20705a">BUS_CLK_INDEX</a>&#160;&#160;&#160;1U</td></tr>
<tr class="separator:gac1fea7df09c915ddf5cc3146af20705a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0831584cef634510083676e427631467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga0831584cef634510083676e427631467">SLOW_CLK_INDEX</a>&#160;&#160;&#160;2U</td></tr>
<tr class="separator:ga0831584cef634510083676e427631467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b1783f94f504136d9cad384ca1559c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga6b1783f94f504136d9cad384ca1559c0">CLK_SRC_OFF</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="separator:ga6b1783f94f504136d9cad384ca1559c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1795144cd56f5ee279ea2659ebc393ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga1795144cd56f5ee279ea2659ebc393ae">CLK_SRC_SOSC</a>&#160;&#160;&#160;0x01U</td></tr>
<tr class="separator:ga1795144cd56f5ee279ea2659ebc393ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11751febdea8486d8e4d89db5a4399fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga11751febdea8486d8e4d89db5a4399fd">CLK_SRC_SIRC</a>&#160;&#160;&#160;0x02U</td></tr>
<tr class="separator:ga11751febdea8486d8e4d89db5a4399fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dd017260fd5004ad7be4214f1a2206d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga9dd017260fd5004ad7be4214f1a2206d">CLK_SRC_FIRC</a>&#160;&#160;&#160;0x03U</td></tr>
<tr class="separator:ga9dd017260fd5004ad7be4214f1a2206d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a6b26cfc3f94a2da87cfccd71fdc7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gaa2a6b26cfc3f94a2da87cfccd71fdc7f">CLK_SRC_SPLL</a>&#160;&#160;&#160;0x06U</td></tr>
<tr class="separator:gaa2a6b26cfc3f94a2da87cfccd71fdc7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4620897a578e014c7acd666f2008e4e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga4620897a578e014c7acd666f2008e4e4">CLK_SRC_SOSC_DIV1</a>&#160;&#160;&#160;0x01U</td></tr>
<tr class="separator:ga4620897a578e014c7acd666f2008e4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70d08e79d634541684618a43974047a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga70d08e79d634541684618a43974047a5">CLK_SRC_SIRC_DIV1</a>&#160;&#160;&#160;0x02U</td></tr>
<tr class="separator:ga70d08e79d634541684618a43974047a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaec7a64c70cabda2f1465e66063ecb0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gaaec7a64c70cabda2f1465e66063ecb0c">CLK_SRC_FIRC_DIV1</a>&#160;&#160;&#160;0x03U</td></tr>
<tr class="separator:gaaec7a64c70cabda2f1465e66063ecb0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5deee0416661e1388ca2b8eeca86e284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga5deee0416661e1388ca2b8eeca86e284">CLK_SRC_SPLL_DIV1</a>&#160;&#160;&#160;0x06U</td></tr>
<tr class="separator:ga5deee0416661e1388ca2b8eeca86e284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafcdd98cef2a53ed37ca1d160cb9466f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gaafcdd98cef2a53ed37ca1d160cb9466f">CLK_SRC_SOSC_DIV2</a>&#160;&#160;&#160;0x01U</td></tr>
<tr class="separator:gaafcdd98cef2a53ed37ca1d160cb9466f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b0c1542fa61ad588b542a7490948df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga8b0c1542fa61ad588b542a7490948df3">CLK_SRC_SIRC_DIV2</a>&#160;&#160;&#160;0x02U</td></tr>
<tr class="separator:ga8b0c1542fa61ad588b542a7490948df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db4de85012c279316638fd453c2dfcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga9db4de85012c279316638fd453c2dfcf">CLK_SRC_FIRC_DIV2</a>&#160;&#160;&#160;0x03U</td></tr>
<tr class="separator:ga9db4de85012c279316638fd453c2dfcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd1794a5009ef9eb42c31a07db3d90e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gadd1794a5009ef9eb42c31a07db3d90e0">CLK_SRC_SPLL_DIV2</a>&#160;&#160;&#160;0x06U</td></tr>
<tr class="separator:gadd1794a5009ef9eb42c31a07db3d90e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78506da8d70d081f6c4c190d4945d5a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga78506da8d70d081f6c4c190d4945d5a1">CLK_SRC_LPO</a>&#160;&#160;&#160;0x07U</td></tr>
<tr class="separator:ga78506da8d70d081f6c4c190d4945d5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga47cba394150e3e2142a7e43cce167f63"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga47cba394150e3e2142a7e43cce167f63">peripheral_clock_source_t</a></td></tr>
<tr class="memdesc:ga47cba394150e3e2142a7e43cce167f63"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCC clock source select Implements peripheral_clock_source_t_Class.  <a href="group__clock__manager__s32k1xx.html#ga47cba394150e3e2142a7e43cce167f63">More...</a><br /></td></tr>
<tr class="separator:ga47cba394150e3e2142a7e43cce167f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfe5ac9857fba8575ac31301a116fe50"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="structclock__manager__user__config__t.html">clock_manager_user_config_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gadfe5ac9857fba8575ac31301a116fe50">clock_user_config_t</a></td></tr>
<tr class="separator:gadfe5ac9857fba8575ac31301a116fe50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b061b32d6a1c97804c5caeff0b86415"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga9b061b32d6a1c97804c5caeff0b86415">clock_manager_callback_t</a>) (<a class="el" href="structclock__notify__struct__t.html">clock_notify_struct_t</a> *notify, void *callbackData)</td></tr>
<tr class="memdesc:ga9b061b32d6a1c97804c5caeff0b86415"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of clock callback functions.  <a href="group__clock__manager__s32k1xx.html#ga9b061b32d6a1c97804c5caeff0b86415">More...</a><br /></td></tr>
<tr class="separator:ga9b061b32d6a1c97804c5caeff0b86415"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga84e3a7e9851031c6cf640ba4836bb29c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga84e3a7e9851031c6cf640ba4836bb29c">sim_rtc_clk_sel_src_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29ca34052c0b1ab2339d68931eceeb15348d">SIM_RTCCLK_SEL_SOSCDIV1_CLK</a> = 0x0U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29caa24891309e6550467c1423ee5cac25cf">SIM_RTCCLK_SEL_LPO_32K</a> = 0x1U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29ca5534f2401d9bd76c3c23354006f5fe8c">SIM_RTCCLK_SEL_RTC_CLKIN</a> = 0x2U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29ca8d08d0cf62194aa583aa8face0399834">SIM_RTCCLK_SEL_FIRCDIV1_CLK</a> = 0x3U
 }<tr class="memdesc:ga84e3a7e9851031c6cf640ba4836bb29c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM CLK32KSEL clock source select Implements sim_rtc_clk_sel_src_t_Class.  <a href="group__clock__manager__s32k1xx.html#ga84e3a7e9851031c6cf640ba4836bb29c">More...</a><br /></td></tr>
<tr class="separator:ga84e3a7e9851031c6cf640ba4836bb29c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga6340d759d229acb0faf474b4b81794ad"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga6340d759d229acb0faf474b4b81794ad">sim_lpoclk_sel_src_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794adaec63dfca0c1ede572785e1e0b275df74">SIM_LPO_CLK_SEL_LPO_128K</a> = 0x0, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794ada882d43c63731c311b33d95f94a1a3a58">SIM_LPO_CLK_SEL_NO_CLOCK</a> = 0x1, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794ada7c98890ac594344cc75dab78ad15e896">SIM_LPO_CLK_SEL_LPO_32K</a> = 0x2, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794ada6ae937d6dadc92acef3450ce34929625">SIM_LPO_CLK_SEL_LPO_1K</a> = 0x3
 }<tr class="memdesc:ga6340d759d229acb0faf474b4b81794ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM LPOCLKSEL clock source select Implements sim_lpoclk_sel_src_t_Class.  <a href="group__clock__manager__s32k1xx.html#ga6340d759d229acb0faf474b4b81794ad">More...</a><br /></td></tr>
<tr class="separator:ga6340d759d229acb0faf474b4b81794ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gae778f9780a2325209728ac050ede328c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gae778f9780a2325209728ac050ede328c">sim_clkout_src_t</a> { <br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cae1f5d9c9b24e7711c7aad28227825fc3">SIM_CLKOUT_SEL_SYSTEM_SCG_CLKOUT</a> = 0U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca072ff3796c7a64fce251466de601c397">SIM_CLKOUT_SEL_SYSTEM_SOSC_DIV2_CLK</a> = 2U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cae84bf5e73e08e2705f04ffb703b34a20">SIM_CLKOUT_SEL_SYSTEM_SIRC_DIV2_CLK</a> = 4U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca890c460685224d21f257a600aa8d9f18">SIM_CLKOUT_SEL_SYSTEM_FIRC_DIV2_CLK</a> = 6U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cae50528683f453b370a0699cfad5797a7">SIM_CLKOUT_SEL_SYSTEM_HCLK</a> = 7U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca6c0b7af8cf08a92ad216dad47500231d">SIM_CLKOUT_SEL_SYSTEM_SPLL_DIV2_CLK</a> = 8U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca23abd9824d282ce8d7c428db1859bb72">SIM_CLKOUT_SEL_SYSTEM_BUS_CLK</a> = 9U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca3fe269cb3b6eeedcfb556b7b5bd6aaf3">SIM_CLKOUT_SEL_SYSTEM_LPO_128K_CLK</a> = 10U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cacbb470184ad740859309bd68bebe756d">SIM_CLKOUT_SEL_SYSTEM_LPO_CLK</a> = 12U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cace716f1ed920f9efb65e6933b7b2f88c">SIM_CLKOUT_SEL_SYSTEM_RTC_CLK</a> = 14U
<br />
 }<tr class="memdesc:gae778f9780a2325209728ac050ede328c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM CLKOUT select Implements sim_clkout_src_t_Class.  <a href="group__clock__manager__s32k1xx.html#gae778f9780a2325209728ac050ede328c">More...</a><br /></td></tr>
<tr class="separator:gae778f9780a2325209728ac050ede328c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gae731005c6b8fb479b87464156aff0923"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gae731005c6b8fb479b87464156aff0923">sim_clkout_div_t</a> { <br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923a01534d8f597694ad004b982101f6e813">SIM_CLKOUT_DIV_BY_1</a> = 0x0U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ac97cc016f7aea9564d6993d76648bbaa">SIM_CLKOUT_DIV_BY_2</a> = 0x1U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ad1b0a10bb4f7e07fafc7b8f3877098b2">SIM_CLKOUT_DIV_BY_3</a> = 0x2U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ac6e87fb255135a527f91720d8e5a4380">SIM_CLKOUT_DIV_BY_4</a> = 0x3U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ae290b85702de40bc46fe16a5ae7ba68d">SIM_CLKOUT_DIV_BY_5</a> = 0x4U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923a9906f618a32b2b495fb2b1525703e309">SIM_CLKOUT_DIV_BY_6</a> = 0x5U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923aa99f61908701cdc56e57d35fc57caaaa">SIM_CLKOUT_DIV_BY_7</a> = 0x6U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923a76dd8b78ea4eef446ef7566124d2105d">SIM_CLKOUT_DIV_BY_8</a> = 0x7U
<br />
 }<tr class="memdesc:gae731005c6b8fb479b87464156aff0923"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM CLKOUT divider Implements sim_clkout_div_t_Class.  <a href="group__clock__manager__s32k1xx.html#gae731005c6b8fb479b87464156aff0923">More...</a><br /></td></tr>
<tr class="separator:gae731005c6b8fb479b87464156aff0923"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga77d4098479e97a65039bd8749326a178"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga77d4098479e97a65039bd8749326a178">clock_trace_src_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#gga77d4098479e97a65039bd8749326a178a95e0d19c9656a5b92f62510253a9e89b">CLOCK_TRACE_SRC_CORE_CLK</a> = 0x0
 }<tr class="memdesc:ga77d4098479e97a65039bd8749326a178"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug trace clock source select Implements clock_trace_src_t_Class.  <a href="group__clock__manager__s32k1xx.html#ga77d4098479e97a65039bd8749326a178">More...</a><br /></td></tr>
<tr class="separator:ga77d4098479e97a65039bd8749326a178"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga620e82226e40e856ec384a0d0bb96faf"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga620e82226e40e856ec384a0d0bb96faf">scg_system_clock_src_t</a> { <br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafacef42113a0cea996689c8c4062136299">SCG_SYSTEM_CLOCK_SRC_SYS_OSC</a> = 1U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafaafca709d1bda5bd4aa0ba5861a574725">SCG_SYSTEM_CLOCK_SRC_SIRC</a> = 2U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafa2ba6487b184c93e10b091daa830f6eab">SCG_SYSTEM_CLOCK_SRC_FIRC</a> = 3U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafa8cd10b621684c98cc19224326adc8a9a">SCG_SYSTEM_CLOCK_SRC_SYS_PLL</a> = 6U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafa8b949a043402dcfb30a88a7e0f7429ef">SCG_SYSTEM_CLOCK_SRC_NONE</a> = 255U
<br />
 }<tr class="memdesc:ga620e82226e40e856ec384a0d0bb96faf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG system clock source. Implements scg_system_clock_src_t_Class.  <a href="group__clock__manager__s32k1xx.html#ga620e82226e40e856ec384a0d0bb96faf">More...</a><br /></td></tr>
<tr class="separator:ga620e82226e40e856ec384a0d0bb96faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gae4b70fca960d67847f025c730afb7135"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gae4b70fca960d67847f025c730afb7135">scg_system_clock_div_t</a> { <br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135acf69f8db859d461526068a01cb9c1d61">SCG_SYSTEM_CLOCK_DIV_BY_1</a> = 0U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a5bca47e84a607826ab95e26ac35386cf">SCG_SYSTEM_CLOCK_DIV_BY_2</a> = 1U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a39c6a63dc1b3bd6e7adbf98af1cffe1f">SCG_SYSTEM_CLOCK_DIV_BY_3</a> = 2U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135ade5e73cc3fed5735ee159f91faa8ff11">SCG_SYSTEM_CLOCK_DIV_BY_4</a> = 3U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a123b5eb2ca500402b2f2e087bbfbcdf3">SCG_SYSTEM_CLOCK_DIV_BY_5</a> = 4U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a2f56abdb043fc6d2795ad58549aea77d">SCG_SYSTEM_CLOCK_DIV_BY_6</a> = 5U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a965c33a1a1a17adb9aad06513023ec74">SCG_SYSTEM_CLOCK_DIV_BY_7</a> = 6U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a9b781e26d8b2998076ed686c618fdd12">SCG_SYSTEM_CLOCK_DIV_BY_8</a> = 7U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a7ac36c2ec7812f2b73ef0ddede91189e">SCG_SYSTEM_CLOCK_DIV_BY_9</a> = 8U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135aadf8831a26798081a1d22eaf30c8e718">SCG_SYSTEM_CLOCK_DIV_BY_10</a> = 9U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135ae42b643e00fb249aa5b4fe41df48b929">SCG_SYSTEM_CLOCK_DIV_BY_11</a> = 10U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a94ad9f4b8b80ed74af46240029928a5d">SCG_SYSTEM_CLOCK_DIV_BY_12</a> = 11U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a1bcb3cb7ba55666165a5b17929677c9b">SCG_SYSTEM_CLOCK_DIV_BY_13</a> = 12U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135ab231af768d98b725d3eaa8a06c44a159">SCG_SYSTEM_CLOCK_DIV_BY_14</a> = 13U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a37e8c1b3856e13438a5cd5594e7b14e6">SCG_SYSTEM_CLOCK_DIV_BY_15</a> = 14U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a0cf7e5129fb7b41d3d244766855560a2">SCG_SYSTEM_CLOCK_DIV_BY_16</a> = 15U
<br />
 }<tr class="memdesc:gae4b70fca960d67847f025c730afb7135"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG system clock divider value. Implements scg_system_clock_div_t_Class.  <a href="group__clock__manager__s32k1xx.html#gae4b70fca960d67847f025c730afb7135">More...</a><br /></td></tr>
<tr class="separator:gae4b70fca960d67847f025c730afb7135"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gaa27f59fbc80f42637df2f33c0545d66c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gaa27f59fbc80f42637df2f33c0545d66c">scg_async_clock_div_t</a> { <br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66caac06d9ca5947b31d52cd0603beb5f535">SCG_ASYNC_CLOCK_DISABLE</a> = 0U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66ca800256d57b2684fc335c23297ed5b0fa">SCG_ASYNC_CLOCK_DIV_BY_1</a> = 1U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66ca70fc73b06cd41eed2da3ac9e36eb6f44">SCG_ASYNC_CLOCK_DIV_BY_2</a> = 2U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66ca0da7abf61bd54e9dd743a0823384d232">SCG_ASYNC_CLOCK_DIV_BY_4</a> = 3U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66ca51c8b38f302d85c368d3d5f9908ec8df">SCG_ASYNC_CLOCK_DIV_BY_8</a> = 4U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66cabf0ded81c63802695bcbb3939ce7b956">SCG_ASYNC_CLOCK_DIV_BY_16</a> = 5U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66ca5754b9d1e60499341a466dd34d1e5d95">SCG_ASYNC_CLOCK_DIV_BY_32</a> = 6U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66ca7d904fdb2b79f5561dc1182444ba358c">SCG_ASYNC_CLOCK_DIV_BY_64</a> = 7U
<br />
 }<tr class="memdesc:gaa27f59fbc80f42637df2f33c0545d66c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG asynchronous clock divider value. Implements scg_async_clock_div_t_Class.  <a href="group__clock__manager__s32k1xx.html#gaa27f59fbc80f42637df2f33c0545d66c">More...</a><br /></td></tr>
<tr class="separator:gaa27f59fbc80f42637df2f33c0545d66c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gaa14b5ae65912a8b0db324ef9cb9dcd22"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gaa14b5ae65912a8b0db324ef9cb9dcd22">scg_sosc_monitor_mode_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#ggaa14b5ae65912a8b0db324ef9cb9dcd22a61a68ebf9c04e7eaf40603bd3dfda456">SCG_SOSC_MONITOR_DISABLE</a> = 0U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggaa14b5ae65912a8b0db324ef9cb9dcd22a0a4de33d37bb38330220573333210c5e">SCG_SOSC_MONITOR_INT</a> = 1U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggaa14b5ae65912a8b0db324ef9cb9dcd22aa746fadf789e6f2e5ce673a2d6ddef55">SCG_SOSC_MONITOR_RESET</a> = 2U
 }<tr class="memdesc:gaa14b5ae65912a8b0db324ef9cb9dcd22"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG system OSC monitor mode. Implements scg_sosc_monitor_mode_t_Class.  <a href="group__clock__manager__s32k1xx.html#gaa14b5ae65912a8b0db324ef9cb9dcd22">More...</a><br /></td></tr>
<tr class="separator:gaa14b5ae65912a8b0db324ef9cb9dcd22"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga06e8d52693a0e72f57f9f27710fcfb3d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga06e8d52693a0e72f57f9f27710fcfb3d">scg_sosc_range_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#gga06e8d52693a0e72f57f9f27710fcfb3da7b38b3611973aa1bdd5a85f37b8e0e57">SCG_SOSC_RANGE_MID</a> = 2U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga06e8d52693a0e72f57f9f27710fcfb3daf8e91c33b2954111b4a85fdc052ec5a2">SCG_SOSC_RANGE_HIGH</a> = 3U
 }<tr class="memdesc:ga06e8d52693a0e72f57f9f27710fcfb3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG OSC frequency range select Implements scg_sosc_range_t_Class.  <a href="group__clock__manager__s32k1xx.html#ga06e8d52693a0e72f57f9f27710fcfb3d">More...</a><br /></td></tr>
<tr class="separator:ga06e8d52693a0e72f57f9f27710fcfb3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gac5e7a825d6b61b5c4cf34666339772a1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gac5e7a825d6b61b5c4cf34666339772a1">scg_sosc_gain_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#ggac5e7a825d6b61b5c4cf34666339772a1a492f23632ebb145cf3fc1f61ec399ec0">SCG_SOSC_GAIN_LOW</a> = 0x0, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggac5e7a825d6b61b5c4cf34666339772a1a8dbc7c504cb5fc5d7623986b3215f15c">SCG_SOSC_GAIN_HIGH</a> = 0x1
 }<tr class="memdesc:gac5e7a825d6b61b5c4cf34666339772a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG OSC high gain oscillator select. Implements scg_sosc_gain_t_Class.  <a href="group__clock__manager__s32k1xx.html#gac5e7a825d6b61b5c4cf34666339772a1">More...</a><br /></td></tr>
<tr class="separator:gac5e7a825d6b61b5c4cf34666339772a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga65aeaa7edc55085e3d5aa18cd47f52c5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga65aeaa7edc55085e3d5aa18cd47f52c5">scg_sosc_ext_ref_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#gga65aeaa7edc55085e3d5aa18cd47f52c5a9501c075c0c8ae259db7a81e2da09656">SCG_SOSC_REF_EXT</a> = 0x0, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga65aeaa7edc55085e3d5aa18cd47f52c5a7a308b833f82844baa7efd3f55a112de">SCG_SOSC_REF_OSC</a> = 0x1
 }<tr class="memdesc:ga65aeaa7edc55085e3d5aa18cd47f52c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG OSC external reference clock select. Implements scg_sosc_ext_ref_t_Class.  <a href="group__clock__manager__s32k1xx.html#ga65aeaa7edc55085e3d5aa18cd47f52c5">More...</a><br /></td></tr>
<tr class="separator:ga65aeaa7edc55085e3d5aa18cd47f52c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gafe7386295a3df9803dfb6a27d5d02d05"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gafe7386295a3df9803dfb6a27d5d02d05">scg_sirc_range_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#ggafe7386295a3df9803dfb6a27d5d02d05a6343c7cc86edc1023fb85c23cd50b0c0">SCG_SIRC_RANGE_HIGH</a> = 1U
 }<tr class="memdesc:gafe7386295a3df9803dfb6a27d5d02d05"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG slow IRC clock frequency range. Implements scg_sirc_range_t_Class.  <a href="group__clock__manager__s32k1xx.html#gafe7386295a3df9803dfb6a27d5d02d05">More...</a><br /></td></tr>
<tr class="separator:gafe7386295a3df9803dfb6a27d5d02d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga2b47fd57dafe0bfd239879e152c83015"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga2b47fd57dafe0bfd239879e152c83015">scg_firc_range_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#gga2b47fd57dafe0bfd239879e152c83015a009c38625e02b2640559cc2f30f93c63">SCG_FIRC_RANGE_48M</a>
 }<tr class="memdesc:ga2b47fd57dafe0bfd239879e152c83015"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG fast IRC clock frequency range. Implements scg_firc_range_t_Class.  <a href="group__clock__manager__s32k1xx.html#ga2b47fd57dafe0bfd239879e152c83015">More...</a><br /></td></tr>
<tr class="separator:ga2b47fd57dafe0bfd239879e152c83015"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga5172651d090fc83d8c28dba5fff0ed09"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga5172651d090fc83d8c28dba5fff0ed09">scg_spll_monitor_mode_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#gga5172651d090fc83d8c28dba5fff0ed09ac455983611afaa49b87f9c878a879e42">SCG_SPLL_MONITOR_DISABLE</a> = 0U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga5172651d090fc83d8c28dba5fff0ed09a52e031594ab58dbdb45173a7d564ed6d">SCG_SPLL_MONITOR_INT</a> = 1U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga5172651d090fc83d8c28dba5fff0ed09af4429d2e9d822c0898179376bce62059">SCG_SPLL_MONITOR_RESET</a> = 2U
 }<tr class="memdesc:ga5172651d090fc83d8c28dba5fff0ed09"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG system PLL monitor mode. Implements scg_spll_monitor_mode_t_Class.  <a href="group__clock__manager__s32k1xx.html#ga5172651d090fc83d8c28dba5fff0ed09">More...</a><br /></td></tr>
<tr class="separator:ga5172651d090fc83d8c28dba5fff0ed09"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga20bc7745961da8b7449f4e4771bb4a0e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga20bc7745961da8b7449f4e4771bb4a0e">scg_spll_clock_prediv_t</a> { <br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0eaafd0e92d91d68db2af5dac6efe9e3137">SCG_SPLL_CLOCK_PREDIV_BY_1</a> = 0U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0eac346254f267511925b7bf63e62b42950">SCG_SPLL_CLOCK_PREDIV_BY_2</a> = 1U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0ea04c8e89e7420fcefcc0571bd254d2545">SCG_SPLL_CLOCK_PREDIV_BY_3</a> = 2U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0eaa57201233dc8d3f61f922b8b39ee2ba7">SCG_SPLL_CLOCK_PREDIV_BY_4</a> = 3U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0ea82e088b4f7f0f916c244f71a48284d0d">SCG_SPLL_CLOCK_PREDIV_BY_5</a> = 4U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0ea2c04f19c838d624ba989c5247ff5ff36">SCG_SPLL_CLOCK_PREDIV_BY_6</a> = 5U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0ea8649225a75042e8545eb3f20f9ecc1dd">SCG_SPLL_CLOCK_PREDIV_BY_7</a> = 6U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0ea37d6c55c0e13cb4ea797860cf45bbc22">SCG_SPLL_CLOCK_PREDIV_BY_8</a> = 7U
<br />
 }<tr class="memdesc:ga20bc7745961da8b7449f4e4771bb4a0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG system PLL predivider.  <a href="group__clock__manager__s32k1xx.html#ga20bc7745961da8b7449f4e4771bb4a0e">More...</a><br /></td></tr>
<tr class="separator:ga20bc7745961da8b7449f4e4771bb4a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga998c42408305e69fa3ae727c05e162df"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga998c42408305e69fa3ae727c05e162df">scg_spll_clock_multiply_t</a> { <br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa1b8781c4848862589ab451a8982049b2">SCG_SPLL_CLOCK_MULTIPLY_BY_16</a> = 0U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa7eafd69dd81f405f52eca9c485c1727e">SCG_SPLL_CLOCK_MULTIPLY_BY_17</a> = 1U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa709745c631fec82ed465b0aec3624a25">SCG_SPLL_CLOCK_MULTIPLY_BY_18</a> = 2U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa5507a0e84985c4ec2b4a26ff3a0774bc">SCG_SPLL_CLOCK_MULTIPLY_BY_19</a> = 3U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa389885c0442b8653c41e7d68a12e423f">SCG_SPLL_CLOCK_MULTIPLY_BY_20</a> = 4U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa94f1ede34c8ebfd7fac1fb8a72b5a51f">SCG_SPLL_CLOCK_MULTIPLY_BY_21</a> = 5U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa464d5f218c7ae25771165fa673ef5417">SCG_SPLL_CLOCK_MULTIPLY_BY_22</a> = 6U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa9742c294eead122acb6815887b836cb3">SCG_SPLL_CLOCK_MULTIPLY_BY_23</a> = 7U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfae25c587ea885a49776c9b67ffb397512">SCG_SPLL_CLOCK_MULTIPLY_BY_24</a> = 8U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa1cff16de360999037b565d87dfa244c0">SCG_SPLL_CLOCK_MULTIPLY_BY_25</a> = 9U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfab4276d01e58e98fde8a8a5545b6f11b8">SCG_SPLL_CLOCK_MULTIPLY_BY_26</a> = 10U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa3d8315e2f5fe9b391a57c078b51fefb3">SCG_SPLL_CLOCK_MULTIPLY_BY_27</a> = 11U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa465b944a9ff4af17844889e5b22adf1a">SCG_SPLL_CLOCK_MULTIPLY_BY_28</a> = 12U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfaefaa44e7b14082cb5f5c0bf996cae879">SCG_SPLL_CLOCK_MULTIPLY_BY_29</a> = 13U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa7b86af43efe2e2730e6da3e078ecf89a">SCG_SPLL_CLOCK_MULTIPLY_BY_30</a> = 14U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfafb97e933c9cae1cfc89de1e788447081">SCG_SPLL_CLOCK_MULTIPLY_BY_31</a> = 15U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa2f3a7e99a0881195145c812efaf6493a">SCG_SPLL_CLOCK_MULTIPLY_BY_32</a> = 16U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa03d29d576c8c76af475e2883cdd7125f">SCG_SPLL_CLOCK_MULTIPLY_BY_33</a> = 17U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa2b544d2450f962074a0cc5bb51352879">SCG_SPLL_CLOCK_MULTIPLY_BY_34</a> = 18U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa63dc29ca91318e3625a88062477a9d6a">SCG_SPLL_CLOCK_MULTIPLY_BY_35</a> = 19U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfaf47967a1af92819cfd709ccc1f064879">SCG_SPLL_CLOCK_MULTIPLY_BY_36</a> = 20U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa5ed5f54f2f4be6a5b7346d6612c1c8c5">SCG_SPLL_CLOCK_MULTIPLY_BY_37</a> = 21U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfaa1d8d0893cce89da68c2d5bf35952ce8">SCG_SPLL_CLOCK_MULTIPLY_BY_38</a> = 22U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa6bd876526e1a993eac46450cc0805de8">SCG_SPLL_CLOCK_MULTIPLY_BY_39</a> = 23U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa40fb91bf7e2309df5eb81036a7885c51">SCG_SPLL_CLOCK_MULTIPLY_BY_40</a> = 24U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfaefb59e9f96da8efab19076f449654ed0">SCG_SPLL_CLOCK_MULTIPLY_BY_41</a> = 25U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa30a5405136fd067c208f3d78da57268d">SCG_SPLL_CLOCK_MULTIPLY_BY_42</a> = 26U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa510cb9fc27c08e56e0f2cc27d202212f">SCG_SPLL_CLOCK_MULTIPLY_BY_43</a> = 27U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa85cb5a8c649484b9f4662a30b5814d76">SCG_SPLL_CLOCK_MULTIPLY_BY_44</a> = 28U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa0066f85e481024ea3a53532a5c4b2c24">SCG_SPLL_CLOCK_MULTIPLY_BY_45</a> = 29U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa1dbf4b07ba729928d0257a2bcca47446">SCG_SPLL_CLOCK_MULTIPLY_BY_46</a> = 30U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa8c62f64856a574162a1d52687c29f7f2">SCG_SPLL_CLOCK_MULTIPLY_BY_47</a> = 31U
<br />
 }<tr class="memdesc:ga998c42408305e69fa3ae727c05e162df"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG system PLL multiplier.  <a href="group__clock__manager__s32k1xx.html#ga998c42408305e69fa3ae727c05e162df">More...</a><br /></td></tr>
<tr class="separator:ga998c42408305e69fa3ae727c05e162df"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga3bd07f27d44923d8d24450ea4ec98dff"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga3bd07f27d44923d8d24450ea4ec98dff">peripheral_clock_frac_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#gga3bd07f27d44923d8d24450ea4ec98dffad2c7abcd70b47268e1d5884a9c1563b5">MULTIPLY_BY_ONE</a> = 0x00U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga3bd07f27d44923d8d24450ea4ec98dffa12e60be480eb65ad2e00e15227c9e759">MULTIPLY_BY_TWO</a> = 0x01U
 }<tr class="memdesc:ga3bd07f27d44923d8d24450ea4ec98dff"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCC fractional value select Implements peripheral_clock_frac_t_Class.  <a href="group__clock__manager__s32k1xx.html#ga3bd07f27d44923d8d24450ea4ec98dff">More...</a><br /></td></tr>
<tr class="separator:ga3bd07f27d44923d8d24450ea4ec98dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gaf3779822833f0062e77a2d0997683866"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gaf3779822833f0062e77a2d0997683866">peripheral_clock_divider_t</a> { <br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866a16eb7541cbdc70c36abff75ea8fcdb7d">DIVIDE_BY_ONE</a> = 0x00U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866a568ed004818ca7103caaf6215a973ce7">DIVIDE_BY_TWO</a> = 0x01U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866a7f4da5dfe240f25a06b4d9c2763824b1">DIVIDE_BY_THREE</a> = 0x02U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866af6a41dd95fa0d3e9644ea4489f1f44c4">DIVIDE_BY_FOUR</a> = 0x03U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866affb05cfde2344e5f5c75796de63dc166">DIVIDE_BY_FIVE</a> = 0x04U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866a390f7392c301d003ee470e3b23e54887">DIVIDE_BY_SIX</a> = 0x05U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866a6b222f4c10aa0b557778692a312d9168">DIVIDE_BY_SEVEN</a> = 0x06U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866ae0264f04849f936b28d2ecda1a1d1030">DIVIDE_BY_EIGTH</a> = 0x07U
<br />
 }<tr class="memdesc:gaf3779822833f0062e77a2d0997683866"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCC divider value select Implements peripheral_clock_divider_t_Class.  <a href="group__clock__manager__s32k1xx.html#gaf3779822833f0062e77a2d0997683866">More...</a><br /></td></tr>
<tr class="separator:gaf3779822833f0062e77a2d0997683866"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga99326be5855e23b7b48dd5227e07852e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga99326be5855e23b7b48dd5227e07852e">pwr_modes_t</a> { <br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852ea3e51fb946570e643ba0a3ffd95c70537">NO_MODE</a> = 0U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852eadbef8108cc9b9ff34b003ebbd5690173">RUN_MODE</a> = (1U&lt;&lt;0U), 
<a class="el" href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852ea4977e0e814dd0bad87476bd5a9339c8e">VLPR_MODE</a> = (1U&lt;&lt;1U), 
<a class="el" href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852eac40b9c026c22eed046a70093e9b74a32">HSRUN_MODE</a> = (1U&lt;&lt;2U), 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852eafc8ed23ec94a8e0c642921ccc9caa811">STOP_MODE</a> = (1U&lt;&lt;3U), 
<a class="el" href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852ea453c1482ee191619c148bdd95334a522">VLPS_MODE</a> = (1U&lt;&lt;4U), 
<a class="el" href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852ea1eccc7f89e7fe64f9f3ba9b1ed16057c">ALL_MODES</a> = 0x7FFFFFFF
<br />
 }<tr class="memdesc:ga99326be5855e23b7b48dd5227e07852e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power mode. Implements pwr_modes_t_Class.  <a href="group__clock__manager__s32k1xx.html#ga99326be5855e23b7b48dd5227e07852e">More...</a><br /></td></tr>
<tr class="separator:ga99326be5855e23b7b48dd5227e07852e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gacc7a93b8637620ae019e86004b5ccc4e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gacc7a93b8637620ae019e86004b5ccc4e">xosc_ref_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#ggacc7a93b8637620ae019e86004b5ccc4ea1e407d72d9c4ad8c5c9cb0b2236cd60c">XOSC_EXT_REF</a> = 0U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggacc7a93b8637620ae019e86004b5ccc4ea4e693123249d4382fffb44b1c92e3b56">XOSC_INT_OSC</a> = 1U
 }<tr class="memdesc:gacc7a93b8637620ae019e86004b5ccc4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">XOSC reference clock select (internal oscillator is bypassed or not) Implements xosc_ref_t_Class.  <a href="group__clock__manager__s32k1xx.html#gacc7a93b8637620ae019e86004b5ccc4e">More...</a><br /></td></tr>
<tr class="separator:gacc7a93b8637620ae019e86004b5ccc4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga0c6d8e0aaf9f9c1ca91cc42b0f7d8875"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga0c6d8e0aaf9f9c1ca91cc42b0f7d8875">clock_manager_notify_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#gga0c6d8e0aaf9f9c1ca91cc42b0f7d8875af291d22e245a68e2d31380bead133411">CLOCK_MANAGER_NOTIFY_RECOVER</a> = 0x00U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga0c6d8e0aaf9f9c1ca91cc42b0f7d8875a621b68f22d584d3ec624e1ecdd4d52db">CLOCK_MANAGER_NOTIFY_BEFORE</a> = 0x01U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga0c6d8e0aaf9f9c1ca91cc42b0f7d8875af7e78812bfca0420d5b92a1063dceb50">CLOCK_MANAGER_NOTIFY_AFTER</a> = 0x02U
 }<tr class="memdesc:ga0c6d8e0aaf9f9c1ca91cc42b0f7d8875"><td class="mdescLeft">&#160;</td><td class="mdescRight">The clock notification type. Implements clock_manager_notify_t_Class.  <a href="group__clock__manager__s32k1xx.html#ga0c6d8e0aaf9f9c1ca91cc42b0f7d8875">More...</a><br /></td></tr>
<tr class="separator:ga0c6d8e0aaf9f9c1ca91cc42b0f7d8875"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gac5d7d5c023b81d9eef36ba1a041484a2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gac5d7d5c023b81d9eef36ba1a041484a2">clock_manager_callback_type_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#ggac5d7d5c023b81d9eef36ba1a041484a2a881b9cff06553df4063450917a9789dd">CLOCK_MANAGER_CALLBACK_BEFORE</a> = 0x01U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggac5d7d5c023b81d9eef36ba1a041484a2abbca659763fbdfa33757d777dc946ab5">CLOCK_MANAGER_CALLBACK_AFTER</a> = 0x02U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggac5d7d5c023b81d9eef36ba1a041484a2ac483d23913ef4c90c692956f4f602506">CLOCK_MANAGER_CALLBACK_BEFORE_AFTER</a> = 0x03U
 }<tr class="memdesc:gac5d7d5c023b81d9eef36ba1a041484a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">The callback type, indicates what kinds of notification this callback handles. Implements clock_manager_callback_type_t_Class.  <a href="group__clock__manager__s32k1xx.html#gac5d7d5c023b81d9eef36ba1a041484a2">More...</a><br /></td></tr>
<tr class="separator:gac5d7d5c023b81d9eef36ba1a041484a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gadad2ac36b70f10bca4e341a6f996c4a1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gadad2ac36b70f10bca4e341a6f996c4a1">clock_manager_policy_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#ggadad2ac36b70f10bca4e341a6f996c4a1a2b9f8fe2fe20df4dabd0c3f609e76b12">CLOCK_MANAGER_POLICY_AGREEMENT</a>, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggadad2ac36b70f10bca4e341a6f996c4a1ae565da72782f35af68e963676ff62be4">CLOCK_MANAGER_POLICY_FORCIBLE</a>
 }<tr class="memdesc:gadad2ac36b70f10bca4e341a6f996c4a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock transition policy. Implements clock_manager_policy_t_Class.  <a href="group__clock__manager__s32k1xx.html#gadad2ac36b70f10bca4e341a6f996c4a1">More...</a><br /></td></tr>
<tr class="separator:gadad2ac36b70f10bca4e341a6f996c4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr><td colspan="2"><div class="groupHeader">SCG Clockout.</div></td></tr>
<tr class="memitem:ga74a29a1d9185a4134fcecb269027c724"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga74a29a1d9185a4134fcecb269027c724">scg_clockout_src_t</a> { <br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#gga74a29a1d9185a4134fcecb269027c724a9b1acba23a538dc630d3228eec3e02bc">SCG_CLOCKOUT_SRC_SCG_SLOW</a> = 0U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga74a29a1d9185a4134fcecb269027c724a23012fb60f49dcc5250e1bff7b06c7bf">SCG_CLOCKOUT_SRC_SOSC</a> = 1U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga74a29a1d9185a4134fcecb269027c724a4713fc7848511bb0c7ccc14a45f0ab62">SCG_CLOCKOUT_SRC_SIRC</a> = 2U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga74a29a1d9185a4134fcecb269027c724ac4d97fa5a996f5da21c91c6ab45af193">SCG_CLOCKOUT_SRC_FIRC</a> = 3U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#gga74a29a1d9185a4134fcecb269027c724a4a04b010c4aa652e5c59a4fcd7f3a8d5">SCG_CLOCKOUT_SRC_SPLL</a> = 6U
<br />
 }<tr class="memdesc:ga74a29a1d9185a4134fcecb269027c724"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG ClockOut type. Implements scg_clockout_src_t_Class.  <a href="group__clock__manager__s32k1xx.html#ga74a29a1d9185a4134fcecb269027c724">More...</a><br /></td></tr>
<tr class="separator:ga74a29a1d9185a4134fcecb269027c724"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga730261cafcd44d204dc8bd72ada7938d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga730261cafcd44d204dc8bd72ada7938d">CLOCK_DRV_SetModuleClock</a> (<a class="el" href="_s32_k142__features_8h.html#a64124f27cd745ac7c837469f9391f728">clock_names_t</a> peripheralClock, const <a class="el" href="structmodule__clk__config__t.html">module_clk_config_t</a> *moduleClkConfig)</td></tr>
<tr class="memdesc:ga730261cafcd44d204dc8bd72ada7938d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures module clock.  <a href="group__clock__manager__s32k1xx.html#ga730261cafcd44d204dc8bd72ada7938d">More...</a><br /></td></tr>
<tr class="separator:ga730261cafcd44d204dc8bd72ada7938d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eb9c37dac94cd018f09a94f6b1840df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga8eb9c37dac94cd018f09a94f6b1840df">CLOCK_DRV_SetSystemClock</a> (const <a class="el" href="group__clock__manager__s32k1xx.html#ga99326be5855e23b7b48dd5227e07852e">pwr_modes_t</a> *mode, const <a class="el" href="structsys__clk__config__t.html">sys_clk_config_t</a> *<a class="el" href="power__manager___s32_k1xx_8c.html#ae7771d90f44da90a2f600183d274426c">sysClkConfig</a>)</td></tr>
<tr class="memdesc:ga8eb9c37dac94cd018f09a94f6b1840df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the system clocks.  <a href="group__clock__manager__s32k1xx.html#ga8eb9c37dac94cd018f09a94f6b1840df">More...</a><br /></td></tr>
<tr class="separator:ga8eb9c37dac94cd018f09a94f6b1840df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a4968c843742b8643255c1aaef7fdfe"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga2a4968c843742b8643255c1aaef7fdfe">CLOCK_DRV_GetSystemClockSource</a> (<a class="el" href="structsys__clk__config__t.html">sys_clk_config_t</a> *<a class="el" href="power__manager___s32_k1xx_8c.html#ae7771d90f44da90a2f600183d274426c">sysClkConfig</a>)</td></tr>
<tr class="memdesc:ga2a4968c843742b8643255c1aaef7fdfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the system clock source.  <a href="group__clock__manager__s32k1xx.html#ga2a4968c843742b8643255c1aaef7fdfe">More...</a><br /></td></tr>
<tr class="separator:ga2a4968c843742b8643255c1aaef7fdfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e5d5e875d76ea633b4578f356e5ce2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga8e5d5e875d76ea633b4578f356e5ce2d">CLOCK_DRV_SetClockSource</a> (<a class="el" href="_s32_k142__features_8h.html#a64124f27cd745ac7c837469f9391f728">clock_names_t</a> clockSource, const <a class="el" href="structclock__source__config__t.html">clock_source_config_t</a> *clkSrcConfig)</td></tr>
<tr class="memdesc:ga8e5d5e875d76ea633b4578f356e5ce2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function configures a clock source.  <a href="group__clock__manager__s32k1xx.html#ga8e5d5e875d76ea633b4578f356e5ce2d">More...</a><br /></td></tr>
<tr class="separator:ga8e5d5e875d76ea633b4578f356e5ce2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf4518668cf8d3409a3f1351f2291a27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gadf4518668cf8d3409a3f1351f2291a27">CLOCK_SYS_Init</a> (<a class="el" href="structclock__manager__user__config__t.html">clock_manager_user_config_t</a> const **clockConfigsPtr, uint8_t configsNumber, <a class="el" href="structclock__manager__callback__user__config__t.html">clock_manager_callback_user_config_t</a> **callbacksPtr, uint8_t callbacksNumber)</td></tr>
<tr class="memdesc:gadf4518668cf8d3409a3f1351f2291a27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Install pre-defined clock configurations.  <a href="group__clock__manager__s32k1xx.html#gadf4518668cf8d3409a3f1351f2291a27">More...</a><br /></td></tr>
<tr class="separator:gadf4518668cf8d3409a3f1351f2291a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a465fc5dd75f76513b546d4175dfab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga03a465fc5dd75f76513b546d4175dfab">CLOCK_SYS_UpdateConfiguration</a> (uint8_t targetConfigIndex, <a class="el" href="group__clock__manager__s32k1xx.html#gadad2ac36b70f10bca4e341a6f996c4a1">clock_manager_policy_t</a> policy)</td></tr>
<tr class="memdesc:ga03a465fc5dd75f76513b546d4175dfab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set system clock configuration according to pre-defined structure.  <a href="group__clock__manager__s32k1xx.html#ga03a465fc5dd75f76513b546d4175dfab">More...</a><br /></td></tr>
<tr class="separator:ga03a465fc5dd75f76513b546d4175dfab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaa88db0a4ab009a6975a57ab1fcab2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gafaa88db0a4ab009a6975a57ab1fcab2a">CLOCK_SYS_SetConfiguration</a> (<a class="el" href="structclock__manager__user__config__t.html">clock_manager_user_config_t</a> const *config)</td></tr>
<tr class="memdesc:gafaa88db0a4ab009a6975a57ab1fcab2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set system clock configuration.  <a href="group__clock__manager__s32k1xx.html#gafaa88db0a4ab009a6975a57ab1fcab2a">More...</a><br /></td></tr>
<tr class="separator:gafaa88db0a4ab009a6975a57ab1fcab2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf617ce2f4ed660ffe47284878d52a78"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gaaf617ce2f4ed660ffe47284878d52a78">CLOCK_SYS_GetCurrentConfiguration</a> (void)</td></tr>
<tr class="memdesc:gaaf617ce2f4ed660ffe47284878d52a78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get current system clock configuration.  <a href="group__clock__manager__s32k1xx.html#gaaf617ce2f4ed660ffe47284878d52a78">More...</a><br /></td></tr>
<tr class="separator:gaaf617ce2f4ed660ffe47284878d52a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadde0c277532a362b8524e3fb35e8d4cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structclock__manager__callback__user__config__t.html">clock_manager_callback_user_config_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gadde0c277532a362b8524e3fb35e8d4cc">CLOCK_SYS_GetErrorCallback</a> (void)</td></tr>
<tr class="memdesc:gadde0c277532a362b8524e3fb35e8d4cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the callback which returns error in last clock switch.  <a href="group__clock__manager__s32k1xx.html#gadde0c277532a362b8524e3fb35e8d4cc">More...</a><br /></td></tr>
<tr class="separator:gadde0c277532a362b8524e3fb35e8d4cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1fe3272dde5e48f0753d9b47094148e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gaa1fe3272dde5e48f0753d9b47094148e">CLOCK_SYS_GetFreq</a> (<a class="el" href="_s32_k142__features_8h.html#a64124f27cd745ac7c837469f9391f728">clock_names_t</a> clockName, uint32_t *frequency)</td></tr>
<tr class="memdesc:gaa1fe3272dde5e48f0753d9b47094148e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wrapper over CLOCK_DRV_GetFreq function. It's part of the old API.  <a href="group__clock__manager__s32k1xx.html#gaa1fe3272dde5e48f0753d9b47094148e">More...</a><br /></td></tr>
<tr class="separator:gaa1fe3272dde5e48f0753d9b47094148e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga49ec5cfe81b5cd5821690be447f94c50"><td class="memItemLeft" align="right" valign="top">const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga49ec5cfe81b5cd5821690be447f94c50">peripheralFeaturesList</a> [<a class="el" href="_s32_k142__features_8h.html#a64124f27cd745ac7c837469f9391f728a21a32539cf372c178e3cd0666068c889">CLOCK_NAME_COUNT</a>]</td></tr>
<tr class="memdesc:ga49ec5cfe81b5cd5821690be447f94c50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral features list Constant array storing the mappings between clock names of the peripherals and feature lists.  <a href="group__clock__manager__s32k1xx.html#ga49ec5cfe81b5cd5821690be447f94c50">More...</a><br /></td></tr>
<tr class="separator:ga49ec5cfe81b5cd5821690be447f94c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d36597370087617b58f0996d13c4944"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga9d36597370087617b58f0996d13c4944">g_TClkFreq</a> [3U]</td></tr>
<tr class="separator:ga9d36597370087617b58f0996d13c4944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1427c41e19c5e15edd30cc41e248a1d8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga1427c41e19c5e15edd30cc41e248a1d8">g_xtal0ClkFreq</a></td></tr>
<tr class="memdesc:ga1427c41e19c5e15edd30cc41e248a1d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTAL0 clock frequency.  <a href="group__clock__manager__s32k1xx.html#ga1427c41e19c5e15edd30cc41e248a1d8">More...</a><br /></td></tr>
<tr class="separator:ga1427c41e19c5e15edd30cc41e248a1d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a778ea62dbd2a38bb5a54b2b79ea975"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga3a778ea62dbd2a38bb5a54b2b79ea975">g_RtcClkInFreq</a></td></tr>
<tr class="memdesc:ga3a778ea62dbd2a38bb5a54b2b79ea975"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC_CLKIN clock frequency.  <a href="group__clock__manager__s32k1xx.html#ga3a778ea62dbd2a38bb5a54b2b79ea975">More...</a><br /></td></tr>
<tr class="separator:ga3a778ea62dbd2a38bb5a54b2b79ea975"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c5a52a81292cf9a5167198f4f346d6d9.html">platform</a></li><li class="navelem"><a class="el" href="dir_83c4f67939b2e50b6dc50fe3fc259b2d.html">drivers</a></li><li class="navelem"><a class="el" href="dir_0d0886e2fcbb253e2697226899070bee.html">src</a></li><li class="navelem"><a class="el" href="dir_fabe7cef5eb596f3f4eb5b80b53a4eaa.html">clock</a></li><li class="navelem"><a class="el" href="dir_6d94145b06899adf2babfc5a0f9ab6ac.html">S32K1xx</a></li><li class="navelem"><a class="el" href="clock___s32_k1xx_8h.html">clock_S32K1xx.h</a></li>
    <li class="footer">Generated on Fri Jun 11 2021 08:16:07 for S32 SDK by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.10 </li>
  </ul>
</div>
</body>
</html>
