verilog xil_defaultlib --include "../../../../Multiplier.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Multiplier.srcs/sources_1/bd/design_1/ipshared/2d50/hdl" --include "../../../../Multiplier.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_integercomputeBlock_0_0/sim/design_1_integercomputeBlock_0_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_dataIn_0/sim/design_1_dataIn_0.v" \
"../../../bd/design_1/ip/design_1_bufferRD_0/sim/design_1_bufferRD_0.v" \
"../../../bd/design_1/ip/design_1_bufferSelect_0/sim/design_1_bufferSelect_0.v" \
"../../../bd/design_1/ip/design_1_bufferEN_0/sim/design_1_bufferEN_0.v" \
"../../../bd/design_1/ip/design_1_mStart_0/sim/design_1_mStart_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
