# üìò RISC-V Vector Primer

An implementation-focused guide to the RISC-V Vector Extension (RVV 1.0) and the emerging Matrix Extension ‚Äî written for architects, compiler engineers, and embedded/edge AI developers.

‚û°Ô∏è **Read the chapters:** Browse the chapter files below or [start with Chapter 1](chapter-01.md)
‚≠ê **Star the repo if you‚Äôd like to follow updates**

---

Published by **Simplex Micro**

Welcome to the online edition of the **RISC-V Vector Primer**, a comprehensive guide to understanding, implementing, and applying the RISC-V Vector Extension (RVV). This site hosts the full book in chapter-based form, published openly for engineers, architects, students, and practitioners who want a clear and practical understanding of modern vector computation.

The primer explains RVV from first principles through real hardware design, performance analysis, and the architectural path toward matrix acceleration. It is grounded in decades of industry experience and written to be both accessible and technically rigorous.

---

## **Authors**

### **Dr. Thang Tran ‚Äî Founder, CEO & CTO**
A microprocessor architect with over 40 years of experience across x86, Arm, PowerPC, ARC, and RISC‚ÄëV. Dr. Tran led the design of the AndesCore NX27V‚Äîthe first commercial RISC‚ÄëV vector processor‚Äîand has held senior roles at AMD, Texas Instruments, Andes Technology, and Condor Computing.

### **Paul Miller ‚Äî Senior Fellow of Architecture and Design**
A senior microprocessor designer with 35+ years of experience in RISC, x86, ARM, DSP, and GPU architectures. Paul has designed floating‚Äëpoint units, SIMD engines, and AI accelerators, and now contributes to Simplex Micro‚Äôs RISC‚ÄëV Vector and Matrix processor development.

### **Jonah McLeod ‚Äî Editor**
An award‚Äëwinning editor with 30+ years of Silicon Valley experience. Jonah has led major high‚Äëtech publications and held senior communications roles at Virage Logic, Denali Software, Kilopass Technology, and Andes Technology.

---

## How to Cite This Book

If you reference this work in academic papers, technical articles, presentations, or documentation, please cite it as follows.

**Preferred citation (long form):**

Tran, Thang Minh; Miller, Paul; McLeod, Jonah.  
*RISC-V Vector Primer: An Implementation-Focused Guide to the RISC-V Vector Extension*.  
Simplex Micro, 2025.  
Available at: https://simplex-micro.github.io/riscv-vector-primer/

**Short citation:**

T. M. Tran, P. Miller, and J. McLeod, *RISC-V Vector Primer*, Simplex Micro, 2025.

When citing a specific chapter, please include the chapter title and, if applicable, the version or commit date.

**BibTeX:**

```bibtex
@book{TranRiscVVectorPrimer2025,
  title        = {RISC-V Vector Primer: An Implementation-Focused Guide to the RISC-V Vector Extension},
  author       = {Tran, Thang Minh and Miller, Paul and McLeod, Jonah},
  year         = {2025},
  publisher    = {Simplex Micro},
  url          = {https://simplex-micro.github.io/riscv-vector-primer/},
  note         = {Online edition}
}
---
```
## **Chapters**

- **Chapter 1 ‚Äî RISC‚ÄëV Vector Extension Demystified**  
  A conceptual foundation: vector vs SIMD, time‚Äìspace duality, chaining, strip mining, and the mental models needed to understand RVV.

- **Chapter 2 ‚Äî From Concept to Core: A RISC‚ÄëV Vector Processor in Silicon**  
  How RVV maps into real hardware: lanes, VRF design, port pressure, micro‚Äëops, and a concrete 512‚Äëbit implementation.

- **Chapter 3 ‚Äî RISC‚ÄëV Vector Extension Fundamentals**  
  SEW, LMUL, VLEN, VLMAX, masking, vtype, vsetvl, register grouping, functional units, memory behavior, and CSR semantics.

- **Chapter 4 ‚Äî Vector Instructions**  
  Memory operations, compute operations, widening/narrowing, fixed‚Äëpoint and floating‚Äëpoint arithmetic, reductions, masks, permutations, and register movement.

- **Chapter 5 ‚Äî Matrix Computation and Performance Analysis**  
  Single‚Äëprecision GEMM, low‚Äëprecision MAC pipelines, chaining, memory bandwidth, tiling, and deterministic execution for AI workloads.

- **Chapter 6 ‚Äî From Vectors to Matrices**  
  Why matrix workloads expose structural limits of 1‚ÄëD vectors, the architectural rationale for matrix tiles, PE arrays, tile geometry, and the emerging RISC‚ÄëV Matrix Extension.

---

## **About This Publication**

This primer is published by **Simplex Micro** as part of its mission to advance open, accessible technical education in RISC‚ÄëV vector and matrix processing. The content is released incrementally and updated as the book evolves.

**Source repository:**  
https://github.com/simplex-micro/riscv-vector-primer

---

## **License**

This work is licensed under the Creative Commons
Attribution-NonCommercial-NoDerivatives 4.0 International License (CC BY-NC-ND 4.0).
See the LICENSE file for details.
