#include "skeleton.dtsi"
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/reset/ast-g5-reset.h>
#include <dt-bindings/gpio/gpio.h>

/ {
	model = "AST2500 SOC";
	compatible = "aspeed,ast2500";
	#address-cells = <1>;
	#size-cells = <1>;
	interrupt-parent = <&vic>;

	memory {
		reg = <0x80000000 0x10000000>;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		
		cpu@0 {
			compatible = "arm,arm1176jz-s";
			device_type = "cpu";
			reg = <0>;
		};
	};

	apb {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		ahbc: ahbc@1e600000 {
			compatible = "aspeed,ast-ahbc";
			reg = <0x1e600000 0x100>;
                };

		fmc_spi: fmc_spi@1e620000 {
			status = "disable";
			compatible = "aspeed,fmc-spi";
			number_of_chip_select = /bits/ 8  <2>;
			/* reg : cs0 : cs1 : cs2 : cs3 : cs4 : cs5 */
			reg = <0x1e620000 0x100 0x20000000 0x20 0x28000000 0x20>;
			#address-cells = <1>;
			#size-cells = <0>;
			clocks = <&clk_ahb>;
                };

		spi1: spi1@1e630000 {
		};

		spi2: spi2@1e631000 {
		};

		mac0: ftgmac@1e660000 {
			compatible = "aspeed,ast-mac";
			reg = <0x1e660000 0x180>;
			interrupts = <2>;
			resets = <&sys_reset SCU_RESET_MAC0>;
			reset-names = "mac";
			clocks = <&clk_mac0>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_rmii1_default>;
			status = "disabled";
		};

		mac1: ftgmac@1e680000 {
			compatible = "aspeed,ast-mac";
			reg = <0x1e680000 0x180>;
			interrupts = <3>;
			resets = <&sys_reset SCU_RESET_MAC1>;
			reset-names = "mac";
			clocks = <&clk_mac1>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_rmii2_default>;
			status = "disabled";
		};

		gmac0: ethernet@1e660000 {
			compatible = "aspeed,ast-gmac";
			reg = <0x1e660000 0x180>;
			interrupts = <2>;
			resets = <&sys_reset SCU_RESET_MAC0>;
			reset-names = "mac";
			clocks = <&clk_mac0>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_rmii1_default>;
		};

		gmac1: ethernet@1e680000 {
			compatible = "aspeed,ast-gmac";
			reg = <0x1e680000 0x180>;
			interrupts = <3>;
			resets = <&sys_reset SCU_RESET_MAC1>;
			reset-names = "mac";
			clocks = <&clk_mac1>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_rmii2_default>;
		};

		ehci0: ehci@0x1e6a1000 {
			compatible = "aspeed,ast-ehci", "generic-ehci";
			reg = <0x1e6a1000 0x100>;
			interrupts = <5>;
			clocks = <&clk_usb20p1>;
			resets = <&sys_reset SCU_RESET_USB20>;
			reset-names = "ehci";
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_usb2ah_default>;
		};

		ehci1: ehci@0x1e6a3000 {
			compatible = "aspeed,ast-ehci", "generic-ehci";
			reg = <0x1e6a3000 0x100>;
			interrupts = <13>;
			clocks = <&clk_usb20p2>;
			resets = <&sys_reset SCU_RESET_USB_P1>;
			reset-names = "ehci";
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_usb2bh_default>;
		};

		uhci: uhci@0x1e6b0000 {
			compatible = "aspeed,ast-uhci", "generic-uhci";
			reg = <0x1e6b0000 0x100>;
			interrupts = <14>;
			#ports = <2>;
			clocks = <&clk_usb11>;
			resets = <&sys_reset SCU_RESET_USB11>;
			reset-names = "uhci";
		};

		udc: udc@0x1e6a0000 {
			compatible = "aspeed,ast-udc";
			reg = <0x1e6a0000 0x300>;
			interrupts = <5>;
			clocks = <&clk_usb20p1>;
			resets = <&sys_reset SCU_RESET_USB20>;
			reset-names = "udc";
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_usb2ad_default>;
			status = "disabled";
		};

		vic: vic@1e6c0080 {
			compatible = "aspeed,ast-vic";
			interrupt-controller;
			#interrupt-cells = <1>;
			valid-sources = <0xfefff7ff 0x0807ffff>;
			reg = <0x1e6c0080 0x80>;
                };

		mmc: mmc@1e6e0000 {
			compatible = "aspeed,ast-g5-sdmc";
			reg = <0x1e6e0000 0x200>;
			interrupts = <0>;
		};

		scu: scu@1e6e2000 {
			compatible = "aspeed,ast-bmc-scu";
			reg = <0x1e6e2000 0x200>;
		};

		syscon: syscon@1e6e2000 {
			compatible = "aspeed,g5-scu", "syscon", "simple-mfd";
			reg = <0x1e6e2000 0x200>;
			ranges = <0x0 0x1e6e2000 0x1a8>;

			#address-cells = <1>;
			#size-cells = <1>;

			pinctrl: pinctrl@1e6e2000 {
				compatible = "aspeed,g5-pinctrl";
			};

			sys_reset: sys_reset@04 {
				#reset-cells = <1>;
				compatible = "aspeed,ast-reset";
				reg = <0x04 0x04>, <0xD4 0x04>;
				syscon = <&syscon>;
			};
			clk_clkin: clk_clkin@70 {
				#clock-cells = <0>;
				compatible = "aspeed,g5-clkin-clock";
				div = <0x70 0x0>;
			};
			clk_mpll: clk_mpll@20 {
				#clock-cells = <0>;
				compatible = "aspeed,g5-mpll-clock";
				div = <0x20 0x0>;
				clocks = <&clk_clkin>;
			};
			clk_d2pll: clk_d2pll@1c {
				#clock-cells = <0>;
				compatible = "aspeed,g5-d2pll-clock";
				div = <0x1c 0x0>;
				enable = <0x13c 0x0>;
				clocks = <&clk_clkin>;
			};
			clk_hpll: clk_hpll@24 {
				#clock-cells = <0>;
				compatible = "aspeed,g5-hpll-clock";
				div = <0x24 0x0>;
				clocks = <&clk_clkin>;
			};
			clk_lhpll: clk_lhpll@08 {
				#clock-cells = <0>;
				compatible = "aspeed,g5-lhpll-clock";
				div = <0x08 0x0>;
				clocks = <&clk_hpll>;
			};
			clk_dpll: clk_dpll@28 {
				#clock-cells = <0>;
				compatible = "aspeed,g5-dpll-clock";
				div = <0x28 0x0>;
				enable = <0x130 0x0>;
				clocks = <&clk_clkin>;
			};
			clk_sd: clk_sd@08 {
				#clock-cells = <0>;
				compatible = "aspeed,g5-sdclock";
				div = <0x08 0x0>;
				enable = <0x0C 0x0>;
				clocks = <&clk_hpll>;
			};
			clk_e: clk_e@08 {
				#clock-cells = <0>;
				compatible = "aspeed,g5-eclock";
				enable = <0x0C 0x0>;
				div = <0x08 0x0>;
			};
			clk_usb11: clk_usb11@0C {
				#clock-cells = <0>;
				compatible = "aspeed,g5-usb11clock";
				enable = <0x0C 0x0>;
			};
			clk_usb20p1: clk_usb20p1@0C {
				#clock-cells = <0>;
				compatible = "aspeed,g5-usb20p1clock";
				enable = <0x0C 0x0>;
			};
			clk_usb20p2: clk_usb20p2@0C {
				#clock-cells = <0>;
				compatible = "aspeed,g5-usb20p2clock";
				enable = <0x0C 0x0>;
			};
			clk_ahb: clk_ahb@70 {
				#clock-cells = <0>;
				compatible = "aspeed,g5-ahb-clock";
				div = <0x70 0x0>;
				clocks = <&clk_hpll>;
			};
			clk_apb: clk_apb@08 {
				#clock-cells = <0>;
				compatible = "aspeed,g5-apb-clock";
				div = <0x08 0x0>;
				clocks = <&clk_hpll>;
			};
			clk_y: clk_y@0c {
				#clock-cells = <0>;
				compatible = "aspeed,g5-yclock";
				enable = <0x0C 0x0>;
				clocks = <&clk_mpll>;
			};
			clk_mac0: clk_mac0@0c {
				#clock-cells = <0>;
				compatible = "aspeed,g5-mac0-clock";
				enable = <0x0C 0x0>;
			};
			clk_mac1: clk_mac1@0c {
				#clock-cells = <0>;
				compatible = "aspeed,g5-mac1-clock";
				enable = <0x0C 0x0>;
			};
			clk_uart: clk_uart@2c {
				#clock-cells = <0>;
				compatible = "aspeed,g5-uart-clock";
				reg = <0x2c 0x0>;
			};
			hwrng@1e6e2078 {
				compatible = "timeriomem_rng";
				reg = <0x78 0x4>;
				period = <1>;
				quality = <100>;
			};
		};

		scu_irq: scu_irq {
			compatible = "aspeed,ast-scu-irq";
			interrupt-controller;
			#interrupt-cells = <1>;
			reg = <0x1e6e2018 0x4>;
			interrupts = <21>;
		};

		hace: hace@1e6e3000 {
			compatible = "aspeed,ast-crypto";
			reg = <0x1e6e3000 0x200>;
			interrupts = <4>;
			clocks = <&clk_y>;
			resets = <&sys_reset SCU_RESET_HACE>;
			reset-names = "crypto";
		};

		jtag: jtag@1e6e4000 {
			compatible = "aspeed,ast-jtag";
			reg= <0x1e6e4000 0x20>;
			interrupts = <43>;
			clocks = <&clk_apb>;
			resets = <&sys_reset SCU_RESET_JTAG>;
			reset-names = "jtag";
		};

		gfx: display@1e6e6000 {
			compatible = "aspeed,ast-g5-gfx", "syscon";
			reg = <0x1e6e6000 0x1000 0x8b000000 0x800000>;
			interrupts = <25>;
		};

		xdma: xdma@1e6e7000 {
			compatible = "aspeed,ast-xdma";
			reg = <0x1e6e7000 0x80>;
			interrupts = <6>;
			resets = <&sys_reset SCU_RESET_XDMA>;
			reset-names = "xdma";
		};

		mctp: mctp@1e6e8000 {
			compatible = "aspeed,ast-g5-mctp";
			reg = <0x1e6e8000 0x30 0x80000000 0x300>;
			interrupts = <42>;
			resets = <&sys_reset SCU_RESET_MCTP>;
			reset-names = "mctp";
		};

		adc: adc@1e6e9000 {
			compatible = "aspeed,ast-g5-adc";
			reg = <0x1e6e9000 0xb0>;
			interrupts = <31>;
			clocks = <&clk_apb>;
			resets = <&sys_reset SCU_RESET_ADC>;
			reset-names = "adc";
			pinctrl-names = "default";
				pinctrl-0 = <&pinctrl_adc0_default &pinctrl_adc1_default
				&pinctrl_adc2_default &pinctrl_adc3_default
				&pinctrl_adc4_default &pinctrl_adc5_default
				&pinctrl_adc6_default &pinctrl_adc7_default
				&pinctrl_adc8_default &pinctrl_adc9_default
				&pinctrl_adc10_default &pinctrl_adc11_default
				&pinctrl_adc12_default &pinctrl_adc13_default
				&pinctrl_adc14_default &pinctrl_adc15_default>;	
		};

		pcie_host: pcie_host@1e6ed000 {
			#compatible = "aspeed,ast-pcie";
			#reg = <0x1e6ed000 0xd0>;
		};

		espi: espi@1e6ee000 {
			compatible = "aspeed,ast-espi";
			reg = <0x1e6ee000 0x200>;
			interrupts = <23>;
			resets = <&sys_reset SCU_RESET_ESPI>;
			reset-names = "espi";
		};

		video: video@1e700000 {
			compatible = "aspeed,ast-video";
			/* 184MB : 40MB*/
			reg = <0x1e700000 0x300>;
			interrupts = <7>;
		};

		sram@1e720000 {
                        compatible = "mmio-sram";
                        reg = <0x1e720000 0x9000>;      /* 36K */
                };

		sdhci_irq: sdhci_irq {
			compatible = "aspeed,ast-sdhci-irq";
			interrupt-controller;
			#interrupt-cells = <1>;
			reg = <0x1e740000 0x100>;
			interrupts = <26>;
			slot_num = <2>;
			resets = <&sys_reset SCU_RESET_SDHCI>;
			reset-names = "sdhci";
			clocks = <&clk_sd>;
		};

		sdhci_slot0: sdhci_slot0@1e740100 {
			compatible = "aspeed,sdhci-ast";
			reg = <0x1e740100 0x100>;
			interrupts = <0>;
			interrupt-parent = <&sdhci_irq>;
			slot = <0>;
			sdhci,auto-cmd12;
			clocks = <&clk_sd>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_sd1_default>;
		};

		sdhci_slot1: sdhci_slot1@1e740200 {
			compatible = "aspeed,sdhci-ast";
			reg = <0x1e740200 0x100>;
			interrupts = <1>;
			interrupt-parent = <&sdhci_irq>;
			slot = <1>;
			sdhci,auto-cmd12;
			clocks = <&clk_sd>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_sd2_default>;
		};

		gpio: gpio@1e780000 {
			#gpio-cells = <2>;
			gpio-controller;
			compatible = "aspeed,ast-g5-gpio";
			reg = <0x1e780000 0x1000>;
			interrupts = <20>;
			interrupt-controller;
			clocks = <&clk_apb>;
			gpio-ranges = <&pinctrl 0 0 232>;
		 };

		mailbox: ast_mailbox@1e789200 {
			compatible = "aspeed,ast-mailbox";
			reg = <0x1e789200 0x80>;
			interrupts = <46>;
		};

		ast_rng: rng {
			compatible = "aspeed,ast-rng";
		};

		timer:timer@1e782000 {
			compatible = "aspeed,ast-timer";
			reg = <0x1e782000 0x1000>;
			interrupt-parent = <&vic>;
			interrupts = <16 IRQ_TYPE_EDGE_FALLING>, /* Timer 1 */
                                     <17 IRQ_TYPE_EDGE_FALLING>, /* Timer 2 */
                                     <18 IRQ_TYPE_EDGE_FALLING>; /* Timer 3 */
			clocks = <&clk_apb>;
			clock-names = "PCLK";
		};

		uart1: serial@1e783000 {
			compatible = "ns16550a";
			reg = <0x1e783000 0x1000>;
			reg-shift = <2>;
			interrupts = <9>;
			clocks = <&clk_uart>;
			no-loopback-test;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_txd1_default &pinctrl_rxd1_default>;
			status = "disabled";
		};

		uart0: serial@1e784000 {
			compatible = "ns16550a";
			reg = <0x1e784000 0x1000>;
			reg-shift = <2>;
			interrupts = <10>;
			clocks = <&clk_uart>;
			no-loopback-test;
		};

		/* use for sys crash */
		wdt0: wdt0@1e785000 {
			compatible = "aspeed,ast-g5-wdt";
			reg = <0x1e785000 0x1c>;
			timeout-sec = <60>;
			reset_mask = <0x23ffff3>;
		};		
		/* use for spi 3/4 bytes reboot */
		wdt1: wdt1@1e785020 {
			compatible = "aspeed,ast-g5-wdt";
			reg = <0x1e785020 0x1c>;
		};
		/* use for system reboot */
		wdt2: wdt2@1e785040 {
			compatible = "aspeed,ast-g5-wdt";
			reg = <0x1e785040 0x1c>;
		};

		pwm_techo: pwm_techo@1e7866000 {
			compatible = "aspeed,ast-pwm-tacho";
			reg = <0x1e786000 0x80>;
			interrupts = <28>;
			clocks = <&clk_mpll>;
			resets = <&sys_reset SCU_RESET_PWM>;
			reset-names = "ast_pwm_tacho";
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_pwm0_default &pinctrl_pwm1_default
					&pinctrl_pwm2_default &pinctrl_pwm3_default
					&pinctrl_pwm4_default &pinctrl_pwm5_default
					&pinctrl_pwm6_default &pinctrl_pwm7_default>;
		};

		vuart: vuart@1e787000 {
			compatible = "aspeed,ast-vuart";
			reg = <0x1e787000 0x200>;
			reg-shift = <2>;
			interrupts = <2>;
			clocks = <&clk_uart>;
			no-loopback-test;
			port_address = <0x3f8>;
			serial_irq = <4>;
		};

		lpc:lpc@1e789000 {
			compatible = "aspeed,ast-lpc";
			reg = <0x1e789000 0x200>;
			interrupts = <8>;
		};

		uart2: serial@1e78d000 {
			compatible = "ns16550a";
			reg = <0x1e78d000 0x1000>;
			reg-shift = <2>;
			interrupts = <32>;
			clocks = <&clk_uart>;
			no-loopback-test;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_txd2_default &pinctrl_rxd2_default>;
			status = "disabled";
		};

		uart3: serial@1e78e000 {
			compatible = "ns16550a";
			reg = <0x1e78e000 0x1000>;
			reg-shift = <2>;
			interrupts = <33>;
			clocks = <&clk_uart>;
			no-loopback-test;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_txd3_default &pinctrl_rxd3_default>;
		};
		uart4: serial@1e78f000 {
			compatible = "ns16550a";
			reg = <0x1e78f000 0x1000>;
			reg-shift = <2>;
			interrupts = <34>;
			clocks = <&clk_uart>;
			no-loopback-test;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_txd4_default &pinctrl_rxd4_default>;
		};

		ast_uart_sdma: uart_sdma@1e79e000 {
			compatible = "aspeed,ast-uart-sdma";
			reg = <0x1e79e000 0x400>;
			interrupts = <50>;
			status = "disabled";
		};
		
		dma_uart0: dma_uart0@1e78e000{
			compatible = "aspeed,ast-sdma-uart";
			reg = <0x1e78e000 0x1000>;
			interrupts = <33>;
			clocks = <24000000>;
			reg-shift = <2>;
			dma-channel = <2>;
			no-loopback-test;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_txd1_default &pinctrl_rxd1_default>;
			status = "disabled";
		};
		dma_uart1: dma_uart1@1e78f000{
			compatible = "aspeed,ast-sdma-uart";
			reg = <0x1e78f000 0x1000>;
			interrupts = <34>;
			clocks = <24000000>;
			reg-shift = <2>;
			dma-channel = <3>;
			no-loopback-test;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_txd1_default &pinctrl_rxd1_default>;
			status = "disabled";
		};
		dma_uart2: dma_uart2@1e790000{
			compatible = "aspeed,ast-sdma-uart";
			reg = <0x1e790000 0x1000>;
			interrupts = <51>;
			clocks = <24000000>;
			reg-shift = <2>;
			dma-channel = <4>;
			no-loopback-test;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_txd2_default &pinctrl_rxd2_default>;
			status = "disabled";
		};
		dma_uart3: dma_uart3@1e791000{
			compatible = "aspeed,ast-sdma-uart";
			reg = <0x1e791000 0x1000>;
			interrupts = <52>;
			clocks = <24000000>;
			reg-shift = <2>;
			dma-channel = <5>;
			no-loopback-test;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_txd3_default &pinctrl_rxd3_default>;
			status = "disabled";
		};
		dma_uart4: dma_uart4@1e792000{
			compatible = "aspeed,ast-sdma-uart";
			reg = <0x1e792000 0x1000>;
			interrupts = <53>;
			clocks = <24000000>;
			reg-shift = <2>;
			dma-channel = <6>;
			no-loopback-test;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_txd4_default &pinctrl_rxd4_default>;
			status = "disabled";
		};
		dma_uart5: dma_uart5@1e793000{
			compatible = "aspeed,ast-sdma-uart";
			reg = <0x1e793000 0x1000>;
			interrupts = <54>;
			clocks = <24000000>;
			reg-shift = <2>;
			dma-channel = <7>;
			no-loopback-test;
			status = "disabled";
		};
		dma_uart6: dma_uart6@1e794000{
			compatible = "aspeed,ast-sdma-uart";
			reg = <0x1e794000 0x1000>;
			interrupts = <55>;
			clocks = <24000000>;
			reg-shift = <2>;
			dma-channel = <8>;
			no-loopback-test;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_uart6_default &pinctrl_uart6_default>;
			status = "disabled";
		};
		dma_uart7: dma_uart7@1e795000{
			compatible = "aspeed,ast-sdma-uart";
			reg = <0x1e795000 0x1000>;
			interrupts = <56>;
			clocks = <24000000>;
			reg-shift = <2>;
			dma-channel = <9>;
			no-loopback-test;
			status = "disabled";
		};
		dma_uart8: dma_uart8@1e796000{
			compatible = "aspeed,ast-sdma-uart";
			reg = <0x1e796000 0x1000>;
			interrupts = <57>;
			clocks = <24000000>;
			reg-shift = <2>;
			dma-channel = <10>;
			no-loopback-test;
			status = "disabled";
		};
		dma_uart9: dma_uart9@1e797000{
			compatible = "aspeed,ast-sdma-uart";
			reg = <0x1e797000 0x1000>;
			interrupts = <58>;
			clocks = <24000000>;
			reg-shift = <2>;
			dma-channel = <11>;
			no-loopback-test;
			status = "disabled";
		};
		i2c: i2c@1e78a000 {
			compatible = "simple-bus";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0 0x1e78a000 0x1000>;
		};
		peci: peci@1e78b000 {
			compatible = "aspeed,ast-peci";
			reg = <0x1e78b000 0x60>;
			interrupts = <15>;
			clocks = <&clk_apb>;
			resets = <&sys_reset SCU_RESET_PECI>;
			reset-names = "peci";						
		};
	};

};

&i2c {
	i2c_irq: i2c_irq@00 {
		#interrupt-cells = <1>;
		compatible = "aspeed,ast-i2c-irq";
		reg = <0x00 0x10>;
		interrupts = <12>;
		interrupt-controller;
		bus_num = <14>;
		resets = <&sys_reset SCU_RESET_I2C>;
		reset-names = "i2c";		
	};

	i2c0: i2c@40 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0x40 0x40 0x200 0x10>;
		compatible = "aspeed,ast-g5-i2c", "aspeed,ast-buff-i2c";
		clocks = <&clk_apb>;
		bus-frequency = <100000>;
		interrupts = <0>;
		interrupt-parent = <&i2c_irq>;
		/* Does not need pinctrl properties */
	};

	i2c1: i2c@80 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0x80 0x40 0x210 0x10>;
		compatible = "aspeed,ast-g5-i2c", "aspeed,ast-buff-i2c";
		clocks = <&clk_apb>;
		bus-frequency = <100000>;
		interrupts = <1>;
		interrupt-parent = <&i2c_irq>;
		/* Does not need pinctrl properties */
	};
	i2c2: i2c@C0 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0xc0 0x40 0x220 0x10>;
		compatible = "aspeed,ast-g5-i2c", "aspeed,ast-buff-i2c";
		clocks = <&clk_apb>;
		bus-frequency = <100000>;
		interrupts = <2>;
		interrupt-parent = <&i2c_irq>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c3_default>;		
	};
	i2c3: i2c@100 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0x100 0x40 0x230 0x10>;
		compatible = "aspeed,ast-g5-i2c", "aspeed,ast-buff-i2c";
		clocks = <&clk_apb>;
		bus-frequency = <100000>;
		interrupts = <3>;
		interrupt-parent = <&i2c_irq>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c4_default>;
	};
	i2c4: i2c@140 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0x140 0x40 0x240 0x10>;
		compatible = "aspeed,ast-g5-i2c", "aspeed,ast-buff-i2c";
		clocks = <&clk_apb>;
		bus-frequency = <100000>;
		interrupts = <4>;
		interrupt-parent = <&i2c_irq>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c5_default>;
	};
	i2c5: i2c@180 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0x180 0x40 0x250 0x10>;
		compatible = "aspeed,ast-g5-i2c", "aspeed,ast-buff-i2c";
		clocks = <&clk_apb>;
		bus-frequency = <100000>;
		interrupts = <5>;
		interrupt-parent = <&i2c_irq>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c6_default>;
	};
	i2c6: i2c@1c0 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0x1c0 0x40 0x260 0x10>;
		compatible = "aspeed,ast-g5-i2c", "aspeed,ast-buff-i2c";
		clocks = <&clk_apb>;
		bus-frequency = <100000>;
		interrupts = <6>;
		interrupt-parent = <&i2c_irq>;
		pinctrl-0 = <&pinctrl_i2c7_default>;
	};
	i2c7: i2c@300 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0x300 0x40 0x270 0x10>;
		compatible = "aspeed,ast-g5-i2c", "aspeed,ast-buff-i2c";
		clocks = <&clk_apb>;
		bus-frequency = <100000>;
		interrupts = <7>;
		interrupt-parent = <&i2c_irq>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c8_default>;
	};
	i2c8: i2c@340 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0x340 0x40 0x280 0x10>;
		compatible = "aspeed,ast-g5-i2c", "aspeed,ast-buff-i2c";
		clocks = <&clk_apb>;
		bus-frequency = <100000>;
		interrupts = <8>;
		interrupt-parent = <&i2c_irq>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c9_default>;
	};
	i2c9: i2c@380 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0x380 0x40 0x290 0x10>;
		compatible = "aspeed,ast-g5-i2c";
		clocks = <&clk_apb>;
		bus-frequency = <100000>;
		interrupts = <9>;
		interrupt-parent = <&i2c_irq>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c10_default>;
		status = "disabled";
	};
	i2c10: i2c@3C0 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0x3c0 0x40 0x2a0 0x10>;
		compatible = "aspeed,ast-g5-i2c";
		clocks = <&clk_apb>;
		bus-frequency = <100000>;
		interrupts = <10>;
		interrupt-parent = <&i2c_irq>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c11_default>;
		status = "disabled";
	};
	i2c11: i2c@400 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0x400 0x40 0x2b0 0x10>;
		compatible = "aspeed,ast-g5-i2c";
		clocks = <&clk_apb>;
		bus-frequency = <100000>;
		interrupts = <11>;
		interrupt-parent = <&i2c_irq>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c12_default>;
		status = "disabled";
	};
	i2c12: i2c@440 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0x440 0x40 0x2c0 0x10>;
		compatible = "aspeed,ast-g5-i2c";
		clocks = <&clk_apb>;
		bus-frequency = <100000>;
		interrupts = <12>;
		interrupt-parent = <&i2c_irq>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c13_default>;
		status = "disabled";
	};
	i2c13: i2c@480 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0x480 0x40 0x2d0 0x10>;
		compatible = "aspeed,ast-g5-i2c";
		clocks = <&clk_apb>;
		bus-frequency = <100000>;
		interrupts = <13>;
		interrupt-parent = <&i2c_irq>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c14_default>;
		status = "disabled";
	};
};

&pinctrl {
	pinctrl_acpi_default: acpi_default {
		function = "ACPI";
		groups = "ACPI";
	};

	pinctrl_adc0_default: adc0_default {
		function = "ADC0";
		groups = "ADC0";
	};

	pinctrl_adc1_default: adc1_default {
		function = "ADC1";
		groups = "ADC1";
	};

	pinctrl_adc10_default: adc10_default {
		function = "ADC10";
		groups = "ADC10";
	};

	pinctrl_adc11_default: adc11_default {
		function = "ADC11";
		groups = "ADC11";
	};

	pinctrl_adc12_default: adc12_default {
		function = "ADC12";
		groups = "ADC12";
	};

	pinctrl_adc13_default: adc13_default {
		function = "ADC13";
		groups = "ADC13";
	};

	pinctrl_adc14_default: adc14_default {
		function = "ADC14";
		groups = "ADC14";
	};

	pinctrl_adc15_default: adc15_default {
		function = "ADC15";
		groups = "ADC15";
	};

	pinctrl_adc2_default: adc2_default {
		function = "ADC2";
		groups = "ADC2";
	};

	pinctrl_adc3_default: adc3_default {
		function = "ADC3";
		groups = "ADC3";
	};

	pinctrl_adc4_default: adc4_default {
		function = "ADC4";
		groups = "ADC4";
	};

	pinctrl_adc5_default: adc5_default {
		function = "ADC5";
		groups = "ADC5";
	};

	pinctrl_adc6_default: adc6_default {
		function = "ADC6";
		groups = "ADC6";
	};

	pinctrl_adc7_default: adc7_default {
		function = "ADC7";
		groups = "ADC7";
	};

	pinctrl_adc8_default: adc8_default {
		function = "ADC8";
		groups = "ADC8";
	};

	pinctrl_adc9_default: adc9_default {
		function = "ADC9";
		groups = "ADC9";
	};

	pinctrl_bmcint_default: bmcint_default {
		function = "BMCINT";
		groups = "BMCINT";
	};

	pinctrl_ddcclk_default: ddcclk_default {
		function = "DDCCLK";
		groups = "DDCCLK";
	};

	pinctrl_ddcdat_default: ddcdat_default {
		function = "DDCDAT";
		groups = "DDCDAT";
	};

	pinctrl_espi_default: espi_default {
		function = "ESPI";
		groups = "ESPI";
	};

	pinctrl_fwspics1_default: fwspics1_default {
		function = "FWSPICS1";
		groups = "FWSPICS1";
	};

	pinctrl_fwspics2_default: fwspics2_default {
		function = "FWSPICS2";
		groups = "FWSPICS2";
	};

	pinctrl_gpid0_default: gpid0_default {
		function = "GPID0";
		groups = "GPID0";
	};

	pinctrl_gpid2_default: gpid2_default {
		function = "GPID2";
		groups = "GPID2";
	};

	pinctrl_gpid4_default: gpid4_default {
		function = "GPID4";
		groups = "GPID4";
	};

	pinctrl_gpid6_default: gpid6_default {
		function = "GPID6";
		groups = "GPID6";
	};

	pinctrl_gpie0_default: gpie0_default {
		function = "GPIE0";
		groups = "GPIE0";
	};

	pinctrl_gpie2_default: gpie2_default {
		function = "GPIE2";
		groups = "GPIE2";
	};

	pinctrl_gpie4_default: gpie4_default {
		function = "GPIE4";
		groups = "GPIE4";
	};

	pinctrl_gpie6_default: gpie6_default {
		function = "GPIE6";
		groups = "GPIE6";
	};

	pinctrl_i2c10_default: i2c10_default {
		function = "I2C10";
		groups = "I2C10";
	};

	pinctrl_i2c11_default: i2c11_default {
		function = "I2C11";
		groups = "I2C11";
	};

	pinctrl_i2c12_default: i2c12_default {
		function = "I2C12";
		groups = "I2C12";
	};

	pinctrl_i2c13_default: i2c13_default {
		function = "I2C13";
		groups = "I2C13";
	};

	pinctrl_i2c14_default: i2c14_default {
		function = "I2C14";
		groups = "I2C14";
	};

	pinctrl_i2c3_default: i2c3_default {
		function = "I2C3";
		groups = "I2C3";
	};

	pinctrl_i2c4_default: i2c4_default {
		function = "I2C4";
		groups = "I2C4";
	};

	pinctrl_i2c5_default: i2c5_default {
		function = "I2C5";
		groups = "I2C5";
	};

	pinctrl_i2c6_default: i2c6_default {
		function = "I2C6";
		groups = "I2C6";
	};

	pinctrl_i2c7_default: i2c7_default {
		function = "I2C7";
		groups = "I2C7";
	};

	pinctrl_i2c8_default: i2c8_default {
		function = "I2C8";
		groups = "I2C8";
	};

	pinctrl_i2c9_default: i2c9_default {
		function = "I2C9";
		groups = "I2C9";
	};

	pinctrl_lad0_default: lad0_default {
		function = "LAD0";
		groups = "LAD0";
	};

	pinctrl_lad1_default: lad1_default {
		function = "LAD1";
		groups = "LAD1";
	};

	pinctrl_lad2_default: lad2_default {
		function = "LAD2";
		groups = "LAD2";
	};

	pinctrl_lad3_default: lad3_default {
		function = "LAD3";
		groups = "LAD3";
	};

	pinctrl_lclk_default: lclk_default {
		function = "LCLK";
		groups = "LCLK";
	};

	pinctrl_lframe_default: lframe_default {
		function = "LFRAME";
		groups = "LFRAME";
	};

	pinctrl_lpchc_default: lpchc_default {
		function = "LPCHC";
		groups = "LPCHC";
	};

	pinctrl_lpcpd_default: lpcpd_default {
		function = "LPCPD";
		groups = "LPCPD";
	};

	pinctrl_lpcplus_default: lpcplus_default {
		function = "LPCPLUS";
		groups = "LPCPLUS";
	};

	pinctrl_lpcpme_default: lpcpme_default {
		function = "LPCPME";
		groups = "LPCPME";
	};

	pinctrl_lpcrst_default: lpcrst_default {
		function = "LPCRST";
		groups = "LPCRST";
	};

	pinctrl_lpcsmi_default: lpcsmi_default {
		function = "LPCSMI";
		groups = "LPCSMI";
	};

	pinctrl_lsirq_default: lsirq_default {
		function = "LSIRQ";
		groups = "LSIRQ";
	};

	pinctrl_mac1link_default: mac1link_default {
		function = "MAC1LINK";
		groups = "MAC1LINK";
	};

	pinctrl_mac2link_default: mac2link_default {
		function = "MAC2LINK";
		groups = "MAC2LINK";
	};

	pinctrl_mdio1_default: mdio1_default {
		function = "MDIO1";
		groups = "MDIO1";
	};

	pinctrl_mdio2_default: mdio2_default {
		function = "MDIO2";
		groups = "MDIO2";
	};

	pinctrl_ncts1_default: ncts1_default {
		function = "NCTS1";
		groups = "NCTS1";
	};

	pinctrl_ncts2_default: ncts2_default {
		function = "NCTS2";
		groups = "NCTS2";
	};

	pinctrl_ncts3_default: ncts3_default {
		function = "NCTS3";
		groups = "NCTS3";
	};

	pinctrl_ncts4_default: ncts4_default {
		function = "NCTS4";
		groups = "NCTS4";
	};

	pinctrl_ndcd1_default: ndcd1_default {
		function = "NDCD1";
		groups = "NDCD1";
	};

	pinctrl_ndcd2_default: ndcd2_default {
		function = "NDCD2";
		groups = "NDCD2";
	};

	pinctrl_ndcd3_default: ndcd3_default {
		function = "NDCD3";
		groups = "NDCD3";
	};

	pinctrl_ndcd4_default: ndcd4_default {
		function = "NDCD4";
		groups = "NDCD4";
	};

	pinctrl_ndsr1_default: ndsr1_default {
		function = "NDSR1";
		groups = "NDSR1";
	};

	pinctrl_ndsr2_default: ndsr2_default {
		function = "NDSR2";
		groups = "NDSR2";
	};

	pinctrl_ndsr3_default: ndsr3_default {
		function = "NDSR3";
		groups = "NDSR3";
	};

	pinctrl_ndsr4_default: ndsr4_default {
		function = "NDSR4";
		groups = "NDSR4";
	};

	pinctrl_ndtr1_default: ndtr1_default {
		function = "NDTR1";
		groups = "NDTR1";
	};

	pinctrl_ndtr2_default: ndtr2_default {
		function = "NDTR2";
		groups = "NDTR2";
	};

	pinctrl_ndtr3_default: ndtr3_default {
		function = "NDTR3";
		groups = "NDTR3";
	};

	pinctrl_ndtr4_default: ndtr4_default {
		function = "NDTR4";
		groups = "NDTR4";
	};

	pinctrl_nri1_default: nri1_default {
		function = "NRI1";
		groups = "NRI1";
	};

	pinctrl_nri2_default: nri2_default {
		function = "NRI2";
		groups = "NRI2";
	};

	pinctrl_nri3_default: nri3_default {
		function = "NRI3";
		groups = "NRI3";
	};

	pinctrl_nri4_default: nri4_default {
		function = "NRI4";
		groups = "NRI4";
	};

	pinctrl_nrts1_default: nrts1_default {
		function = "NRTS1";
		groups = "NRTS1";
	};

	pinctrl_nrts2_default: nrts2_default {
		function = "NRTS2";
		groups = "NRTS2";
	};

	pinctrl_nrts3_default: nrts3_default {
		function = "NRTS3";
		groups = "NRTS3";
	};

	pinctrl_nrts4_default: nrts4_default {
		function = "NRTS4";
		groups = "NRTS4";
	};

	pinctrl_oscclk_default: oscclk_default {
		function = "OSCCLK";
		groups = "OSCCLK";
	};

	pinctrl_pewake_default: pewake_default {
		function = "PEWAKE";
		groups = "PEWAKE";
	};

	pinctrl_pnor_default: pnor_default {
		function = "PNOR";
		groups = "PNOR";
	};

	pinctrl_pwm0_default: pwm0_default {
		function = "PWM0";
		groups = "PWM0";
	};

	pinctrl_pwm1_default: pwm1_default {
		function = "PWM1";
		groups = "PWM1";
	};

	pinctrl_pwm2_default: pwm2_default {
		function = "PWM2";
		groups = "PWM2";
	};

	pinctrl_pwm3_default: pwm3_default {
		function = "PWM3";
		groups = "PWM3";
	};

	pinctrl_pwm4_default: pwm4_default {
		function = "PWM4";
		groups = "PWM4";
	};

	pinctrl_pwm5_default: pwm5_default {
		function = "PWM5";
		groups = "PWM5";
	};

	pinctrl_pwm6_default: pwm6_default {
		function = "PWM6";
		groups = "PWM6";
	};

	pinctrl_pwm7_default: pwm7_default {
		function = "PWM7";
		groups = "PWM7";
	};

	pinctrl_rgmii1_default: rgmii1_default {
		function = "RGMII1";
		groups = "RGMII1";
	};

	pinctrl_rgmii2_default: rgmii2_default {
		function = "RGMII2";
		groups = "RGMII2";
	};

	pinctrl_rmii1_default: rmii1_default {
		function = "RMII1";
		groups = "RMII1";
	};

	pinctrl_rmii2_default: rmii2_default {
		function = "RMII2";
		groups = "RMII2";
	};

	pinctrl_rxd1_default: rxd1_default {
		function = "RXD1";
		groups = "RXD1";
	};

	pinctrl_rxd2_default: rxd2_default {
		function = "RXD2";
		groups = "RXD2";
	};

	pinctrl_rxd3_default: rxd3_default {
		function = "RXD3";
		groups = "RXD3";
	};

	pinctrl_rxd4_default: rxd4_default {
		function = "RXD4";
		groups = "RXD4";
	};

	pinctrl_salt1_default: salt1_default {
		function = "SALT1";
		groups = "SALT1";
	};

	pinctrl_salt10_default: salt10_default {
		function = "SALT10";
		groups = "SALT10";
	};

	pinctrl_salt11_default: salt11_default {
		function = "SALT11";
		groups = "SALT11";
	};

	pinctrl_salt12_default: salt12_default {
		function = "SALT12";
		groups = "SALT12";
	};

	pinctrl_salt13_default: salt13_default {
		function = "SALT13";
		groups = "SALT13";
	};

	pinctrl_salt14_default: salt14_default {
		function = "SALT14";
		groups = "SALT14";
	};

	pinctrl_salt2_default: salt2_default {
		function = "SALT2";
		groups = "SALT2";
	};

	pinctrl_salt3_default: salt3_default {
		function = "SALT3";
		groups = "SALT3";
	};

	pinctrl_salt4_default: salt4_default {
		function = "SALT4";
		groups = "SALT4";
	};

	pinctrl_salt5_default: salt5_default {
		function = "SALT5";
		groups = "SALT5";
	};

	pinctrl_salt6_default: salt6_default {
		function = "SALT6";
		groups = "SALT6";
	};

	pinctrl_salt7_default: salt7_default {
		function = "SALT7";
		groups = "SALT7";
	};

	pinctrl_salt8_default: salt8_default {
		function = "SALT8";
		groups = "SALT8";
	};

	pinctrl_salt9_default: salt9_default {
		function = "SALT9";
		groups = "SALT9";
	};

	pinctrl_scl1_default: scl1_default {
		function = "SCL1";
		groups = "SCL1";
	};

	pinctrl_scl2_default: scl2_default {
		function = "SCL2";
		groups = "SCL2";
	};

	pinctrl_sd1_default: sd1_default {
		function = "SD1";
		groups = "SD1";
	};

	pinctrl_sd1_8bits_default: sd1_8bits_default {
                function = "SD1_8BITS";
                groups = "SD1_8BITS";
        };

	pinctrl_sd2_default: sd2_default {
		function = "SD2";
		groups = "SD2";
	};

	pinctrl_sda1_default: sda1_default {
		function = "SDA1";
		groups = "SDA1";
	};

	pinctrl_sda2_default: sda2_default {
		function = "SDA2";
		groups = "SDA2";
	};

	pinctrl_sgps1_default: sgps1_default {
		function = "SGPS1";
		groups = "SGPS1";
	};

	pinctrl_sgps2_default: sgps2_default {
		function = "SGPS2";
		groups = "SGPS2";
	};

	pinctrl_sioonctrl_default: sioonctrl_default {
		function = "SIOONCTRL";
		groups = "SIOONCTRL";
	};

	pinctrl_siopbi_default: siopbi_default {
		function = "SIOPBI";
		groups = "SIOPBI";
	};

	pinctrl_siopbo_default: siopbo_default {
		function = "SIOPBO";
		groups = "SIOPBO";
	};

	pinctrl_siopwreq_default: siopwreq_default {
		function = "SIOPWREQ";
		groups = "SIOPWREQ";
	};

	pinctrl_siopwrgd_default: siopwrgd_default {
		function = "SIOPWRGD";
		groups = "SIOPWRGD";
	};

	pinctrl_sios3_default: sios3_default {
		function = "SIOS3";
		groups = "SIOS3";
	};

	pinctrl_sios5_default: sios5_default {
		function = "SIOS5";
		groups = "SIOS5";
	};

	pinctrl_siosci_default: siosci_default {
		function = "SIOSCI";
		groups = "SIOSCI";
	};

	pinctrl_spi1_default: spi1_default {
		function = "SPI1";
		groups = "SPI1";
	};

	pinctrl_spi1cs1_default: spi1cs1_default {
		function = "SPI1CS1";
		groups = "SPI1CS1";
	};

	pinctrl_spi1debug_default: spi1debug_default {
		function = "SPI1DEBUG";
		groups = "SPI1DEBUG";
	};

	pinctrl_spi1passthru_default: spi1passthru_default {
		function = "SPI1PASSTHRU";
		groups = "SPI1PASSTHRU";
	};

	pinctrl_spi2ck_default: spi2ck_default {
		function = "SPI2CK";
		groups = "SPI2CK";
	};

	pinctrl_spi2cs0_default: spi2cs0_default {
		function = "SPI2CS0";
		groups = "SPI2CS0";
	};

	pinctrl_spi2cs1_default: spi2cs1_default {
		function = "SPI2CS1";
		groups = "SPI2CS1";
	};

	pinctrl_spi2miso_default: spi2miso_default {
		function = "SPI2MISO";
		groups = "SPI2MISO";
	};

	pinctrl_spi2mosi_default: spi2mosi_default {
		function = "SPI2MOSI";
		groups = "SPI2MOSI";
	};

	pinctrl_timer3_default: timer3_default {
		function = "TIMER3";
		groups = "TIMER3";
	};

	pinctrl_timer4_default: timer4_default {
		function = "TIMER4";
		groups = "TIMER4";
	};

	pinctrl_timer5_default: timer5_default {
		function = "TIMER5";
		groups = "TIMER5";
	};

	pinctrl_timer6_default: timer6_default {
		function = "TIMER6";
		groups = "TIMER6";
	};

	pinctrl_timer7_default: timer7_default {
		function = "TIMER7";
		groups = "TIMER7";
	};

	pinctrl_timer8_default: timer8_default {
		function = "TIMER8";
		groups = "TIMER8";
	};

	pinctrl_txd1_default: txd1_default {
		function = "TXD1";
		groups = "TXD1";
	};

	pinctrl_txd2_default: txd2_default {
		function = "TXD2";
		groups = "TXD2";
	};

	pinctrl_txd3_default: txd3_default {
		function = "TXD3";
		groups = "TXD3";
	};

	pinctrl_txd4_default: txd4_default {
		function = "TXD4";
		groups = "TXD4";
	};

	pinctrl_uart6_default: uart6_default {
		function = "UART6";
		groups = "UART6";
	};

	pinctrl_usb2ah_default: usb2ah_default {
                function = "USB2AH";
                groups = "USB2AH";
        };

	pinctrl_usb2bh_default: usb2bh_default {
                function = "USB2BH";
                groups = "USB2BH";
        };

	pinctrl_usb2ad_default: usb2ad_default {
                function = "USB2AD";
                groups = "USB2AD";
        };

	pinctrl_usbcki_default: usbcki_default {
		function = "USBCKI";
		groups = "USBCKI";
	};

	pinctrl_vgabiosrom_default: vgabiosrom_default {
		function = "VGABIOSROM";
		groups = "VGABIOSROM";
	};

	pinctrl_vgahs_default: vgahs_default {
		function = "VGAHS";
		groups = "VGAHS";
	};

	pinctrl_vgavs_default: vgavs_default {
		function = "VGAVS";
		groups = "VGAVS";
	};

	pinctrl_vpi24_default: vpi24_default {
		function = "VPI24";
		groups = "VPI24";
	};

	pinctrl_vpo_default: vpo_default {
		function = "VPO";
		groups = "VPO";
	};

	pinctrl_wdtrst1_default: wdtrst1_default {
		function = "WDTRST1";
		groups = "WDTRST1";
	};

	pinctrl_wdtrst2_default: wdtrst2_default {
		function = "WDTRST2";
		groups = "WDTRST2";
	};
};