# RRA
Designed and verified a 4-input Round-Robin Arbiter in Verilog/SystemVerilog. This project features a synchronous RTL design with a fair, rotating priority scheme to prevent resource starvation. Includes a self-checking testbench for functional validation using ModelSim.
