

================================================================
== Vitis HLS Report for 'decode_decision'
================================================================
* Date:           Sun May  7 10:30:19 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cabac_top
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.613 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |                           |                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance         |     Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_decode_regular_fu_193  |decode_regular  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    279|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        1|    -|     311|    604|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    248|    -|
|Register         |        -|    -|     218|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|     529|   1131|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+----+-----+-----+-----+
    |          Instance         |     Module     | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------+----------------+---------+----+-----+-----+-----+
    |grp_decode_regular_fu_193  |decode_regular  |        1|   0|  311|  604|    0|
    +---------------------------+----------------+---------+----+-----+-----+-----+
    |Total                      |                |        1|   0|  311|  604|    0|
    +---------------------------+----------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |add_ln14_fu_231_p2     |         +|   0|  0|   14|           9|           2|
    |add_ln16_fu_279_p2     |         +|   0|  0|   15|           8|           2|
    |add_ln6_fu_284_p2      |         +|   0|  0|   39|          32|           1|
    |sub_ln229_fu_353_p2    |         -|   0|  0|   39|          32|          32|
    |icmp_ln1076_fu_347_p2  |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln13_fu_221_p2    |      icmp|   0|  0|   11|           8|           1|
    |retVal_23_fu_241_p2    |      lshr|   0|  0|  100|          32|          32|
    |or_ln1543_fu_320_p2    |        or|   0|  0|    9|           9|           9|
    |ret_9_fu_366_p3        |    select|   0|  0|   32|           1|          32|
    |xor_ln76_fu_359_p2     |       xor|   0|  0|    2|           1|           2|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0|  279|         164|         145|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------+----+-----------+-----+-----------+
    |                            Name                           | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                  |  31|          6|    1|          6|
    |ap_phi_mux_binVal_1_phi_fu_178_p4                          |   9|          2|    1|          2|
    |ap_phi_mux_state_bstate_currIdx_1_phi_fu_148_p4            |   9|          2|   32|         64|
    |ap_phi_mux_state_bstate_held_aligned_word_1_phi_fu_168_p4  |   9|          2|    8|         16|
    |ap_phi_mux_state_bstate_n_bits_held_1_phi_fu_158_p4        |   9|          2|    8|         16|
    |ap_phi_mux_state_ivlOffset_1_phi_fu_187_p4                 |   9|          2|   32|         64|
    |ap_return_0                                                |   9|          2|   32|         64|
    |ap_return_1                                                |   9|          2|    8|         16|
    |ap_return_2                                                |   9|          2|    8|         16|
    |ap_return_3                                                |   9|          2|    1|          2|
    |ap_return_4                                                |   9|          2|   32|         64|
    |bStream_address0                                           |  14|          3|    3|          9|
    |bStream_ce0                                                |  14|          3|    1|          3|
    |baeState_0_constprop_o                                     |   9|          2|   32|         64|
    |baeState_0_constprop_o_ap_vld                              |   9|          2|    1|          2|
    |binVal_1_reg_175                                           |   9|          2|    1|          2|
    |state_bstate_currIdx_0_reg_107                             |   9|          2|   32|         64|
    |state_bstate_currIdx_1_reg_145                             |   9|          2|   32|         64|
    |state_bstate_held_aligned_word_0_reg_127                   |   9|          2|    8|         16|
    |state_bstate_held_aligned_word_1_reg_165                   |   9|          2|    8|         16|
    |state_bstate_n_bits_held_0_reg_116                         |   9|          2|    8|         16|
    |state_bstate_n_bits_held_1_reg_155                         |   9|          2|    8|         16|
    |state_ivlOffset_1_reg_184                                  |   9|          2|   32|         64|
    |val_reg_136                                                |   9|          2|    1|          2|
    +-----------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                      | 248|         54|  330|        668|
    +-----------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   5|   0|    5|          0|
    |ap_return_0_preg                          |  32|   0|   32|          0|
    |ap_return_1_preg                          |   8|   0|    8|          0|
    |ap_return_2_preg                          |   8|   0|    8|          0|
    |ap_return_3_preg                          |   1|   0|    1|          0|
    |ap_return_4_preg                          |  32|   0|   32|          0|
    |binVal_1_reg_175                          |   1|   0|    1|          0|
    |grp_decode_regular_fu_193_ap_start_reg    |   1|   0|    1|          0|
    |retVal_24_reg_438                         |   1|   0|    1|          0|
    |state_bstate_currIdx_0_reg_107            |  32|   0|   32|          0|
    |state_bstate_currIdx_1_reg_145            |  32|   0|   32|          0|
    |state_bstate_held_aligned_word_0_reg_127  |   8|   0|    8|          0|
    |state_bstate_held_aligned_word_1_reg_165  |   8|   0|    8|          0|
    |state_bstate_n_bits_held_0_reg_116        |   8|   0|    8|          0|
    |state_bstate_n_bits_held_1_reg_155        |   8|   0|    8|          0|
    |state_ivlOffset_1_reg_184                 |  32|   0|   32|          0|
    |val_reg_136                               |   1|   0|    9|          8|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 218|   0|  226|          8|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|       decode_decision|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|       decode_decision|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|       decode_decision|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|       decode_decision|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|       decode_decision|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|       decode_decision|  return value|
|ap_return_0                    |  out|   32|  ap_ctrl_hs|       decode_decision|  return value|
|ap_return_1                    |  out|    8|  ap_ctrl_hs|       decode_decision|  return value|
|ap_return_2                    |  out|    8|  ap_ctrl_hs|       decode_decision|  return value|
|ap_return_3                    |  out|    1|  ap_ctrl_hs|       decode_decision|  return value|
|ap_return_4                    |  out|   32|  ap_ctrl_hs|       decode_decision|  return value|
|mode_offset                    |   in|    1|     ap_none|           mode_offset|        scalar|
|p_read                         |   in|   32|     ap_none|                p_read|        scalar|
|p_read1                        |   in|   32|     ap_none|               p_read1|        scalar|
|p_read2                        |   in|    8|     ap_none|               p_read2|        scalar|
|p_read3                        |   in|    8|     ap_none|               p_read3|        scalar|
|bStream_address0               |  out|    3|   ap_memory|               bStream|         array|
|bStream_ce0                    |  out|    1|   ap_memory|               bStream|         array|
|bStream_q0                     |   in|    8|   ap_memory|               bStream|         array|
|ctxTables_address0             |  out|    9|   ap_memory|             ctxTables|         array|
|ctxTables_ce0                  |  out|    1|   ap_memory|             ctxTables|         array|
|ctxTables_we0                  |  out|    1|   ap_memory|             ctxTables|         array|
|ctxTables_d0                   |  out|    8|   ap_memory|             ctxTables|         array|
|ctxTables_q0                   |   in|    8|   ap_memory|             ctxTables|         array|
|baeState_0_constprop_i         |   in|   32|     ap_ovld|  baeState_0_constprop|       pointer|
|baeState_0_constprop_o         |  out|   32|     ap_ovld|  baeState_0_constprop|       pointer|
|baeState_0_constprop_o_ap_vld  |  out|    1|     ap_ovld|  baeState_0_constprop|       pointer|
+-------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 4 
2 --> 5 
3 --> 5 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read37 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 6 'read' 'p_read37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read26 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 7 'read' 'p_read26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read15 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 8 'read' 'p_read15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_81 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 9 'read' 'p_read_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mode_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mode_offset"   --->   Operation 10 'read' 'mode_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %mode_offset_read, void, void" [src/arith_dec.cpp:98]   --->   Operation 11 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (4.06ns)   --->   "%call_ret = call i81 @decode_regular, i32 %p_read_81, i32 %p_read15, i8 %p_read26, i8 %p_read37, i8 %bStream, i8 %ctxTables, i32 %baeState_0_constprop, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/arith_dec.cpp:99]   --->   Operation 12 'call' 'call_ret' <Predicate = (!mode_offset_read)> <Delay = 4.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i8 %p_read26" [src/utils.cpp:13]   --->   Operation 13 'zext' 'zext_ln13' <Predicate = (mode_offset_read)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.55ns)   --->   "%icmp_ln13 = icmp_eq  i8 %p_read26, i8 0" [src/utils.cpp:13]   --->   Operation 14 'icmp' 'icmp_ln13' <Predicate = (mode_offset_read)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i8 %p_read37" [src/utils.cpp:14]   --->   Operation 15 'zext' 'zext_ln14' <Predicate = (mode_offset_read)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void, void %._crit_edge4" [src/utils.cpp:13]   --->   Operation 16 'br' 'br_ln13' <Predicate = (mode_offset_read)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.91ns)   --->   "%add_ln14 = add i9 %zext_ln13, i9 511" [src/utils.cpp:14]   --->   Operation 17 'add' 'add_ln14' <Predicate = (mode_offset_read & !icmp_ln13)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i9 %add_ln14" [src/utils.cpp:14]   --->   Operation 18 'sext' 'sext_ln14' <Predicate = (mode_offset_read & !icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%retVal_23 = lshr i32 %zext_ln14, i32 %sext_ln14" [src/utils.cpp:14]   --->   Operation 19 'lshr' 'retVal_23' <Predicate = (mode_offset_read & !icmp_ln13)> <Delay = 3.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%retVal_24 = trunc i32 %retVal_23" [src/utils.cpp:11]   --->   Operation 20 'trunc' 'retVal_24' <Predicate = (mode_offset_read & !icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i32 %p_read15" [src/utils.cpp:5]   --->   Operation 21 'zext' 'zext_ln5' <Predicate = (mode_offset_read & icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bStream_addr = getelementptr i8 %bStream, i64 0, i64 %zext_ln5" [src/utils.cpp:5]   --->   Operation 22 'getelementptr' 'bStream_addr' <Predicate = (mode_offset_read & icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%retVal_25 = load i3 %bStream_addr" [src/utils.cpp:5]   --->   Operation 23 'load' 'retVal_25' <Predicate = (mode_offset_read & icmp_ln13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7> <RAM>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 24 [1/2] (0.69ns)   --->   "%call_ret = call i81 @decode_regular, i32 %p_read_81, i32 %p_read15, i8 %p_read26, i8 %p_read37, i8 %bStream, i8 %ctxTables, i32 %baeState_0_constprop, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/arith_dec.cpp:99]   --->   Operation 24 'call' 'call_ret' <Predicate = true> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%binVal_ret = extractvalue i81 %call_ret" [src/arith_dec.cpp:99]   --->   Operation 25 'extractvalue' 'binVal_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_ret = extractvalue i81 %call_ret" [src/arith_dec.cpp:99]   --->   Operation 26 'extractvalue' 'state_bstate_held_aligned_word_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_ret = extractvalue i81 %call_ret" [src/arith_dec.cpp:99]   --->   Operation 27 'extractvalue' 'state_bstate_n_bits_held_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_ret = extractvalue i81 %call_ret" [src/arith_dec.cpp:99]   --->   Operation 28 'extractvalue' 'state_bstate_currIdx_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%state_ivlOffset_ret = extractvalue i81 %call_ret" [src/arith_dec.cpp:99]   --->   Operation 29 'extractvalue' 'state_ivlOffset_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.58ns)   --->   "%br_ln100 = br void %._crit_edge" [src/arith_dec.cpp:100]   --->   Operation 30 'br' 'br_ln100' <Predicate = true> <Delay = 1.58>

State 3 <SV = 1> <Delay = 1.91>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i1 %retVal_24" [src/utils.cpp:11]   --->   Operation 31 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.91ns)   --->   "%add_ln16 = add i8 %p_read26, i8 255" [src/utils.cpp:16]   --->   Operation 32 'add' 'add_ln16' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.58ns)   --->   "%br_ln17 = br void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i" [src/utils.cpp:17]   --->   Operation 33 'br' 'br_ln17' <Predicate = true> <Delay = 1.58>

State 4 <SV = 1> <Delay = 2.55>
ST_4 : Operation 34 [1/2] (2.32ns)   --->   "%retVal_25 = load i3 %bStream_addr" [src/utils.cpp:5]   --->   Operation 34 'load' 'retVal_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7> <RAM>
ST_4 : Operation 35 [1/1] (2.55ns)   --->   "%add_ln6 = add i32 %p_read15, i32 1" [src/utils.cpp:6]   --->   Operation 35 'add' 'add_ln6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %retVal_25, i32 7" [src/utils.cpp:42]   --->   Operation 36 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i1 %tmp" [src/utils.cpp:42]   --->   Operation 37 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%retVal = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln42" [src/utils.cpp:42]   --->   Operation 38 'bitconcatenate' 'retVal' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.58ns)   --->   "%br_ln46 = br void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i" [src/utils.cpp:46]   --->   Operation 39 'br' 'br_ln46' <Predicate = true> <Delay = 1.58>

State 5 <SV = 2> <Delay = 6.02>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_0 = phi i32 %add_ln6, void %._crit_edge4, i32 %p_read15, void" [src/utils.cpp:6]   --->   Operation 40 'phi' 'state_bstate_currIdx_0' <Predicate = (mode_offset_read)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_0 = phi i8 7, void %._crit_edge4, i8 %add_ln16, void" [src/utils.cpp:16]   --->   Operation 41 'phi' 'state_bstate_n_bits_held_0' <Predicate = (mode_offset_read)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_0 = phi i8 %retVal_25, void %._crit_edge4, i8 %p_read37, void"   --->   Operation 42 'phi' 'state_bstate_held_aligned_word_0' <Predicate = (mode_offset_read)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%val = phi i9 %retVal, void %._crit_edge4, i9 %zext_ln11, void"   --->   Operation 43 'phi' 'val' <Predicate = (mode_offset_read)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%trunc_ln1543 = trunc i32 %p_read_81"   --->   Operation 44 'trunc' 'trunc_ln1543' <Predicate = (mode_offset_read)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln1543, i1 0"   --->   Operation 45 'bitconcatenate' 'shl_ln' <Predicate = (mode_offset_read)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln1543 = or i9 %shl_ln, i9 %val"   --->   Operation 46 'or' 'or_ln1543' <Predicate = (mode_offset_read)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_s = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %p_read_81, i32 8, i32 30"   --->   Operation 47 'partselect' 'tmp_s' <Predicate = (mode_offset_read)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%ret = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i9, i23 %tmp_s, i9 %or_ln1543"   --->   Operation 48 'bitconcatenate' 'ret' <Predicate = (mode_offset_read)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%baeState_0_constprop_load = load i32 %baeState_0_constprop"   --->   Operation 49 'load' 'baeState_0_constprop_load' <Predicate = (mode_offset_read)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (2.47ns)   --->   "%icmp_ln1076 = icmp_ult  i32 %ret, i32 %baeState_0_constprop_load"   --->   Operation 50 'icmp' 'icmp_ln1076' <Predicate = (mode_offset_read)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (2.55ns)   --->   "%sub_ln229 = sub i32 %ret, i32 %baeState_0_constprop_load"   --->   Operation 51 'sub' 'sub_ln229' <Predicate = (mode_offset_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.97ns)   --->   "%xor_ln76 = xor i1 %icmp_ln1076, i1 1" [src/arith_dec.cpp:76]   --->   Operation 52 'xor' 'xor_ln76' <Predicate = (mode_offset_read)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.69ns)   --->   "%ret_9 = select i1 %icmp_ln1076, i32 %ret, i32 %sub_ln229" [src/arith_dec.cpp:76]   --->   Operation 53 'select' 'ret_9' <Predicate = (mode_offset_read)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (1.58ns)   --->   "%br_ln102 = br void %._crit_edge" [src/arith_dec.cpp:102]   --->   Operation 54 'br' 'br_ln102' <Predicate = (mode_offset_read)> <Delay = 1.58>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_1 = phi i32 %state_bstate_currIdx_0, void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i, i32 %state_bstate_currIdx_ret, void" [src/utils.cpp:6]   --->   Operation 55 'phi' 'state_bstate_currIdx_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_1 = phi i8 %state_bstate_n_bits_held_0, void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i, i8 %state_bstate_n_bits_held_ret, void" [src/utils.cpp:16]   --->   Operation 56 'phi' 'state_bstate_n_bits_held_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_1 = phi i8 %state_bstate_held_aligned_word_0, void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i, i8 %state_bstate_held_aligned_word_ret, void" [src/utils.cpp:5]   --->   Operation 57 'phi' 'state_bstate_held_aligned_word_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%binVal_1 = phi i1 %xor_ln76, void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i, i1 %binVal_ret, void" [src/arith_dec.cpp:76]   --->   Operation 58 'phi' 'binVal_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%state_ivlOffset_1 = phi i32 %ret_9, void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i, i32 %state_ivlOffset_ret, void"   --->   Operation 59 'phi' 'state_ivlOffset_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i81 <undef>, i32 %state_bstate_currIdx_1" [src/arith_dec.cpp:107]   --->   Operation 60 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i81 %mrv_s, i8 %state_bstate_n_bits_held_1" [src/arith_dec.cpp:107]   --->   Operation 61 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i81 %mrv_6, i8 %state_bstate_held_aligned_word_1" [src/arith_dec.cpp:107]   --->   Operation 62 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i81 %mrv_7, i1 %binVal_1" [src/arith_dec.cpp:107]   --->   Operation 63 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i81 %mrv_8, i32 %state_ivlOffset_1" [src/arith_dec.cpp:107]   --->   Operation 64 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln107 = ret i81 %mrv_4" [src/arith_dec.cpp:107]   --->   Operation 65 'ret' 'ret_ln107' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mode_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ctxTables]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ baeState_0_constprop]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ lpsTable]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ transMPS]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ transLPS]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read37                           (read          ) [ 001111]
p_read26                           (read          ) [ 001100]
p_read15                           (read          ) [ 001111]
p_read_81                          (read          ) [ 001111]
mode_offset_read                   (read          ) [ 011111]
br_ln98                            (br            ) [ 000000]
zext_ln13                          (zext          ) [ 000000]
icmp_ln13                          (icmp          ) [ 010000]
zext_ln14                          (zext          ) [ 000000]
br_ln13                            (br            ) [ 000000]
add_ln14                           (add           ) [ 000000]
sext_ln14                          (sext          ) [ 000000]
retVal_23                          (lshr          ) [ 000000]
retVal_24                          (trunc         ) [ 000100]
zext_ln5                           (zext          ) [ 000000]
bStream_addr                       (getelementptr ) [ 000010]
call_ret                           (call          ) [ 000000]
binVal_ret                         (extractvalue  ) [ 001001]
state_bstate_held_aligned_word_ret (extractvalue  ) [ 001001]
state_bstate_n_bits_held_ret       (extractvalue  ) [ 001001]
state_bstate_currIdx_ret           (extractvalue  ) [ 001001]
state_ivlOffset_ret                (extractvalue  ) [ 001001]
br_ln100                           (br            ) [ 001001]
zext_ln11                          (zext          ) [ 000111]
add_ln16                           (add           ) [ 000111]
br_ln17                            (br            ) [ 000111]
retVal_25                          (load          ) [ 000111]
add_ln6                            (add           ) [ 000111]
tmp                                (bitselect     ) [ 000000]
zext_ln42                          (zext          ) [ 000000]
retVal                             (bitconcatenate) [ 000111]
br_ln46                            (br            ) [ 000111]
state_bstate_currIdx_0             (phi           ) [ 000001]
state_bstate_n_bits_held_0         (phi           ) [ 000001]
state_bstate_held_aligned_word_0   (phi           ) [ 000001]
val                                (phi           ) [ 000001]
trunc_ln1543                       (trunc         ) [ 000000]
shl_ln                             (bitconcatenate) [ 000000]
or_ln1543                          (or            ) [ 000000]
tmp_s                              (partselect    ) [ 000000]
ret                                (bitconcatenate) [ 000000]
baeState_0_constprop_load          (load          ) [ 000000]
icmp_ln1076                        (icmp          ) [ 000000]
sub_ln229                          (sub           ) [ 000000]
xor_ln76                           (xor           ) [ 000000]
ret_9                              (select        ) [ 000000]
br_ln102                           (br            ) [ 000000]
state_bstate_currIdx_1             (phi           ) [ 000001]
state_bstate_n_bits_held_1         (phi           ) [ 000001]
state_bstate_held_aligned_word_1   (phi           ) [ 000001]
binVal_1                           (phi           ) [ 000001]
state_ivlOffset_1                  (phi           ) [ 000001]
mrv_s                              (insertvalue   ) [ 000000]
mrv_6                              (insertvalue   ) [ 000000]
mrv_7                              (insertvalue   ) [ 000000]
mrv_8                              (insertvalue   ) [ 000000]
mrv_4                              (insertvalue   ) [ 000000]
ret_ln107                          (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mode_offset">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode_offset"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bStream">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bStream"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ctxTables">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctxTables"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="baeState_0_constprop">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="baeState_0_constprop"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="lpsTable">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lpsTable"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="transMPS">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transMPS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="transLPS">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transLPS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decode_regular"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i23.i9"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="p_read37_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read37/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_read26_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read26/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_read15_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read15/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_read_81_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_81/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="mode_offset_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_offset_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="bStream_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bStream_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="retVal_25/1 "/>
</bind>
</comp>

<comp id="107" class="1005" name="state_bstate_currIdx_0_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="109" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_bstate_currIdx_0 (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="state_bstate_currIdx_0_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="32" slack="2"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_bstate_currIdx_0/5 "/>
</bind>
</comp>

<comp id="116" class="1005" name="state_bstate_n_bits_held_0_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="1"/>
<pin id="118" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_bstate_n_bits_held_0 (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="state_bstate_n_bits_held_0_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="8" slack="1"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_bstate_n_bits_held_0/5 "/>
</bind>
</comp>

<comp id="127" class="1005" name="state_bstate_held_aligned_word_0_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="129" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_bstate_held_aligned_word_0 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="state_bstate_held_aligned_word_0_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="8" slack="2"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_bstate_held_aligned_word_0/5 "/>
</bind>
</comp>

<comp id="136" class="1005" name="val_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="138" dir="1" index="1" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opset="val (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="val_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="9" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="1" slack="1"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val/5 "/>
</bind>
</comp>

<comp id="145" class="1005" name="state_bstate_currIdx_1_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="147" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_bstate_currIdx_1 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="state_bstate_currIdx_1_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="32" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_bstate_currIdx_1/5 "/>
</bind>
</comp>

<comp id="155" class="1005" name="state_bstate_n_bits_held_1_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="157" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_bstate_n_bits_held_1 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="state_bstate_n_bits_held_1_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="8" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_bstate_n_bits_held_1/5 "/>
</bind>
</comp>

<comp id="165" class="1005" name="state_bstate_held_aligned_word_1_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="167" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_bstate_held_aligned_word_1 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="state_bstate_held_aligned_word_1_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="8" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_bstate_held_aligned_word_1/5 "/>
</bind>
</comp>

<comp id="175" class="1005" name="binVal_1_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="177" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="binVal_1 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="binVal_1_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="1" slack="1"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="binVal_1/5 "/>
</bind>
</comp>

<comp id="184" class="1005" name="state_ivlOffset_1_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="186" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_ivlOffset_1 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="state_ivlOffset_1_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="32" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_ivlOffset_1/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_decode_regular_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="81" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="32" slack="0"/>
<pin id="197" dir="0" index="3" bw="8" slack="0"/>
<pin id="198" dir="0" index="4" bw="8" slack="0"/>
<pin id="199" dir="0" index="5" bw="8" slack="0"/>
<pin id="200" dir="0" index="6" bw="8" slack="0"/>
<pin id="201" dir="0" index="7" bw="32" slack="0"/>
<pin id="202" dir="0" index="8" bw="8" slack="0"/>
<pin id="203" dir="0" index="9" bw="7" slack="0"/>
<pin id="204" dir="0" index="10" bw="7" slack="0"/>
<pin id="205" dir="1" index="11" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln13_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln13_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln14_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln14_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sext_ln14_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="9" slack="0"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="retVal_23_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="9" slack="0"/>
<pin id="244" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="retVal_23/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="retVal_24_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="retVal_24/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln5_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="binVal_ret_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="81" slack="0"/>
<pin id="258" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="binVal_ret/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="state_bstate_held_aligned_word_ret_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="81" slack="0"/>
<pin id="262" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="state_bstate_held_aligned_word_ret/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="state_bstate_n_bits_held_ret_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="81" slack="0"/>
<pin id="266" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="state_bstate_n_bits_held_ret/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="state_bstate_currIdx_ret_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="81" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="state_bstate_currIdx_ret/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="state_ivlOffset_ret_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="81" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="state_ivlOffset_ret/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln11_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln16_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="1"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln6_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="0"/>
<pin id="292" dir="0" index="2" bw="4" slack="0"/>
<pin id="293" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln42_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="retVal_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="9" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="1" slack="0"/>
<pin id="305" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="retVal/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="trunc_ln1543_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="2"/>
<pin id="311" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1543/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="shl_ln_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="9" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="or_ln1543_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="9" slack="0"/>
<pin id="322" dir="0" index="1" bw="9" slack="0"/>
<pin id="323" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1543/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_s_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="23" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="2"/>
<pin id="329" dir="0" index="2" bw="5" slack="0"/>
<pin id="330" dir="0" index="3" bw="6" slack="0"/>
<pin id="331" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="ret_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="23" slack="0"/>
<pin id="338" dir="0" index="2" bw="9" slack="0"/>
<pin id="339" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="baeState_0_constprop_load_load_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="baeState_0_constprop_load/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="icmp_ln1076_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1076/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="sub_ln229_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln229/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="xor_ln76_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln76/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="ret_9_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="0" index="2" bw="32" slack="0"/>
<pin id="370" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_9/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="mrv_s_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="81" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="1" index="2" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="mrv_6_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="81" slack="0"/>
<pin id="383" dir="0" index="1" bw="8" slack="0"/>
<pin id="384" dir="1" index="2" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="mrv_7_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="81" slack="0"/>
<pin id="389" dir="0" index="1" bw="8" slack="0"/>
<pin id="390" dir="1" index="2" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="mrv_8_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="81" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="mrv_4_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="81" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="1" index="2" bw="81" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/5 "/>
</bind>
</comp>

<comp id="405" class="1005" name="p_read37_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="1"/>
<pin id="407" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read37 "/>
</bind>
</comp>

<comp id="411" class="1005" name="p_read26_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="1"/>
<pin id="413" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read26 "/>
</bind>
</comp>

<comp id="417" class="1005" name="p_read15_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read15 "/>
</bind>
</comp>

<comp id="424" class="1005" name="p_read_81_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_81 "/>
</bind>
</comp>

<comp id="431" class="1005" name="mode_offset_read_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="2"/>
<pin id="433" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="mode_offset_read "/>
</bind>
</comp>

<comp id="438" class="1005" name="retVal_24_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="retVal_24 "/>
</bind>
</comp>

<comp id="443" class="1005" name="bStream_addr_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="3" slack="1"/>
<pin id="445" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bStream_addr "/>
</bind>
</comp>

<comp id="448" class="1005" name="binVal_ret_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="1"/>
<pin id="450" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="binVal_ret "/>
</bind>
</comp>

<comp id="453" class="1005" name="state_bstate_held_aligned_word_ret_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="1"/>
<pin id="455" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_bstate_held_aligned_word_ret "/>
</bind>
</comp>

<comp id="458" class="1005" name="state_bstate_n_bits_held_ret_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="1"/>
<pin id="460" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_bstate_n_bits_held_ret "/>
</bind>
</comp>

<comp id="463" class="1005" name="state_bstate_currIdx_ret_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="1"/>
<pin id="465" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="state_bstate_currIdx_ret "/>
</bind>
</comp>

<comp id="468" class="1005" name="state_ivlOffset_ret_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="1"/>
<pin id="470" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="state_ivlOffset_ret "/>
</bind>
</comp>

<comp id="473" class="1005" name="zext_ln11_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="9" slack="1"/>
<pin id="475" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln11 "/>
</bind>
</comp>

<comp id="478" class="1005" name="add_ln16_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="1"/>
<pin id="480" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16 "/>
</bind>
</comp>

<comp id="483" class="1005" name="retVal_25_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="1"/>
<pin id="485" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="retVal_25 "/>
</bind>
</comp>

<comp id="488" class="1005" name="add_ln6_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln6 "/>
</bind>
</comp>

<comp id="493" class="1005" name="retVal_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="9" slack="1"/>
<pin id="495" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="retVal "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="22" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="22" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="119"><net_src comp="48" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="154"><net_src comp="110" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="164"><net_src comp="120" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="174"><net_src comp="130" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="206"><net_src comp="28" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="207"><net_src comp="82" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="208"><net_src comp="76" pin="2"/><net_sink comp="193" pin=2"/></net>

<net id="209"><net_src comp="70" pin="2"/><net_sink comp="193" pin=3"/></net>

<net id="210"><net_src comp="64" pin="2"/><net_sink comp="193" pin=4"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="193" pin=5"/></net>

<net id="212"><net_src comp="12" pin="0"/><net_sink comp="193" pin=6"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="193" pin=7"/></net>

<net id="214"><net_src comp="16" pin="0"/><net_sink comp="193" pin=8"/></net>

<net id="215"><net_src comp="18" pin="0"/><net_sink comp="193" pin=9"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="193" pin=10"/></net>

<net id="220"><net_src comp="70" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="70" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="30" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="64" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="217" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="32" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="227" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="237" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="76" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="259"><net_src comp="193" pin="11"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="193" pin="11"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="193" pin="11"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="193" pin="11"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="193" pin="11"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="36" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="38" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="40" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="101" pin="3"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="42" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="300"><net_src comp="289" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="44" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="46" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="297" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="317"><net_src comp="50" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="309" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="46" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="324"><net_src comp="312" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="139" pin="4"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="52" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="54" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="334"><net_src comp="56" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="340"><net_src comp="58" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="326" pin="4"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="320" pin="2"/><net_sink comp="335" pin=2"/></net>

<net id="346"><net_src comp="14" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="335" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="343" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="335" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="343" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="347" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="60" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="365"><net_src comp="359" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="371"><net_src comp="347" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="335" pin="3"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="353" pin="2"/><net_sink comp="366" pin=2"/></net>

<net id="374"><net_src comp="366" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="379"><net_src comp="62" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="148" pin="4"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="375" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="158" pin="4"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="381" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="168" pin="4"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="387" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="178" pin="4"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="393" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="187" pin="4"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="64" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="193" pin=4"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="414"><net_src comp="70" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="193" pin=3"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="420"><net_src comp="76" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="423"><net_src comp="417" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="427"><net_src comp="82" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="430"><net_src comp="424" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="434"><net_src comp="88" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="441"><net_src comp="247" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="446"><net_src comp="94" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="451"><net_src comp="256" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="456"><net_src comp="260" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="461"><net_src comp="264" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="466"><net_src comp="268" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="471"><net_src comp="272" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="476"><net_src comp="276" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="481"><net_src comp="279" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="486"><net_src comp="101" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="491"><net_src comp="284" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="496"><net_src comp="301" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="139" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bStream | {}
	Port: ctxTables | {1 2 }
	Port: baeState_0_constprop | {1 2 }
	Port: lpsTable | {}
	Port: transMPS | {}
	Port: transLPS | {}
 - Input state : 
	Port: decode_decision : mode_offset | {1 }
	Port: decode_decision : p_read | {1 }
	Port: decode_decision : p_read1 | {1 }
	Port: decode_decision : p_read2 | {1 }
	Port: decode_decision : p_read3 | {1 }
	Port: decode_decision : bStream | {1 2 4 }
	Port: decode_decision : ctxTables | {1 2 }
	Port: decode_decision : baeState_0_constprop | {1 2 5 }
	Port: decode_decision : lpsTable | {1 2 }
	Port: decode_decision : transMPS | {1 2 }
	Port: decode_decision : transLPS | {1 2 }
  - Chain level:
	State 1
		br_ln13 : 1
		add_ln14 : 1
		sext_ln14 : 2
		retVal_23 : 3
		retVal_24 : 4
		bStream_addr : 1
		retVal_25 : 2
	State 2
		binVal_ret : 1
		state_bstate_held_aligned_word_ret : 1
		state_bstate_n_bits_held_ret : 1
		state_bstate_currIdx_ret : 1
		state_ivlOffset_ret : 1
	State 3
	State 4
		tmp : 1
		zext_ln42 : 2
		retVal : 3
	State 5
		shl_ln : 1
		or_ln1543 : 2
		ret : 2
		icmp_ln1076 : 3
		sub_ln229 : 3
		xor_ln76 : 4
		ret_9 : 4
		state_bstate_currIdx_1 : 1
		state_bstate_n_bits_held_1 : 1
		state_bstate_held_aligned_word_1 : 1
		binVal_1 : 4
		state_ivlOffset_1 : 5
		mrv_s : 2
		mrv_6 : 3
		mrv_7 : 4
		mrv_8 : 5
		mrv_4 : 6
		ret_ln107 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit              |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|
|   call   |         grp_decode_regular_fu_193         |  9.528  |   516   |   307   |
|----------|-------------------------------------------|---------|---------|---------|
|          |              add_ln14_fu_231              |    0    |    0    |    15   |
|    add   |              add_ln16_fu_279              |    0    |    0    |    15   |
|          |               add_ln6_fu_284              |    0    |    0    |    39   |
|----------|-------------------------------------------|---------|---------|---------|
|    sub   |              sub_ln229_fu_353             |    0    |    0    |    39   |
|----------|-------------------------------------------|---------|---------|---------|
|  select  |                ret_9_fu_366               |    0    |    0    |    32   |
|----------|-------------------------------------------|---------|---------|---------|
|   icmp   |              icmp_ln13_fu_221             |    0    |    0    |    11   |
|          |             icmp_ln1076_fu_347            |    0    |    0    |    18   |
|----------|-------------------------------------------|---------|---------|---------|
|   lshr   |              retVal_23_fu_241             |    0    |    0    |    19   |
|----------|-------------------------------------------|---------|---------|---------|
|    or    |              or_ln1543_fu_320             |    0    |    0    |    9    |
|----------|-------------------------------------------|---------|---------|---------|
|    xor   |              xor_ln76_fu_359              |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|
|          |            p_read37_read_fu_64            |    0    |    0    |    0    |
|          |            p_read26_read_fu_70            |    0    |    0    |    0    |
|   read   |            p_read15_read_fu_76            |    0    |    0    |    0    |
|          |            p_read_81_read_fu_82           |    0    |    0    |    0    |
|          |        mode_offset_read_read_fu_88        |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |              zext_ln13_fu_217             |    0    |    0    |    0    |
|          |              zext_ln14_fu_227             |    0    |    0    |    0    |
|   zext   |              zext_ln5_fu_251              |    0    |    0    |    0    |
|          |              zext_ln11_fu_276             |    0    |    0    |    0    |
|          |              zext_ln42_fu_297             |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   sext   |              sext_ln14_fu_237             |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   trunc  |              retVal_24_fu_247             |    0    |    0    |    0    |
|          |            trunc_ln1543_fu_309            |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |             binVal_ret_fu_256             |    0    |    0    |    0    |
|          | state_bstate_held_aligned_word_ret_fu_260 |    0    |    0    |    0    |
|extractvalue|    state_bstate_n_bits_held_ret_fu_264    |    0    |    0    |    0    |
|          |      state_bstate_currIdx_ret_fu_268      |    0    |    0    |    0    |
|          |         state_ivlOffset_ret_fu_272        |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
| bitselect|                 tmp_fu_289                |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |               retVal_fu_301               |    0    |    0    |    0    |
|bitconcatenate|               shl_ln_fu_312               |    0    |    0    |    0    |
|          |                 ret_fu_335                |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|partselect|                tmp_s_fu_326               |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |                mrv_s_fu_375               |    0    |    0    |    0    |
|          |                mrv_6_fu_381               |    0    |    0    |    0    |
|insertvalue|                mrv_7_fu_387               |    0    |    0    |    0    |
|          |                mrv_8_fu_393               |    0    |    0    |    0    |
|          |                mrv_4_fu_399               |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   Total  |                                           |  9.528  |   516   |   506   |
|----------|-------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------+--------+
|                                          |   FF   |
+------------------------------------------+--------+
|             add_ln16_reg_478             |    8   |
|              add_ln6_reg_488             |   32   |
|           bStream_addr_reg_443           |    3   |
|             binVal_1_reg_175             |    1   |
|            binVal_ret_reg_448            |    1   |
|         mode_offset_read_reg_431         |    1   |
|             p_read15_reg_417             |   32   |
|             p_read26_reg_411             |    8   |
|             p_read37_reg_405             |    8   |
|             p_read_81_reg_424            |   32   |
|             retVal_24_reg_438            |    1   |
|             retVal_25_reg_483            |    8   |
|              retVal_reg_493              |    9   |
|      state_bstate_currIdx_0_reg_107      |   32   |
|      state_bstate_currIdx_1_reg_145      |   32   |
|     state_bstate_currIdx_ret_reg_463     |   32   |
| state_bstate_held_aligned_word_0_reg_127 |    8   |
| state_bstate_held_aligned_word_1_reg_165 |    8   |
|state_bstate_held_aligned_word_ret_reg_453|    8   |
|    state_bstate_n_bits_held_0_reg_116    |    8   |
|    state_bstate_n_bits_held_1_reg_155    |    8   |
|   state_bstate_n_bits_held_ret_reg_458   |    8   |
|         state_ivlOffset_1_reg_184        |   32   |
|        state_ivlOffset_ret_reg_468       |   32   |
|                val_reg_136               |    9   |
|             zext_ln11_reg_473            |    9   |
+------------------------------------------+--------+
|                   Total                  |   370  |
+------------------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_101     |  p0  |   2  |   3  |    6   ||    9    |
| grp_decode_regular_fu_193 |  p1  |   2  |  32  |   64   ||    9    |
| grp_decode_regular_fu_193 |  p2  |   2  |  32  |   64   ||    9    |
| grp_decode_regular_fu_193 |  p3  |   2  |   8  |   16   ||    9    |
| grp_decode_regular_fu_193 |  p4  |   2  |   8  |   16   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   166  ||   7.94  ||    45   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    9   |   516  |   506  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   45   |
|  Register |    -   |   370  |    -   |
+-----------+--------+--------+--------+
|   Total   |   17   |   886  |   551  |
+-----------+--------+--------+--------+
