#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Nov 12 23:23:03 2025
# Process ID         : 370251
# Current directory  : /home/jkachele/Programing/FPGA/Risc-V-FPGA/tcl
# Command line       : vivado -mode tcl -source lint.tcl
# Log file           : /home/jkachele/Programing/FPGA/Risc-V-FPGA/tcl/vivado.log
# Journal file       : /home/jkachele/Programing/FPGA/Risc-V-FPGA/tcl/vivado.jou
# Running On         : hyperion
# Platform           : Arch
# Operating System   : Arch Linux
# Processor Detail   : AMD Ryzen 9 7950X 16-Core Processor
# CPU Frequency      : 3584.371 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 32
# Host memory        : 32670 MB
# Swap memory        : 35203 MB
# Total Virtual      : 67874 MB
# Available Virtual  : 40379 MB
#-----------------------------------------------------------
source lint.tcl
# set_part        xc7a100tcsg324-1
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_verilog    ../src/SOC.v
# read_xdc        ../src/Extern/NexusA7.xdc
# synth_design -top SOC -lint
Command: synth_design -top SOC -lint
Starting synth_design
Using part: xc7a100tcsg324-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 376689
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1938.988 ; gain = 432.562 ; free physical = 1856 ; free virtual = 38162
---------------------------------------------------------------------------------
Clean up Linter database...
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'Clockworks' [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Extern/Clockworks.v:41]
INFO: [Synth 8-9937] previous definition of design element 'Clockworks' is here [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Extern/Clockworks.v:41]
WARNING: [Synth 8-6901] identifier 'rs1' is used before its declaration [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Processor.v:54]
INFO: [Synth 8-6157] synthesizing module 'SOC' [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/SOC.v:15]
INFO: [Synth 8-6157] synthesizing module 'Processor' [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Processor.v:10]
WARNING: [Synth 8-7137] Register RegisterFile_reg in module Processor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register instr_reg in module Processor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Processor.v:25]
WARNING: [Synth 8-7137] Register rs1_reg in module Processor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Processor.v:54]
WARNING: [Synth 8-7137] Register rs2_reg in module Processor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Processor.v:67]
WARNING: [Synth 8-7137] Register RegisterFile_reg in module Processor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register instr_reg in module Processor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Processor.v:25]
WARNING: [Synth 8-7137] Register rs1_reg in module Processor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Processor.v:54]
WARNING: [Synth 8-7137] Register rs2_reg in module Processor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Processor.v:67]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (1#1) [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Processor.v:10]
INFO: [Synth 8-6157] synthesizing module 'Memory' [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Memory.v:9]
INFO: [Synth 8-3876] $readmem data file '../bin/out.hex' is read successfully [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Memory.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (2#1) [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Memory.v:9]
INFO: [Synth 8-6157] synthesizing module 'SSegDisplay' [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Extern/SSegDisplay.v:9]
INFO: [Synth 8-6155] done synthesizing module 'SSegDisplay' (3#1) [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Extern/SSegDisplay.v:9]
INFO: [Synth 8-6157] synthesizing module 'LedDim' [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Extern/LedDim.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LedDim' (4#1) [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Extern/LedDim.v:9]
INFO: [Synth 8-6157] synthesizing module 'corescore_emitter_uart' [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Extern/emitterUart.v:1]
	Parameter clk_freq_hz bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 115200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'corescore_emitter_uart' (5#1) [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Extern/emitterUart.v:1]
INFO: [Synth 8-6157] synthesizing module 'Clockworks' [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Extern/Clockworks.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Clockworks' (6#1) [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Extern/Clockworks.v:9]
INFO: [Synth 8-6157] synthesizing module 'Clockworks__parameterized0' [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Extern/Clockworks.v:9]
	Parameter SLOW bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Clockworks__parameterized0' (6#1) [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Extern/Clockworks.v:9]
WARNING: [Synth 8-7071] port 'resetn' of module 'Clockworks' is unconnected for instance 'SSEG_CW' [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/SOC.v:120]
WARNING: [Synth 8-7023] instance 'SSEG_CW' of module 'Clockworks' has 4 connections declared, but only 3 given [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/SOC.v:120]
INFO: [Synth 8-6155] done synthesizing module 'SOC' (7#1) [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/SOC.v:15]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2016.957 ; gain = 510.531 ; free physical = 1674 ; free virtual = 37982
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Nov 12 23:23:09 2025
| Host         : hyperion running 64-bit Arch Linux
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+----------+--------------+----------+
| Rule ID   | Severity | # Violations | # Waived |
+-----------+----------+--------------+----------+
| ASSIGN-5  | WARNING  | 1            | 0        |
| ASSIGN-6  | WARNING  | 6            | 0        |
| ASSIGN-10 | WARNING  | 3            | 0        |
+-----------+----------+--------------+----------+


WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'memAddr' are not read. First unread bit index is 0. 
RTL Name 'memAddr', Hierarchy 'Memory', File 'Memory.v', Line 11.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'funct7' are not read. First unread bit index is 0. 
RTL Name 'funct7', Hierarchy 'Processor', File 'Processor.v', Line 39.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'isALUI' was assigned but not read. 
RTL Name 'isALUI', Hierarchy 'Processor', File '/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Processor.v', Line 32.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'isFENCE' was assigned but not read. 
RTL Name 'isFENCE', Hierarchy 'Processor', File '/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Processor.v', Line 34.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'rs1Id' was assigned but not read. 
RTL Name 'rs1Id', Hierarchy 'Processor', File '/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Processor.v', Line 42.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'rs2Id' was assigned but not read. 
RTL Name 'rs2Id', Hierarchy 'Processor', File '/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Processor.v', Line 43.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'memWordAddr' are not read. First unread bit index is 4. 
RTL Name 'memWordAddr', Hierarchy 'SOC', File 'SOC.v', Line 46.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'RXD' are not read. First unread bit index is 0. 
RTL Name 'RXD', Hierarchy 'SOC', File 'SOC.v', Line 19.
WARNING: [Synth 37-116] [ASSIGN-5] 8 signals within array 'numDigits' are not assigned, switch to verbose mode to see all details.
RTL Name 'numDigits', Hierarchy 'SSegDisplay', File '/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Extern/SSegDisplay.v', Line 36.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'i_rst' are not read. First unread bit index is 0. 
RTL Name 'i_rst', Hierarchy 'corescore_emitter_uart', File 'emitterUart.v', Line 7.
INFO: [Synth 37-85] Total of 10 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2034.770 ; gain = 528.344 ; free physical = 1664 ; free virtual = 37973
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 21 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
# exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 12 23:23:09 2025...
