{
  "module_name": "sif_rtr_ctrl_7_regs.h",
  "hash_id": "7ca1e670cfdac410967d6980210e5cb347ab002c9c6e0f6d1c1f98acb7634871",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/sif_rtr_ctrl_7_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_SIF_RTR_CTRL_7_REGS_H_\n#define ASIC_REG_SIF_RTR_CTRL_7_REGS_H_\n\n \n\n#define mmSIF_RTR_CTRL_7_PERM_SEL                                    0x376108\n\n#define mmSIF_RTR_CTRL_7_HBM_POLY_H3_0                               0x376114\n\n#define mmSIF_RTR_CTRL_7_HBM_POLY_H3_1                               0x376118\n\n#define mmSIF_RTR_CTRL_7_HBM_POLY_H3_2                               0x37611C\n\n#define mmSIF_RTR_CTRL_7_HBM_POLY_H3_3                               0x376120\n\n#define mmSIF_RTR_CTRL_7_HBM_POLY_H3_4                               0x376124\n\n#define mmSIF_RTR_CTRL_7_HBM_POLY_H3_5                               0x376128\n\n#define mmSIF_RTR_CTRL_7_HBM_POLY_H3_6                               0x37612C\n\n#define mmSIF_RTR_CTRL_7_HBM_POLY_H3_7                               0x376130\n\n#define mmSIF_RTR_CTRL_7_HBM_POLY_H3_8                               0x376134\n\n#define mmSIF_RTR_CTRL_7_HBM_POLY_H3_9                               0x376138\n\n#define mmSIF_RTR_CTRL_7_HBM_POLY_H3_10                              0x37613C\n\n#define mmSIF_RTR_CTRL_7_HBM_POLY_H3_11                              0x376140\n\n#define mmSIF_RTR_CTRL_7_HBM_POLY_H3_12                              0x376144\n\n#define mmSIF_RTR_CTRL_7_HBM_POLY_H3_13                              0x376148\n\n#define mmSIF_RTR_CTRL_7_HBM_POLY_H3_14                              0x37614C\n\n#define mmSIF_RTR_CTRL_7_HBM_POLY_H3_15                              0x376150\n\n#define mmSIF_RTR_CTRL_7_HBM_POLY_H3_16                              0x376154\n\n#define mmSIF_RTR_CTRL_7_HBM_POLY_H3_17                              0x376158\n\n#define mmSIF_RTR_CTRL_7_HBM_POLY_H3_18                              0x37615C\n\n#define mmSIF_RTR_CTRL_7_HBM_POLY_H3_19                              0x376160\n\n#define mmSIF_RTR_CTRL_7_HBM_POLY_H3_20                              0x376164\n\n#define mmSIF_RTR_CTRL_7_HBM_POLY_H3_21                              0x376168\n\n#define mmSIF_RTR_CTRL_7_HBM_POLY_H3_22                              0x37616C\n\n#define mmSIF_RTR_CTRL_7_HBM_POLY_H3_23                              0x376170\n\n#define mmSIF_RTR_CTRL_7_HBM_POLY_H3_24                              0x376174\n\n#define mmSIF_RTR_CTRL_7_HBM_POLY_H3_25                              0x376178\n\n#define mmSIF_RTR_CTRL_7_HBM_POLY_H3_26                              0x37617C\n\n#define mmSIF_RTR_CTRL_7_HBM_POLY_H3_27                              0x376180\n\n#define mmSIF_RTR_CTRL_7_SRAM_POLY_H3_0                              0x376184\n\n#define mmSIF_RTR_CTRL_7_SRAM_POLY_H3_1                              0x376188\n\n#define mmSIF_RTR_CTRL_7_SRAM_POLY_H3_2                              0x37618C\n\n#define mmSIF_RTR_CTRL_7_SRAM_POLY_H3_3                              0x376190\n\n#define mmSIF_RTR_CTRL_7_SRAM_POLY_H3_4                              0x376194\n\n#define mmSIF_RTR_CTRL_7_SRAM_POLY_H3_5                              0x376198\n\n#define mmSIF_RTR_CTRL_7_SRAM_POLY_H3_6                              0x37619C\n\n#define mmSIF_RTR_CTRL_7_SRAM_POLY_H3_7                              0x3761A0\n\n#define mmSIF_RTR_CTRL_7_SRAM_POLY_H3_8                              0x3761A4\n\n#define mmSIF_RTR_CTRL_7_SRAM_POLY_H3_9                              0x3761A8\n\n#define mmSIF_RTR_CTRL_7_SRAM_POLY_H3_10                             0x3761AC\n\n#define mmSIF_RTR_CTRL_7_SRAM_POLY_H3_11                             0x3761B0\n\n#define mmSIF_RTR_CTRL_7_SRAM_POLY_H3_12                             0x3761B4\n\n#define mmSIF_RTR_CTRL_7_SRAM_POLY_H3_13                             0x3761B8\n\n#define mmSIF_RTR_CTRL_7_SRAM_POLY_H3_14                             0x3761BC\n\n#define mmSIF_RTR_CTRL_7_SCRAM_SRAM_EN                               0x37626C\n\n#define mmSIF_RTR_CTRL_7_RL_HBM_EN                                   0x376274\n\n#define mmSIF_RTR_CTRL_7_RL_HBM_SAT                                  0x376278\n\n#define mmSIF_RTR_CTRL_7_RL_HBM_RST                                  0x37627C\n\n#define mmSIF_RTR_CTRL_7_RL_HBM_TIMEOUT                              0x376280\n\n#define mmSIF_RTR_CTRL_7_SCRAM_HBM_EN                                0x376284\n\n#define mmSIF_RTR_CTRL_7_RL_PCI_EN                                   0x376288\n\n#define mmSIF_RTR_CTRL_7_RL_PCI_SAT                                  0x37628C\n\n#define mmSIF_RTR_CTRL_7_RL_PCI_RST                                  0x376290\n\n#define mmSIF_RTR_CTRL_7_RL_PCI_TIMEOUT                              0x376294\n\n#define mmSIF_RTR_CTRL_7_RL_SRAM_EN                                  0x37629C\n\n#define mmSIF_RTR_CTRL_7_RL_SRAM_SAT                                 0x3762A0\n\n#define mmSIF_RTR_CTRL_7_RL_SRAM_RST                                 0x3762A4\n\n#define mmSIF_RTR_CTRL_7_RL_SRAM_TIMEOUT                             0x3762AC\n\n#define mmSIF_RTR_CTRL_7_RL_SRAM_RED                                 0x3762B4\n\n#define mmSIF_RTR_CTRL_7_E2E_HBM_EN                                  0x3762EC\n\n#define mmSIF_RTR_CTRL_7_E2E_PCI_EN                                  0x3762F0\n\n#define mmSIF_RTR_CTRL_7_E2E_HBM_WR_SIZE                             0x3762F4\n\n#define mmSIF_RTR_CTRL_7_E2E_PCI_WR_SIZE                             0x3762F8\n\n#define mmSIF_RTR_CTRL_7_E2E_AW_PCI_CTR_SET_EN                       0x376404\n\n#define mmSIF_RTR_CTRL_7_E2E_AW_PCI_CTR_SET                          0x376408\n\n#define mmSIF_RTR_CTRL_7_E2E_AW_PCI_CTR_WRAP                         0x37640C\n\n#define mmSIF_RTR_CTRL_7_E2E_AW_PCI_CTR_CNT                          0x376410\n\n#define mmSIF_RTR_CTRL_7_E2E_AW_HBM_CTR_SET_EN                       0x376414\n\n#define mmSIF_RTR_CTRL_7_E2E_AW_HBM_CTR_SET                          0x376418\n\n#define mmSIF_RTR_CTRL_7_E2E_HBM_RD_SIZE                             0x37641C\n\n#define mmSIF_RTR_CTRL_7_E2E_PCI_RD_SIZE                             0x376420\n\n#define mmSIF_RTR_CTRL_7_E2E_AR_PCI_CTR_SET_EN                       0x376424\n\n#define mmSIF_RTR_CTRL_7_E2E_AR_PCI_CTR_SET                          0x376428\n\n#define mmSIF_RTR_CTRL_7_E2E_AR_PCI_CTR_WRAP                         0x37642C\n\n#define mmSIF_RTR_CTRL_7_E2E_AR_PCI_CTR_CNT                          0x376430\n\n#define mmSIF_RTR_CTRL_7_E2E_AR_HBM_CTR_SET_EN                       0x376434\n\n#define mmSIF_RTR_CTRL_7_E2E_AR_HBM_CTR_SET                          0x376438\n\n#define mmSIF_RTR_CTRL_7_NL_HBM_SEL_0                                0x376450\n\n#define mmSIF_RTR_CTRL_7_NL_HBM_SEL_1                                0x376454\n\n#define mmSIF_RTR_CTRL_7_NON_LIN_EN                                  0x376480\n\n#define mmSIF_RTR_CTRL_7_NL_SRAM_BANK_0                              0x376500\n\n#define mmSIF_RTR_CTRL_7_NL_SRAM_BANK_1                              0x376504\n\n#define mmSIF_RTR_CTRL_7_NL_SRAM_BANK_2                              0x376508\n\n#define mmSIF_RTR_CTRL_7_NL_SRAM_BANK_3                              0x37650C\n\n#define mmSIF_RTR_CTRL_7_NL_SRAM_BANK_4                              0x376510\n\n#define mmSIF_RTR_CTRL_7_NL_SRAM_OFFSET_0                            0x376514\n\n#define mmSIF_RTR_CTRL_7_NL_SRAM_OFFSET_1                            0x376520\n\n#define mmSIF_RTR_CTRL_7_NL_SRAM_OFFSET_2                            0x376524\n\n#define mmSIF_RTR_CTRL_7_NL_SRAM_OFFSET_3                            0x376528\n\n#define mmSIF_RTR_CTRL_7_NL_SRAM_OFFSET_4                            0x37652C\n\n#define mmSIF_RTR_CTRL_7_NL_SRAM_OFFSET_5                            0x376530\n\n#define mmSIF_RTR_CTRL_7_NL_SRAM_OFFSET_6                            0x376534\n\n#define mmSIF_RTR_CTRL_7_NL_SRAM_OFFSET_7                            0x376538\n\n#define mmSIF_RTR_CTRL_7_NL_SRAM_OFFSET_8                            0x37653C\n\n#define mmSIF_RTR_CTRL_7_NL_SRAM_OFFSET_9                            0x376540\n\n#define mmSIF_RTR_CTRL_7_NL_HBM_OFFSET_0                             0x376550\n\n#define mmSIF_RTR_CTRL_7_NL_HBM_OFFSET_1                             0x376554\n\n#define mmSIF_RTR_CTRL_7_NL_HBM_OFFSET_2                             0x376558\n\n#define mmSIF_RTR_CTRL_7_NL_HBM_OFFSET_3                             0x37655C\n\n#define mmSIF_RTR_CTRL_7_NL_HBM_OFFSET_4                             0x376560\n\n#define mmSIF_RTR_CTRL_7_NL_HBM_OFFSET_5                             0x376564\n\n#define mmSIF_RTR_CTRL_7_NL_HBM_OFFSET_6                             0x376568\n\n#define mmSIF_RTR_CTRL_7_NL_HBM_OFFSET_7                             0x37656C\n\n#define mmSIF_RTR_CTRL_7_NL_HBM_OFFSET_8                             0x376570\n\n#define mmSIF_RTR_CTRL_7_NL_HBM_OFFSET_9                             0x376574\n\n#define mmSIF_RTR_CTRL_7_NL_HBM_OFFSET_10                            0x376578\n\n#define mmSIF_RTR_CTRL_7_NL_HBM_OFFSET_11                            0x37657C\n\n#define mmSIF_RTR_CTRL_7_NL_HBM_OFFSET_12                            0x376580\n\n#define mmSIF_RTR_CTRL_7_NL_HBM_OFFSET_13                            0x376584\n\n#define mmSIF_RTR_CTRL_7_NL_HBM_OFFSET_14                            0x376588\n\n#define mmSIF_RTR_CTRL_7_NL_HBM_OFFSET_15                            0x37658C\n\n#define mmSIF_RTR_CTRL_7_NL_HBM_OFFSET_16                            0x376590\n\n#define mmSIF_RTR_CTRL_7_NL_HBM_OFFSET_17                            0x376594\n\n#define mmSIF_RTR_CTRL_7_NL_HBM_OFFSET_18                            0x376598\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_LOW_AW_0                     0x3765E4\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_LOW_AW_1                     0x3765E8\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_LOW_AW_2                     0x3765EC\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_LOW_AW_3                     0x3765F0\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_LOW_AW_4                     0x3765F4\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_LOW_AW_5                     0x3765F8\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_LOW_AW_6                     0x3765FC\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_LOW_AW_7                     0x376600\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_LOW_AW_8                     0x376604\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_LOW_AW_9                     0x376608\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_LOW_AW_10                    0x37660C\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_LOW_AW_11                    0x376610\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_LOW_AW_12                    0x376614\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_LOW_AW_13                    0x376618\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_LOW_AW_14                    0x37661C\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_LOW_AW_15                    0x376620\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_HIGH_AW_0                    0x376624\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_HIGH_AW_1                    0x376628\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_HIGH_AW_2                    0x37662C\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_HIGH_AW_3                    0x376630\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_HIGH_AW_4                    0x376634\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_HIGH_AW_5                    0x376638\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_HIGH_AW_6                    0x37663C\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_HIGH_AW_7                    0x376640\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_HIGH_AW_8                    0x376644\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_HIGH_AW_9                    0x376648\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_HIGH_AW_10                   0x37664C\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_HIGH_AW_11                   0x376650\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_HIGH_AW_12                   0x376654\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_HIGH_AW_13                   0x376658\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_HIGH_AW_14                   0x37665C\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_HIGH_AW_15                   0x376660\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_LOW_AW_0                     0x376664\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_LOW_AW_1                     0x376668\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_LOW_AW_2                     0x37666C\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_LOW_AW_3                     0x376670\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_LOW_AW_4                     0x376674\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_LOW_AW_5                     0x376678\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_LOW_AW_6                     0x37667C\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_LOW_AW_7                     0x376680\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_LOW_AW_8                     0x376684\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_LOW_AW_9                     0x376688\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_LOW_AW_10                    0x37668C\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_LOW_AW_11                    0x376690\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_LOW_AW_12                    0x376694\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_LOW_AW_13                    0x376698\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_LOW_AW_14                    0x37669C\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_LOW_AW_15                    0x3766A0\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_HIGH_AW_0                    0x3766A4\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_HIGH_AW_1                    0x3766A8\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_HIGH_AW_2                    0x3766AC\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_HIGH_AW_3                    0x3766B0\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_HIGH_AW_4                    0x3766B4\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_HIGH_AW_5                    0x3766B8\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_HIGH_AW_6                    0x3766BC\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_HIGH_AW_7                    0x3766C0\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_HIGH_AW_8                    0x3766C4\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_HIGH_AW_9                    0x3766C8\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_HIGH_AW_10                   0x3766CC\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_HIGH_AW_11                   0x3766D0\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_HIGH_AW_12                   0x3766D4\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_HIGH_AW_13                   0x3766D8\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_HIGH_AW_14                   0x3766DC\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_HIGH_AW_15                   0x3766E0\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_LOW_AW_0                    0x3766E4\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_LOW_AW_1                    0x3766E8\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_LOW_AW_2                    0x3766EC\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_LOW_AW_3                    0x3766F0\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_LOW_AW_4                    0x3766F4\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_LOW_AW_5                    0x3766F8\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_LOW_AW_6                    0x3766FC\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_LOW_AW_7                    0x376700\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_LOW_AW_8                    0x376704\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_LOW_AW_9                    0x376708\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_LOW_AW_10                   0x37670C\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_LOW_AW_11                   0x376710\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_LOW_AW_12                   0x376714\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_LOW_AW_13                   0x376718\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_LOW_AW_14                   0x37671C\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_LOW_AW_15                   0x376720\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_HIGH_AW_0                   0x376724\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_HIGH_AW_1                   0x376728\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_HIGH_AW_2                   0x37672C\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_HIGH_AW_3                   0x376730\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_HIGH_AW_4                   0x376734\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_HIGH_AW_5                   0x376738\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_HIGH_AW_6                   0x37673C\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_HIGH_AW_7                   0x376740\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_HIGH_AW_8                   0x376744\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_HIGH_AW_9                   0x376748\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_HIGH_AW_10                  0x37674C\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_HIGH_AW_11                  0x376750\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_HIGH_AW_12                  0x376754\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_HIGH_AW_13                  0x376758\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_HIGH_AW_14                  0x37675C\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_HIGH_AW_15                  0x376760\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_LOW_AW_0                    0x376764\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_LOW_AW_1                    0x376768\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_LOW_AW_2                    0x37676C\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_LOW_AW_3                    0x376770\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_LOW_AW_4                    0x376774\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_LOW_AW_5                    0x376778\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_LOW_AW_6                    0x37677C\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_LOW_AW_7                    0x376780\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_LOW_AW_8                    0x376784\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_LOW_AW_9                    0x376788\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_LOW_AW_10                   0x37678C\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_LOW_AW_11                   0x376790\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_LOW_AW_12                   0x376794\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_LOW_AW_13                   0x376798\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_LOW_AW_14                   0x37679C\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_LOW_AW_15                   0x3767A0\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_HIGH_AW_0                   0x3767A4\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_HIGH_AW_1                   0x3767A8\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_HIGH_AW_2                   0x3767AC\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_HIGH_AW_3                   0x3767B0\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_HIGH_AW_4                   0x3767B4\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_HIGH_AW_5                   0x3767B8\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_HIGH_AW_6                   0x3767BC\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_HIGH_AW_7                   0x3767C0\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_HIGH_AW_8                   0x3767C4\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_HIGH_AW_9                   0x3767C8\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_HIGH_AW_10                  0x3767CC\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_HIGH_AW_11                  0x3767D0\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_HIGH_AW_12                  0x3767D4\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_HIGH_AW_13                  0x3767D8\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_HIGH_AW_14                  0x3767DC\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_HIGH_AW_15                  0x3767E0\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_LOW_AR_0                     0x376824\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_LOW_AR_1                     0x376828\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_LOW_AR_2                     0x37682C\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_LOW_AR_3                     0x376830\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_LOW_AR_4                     0x376834\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_LOW_AR_5                     0x376838\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_LOW_AR_6                     0x37683C\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_LOW_AR_7                     0x376840\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_LOW_AR_8                     0x376844\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_LOW_AR_9                     0x376848\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_LOW_AR_10                    0x37684C\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_LOW_AR_11                    0x376850\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_LOW_AR_12                    0x376854\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_LOW_AR_13                    0x376858\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_LOW_AR_14                    0x37685C\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_LOW_AR_15                    0x376860\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_HIGH_AR_0                    0x376864\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_HIGH_AR_1                    0x376868\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_HIGH_AR_2                    0x37686C\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_HIGH_AR_3                    0x376870\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_HIGH_AR_4                    0x376874\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_HIGH_AR_5                    0x376878\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_HIGH_AR_6                    0x37687C\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_HIGH_AR_7                    0x376880\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_HIGH_AR_8                    0x376884\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_HIGH_AR_9                    0x376888\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_HIGH_AR_10                   0x37688C\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_HIGH_AR_11                   0x376890\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_HIGH_AR_12                   0x376894\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_HIGH_AR_13                   0x376898\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_HIGH_AR_14                   0x37689C\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_BASE_HIGH_AR_15                   0x3768A0\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_LOW_AR_0                     0x3768A4\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_LOW_AR_1                     0x3768A8\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_LOW_AR_2                     0x3768AC\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_LOW_AR_3                     0x3768B0\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_LOW_AR_4                     0x3768B4\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_LOW_AR_5                     0x3768B8\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_LOW_AR_6                     0x3768BC\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_LOW_AR_7                     0x3768C0\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_LOW_AR_8                     0x3768C4\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_LOW_AR_9                     0x3768C8\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_LOW_AR_10                    0x3768CC\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_LOW_AR_11                    0x3768D0\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_LOW_AR_12                    0x3768D4\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_LOW_AR_13                    0x3768D8\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_LOW_AR_14                    0x3768DC\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_LOW_AR_15                    0x3768E0\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_HIGH_AR_0                    0x3768E4\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_HIGH_AR_1                    0x3768E8\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_HIGH_AR_2                    0x3768EC\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_HIGH_AR_3                    0x3768F0\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_HIGH_AR_4                    0x3768F4\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_HIGH_AR_5                    0x3768F8\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_HIGH_AR_6                    0x3768FC\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_HIGH_AR_7                    0x376900\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_HIGH_AR_8                    0x376904\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_HIGH_AR_9                    0x376908\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_HIGH_AR_10                   0x37690C\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_HIGH_AR_11                   0x376910\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_HIGH_AR_12                   0x376914\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_HIGH_AR_13                   0x376918\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_HIGH_AR_14                   0x37691C\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_MASK_HIGH_AR_15                   0x376920\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_LOW_AR_0                    0x376924\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_LOW_AR_1                    0x376928\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_LOW_AR_2                    0x37692C\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_LOW_AR_3                    0x376930\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_LOW_AR_4                    0x376934\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_LOW_AR_5                    0x376938\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_LOW_AR_6                    0x37693C\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_LOW_AR_7                    0x376940\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_LOW_AR_8                    0x376944\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_LOW_AR_9                    0x376948\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_LOW_AR_10                   0x37694C\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_LOW_AR_11                   0x376950\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_LOW_AR_12                   0x376954\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_LOW_AR_13                   0x376958\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_LOW_AR_14                   0x37695C\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_LOW_AR_15                   0x376960\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_HIGH_AR_0                   0x376964\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_HIGH_AR_1                   0x376968\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_HIGH_AR_2                   0x37696C\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_HIGH_AR_3                   0x376970\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_HIGH_AR_4                   0x376974\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_HIGH_AR_5                   0x376978\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_HIGH_AR_6                   0x37697C\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_HIGH_AR_7                   0x376980\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_HIGH_AR_8                   0x376984\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_HIGH_AR_9                   0x376988\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_HIGH_AR_10                  0x37698C\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_HIGH_AR_11                  0x376990\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_HIGH_AR_12                  0x376994\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_HIGH_AR_13                  0x376998\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_HIGH_AR_14                  0x37699C\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_BASE_HIGH_AR_15                  0x3769A0\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_LOW_AR_0                    0x3769A4\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_LOW_AR_1                    0x3769A8\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_LOW_AR_2                    0x3769AC\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_LOW_AR_3                    0x3769B0\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_LOW_AR_4                    0x3769B4\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_LOW_AR_5                    0x3769B8\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_LOW_AR_6                    0x3769BC\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_LOW_AR_7                    0x3769C0\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_LOW_AR_8                    0x3769C4\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_LOW_AR_9                    0x3769C8\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_LOW_AR_10                   0x3769CC\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_LOW_AR_11                   0x3769D0\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_LOW_AR_12                   0x3769D4\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_LOW_AR_13                   0x3769D8\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_LOW_AR_14                   0x3769DC\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_LOW_AR_15                   0x3769E0\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_HIGH_AR_0                   0x3769E4\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_HIGH_AR_1                   0x3769E8\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_HIGH_AR_2                   0x3769EC\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_HIGH_AR_3                   0x3769F0\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_HIGH_AR_4                   0x3769F4\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_HIGH_AR_5                   0x3769F8\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_HIGH_AR_6                   0x3769FC\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_HIGH_AR_7                   0x376A00\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_HIGH_AR_8                   0x376A04\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_HIGH_AR_9                   0x376A08\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_HIGH_AR_10                  0x376A0C\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_HIGH_AR_11                  0x376A10\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_HIGH_AR_12                  0x376A14\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_HIGH_AR_13                  0x376A18\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_HIGH_AR_14                  0x376A1C\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_MASK_HIGH_AR_15                  0x376A20\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_HIT_AW                            0x376A64\n\n#define mmSIF_RTR_CTRL_7_RANGE_SEC_HIT_AR                            0x376A68\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_HIT_AW                           0x376A6C\n\n#define mmSIF_RTR_CTRL_7_RANGE_PRIV_HIT_AR                           0x376A70\n\n#define mmSIF_RTR_CTRL_7_RGL_CFG                                     0x376B64\n\n#define mmSIF_RTR_CTRL_7_RGL_SHIFT                                   0x376B68\n\n#define mmSIF_RTR_CTRL_7_RGL_EXPECTED_LAT_0                          0x376B6C\n\n#define mmSIF_RTR_CTRL_7_RGL_EXPECTED_LAT_1                          0x376B70\n\n#define mmSIF_RTR_CTRL_7_RGL_EXPECTED_LAT_2                          0x376B74\n\n#define mmSIF_RTR_CTRL_7_RGL_EXPECTED_LAT_3                          0x376B78\n\n#define mmSIF_RTR_CTRL_7_RGL_EXPECTED_LAT_4                          0x376B7C\n\n#define mmSIF_RTR_CTRL_7_RGL_EXPECTED_LAT_5                          0x376B80\n\n#define mmSIF_RTR_CTRL_7_RGL_EXPECTED_LAT_6                          0x376B84\n\n#define mmSIF_RTR_CTRL_7_RGL_EXPECTED_LAT_7                          0x376B88\n\n#define mmSIF_RTR_CTRL_7_RGL_TOKEN_0                                 0x376BAC\n\n#define mmSIF_RTR_CTRL_7_RGL_TOKEN_1                                 0x376BB0\n\n#define mmSIF_RTR_CTRL_7_RGL_TOKEN_2                                 0x376BB4\n\n#define mmSIF_RTR_CTRL_7_RGL_TOKEN_3                                 0x376BB8\n\n#define mmSIF_RTR_CTRL_7_RGL_TOKEN_4                                 0x376BBC\n\n#define mmSIF_RTR_CTRL_7_RGL_TOKEN_5                                 0x376BC0\n\n#define mmSIF_RTR_CTRL_7_RGL_TOKEN_6                                 0x376BC4\n\n#define mmSIF_RTR_CTRL_7_RGL_TOKEN_7                                 0x376BC8\n\n#define mmSIF_RTR_CTRL_7_RGL_BANK_ID_0                               0x376BEC\n\n#define mmSIF_RTR_CTRL_7_RGL_BANK_ID_1                               0x376BF0\n\n#define mmSIF_RTR_CTRL_7_RGL_BANK_ID_2                               0x376BF4\n\n#define mmSIF_RTR_CTRL_7_RGL_BANK_ID_3                               0x376BF8\n\n#define mmSIF_RTR_CTRL_7_RGL_BANK_ID_4                               0x376BFC\n\n#define mmSIF_RTR_CTRL_7_RGL_BANK_ID_5                               0x376C00\n\n#define mmSIF_RTR_CTRL_7_RGL_BANK_ID_6                               0x376C04\n\n#define mmSIF_RTR_CTRL_7_RGL_BANK_ID_7                               0x376C08\n\n#define mmSIF_RTR_CTRL_7_RGL_WDT                                     0x376C2C\n\n#define mmSIF_RTR_CTRL_7_E2E_AR_HBM0_CH0_CTR_WRAP                    0x376C30\n\n#define mmSIF_RTR_CTRL_7_E2E_AR_HBM0_CH1_CTR_WRAP                    0x376C34\n\n#define mmSIF_RTR_CTRL_7_E2E_AR_HBM1_CH0_CTR_WRAP                    0x376C38\n\n#define mmSIF_RTR_CTRL_7_E2E_AR_HBM1_CH1_CTR_WRAP                    0x376C3C\n\n#define mmSIF_RTR_CTRL_7_E2E_AR_HBM2_CH0_CTR_WRAP                    0x376C40\n\n#define mmSIF_RTR_CTRL_7_E2E_AR_HBM2_CH1_CTR_WRAP                    0x376C44\n\n#define mmSIF_RTR_CTRL_7_E2E_AR_HBM3_CH0_CTR_WRAP                    0x376C48\n\n#define mmSIF_RTR_CTRL_7_E2E_AR_HBM3_CH1_CTR_WRAP                    0x376C4C\n\n#define mmSIF_RTR_CTRL_7_E2E_AR_HBM0_CH0_CTR_CNT                     0x376C50\n\n#define mmSIF_RTR_CTRL_7_E2E_AR_HBM0_CH1_CTR_CNT                     0x376C54\n\n#define mmSIF_RTR_CTRL_7_E2E_AR_HBM1_CH0_CTR_CNT                     0x376C58\n\n#define mmSIF_RTR_CTRL_7_E2E_AR_HBM1_CH1_CTR_CNT                     0x376C5C\n\n#define mmSIF_RTR_CTRL_7_E2E_AR_HBM2_CH0_CTR_CNT                     0x376C60\n\n#define mmSIF_RTR_CTRL_7_E2E_AR_HBM2_CH1_CTR_CNT                     0x376C64\n\n#define mmSIF_RTR_CTRL_7_E2E_AR_HBM3_CH0_CTR_CNT                     0x376C68\n\n#define mmSIF_RTR_CTRL_7_E2E_AR_HBM3_CH1_CTR_CNT                     0x376C6C\n\n#define mmSIF_RTR_CTRL_7_E2E_AW_HBM0_CH0_CTR_WRAP                    0x376C70\n\n#define mmSIF_RTR_CTRL_7_E2E_AW_HBM0_CH1_CTR_WRAP                    0x376C74\n\n#define mmSIF_RTR_CTRL_7_E2E_AW_HBM1_CH0_CTR_WRAP                    0x376C78\n\n#define mmSIF_RTR_CTRL_7_E2E_AW_HBM1_CH1_CTR_WRAP                    0x376C7C\n\n#define mmSIF_RTR_CTRL_7_E2E_AW_HBM2_CH0_CTR_WRAP                    0x376C80\n\n#define mmSIF_RTR_CTRL_7_E2E_AW_HBM2_CH1_CTR_WRAP                    0x376C84\n\n#define mmSIF_RTR_CTRL_7_E2E_AW_HBM3_CH0_CTR_WRAP                    0x376C88\n\n#define mmSIF_RTR_CTRL_7_E2E_AW_HBM3_CH1_CTR_WRAP                    0x376C8C\n\n#define mmSIF_RTR_CTRL_7_E2E_AW_HBM0_CH0_CTR_CNT                     0x376C90\n\n#define mmSIF_RTR_CTRL_7_E2E_AW_HBM0_CH1_CTR_CNT                     0x376C94\n\n#define mmSIF_RTR_CTRL_7_E2E_AW_HBM1_CH0_CTR_CNT                     0x376C98\n\n#define mmSIF_RTR_CTRL_7_E2E_AW_HBM1_CH1_CTR_CNT                     0x376C9C\n\n#define mmSIF_RTR_CTRL_7_E2E_AW_HBM2_CH0_CTR_CNT                     0x376CA0\n\n#define mmSIF_RTR_CTRL_7_E2E_AW_HBM2_CH1_CTR_CNT                     0x376CA4\n\n#define mmSIF_RTR_CTRL_7_E2E_AW_HBM3_CH0_CTR_CNT                     0x376CA8\n\n#define mmSIF_RTR_CTRL_7_E2E_AW_HBM3_CH1_CTR_CNT                     0x376CAC\n\n#define mmSIF_RTR_CTRL_7_NL_HBM_PC_SEL_0                             0x376CB0\n\n#define mmSIF_RTR_CTRL_7_NL_HBM_PC_SEL_1                             0x376CB4\n\n#define mmSIF_RTR_CTRL_7_NL_HBM_PC_SEL_2                             0x376CB8\n\n#define mmSIF_RTR_CTRL_7_NL_HBM_PC_SEL_3                             0x376CBC\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}