
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000801    0.086720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018267    0.035295    0.103411    0.190132 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035295    0.000447    0.190579 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008469    0.057083    0.280028    0.470606 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.057084    0.000347    0.470954 v fanout58/A (sg13g2_buf_8)
     4    0.028008    0.040847    0.128392    0.599346 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.040863    0.001305    0.600650 v _210_/B (sg13g2_xnor2_1)
     1    0.005217    0.071245    0.102393    0.703043 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.071245    0.000209    0.703252 v _211_/B (sg13g2_xnor2_1)
     1    0.002533    0.049711    0.096508    0.799761 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.049711    0.000093    0.799853 v _299_/D (sg13g2_dfrbpq_1)
                                              0.799853   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000801    0.086720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018267    0.035295    0.103411    0.190132 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035295    0.000447    0.190579 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.340579   clock uncertainty
                                  0.000000    0.340579   clock reconvergence pessimism
                                 -0.056620    0.283958   library hold time
                                              0.283958   data required time
---------------------------------------------------------------------------------------------
                                              0.283958   data required time
                                             -0.799853   data arrival time
---------------------------------------------------------------------------------------------
                                              0.515895   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000750    0.086669 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018448    0.035421    0.103565    0.190234 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.035423    0.000752    0.190986 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.010880    0.068735    0.289748    0.480734 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.068736    0.000414    0.481148 v fanout53/A (sg13g2_buf_8)
     8    0.036124    0.045431    0.138904    0.620051 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.045492    0.001885    0.621937 v _218_/A1 (sg13g2_o21ai_1)
     1    0.004534    0.077747    0.146842    0.768779 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.077747    0.000291    0.769069 ^ _219_/A (sg13g2_inv_1)
     1    0.001913    0.031320    0.052325    0.821395 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.031320    0.000125    0.821520 v _301_/D (sg13g2_dfrbpq_1)
                                              0.821520   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000750    0.086669 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018448    0.035421    0.103565    0.190234 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.035423    0.000752    0.190986 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.340986   clock uncertainty
                                  0.000000    0.340986   clock reconvergence pessimism
                                 -0.049177    0.291809   library hold time
                                              0.291809   data required time
---------------------------------------------------------------------------------------------
                                              0.291809   data required time
                                             -0.821520   data arrival time
---------------------------------------------------------------------------------------------
                                              0.529710   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000750    0.086669 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018448    0.035421    0.103565    0.190234 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.035423    0.000752    0.190986 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.010880    0.068735    0.289748    0.480734 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.068736    0.000414    0.481148 v fanout53/A (sg13g2_buf_8)
     8    0.036124    0.045431    0.138904    0.620051 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.045507    0.002024    0.622075 v _213_/A (sg13g2_nand3_1)
     2    0.010480    0.085686    0.090255    0.712330 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.085697    0.000773    0.713103 ^ _214_/B (sg13g2_xnor2_1)
     1    0.003423    0.057797    0.109148    0.822251 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.057797    0.000188    0.822440 v _300_/D (sg13g2_dfrbpq_1)
                                              0.822440   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000750    0.086669 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018448    0.035421    0.103565    0.190234 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.035423    0.000753    0.190987 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.340987   clock uncertainty
                                  0.000000    0.340987   clock reconvergence pessimism
                                 -0.059840    0.281146   library hold time
                                              0.281146   data required time
---------------------------------------------------------------------------------------------
                                              0.281146   data required time
                                             -0.822440   data arrival time
---------------------------------------------------------------------------------------------
                                              0.541293   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000750    0.086669 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018448    0.035421    0.103565    0.190234 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.035423    0.000753    0.190987 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.008768    0.058556    0.281179    0.472165 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.058563    0.000664    0.472829 v output2/A (sg13g2_buf_2)
     1    0.050922    0.141903    0.217485    0.690314 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.141943    0.002268    0.692582 v sign (out)
                                              0.692582   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.692582   data arrival time
---------------------------------------------------------------------------------------------
                                              0.542582   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000750    0.086669 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018448    0.035421    0.103565    0.190234 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.035423    0.000752    0.190986 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.010880    0.068735    0.289748    0.480734 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.068736    0.000414    0.481148 v fanout53/A (sg13g2_buf_8)
     8    0.036124    0.045431    0.138904    0.620051 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.045491    0.001873    0.621924 v _195_/B (sg13g2_xor2_1)
     2    0.008604    0.068306    0.124992    0.746916 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.068306    0.000283    0.747199 v _196_/B (sg13g2_xor2_1)
     1    0.002395    0.041310    0.091245    0.838443 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.041310    0.000165    0.838609 v _295_/D (sg13g2_dfrbpq_1)
                                              0.838609   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000750    0.086669 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018448    0.035421    0.103565    0.190234 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.035423    0.000741    0.190975 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.340975   clock uncertainty
                                  0.000000    0.340975   clock reconvergence pessimism
                                 -0.053200    0.287775   library hold time
                                              0.287775   data required time
---------------------------------------------------------------------------------------------
                                              0.287775   data required time
                                             -0.838609   data arrival time
---------------------------------------------------------------------------------------------
                                              0.550834   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000750    0.086669 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018448    0.035421    0.103565    0.190234 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.035421    0.000452    0.190686 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008100    0.055317    0.278628    0.469314 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.055318    0.000329    0.469643 v fanout75/A (sg13g2_buf_8)
     6    0.033995    0.044078    0.130389    0.600032 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044261    0.002713    0.602745 v _191_/A (sg13g2_xnor2_1)
     2    0.008792    0.103083    0.139630    0.742375 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.103127    0.000697    0.743072 v _192_/B (sg13g2_xnor2_1)
     1    0.001527    0.042070    0.102060    0.845132 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.042070    0.000059    0.845191 v _294_/D (sg13g2_dfrbpq_1)
                                              0.845191   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000750    0.086669 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018448    0.035421    0.103565    0.190234 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.035421    0.000452    0.190686 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.340686   clock uncertainty
                                  0.000000    0.340686   clock reconvergence pessimism
                                 -0.053507    0.287179   library hold time
                                              0.287179   data required time
---------------------------------------------------------------------------------------------
                                              0.287179   data required time
                                             -0.845191   data arrival time
---------------------------------------------------------------------------------------------
                                              0.558012   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000750    0.086669 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018448    0.035421    0.103565    0.190234 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.035423    0.000752    0.190986 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.010880    0.068735    0.289748    0.480734 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.068736    0.000414    0.481148 v fanout53/A (sg13g2_buf_8)
     8    0.036124    0.045431    0.138904    0.620051 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.045455    0.001493    0.621544 v _202_/B (sg13g2_xor2_1)
     2    0.012064    0.085103    0.149333    0.770877 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.085108    0.000740    0.771617 v _204_/A (sg13g2_xor2_1)
     1    0.002149    0.039974    0.105497    0.877114 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.039975    0.000145    0.877259 v _297_/D (sg13g2_dfrbpq_1)
                                              0.877259   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000801    0.086720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018267    0.035295    0.103411    0.190132 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035298    0.000906    0.191038 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.341038   clock uncertainty
                                  0.000000    0.341038   clock reconvergence pessimism
                                 -0.052698    0.288340   library hold time
                                              0.288340   data required time
---------------------------------------------------------------------------------------------
                                              0.288340   data required time
                                             -0.877259   data arrival time
---------------------------------------------------------------------------------------------
                                              0.588919   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000750    0.086669 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018448    0.035421    0.103565    0.190234 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.035423    0.000753    0.190987 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.008945    0.071177    0.287120    0.478107 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.071180    0.000552    0.478659 ^ _127_/A (sg13g2_inv_1)
     1    0.007778    0.055984    0.075906    0.554564 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.056018    0.000681    0.555245 v output3/A (sg13g2_buf_2)
     1    0.052079    0.144765    0.218149    0.773394 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.144812    0.002463    0.775857 v signB (out)
                                              0.775857   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.775857   data arrival time
---------------------------------------------------------------------------------------------
                                              0.625857   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000750    0.086669 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018448    0.035421    0.103565    0.190234 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.035423    0.000752    0.190986 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.010880    0.068735    0.289748    0.480734 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.068735    0.000279    0.481013 v fanout54/A (sg13g2_buf_2)
     5    0.027927    0.088850    0.174173    0.655185 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.088878    0.001497    0.656682 v _199_/B (sg13g2_xnor2_1)
     2    0.008560    0.102576    0.147790    0.804472 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.102576    0.000295    0.804767 v _200_/B (sg13g2_xor2_1)
     1    0.002781    0.042648    0.108965    0.913732 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.042648    0.000170    0.913902 v _296_/D (sg13g2_dfrbpq_1)
                                              0.913902   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000801    0.086720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018267    0.035295    0.103411    0.190132 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035301    0.001168    0.191300 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.341300   clock uncertainty
                                  0.000000    0.341300   clock reconvergence pessimism
                                 -0.053774    0.287526   library hold time
                                              0.287526   data required time
---------------------------------------------------------------------------------------------
                                              0.287526   data required time
                                             -0.913902   data arrival time
---------------------------------------------------------------------------------------------
                                              0.626376   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000750    0.086669 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018448    0.035421    0.103565    0.190234 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.035423    0.000752    0.190986 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.010880    0.068735    0.289748    0.480734 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.068735    0.000279    0.481013 v fanout54/A (sg13g2_buf_2)
     5    0.027927    0.088850    0.174173    0.655185 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.088927    0.002358    0.657543 v _206_/B (sg13g2_xnor2_1)
     2    0.009778    0.113447    0.156638    0.814181 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.113447    0.000354    0.814535 v _208_/A (sg13g2_xor2_1)
     1    0.002180    0.040535    0.116984    0.931519 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.040535    0.000082    0.931601 v _298_/D (sg13g2_dfrbpq_1)
                                              0.931601   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000801    0.086720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018267    0.035295    0.103411    0.190132 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035295    0.000433    0.190565 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.340565   clock uncertainty
                                  0.000000    0.340565   clock reconvergence pessimism
                                 -0.052925    0.287639   library hold time
                                              0.287639   data required time
---------------------------------------------------------------------------------------------
                                              0.287639   data required time
                                             -0.931601   data arrival time
---------------------------------------------------------------------------------------------
                                              0.643962   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000801    0.086720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018267    0.035295    0.103411    0.190132 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035295    0.000433    0.190565 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.007353    0.061918    0.279882    0.470447 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061922    0.000517    0.470964 ^ fanout63/A (sg13g2_buf_2)
     5    0.032636    0.117638    0.182004    0.652967 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.117872    0.004296    0.657263 ^ _275_/A (sg13g2_nor2_1)
     1    0.004936    0.045871    0.094026    0.751289 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.045871    0.000198    0.751487 v output30/A (sg13g2_buf_2)
     1    0.054568    0.151371    0.217795    0.969282 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.151391    0.001757    0.971039 v sine_out[3] (out)
                                              0.971039   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.971039   data arrival time
---------------------------------------------------------------------------------------------
                                              0.821039   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000801    0.086720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018267    0.035295    0.103411    0.190132 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035298    0.000906    0.191038 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002670    0.035754    0.258690    0.449728 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.035754    0.000106    0.449834 ^ fanout68/A (sg13g2_buf_2)
     5    0.036171    0.127456    0.175861    0.625694 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.127608    0.003121    0.628815 ^ _155_/A2 (sg13g2_a221oi_1)
     1    0.003852    0.041313    0.154815    0.783630 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.041313    0.000149    0.783779 v output12/A (sg13g2_buf_2)
     1    0.051675    0.144111    0.210138    0.993918 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.144126    0.001486    0.995403 v sine_out[17] (out)
                                              0.995403   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.995403   data arrival time
---------------------------------------------------------------------------------------------
                                              0.845403   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000801    0.086720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018267    0.035295    0.103411    0.190132 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035295    0.000447    0.190579 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008781    0.070298    0.286402    0.476981 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.070299    0.000360    0.477341 ^ fanout58/A (sg13g2_buf_8)
     4    0.028707    0.043549    0.129326    0.606667 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.043557    0.000770    0.607437 ^ fanout57/A (sg13g2_buf_8)
     8    0.037505    0.048469    0.118262    0.725699 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.049232    0.004630    0.730329 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.004311    0.037867    0.055312    0.785641 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.037868    0.000171    0.785811 v output11/A (sg13g2_buf_2)
     1    0.051733    0.144162    0.208662    0.994473 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.144169    0.001117    0.995590 v sine_out[16] (out)
                                              0.995590   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.995590   data arrival time
---------------------------------------------------------------------------------------------
                                              0.845590   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000801    0.086720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018267    0.035295    0.103411    0.190132 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035295    0.000447    0.190579 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008781    0.070298    0.286402    0.476981 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.070299    0.000360    0.477341 ^ fanout58/A (sg13g2_buf_8)
     4    0.028707    0.043549    0.129326    0.606667 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.043557    0.000770    0.607437 ^ fanout57/A (sg13g2_buf_8)
     8    0.037505    0.048469    0.118262    0.725699 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.049054    0.003901    0.729601 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.004563    0.038947    0.056257    0.785857 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.038949    0.000281    0.786138 v output16/A (sg13g2_buf_2)
     1    0.053064    0.147185    0.210023    0.996161 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.147364    0.003618    0.999779 v sine_out[20] (out)
                                              0.999779   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.999779   data arrival time
---------------------------------------------------------------------------------------------
                                              0.849779   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000801    0.086720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018267    0.035295    0.103411    0.190132 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035295    0.000447    0.190579 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008781    0.070298    0.286402    0.476981 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.070299    0.000360    0.477341 ^ fanout58/A (sg13g2_buf_8)
     4    0.028707    0.043549    0.129326    0.606667 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.043557    0.000770    0.607437 ^ fanout57/A (sg13g2_buf_8)
     8    0.037505    0.048469    0.118262    0.725699 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.048764    0.002466    0.728165 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.006093    0.045906    0.062286    0.790451 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.045942    0.000685    0.791136 v output13/A (sg13g2_buf_2)
     1    0.051712    0.144225    0.212673    1.003809 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.144240    0.001504    1.005313 v sine_out[18] (out)
                                              1.005313   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.005313   data arrival time
---------------------------------------------------------------------------------------------
                                              0.855313   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000801    0.086720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018267    0.035295    0.103411    0.190132 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035295    0.000447    0.190579 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008781    0.070298    0.286402    0.476981 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.070299    0.000360    0.477341 ^ fanout58/A (sg13g2_buf_8)
     4    0.028707    0.043549    0.129326    0.606667 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.043557    0.000770    0.607437 ^ fanout57/A (sg13g2_buf_8)
     8    0.037505    0.048469    0.118262    0.725699 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.048992    0.003624    0.729323 ^ _167_/A (sg13g2_nor2_1)
     1    0.005665    0.048445    0.067295    0.796618 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.048454    0.000355    0.796973 v output19/A (sg13g2_buf_2)
     1    0.052817    0.146614    0.214574    1.011547 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.146798    0.003682    1.015229 v sine_out[23] (out)
                                              1.015229   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.015229   data arrival time
---------------------------------------------------------------------------------------------
                                              0.865229   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000801    0.086720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018267    0.035295    0.103411    0.190132 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035295    0.000433    0.190565 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.007353    0.061918    0.279882    0.470447 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061922    0.000517    0.470964 ^ fanout63/A (sg13g2_buf_2)
     5    0.032636    0.117638    0.182004    0.652967 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.117868    0.004264    0.657231 ^ _212_/A (sg13g2_nor2_1)
     2    0.010504    0.071555    0.120119    0.777350 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.071594    0.000864    0.778214 v output26/A (sg13g2_buf_2)
     1    0.056166    0.155859    0.232669    1.010883 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.156096    0.004433    1.015316 v sine_out[2] (out)
                                              1.015316   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.015316   data arrival time
---------------------------------------------------------------------------------------------
                                              0.865316   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000801    0.086720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018267    0.035295    0.103411    0.190132 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035295    0.000447    0.190579 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008781    0.070298    0.286402    0.476981 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.070299    0.000360    0.477341 ^ fanout58/A (sg13g2_buf_8)
     4    0.028707    0.043549    0.129326    0.606667 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.043557    0.000770    0.607437 ^ fanout57/A (sg13g2_buf_8)
     8    0.037505    0.048469    0.118262    0.725699 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.049281    0.004816    0.730515 ^ _160_/A (sg13g2_nor2_1)
     1    0.007262    0.055109    0.073798    0.804313 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.055145    0.000680    0.804994 v output14/A (sg13g2_buf_2)
     1    0.051817    0.144534    0.217754    1.022748 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.144550    0.001564    1.024312 v sine_out[19] (out)
                                              1.024312   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.024312   data arrival time
---------------------------------------------------------------------------------------------
                                              0.874312   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000801    0.086720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018267    0.035295    0.103411    0.190132 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035295    0.000447    0.190579 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008781    0.070298    0.286402    0.476981 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.070299    0.000360    0.477341 ^ fanout58/A (sg13g2_buf_8)
     4    0.028707    0.043549    0.129326    0.606667 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.043566    0.001360    0.608027 ^ fanout55/A (sg13g2_buf_8)
     8    0.041771    0.051526    0.120660    0.728687 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.051703    0.001926    0.730613 ^ _281_/A (sg13g2_nor2_1)
     1    0.008118    0.057849    0.078339    0.808952 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.057871    0.000914    0.809865 v output35/A (sg13g2_buf_2)
     1    0.052372    0.145543    0.218836    1.028702 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.145723    0.003619    1.032321 v sine_out[8] (out)
                                              1.032321   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.032321   data arrival time
---------------------------------------------------------------------------------------------
                                              0.882321   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000801    0.086720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018267    0.035295    0.103411    0.190132 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035295    0.000447    0.190579 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008781    0.070298    0.286402    0.476981 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.070299    0.000360    0.477341 ^ fanout58/A (sg13g2_buf_8)
     4    0.028707    0.043549    0.129326    0.606667 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.043566    0.001360    0.608027 ^ fanout55/A (sg13g2_buf_8)
     8    0.041771    0.051526    0.120660    0.728687 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.052176    0.004259    0.732947 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.005175    0.076248    0.093845    0.826792 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.076249    0.000369    0.827161 v output15/A (sg13g2_buf_2)
     1    0.054343    0.151001    0.233350    1.060512 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.151034    0.002188    1.062700 v sine_out[1] (out)
                                              1.062700   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.062700   data arrival time
---------------------------------------------------------------------------------------------
                                              0.912700   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000750    0.086669 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018448    0.035421    0.103565    0.190234 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.035423    0.000741    0.190975 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008496    0.068633    0.285186    0.476161 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.068633    0.000345    0.476506 ^ fanout72/A (sg13g2_buf_8)
     8    0.054391    0.061545    0.142245    0.618751 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.062143    0.004687    0.623438 ^ fanout71/A (sg13g2_buf_8)
     8    0.033164    0.046306    0.127319    0.750758 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.046315    0.001193    0.751950 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.004470    0.075628    0.107344    0.859294 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.075629    0.000289    0.859584 v output28/A (sg13g2_buf_2)
     1    0.055969    0.154558    0.234548    1.094131 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.154787    0.004329    1.098460 v sine_out[31] (out)
                                              1.098460   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.098460   data arrival time
---------------------------------------------------------------------------------------------
                                              0.948460   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000750    0.086669 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018448    0.035421    0.103565    0.190234 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.035423    0.000741    0.190975 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008496    0.068633    0.285186    0.476161 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.068633    0.000345    0.476506 ^ fanout72/A (sg13g2_buf_8)
     8    0.054391    0.061545    0.142245    0.618751 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.062192    0.004889    0.623641 ^ _140_/B (sg13g2_nor2_2)
     5    0.027340    0.083253    0.103865    0.727506 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.083295    0.001533    0.729039 v _169_/A (sg13g2_nand2_1)
     1    0.006229    0.061571    0.081419    0.810459 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.061583    0.000637    0.811095 ^ _170_/B (sg13g2_nand2_1)
     1    0.003559    0.055201    0.087692    0.898787 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.055201    0.000349    0.899136 v output20/A (sg13g2_buf_2)
     1    0.052461    0.146098    0.219099    1.118235 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.146110    0.001406    1.119641 v sine_out[24] (out)
                                              1.119641   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.119641   data arrival time
---------------------------------------------------------------------------------------------
                                              0.969641   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000801    0.086720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018267    0.035295    0.103411    0.190132 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035298    0.000906    0.191038 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002670    0.035754    0.258690    0.449728 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.035754    0.000106    0.449834 ^ fanout68/A (sg13g2_buf_2)
     5    0.036171    0.127456    0.175861    0.625694 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.127606    0.003093    0.628787 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.009804    0.079948    0.170802    0.799589 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.079955    0.000796    0.800386 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003265    0.055832    0.099719    0.900105 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.055832    0.000128    0.900233 v output23/A (sg13g2_buf_2)
     1    0.054670    0.152259    0.220387    1.120620 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.152616    0.006070    1.126690 v sine_out[27] (out)
                                              1.126690   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.126690   data arrival time
---------------------------------------------------------------------------------------------
                                              0.976690   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000750    0.086669 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018448    0.035421    0.103565    0.190234 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.035423    0.000741    0.190975 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008184    0.055721    0.278967    0.469942 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.055722    0.000332    0.470274 v fanout72/A (sg13g2_buf_8)
     8    0.052714    0.055159    0.139947    0.610221 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.055902    0.004982    0.615203 v _215_/C (sg13g2_nand3_1)
     2    0.011736    0.093723    0.111496    0.726699 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.093744    0.001114    0.727813 ^ _284_/B (sg13g2_and2_1)
     1    0.005891    0.057469    0.169126    0.896938 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.057471    0.000357    0.897296 ^ output7/A (sg13g2_buf_2)
     1    0.052659    0.176142    0.226022    1.123318 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.176252    0.003635    1.126953 ^ sine_out[12] (out)
                                              1.126953   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.126953   data arrival time
---------------------------------------------------------------------------------------------
                                              0.976953   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000801    0.086720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018267    0.035295    0.103411    0.190132 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035298    0.000906    0.191038 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002670    0.035754    0.258690    0.449728 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.035754    0.000106    0.449834 ^ fanout68/A (sg13g2_buf_2)
     5    0.036171    0.127456    0.175861    0.625694 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.127586    0.002809    0.628503 ^ fanout67/A (sg13g2_buf_8)
     8    0.040264    0.053480    0.163609    0.792112 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.053650    0.001898    0.794011 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.003258    0.065825    0.101920    0.895931 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.065825    0.000244    0.896175 v output29/A (sg13g2_buf_2)
     1    0.054509    0.151687    0.226607    1.122782 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.151920    0.004315    1.127097 v sine_out[32] (out)
                                              1.127097   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.127097   data arrival time
---------------------------------------------------------------------------------------------
                                              0.977097   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000801    0.086720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018267    0.035295    0.103411    0.190132 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035295    0.000447    0.190579 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008469    0.057083    0.280028    0.470606 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.057084    0.000347    0.470954 v fanout58/A (sg13g2_buf_8)
     4    0.028008    0.040847    0.128392    0.599346 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.040862    0.001276    0.600621 v _239_/A (sg13g2_and3_1)
     1    0.008195    0.057583    0.131694    0.732315 v _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.057589    0.000610    0.732925 v _256_/A2 (sg13g2_a22oi_1)
     1    0.004437    0.096025    0.141087    0.874012 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.096025    0.000298    0.874311 ^ output4/A (sg13g2_buf_2)
     1    0.055301    0.184366    0.253240    1.127551 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.184597    0.004509    1.132060 ^ sine_out[0] (out)
                                              1.132060   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.132060   data arrival time
---------------------------------------------------------------------------------------------
                                              0.982060   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000801    0.086720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018267    0.035295    0.103411    0.190132 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035298    0.000906    0.191038 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002670    0.035754    0.258690    0.449728 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.035754    0.000106    0.449834 ^ fanout68/A (sg13g2_buf_2)
     5    0.036171    0.127456    0.175861    0.625694 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.127605    0.003079    0.628774 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.004232    0.038105    0.128839    0.757613 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.038106    0.000304    0.757917 v _179_/B (sg13g2_nand2_1)
     2    0.006983    0.063627    0.072189    0.830106 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.063629    0.000426    0.830532 ^ _180_/B (sg13g2_nand2_1)
     1    0.006171    0.077434    0.106974    0.937506 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.077434    0.000386    0.937892 v output24/A (sg13g2_buf_2)
     1    0.054371    0.150587    0.232773    1.170665 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.150796    0.004028    1.174693 v sine_out[28] (out)
                                              1.174693   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.174693   data arrival time
---------------------------------------------------------------------------------------------
                                              1.024693   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000750    0.086669 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018448    0.035421    0.103565    0.190234 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.035422    0.000594    0.190828 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006101    0.054713    0.274277    0.465105 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.054713    0.000309    0.465414 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008843    0.088830    0.602937    1.068351 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.088830    0.000363    1.068714 ^ fanout76/A (sg13g2_buf_8)
     8    0.045038    0.055200    0.148298    1.217012 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.055947    0.004906    1.221918 ^ _128_/A (sg13g2_inv_2)
     5    0.022654    0.070360    0.081263    1.303181 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.070405    0.001502    1.304682 v _293_/D (sg13g2_dfrbpq_1)
                                              1.304682   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000750    0.086669 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018448    0.035421    0.103565    0.190234 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.035422    0.000594    0.190828 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.340828   clock uncertainty
                                  0.000000    0.340828   clock reconvergence pessimism
                                 -0.064918    0.275909   library hold time
                                              0.275909   data required time
---------------------------------------------------------------------------------------------
                                              0.275909   data required time
                                             -1.304682   data arrival time
---------------------------------------------------------------------------------------------
                                              1.028773   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000750    0.086669 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018448    0.035421    0.103565    0.190234 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.035423    0.000741    0.190975 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008496    0.068633    0.285186    0.476161 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.068633    0.000345    0.476506 ^ fanout72/A (sg13g2_buf_8)
     8    0.054391    0.061545    0.142245    0.618751 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.062192    0.004889    0.623641 ^ _140_/B (sg13g2_nor2_2)
     5    0.027340    0.083253    0.103865    0.727506 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.083299    0.001602    0.729107 v _152_/B (sg13g2_nor2_2)
     4    0.018489    0.140554    0.154700    0.883807 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.140569    0.001189    0.884996 ^ _277_/B (sg13g2_nor2_1)
     1    0.005690    0.055593    0.094478    0.979474 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.055594    0.000340    0.979813 v output32/A (sg13g2_buf_2)
     1    0.053080    0.147724    0.220170    1.199983 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.147747    0.001839    1.201823 v sine_out[5] (out)
                                              1.201823   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.201823   data arrival time
---------------------------------------------------------------------------------------------
                                              1.051823   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000750    0.086669 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018448    0.035421    0.103565    0.190234 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.035423    0.000741    0.190975 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008496    0.068633    0.285186    0.476161 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.068633    0.000345    0.476506 ^ fanout72/A (sg13g2_buf_8)
     8    0.054391    0.061545    0.142245    0.618751 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.062192    0.004889    0.623641 ^ _140_/B (sg13g2_nor2_2)
     5    0.027340    0.083253    0.103865    0.727506 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.083314    0.001847    0.729353 v _144_/A (sg13g2_nand2_1)
     2    0.008694    0.075917    0.093726    0.823078 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.075953    0.000612    0.823691 ^ _145_/B (sg13g2_nand2_1)
     1    0.009908    0.111360    0.138497    0.962187 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.111379    0.001201    0.963388 v output9/A (sg13g2_buf_2)
     1    0.051816    0.144828    0.246734    1.210123 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.144844    0.001539    1.211662 v sine_out[14] (out)
                                              1.211662   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.211662   data arrival time
---------------------------------------------------------------------------------------------
                                              1.061662   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000801    0.086720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018267    0.035295    0.103411    0.190132 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035295    0.000447    0.190579 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008781    0.070298    0.286402    0.476981 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.070299    0.000360    0.477341 ^ fanout58/A (sg13g2_buf_8)
     4    0.028707    0.043549    0.129326    0.606667 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.043557    0.000770    0.607437 ^ fanout57/A (sg13g2_buf_8)
     8    0.037505    0.048469    0.118262    0.725699 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.048969    0.003518    0.729217 ^ _183_/B (sg13g2_and2_1)
     2    0.008048    0.069339    0.157960    0.887177 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.069341    0.000454    0.887631 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.003519    0.049892    0.100167    0.987798 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.049892    0.000135    0.987933 v output27/A (sg13g2_buf_2)
     1    0.055255    0.153954    0.218104    1.206037 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.154318    0.006168    1.212205 v sine_out[30] (out)
                                              1.212205   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.212205   data arrival time
---------------------------------------------------------------------------------------------
                                              1.062205   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000801    0.086720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018267    0.035295    0.103411    0.190132 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035295    0.000447    0.190579 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008781    0.070298    0.286402    0.476981 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.070299    0.000360    0.477341 ^ fanout58/A (sg13g2_buf_8)
     4    0.028707    0.043549    0.129326    0.606667 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.043557    0.000770    0.607437 ^ fanout57/A (sg13g2_buf_8)
     8    0.037505    0.048469    0.118262    0.725699 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.049092    0.004065    0.729765 ^ fanout56/A (sg13g2_buf_2)
     8    0.035335    0.124984    0.181946    0.911711 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.125009    0.001747    0.913458 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.004056    0.051318    0.081274    0.994733 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.051319    0.000267    0.994999 v output18/A (sg13g2_buf_2)
     1    0.052492    0.145816    0.215556    1.210555 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.145996    0.003622    1.214177 v sine_out[22] (out)
                                              1.214177   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.214177   data arrival time
---------------------------------------------------------------------------------------------
                                              1.064177   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000801    0.086720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018267    0.035295    0.103411    0.190132 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035295    0.000447    0.190579 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008781    0.070298    0.286402    0.476981 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.070299    0.000360    0.477341 ^ fanout58/A (sg13g2_buf_8)
     4    0.028707    0.043549    0.129326    0.606667 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.043557    0.000770    0.607437 ^ fanout57/A (sg13g2_buf_8)
     8    0.037505    0.048469    0.118262    0.725699 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.049092    0.004065    0.729765 ^ fanout56/A (sg13g2_buf_2)
     8    0.035335    0.124984    0.181946    0.911711 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.125006    0.001650    0.913360 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.004612    0.053550    0.084122    0.997482 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.053550    0.000282    0.997764 v output17/A (sg13g2_buf_2)
     1    0.053309    0.147857    0.218189    1.215952 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.148041    0.003694    1.219646 v sine_out[21] (out)
                                              1.219646   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.219646   data arrival time
---------------------------------------------------------------------------------------------
                                              1.069646   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000801    0.086720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018267    0.035295    0.103411    0.190132 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035295    0.000447    0.190579 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008781    0.070298    0.286402    0.476981 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.070299    0.000360    0.477341 ^ fanout58/A (sg13g2_buf_8)
     4    0.028707    0.043549    0.129326    0.606667 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.043557    0.000770    0.607437 ^ fanout57/A (sg13g2_buf_8)
     8    0.037505    0.048469    0.118262    0.725699 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.048969    0.003518    0.729217 ^ _183_/B (sg13g2_and2_1)
     2    0.008048    0.069339    0.157960    0.887177 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.069341    0.000505    0.887681 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.004160    0.052473    0.111746    0.999427 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.052473    0.000162    0.999590 v output25/A (sg13g2_buf_2)
     1    0.054744    0.151883    0.221472    1.221061 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.151912    0.002033    1.223094 v sine_out[29] (out)
                                              1.223094   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.223094   data arrival time
---------------------------------------------------------------------------------------------
                                              1.073094   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000801    0.086720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018267    0.035295    0.103411    0.190132 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035295    0.000447    0.190579 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008781    0.070298    0.286402    0.476981 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.070299    0.000360    0.477341 ^ fanout58/A (sg13g2_buf_8)
     4    0.028707    0.043549    0.129326    0.606667 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.043566    0.001360    0.608027 ^ fanout55/A (sg13g2_buf_8)
     8    0.041771    0.051526    0.120660    0.728687 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.052450    0.005283    0.733970 ^ _130_/B (sg13g2_nor2_1)
     2    0.013467    0.082406    0.094383    0.828353 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.082439    0.001377    0.829730 v _136_/B (sg13g2_nand2b_2)
     4    0.022268    0.089867    0.102232    0.931962 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.089902    0.001457    0.933419 ^ _279_/A (sg13g2_nor2_1)
     1    0.004301    0.049867    0.080936    1.014355 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.049868    0.000278    1.014633 v output34/A (sg13g2_buf_2)
     1    0.053214    0.147608    0.215987    1.230620 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.147799    0.003793    1.234413 v sine_out[7] (out)
                                              1.234413   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.234413   data arrival time
---------------------------------------------------------------------------------------------
                                              1.084413   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000801    0.086720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018267    0.035295    0.103411    0.190132 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035295    0.000447    0.190579 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008469    0.057083    0.280028    0.470606 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.057084    0.000347    0.470954 v fanout58/A (sg13g2_buf_8)
     4    0.028008    0.040847    0.128392    0.599346 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.040847    0.000749    0.600094 v fanout57/A (sg13g2_buf_8)
     8    0.036749    0.045273    0.123550    0.723644 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.045906    0.003976    0.727621 v fanout56/A (sg13g2_buf_2)
     8    0.034401    0.105595    0.175762    0.903383 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.105659    0.002371    0.905754 v _172_/A (sg13g2_nand2_1)
     1    0.007190    0.068630    0.094841    1.000595 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.068633    0.000509    1.001104 ^ output21/A (sg13g2_buf_2)
     1    0.052990    0.176401    0.233050    1.234154 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.176522    0.003810    1.237964 ^ sine_out[25] (out)
                                              1.237964   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.237964   data arrival time
---------------------------------------------------------------------------------------------
                                              1.087964   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000801    0.086720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018267    0.035295    0.103411    0.190132 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035298    0.000906    0.191038 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002670    0.035754    0.258690    0.449728 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.035754    0.000106    0.449834 ^ fanout68/A (sg13g2_buf_2)
     5    0.036171    0.127456    0.175861    0.625694 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.127600    0.003009    0.628704 ^ fanout66/A (sg13g2_buf_8)
     8    0.044795    0.056287    0.165911    0.794615 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.057532    0.005406    0.800021 ^ fanout64/A (sg13g2_buf_8)
     8    0.039692    0.050502    0.127825    0.927846 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.050655    0.001738    0.929584 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003266    0.058275    0.089840    1.019424 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.058275    0.000230    1.019654 v output5/A (sg13g2_buf_2)
     1    0.053254    0.147726    0.220724    1.240378 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.147909    0.003667    1.244044 v sine_out[10] (out)
                                              1.244044   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.244044   data arrival time
---------------------------------------------------------------------------------------------
                                              1.094044   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000801    0.086720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018267    0.035295    0.103411    0.190132 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035295    0.000447    0.190579 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008469    0.057083    0.280028    0.470606 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.057084    0.000347    0.470954 v fanout58/A (sg13g2_buf_8)
     4    0.028008    0.040847    0.128392    0.599346 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.040847    0.000749    0.600094 v fanout57/A (sg13g2_buf_8)
     8    0.036749    0.045273    0.123550    0.723644 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.045906    0.003976    0.727621 v fanout56/A (sg13g2_buf_2)
     8    0.034401    0.105595    0.175762    0.903383 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.105683    0.002738    0.906121 v _175_/A (sg13g2_nand2_1)
     1    0.008372    0.074624    0.100942    1.007063 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.074667    0.000814    1.007877 ^ output22/A (sg13g2_buf_2)
     1    0.053625    0.178318    0.238027    1.245905 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.178489    0.003623    1.249528 ^ sine_out[26] (out)
                                              1.249528   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.249528   data arrival time
---------------------------------------------------------------------------------------------
                                              1.099528   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000750    0.086669 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018448    0.035421    0.103565    0.190234 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.035423    0.000741    0.190975 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008496    0.068633    0.285186    0.476161 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.068633    0.000345    0.476506 ^ fanout72/A (sg13g2_buf_8)
     8    0.054391    0.061545    0.142245    0.618751 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.062192    0.004889    0.623641 ^ _140_/B (sg13g2_nor2_2)
     5    0.027340    0.083253    0.103865    0.727506 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.083299    0.001602    0.729107 v _152_/B (sg13g2_nor2_2)
     4    0.018489    0.140554    0.154700    0.883807 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.140565    0.001020    0.884827 ^ _283_/A2 (sg13g2_a21oi_1)
     1    0.004856    0.064731    0.145585    1.030411 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.064732    0.000303    1.030715 v output6/A (sg13g2_buf_2)
     1    0.052791    0.146610    0.223263    1.253978 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.146792    0.003655    1.257632 v sine_out[11] (out)
                                              1.257632   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.257632   data arrival time
---------------------------------------------------------------------------------------------
                                              1.107633   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000801    0.086720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018267    0.035295    0.103411    0.190132 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035295    0.000447    0.190579 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008781    0.070298    0.286402    0.476981 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.070299    0.000360    0.477341 ^ fanout58/A (sg13g2_buf_8)
     4    0.028707    0.043549    0.129326    0.606667 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.043566    0.001360    0.608027 ^ fanout55/A (sg13g2_buf_8)
     8    0.041771    0.051526    0.120660    0.728687 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.052378    0.005030    0.733717 ^ _131_/B (sg13g2_or2_1)
     6    0.027078    0.179219    0.214175    0.947892 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.179284    0.001092    0.948984 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.003093    0.057561    0.090154    1.039138 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.057561    0.000120    1.039258 v output8/A (sg13g2_buf_2)
     1    0.052198    0.145488    0.219759    1.259017 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.145504    0.001563    1.260581 v sine_out[13] (out)
                                              1.260581   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.260581   data arrival time
---------------------------------------------------------------------------------------------
                                              1.110581   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000801    0.086720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018267    0.035295    0.103411    0.190132 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035295    0.000447    0.190579 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008781    0.070298    0.286402    0.476981 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.070299    0.000360    0.477341 ^ fanout58/A (sg13g2_buf_8)
     4    0.028707    0.043549    0.129326    0.606667 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.043566    0.001360    0.608027 ^ fanout55/A (sg13g2_buf_8)
     8    0.041771    0.051526    0.120660    0.728687 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.052450    0.005283    0.733970 ^ _130_/B (sg13g2_nor2_1)
     2    0.013467    0.082406    0.094383    0.828353 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.082439    0.001377    0.829730 v _136_/B (sg13g2_nand2b_2)
     4    0.022268    0.089867    0.102232    0.931962 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.090006    0.002867    0.934829 ^ _276_/A (sg13g2_nor2_1)
     1    0.009422    0.072148    0.103449    1.038278 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.072156    0.000778    1.039056 v output31/A (sg13g2_buf_2)
     1    0.054050    0.149760    0.229601    1.268657 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.149939    0.003652    1.272309 v sine_out[4] (out)
                                              1.272309   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.272309   data arrival time
---------------------------------------------------------------------------------------------
                                              1.122309   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000801    0.086720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018267    0.035295    0.103411    0.190132 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035295    0.000447    0.190579 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008781    0.070298    0.286402    0.476981 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.070299    0.000360    0.477341 ^ fanout58/A (sg13g2_buf_8)
     4    0.028707    0.043549    0.129326    0.606667 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.043566    0.001360    0.608027 ^ fanout55/A (sg13g2_buf_8)
     8    0.041771    0.051526    0.120660    0.728687 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.052450    0.005283    0.733970 ^ _130_/B (sg13g2_nor2_1)
     2    0.013467    0.082406    0.094383    0.828353 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.082439    0.001377    0.829730 v _136_/B (sg13g2_nand2b_2)
     4    0.022268    0.089867    0.102232    0.931962 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.089971    0.002488    0.934450 ^ _278_/A (sg13g2_nor2_1)
     1    0.010713    0.078219    0.108723    1.043173 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.078264    0.001518    1.044691 v output33/A (sg13g2_buf_2)
     1    0.052751    0.146569    0.230336    1.275028 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.146761    0.003789    1.278817 v sine_out[6] (out)
                                              1.278817   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.278817   data arrival time
---------------------------------------------------------------------------------------------
                                              1.128817   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000801    0.086720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018267    0.035295    0.103411    0.190132 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035295    0.000447    0.190579 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008781    0.070298    0.286402    0.476981 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.070299    0.000360    0.477341 ^ fanout58/A (sg13g2_buf_8)
     4    0.028707    0.043549    0.129326    0.606667 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.043566    0.001360    0.608027 ^ fanout55/A (sg13g2_buf_8)
     8    0.041771    0.051526    0.120660    0.728687 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.052378    0.005030    0.733717 ^ _131_/B (sg13g2_or2_1)
     6    0.027078    0.179219    0.214175    0.947892 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.179288    0.001315    0.949207 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.005773    0.068553    0.105927    1.055134 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.068554    0.000345    1.055478 v output36/A (sg13g2_buf_2)
     1    0.051957    0.144927    0.225212    1.280690 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.144942    0.001538    1.282228 v sine_out[9] (out)
                                              1.282228   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.282228   data arrival time
---------------------------------------------------------------------------------------------
                                              1.132228   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000801    0.086720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018267    0.035295    0.103411    0.190132 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035295    0.000447    0.190579 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008781    0.070298    0.286402    0.476981 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.070299    0.000360    0.477341 ^ fanout58/A (sg13g2_buf_8)
     4    0.028707    0.043549    0.129326    0.606667 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.043566    0.001360    0.608027 ^ fanout55/A (sg13g2_buf_8)
     8    0.041771    0.051526    0.120660    0.728687 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.052349    0.004925    0.733612 ^ _143_/A (sg13g2_nor2_1)
     2    0.010170    0.070085    0.087166    0.820777 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.070093    0.000585    0.821362 v _147_/A (sg13g2_nand2_1)
     2    0.009457    0.078411    0.091557    0.912919 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.078426    0.000857    0.913776 ^ _149_/B (sg13g2_nand2_1)
     1    0.010620    0.117765    0.144852    1.058628 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.117818    0.001041    1.059668 v output10/A (sg13g2_buf_2)
     1    0.051739    0.144690    0.249577    1.309245 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.144704    0.001488    1.310733 v sine_out[15] (out)
                                              1.310733   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.310733   data arrival time
---------------------------------------------------------------------------------------------
                                              1.160733   slack (MET)



