$date
	Thu Jul 03 22:36:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module rptr_handler_tb $end
$var wire 4 ! g_rptr [3:0] $end
$var wire 1 " empty $end
$var wire 4 # b_rptr [3:0] $end
$var parameter 32 $ PTR_WIDTH $end
$var reg 4 % g_wptr_sync [3:0] $end
$var reg 1 & r_en $end
$var reg 1 ' rclk $end
$var reg 1 ( rrst_n $end
$scope module uut $end
$var wire 4 ) g_rptr_next [3:0] $end
$var wire 4 * g_wptr_sync [3:0] $end
$var wire 1 & r_en $end
$var wire 1 ' rclk $end
$var wire 1 ( rrst_n $end
$var wire 1 + rempty $end
$var wire 4 , b_rptr_next [3:0] $end
$var parameter 32 - PTR_WIDTH $end
$var reg 4 . b_rptr [3:0] $end
$var reg 1 " empty $end
$var reg 4 / g_rptr [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 -
b11 $
$end
#0
$dumpvars
b0 /
b0 .
b0 ,
1+
b0 *
b0 )
0(
0'
0&
b0 %
b0 #
1"
b0 !
$end
#5000
1'
#10000
0'
1(
#15000
1'
#20000
0'
0+
b1 %
b1 *
#25000
0"
1'
#30000
1+
b1 )
b1 ,
0'
1&
#35000
b1 !
b1 /
b1 ,
b1 #
b1 .
1"
1'
#40000
0'
0&
#45000
1'
#50000
0'
0+
b10 %
b10 *
#55000
0"
1'
#60000
0+
b11 )
b10 ,
0'
1&
#65000
1+
b10 )
b11 !
b11 /
b11 ,
b10 #
b10 .
1'
#70000
0+
b11 )
b10 ,
0'
0&
#75000
1'
#80000
0'
1+
b11 %
b11 *
#85000
1"
1'
#90000
0'
1&
#95000
1'
#100000
0'
0&
#105000
1'
#110000
0'
#115000
1'
#120000
0'
#125000
1'
#130000
0'
#135000
1'
#140000
0'
#145000
1'
#150000
0'
#155000
1'
#160000
0'
#165000
1'
#170000
0'
