module IF_ID(
input wire clock,
input wire [31:0] data_in,
output reg [31:0] data_out



);
	always @(posedge clock) begin
	