
---------- Begin Simulation Statistics ----------
final_tick                                  181209000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  69446                       # Simulator instruction rate (inst/s)
host_mem_usage                                 846232                       # Number of bytes of host memory used
host_op_rate                                    78897                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.64                       # Real time elapsed on the host
host_tick_rate                               49830958                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      252528                       # Number of instructions simulated
sim_ops                                        286906                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000181                       # Number of seconds simulated
sim_ticks                                   181209000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.127891                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   23361                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                24302                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               798                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             47603                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                755                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             930                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              175                       # Number of indirect misses.
system.cpu.branchPred.lookups                   59718                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    3092                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           57                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    118437                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   112368                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               551                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      56033                       # Number of branches committed
system.cpu.commit.bw_lim_events                 11526                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             340                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            9906                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               252697                       # Number of instructions committed
system.cpu.commit.committedOps                 287075                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       302020                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.950517                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.964771                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       208461     69.02%     69.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        36556     12.10%     81.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        17344      5.74%     86.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         9763      3.23%     90.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         7636      2.53%     92.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         3340      1.11%     93.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         4668      1.55%     95.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         2726      0.90%     96.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        11526      3.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       302020                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2827                       # Number of function calls committed.
system.cpu.commit.int_insts                    249870                       # Number of committed integer instructions.
system.cpu.commit.loads                         43051                       # Number of loads committed
system.cpu.commit.membars                         326                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          207      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           194860     67.88%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1486      0.52%     68.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     68.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     68.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             479      0.17%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             477      0.17%     68.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             422      0.15%     68.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            568      0.20%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           43051     15.00%     84.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          45522     15.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            287075                       # Class of committed instruction
system.cpu.commit.refs                          88573                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      5007                       # Number of committed Vector instructions.
system.cpu.committedInsts                      252528                       # Number of Instructions Simulated
system.cpu.committedOps                        286906                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.435164                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.435164                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 83517                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   250                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                23479                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 300592                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   161105                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     56834                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    605                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   930                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  1553                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       59718                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     39464                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        125974                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   527                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         269669                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    1704                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.164776                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             176756                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              27208                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.744081                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             303614                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.008455                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.330190                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   243771     80.29%     80.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5996      1.97%     82.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     5567      1.83%     84.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     7402      2.44%     86.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     9412      3.10%     89.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     5373      1.77%     91.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     1876      0.62%     92.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2660      0.88%     92.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    21557      7.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               303614                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           58805                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  634                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    57004                       # Number of branches executed
system.cpu.iew.exec_nop                           199                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.819463                       # Inst execution rate
system.cpu.iew.exec_refs                        94086                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      46317                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1270                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 44629                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                361                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               217                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                46987                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              297103                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 47769                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               734                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                296989                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1889                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    605                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1898                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           374                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2091                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         2249                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1576                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1465                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             24                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          563                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             71                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    266432                       # num instructions consuming a value
system.cpu.iew.wb_count                        292560                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.529340                       # average fanout of values written-back
system.cpu.iew.wb_producers                    141033                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.807242                       # insts written-back per cycle
system.cpu.iew.wb_sent                         293027                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   337010                       # number of integer regfile reads
system.cpu.int_regfile_writes                  195808                       # number of integer regfile writes
system.cpu.ipc                               0.696785                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.696785                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               212      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                199572     67.03%     67.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1491      0.50%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  496      0.17%     67.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  493      0.17%     67.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  434      0.15%     68.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 578      0.19%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                47951     16.11%     84.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               46501     15.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 297731                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        5364                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018016                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     589     10.98%     10.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     10.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     10.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     10.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     10.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     10.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     10.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     10.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     10.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     10.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     10.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     10.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     10.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.04%     11.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.04%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1413     26.34%     37.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3358     62.60%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 297332                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             893575                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       287452                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            301386                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     296543                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    297731                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 361                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            9982                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                97                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             21                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         6574                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        303614                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.980623                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.747678                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              204086     67.22%     67.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               26149      8.61%     75.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               21695      7.15%     82.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               17410      5.73%     88.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               13303      4.38%     93.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                9181      3.02%     96.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                7442      2.45%     98.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2591      0.85%     99.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1757      0.58%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          303614                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.821510                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   5551                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              10954                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         5108                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              5523                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              1264                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              951                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                44629                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               46987                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  202536                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1305                       # number of misc regfile writes
system.cpu.numCycles                           362419                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    2708                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                305677                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     75                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   161880                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                479207                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 298944                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              317106                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     57734                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  20674                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    605                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 21767                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    11398                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           339461                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          58920                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1055                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      6485                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            361                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             6422                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       587020                       # The number of ROB reads
system.cpu.rob.rob_writes                      595576                       # The number of ROB writes
system.cpu.timesIdled                            4625                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     6219                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    2574                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1695                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         6196                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        13577                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                787                       # Transaction distribution
system.membus.trans_dist::ReadExReq               893                       # Transaction distribution
system.membus.trans_dist::ReadExResp              893                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           787                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            15                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       107520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  107520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1695                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1695    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1695                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2076000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8759250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    181209000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6472                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          172                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5966                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              58                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              894                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             894                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6203                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          269                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        18372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         2586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 20958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       778816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        85440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 864256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             7381                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000135                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011640                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   7380     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               7381                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           12926500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1752000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9304500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    181209000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 5681                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    5                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5686                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                5681                       # number of overall hits
system.l2.overall_hits::.cpu.data                   5                       # number of overall hits
system.l2.overall_hits::total                    5686                       # number of overall hits
system.l2.demand_misses::.cpu.inst                522                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1158                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1680                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               522                       # number of overall misses
system.l2.overall_misses::.cpu.data              1158                       # number of overall misses
system.l2.overall_misses::total                  1680                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     41129500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     92064000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        133193500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     41129500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     92064000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       133193500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             6203                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1163                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7366                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            6203                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1163                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7366                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.084153                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.995701                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.228075                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.084153                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.995701                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.228075                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78792.145594                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79502.590674                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79281.845238                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78792.145594                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79502.590674                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79281.845238                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           522                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1158                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1680                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          522                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1158                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1680                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35909500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     80484000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    116393500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35909500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     80484000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    116393500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.084153                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.995701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.228075                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.084153                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.995701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.228075                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68792.145594                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69502.590674                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69281.845238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68792.145594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69502.590674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69281.845238                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          172                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              172                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          172                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          172                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         5965                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5965                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         5965                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5965                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             893                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 893                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     69354500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      69354500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           894                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               894                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.998881                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998881                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77664.613662                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77664.613662                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          893                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            893                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     60424500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     60424500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998881                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998881                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67664.613662                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67664.613662                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           5681                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5681                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          522                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              522                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     41129500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41129500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         6203                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6203                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.084153                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.084153                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78792.145594                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78792.145594                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          522                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          522                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35909500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35909500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.084153                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.084153                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68792.145594                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68792.145594                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          265                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             265                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     22709500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     22709500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          269                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           269                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.985130                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.985130                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85696.226415                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85696.226415                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          265                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          265                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     20059500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20059500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.985130                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.985130                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75696.226415                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75696.226415                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              15                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       285500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       285500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19033.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19033.333333                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    181209000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1059.467560                       # Cycle average of tags in use
system.l2.tags.total_refs                       13561                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1687                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.038530                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.295937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       472.906837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       583.264786                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.028864                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.035600                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.064665                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1687                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          592                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1036                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.102966                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    110295                       # Number of tag accesses
system.l2.tags.data_accesses                   110295                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    181209000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          74112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             107520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33408                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1680                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         184361704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         408986309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             593348013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    184361704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        184361704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        184361704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        408986309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            593348013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1158.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000574000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3355                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1680                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1680                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     15105750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    8400000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                46605750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8991.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27741.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1426                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1680                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          251                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    426.326693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   267.484997                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   365.959480                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           55     21.91%     21.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           61     24.30%     46.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           27     10.76%     56.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           17      6.77%     63.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      5.18%     68.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      3.59%     72.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           18      7.17%     79.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      1.99%     81.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           46     18.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          251                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 107520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  107520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       593.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    593.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     180419000                       # Total gap between requests
system.mem_ctrls.avgGap                     107392.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        74112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 184361703.888879686594                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 408986308.627054989338                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          522                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1158                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14429500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     32176250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27642.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27786.05                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    84.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               871080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               459195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6168960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     14136720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         73743180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          7485120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          102864255                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        567.655332                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     18838500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      5980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    156390500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               942480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               493350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             5826240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     14136720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         48053850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         29118240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           98570880                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        543.962386                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     75230500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      5980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     99998500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    181209000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        33069                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            33069                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        33069                       # number of overall hits
system.cpu.icache.overall_hits::total           33069                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6395                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6395                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6395                       # number of overall misses
system.cpu.icache.overall_misses::total          6395                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    129818499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    129818499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    129818499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    129818499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        39464                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        39464                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        39464                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        39464                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.162046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.162046                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.162046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.162046                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 20299.999844                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20299.999844                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 20299.999844                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20299.999844                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          567                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    70.875000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         5966                       # number of writebacks
system.cpu.icache.writebacks::total              5966                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          192                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          192                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          192                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          192                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         6203                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6203                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6203                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6203                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    112941499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    112941499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    112941499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    112941499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.157181                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.157181                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.157181                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.157181                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 18207.560696                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18207.560696                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 18207.560696                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18207.560696                       # average overall mshr miss latency
system.cpu.icache.replacements                   5966                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        33069                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           33069                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6395                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6395                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    129818499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    129818499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        39464                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        39464                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.162046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.162046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 20299.999844                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20299.999844                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          192                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          192                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6203                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6203                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    112941499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    112941499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.157181                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.157181                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 18207.560696                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18207.560696                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    181209000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           222.163474                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               39272                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6203                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.331130                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   222.163474                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.867826                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.867826                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          237                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          219                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             85131                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            85131                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    181209000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    181209000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    181209000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    181209000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    181209000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        84586                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            84586                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        84745                       # number of overall hits
system.cpu.dcache.overall_hits::total           84745                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2667                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2667                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2686                       # number of overall misses
system.cpu.dcache.overall_misses::total          2686                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    193201792                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    193201792                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    193201792                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    193201792                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        87253                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        87253                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        87431                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        87431                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030566                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030566                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030721                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030721                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72441.616798                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72441.616798                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71929.185406                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71929.185406                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        25072                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               381                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.805774                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          172                       # number of writebacks
system.cpu.dcache.writebacks::total               172                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1492                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1492                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1492                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1492                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1175                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1175                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1177                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1177                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     94438969                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     94438969                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     94623969                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     94623969                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013467                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013467                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013462                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013462                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80373.590638                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80373.590638                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80394.196262                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80394.196262                       # average overall mshr miss latency
system.cpu.dcache.replacements                    230                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        41304                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           41304                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          749                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           749                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     52533500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     52533500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        42053                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        42053                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017811                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017811                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70138.184246                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70138.184246                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          482                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          482                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          267                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          267                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     23031000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     23031000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006349                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006349                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 86258.426966                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86258.426966                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        43282                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          43282                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1905                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1905                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    140254797                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    140254797                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        45187                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        45187                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.042158                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042158                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73624.565354                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73624.565354                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1010                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1010                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          895                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          895                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     71007474                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     71007474                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019807                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019807                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79337.959777                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79337.959777                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          159                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           159                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           19                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           19                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          178                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          178                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.106742                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.106742                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011236                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011236                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       413495                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       413495                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31807.307692                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31807.307692                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       400495                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       400495                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30807.307692                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30807.307692                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          334                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          334                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       158500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       158500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005952                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005952                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.002976                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.002976                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          326                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          326                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          326                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          326                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    181209000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           541.753411                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               86583                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1178                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.500000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   541.753411                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.529056                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.529056                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          948                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          583                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          305                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            177364                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           177364                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    181209000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    181209000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
