#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5a30bdc53300 .scope module, "simd_core_test" "simd_core_test" 2 5;
 .timescale 0 0;
P_0x5a30bdc6e760 .param/l "ALUWIDTH" 0 2 7, +C4<00000000000000000000000000000100>;
v0x5a30bdc951d0 .array "OperandA_s", 0 3, 31 0;
v0x5a30bdc95330_0 .net "OperandA_s_", 127 0, L_0x5a30bdc95d80;  1 drivers
v0x5a30bdc95420 .array "OperandB_s", 0 3, 31 0;
v0x5a30bdc95580_0 .net "OperandB_s_", 127 0, L_0x5a30bdc96200;  1 drivers
v0x5a30bdc95670_0 .var "command", 2 0;
v0x5a30bdc95760_0 .net "iszero_s", 0 0, L_0x5a30bdca9d10;  1 drivers
v0x5a30bdc95820_0 .var "op_index", 31 0;
v0x5a30bdc95900_0 .net "overflow_s", 0 0, L_0x5a30bdca9db0;  1 drivers
v0x5a30bdc959c0_0 .net "result_s", 127 0, L_0x5a30bdca9a70;  1 drivers
v0x5a30bdc951d0_0 .array/port v0x5a30bdc951d0, 0;
v0x5a30bdc951d0_1 .array/port v0x5a30bdc951d0, 1;
v0x5a30bdc951d0_2 .array/port v0x5a30bdc951d0, 2;
v0x5a30bdc951d0_3 .array/port v0x5a30bdc951d0, 3;
L_0x5a30bdc95d80 .concat8 [ 32 32 32 32], v0x5a30bdc951d0_0, v0x5a30bdc951d0_1, v0x5a30bdc951d0_2, v0x5a30bdc951d0_3;
v0x5a30bdc95420_0 .array/port v0x5a30bdc95420, 0;
v0x5a30bdc95420_1 .array/port v0x5a30bdc95420, 1;
v0x5a30bdc95420_2 .array/port v0x5a30bdc95420, 2;
v0x5a30bdc95420_3 .array/port v0x5a30bdc95420, 3;
L_0x5a30bdc96200 .concat8 [ 32 32 32 32], v0x5a30bdc95420_0, v0x5a30bdc95420_1, v0x5a30bdc95420_2, v0x5a30bdc95420_3;
o0x7e6c2f6061e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x5a30bdca9d10 .part o0x7e6c2f6061e8, 0, 1;
o0x7e6c2f606218 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x5a30bdca9db0 .part o0x7e6c2f606218, 0, 1;
S_0x5a30bdc69f30 .scope module, "SIMDCORE_block" "simdcore" 2 32, 3 9 0, S_0x5a30bdc53300;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "command"
    .port_info 1 /OUTPUT 128 "result_s"
    .port_info 2 /OUTPUT 4 "iszero_s"
    .port_info 3 /OUTPUT 4 "overflow_s"
    .port_info 4 /INPUT 128 "OperandA_s"
    .port_info 5 /INPUT 128 "OperandB_s"
P_0x5a30bdc56a70 .param/l "ALUWIDTH" 0 3 10, +C4<00000000000000000000000000000100>;
v0x5a30bdc92dc0_0 .net "OperandA_s", 127 0, L_0x5a30bdc95d80;  alias, 1 drivers
v0x5a30bdc92e60_0 .net "OperandB_s", 127 0, L_0x5a30bdc96200;  alias, 1 drivers
v0x5a30bdc92f20_0 .net "command", 2 0, v0x5a30bdc95670_0;  1 drivers
v0x5a30bdc93080_0 .net "iszero_s", 3 0, o0x7e6c2f6061e8;  0 drivers
v0x5a30bdc93160_0 .net "overflow_s", 3 0, o0x7e6c2f606218;  0 drivers
v0x5a30bdc93240_0 .net "result_s", 127 0, L_0x5a30bdca9a70;  alias, 1 drivers
L_0x5a30bdc964d0 .part L_0x5a30bdc95d80, 0, 32;
L_0x5a30bdc965c0 .part L_0x5a30bdc96200, 0, 32;
L_0x5a30bdca71e0 .part L_0x5a30bdc95d80, 32, 32;
L_0x5a30bdca7360 .part L_0x5a30bdc96200, 32, 32;
L_0x5a30bdca7f80 .part L_0x5a30bdc95d80, 64, 32;
L_0x5a30bdca8070 .part L_0x5a30bdc96200, 64, 32;
L_0x5a30bdca8db0 .part L_0x5a30bdc95d80, 96, 32;
L_0x5a30bdca8ea0 .part L_0x5a30bdc96200, 96, 32;
L_0x5a30bdca9a70 .concat8 [ 32 32 32 32], L_0x5a30bdca7170, L_0x5a30bdca7f10, L_0x5a30bdca8d40, L_0x5a30bdca9c50;
S_0x5a30bdc6c9f0 .scope generate, "loop_gen_block[0]" "loop_gen_block[0]" 3 46, 3 46 0, S_0x5a30bdc69f30;
 .timescale 0 0;
P_0x5a30bdc55a90 .param/l "i" 0 3 46, +C4<00>;
L_0x5a30bdca7170 .functor BUFZ 32, L_0x5a30bdc966b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5a30bdc8d7e0_0 .net *"_s3", 31 0, L_0x5a30bdca7170;  1 drivers
v0x5a30bdc8d8e0_0 .net "local_opA", 31 0, L_0x5a30bdc964d0;  1 drivers
v0x5a30bdc8d9a0_0 .net "local_opB", 31 0, L_0x5a30bdc965c0;  1 drivers
v0x5a30bdc8daa0_0 .net "local_overflow", 0 0, L_0x5a30bdca7010;  1 drivers
v0x5a30bdc8db70_0 .net "local_result", 31 0, L_0x5a30bdc966b0;  1 drivers
v0x5a30bdc8dc10_0 .net "local_zero", 0 0, L_0x5a30bdca67a0;  1 drivers
S_0x5a30bdc51900 .scope module, "ALU" "alu" 3 60, 4 11 0, S_0x5a30bdc6c9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /OUTPUT 1 "iszero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 32 "operandA"
    .port_info 4 /INPUT 32 "operandB"
    .port_info 5 /INPUT 3 "command"
L_0x5a30bdc966b0 .functor BUFZ 32, v0x5a30bdc8d570_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5a30bdca6a70 .functor XNOR 1, L_0x5a30bdca6930, L_0x5a30bdca69d0, C4<0>, C4<0>;
L_0x5a30bdca6d50 .functor XOR 1, L_0x5a30bdca6b80, L_0x5a30bdca6cb0, C4<0>, C4<0>;
L_0x5a30bdca6e10 .functor AND 1, L_0x5a30bdca6a70, L_0x5a30bdca6d50, C4<1>, C4<1>;
L_0x5a30bdca7010 .functor AND 1, L_0x5a30bdca6e10, L_0x5a30bdca6f20, C4<1>, C4<1>;
v0x5a30bdc546b0_0 .net *"_s10", 0 0, L_0x5a30bdca6a70;  1 drivers
v0x5a30bdc8c800_0 .net *"_s13", 0 0, L_0x5a30bdca6b80;  1 drivers
v0x5a30bdc8c8e0_0 .net *"_s15", 0 0, L_0x5a30bdca6cb0;  1 drivers
v0x5a30bdc8c9d0_0 .net *"_s16", 0 0, L_0x5a30bdca6d50;  1 drivers
v0x5a30bdc8ca90_0 .net *"_s18", 0 0, L_0x5a30bdca6e10;  1 drivers
L_0x7e6c2f5bc018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a30bdc8cba0_0 .net/2u *"_s2", 31 0, L_0x7e6c2f5bc018;  1 drivers
L_0x7e6c2f5bc060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5a30bdc8cc80_0 .net/2u *"_s20", 2 0, L_0x7e6c2f5bc060;  1 drivers
v0x5a30bdc8cd60_0 .net *"_s22", 0 0, L_0x5a30bdca6f20;  1 drivers
v0x5a30bdc8ce20_0 .net *"_s7", 0 0, L_0x5a30bdca6930;  1 drivers
v0x5a30bdc8cf90_0 .net *"_s9", 0 0, L_0x5a30bdca69d0;  1 drivers
v0x5a30bdc8d070_0 .net "command", 2 0, v0x5a30bdc95670_0;  alias, 1 drivers
v0x5a30bdc8d150_0 .net "iszero", 0 0, L_0x5a30bdca67a0;  alias, 1 drivers
v0x5a30bdc8d210_0 .net "operandA", 31 0, L_0x5a30bdc964d0;  alias, 1 drivers
v0x5a30bdc8d2f0_0 .net "operandB", 31 0, L_0x5a30bdc965c0;  alias, 1 drivers
v0x5a30bdc8d3d0_0 .net "overflow", 0 0, L_0x5a30bdca7010;  alias, 1 drivers
v0x5a30bdc8d490_0 .net "result", 31 0, L_0x5a30bdc966b0;  alias, 1 drivers
v0x5a30bdc8d570_0 .var "result_prelim", 31 0;
E_0x5a30bdc53930 .event edge, v0x5a30bdc8d070_0, v0x5a30bdc8d210_0, v0x5a30bdc8d2f0_0;
L_0x5a30bdca67a0 .cmp/eq 32, v0x5a30bdc8d570_0, L_0x7e6c2f5bc018;
L_0x5a30bdca6930 .part L_0x5a30bdc964d0, 31, 1;
L_0x5a30bdca69d0 .part L_0x5a30bdc965c0, 31, 1;
L_0x5a30bdca6b80 .part L_0x5a30bdc964d0, 31, 1;
L_0x5a30bdca6cb0 .part v0x5a30bdc8d570_0, 31, 1;
L_0x5a30bdca6f20 .cmp/eq 3, v0x5a30bdc95670_0, L_0x7e6c2f5bc060;
S_0x5a30bdc8dce0 .scope generate, "loop_gen_block[1]" "loop_gen_block[1]" 3 46, 3 46 0, S_0x5a30bdc69f30;
 .timescale 0 0;
P_0x5a30bdc8deb0 .param/l "i" 0 3 46, +C4<01>;
L_0x5a30bdca7f10 .functor BUFZ 32, L_0x5a30bdca7490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5a30bdc8f2a0_0 .net *"_s3", 31 0, L_0x5a30bdca7f10;  1 drivers
v0x5a30bdc8f3a0_0 .net "local_opA", 31 0, L_0x5a30bdca71e0;  1 drivers
v0x5a30bdc8f490_0 .net "local_opB", 31 0, L_0x5a30bdca7360;  1 drivers
v0x5a30bdc8f590_0 .net "local_overflow", 0 0, L_0x5a30bdca7db0;  1 drivers
v0x5a30bdc8f660_0 .net "local_result", 31 0, L_0x5a30bdca7490;  1 drivers
v0x5a30bdc8f700_0 .net "local_zero", 0 0, L_0x5a30bdca7500;  1 drivers
S_0x5a30bdc8df50 .scope module, "ALU" "alu" 3 60, 4 11 0, S_0x5a30bdc8dce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /OUTPUT 1 "iszero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 32 "operandA"
    .port_info 4 /INPUT 32 "operandB"
    .port_info 5 /INPUT 3 "command"
L_0x5a30bdca7490 .functor BUFZ 32, v0x5a30bdc8f030_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5a30bdca77d0 .functor XNOR 1, L_0x5a30bdca7690, L_0x5a30bdca7730, C4<0>, C4<0>;
L_0x5a30bdca7ab0 .functor XOR 1, L_0x5a30bdca78e0, L_0x5a30bdca7a10, C4<0>, C4<0>;
L_0x5a30bdca7b70 .functor AND 1, L_0x5a30bdca77d0, L_0x5a30bdca7ab0, C4<1>, C4<1>;
L_0x5a30bdca7db0 .functor AND 1, L_0x5a30bdca7b70, L_0x5a30bdca7c80, C4<1>, C4<1>;
v0x5a30bdc8e220_0 .net *"_s10", 0 0, L_0x5a30bdca77d0;  1 drivers
v0x5a30bdc8e300_0 .net *"_s13", 0 0, L_0x5a30bdca78e0;  1 drivers
v0x5a30bdc8e3e0_0 .net *"_s15", 0 0, L_0x5a30bdca7a10;  1 drivers
v0x5a30bdc8e4d0_0 .net *"_s16", 0 0, L_0x5a30bdca7ab0;  1 drivers
v0x5a30bdc8e590_0 .net *"_s18", 0 0, L_0x5a30bdca7b70;  1 drivers
L_0x7e6c2f5bc0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a30bdc8e6a0_0 .net/2u *"_s2", 31 0, L_0x7e6c2f5bc0a8;  1 drivers
L_0x7e6c2f5bc0f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5a30bdc8e780_0 .net/2u *"_s20", 2 0, L_0x7e6c2f5bc0f0;  1 drivers
v0x5a30bdc8e860_0 .net *"_s22", 0 0, L_0x5a30bdca7c80;  1 drivers
v0x5a30bdc8e920_0 .net *"_s7", 0 0, L_0x5a30bdca7690;  1 drivers
v0x5a30bdc8ea90_0 .net *"_s9", 0 0, L_0x5a30bdca7730;  1 drivers
v0x5a30bdc8eb70_0 .net "command", 2 0, v0x5a30bdc95670_0;  alias, 1 drivers
v0x5a30bdc8ec30_0 .net "iszero", 0 0, L_0x5a30bdca7500;  alias, 1 drivers
v0x5a30bdc8ecd0_0 .net "operandA", 31 0, L_0x5a30bdca71e0;  alias, 1 drivers
v0x5a30bdc8edb0_0 .net "operandB", 31 0, L_0x5a30bdca7360;  alias, 1 drivers
v0x5a30bdc8ee90_0 .net "overflow", 0 0, L_0x5a30bdca7db0;  alias, 1 drivers
v0x5a30bdc8ef50_0 .net "result", 31 0, L_0x5a30bdca7490;  alias, 1 drivers
v0x5a30bdc8f030_0 .var "result_prelim", 31 0;
E_0x5a30bdc8e1c0 .event edge, v0x5a30bdc8d070_0, v0x5a30bdc8ecd0_0, v0x5a30bdc8edb0_0;
L_0x5a30bdca7500 .cmp/eq 32, v0x5a30bdc8f030_0, L_0x7e6c2f5bc0a8;
L_0x5a30bdca7690 .part L_0x5a30bdca71e0, 31, 1;
L_0x5a30bdca7730 .part L_0x5a30bdca7360, 31, 1;
L_0x5a30bdca78e0 .part L_0x5a30bdca71e0, 31, 1;
L_0x5a30bdca7a10 .part v0x5a30bdc8f030_0, 31, 1;
L_0x5a30bdca7c80 .cmp/eq 3, v0x5a30bdc95670_0, L_0x7e6c2f5bc0f0;
S_0x5a30bdc8f7d0 .scope generate, "loop_gen_block[2]" "loop_gen_block[2]" 3 46, 3 46 0, S_0x5a30bdc69f30;
 .timescale 0 0;
P_0x5a30bdc8f9d0 .param/l "i" 0 3 46, +C4<010>;
L_0x5a30bdca8d40 .functor BUFZ 32, L_0x5a30bdca81a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5a30bdc90dc0_0 .net *"_s3", 31 0, L_0x5a30bdca8d40;  1 drivers
v0x5a30bdc90ec0_0 .net "local_opA", 31 0, L_0x5a30bdca7f80;  1 drivers
v0x5a30bdc90f80_0 .net "local_opB", 31 0, L_0x5a30bdca8070;  1 drivers
v0x5a30bdc91050_0 .net "local_overflow", 0 0, L_0x5a30bdca8be0;  1 drivers
v0x5a30bdc91120_0 .net "local_result", 31 0, L_0x5a30bdca81a0;  1 drivers
v0x5a30bdc91210_0 .net "local_zero", 0 0, L_0x5a30bdca82b0;  1 drivers
S_0x5a30bdc8fa70 .scope module, "ALU" "alu" 3 60, 4 11 0, S_0x5a30bdc8f7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /OUTPUT 1 "iszero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 32 "operandA"
    .port_info 4 /INPUT 32 "operandB"
    .port_info 5 /INPUT 3 "command"
L_0x5a30bdca81a0 .functor BUFZ 32, v0x5a30bdc90b50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5a30bdca8580 .functor XNOR 1, L_0x5a30bdca8440, L_0x5a30bdca84e0, C4<0>, C4<0>;
L_0x5a30bdca8860 .functor XOR 1, L_0x5a30bdca8690, L_0x5a30bdca87c0, C4<0>, C4<0>;
L_0x5a30bdca8920 .functor AND 1, L_0x5a30bdca8580, L_0x5a30bdca8860, C4<1>, C4<1>;
L_0x5a30bdca8be0 .functor AND 1, L_0x5a30bdca8920, L_0x5a30bdca8a30, C4<1>, C4<1>;
v0x5a30bdc8fd20_0 .net *"_s10", 0 0, L_0x5a30bdca8580;  1 drivers
v0x5a30bdc8fe00_0 .net *"_s13", 0 0, L_0x5a30bdca8690;  1 drivers
v0x5a30bdc8fee0_0 .net *"_s15", 0 0, L_0x5a30bdca87c0;  1 drivers
v0x5a30bdc8ffd0_0 .net *"_s16", 0 0, L_0x5a30bdca8860;  1 drivers
v0x5a30bdc90090_0 .net *"_s18", 0 0, L_0x5a30bdca8920;  1 drivers
L_0x7e6c2f5bc138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a30bdc901a0_0 .net/2u *"_s2", 31 0, L_0x7e6c2f5bc138;  1 drivers
L_0x7e6c2f5bc180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5a30bdc90280_0 .net/2u *"_s20", 2 0, L_0x7e6c2f5bc180;  1 drivers
v0x5a30bdc90360_0 .net *"_s22", 0 0, L_0x5a30bdca8a30;  1 drivers
v0x5a30bdc90420_0 .net *"_s7", 0 0, L_0x5a30bdca8440;  1 drivers
v0x5a30bdc90590_0 .net *"_s9", 0 0, L_0x5a30bdca84e0;  1 drivers
v0x5a30bdc90670_0 .net "command", 2 0, v0x5a30bdc95670_0;  alias, 1 drivers
v0x5a30bdc90730_0 .net "iszero", 0 0, L_0x5a30bdca82b0;  alias, 1 drivers
v0x5a30bdc907f0_0 .net "operandA", 31 0, L_0x5a30bdca7f80;  alias, 1 drivers
v0x5a30bdc908d0_0 .net "operandB", 31 0, L_0x5a30bdca8070;  alias, 1 drivers
v0x5a30bdc909b0_0 .net "overflow", 0 0, L_0x5a30bdca8be0;  alias, 1 drivers
v0x5a30bdc90a70_0 .net "result", 31 0, L_0x5a30bdca81a0;  alias, 1 drivers
v0x5a30bdc90b50_0 .var "result_prelim", 31 0;
E_0x5a30bdc8fce0 .event edge, v0x5a30bdc8d070_0, v0x5a30bdc907f0_0, v0x5a30bdc908d0_0;
L_0x5a30bdca82b0 .cmp/eq 32, v0x5a30bdc90b50_0, L_0x7e6c2f5bc138;
L_0x5a30bdca8440 .part L_0x5a30bdca7f80, 31, 1;
L_0x5a30bdca84e0 .part L_0x5a30bdca8070, 31, 1;
L_0x5a30bdca8690 .part L_0x5a30bdca7f80, 31, 1;
L_0x5a30bdca87c0 .part v0x5a30bdc90b50_0, 31, 1;
L_0x5a30bdca8a30 .cmp/eq 3, v0x5a30bdc95670_0, L_0x7e6c2f5bc180;
S_0x5a30bdc912e0 .scope generate, "loop_gen_block[3]" "loop_gen_block[3]" 3 46, 3 46 0, S_0x5a30bdc69f30;
 .timescale 0 0;
P_0x5a30bdc914b0 .param/l "i" 0 3 46, +C4<011>;
L_0x5a30bdca9c50 .functor BUFZ 32, L_0x5a30bdca8fe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5a30bdc928c0_0 .net *"_s3", 31 0, L_0x5a30bdca9c50;  1 drivers
v0x5a30bdc929c0_0 .net "local_opA", 31 0, L_0x5a30bdca8db0;  1 drivers
v0x5a30bdc92a80_0 .net "local_opB", 31 0, L_0x5a30bdca8ea0;  1 drivers
v0x5a30bdc92b80_0 .net "local_overflow", 0 0, L_0x5a30bdca9910;  1 drivers
v0x5a30bdc92c50_0 .net "local_result", 31 0, L_0x5a30bdca8fe0;  1 drivers
v0x5a30bdc92cf0_0 .net "local_zero", 0 0, L_0x5a30bdca90a0;  1 drivers
S_0x5a30bdc91550 .scope module, "ALU" "alu" 3 60, 4 11 0, S_0x5a30bdc912e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /OUTPUT 1 "iszero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 32 "operandA"
    .port_info 4 /INPUT 32 "operandB"
    .port_info 5 /INPUT 3 "command"
L_0x5a30bdca8fe0 .functor BUFZ 32, v0x5a30bdc92650_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5a30bdca9370 .functor XNOR 1, L_0x5a30bdca9230, L_0x5a30bdca92d0, C4<0>, C4<0>;
L_0x5a30bdca9650 .functor XOR 1, L_0x5a30bdca9480, L_0x5a30bdca95b0, C4<0>, C4<0>;
L_0x5a30bdca9710 .functor AND 1, L_0x5a30bdca9370, L_0x5a30bdca9650, C4<1>, C4<1>;
L_0x5a30bdca9910 .functor AND 1, L_0x5a30bdca9710, L_0x5a30bdca9820, C4<1>, C4<1>;
v0x5a30bdc91820_0 .net *"_s10", 0 0, L_0x5a30bdca9370;  1 drivers
v0x5a30bdc91900_0 .net *"_s13", 0 0, L_0x5a30bdca9480;  1 drivers
v0x5a30bdc919e0_0 .net *"_s15", 0 0, L_0x5a30bdca95b0;  1 drivers
v0x5a30bdc91ad0_0 .net *"_s16", 0 0, L_0x5a30bdca9650;  1 drivers
v0x5a30bdc91b90_0 .net *"_s18", 0 0, L_0x5a30bdca9710;  1 drivers
L_0x7e6c2f5bc1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a30bdc91ca0_0 .net/2u *"_s2", 31 0, L_0x7e6c2f5bc1c8;  1 drivers
L_0x7e6c2f5bc210 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5a30bdc91d80_0 .net/2u *"_s20", 2 0, L_0x7e6c2f5bc210;  1 drivers
v0x5a30bdc91e60_0 .net *"_s22", 0 0, L_0x5a30bdca9820;  1 drivers
v0x5a30bdc91f20_0 .net *"_s7", 0 0, L_0x5a30bdca9230;  1 drivers
v0x5a30bdc92090_0 .net *"_s9", 0 0, L_0x5a30bdca92d0;  1 drivers
v0x5a30bdc92170_0 .net "command", 2 0, v0x5a30bdc95670_0;  alias, 1 drivers
v0x5a30bdc92230_0 .net "iszero", 0 0, L_0x5a30bdca90a0;  alias, 1 drivers
v0x5a30bdc922f0_0 .net "operandA", 31 0, L_0x5a30bdca8db0;  alias, 1 drivers
v0x5a30bdc923d0_0 .net "operandB", 31 0, L_0x5a30bdca8ea0;  alias, 1 drivers
v0x5a30bdc924b0_0 .net "overflow", 0 0, L_0x5a30bdca9910;  alias, 1 drivers
v0x5a30bdc92570_0 .net "result", 31 0, L_0x5a30bdca8fe0;  alias, 1 drivers
v0x5a30bdc92650_0 .var "result_prelim", 31 0;
E_0x5a30bdc917c0 .event edge, v0x5a30bdc8d070_0, v0x5a30bdc922f0_0, v0x5a30bdc923d0_0;
L_0x5a30bdca90a0 .cmp/eq 32, v0x5a30bdc92650_0, L_0x7e6c2f5bc1c8;
L_0x5a30bdca9230 .part L_0x5a30bdca8db0, 31, 1;
L_0x5a30bdca92d0 .part L_0x5a30bdca8ea0, 31, 1;
L_0x5a30bdca9480 .part L_0x5a30bdca8db0, 31, 1;
L_0x5a30bdca95b0 .part v0x5a30bdc92650_0, 31, 1;
L_0x5a30bdca9820 .cmp/eq 3, v0x5a30bdc95670_0, L_0x7e6c2f5bc210;
S_0x5a30bdc933e0 .scope generate, "genblk1[0]" "genblk1[0]" 2 28, 2 28 0, S_0x5a30bdc53300;
 .timescale 0 0;
P_0x5a30bdc935f0 .param/l "i" 0 2 28, +C4<00>;
v0x5a30bdc936b0_0 .net *"_s2", 31 0, v0x5a30bdc951d0_0;  1 drivers
S_0x5a30bdc93790 .scope generate, "genblk1[1]" "genblk1[1]" 2 28, 2 28 0, S_0x5a30bdc53300;
 .timescale 0 0;
P_0x5a30bdc93980 .param/l "i" 0 2 28, +C4<01>;
v0x5a30bdc93a40_0 .net *"_s2", 31 0, v0x5a30bdc951d0_1;  1 drivers
S_0x5a30bdc93b20 .scope generate, "genblk1[2]" "genblk1[2]" 2 28, 2 28 0, S_0x5a30bdc53300;
 .timescale 0 0;
P_0x5a30bdc93d10 .param/l "i" 0 2 28, +C4<010>;
v0x5a30bdc93df0_0 .net *"_s2", 31 0, v0x5a30bdc951d0_2;  1 drivers
S_0x5a30bdc93ed0 .scope generate, "genblk1[3]" "genblk1[3]" 2 28, 2 28 0, S_0x5a30bdc53300;
 .timescale 0 0;
P_0x5a30bdc94110 .param/l "i" 0 2 28, +C4<011>;
v0x5a30bdc941f0_0 .net *"_s2", 31 0, v0x5a30bdc951d0_3;  1 drivers
S_0x5a30bdc942d0 .scope generate, "genblk2[0]" "genblk2[0]" 2 29, 2 29 0, S_0x5a30bdc53300;
 .timescale 0 0;
P_0x5a30bdc944c0 .param/l "i" 0 2 29, +C4<00>;
v0x5a30bdc945a0_0 .net *"_s2", 31 0, v0x5a30bdc95420_0;  1 drivers
S_0x5a30bdc94680 .scope generate, "genblk2[1]" "genblk2[1]" 2 29, 2 29 0, S_0x5a30bdc53300;
 .timescale 0 0;
P_0x5a30bdc94870 .param/l "i" 0 2 29, +C4<01>;
v0x5a30bdc94950_0 .net *"_s2", 31 0, v0x5a30bdc95420_1;  1 drivers
S_0x5a30bdc94a30 .scope generate, "genblk2[2]" "genblk2[2]" 2 29, 2 29 0, S_0x5a30bdc53300;
 .timescale 0 0;
P_0x5a30bdc94c20 .param/l "i" 0 2 29, +C4<010>;
v0x5a30bdc94d00_0 .net *"_s2", 31 0, v0x5a30bdc95420_2;  1 drivers
S_0x5a30bdc94de0 .scope generate, "genblk2[3]" "genblk2[3]" 2 29, 2 29 0, S_0x5a30bdc53300;
 .timescale 0 0;
P_0x5a30bdc940c0 .param/l "i" 0 2 29, +C4<011>;
v0x5a30bdc950f0_0 .net *"_s2", 31 0, v0x5a30bdc95420_3;  1 drivers
    .scope S_0x5a30bdc51900;
T_0 ;
    %wait E_0x5a30bdc53930;
    %load/vec4 v0x5a30bdc8d070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x5a30bdc8d210_0;
    %load/vec4 v0x5a30bdc8d2f0_0;
    %add;
    %assign/vec4 v0x5a30bdc8d570_0, 0;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x5a30bdc8d210_0;
    %load/vec4 v0x5a30bdc8d2f0_0;
    %sub;
    %assign/vec4 v0x5a30bdc8d570_0, 0;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x5a30bdc8d210_0;
    %load/vec4 v0x5a30bdc8d2f0_0;
    %xor;
    %assign/vec4 v0x5a30bdc8d570_0, 0;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x5a30bdc8d210_0;
    %load/vec4 v0x5a30bdc8d2f0_0;
    %and;
    %assign/vec4 v0x5a30bdc8d570_0, 0;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x5a30bdc8d210_0;
    %load/vec4 v0x5a30bdc8d2f0_0;
    %and;
    %inv;
    %assign/vec4 v0x5a30bdc8d570_0, 0;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x5a30bdc8d210_0;
    %load/vec4 v0x5a30bdc8d2f0_0;
    %or;
    %inv;
    %assign/vec4 v0x5a30bdc8d570_0, 0;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x5a30bdc8d210_0;
    %load/vec4 v0x5a30bdc8d2f0_0;
    %or;
    %assign/vec4 v0x5a30bdc8d570_0, 0;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x5a30bdc8d210_0;
    %load/vec4 v0x5a30bdc8d2f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %assign/vec4 v0x5a30bdc8d570_0, 0;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5a30bdc8df50;
T_1 ;
    %wait E_0x5a30bdc8e1c0;
    %load/vec4 v0x5a30bdc8eb70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v0x5a30bdc8ecd0_0;
    %load/vec4 v0x5a30bdc8edb0_0;
    %add;
    %assign/vec4 v0x5a30bdc8f030_0, 0;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v0x5a30bdc8ecd0_0;
    %load/vec4 v0x5a30bdc8edb0_0;
    %sub;
    %assign/vec4 v0x5a30bdc8f030_0, 0;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v0x5a30bdc8ecd0_0;
    %load/vec4 v0x5a30bdc8edb0_0;
    %xor;
    %assign/vec4 v0x5a30bdc8f030_0, 0;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v0x5a30bdc8ecd0_0;
    %load/vec4 v0x5a30bdc8edb0_0;
    %and;
    %assign/vec4 v0x5a30bdc8f030_0, 0;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0x5a30bdc8ecd0_0;
    %load/vec4 v0x5a30bdc8edb0_0;
    %and;
    %inv;
    %assign/vec4 v0x5a30bdc8f030_0, 0;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v0x5a30bdc8ecd0_0;
    %load/vec4 v0x5a30bdc8edb0_0;
    %or;
    %inv;
    %assign/vec4 v0x5a30bdc8f030_0, 0;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v0x5a30bdc8ecd0_0;
    %load/vec4 v0x5a30bdc8edb0_0;
    %or;
    %assign/vec4 v0x5a30bdc8f030_0, 0;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v0x5a30bdc8ecd0_0;
    %load/vec4 v0x5a30bdc8edb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.11, 8;
T_1.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.11, 8;
 ; End of false expr.
    %blend;
T_1.11;
    %assign/vec4 v0x5a30bdc8f030_0, 0;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5a30bdc8fa70;
T_2 ;
    %wait E_0x5a30bdc8fce0;
    %load/vec4 v0x5a30bdc90670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v0x5a30bdc907f0_0;
    %load/vec4 v0x5a30bdc908d0_0;
    %add;
    %assign/vec4 v0x5a30bdc90b50_0, 0;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0x5a30bdc907f0_0;
    %load/vec4 v0x5a30bdc908d0_0;
    %sub;
    %assign/vec4 v0x5a30bdc90b50_0, 0;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0x5a30bdc907f0_0;
    %load/vec4 v0x5a30bdc908d0_0;
    %xor;
    %assign/vec4 v0x5a30bdc90b50_0, 0;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0x5a30bdc907f0_0;
    %load/vec4 v0x5a30bdc908d0_0;
    %and;
    %assign/vec4 v0x5a30bdc90b50_0, 0;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0x5a30bdc907f0_0;
    %load/vec4 v0x5a30bdc908d0_0;
    %and;
    %inv;
    %assign/vec4 v0x5a30bdc90b50_0, 0;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0x5a30bdc907f0_0;
    %load/vec4 v0x5a30bdc908d0_0;
    %or;
    %inv;
    %assign/vec4 v0x5a30bdc90b50_0, 0;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0x5a30bdc907f0_0;
    %load/vec4 v0x5a30bdc908d0_0;
    %or;
    %assign/vec4 v0x5a30bdc90b50_0, 0;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0x5a30bdc907f0_0;
    %load/vec4 v0x5a30bdc908d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.11, 8;
T_2.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.11, 8;
 ; End of false expr.
    %blend;
T_2.11;
    %assign/vec4 v0x5a30bdc90b50_0, 0;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5a30bdc91550;
T_3 ;
    %wait E_0x5a30bdc917c0;
    %load/vec4 v0x5a30bdc92170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.9;
T_3.0 ;
    %load/vec4 v0x5a30bdc922f0_0;
    %load/vec4 v0x5a30bdc923d0_0;
    %add;
    %assign/vec4 v0x5a30bdc92650_0, 0;
    %jmp T_3.9;
T_3.1 ;
    %load/vec4 v0x5a30bdc922f0_0;
    %load/vec4 v0x5a30bdc923d0_0;
    %sub;
    %assign/vec4 v0x5a30bdc92650_0, 0;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v0x5a30bdc922f0_0;
    %load/vec4 v0x5a30bdc923d0_0;
    %xor;
    %assign/vec4 v0x5a30bdc92650_0, 0;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v0x5a30bdc922f0_0;
    %load/vec4 v0x5a30bdc923d0_0;
    %and;
    %assign/vec4 v0x5a30bdc92650_0, 0;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v0x5a30bdc922f0_0;
    %load/vec4 v0x5a30bdc923d0_0;
    %and;
    %inv;
    %assign/vec4 v0x5a30bdc92650_0, 0;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v0x5a30bdc922f0_0;
    %load/vec4 v0x5a30bdc923d0_0;
    %or;
    %inv;
    %assign/vec4 v0x5a30bdc92650_0, 0;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v0x5a30bdc922f0_0;
    %load/vec4 v0x5a30bdc923d0_0;
    %or;
    %assign/vec4 v0x5a30bdc92650_0, 0;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0x5a30bdc922f0_0;
    %load/vec4 v0x5a30bdc923d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %assign/vec4 v0x5a30bdc92650_0, 0;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5a30bdc53300;
T_4 ;
    %vpi_call 2 51 "$readmemb", "modules/simd_core/operandAs.mem", v0x5a30bdc951d0 {0 0 0};
    %vpi_call 2 52 "$readmemb", "modules/simd_core/operandBs.mem", v0x5a30bdc95420 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5a30bdc95820_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x5a30bdc95330_0;
    %load/vec4 v0x5a30bdc95820_0;
    %muli 32, 0, 32;
    %part/u 32;
    %vpi_call 2 55 "$display", "OperandA_s: %b", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x5a30bdc95580_0;
    %load/vec4 v0x5a30bdc95820_0;
    %muli 32, 0, 32;
    %part/u 32;
    %vpi_call 2 56 "$display", "OperandB_s: %b", S<0,vec4,u32> {1 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a30bdc95670_0, 0, 3;
    %delay 10, 0;
    %load/vec4 v0x5a30bdc959c0_0;
    %load/vec4 v0x5a30bdc95820_0;
    %muli 32, 0, 32;
    %part/u 32;
    %vpi_call 2 59 "$display", "Reults: %b", S<0,vec4,u32> {1 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "modules/simd_core/core.t.v";
    "./modules/simd_core/core.v";
    "./modules/alu/alu.v";
