-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_40_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    col_sum_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    col_sum_7_ce0 : OUT STD_LOGIC;
    col_sum_7_we0 : OUT STD_LOGIC;
    col_sum_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sum_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    col_sum_6_ce0 : OUT STD_LOGIC;
    col_sum_6_we0 : OUT STD_LOGIC;
    col_sum_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sum_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    col_sum_5_ce0 : OUT STD_LOGIC;
    col_sum_5_we0 : OUT STD_LOGIC;
    col_sum_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sum_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    col_sum_4_ce0 : OUT STD_LOGIC;
    col_sum_4_we0 : OUT STD_LOGIC;
    col_sum_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sum_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    col_sum_3_ce0 : OUT STD_LOGIC;
    col_sum_3_we0 : OUT STD_LOGIC;
    col_sum_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sum_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    col_sum_2_ce0 : OUT STD_LOGIC;
    col_sum_2_we0 : OUT STD_LOGIC;
    col_sum_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sum_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    col_sum_1_ce0 : OUT STD_LOGIC;
    col_sum_1_we0 : OUT STD_LOGIC;
    col_sum_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sum_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    col_sum_ce0 : OUT STD_LOGIC;
    col_sum_we0 : OUT STD_LOGIC;
    col_sum_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_40_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln40_fu_186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal zext_ln40_fu_212_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_fu_62 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln40_fu_192_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j_2 : STD_LOGIC_VECTOR (6 downto 0);
    signal col_sum_6_we0_local : STD_LOGIC;
    signal trunc_ln40_fu_198_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal col_sum_6_ce0_local : STD_LOGIC;
    signal col_sum_5_we0_local : STD_LOGIC;
    signal col_sum_5_ce0_local : STD_LOGIC;
    signal col_sum_4_we0_local : STD_LOGIC;
    signal col_sum_4_ce0_local : STD_LOGIC;
    signal col_sum_3_we0_local : STD_LOGIC;
    signal col_sum_3_ce0_local : STD_LOGIC;
    signal col_sum_2_we0_local : STD_LOGIC;
    signal col_sum_2_ce0_local : STD_LOGIC;
    signal col_sum_1_we0_local : STD_LOGIC;
    signal col_sum_1_ce0_local : STD_LOGIC;
    signal col_sum_we0_local : STD_LOGIC;
    signal col_sum_ce0_local : STD_LOGIC;
    signal col_sum_7_we0_local : STD_LOGIC;
    signal col_sum_7_ce0_local : STD_LOGIC;
    signal lshr_ln_fu_202_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    j_fu_62_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((icmp_ln40_fu_186_p2 = ap_const_lv1_0)) then 
                    j_fu_62 <= add_ln40_fu_192_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_62 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln40_fu_192_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j_2) + unsigned(ap_const_lv7_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1_pp0_stage0_iter0)
    begin
        if ((ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start_int = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln40_fu_186_p2)
    begin
        if (((icmp_ln40_fu_186_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_j_2_assign_proc : process(ap_CS_fsm_state1, j_fu_62, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_j_2 <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_j_2 <= j_fu_62;
        end if; 
    end process;

    col_sum_1_address0 <= zext_ln40_fu_212_p1(3 - 1 downto 0);
    col_sum_1_ce0 <= col_sum_1_ce0_local;

    col_sum_1_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            col_sum_1_ce0_local <= ap_const_logic_1;
        else 
            col_sum_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sum_1_d0 <= ap_const_lv24_0;
    col_sum_1_we0 <= col_sum_1_we0_local;

    col_sum_1_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln40_fu_186_p2, trunc_ln40_fu_198_p1)
    begin
        if (((icmp_ln40_fu_186_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln40_fu_198_p1 = ap_const_lv3_1))) then 
            col_sum_1_we0_local <= ap_const_logic_1;
        else 
            col_sum_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sum_2_address0 <= zext_ln40_fu_212_p1(3 - 1 downto 0);
    col_sum_2_ce0 <= col_sum_2_ce0_local;

    col_sum_2_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            col_sum_2_ce0_local <= ap_const_logic_1;
        else 
            col_sum_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sum_2_d0 <= ap_const_lv24_0;
    col_sum_2_we0 <= col_sum_2_we0_local;

    col_sum_2_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln40_fu_186_p2, trunc_ln40_fu_198_p1)
    begin
        if (((icmp_ln40_fu_186_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln40_fu_198_p1 = ap_const_lv3_2))) then 
            col_sum_2_we0_local <= ap_const_logic_1;
        else 
            col_sum_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sum_3_address0 <= zext_ln40_fu_212_p1(3 - 1 downto 0);
    col_sum_3_ce0 <= col_sum_3_ce0_local;

    col_sum_3_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            col_sum_3_ce0_local <= ap_const_logic_1;
        else 
            col_sum_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sum_3_d0 <= ap_const_lv24_0;
    col_sum_3_we0 <= col_sum_3_we0_local;

    col_sum_3_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln40_fu_186_p2, trunc_ln40_fu_198_p1)
    begin
        if (((icmp_ln40_fu_186_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln40_fu_198_p1 = ap_const_lv3_3))) then 
            col_sum_3_we0_local <= ap_const_logic_1;
        else 
            col_sum_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sum_4_address0 <= zext_ln40_fu_212_p1(3 - 1 downto 0);
    col_sum_4_ce0 <= col_sum_4_ce0_local;

    col_sum_4_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            col_sum_4_ce0_local <= ap_const_logic_1;
        else 
            col_sum_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sum_4_d0 <= ap_const_lv24_0;
    col_sum_4_we0 <= col_sum_4_we0_local;

    col_sum_4_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln40_fu_186_p2, trunc_ln40_fu_198_p1)
    begin
        if (((icmp_ln40_fu_186_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln40_fu_198_p1 = ap_const_lv3_4))) then 
            col_sum_4_we0_local <= ap_const_logic_1;
        else 
            col_sum_4_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sum_5_address0 <= zext_ln40_fu_212_p1(3 - 1 downto 0);
    col_sum_5_ce0 <= col_sum_5_ce0_local;

    col_sum_5_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            col_sum_5_ce0_local <= ap_const_logic_1;
        else 
            col_sum_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sum_5_d0 <= ap_const_lv24_0;
    col_sum_5_we0 <= col_sum_5_we0_local;

    col_sum_5_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln40_fu_186_p2, trunc_ln40_fu_198_p1)
    begin
        if (((icmp_ln40_fu_186_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln40_fu_198_p1 = ap_const_lv3_5))) then 
            col_sum_5_we0_local <= ap_const_logic_1;
        else 
            col_sum_5_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sum_6_address0 <= zext_ln40_fu_212_p1(3 - 1 downto 0);
    col_sum_6_ce0 <= col_sum_6_ce0_local;

    col_sum_6_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            col_sum_6_ce0_local <= ap_const_logic_1;
        else 
            col_sum_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sum_6_d0 <= ap_const_lv24_0;
    col_sum_6_we0 <= col_sum_6_we0_local;

    col_sum_6_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln40_fu_186_p2, trunc_ln40_fu_198_p1)
    begin
        if (((icmp_ln40_fu_186_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln40_fu_198_p1 = ap_const_lv3_6))) then 
            col_sum_6_we0_local <= ap_const_logic_1;
        else 
            col_sum_6_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sum_7_address0 <= zext_ln40_fu_212_p1(3 - 1 downto 0);
    col_sum_7_ce0 <= col_sum_7_ce0_local;

    col_sum_7_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            col_sum_7_ce0_local <= ap_const_logic_1;
        else 
            col_sum_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sum_7_d0 <= ap_const_lv24_0;
    col_sum_7_we0 <= col_sum_7_we0_local;

    col_sum_7_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln40_fu_186_p2, trunc_ln40_fu_198_p1)
    begin
        if (((icmp_ln40_fu_186_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln40_fu_198_p1 = ap_const_lv3_7))) then 
            col_sum_7_we0_local <= ap_const_logic_1;
        else 
            col_sum_7_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sum_address0 <= zext_ln40_fu_212_p1(3 - 1 downto 0);
    col_sum_ce0 <= col_sum_ce0_local;

    col_sum_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            col_sum_ce0_local <= ap_const_logic_1;
        else 
            col_sum_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sum_d0 <= ap_const_lv24_0;
    col_sum_we0 <= col_sum_we0_local;

    col_sum_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln40_fu_186_p2, trunc_ln40_fu_198_p1)
    begin
        if (((icmp_ln40_fu_186_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln40_fu_198_p1 = ap_const_lv3_0))) then 
            col_sum_we0_local <= ap_const_logic_1;
        else 
            col_sum_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln40_fu_186_p2 <= "1" when (ap_sig_allocacmp_j_2 = ap_const_lv7_40) else "0";
    lshr_ln_fu_202_p4 <= ap_sig_allocacmp_j_2(5 downto 3);
    trunc_ln40_fu_198_p1 <= ap_sig_allocacmp_j_2(3 - 1 downto 0);
    zext_ln40_fu_212_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_202_p4),64));
end behav;
