// Seed: 3321735669
module module_0;
  always @(negedge id_0) begin
    id_1[(1'h0)] <= 1;
  end
  logic id_2;
endmodule
module module_1 (
    input id_0,
    input id_1,
    input id_2,
    output id_3,
    output logic id_4,
    output logic id_5
);
  logic id_6;
  logic id_7;
endmodule
