From 712a4de25e32b94cc9db07a84d3fe07ebdb9defb Mon Sep 17 00:00:00 2001
From: Ganapatrao Kulkarni <gkulkarni@caviumnetworks.com>
Date: Wed, 28 Sep 2016 10:43:35 +0530
Subject: [PATCH 0528/1239] 83xx: adding board support for 83xx.

this is a copy of 81xx files.

Signed-off-by: Ganapatrao Kulkarni <gkulkarni@caviumnetworks.com>
---
 board/cavium/thunderx/Kconfig   |  22 +-
 configs/thunderx_83xx_defconfig |  52 +++++
 include/configs/thunderx_83xx.h | 396 ++++++++++++++++++++++++++++++++
 3 files changed, 469 insertions(+), 1 deletion(-)
 create mode 100644 configs/thunderx_83xx_defconfig
 create mode 100644 include/configs/thunderx_83xx.h

diff --git a/board/cavium/thunderx/Kconfig b/board/cavium/thunderx/Kconfig
index 4f113d7b1f..59d6f961ff 100644
--- a/board/cavium/thunderx/Kconfig
+++ b/board/cavium/thunderx/Kconfig
@@ -2,6 +2,9 @@
 choice
 	prompt "Target board"
 
+config	TARGET_THUNDERX_83XX
+	bool "ThunderX CN83XX"
+
 config	TARGET_THUNDERX_81XX
 	bool "ThunderX CN81XX"
 
@@ -26,7 +29,7 @@ config DM_GPIO
 	bool
 	default y
 
-if TARGET_THUNDERX_88XX || TARGET_THUNDERX_81XX
+if TARGET_THUNDERX_88XX || TARGET_THUNDERX_81XX || TARGET_THUNDERX_83XX
 
 config CMD_ATF
 	bool "Enable ATF query commands"
@@ -64,3 +67,20 @@ if TARGET_THUNDERX_81XX
 		default	"ThunderX_81XX> "
 
 endif
+
+if TARGET_THUNDERX_83XX
+
+	config SYS_CONFIG_NAME
+		string
+		default "thunderx_83xx"
+
+	config IDENT_STRING
+		string
+		default " for Cavium OcteonTX CN83XX ARM V8 Core"
+
+	config SYS_PROMPT
+		string "Prompt to use"
+		default	"ThunderX_83XX> "
+
+endif
+
diff --git a/configs/thunderx_83xx_defconfig b/configs/thunderx_83xx_defconfig
new file mode 100644
index 0000000000..cfd4fc3f3e
--- /dev/null
+++ b/configs/thunderx_83xx_defconfig
@@ -0,0 +1,52 @@
+CONFIG_ARM=y
+CONFIG_THUNDERX_COMMON=y
+#CONFIG_SYS_SOC="thunderx"
+CONFIG_ARCH_THUNDERX=y
+CONFIG_TARGET_THUNDERX_83XX=y
+CONFIG_DM_I2C=y
+CONFIG_DM_GPIO=y
+CONFIG_DEFAULT_DEVICE_TREE="thunder-83xx"
+CONFIG_SYS_EXTRA_OPTIONS="ARM64"
+CONFIG_HUSH_PARSER=y
+CONFIG_SYS_PROMPT="ThunderX_83XX> "
+CONFIG_CMD_MEMTEST=y
+CONFIG_CMD_MX_CYCLIC=y
+# CONFIG_CMD_FLASH is not set
+CONFIG_CMD_I2C=y
+CONFIG_CMD_USB=y
+# CONFIG_CMD_FPGA is not set
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_TFTPPUT=y
+CONFIG_CMD_TFTPSRV=y
+CONFIG_CMD_RARP=y
+CONFIG_CMD_DHCP=y
+CONFIG_CMD_PING=y
+CONFIG_CMD_CDP=y
+CONFIG_CMD_SNTP=y
+CONFIG_CMD_DNS=y
+CONFIG_CMD_LINK_LOCAL=y
+CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_DM_I2C_COMPAT=y
+CONFIG_MISC=y
+CONFIG_PHYLIB=y
+CONFIG_NETDEVICES=y
+CONFIG_PCI=y
+CONFIG_PCI_PNP=y
+CONFIG_PCI_THUNDERX_ECAM=y
+CONFIG_DEBUG_UART=y
+CONFIG_DEBUG_UART_PL011=y
+CONFIG_DEBUG_UART_BASE=0x87e028000000
+CONFIG_DEBUG_UART_CLOCK=24000000
+CONFIG_DEBUG_UART_SKIP_INIT=y
+CONFIG_USB=y
+CONFIG_DM_USB=y
+CONFIG_USB_XHCI_HCD=y
+CONFIG_USB_STORAGE=y
+CONFIG_SYS_CONFIG_NAME="thunder_83xx"
+CONFIG_DM_RTC=y
+CONFIG_SHA1=y
+CONFIG_SHA256=y
+CONFIG_ERRNO_STR=y
+CONFIG_SYS_I2C_THUNDERX_SLAVE_ADDR=0x77
+CONFIG_ENV_VARS_UBOOT_CONFIG=y
+CONFIG_OF_LIBFDT=y
diff --git a/include/configs/thunderx_83xx.h b/include/configs/thunderx_83xx.h
new file mode 100644
index 0000000000..c68b825f69
--- /dev/null
+++ b/include/configs/thunderx_83xx.h
@@ -0,0 +1,396 @@
+/**
+ * (C) Copyright 2014, Cavium Inc.
+ *
+ * SPDX-License-Identifier:	GPL-2.0+
+**/
+
+#ifndef __THUNDERX_83XX_H__
+#define __THUNDERX_83XX_H__
+
+#define CONFIG_SYS_VENDOR	"cavium"
+
+#define CONFIG_SPECIAL_SYNC_HANDLER
+
+/** Thunder 83xx does not support NOR flash */
+#define CONFIG_SYS_NO_FLASH
+
+#define CONFIG_SUPPORT_RAW_INITRD
+
+#define CONFIG_SYS_BOOTM_LEN (16 << 20)
+
+/** Enable vsnprintf support */
+#define CONFIG_SYS_VSNPRINTF
+
+#define CONFIG_BOOTP_VCI_STRING		"Diagnostics"
+
+#define MEM_BASE			0x00500000
+
+#define CONFIG_COREID_MASK             0xffffff
+
+/** Enable full virtual address support */
+#define CONFIG_SYS_FULL_VA
+
+/** Low memory base address */
+#define CONFIG_SYS_LOWMEM_BASE		MEM_BASE
+
+/**
+ * Memory map for virtual memory.  See arch/arm/include/asm/armv8/mmu.h
+ * base:64, size:64, attributes:64
+ */
+#define CONFIG_SYS_MEM_MAP		{{0x000000000000UL, 0x40000000000UL, \
+					  PTL2_MEMTYPE(MT_NORMAL) |	     \
+					  PTL2_BLOCK_NON_SHARE},	     \
+					 {0x800000000000UL, 0x40000000000UL, \
+					  PTL2_MEMTYPE(MT_DEVICE_NGNRNE) |   \
+					  PTL2_BLOCK_NON_SHARE},	     \
+					 {0x840000000000UL, 0x40000000000UL, \
+					  PTL2_MEMTYPE(MT_DEVICE_NGNRNE) |   \
+					  PTL2_BLOCK_NON_SHARE},	     \
+					 {0x880000000000UL, 0x40000000000UL, \
+					  PTL2_MEMTYPE(MT_DEVICE_NGNRNE) |   \
+					  PTL2_BLOCK_NON_SHARE},	     \
+					 {0xffffffffffffUL, 0xfffffffffffUL, \
+					  PTL2_MEMTYPE(MT_DEVICE_NGNRNE) |   \
+					  PTL2_BLOCK_NON_SHARE},	     \
+					}
+
+/** Number of entries in CONFIG_SYS_MEM_MAP */
+#define CONFIG_SYS_MEM_MAP_SIZE		4
+
+#define CONFIG_COREID_MASK		0xffffff
+
+/** Number of virtual address bits */
+#define CONFIG_SYS_VA_BITS		48
+
+/** Number of bits addressed by second level */
+#define CONFIG_SYS_PTL2_BITS		42
+
+/** Number of bits addressed by a single block entry from L2 page tables */
+#define CONFIG_SYS_BLOCK_SHIFT		29
+
+/** Number of 1st level page table entries */
+#define CONFIG_SYS_PTL1_ENTRIES		64
+
+/** Number of 2nd level page table entries */
+#define CONFIG_SYS_PTL2_ENTRIES		8192
+
+/** Total size of page table */
+#define CONFIG_SYS_PGTABLE_SIZE		\
+	((CONFIG_SYS_PTL1_ENTRIES + \
+	  CONFIG_SYS_MEM_MAP_SIZE * CONFIG_SYS_PTL2_ENTRIES) * 8)
+
+/** IPS field of TCR_EL1 */
+#define CONFIG_SYS_TCR_EL1_IPS_BITS	(5UL << 32)
+
+/** IPS field of TCR_EL2 */
+#define CONFIG_SYS_TCR_EL2_IPS_BITS	(5 << 16)
+
+/** IPS field of TCR_EL3 */
+#define CONFIG_SYS_TCR_EL3_IPS_BITS	(5 << 16)
+
+#define CONFIG_SLT
+
+/* Link Definitions */
+
+/** Code start address */
+#define CONFIG_SYS_TEXT_BASE		0x00500000
+
+/** Stack starting address */
+#define CONFIG_SYS_INIT_SP_ADDR		(CONFIG_SYS_SDRAM_BASE + 0x7fff0)
+
+#define CONFIG_BOARD_LATE_INIT
+
+/* Flat Device Tree Definitions */
+
+/**
+ * The board code has additional modification that it wants to make to the
+ * flat device tree before handing it off to the Linux kernel.
+ */
+#define CONFIG_OF_BOARD_SETUP
+
+/* SMP Spin Table Definitions */
+#define CPU_RELEASE_ADDR		(CONFIG_SYS_SDRAM_BASE + 0x7fff0)
+
+
+/* Generic Timer Definitions */
+#define COUNTER_FREQUENCY		(0x1800000)	/* 24MHz */
+
+/** Memory test starting address */
+#define CONFIG_SYS_MEMTEST_START	MEM_BASE
+
+/** Memory test end address */
+#define CONFIG_SYS_MEMTEST_END		(MEM_BASE + PHYS_SDRAM_1_SIZE)
+
+/* Size of malloc() pool */
+
+/** Heap size for U-Boot */
+#define CONFIG_SYS_MALLOC_LEN		(CONFIG_ENV_SIZE + 64 * 1024 * 1024)
+
+/**
+ * This is defined in the board config header.  This specified memory area
+ * will get subtracted from the top (end) of memory and won't get
+ * "touched" at all by U-Boot.  By fixing up gd->ram_size the Linux kernel
+ * should get passed the now "corrected" memory size and won't touch it
+ * either.
+ */
+#define CONFIG_SYS_MEM_TOP_HIDE		0x1000000
+
+/** Console serial port number */
+#define CONFIG_CONS_INDEX		1
+
+/* Generic Interrupt Controller Definitions */
+
+/** Base address of Global Interrupt Controller GICD registers */
+#define GICD_BASE			(0x801000000000)
+#define GICR_BASE			(0x801000002000)
+
+#define CONFIG_BAUDRATE			115200
+
+/* Net */
+/** Enable ThunderX BGX networking support */
+#define CONFIG_THUNDERX_BGX
+#define CONFIG_THUNDERX_XCV
+
+/** Enable ThunderX SMI MDIO driver */
+#define CONFIG_THUNDERX_SMI
+
+/** Enable ThunderX VNIC driver support */
+#define CONFIG_THUNDERX_VNIC
+
+/** Generate a random MAC address if it is not already defined */
+#define CONFIG_RANDOM_MACADDR
+
+#ifndef CONFIG_RANDOM_MACADDR
+/** If no random MAC address, use this address */
+# define CONFIG_ETHADDR			aa:d3:31:40:11:00
+#endif
+
+/**
+ * Only allow the Ethernet MAC address environment variable to be
+ * overwritten once.
+ */
+#define CONFIG_OVERWRITE_ETHADDR_ONCE
+
+/** Maximum number of BGX interfaces per CPU node */
+#define CONFIG_MAX_BGX_PER_NODE		3
+
+/** Maximum total number of BGX interfaces across all nodes */
+#define CONFIG_MAX_BGX			3
+
+/** Enable 10G PHY support */
+#define CONFIG_PHYLIB_10G
+#define CONFIG_PHY_VITESSE
+#define CONFIG_PHY_MICREL
+#define CONFIG_PHY_MARVELL
+
+/** Command line configuration */
+#define CONFIG_MENU
+
+/*#define CONFIG_MENU_SHOW*/
+/** Enable icache and dcache commands */
+#define CONFIG_CMD_CACHE
+
+#define CONFIG_CMD_DIAG
+
+/** Enable env command */
+#define CONFIG_CMD_ENV
+#undef  CONFIG_CMD_IMLS
+#define CONFIG_CMD_BOOTI
+
+#define CONFIG_CMD_MII
+
+/** Enable tftp command */
+#define CONFIG_CMD_TFTP
+
+/** Enable fatload, fatls, etc. */
+#define CONFIG_CMD_FAT
+
+/** Enable write support to FAT partitions */
+#define CONFIG_FAT_WRITE
+
+/** Enable ext2ls, ext2load, etc. commands */
+#define CONFIG_CMD_EXT2
+
+/** Enable ext4ls, ext4load, etc. commands */
+#define CONFIG_CMD_EXT4
+
+/** Enable part command */
+#define CONFIG_CMD_PART
+
+/** Enable sata command */
+#define CONFIG_CMD_SATA
+
+/** Enable pci command */
+#define CONFIG_CMD_PCI
+
+/** Enable askenv command */
+#define CONFIG_CMD_ASKENV
+
+/** Enable environment flags support */
+#define CONFIG_CMD_ENV_FLAGS
+
+/** Enable grepenv command */
+#define CONFIG_CMD_GREPENV
+
+/**
+ * Enable callback support when environment variables are set, or
+ * changed
+ */
+#define CONFIG_CMD_ENV_CALLBACK
+
+/** Enable date command */
+#define CONFIG_CMD_DATE
+
+#define CONFIG_ENV_CALLBACK_LIST_STATIC "txsmi\\d?mode:smimode"
+
+/* AHCI support Definitions */
+#ifdef CONFIG_CMD_SATA
+/** Enable AHCI SATA driver */
+# define CONFIG_SATA_AHCI
+/** Maximum number of SATA devices */
+# define CONFIG_SYS_SATA_MAX_DEVICE	2
+/** Enable 48-bit SATA addressing */
+# define CONFIG_LBA48
+/** Enable libata, required for SATA */
+# define CONFIG_LIBATA
+/** Enable 64-bit addressing */
+# define CONFIG_SYS_64BIT_LBA
+#endif
+
+/* Partition systems */
+/** Enable old DOS partitioning for drives under 3TB */
+#define CONFIG_DOS_PARTITION
+/** Enable EFI partition support */
+#define CONFIG_EFI_PARTITION
+/** Enable UUIDs for drives >= 3TB */
+#define CONFIG_PARTITION_UUIDS
+
+/* PCIe */
+/** Show devices found on PCI bus */
+#define CONFIG_PCI_SCAN_SHOW
+#undef CONFIG_PCI_ENUM_ONLY
+
+/** Number of I2C buses */
+#define CONFIG_SYS_MAX_I2C_BUS	2
+
+/** I2C slave address */
+#define CONFIG_SYS_I2C_THUNDERX_SLAVE_ADDR	0x77
+
+/** I2C bus real-time clock resides on */
+#define CONFIG_SYS_RTC_BUS_NUM 0
+
+/** I2C address of real-time clcok */
+#define CONFIG_SYS_I2C_RTC_ADDR 0x68
+
+/** Enable Dallas or compabile DS1337 driver */
+#define CONFIG_RTC_DS1337
+
+#define CONFIG_DDR_SPD
+#define CONFIG_SYS_SPD_ADDR_LIST 	\
+	{ 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57 }
+
+#define CONFIG_SYS_SPD_I2C_BUS 1
+
+#define CONFIG_CMD_SAVES
+
+/* BOOTP options */
+#define CONFIG_BOOTP_BOOTFILESIZE
+#define CONFIG_BOOTP_BOOTPATH
+#define CONFIG_BOOTP_GATEWAY
+#define CONFIG_BOOTP_HOSTNAME
+#define CONFIG_BOOTP_PXE
+#define CONFIG_BOOTP_PXE_CLIENTARCH	0x100
+
+/* Miscellaneous configurable options */
+#define CONFIG_SYS_LOAD_ADDR		(MEM_BASE)
+
+/* Physical Memory Map */
+#define CONFIG_NR_DRAM_BANKS		1
+#define PHYS_SDRAM_1			(MEM_BASE)	  /* SDRAM Bank #1 */
+#define PHYS_SDRAM_1_SIZE		(0x80000000-MEM_BASE)	/* 2048 MB */
+#define CONFIG_SYS_SDRAM_BASE		PHYS_SDRAM_1
+
+/** Enable XHCI PCI driver */
+#define CONFIG_USB_XHCI_PCI
+/** Maximum root ports for XHCI */
+#define CONFIG_SYS_USB_XHCI_MAX_ROOT_PORTS 2
+
+
+
+/* PCIe network controller drivers */
+/** Intel E1000 network card */
+#define CONFIG_E1000
+#define CONFIG_E1000_SPI
+/** Enable command for E1000 card */
+#define CONFIG_CMD_E1000
+
+/* #define E1000_DEBUG */
+
+/** Enable driver for Real-Tec RTL8169 card */
+#define CONFIG_RTL8169
+
+/* Initial environment variables */
+#define UBOOT_IMG_HEAD_SIZE		0x40
+/* C80000 - 0x40 */
+
+/** Extra environment settings */
+#define CONFIG_EXTRA_ENV_SETTINGS	\
+					"kernel_addr=0x4007ffc0\0"	\
+					"fdt_addr=0x54C00000\0"		\
+					"fdt_high=0x5fffffff\0"		\
+					"smi0mode=0.0.0\0"		\
+					"smi1mode=0.0.0\0"		\
+					"autoload=0\0"
+
+#define CONFIG_BOOTARGS			\
+					"console=ttyAMA0,115200n8 " \
+					"earlycon=pl011,0x87e028000000 " \
+					"debug maxcpus=4 rootwait rw "\
+					"root=/dev/sda2 coherent_pool=16M"
+
+/** Store U-Boot version in "ver" environment variable */
+#define CONFIG_VERSION_VARIABLE
+
+/** How long to delay before booting */
+#define CONFIG_BOOTDELAY		5
+
+/** Where the environment is located */
+#define CONFIG_ENV_IS_IN_ATF
+#define CONFIG_SYS_ENV_ATF_NOR
+/** Size of environment in bytes */
+#define CONFIG_ENV_SIZE			0x80000
+/** Starting offset of the environment */
+#define CONFIG_ENV_OFFSET		0xf00000
+
+/** Maximum size of the BDK flat device-tree */
+#define CONFIG_BDK_FDT_SIZE		0x20000
+
+#define CONFIG_THUNDERX_PROMPT_SIZE	32
+
+/* Monitor Command Prompt */
+#define CONFIG_SYS_CBSIZE		1024	/** Console I/O Buffer Size */
+#define CONFIG_SYS_PBSIZE		(CONFIG_SYS_CBSIZE + \
+					 CONFIG_THUNDERX_PROMPT_SIZE + 16)\
+
+#define CONFIG_SYS_PROMPT_HUSH_PS2	"> "
+#define CONFIG_SYS_BARGSIZE		CONFIG_SYS_CBSIZE
+
+#undef CONFIG_SYS_PROMPT
+#define CONFIG_SYS_PROMPT		getenv("prompt")
+
+/** Enable long help support */
+#define CONFIG_SYS_LONGHELP
+/** Enable editing of the command line */
+#define CONFIG_CMDLINE_EDITING
+/** Enable tab autocomplete on command line */
+#define CONFIG_AUTO_COMPLETE
+#define CONFIG_FEATURE_COMMAND_EDITING
+#define CONFIG_SYS_MAXARGS		64		/** max command args */
+#define CONFIG_NO_RELOCATION		1
+
+/** System PLL reference clock */
+#define PLL_REF_CLK			50000000	/* 50 MHz */
+
+#define NS_PER_REF_CLK_TICK		(1000000000/PLL_REF_CLK)
+
+#endif /* __THUNDERX_83XX_H__ */
-- 
2.29.0

