// Seed: 16887064
module module_0 (
    output supply0 id_0,
    input wand id_1,
    input wor id_2,
    output wor id_3
    , id_12,
    output wor id_4,
    output wire id_5,
    output tri1 id_6,
    output tri1 id_7,
    input tri1 id_8,
    input tri1 id_9,
    input wand id_10
);
  wire id_13;
  assign module_1.id_3 = 0;
  wire id_14;
endmodule
module module_1 (
    input  tri   id_0,
    output wand  id_1,
    input  tri0  id_2,
    output logic id_3,
    input  uwire id_4,
    input  tri0  id_5
);
  assign id_3 = 1 == 1'b0;
  id_7(
      1'b0, 1
  );
  always #1 id_3 <= 1;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_5,
      id_0
  );
endmodule
