Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Feb 16 13:46:16 2024
| Host         : Medion running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           11 |
| No           | No                    | Yes                    |              49 |           16 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             412 |           92 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |                         Enable Signal                         |                                  Set/Reset Signal                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+---------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG    |                                                               |                                                                                   |                2 |              3 |         1.50 |
|  CLK_IBUF_BUFG    | Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Control/Q[3]   | CLR_IBUF                                                                          |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG    | Inst_RN/Unidade_Control/CE                                    | Inst_RN/Ins_Contador_ADDR/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0 |                3 |             10 |         3.33 |
|  CLK_IBUF_BUFG    | Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Control/Q[2]   | CLR_IBUF                                                                          |                3 |             11 |         3.67 |
|  V_Final_BUFG[34] |                                                               |                                                                                   |                9 |             32 |         3.56 |
|  CLK_IBUF_BUFG    | Inst_RN/Unidade_Control/FSM_sequential_estado_actual_reg[0]_0 | CLR_IBUF                                                                          |               15 |             43 |         2.87 |
|  CLK_IBUF_BUFG    |                                                               | CLR_IBUF                                                                          |               16 |             49 |         3.06 |
|  CLK_IBUF_BUFG    | Inst_RN/Unidade_Control/E[0]                                  | CLR_IBUF                                                                          |               73 |            350 |         4.79 |
+-------------------+---------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+----------------+--------------+


