
10_adc_continous_conversion.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001d4  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000304  0800030c  0001030c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000304  08000304  0001030c  2**0
                  CONTENTS
  4 .ARM          00000000  08000304  08000304  0001030c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000304  0800030c  0001030c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000304  08000304  00010304  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000308  08000308  00010308  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  0001030c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000000  0800030c  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  0800030c  00020020  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0001030c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000003f8  00000000  00000000  00010335  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000018f  00000000  00000000  0001072d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000078  00000000  00000000  000108c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000050  00000000  00000000  00010938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010d48  00000000  00000000  00010988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000ba3  00000000  00000000  000216d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000580a1  00000000  00000000  00022273  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0007a314  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000c8  00000000  00000000  0007a364  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	080002ec 	.word	0x080002ec

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	080002ec 	.word	0x080002ec

08000170 <pa1_adc_init>:
#define CR2_CONT		(1U<<1)
#define CR2_SWSTART		(1U<<22)
#define SR_EOC 			(1U<<1)

void pa1_adc_init(void)
{
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	/*-----Configure the ADC GPIO pin-----*/
	/* Enable clock access to GPIOA */
	RCC->APB2ENR |= IOPAEN;
 8000174:	4b19      	ldr	r3, [pc, #100]	; (80001dc <pa1_adc_init+0x6c>)
 8000176:	699b      	ldr	r3, [r3, #24]
 8000178:	4a18      	ldr	r2, [pc, #96]	; (80001dc <pa1_adc_init+0x6c>)
 800017a:	f043 0304 	orr.w	r3, r3, #4
 800017e:	6193      	str	r3, [r2, #24]

	/* Set the mode of PA1 to analog */
	GPIOA->CRL &=~(1U<<4);
 8000180:	4b17      	ldr	r3, [pc, #92]	; (80001e0 <pa1_adc_init+0x70>)
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	4a16      	ldr	r2, [pc, #88]	; (80001e0 <pa1_adc_init+0x70>)
 8000186:	f023 0310 	bic.w	r3, r3, #16
 800018a:	6013      	str	r3, [r2, #0]
	GPIOA->CRL &=~(1U<<5);
 800018c:	4b14      	ldr	r3, [pc, #80]	; (80001e0 <pa1_adc_init+0x70>)
 800018e:	681b      	ldr	r3, [r3, #0]
 8000190:	4a13      	ldr	r2, [pc, #76]	; (80001e0 <pa1_adc_init+0x70>)
 8000192:	f023 0320 	bic.w	r3, r3, #32
 8000196:	6013      	str	r3, [r2, #0]
	GPIOA->CRL &=~(1U<<6);
 8000198:	4b11      	ldr	r3, [pc, #68]	; (80001e0 <pa1_adc_init+0x70>)
 800019a:	681b      	ldr	r3, [r3, #0]
 800019c:	4a10      	ldr	r2, [pc, #64]	; (80001e0 <pa1_adc_init+0x70>)
 800019e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80001a2:	6013      	str	r3, [r2, #0]
	GPIOA->CRL &=~(1U<<7);
 80001a4:	4b0e      	ldr	r3, [pc, #56]	; (80001e0 <pa1_adc_init+0x70>)
 80001a6:	681b      	ldr	r3, [r3, #0]
 80001a8:	4a0d      	ldr	r2, [pc, #52]	; (80001e0 <pa1_adc_init+0x70>)
 80001aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80001ae:	6013      	str	r3, [r2, #0]

	/*------Configure the ADC module------*/
	/* Enable clock enable to ADC */
	RCC->APB2ENR |= ADC1EN;
 80001b0:	4b0a      	ldr	r3, [pc, #40]	; (80001dc <pa1_adc_init+0x6c>)
 80001b2:	699b      	ldr	r3, [r3, #24]
 80001b4:	4a09      	ldr	r2, [pc, #36]	; (80001dc <pa1_adc_init+0x6c>)
 80001b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80001ba:	6193      	str	r3, [r2, #24]

	/* Conversion sequence start */
	ADC1->SQR3 = ADC_CH1;
 80001bc:	4b09      	ldr	r3, [pc, #36]	; (80001e4 <pa1_adc_init+0x74>)
 80001be:	2201      	movs	r2, #1
 80001c0:	635a      	str	r2, [r3, #52]	; 0x34

	/* Conversion sequence length */
	ADC1->SQR1 = ADC_SEQ_LEN_1;
 80001c2:	4b08      	ldr	r3, [pc, #32]	; (80001e4 <pa1_adc_init+0x74>)
 80001c4:	2200      	movs	r2, #0
 80001c6:	62da      	str	r2, [r3, #44]	; 0x2c

	/* Enable ADC module */
	ADC1->CR2 |= CR2_ADON;
 80001c8:	4b06      	ldr	r3, [pc, #24]	; (80001e4 <pa1_adc_init+0x74>)
 80001ca:	689b      	ldr	r3, [r3, #8]
 80001cc:	4a05      	ldr	r2, [pc, #20]	; (80001e4 <pa1_adc_init+0x74>)
 80001ce:	f043 0301 	orr.w	r3, r3, #1
 80001d2:	6093      	str	r3, [r2, #8]
}
 80001d4:	bf00      	nop
 80001d6:	46bd      	mov	sp, r7
 80001d8:	bc80      	pop	{r7}
 80001da:	4770      	bx	lr
 80001dc:	40021000 	.word	0x40021000
 80001e0:	40010800 	.word	0x40010800
 80001e4:	40012400 	.word	0x40012400

080001e8 <start_conversion>:

void start_conversion(void)
{
 80001e8:	b480      	push	{r7}
 80001ea:	af00      	add	r7, sp, #0
	/* Enable continuous conversion */
	ADC1->CR2 |= CR2_CONT;
 80001ec:	4b07      	ldr	r3, [pc, #28]	; (800020c <start_conversion+0x24>)
 80001ee:	689b      	ldr	r3, [r3, #8]
 80001f0:	4a06      	ldr	r2, [pc, #24]	; (800020c <start_conversion+0x24>)
 80001f2:	f043 0302 	orr.w	r3, r3, #2
 80001f6:	6093      	str	r3, [r2, #8]
	/* Start the ADC conversion */
	ADC1->CR2 |= CR2_SWSTART;
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <start_conversion+0x24>)
 80001fa:	689b      	ldr	r3, [r3, #8]
 80001fc:	4a03      	ldr	r2, [pc, #12]	; (800020c <start_conversion+0x24>)
 80001fe:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000202:	6093      	str	r3, [r2, #8]
}
 8000204:	bf00      	nop
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	40012400 	.word	0x40012400

08000210 <adc_read>:

uint32_t adc_read(void)
{
 8000210:	b480      	push	{r7}
 8000212:	af00      	add	r7, sp, #0
	/* Wait for conversion to be complete */
	while(!(ADC1->SR & SR_EOC));
 8000214:	bf00      	nop
 8000216:	4b06      	ldr	r3, [pc, #24]	; (8000230 <adc_read+0x20>)
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	f003 0302 	and.w	r3, r3, #2
 800021e:	2b00      	cmp	r3, #0
 8000220:	d0f9      	beq.n	8000216 <adc_read+0x6>
	/* Read converted result */
	return ADC1->DR;
 8000222:	4b03      	ldr	r3, [pc, #12]	; (8000230 <adc_read+0x20>)
 8000224:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8000226:	4618      	mov	r0, r3
 8000228:	46bd      	mov	sp, r7
 800022a:	bc80      	pop	{r7}
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop
 8000230:	40012400 	.word	0x40012400

08000234 <main>:
#include "adc.h"

uint32_t sensor_value;

int main(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	af00      	add	r7, sp, #0
	pa1_adc_init();
 8000238:	f7ff ff9a 	bl	8000170 <pa1_adc_init>
	start_conversion();
 800023c:	f7ff ffd4 	bl	80001e8 <start_conversion>
	while(1)
	{
		sensor_value = adc_read();
 8000240:	f7ff ffe6 	bl	8000210 <adc_read>
 8000244:	4603      	mov	r3, r0
 8000246:	4a01      	ldr	r2, [pc, #4]	; (800024c <main+0x18>)
 8000248:	6013      	str	r3, [r2, #0]
 800024a:	e7f9      	b.n	8000240 <main+0xc>
 800024c:	2000001c 	.word	0x2000001c

08000250 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000250:	480d      	ldr	r0, [pc, #52]	; (8000288 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000252:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000254:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000258:	480c      	ldr	r0, [pc, #48]	; (800028c <LoopForever+0x6>)
  ldr r1, =_edata
 800025a:	490d      	ldr	r1, [pc, #52]	; (8000290 <LoopForever+0xa>)
  ldr r2, =_sidata
 800025c:	4a0d      	ldr	r2, [pc, #52]	; (8000294 <LoopForever+0xe>)
  movs r3, #0
 800025e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000260:	e002      	b.n	8000268 <LoopCopyDataInit>

08000262 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000262:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000264:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000266:	3304      	adds	r3, #4

08000268 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000268:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800026a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800026c:	d3f9      	bcc.n	8000262 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800026e:	4a0a      	ldr	r2, [pc, #40]	; (8000298 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000270:	4c0a      	ldr	r4, [pc, #40]	; (800029c <LoopForever+0x16>)
  movs r3, #0
 8000272:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000274:	e001      	b.n	800027a <LoopFillZerobss>

08000276 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000276:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000278:	3204      	adds	r2, #4

0800027a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800027a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800027c:	d3fb      	bcc.n	8000276 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800027e:	f000 f811 	bl	80002a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000282:	f7ff ffd7 	bl	8000234 <main>

08000286 <LoopForever>:

LoopForever:
    b LoopForever
 8000286:	e7fe      	b.n	8000286 <LoopForever>
  ldr   r0, =_estack
 8000288:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 800028c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000290:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000294:	0800030c 	.word	0x0800030c
  ldr r2, =_sbss
 8000298:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 800029c:	20000020 	.word	0x20000020

080002a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002a0:	e7fe      	b.n	80002a0 <ADC1_2_IRQHandler>
	...

080002a4 <__libc_init_array>:
 80002a4:	b570      	push	{r4, r5, r6, lr}
 80002a6:	2600      	movs	r6, #0
 80002a8:	4d0c      	ldr	r5, [pc, #48]	; (80002dc <__libc_init_array+0x38>)
 80002aa:	4c0d      	ldr	r4, [pc, #52]	; (80002e0 <__libc_init_array+0x3c>)
 80002ac:	1b64      	subs	r4, r4, r5
 80002ae:	10a4      	asrs	r4, r4, #2
 80002b0:	42a6      	cmp	r6, r4
 80002b2:	d109      	bne.n	80002c8 <__libc_init_array+0x24>
 80002b4:	f000 f81a 	bl	80002ec <_init>
 80002b8:	2600      	movs	r6, #0
 80002ba:	4d0a      	ldr	r5, [pc, #40]	; (80002e4 <__libc_init_array+0x40>)
 80002bc:	4c0a      	ldr	r4, [pc, #40]	; (80002e8 <__libc_init_array+0x44>)
 80002be:	1b64      	subs	r4, r4, r5
 80002c0:	10a4      	asrs	r4, r4, #2
 80002c2:	42a6      	cmp	r6, r4
 80002c4:	d105      	bne.n	80002d2 <__libc_init_array+0x2e>
 80002c6:	bd70      	pop	{r4, r5, r6, pc}
 80002c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80002cc:	4798      	blx	r3
 80002ce:	3601      	adds	r6, #1
 80002d0:	e7ee      	b.n	80002b0 <__libc_init_array+0xc>
 80002d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80002d6:	4798      	blx	r3
 80002d8:	3601      	adds	r6, #1
 80002da:	e7f2      	b.n	80002c2 <__libc_init_array+0x1e>
 80002dc:	08000304 	.word	0x08000304
 80002e0:	08000304 	.word	0x08000304
 80002e4:	08000304 	.word	0x08000304
 80002e8:	08000308 	.word	0x08000308

080002ec <_init>:
 80002ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002ee:	bf00      	nop
 80002f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80002f2:	bc08      	pop	{r3}
 80002f4:	469e      	mov	lr, r3
 80002f6:	4770      	bx	lr

080002f8 <_fini>:
 80002f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002fa:	bf00      	nop
 80002fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80002fe:	bc08      	pop	{r3}
 8000300:	469e      	mov	lr, r3
 8000302:	4770      	bx	lr
