{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {
    "collapsed": true
   },
   "source": [
    "# 第二章第一节：您的第一个Chisel模块\n",
    "\n",
    "\n",
    "## 本节的目的\n",
    "通过上一章的学习，您应该对Scala已经有所了解，我们可以开始来看看怎么来实现硬件。Chisel的全称是嵌入在Scala中的硬件构造语言（**C**onstructing **H**ardware **I**n a **S**cala **E**mbedded **L**anguage）。这意味着它是Scala中的领域专用语言（DSL），允许您在同一代码中同时利用Scala和Chisel编程。理解哪些代码是“Scala”，哪些代码是“Chisel”非常重要，我们将在稍后讨论这一点。在这一节中我们只需要将Chisel看作是实现Verilog的更好的方法就可以。这一节中我们会看到一个完整的Chisel模块和它的测试，我们现在只需要大致掌握一些要点，之后将会看到更多的例子。"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 设置\n",
    "下面的代码会下载Chisel所依赖的库，你会在之后所有的笔记本中看到它。"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "scrolled": false
   },
   "outputs": [],
   "source": [
    "val path = System.getProperty(\"user.dir\") + \"/source/load-ivy.sc\"\n",
    "interp.load.module(ammonite.ops.Path(java.nio.file.FileSystems.getDefault().getPath(path)))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "如上一章所述，下面的语句在Scala中导入Chisel:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.util._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.iotesters.{ChiselFlatSpec, Driver, PeekPokeTester}\u001b[39m"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import chisel3._\n",
    "import chisel3.util._\n",
    "import chisel3.iotesters.{ChiselFlatSpec, Driver, PeekPokeTester}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "# 您的第一个Chisel模块\n",
    "\n",
    "本节将介绍一个简单的硬件模块的实现，测试用例以及如何运行它。它可能会包含许多您还不理解的东西，不需要太纠结于细节，我们还会不断地回到这个例子来强化您所学到的东西。\n",
    "\n",
    "<span style=\"color:blue\">**例子：一个模块**</span><br>\n",
    "类似于Verilog，我们可以在Chisel中定义模块（module）。下面的例子是一个名字叫做`Passthrough`的Chisel `Module`，它有一个4比特的输入，名字叫做`in`，还有一个4比特的输出`out`。这个模块的组合电路中将输入`in`连接到输出`out`，所以`out`由`in`驱动。"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mPassthrough\u001b[39m"
      ]
     },
     "execution_count": 3,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "// Chisel代码：定义一个模块\n",
    "class Passthrough extends Module {\n",
    "  val io = IO(new Bundle {\n",
    "    val in = Input(UInt(4.W))\n",
    "    val out = Output(UInt(4.W))\n",
    "  })\n",
    "  io.out := io.in\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "上面的代码包含了许多东西，以下我们会详细解释代码的每一行：\n",
    "\n",
    "```scala\n",
    "class Passthrough extends Module {\n",
    "```\n",
    "我们定义了一个模块，名字叫做`Passthrough`。 `Module`是一个Chisel内建的类，所有的硬件模块都必须从它继承。\n",
    "\n",
    "```scala \n",
    "val io = IO(...)\n",
    "```\n",
    "我们在一个叫做`io`的常量中声明所有的输入输出端口。这个常量的名称必须叫做`io`，并且它必须是类`IO`的对象或实例。这个类要求一个实例化的Bundle：`IO(_instantiated_bundle_)`。\n",
    "\n",
    "```scala\n",
    "new Bundle {\n",
    "    val in = Input(...)\n",
    "    val out = Output(...)\n",
    "}\n",
    "```\n",
    "我们声明了一个新的硬件结构类型（Bundle），它包含了信号`in`和`out`，这两个信号分别带有方向Input和Output。\n",
    "\n",
    "```scala\n",
    "UInt(4.W)\n",
    "```\n",
    "我们声明了一个信号的硬件类型，它是宽度为4的无符号整数。\n",
    "\n",
    "```scala\n",
    "io.out := io.in\n",
    "```\n",
    "我们将输入端口和输出端口连接，这里`io.in` 会*驱动* `io.out`。注意`:=`操作符是一个***Chisel***操作符，它表示右边的信号驱动左边的信号，它具有方向性。\n",
    "\n",
    "硬件构造语言（HCL）的巧妙之处在于我们可以使用底层编程语言Scala作为脚本语言。例如，在定义了上面的Chisel模块之后，我们可以使用Scala调用Chisel编译器来将Chisel的`Passthrough`描述转换成为Verilog的`Passthrough`描述。这一步叫做***展开（elaboration）***。"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[\u001b[35minfo\u001b[0m] [0.002] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.605] Done elaborating.\n",
      "Total FIRRTL Compile Time: 476.9 ms\n",
      "module cmd2HelperPassthrough(\n",
      "  input        clock,\n",
      "  input        reset,\n",
      "  input  [3:0] io_in,\n",
      "  output [3:0] io_out\n",
      ");\n",
      "  assign io_out = io_in; // @[cmd2.sc 6:10]\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "// Scala代码：将Chisel的设计展开成为Verilog设计\n",
    "//下面生成的代码比较复杂，看不懂的话不需要太担心\n",
    "println(getVerilog(new Passthrough))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "注意上面生成的Verilog模块叫做`cmd<#>HelperPassthrough`，这是因为在jupyter里面运行的关系。在正常的环境中，名字应该就叫做`Passthrough`。不过这是重要的一课：虽然Chisel会尽可能的保留硬件模块或者其他硬件组件的名称，但是并不能保证总是这样。\n",
    "\n",
    "<span style=\"color:blue\">**例子：一个模块生成器（Generator）**</span><br>\n",
    "如果我们将Scala的知识应用于这个例子，我们可以看到Chisel模块是由Scala类实现的。就像任何其他的Scala类一样，我们可以使用一些参数来构造Chisel模块。在这个例子中，我们定义了一个叫做`PassthroughGenerator`的类，它有一个叫做`width`的整型的构造参数，用来描述输入输出端口的宽度："
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.077] Done elaborating.\n",
      "Total FIRRTL Compile Time: 29.1 ms\n",
      "module cmd4HelperPassthroughGenerator(\n",
      "  input        clock,\n",
      "  input        reset,\n",
      "  input  [9:0] io_in,\n",
      "  output [9:0] io_out\n",
      ");\n",
      "  assign io_out = io_in; // @[cmd4.sc 6:10]\n",
      "endmodule\n",
      "\n",
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.005] Done elaborating.\n",
      "Total FIRRTL Compile Time: 27.8 ms\n",
      "module cmd4HelperPassthroughGenerator(\n",
      "  input         clock,\n",
      "  input         reset,\n",
      "  input  [19:0] io_in,\n",
      "  output [19:0] io_out\n",
      ");\n",
      "  assign io_out = io_in; // @[cmd4.sc 6:10]\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mPassthroughGenerator\u001b[39m"
      ]
     },
     "execution_count": 5,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "// Chisel代码，包含一个构造参数来描述端口的宽度\n",
    "class PassthroughGenerator(width: Int) extends Module { \n",
    "  val io = IO(new Bundle {\n",
    "    val in = Input(UInt(width.W))\n",
    "    val out = Output(UInt(width.W))\n",
    "  })\n",
    "  io.out := io.in\n",
    "}\n",
    "\n",
    "// 我们现在可以用它来生成不同宽度的模块\n",
    "println(getVerilog(new PassthroughGenerator(10)))\n",
    "println(getVerilog(new PassthroughGenerator(20)))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "注意上面生成的Verilog会根据`width`参数的值使用不同的输入/输出位宽。我们可以深入理解一下这是如何工作的，因为Chisel模块就是一个普通的Scala类，所以我们可以使用Scala类的构造函数来参数化我们的设计。\n",
    "\n",
    "这里的可以这样参数化的原因是因为我们使用了*Scala*，而不是*Chisel*。Chisel并没有别的API来使得我们可以参数化一个设计。然而我们却可以依赖Scala来使得参数化成为可能。\n",
    "\n",
    "在这里，因为`PassthroughGenerator`并不只是用来描述一个设计，它其实描述了以`width`为参数的一系列设计，所以我们将`Passthrough`称为一个***生成器（generator）***。"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "# 测试您的硬件\n",
    "\n",
    "没有测试，任何的硬件模块或生成器都不能称为一个完整的设计。本教程也会介绍Chisel内置的测试功能。下面的例子是一个Chisel测试，它将值传递给模块`Passthrough`的输入端口`in`，并检查输出端口`out`上是否能看到相同的值。\n",
    "\n",
    "<span style=\"color:blue\">**例子：一个测试**</span><br>\n",
    "这里有一些高级的Scala语法。但是，除了`poke`和`expect`语句之外，您不需要理解其他任何东西。您可以将其余代码视为简单的样板来编写这些简单的测试。"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.068] Done elaborating.\n",
      "Total FIRRTL Compile Time: 19.0 ms\n",
      "Total FIRRTL Compile Time: 10.5 ms\n",
      "End of dependency graph\n",
      "Circuit state created\n",
      "[\u001b[35minfo\u001b[0m] [0.001] SEED 1561161438550\n",
      "test cmd2HelperPassthrough Success: 3 tests passed in 5 cycles taking 0.017532 seconds\n",
      "[\u001b[35minfo\u001b[0m] [0.007] RAN 0 CYCLES PASSED\n",
      "SUCCESS!!\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "\u001b[36mtestResult\u001b[39m: \u001b[32mBoolean\u001b[39m = true"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "// Scala代码：调用驱动（Driver）来实例化 Passthrough 和 PeekPokeTester，并且运行测试。\n",
    "// 如果不理解下面代码的话不要担心；这是非常复杂的Scala代码。\n",
    "// 可以简单地把它想象成运行Chisel测试的样板\n",
    "val testResult = Driver(() => new Passthrough()) {\n",
    "  c => new PeekPokeTester(c) {\n",
    "    poke(c.io.in, 0)     // 将输入设置成 0\n",
    "    expect(c.io.out, 0)  // 检查输出是否为 0\n",
    "    poke(c.io.in, 1)     // 将输入设置成 1\n",
    "    expect(c.io.out, 1)  // 检查输出是否为 1\n",
    "    poke(c.io.in, 2)     // 将输入设置成 2\n",
    "    expect(c.io.out, 2)  // 检查输出是否为 2\n",
    "  }\n",
    "}\n",
    "assert(testResult)   // Scala代码：如果testResult等于false的话,，这里会抛出异常\n",
    "println(\"SUCCESS!!\") // Scala代码：到这里，我们的测试已经通过了"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "上面发生了什么？这个测试接受一个类型为`Passthrough`的模块，驱动它的输入，并且检查它的输出。我们调用`poke`来驱动输入，调用`expect`来检查输出。如果不使用`expect`来比较期望值的话（没有断言的话），也可以使用`peek`来读出输出值。\n",
    "\n",
    "如果所有的`expect`语句都为真，上面的代码会返回真（见`testResult`）。"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "<span style=\"color:red\">**练习：写一个您自己的测试**</span><br>\n",
    "写两个测试，一个用来测试位宽为10的`PassthroughGenerator`，另一个测试位宽为20的`PassthroughGenerator`。至少检查两个值：0和最大值。注意这里三个问号`???`在Scala中有特殊含义。直接运行下面的代码会有未被实现`NotImplementedError`的错误。将下面的`???`替换成您自己的代码："
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "val test10result = ???\n",
    "\n",
    "val test20result = ???\n",
    "\n",
    "assert((test10result == true) && (test20result == true))\n",
    "println(\"SUCCESS!!\") // Scala Code: if we get here, our tests passed!"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "<div id=\"container\"><section id=\"accordion\"><div>\n",
    "<input type=\"checkbox\" id=\"check-1\" />\n",
    "<label for=\"check-1\"><strong>答案</strong> (点击这里显示)</label>\n",
    "<article>\n",
    "<pre style=\"background-color:#f7f7f7\">\n",
    "val test10result = Driver(() => new PassthroughGenerator(10)) {\n",
    "  c => new PeekPokeTester(c) {\n",
    "    poke(c.io.in, 0)\n",
    "    expect(c.io.out, 0)\n",
    "    poke(c.io.in, 1023)\n",
    "    expect(c.io.out, 1023)\n",
    "  }\n",
    "}\n",
    "\n",
    "val test20result = Driver(() => new PassthroughGenerator(20)) {\n",
    "  c => new PeekPokeTester(c) {\n",
    "    poke(c.io.in, 0)\n",
    "    expect(c.io.out, 0)\n",
    "    poke(c.io.in, 1048575)\n",
    "    expect(c.io.out, 1048575)\n",
    "  }\n",
    "}\n",
    "\n",
    "</pre></article></div></section></div>"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "# 看一看生成的Verilog/FIRRTL\n",
    "\n",
    "如果您无法理解Chisel描述的硬件并且习惯于阅读Verilog或FIRRTL（Chisel的中间语言相当于Verilog的可综合子集），那么您可以尝试看看所生成的Verilog。\n",
    "\n",
    "以下是生成Verilog（之前已经看过），以及FIRRTL的例子："
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.004] Done elaborating.\n",
      "Total FIRRTL Compile Time: 20.5 ms\n",
      "module cmd2HelperPassthrough(\n",
      "  input        clock,\n",
      "  input        reset,\n",
      "  input  [3:0] io_in,\n",
      "  output [3:0] io_out\n",
      ");\n",
      "  assign io_out = io_in; // @[cmd2.sc 6:10]\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "// 查看生成的 Verilog 代码\n",
    "println(getVerilog(new Passthrough))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.070] Done elaborating.\n",
      ";buildInfoPackage: chisel3, version: 3.2-SNAPSHOT, scalaVersion: 2.12.6, sbtVersion: 1.2.7\n",
      "circuit cmd2HelperPassthrough : \n",
      "  module cmd2HelperPassthrough : \n",
      "    input clock : Clock\n",
      "    input reset : UInt<1>\n",
      "    output io : {flip in : UInt<4>, out : UInt<4>}\n",
      "    \n",
      "    io.out <= io.in @[cmd2.sc 6:10]\n",
      "    \n",
      "\n"
     ]
    }
   ],
   "source": [
    "// 查看生成的 FIRRTL 代码\n",
    "println(getFirrtl(new Passthrough))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "# 本节结束!\n",
    "\n",
    "[返回顶部](#top)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## <span style=\"color:red\"> 附录：解释一下用“printf”来调试</span>\n",
    "[用print语句来调试](https://stackoverflow.com/a/189570) 并不总是最好的办法，但是通常可以作为调试的第一步。\n",
    "\n",
    "因为Chisel生成器是用来生成硬件的程序，需要好好区分是在生成电路的时候打印还是在运行电路的时候打印。\n",
    "\n",
    "下面是想要打印的三种常见的场景：\n",
    "* Chisel生成器在生成电路的时候打印\n",
    "* 在运行电路仿真的时候打印 \n",
    "* 在测试的时候打印\n",
    "\n",
    "`println`是Scala内嵌的打印函数。它**不可以**用于电路仿真的时候打印，因为生成的电路是FIRRTL或者Verilog，而不是Scala。\n",
    "\n",
    "下面的代码展示了这三种场景："
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "Print during generation: Input is UInt<4>(IO in unelaborated cmd9$Helper$PrintingModule)\n",
      "[\u001b[35minfo\u001b[0m] [0.027] Done elaborating.\n",
      "Total FIRRTL Compile Time: 30.7 ms\n",
      "Total FIRRTL Compile Time: 18.8 ms\n",
      "End of dependency graph\n",
      "Circuit state created\n",
      "[\u001b[35minfo\u001b[0m] [0.000] SEED 1561161468619\n",
      "Print during simulation: Input is 3\n",
      "Print during simulation: IO is AnonymousBundle(in -> 3, out -> 3)\n",
      "Print during simulation: Input is 3\n",
      "Print during simulation: IO is AnonymousBundle(in -> 3, out -> 3)\n",
      "Print during simulation: Input is 3\n",
      "Print during simulation: IO is AnonymousBundle(in -> 3, out -> 3)\n",
      "Print during simulation: Input is 3\n",
      "Print during simulation: IO is AnonymousBundle(in -> 3, out -> 3)\n",
      "Print during simulation: Input is 3\n",
      "Print during simulation: IO is AnonymousBundle(in -> 3, out -> 3)\n",
      "[\u001b[35minfo\u001b[0m] [0.013] Print during testing: Input is 3\n",
      "test cmd9HelperPrintingModule Success: 0 tests passed in 10 cycles taking 0.022628 seconds\n",
      "[\u001b[35minfo\u001b[0m] [0.014] RAN 5 CYCLES PASSED\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mPrintingModule\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mPrintingModuleTester\u001b[39m\n",
       "\u001b[36mres9_2\u001b[39m: \u001b[32mBoolean\u001b[39m = true"
      ]
     },
     "execution_count": 10,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class PrintingModule extends Module {\n",
    "    val io = IO(new Bundle {\n",
    "        val in = Input(UInt(4.W))\n",
    "        val out = Output(UInt(4.W))\n",
    "    })\n",
    "    io.out := io.in\n",
    "\n",
    "    printf(\"Print during simulation: Input is %d\\n\", io.in)\n",
    "    // chisel printf 的被解析的字符串有自己的语法\n",
    "    printf(p\"Print during simulation: IO is $io\\n\")\n",
    "\n",
    "    println(s\"Print during generation: Input is ${io.in}\")\n",
    "}\n",
    "\n",
    "class PrintingModuleTester(c: PrintingModule) extends PeekPokeTester(c) {\n",
    "    poke(c.io.in, 3)\n",
    "    step(5) // 每次运行Chisel电路会打印\n",
    "    \n",
    "    println(s\"Print during testing: Input is ${peek(c.io.in)}\")\n",
    "}\n",
    "chisel3.iotesters.Driver( () => new PrintingModule ) { c => new PrintingModuleTester(c) }"
   ]
  }
 ],
 "metadata": {
  "anaconda-cloud": {},
  "kernelspec": {
   "display_name": "Scala",
   "language": "scala",
   "name": "scala"
  },
  "language_info": {
   "codemirror_mode": "text/x-scala",
   "file_extension": ".scala",
   "mimetype": "text/x-scala",
   "name": "scala",
   "nbconvert_exporter": "script",
   "version": "2.12.8"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
