

================================================================
== Vivado HLS Report for 'Layer23_Maxpool_read'
================================================================
* Date:           Sun Jul  1 02:49:30 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        Conv12
* Solution:       A_Otra
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.42|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  962|  962|  962|  962|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop_Padding_Read  |  960|  960|        21|         20|          1|    48|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    684|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    507|
|Register         |        -|      -|     434|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     434|   1191|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |col_1_fu_356_p2                    |     +    |      0|  0|  15|           6|           1|
    |tmp_33_fu_413_p2                   |     +    |      0|  0|  15|           8|           7|
    |tmp_34_fu_438_p2                   |     +    |      0|  0|  16|           9|           8|
    |tmp_35_fu_474_p2                   |     +    |      0|  0|  16|           9|           9|
    |tmp_37_fu_538_p2                   |     +    |      0|  0|  17|          10|           9|
    |tmp_38_fu_574_p2                   |     +    |      0|  0|  17|          10|          10|
    |tmp_39_fu_605_p2                   |     +    |      0|  0|  17|          10|          10|
    |tmp_41_fu_666_p2                   |     +    |      0|  0|  16|           9|           9|
    |tmp_42_fu_388_p2                   |     +    |      0|  0|  15|           8|           7|
    |tmp_43_fu_463_p2                   |     +    |      0|  0|  16|           9|           8|
    |tmp_44_fu_495_p2                   |     +    |      0|  0|  16|           9|           9|
    |tmp_46_fu_563_p2                   |     +    |      0|  0|  17|          10|           9|
    |tmp_47_fu_595_p2                   |     +    |      0|  0|  17|          10|          10|
    |tmp_48_fu_626_p2                   |     +    |      0|  0|  17|          10|          10|
    |tmp_50_fu_691_p2                   |     +    |      0|  0|  16|           9|           9|
    |ap_block_pp0_stage11_01001         |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage1_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_state11_pp0_stage9_iter0  |    and   |      0|  0|   8|           1|           1|
    |exitcond8_fu_350_p2                |   icmp   |      0|  0|  11|           6|           6|
    |tmp_10_fu_399_p2                   |   icmp   |      0|  0|  18|          18|          18|
    |tmp_74_1_fu_424_p2                 |   icmp   |      0|  0|  18|          18|          18|
    |tmp_74_2_fu_449_p2                 |   icmp   |      0|  0|  18|          18|          18|
    |tmp_74_3_fu_484_p2                 |   icmp   |      0|  0|  18|          18|          18|
    |tmp_74_4_fu_516_p2                 |   icmp   |      0|  0|  18|          18|          18|
    |tmp_74_5_fu_549_p2                 |   icmp   |      0|  0|  18|          18|          18|
    |tmp_74_6_fu_584_p2                 |   icmp   |      0|  0|  18|          18|          18|
    |tmp_74_7_fu_615_p2                 |   icmp   |      0|  0|  18|          18|          18|
    |tmp_74_8_fu_647_p2                 |   icmp   |      0|  0|  18|          18|          18|
    |tmp_74_9_fu_680_p2                 |   icmp   |      0|  0|  18|          18|          18|
    |ap_block_state1                    |    or    |      0|  0|   8|           1|           1|
    |ap_block_state3_pp0_stage1_iter0   |    or    |      0|  0|   8|           1|           1|
    |tmp_s_fu_375_p2                    |    or    |      0|  0|  14|           7|           1|
    |storemerge_1_fu_428_p3             |  select  |      0|  0|  18|           1|          18|
    |storemerge_2_fu_453_p3             |  select  |      0|  0|  18|           1|          18|
    |storemerge_3_fu_488_p3             |  select  |      0|  0|  18|           1|          18|
    |storemerge_4_fu_520_p3             |  select  |      0|  0|  18|           1|          18|
    |storemerge_5_fu_553_p3             |  select  |      0|  0|  18|           1|          18|
    |storemerge_6_fu_588_p3             |  select  |      0|  0|  18|           1|          18|
    |storemerge_7_fu_619_p3             |  select  |      0|  0|  18|           1|          18|
    |storemerge_8_fu_651_p3             |  select  |      0|  0|  18|           1|          18|
    |storemerge_9_fu_684_p3             |  select  |      0|  0|  18|           1|          18|
    |storemerge_fu_403_p3               |  select  |      0|  0|  18|           1|          18|
    |ap_enable_pp0                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   8|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 684|         347|         500|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  109|         23|    1|         23|
    |ap_done                        |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   15|          3|    1|          3|
    |ap_phi_mux_col_phi_fu_342_p4   |    9|          2|    6|         12|
    |col_reg_338                    |    9|          2|    6|         12|
    |dst_V_blk_n                    |    9|          2|    1|          2|
    |dst_V_din                      |   50|         11|   18|        198|
    |saveValueLayer2_V_Addr_A_orig  |  101|         21|   32|        672|
    |saveValueLayer2_V_Din_A        |   97|         20|   32|        640|
    |saveValueLayer2_V_WEN_A        |    9|          2|    4|          8|
    |src_0_V_V_blk_n                |    9|          2|    1|          2|
    |src_1_V_V_blk_n                |    9|          2|    1|          2|
    |src_2_V_V_blk_n                |    9|          2|    1|          2|
    |src_3_V_V_blk_n                |    9|          2|    1|          2|
    |src_4_V_V_blk_n                |    9|          2|    1|          2|
    |src_5_V_V_blk_n                |    9|          2|    1|          2|
    |src_6_V_V_blk_n                |    9|          2|    1|          2|
    |src_7_V_V_blk_n                |    9|          2|    1|          2|
    |src_8_V_V_blk_n                |    9|          2|    1|          2|
    |src_9_V_V_blk_n                |    9|          2|    1|          2|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  507|        108|  112|       1592|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  22|   0|   22|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |col_1_reg_709               |   6|   0|    6|          0|
    |col_reg_338                 |   6|   0|    6|          0|
    |exitcond8_reg_705           |   1|   0|    1|          0|
    |pos_reg_714                 |   6|   0|    7|          1|
    |tmp_9_cast118_cast_reg_875  |   6|   0|    9|          3|
    |tmp_9_cast1_reg_887         |   6|   0|   10|          4|
    |tmp_V_10_reg_756            |  18|   0|   18|          0|
    |tmp_V_11_reg_834            |  18|   0|   18|          0|
    |tmp_V_12_reg_763            |  18|   0|   18|          0|
    |tmp_V_13_reg_841            |  18|   0|   18|          0|
    |tmp_V_14_reg_770            |  18|   0|   18|          0|
    |tmp_V_15_reg_848            |  18|   0|   18|          0|
    |tmp_V_16_reg_777            |  18|   0|   18|          0|
    |tmp_V_17_reg_855            |  18|   0|   18|          0|
    |tmp_V_18_reg_784            |  18|   0|   18|          0|
    |tmp_V_19_reg_862            |  18|   0|   18|          0|
    |tmp_V_1_reg_800             |  18|   0|   18|          0|
    |tmp_V_2_reg_728             |  18|   0|   18|          0|
    |tmp_V_3_reg_806             |  18|   0|   18|          0|
    |tmp_V_4_reg_735             |  18|   0|   18|          0|
    |tmp_V_5_reg_813             |  18|   0|   18|          0|
    |tmp_V_6_reg_742             |  18|   0|   18|          0|
    |tmp_V_7_reg_820             |  18|   0|   18|          0|
    |tmp_V_8_reg_749             |  18|   0|   18|          0|
    |tmp_V_9_reg_827             |  18|   0|   18|          0|
    |tmp_V_reg_722               |  18|   0|   18|          0|
    |tmp_cast120_cast_reg_869    |   6|   0|    9|          3|
    |tmp_cast1_reg_881           |   6|   0|   10|          4|
    |tmp_s_reg_791               |   6|   0|    7|          1|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 434|   0|  450|         16|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | Layer23_Maxpool_read | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | Layer23_Maxpool_read | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | Layer23_Maxpool_read | return value |
|ap_done                   | out |    1| ap_ctrl_hs | Layer23_Maxpool_read | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | Layer23_Maxpool_read | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | Layer23_Maxpool_read | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | Layer23_Maxpool_read | return value |
|src_0_V_V_dout            |  in |   18|   ap_fifo  |       src_0_V_V      |    pointer   |
|src_0_V_V_empty_n         |  in |    1|   ap_fifo  |       src_0_V_V      |    pointer   |
|src_0_V_V_read            | out |    1|   ap_fifo  |       src_0_V_V      |    pointer   |
|src_1_V_V_dout            |  in |   18|   ap_fifo  |       src_1_V_V      |    pointer   |
|src_1_V_V_empty_n         |  in |    1|   ap_fifo  |       src_1_V_V      |    pointer   |
|src_1_V_V_read            | out |    1|   ap_fifo  |       src_1_V_V      |    pointer   |
|src_2_V_V_dout            |  in |   18|   ap_fifo  |       src_2_V_V      |    pointer   |
|src_2_V_V_empty_n         |  in |    1|   ap_fifo  |       src_2_V_V      |    pointer   |
|src_2_V_V_read            | out |    1|   ap_fifo  |       src_2_V_V      |    pointer   |
|src_3_V_V_dout            |  in |   18|   ap_fifo  |       src_3_V_V      |    pointer   |
|src_3_V_V_empty_n         |  in |    1|   ap_fifo  |       src_3_V_V      |    pointer   |
|src_3_V_V_read            | out |    1|   ap_fifo  |       src_3_V_V      |    pointer   |
|src_4_V_V_dout            |  in |   18|   ap_fifo  |       src_4_V_V      |    pointer   |
|src_4_V_V_empty_n         |  in |    1|   ap_fifo  |       src_4_V_V      |    pointer   |
|src_4_V_V_read            | out |    1|   ap_fifo  |       src_4_V_V      |    pointer   |
|src_5_V_V_dout            |  in |   18|   ap_fifo  |       src_5_V_V      |    pointer   |
|src_5_V_V_empty_n         |  in |    1|   ap_fifo  |       src_5_V_V      |    pointer   |
|src_5_V_V_read            | out |    1|   ap_fifo  |       src_5_V_V      |    pointer   |
|src_6_V_V_dout            |  in |   18|   ap_fifo  |       src_6_V_V      |    pointer   |
|src_6_V_V_empty_n         |  in |    1|   ap_fifo  |       src_6_V_V      |    pointer   |
|src_6_V_V_read            | out |    1|   ap_fifo  |       src_6_V_V      |    pointer   |
|src_7_V_V_dout            |  in |   18|   ap_fifo  |       src_7_V_V      |    pointer   |
|src_7_V_V_empty_n         |  in |    1|   ap_fifo  |       src_7_V_V      |    pointer   |
|src_7_V_V_read            | out |    1|   ap_fifo  |       src_7_V_V      |    pointer   |
|src_8_V_V_dout            |  in |   18|   ap_fifo  |       src_8_V_V      |    pointer   |
|src_8_V_V_empty_n         |  in |    1|   ap_fifo  |       src_8_V_V      |    pointer   |
|src_8_V_V_read            | out |    1|   ap_fifo  |       src_8_V_V      |    pointer   |
|src_9_V_V_dout            |  in |   18|   ap_fifo  |       src_9_V_V      |    pointer   |
|src_9_V_V_empty_n         |  in |    1|   ap_fifo  |       src_9_V_V      |    pointer   |
|src_9_V_V_read            | out |    1|   ap_fifo  |       src_9_V_V      |    pointer   |
|saveValueLayer2_V_Addr_A  | out |   32|    bram    |   saveValueLayer2_V  |     array    |
|saveValueLayer2_V_EN_A    | out |    1|    bram    |   saveValueLayer2_V  |     array    |
|saveValueLayer2_V_WEN_A   | out |    4|    bram    |   saveValueLayer2_V  |     array    |
|saveValueLayer2_V_Din_A   | out |   32|    bram    |   saveValueLayer2_V  |     array    |
|saveValueLayer2_V_Dout_A  |  in |   32|    bram    |   saveValueLayer2_V  |     array    |
|dst_V_din                 | out |   18|   ap_fifo  |         dst_V        |    pointer   |
|dst_V_full_n              |  in |    1|   ap_fifo  |         dst_V        |    pointer   |
|dst_V_write               | out |    1|   ap_fifo  |         dst_V        |    pointer   |
+--------------------------+-----+-----+------------+----------------------+--------------+

