Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Mon Nov 23 15:44:53 2015
| Host         : rafa_arch running 64-bit unknown
| Command      : report_control_sets -verbose -file toplevel_control_sets_placed.rpt
| Design       : toplevel
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    59 |
| Minimum Number of register sites lost to control set restrictions |   154 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             173 |           62 |
| No           | No                    | Yes                    |              29 |            8 |
| No           | Yes                   | No                     |             156 |           53 |
| Yes          | No                    | No                     |             135 |           46 |
| Yes          | No                    | Yes                    |               8 |            2 |
| Yes          | Yes                   | No                     |             345 |          114 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|              Clock Signal             |                                                            Enable Signal                                                            |                                                        Set/Reset Signal                                                       | Slice Load Count | Bel Load Count |
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~u1/uc_GPIO_i/mdm_1/U0/Ext_JTAG_DRCK  | u1/uc_GPIO_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                 | u1/uc_GPIO_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                            |                1 |              1 |
|  u1/uc_GPIO_i/mdm_1/U0/Dbg_Update_0   |                                                                                                                                     | u1/uc_GPIO_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0                                                     |                1 |              1 |
| ~u1/uc_GPIO_i/mdm_1/U0/Dbg_Update_0   |                                                                                                                                     | u1/uc_GPIO_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0                                                                           |                1 |              1 |
|  u1/uc_GPIO_i/mdm_1/U0/Dbg_Update_0   | u1/uc_GPIO_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i0                                                                       |                                                                                                                               |                1 |              1 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                     | u1/uc_GPIO_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                     |                1 |              1 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                     | u1/uc_GPIO_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_34                                        |                1 |              1 |
|  u1/uc_GPIO_i/mdm_1/U0/Dbg_Update_0   |                                                                                                                                     |                                                                                                                               |                2 |              2 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                     | u1/uc_GPIO_i/mdm_1/U0/MDM_Core_I1/Use_Uart.clear_Ext_BRK_reg_0                                                                |                1 |              3 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 | u1/uc_GPIO_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].FDRE_I_0                                       | u1/uc_GPIO_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg_n_0                                                              |                1 |              4 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 | u1/uc_GPIO_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I_0                                       | u1/uc_GPIO_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg_n_0                                                              |                1 |              4 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 | u1/uc_GPIO_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                        | u1/uc_GPIO_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1_n_0 |                1 |              4 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                     | u1/uc_GPIO_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                        |                1 |              4 |
|  u1/uc_GPIO_i/mdm_1/U0/Ext_JTAG_DRCK  | u1/uc_GPIO_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter[3]_i_1_n_0                                                                            | u1/uc_GPIO_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                 |                1 |              4 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                     | u1/uc_GPIO_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/R_0                        |                2 |              4 |
|  u1/uc_GPIO_i/mdm_1/U0/Dbg_Update_0   | u1/uc_GPIO_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_1[3]_i_1_n_0                                                                        | u1/uc_GPIO_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                 |                1 |              4 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                     | u1/uc_GPIO_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                      |                1 |              4 |
| ~u1/uc_GPIO_i/mdm_1/U0/Dbg_Update_0   |                                                                                                                                     | u1/uc_GPIO_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                 |                1 |              4 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                     | u1/uc_GPIO_i/axi_gpio_SW/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                       |                1 |              4 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                     | u1/uc_GPIO_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                            |                3 |              5 |
|  u1/uc_GPIO_i/mdm_1/U0/Ext_JTAG_DRCK  | u1/uc_GPIO_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[15]_i_1_n_0                                                      |                                                                                                                               |                1 |              6 |
|  u1/uc_GPIO_i/mdm_1/U0/Ext_JTAG_DRCK  | u1/uc_GPIO_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]__0_i_1_n_0                                                                |                                                                                                                               |                2 |              6 |
|  u1/uc_GPIO_i/mdm_1/U0/Ext_JTAG_DRCK  | u1/uc_GPIO_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1                                                                           |                                                                                                                               |                1 |              6 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 | u1/uc_GPIO_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                   | u1/uc_GPIO_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                      |                2 |              6 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 | u1/uc_GPIO_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                 | u1/uc_GPIO_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/Using_FPGA.Native_1        |                2 |              7 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 | u1/uc_GPIO_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/CI                                                              |                                                                                                                               |                1 |              8 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 | u1/uc_GPIO_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/CI                                                              |                                                                                                                               |                1 |              8 |
|  u1/uc_GPIO_i/mdm_1/U0/Dbg_Update_0   | u1/uc_GPIO_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10                                                                         |                                                                                                                               |                1 |              8 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 | u1/uc_GPIO_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                 | u1/uc_GPIO_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                     |                2 |              8 |
|  u1/uc_GPIO_i/mdm_1/U0/Ext_JTAG_DRCK  | u1/uc_GPIO_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_i_1_n_0                                                        |                                                                                                                               |                2 |              8 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                     | u1/uc_GPIO_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                     |                3 |              8 |
| ~u1/uc_GPIO_i/mdm_1/U0/Dbg_Update_0   | u1/uc_GPIO_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                 |                                                                                                                               |                2 |              8 |
|  u1/uc_GPIO_i/mdm_1/U0/Ext_JTAG_DRCK  | u1/uc_GPIO_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1_n_0                                                             |                                                                                                                               |                2 |              8 |
|  u1/uc_GPIO_i/mdm_1/U0/Ext_JTAG_DRCK  | u1/uc_GPIO_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]                                                                               |                                                                                                                               |                1 |              8 |
|  u1/uc_GPIO_i/mdm_1/U0/Ext_JTAG_DRCK  | u1/uc_GPIO_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[9]_i_1_n_0                                                       |                                                                                                                               |                3 |             10 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                     | u1/uc_GPIO_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                               |                5 |             13 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                     | u1/uc_GPIO_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                              |                9 |             15 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 | u1/uc_GPIO_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/Size_17to32.imm_Reg_reg[15]_0[0] | u1/uc_GPIO_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                              |                9 |             16 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 | u1/uc_GPIO_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                           | u1/uc_GPIO_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                              |                5 |             16 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                     | u1/uc_GPIO_i/axi_gpio_SW/U0/gpio_core_1/Read_Reg_Rst                                                                          |                5 |             16 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                     | u1/uc_GPIO_i/axi_gpio_LED/U0/gpio_core_1/Read_Reg_Rst                                                                         |                5 |             16 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 | u1/uc_GPIO_i/axi_gpio_SW/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                        | u1/uc_GPIO_i/axi_gpio_SW/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                             |                4 |             16 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 | u1/uc_GPIO_i/axi_gpio_SW/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                 | u1/uc_GPIO_i/axi_gpio_SW/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                             |                9 |             16 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 | u1/uc_GPIO_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                      | u1/uc_GPIO_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                            |                3 |             16 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 | u1/uc_GPIO_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                       | u1/uc_GPIO_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                            |                3 |             16 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 | u1/uc_GPIO_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                | u1/uc_GPIO_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                            |                4 |             16 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 | u1/uc_GPIO_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                       |                                                                                                                               |                4 |             17 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 | u1/uc_GPIO_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                      |                                                                                                                               |                5 |             17 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 | u1/uc_GPIO_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                | u1/uc_GPIO_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                               |                5 |             23 |
|  u1/uc_GPIO_i/mdm_1/U0/Ext_JTAG_DRCK  |                                                                                                                                     | u1/uc_GPIO_i/mdm_1/U0/MDM_Core_I1/shift_n_reset                                                                               |                5 |             23 |
|  u1/uc_GPIO_i/mdm_1/U0/Ext_JTAG_DRCK  |                                                                                                                                     |                                                                                                                               |                8 |             24 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                     | u1/uc_GPIO_i/axi_gpio_SW/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                             |                9 |             31 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                     | u1/uc_GPIO_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                            |                6 |             31 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 | u1/uc_GPIO_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/pc_write_I                       | u1/uc_GPIO_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                              |               14 |             32 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 | u1/uc_GPIO_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                 |                                                                                                                               |               21 |             32 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 | u1/uc_GPIO_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWVALID_i1                    | u1/uc_GPIO_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                              |               19 |             55 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 | u1/uc_GPIO_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].MUXCY_XOR_I/lopt                 |                                                                                                                               |               15 |             64 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 | u1/uc_GPIO_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                 | u1/uc_GPIO_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                              |               29 |             89 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 | u1/uc_GPIO_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                                         |                                                                                                                               |               32 |            128 |
|  u1/uc_GPIO_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                     |                                                                                                                               |               55 |            155 |
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


