
FreeRTOSDemoProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ea78  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000010b8  0800ec08  0800ec08  0000fc08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fcc0  0800fcc0  00011118  2**0
                  CONTENTS
  4 .ARM          00000008  0800fcc0  0800fcc0  00010cc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fcc8  0800fcc8  00011118  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fcc8  0800fcc8  00010cc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800fccc  0800fccc  00010ccc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000118  20000000  0800fcd0  00011000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00011118  2**0
                  CONTENTS
 10 .bss          0001be6c  20000118  20000118  00011118  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2001bf84  2001bf84  00011118  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00011118  2**0
                  CONTENTS, READONLY
 13 .debug_info   00020bea  00000000  00000000  00011148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004c4d  00000000  00000000  00031d32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001bd8  00000000  00000000  00036980  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000158b  00000000  00000000  00038558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000273a9  00000000  00000000  00039ae3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00022e05  00000000  00000000  00060e8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e4d6e  00000000  00000000  00083c91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001689ff  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007c2c  00000000  00000000  00168a44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000ae  00000000  00000000  00170670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000118 	.word	0x20000118
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ebf0 	.word	0x0800ebf0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000011c 	.word	0x2000011c
 80001cc:	0800ebf0 	.word	0x0800ebf0

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	2001a868 	.word	0x2001a868

08000264 <strcmp>:
 8000264:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000268:	f811 3b01 	ldrb.w	r3, [r1], #1
 800026c:	2a01      	cmp	r2, #1
 800026e:	bf28      	it	cs
 8000270:	429a      	cmpcs	r2, r3
 8000272:	d0f7      	beq.n	8000264 <strcmp>
 8000274:	1ad0      	subs	r0, r2, r3
 8000276:	4770      	bx	lr

08000278 <strlen>:
 8000278:	4603      	mov	r3, r0
 800027a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800027e:	2a00      	cmp	r2, #0
 8000280:	d1fb      	bne.n	800027a <strlen+0x2>
 8000282:	1a18      	subs	r0, r3, r0
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
	...

08000290 <memchr>:
 8000290:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000294:	2a10      	cmp	r2, #16
 8000296:	db2b      	blt.n	80002f0 <memchr+0x60>
 8000298:	f010 0f07 	tst.w	r0, #7
 800029c:	d008      	beq.n	80002b0 <memchr+0x20>
 800029e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a2:	3a01      	subs	r2, #1
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d02d      	beq.n	8000304 <memchr+0x74>
 80002a8:	f010 0f07 	tst.w	r0, #7
 80002ac:	b342      	cbz	r2, 8000300 <memchr+0x70>
 80002ae:	d1f6      	bne.n	800029e <memchr+0xe>
 80002b0:	b4f0      	push	{r4, r5, r6, r7}
 80002b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ba:	f022 0407 	bic.w	r4, r2, #7
 80002be:	f07f 0700 	mvns.w	r7, #0
 80002c2:	2300      	movs	r3, #0
 80002c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002c8:	3c08      	subs	r4, #8
 80002ca:	ea85 0501 	eor.w	r5, r5, r1
 80002ce:	ea86 0601 	eor.w	r6, r6, r1
 80002d2:	fa85 f547 	uadd8	r5, r5, r7
 80002d6:	faa3 f587 	sel	r5, r3, r7
 80002da:	fa86 f647 	uadd8	r6, r6, r7
 80002de:	faa5 f687 	sel	r6, r5, r7
 80002e2:	b98e      	cbnz	r6, 8000308 <memchr+0x78>
 80002e4:	d1ee      	bne.n	80002c4 <memchr+0x34>
 80002e6:	bcf0      	pop	{r4, r5, r6, r7}
 80002e8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ec:	f002 0207 	and.w	r2, r2, #7
 80002f0:	b132      	cbz	r2, 8000300 <memchr+0x70>
 80002f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f6:	3a01      	subs	r2, #1
 80002f8:	ea83 0301 	eor.w	r3, r3, r1
 80002fc:	b113      	cbz	r3, 8000304 <memchr+0x74>
 80002fe:	d1f8      	bne.n	80002f2 <memchr+0x62>
 8000300:	2000      	movs	r0, #0
 8000302:	4770      	bx	lr
 8000304:	3801      	subs	r0, #1
 8000306:	4770      	bx	lr
 8000308:	2d00      	cmp	r5, #0
 800030a:	bf06      	itte	eq
 800030c:	4635      	moveq	r5, r6
 800030e:	3803      	subeq	r0, #3
 8000310:	3807      	subne	r0, #7
 8000312:	f015 0f01 	tst.w	r5, #1
 8000316:	d107      	bne.n	8000328 <memchr+0x98>
 8000318:	3001      	adds	r0, #1
 800031a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800031e:	bf02      	ittt	eq
 8000320:	3001      	addeq	r0, #1
 8000322:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000326:	3001      	addeq	r0, #1
 8000328:	bcf0      	pop	{r4, r5, r6, r7}
 800032a:	3801      	subs	r0, #1
 800032c:	4770      	bx	lr
 800032e:	bf00      	nop

08000330 <__aeabi_drsub>:
 8000330:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000334:	e002      	b.n	800033c <__adddf3>
 8000336:	bf00      	nop

08000338 <__aeabi_dsub>:
 8000338:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800033c <__adddf3>:
 800033c:	b530      	push	{r4, r5, lr}
 800033e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000342:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000346:	ea94 0f05 	teq	r4, r5
 800034a:	bf08      	it	eq
 800034c:	ea90 0f02 	teqeq	r0, r2
 8000350:	bf1f      	itttt	ne
 8000352:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000356:	ea55 0c02 	orrsne.w	ip, r5, r2
 800035a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800035e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000362:	f000 80e2 	beq.w	800052a <__adddf3+0x1ee>
 8000366:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800036a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800036e:	bfb8      	it	lt
 8000370:	426d      	neglt	r5, r5
 8000372:	dd0c      	ble.n	800038e <__adddf3+0x52>
 8000374:	442c      	add	r4, r5
 8000376:	ea80 0202 	eor.w	r2, r0, r2
 800037a:	ea81 0303 	eor.w	r3, r1, r3
 800037e:	ea82 0000 	eor.w	r0, r2, r0
 8000382:	ea83 0101 	eor.w	r1, r3, r1
 8000386:	ea80 0202 	eor.w	r2, r0, r2
 800038a:	ea81 0303 	eor.w	r3, r1, r3
 800038e:	2d36      	cmp	r5, #54	@ 0x36
 8000390:	bf88      	it	hi
 8000392:	bd30      	pophi	{r4, r5, pc}
 8000394:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000398:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800039c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80003a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003a4:	d002      	beq.n	80003ac <__adddf3+0x70>
 80003a6:	4240      	negs	r0, r0
 80003a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80003b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003b8:	d002      	beq.n	80003c0 <__adddf3+0x84>
 80003ba:	4252      	negs	r2, r2
 80003bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003c0:	ea94 0f05 	teq	r4, r5
 80003c4:	f000 80a7 	beq.w	8000516 <__adddf3+0x1da>
 80003c8:	f1a4 0401 	sub.w	r4, r4, #1
 80003cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80003d0:	db0d      	blt.n	80003ee <__adddf3+0xb2>
 80003d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003d6:	fa22 f205 	lsr.w	r2, r2, r5
 80003da:	1880      	adds	r0, r0, r2
 80003dc:	f141 0100 	adc.w	r1, r1, #0
 80003e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003e4:	1880      	adds	r0, r0, r2
 80003e6:	fa43 f305 	asr.w	r3, r3, r5
 80003ea:	4159      	adcs	r1, r3
 80003ec:	e00e      	b.n	800040c <__adddf3+0xd0>
 80003ee:	f1a5 0520 	sub.w	r5, r5, #32
 80003f2:	f10e 0e20 	add.w	lr, lr, #32
 80003f6:	2a01      	cmp	r2, #1
 80003f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003fc:	bf28      	it	cs
 80003fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000402:	fa43 f305 	asr.w	r3, r3, r5
 8000406:	18c0      	adds	r0, r0, r3
 8000408:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800040c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000410:	d507      	bpl.n	8000422 <__adddf3+0xe6>
 8000412:	f04f 0e00 	mov.w	lr, #0
 8000416:	f1dc 0c00 	rsbs	ip, ip, #0
 800041a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800041e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000422:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000426:	d31b      	bcc.n	8000460 <__adddf3+0x124>
 8000428:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800042c:	d30c      	bcc.n	8000448 <__adddf3+0x10c>
 800042e:	0849      	lsrs	r1, r1, #1
 8000430:	ea5f 0030 	movs.w	r0, r0, rrx
 8000434:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000438:	f104 0401 	add.w	r4, r4, #1
 800043c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000440:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000444:	f080 809a 	bcs.w	800057c <__adddf3+0x240>
 8000448:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800044c:	bf08      	it	eq
 800044e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000452:	f150 0000 	adcs.w	r0, r0, #0
 8000456:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800045a:	ea41 0105 	orr.w	r1, r1, r5
 800045e:	bd30      	pop	{r4, r5, pc}
 8000460:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000464:	4140      	adcs	r0, r0
 8000466:	eb41 0101 	adc.w	r1, r1, r1
 800046a:	3c01      	subs	r4, #1
 800046c:	bf28      	it	cs
 800046e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000472:	d2e9      	bcs.n	8000448 <__adddf3+0x10c>
 8000474:	f091 0f00 	teq	r1, #0
 8000478:	bf04      	itt	eq
 800047a:	4601      	moveq	r1, r0
 800047c:	2000      	moveq	r0, #0
 800047e:	fab1 f381 	clz	r3, r1
 8000482:	bf08      	it	eq
 8000484:	3320      	addeq	r3, #32
 8000486:	f1a3 030b 	sub.w	r3, r3, #11
 800048a:	f1b3 0220 	subs.w	r2, r3, #32
 800048e:	da0c      	bge.n	80004aa <__adddf3+0x16e>
 8000490:	320c      	adds	r2, #12
 8000492:	dd08      	ble.n	80004a6 <__adddf3+0x16a>
 8000494:	f102 0c14 	add.w	ip, r2, #20
 8000498:	f1c2 020c 	rsb	r2, r2, #12
 800049c:	fa01 f00c 	lsl.w	r0, r1, ip
 80004a0:	fa21 f102 	lsr.w	r1, r1, r2
 80004a4:	e00c      	b.n	80004c0 <__adddf3+0x184>
 80004a6:	f102 0214 	add.w	r2, r2, #20
 80004aa:	bfd8      	it	le
 80004ac:	f1c2 0c20 	rsble	ip, r2, #32
 80004b0:	fa01 f102 	lsl.w	r1, r1, r2
 80004b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004b8:	bfdc      	itt	le
 80004ba:	ea41 010c 	orrle.w	r1, r1, ip
 80004be:	4090      	lslle	r0, r2
 80004c0:	1ae4      	subs	r4, r4, r3
 80004c2:	bfa2      	ittt	ge
 80004c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004c8:	4329      	orrge	r1, r5
 80004ca:	bd30      	popge	{r4, r5, pc}
 80004cc:	ea6f 0404 	mvn.w	r4, r4
 80004d0:	3c1f      	subs	r4, #31
 80004d2:	da1c      	bge.n	800050e <__adddf3+0x1d2>
 80004d4:	340c      	adds	r4, #12
 80004d6:	dc0e      	bgt.n	80004f6 <__adddf3+0x1ba>
 80004d8:	f104 0414 	add.w	r4, r4, #20
 80004dc:	f1c4 0220 	rsb	r2, r4, #32
 80004e0:	fa20 f004 	lsr.w	r0, r0, r4
 80004e4:	fa01 f302 	lsl.w	r3, r1, r2
 80004e8:	ea40 0003 	orr.w	r0, r0, r3
 80004ec:	fa21 f304 	lsr.w	r3, r1, r4
 80004f0:	ea45 0103 	orr.w	r1, r5, r3
 80004f4:	bd30      	pop	{r4, r5, pc}
 80004f6:	f1c4 040c 	rsb	r4, r4, #12
 80004fa:	f1c4 0220 	rsb	r2, r4, #32
 80004fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000502:	fa01 f304 	lsl.w	r3, r1, r4
 8000506:	ea40 0003 	orr.w	r0, r0, r3
 800050a:	4629      	mov	r1, r5
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	fa21 f004 	lsr.w	r0, r1, r4
 8000512:	4629      	mov	r1, r5
 8000514:	bd30      	pop	{r4, r5, pc}
 8000516:	f094 0f00 	teq	r4, #0
 800051a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800051e:	bf06      	itte	eq
 8000520:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000524:	3401      	addeq	r4, #1
 8000526:	3d01      	subne	r5, #1
 8000528:	e74e      	b.n	80003c8 <__adddf3+0x8c>
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf18      	it	ne
 8000530:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000534:	d029      	beq.n	800058a <__adddf3+0x24e>
 8000536:	ea94 0f05 	teq	r4, r5
 800053a:	bf08      	it	eq
 800053c:	ea90 0f02 	teqeq	r0, r2
 8000540:	d005      	beq.n	800054e <__adddf3+0x212>
 8000542:	ea54 0c00 	orrs.w	ip, r4, r0
 8000546:	bf04      	itt	eq
 8000548:	4619      	moveq	r1, r3
 800054a:	4610      	moveq	r0, r2
 800054c:	bd30      	pop	{r4, r5, pc}
 800054e:	ea91 0f03 	teq	r1, r3
 8000552:	bf1e      	ittt	ne
 8000554:	2100      	movne	r1, #0
 8000556:	2000      	movne	r0, #0
 8000558:	bd30      	popne	{r4, r5, pc}
 800055a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800055e:	d105      	bne.n	800056c <__adddf3+0x230>
 8000560:	0040      	lsls	r0, r0, #1
 8000562:	4149      	adcs	r1, r1
 8000564:	bf28      	it	cs
 8000566:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800056a:	bd30      	pop	{r4, r5, pc}
 800056c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000570:	bf3c      	itt	cc
 8000572:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000576:	bd30      	popcc	{r4, r5, pc}
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800057c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000580:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000584:	f04f 0000 	mov.w	r0, #0
 8000588:	bd30      	pop	{r4, r5, pc}
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf1a      	itte	ne
 8000590:	4619      	movne	r1, r3
 8000592:	4610      	movne	r0, r2
 8000594:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000598:	bf1c      	itt	ne
 800059a:	460b      	movne	r3, r1
 800059c:	4602      	movne	r2, r0
 800059e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005a2:	bf06      	itte	eq
 80005a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005a8:	ea91 0f03 	teqeq	r1, r3
 80005ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80005b0:	bd30      	pop	{r4, r5, pc}
 80005b2:	bf00      	nop

080005b4 <__aeabi_ui2d>:
 80005b4:	f090 0f00 	teq	r0, #0
 80005b8:	bf04      	itt	eq
 80005ba:	2100      	moveq	r1, #0
 80005bc:	4770      	bxeq	lr
 80005be:	b530      	push	{r4, r5, lr}
 80005c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005c8:	f04f 0500 	mov.w	r5, #0
 80005cc:	f04f 0100 	mov.w	r1, #0
 80005d0:	e750      	b.n	8000474 <__adddf3+0x138>
 80005d2:	bf00      	nop

080005d4 <__aeabi_i2d>:
 80005d4:	f090 0f00 	teq	r0, #0
 80005d8:	bf04      	itt	eq
 80005da:	2100      	moveq	r1, #0
 80005dc:	4770      	bxeq	lr
 80005de:	b530      	push	{r4, r5, lr}
 80005e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ec:	bf48      	it	mi
 80005ee:	4240      	negmi	r0, r0
 80005f0:	f04f 0100 	mov.w	r1, #0
 80005f4:	e73e      	b.n	8000474 <__adddf3+0x138>
 80005f6:	bf00      	nop

080005f8 <__aeabi_f2d>:
 80005f8:	0042      	lsls	r2, r0, #1
 80005fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000602:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000606:	bf1f      	itttt	ne
 8000608:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800060c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000610:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000614:	4770      	bxne	lr
 8000616:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800061a:	bf08      	it	eq
 800061c:	4770      	bxeq	lr
 800061e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000622:	bf04      	itt	eq
 8000624:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000628:	4770      	bxeq	lr
 800062a:	b530      	push	{r4, r5, lr}
 800062c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000630:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000634:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000638:	e71c      	b.n	8000474 <__adddf3+0x138>
 800063a:	bf00      	nop

0800063c <__aeabi_ul2d>:
 800063c:	ea50 0201 	orrs.w	r2, r0, r1
 8000640:	bf08      	it	eq
 8000642:	4770      	bxeq	lr
 8000644:	b530      	push	{r4, r5, lr}
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	e00a      	b.n	8000662 <__aeabi_l2d+0x16>

0800064c <__aeabi_l2d>:
 800064c:	ea50 0201 	orrs.w	r2, r0, r1
 8000650:	bf08      	it	eq
 8000652:	4770      	bxeq	lr
 8000654:	b530      	push	{r4, r5, lr}
 8000656:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800065a:	d502      	bpl.n	8000662 <__aeabi_l2d+0x16>
 800065c:	4240      	negs	r0, r0
 800065e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000662:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000666:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800066a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800066e:	f43f aed8 	beq.w	8000422 <__adddf3+0xe6>
 8000672:	f04f 0203 	mov.w	r2, #3
 8000676:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800067a:	bf18      	it	ne
 800067c:	3203      	addne	r2, #3
 800067e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000682:	bf18      	it	ne
 8000684:	3203      	addne	r2, #3
 8000686:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800068a:	f1c2 0320 	rsb	r3, r2, #32
 800068e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000692:	fa20 f002 	lsr.w	r0, r0, r2
 8000696:	fa01 fe03 	lsl.w	lr, r1, r3
 800069a:	ea40 000e 	orr.w	r0, r0, lr
 800069e:	fa21 f102 	lsr.w	r1, r1, r2
 80006a2:	4414      	add	r4, r2
 80006a4:	e6bd      	b.n	8000422 <__adddf3+0xe6>
 80006a6:	bf00      	nop

080006a8 <__aeabi_dmul>:
 80006a8:	b570      	push	{r4, r5, r6, lr}
 80006aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80006ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80006b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006b6:	bf1d      	ittte	ne
 80006b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006bc:	ea94 0f0c 	teqne	r4, ip
 80006c0:	ea95 0f0c 	teqne	r5, ip
 80006c4:	f000 f8de 	bleq	8000884 <__aeabi_dmul+0x1dc>
 80006c8:	442c      	add	r4, r5
 80006ca:	ea81 0603 	eor.w	r6, r1, r3
 80006ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80006d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80006d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80006da:	bf18      	it	ne
 80006dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006e8:	d038      	beq.n	800075c <__aeabi_dmul+0xb4>
 80006ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ee:	f04f 0500 	mov.w	r5, #0
 80006f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006fe:	f04f 0600 	mov.w	r6, #0
 8000702:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000706:	f09c 0f00 	teq	ip, #0
 800070a:	bf18      	it	ne
 800070c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000710:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000714:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000718:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800071c:	d204      	bcs.n	8000728 <__aeabi_dmul+0x80>
 800071e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000722:	416d      	adcs	r5, r5
 8000724:	eb46 0606 	adc.w	r6, r6, r6
 8000728:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800072c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000730:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000734:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000738:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800073c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000740:	bf88      	it	hi
 8000742:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000746:	d81e      	bhi.n	8000786 <__aeabi_dmul+0xde>
 8000748:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800074c:	bf08      	it	eq
 800074e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000752:	f150 0000 	adcs.w	r0, r0, #0
 8000756:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000760:	ea46 0101 	orr.w	r1, r6, r1
 8000764:	ea40 0002 	orr.w	r0, r0, r2
 8000768:	ea81 0103 	eor.w	r1, r1, r3
 800076c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000770:	bfc2      	ittt	gt
 8000772:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000776:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800077a:	bd70      	popgt	{r4, r5, r6, pc}
 800077c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000780:	f04f 0e00 	mov.w	lr, #0
 8000784:	3c01      	subs	r4, #1
 8000786:	f300 80ab 	bgt.w	80008e0 <__aeabi_dmul+0x238>
 800078a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800078e:	bfde      	ittt	le
 8000790:	2000      	movle	r0, #0
 8000792:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000796:	bd70      	pople	{r4, r5, r6, pc}
 8000798:	f1c4 0400 	rsb	r4, r4, #0
 800079c:	3c20      	subs	r4, #32
 800079e:	da35      	bge.n	800080c <__aeabi_dmul+0x164>
 80007a0:	340c      	adds	r4, #12
 80007a2:	dc1b      	bgt.n	80007dc <__aeabi_dmul+0x134>
 80007a4:	f104 0414 	add.w	r4, r4, #20
 80007a8:	f1c4 0520 	rsb	r5, r4, #32
 80007ac:	fa00 f305 	lsl.w	r3, r0, r5
 80007b0:	fa20 f004 	lsr.w	r0, r0, r4
 80007b4:	fa01 f205 	lsl.w	r2, r1, r5
 80007b8:	ea40 0002 	orr.w	r0, r0, r2
 80007bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80007c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007c8:	fa21 f604 	lsr.w	r6, r1, r4
 80007cc:	eb42 0106 	adc.w	r1, r2, r6
 80007d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007d4:	bf08      	it	eq
 80007d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007da:	bd70      	pop	{r4, r5, r6, pc}
 80007dc:	f1c4 040c 	rsb	r4, r4, #12
 80007e0:	f1c4 0520 	rsb	r5, r4, #32
 80007e4:	fa00 f304 	lsl.w	r3, r0, r4
 80007e8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ec:	fa01 f204 	lsl.w	r2, r1, r4
 80007f0:	ea40 0002 	orr.w	r0, r0, r2
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007fc:	f141 0100 	adc.w	r1, r1, #0
 8000800:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000804:	bf08      	it	eq
 8000806:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800080a:	bd70      	pop	{r4, r5, r6, pc}
 800080c:	f1c4 0520 	rsb	r5, r4, #32
 8000810:	fa00 f205 	lsl.w	r2, r0, r5
 8000814:	ea4e 0e02 	orr.w	lr, lr, r2
 8000818:	fa20 f304 	lsr.w	r3, r0, r4
 800081c:	fa01 f205 	lsl.w	r2, r1, r5
 8000820:	ea43 0302 	orr.w	r3, r3, r2
 8000824:	fa21 f004 	lsr.w	r0, r1, r4
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800082c:	fa21 f204 	lsr.w	r2, r1, r4
 8000830:	ea20 0002 	bic.w	r0, r0, r2
 8000834:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000838:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800083c:	bf08      	it	eq
 800083e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000842:	bd70      	pop	{r4, r5, r6, pc}
 8000844:	f094 0f00 	teq	r4, #0
 8000848:	d10f      	bne.n	800086a <__aeabi_dmul+0x1c2>
 800084a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800084e:	0040      	lsls	r0, r0, #1
 8000850:	eb41 0101 	adc.w	r1, r1, r1
 8000854:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000858:	bf08      	it	eq
 800085a:	3c01      	subeq	r4, #1
 800085c:	d0f7      	beq.n	800084e <__aeabi_dmul+0x1a6>
 800085e:	ea41 0106 	orr.w	r1, r1, r6
 8000862:	f095 0f00 	teq	r5, #0
 8000866:	bf18      	it	ne
 8000868:	4770      	bxne	lr
 800086a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800086e:	0052      	lsls	r2, r2, #1
 8000870:	eb43 0303 	adc.w	r3, r3, r3
 8000874:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000878:	bf08      	it	eq
 800087a:	3d01      	subeq	r5, #1
 800087c:	d0f7      	beq.n	800086e <__aeabi_dmul+0x1c6>
 800087e:	ea43 0306 	orr.w	r3, r3, r6
 8000882:	4770      	bx	lr
 8000884:	ea94 0f0c 	teq	r4, ip
 8000888:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088c:	bf18      	it	ne
 800088e:	ea95 0f0c 	teqne	r5, ip
 8000892:	d00c      	beq.n	80008ae <__aeabi_dmul+0x206>
 8000894:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000898:	bf18      	it	ne
 800089a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800089e:	d1d1      	bne.n	8000844 <__aeabi_dmul+0x19c>
 80008a0:	ea81 0103 	eor.w	r1, r1, r3
 80008a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008a8:	f04f 0000 	mov.w	r0, #0
 80008ac:	bd70      	pop	{r4, r5, r6, pc}
 80008ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008b2:	bf06      	itte	eq
 80008b4:	4610      	moveq	r0, r2
 80008b6:	4619      	moveq	r1, r3
 80008b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008bc:	d019      	beq.n	80008f2 <__aeabi_dmul+0x24a>
 80008be:	ea94 0f0c 	teq	r4, ip
 80008c2:	d102      	bne.n	80008ca <__aeabi_dmul+0x222>
 80008c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008c8:	d113      	bne.n	80008f2 <__aeabi_dmul+0x24a>
 80008ca:	ea95 0f0c 	teq	r5, ip
 80008ce:	d105      	bne.n	80008dc <__aeabi_dmul+0x234>
 80008d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80008d4:	bf1c      	itt	ne
 80008d6:	4610      	movne	r0, r2
 80008d8:	4619      	movne	r1, r3
 80008da:	d10a      	bne.n	80008f2 <__aeabi_dmul+0x24a>
 80008dc:	ea81 0103 	eor.w	r1, r1, r3
 80008e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008ec:	f04f 0000 	mov.w	r0, #0
 80008f0:	bd70      	pop	{r4, r5, r6, pc}
 80008f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008fa:	bd70      	pop	{r4, r5, r6, pc}

080008fc <__aeabi_ddiv>:
 80008fc:	b570      	push	{r4, r5, r6, lr}
 80008fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000902:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000906:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800090a:	bf1d      	ittte	ne
 800090c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000910:	ea94 0f0c 	teqne	r4, ip
 8000914:	ea95 0f0c 	teqne	r5, ip
 8000918:	f000 f8a7 	bleq	8000a6a <__aeabi_ddiv+0x16e>
 800091c:	eba4 0405 	sub.w	r4, r4, r5
 8000920:	ea81 0e03 	eor.w	lr, r1, r3
 8000924:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000928:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800092c:	f000 8088 	beq.w	8000a40 <__aeabi_ddiv+0x144>
 8000930:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000934:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000938:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800093c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000940:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000944:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000948:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800094c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000950:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000954:	429d      	cmp	r5, r3
 8000956:	bf08      	it	eq
 8000958:	4296      	cmpeq	r6, r2
 800095a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800095e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000962:	d202      	bcs.n	800096a <__aeabi_ddiv+0x6e>
 8000964:	085b      	lsrs	r3, r3, #1
 8000966:	ea4f 0232 	mov.w	r2, r2, rrx
 800096a:	1ab6      	subs	r6, r6, r2
 800096c:	eb65 0503 	sbc.w	r5, r5, r3
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800097a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800097e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000982:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000986:	bf22      	ittt	cs
 8000988:	1ab6      	subcs	r6, r6, r2
 800098a:	4675      	movcs	r5, lr
 800098c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000990:	085b      	lsrs	r3, r3, #1
 8000992:	ea4f 0232 	mov.w	r2, r2, rrx
 8000996:	ebb6 0e02 	subs.w	lr, r6, r2
 800099a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800099e:	bf22      	ittt	cs
 80009a0:	1ab6      	subcs	r6, r6, r2
 80009a2:	4675      	movcs	r5, lr
 80009a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009a8:	085b      	lsrs	r3, r3, #1
 80009aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80009b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009b6:	bf22      	ittt	cs
 80009b8:	1ab6      	subcs	r6, r6, r2
 80009ba:	4675      	movcs	r5, lr
 80009bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009c0:	085b      	lsrs	r3, r3, #1
 80009c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ce:	bf22      	ittt	cs
 80009d0:	1ab6      	subcs	r6, r6, r2
 80009d2:	4675      	movcs	r5, lr
 80009d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80009d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80009dc:	d018      	beq.n	8000a10 <__aeabi_ddiv+0x114>
 80009de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009fa:	d1c0      	bne.n	800097e <__aeabi_ddiv+0x82>
 80009fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a00:	d10b      	bne.n	8000a1a <__aeabi_ddiv+0x11e>
 8000a02:	ea41 0100 	orr.w	r1, r1, r0
 8000a06:	f04f 0000 	mov.w	r0, #0
 8000a0a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000a0e:	e7b6      	b.n	800097e <__aeabi_ddiv+0x82>
 8000a10:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a14:	bf04      	itt	eq
 8000a16:	4301      	orreq	r1, r0
 8000a18:	2000      	moveq	r0, #0
 8000a1a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000a1e:	bf88      	it	hi
 8000a20:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000a24:	f63f aeaf 	bhi.w	8000786 <__aeabi_dmul+0xde>
 8000a28:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a2c:	bf04      	itt	eq
 8000a2e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a32:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a36:	f150 0000 	adcs.w	r0, r0, #0
 8000a3a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a3e:	bd70      	pop	{r4, r5, r6, pc}
 8000a40:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a44:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a48:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a4c:	bfc2      	ittt	gt
 8000a4e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a52:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a56:	bd70      	popgt	{r4, r5, r6, pc}
 8000a58:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a5c:	f04f 0e00 	mov.w	lr, #0
 8000a60:	3c01      	subs	r4, #1
 8000a62:	e690      	b.n	8000786 <__aeabi_dmul+0xde>
 8000a64:	ea45 0e06 	orr.w	lr, r5, r6
 8000a68:	e68d      	b.n	8000786 <__aeabi_dmul+0xde>
 8000a6a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a6e:	ea94 0f0c 	teq	r4, ip
 8000a72:	bf08      	it	eq
 8000a74:	ea95 0f0c 	teqeq	r5, ip
 8000a78:	f43f af3b 	beq.w	80008f2 <__aeabi_dmul+0x24a>
 8000a7c:	ea94 0f0c 	teq	r4, ip
 8000a80:	d10a      	bne.n	8000a98 <__aeabi_ddiv+0x19c>
 8000a82:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a86:	f47f af34 	bne.w	80008f2 <__aeabi_dmul+0x24a>
 8000a8a:	ea95 0f0c 	teq	r5, ip
 8000a8e:	f47f af25 	bne.w	80008dc <__aeabi_dmul+0x234>
 8000a92:	4610      	mov	r0, r2
 8000a94:	4619      	mov	r1, r3
 8000a96:	e72c      	b.n	80008f2 <__aeabi_dmul+0x24a>
 8000a98:	ea95 0f0c 	teq	r5, ip
 8000a9c:	d106      	bne.n	8000aac <__aeabi_ddiv+0x1b0>
 8000a9e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000aa2:	f43f aefd 	beq.w	80008a0 <__aeabi_dmul+0x1f8>
 8000aa6:	4610      	mov	r0, r2
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	e722      	b.n	80008f2 <__aeabi_dmul+0x24a>
 8000aac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000ab6:	f47f aec5 	bne.w	8000844 <__aeabi_dmul+0x19c>
 8000aba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000abe:	f47f af0d 	bne.w	80008dc <__aeabi_dmul+0x234>
 8000ac2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000ac6:	f47f aeeb 	bne.w	80008a0 <__aeabi_dmul+0x1f8>
 8000aca:	e712      	b.n	80008f2 <__aeabi_dmul+0x24a>

08000acc <__gedf2>:
 8000acc:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000ad0:	e006      	b.n	8000ae0 <__cmpdf2+0x4>
 8000ad2:	bf00      	nop

08000ad4 <__ledf2>:
 8000ad4:	f04f 0c01 	mov.w	ip, #1
 8000ad8:	e002      	b.n	8000ae0 <__cmpdf2+0x4>
 8000ada:	bf00      	nop

08000adc <__cmpdf2>:
 8000adc:	f04f 0c01 	mov.w	ip, #1
 8000ae0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	bf18      	it	ne
 8000af2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000af6:	d01b      	beq.n	8000b30 <__cmpdf2+0x54>
 8000af8:	b001      	add	sp, #4
 8000afa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000afe:	bf0c      	ite	eq
 8000b00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b04:	ea91 0f03 	teqne	r1, r3
 8000b08:	bf02      	ittt	eq
 8000b0a:	ea90 0f02 	teqeq	r0, r2
 8000b0e:	2000      	moveq	r0, #0
 8000b10:	4770      	bxeq	lr
 8000b12:	f110 0f00 	cmn.w	r0, #0
 8000b16:	ea91 0f03 	teq	r1, r3
 8000b1a:	bf58      	it	pl
 8000b1c:	4299      	cmppl	r1, r3
 8000b1e:	bf08      	it	eq
 8000b20:	4290      	cmpeq	r0, r2
 8000b22:	bf2c      	ite	cs
 8000b24:	17d8      	asrcs	r0, r3, #31
 8000b26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b2a:	f040 0001 	orr.w	r0, r0, #1
 8000b2e:	4770      	bx	lr
 8000b30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b38:	d102      	bne.n	8000b40 <__cmpdf2+0x64>
 8000b3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3e:	d107      	bne.n	8000b50 <__cmpdf2+0x74>
 8000b40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b48:	d1d6      	bne.n	8000af8 <__cmpdf2+0x1c>
 8000b4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4e:	d0d3      	beq.n	8000af8 <__cmpdf2+0x1c>
 8000b50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_cdrcmple>:
 8000b58:	4684      	mov	ip, r0
 8000b5a:	4610      	mov	r0, r2
 8000b5c:	4662      	mov	r2, ip
 8000b5e:	468c      	mov	ip, r1
 8000b60:	4619      	mov	r1, r3
 8000b62:	4663      	mov	r3, ip
 8000b64:	e000      	b.n	8000b68 <__aeabi_cdcmpeq>
 8000b66:	bf00      	nop

08000b68 <__aeabi_cdcmpeq>:
 8000b68:	b501      	push	{r0, lr}
 8000b6a:	f7ff ffb7 	bl	8000adc <__cmpdf2>
 8000b6e:	2800      	cmp	r0, #0
 8000b70:	bf48      	it	mi
 8000b72:	f110 0f00 	cmnmi.w	r0, #0
 8000b76:	bd01      	pop	{r0, pc}

08000b78 <__aeabi_dcmpeq>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff fff4 	bl	8000b68 <__aeabi_cdcmpeq>
 8000b80:	bf0c      	ite	eq
 8000b82:	2001      	moveq	r0, #1
 8000b84:	2000      	movne	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmplt>:
 8000b8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b90:	f7ff ffea 	bl	8000b68 <__aeabi_cdcmpeq>
 8000b94:	bf34      	ite	cc
 8000b96:	2001      	movcc	r0, #1
 8000b98:	2000      	movcs	r0, #0
 8000b9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_dcmple>:
 8000ba0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ba4:	f7ff ffe0 	bl	8000b68 <__aeabi_cdcmpeq>
 8000ba8:	bf94      	ite	ls
 8000baa:	2001      	movls	r0, #1
 8000bac:	2000      	movhi	r0, #0
 8000bae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bb2:	bf00      	nop

08000bb4 <__aeabi_dcmpge>:
 8000bb4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bb8:	f7ff ffce 	bl	8000b58 <__aeabi_cdrcmple>
 8000bbc:	bf94      	ite	ls
 8000bbe:	2001      	movls	r0, #1
 8000bc0:	2000      	movhi	r0, #0
 8000bc2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_dcmpgt>:
 8000bc8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bcc:	f7ff ffc4 	bl	8000b58 <__aeabi_cdrcmple>
 8000bd0:	bf34      	ite	cc
 8000bd2:	2001      	movcc	r0, #1
 8000bd4:	2000      	movcs	r0, #0
 8000bd6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bda:	bf00      	nop

08000bdc <__aeabi_dcmpun>:
 8000bdc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000be0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000be4:	d102      	bne.n	8000bec <__aeabi_dcmpun+0x10>
 8000be6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000bea:	d10a      	bne.n	8000c02 <__aeabi_dcmpun+0x26>
 8000bec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bf0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bf4:	d102      	bne.n	8000bfc <__aeabi_dcmpun+0x20>
 8000bf6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_dcmpun+0x26>
 8000bfc:	f04f 0000 	mov.w	r0, #0
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0001 	mov.w	r0, #1
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2iz>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c10:	d215      	bcs.n	8000c3e <__aeabi_d2iz+0x36>
 8000c12:	d511      	bpl.n	8000c38 <__aeabi_d2iz+0x30>
 8000c14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c1c:	d912      	bls.n	8000c44 <__aeabi_d2iz+0x3c>
 8000c1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c32:	bf18      	it	ne
 8000c34:	4240      	negne	r0, r0
 8000c36:	4770      	bx	lr
 8000c38:	f04f 0000 	mov.w	r0, #0
 8000c3c:	4770      	bx	lr
 8000c3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c42:	d105      	bne.n	8000c50 <__aeabi_d2iz+0x48>
 8000c44:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	bf08      	it	eq
 8000c4a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c4e:	4770      	bx	lr
 8000c50:	f04f 0000 	mov.w	r0, #0
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_d2f>:
 8000c58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c60:	bf24      	itt	cs
 8000c62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c6a:	d90d      	bls.n	8000c88 <__aeabi_d2f+0x30>
 8000c6c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c78:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c80:	bf08      	it	eq
 8000c82:	f020 0001 	biceq.w	r0, r0, #1
 8000c86:	4770      	bx	lr
 8000c88:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c8c:	d121      	bne.n	8000cd2 <__aeabi_d2f+0x7a>
 8000c8e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c92:	bfbc      	itt	lt
 8000c94:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c98:	4770      	bxlt	lr
 8000c9a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ca2:	f1c2 0218 	rsb	r2, r2, #24
 8000ca6:	f1c2 0c20 	rsb	ip, r2, #32
 8000caa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cae:	fa20 f002 	lsr.w	r0, r0, r2
 8000cb2:	bf18      	it	ne
 8000cb4:	f040 0001 	orrne.w	r0, r0, #1
 8000cb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cc4:	ea40 000c 	orr.w	r0, r0, ip
 8000cc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000ccc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cd0:	e7cc      	b.n	8000c6c <__aeabi_d2f+0x14>
 8000cd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cd6:	d107      	bne.n	8000ce8 <__aeabi_d2f+0x90>
 8000cd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cdc:	bf1e      	ittt	ne
 8000cde:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ce2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ce6:	4770      	bxne	lr
 8000ce8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cec:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cf0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_uldivmod>:
 8000cf8:	b953      	cbnz	r3, 8000d10 <__aeabi_uldivmod+0x18>
 8000cfa:	b94a      	cbnz	r2, 8000d10 <__aeabi_uldivmod+0x18>
 8000cfc:	2900      	cmp	r1, #0
 8000cfe:	bf08      	it	eq
 8000d00:	2800      	cmpeq	r0, #0
 8000d02:	bf1c      	itt	ne
 8000d04:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000d08:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000d0c:	f000 b96a 	b.w	8000fe4 <__aeabi_idiv0>
 8000d10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d18:	f000 f806 	bl	8000d28 <__udivmoddi4>
 8000d1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d24:	b004      	add	sp, #16
 8000d26:	4770      	bx	lr

08000d28 <__udivmoddi4>:
 8000d28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d2c:	9d08      	ldr	r5, [sp, #32]
 8000d2e:	460c      	mov	r4, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14e      	bne.n	8000dd2 <__udivmoddi4+0xaa>
 8000d34:	4694      	mov	ip, r2
 8000d36:	458c      	cmp	ip, r1
 8000d38:	4686      	mov	lr, r0
 8000d3a:	fab2 f282 	clz	r2, r2
 8000d3e:	d962      	bls.n	8000e06 <__udivmoddi4+0xde>
 8000d40:	b14a      	cbz	r2, 8000d56 <__udivmoddi4+0x2e>
 8000d42:	f1c2 0320 	rsb	r3, r2, #32
 8000d46:	4091      	lsls	r1, r2
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d50:	4319      	orrs	r1, r3
 8000d52:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d5a:	fa1f f68c 	uxth.w	r6, ip
 8000d5e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d62:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d66:	fb07 1114 	mls	r1, r7, r4, r1
 8000d6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d6e:	fb04 f106 	mul.w	r1, r4, r6
 8000d72:	4299      	cmp	r1, r3
 8000d74:	d90a      	bls.n	8000d8c <__udivmoddi4+0x64>
 8000d76:	eb1c 0303 	adds.w	r3, ip, r3
 8000d7a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000d7e:	f080 8112 	bcs.w	8000fa6 <__udivmoddi4+0x27e>
 8000d82:	4299      	cmp	r1, r3
 8000d84:	f240 810f 	bls.w	8000fa6 <__udivmoddi4+0x27e>
 8000d88:	3c02      	subs	r4, #2
 8000d8a:	4463      	add	r3, ip
 8000d8c:	1a59      	subs	r1, r3, r1
 8000d8e:	fa1f f38e 	uxth.w	r3, lr
 8000d92:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d96:	fb07 1110 	mls	r1, r7, r0, r1
 8000d9a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9e:	fb00 f606 	mul.w	r6, r0, r6
 8000da2:	429e      	cmp	r6, r3
 8000da4:	d90a      	bls.n	8000dbc <__udivmoddi4+0x94>
 8000da6:	eb1c 0303 	adds.w	r3, ip, r3
 8000daa:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000dae:	f080 80fc 	bcs.w	8000faa <__udivmoddi4+0x282>
 8000db2:	429e      	cmp	r6, r3
 8000db4:	f240 80f9 	bls.w	8000faa <__udivmoddi4+0x282>
 8000db8:	4463      	add	r3, ip
 8000dba:	3802      	subs	r0, #2
 8000dbc:	1b9b      	subs	r3, r3, r6
 8000dbe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dc2:	2100      	movs	r1, #0
 8000dc4:	b11d      	cbz	r5, 8000dce <__udivmoddi4+0xa6>
 8000dc6:	40d3      	lsrs	r3, r2
 8000dc8:	2200      	movs	r2, #0
 8000dca:	e9c5 3200 	strd	r3, r2, [r5]
 8000dce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dd2:	428b      	cmp	r3, r1
 8000dd4:	d905      	bls.n	8000de2 <__udivmoddi4+0xba>
 8000dd6:	b10d      	cbz	r5, 8000ddc <__udivmoddi4+0xb4>
 8000dd8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ddc:	2100      	movs	r1, #0
 8000dde:	4608      	mov	r0, r1
 8000de0:	e7f5      	b.n	8000dce <__udivmoddi4+0xa6>
 8000de2:	fab3 f183 	clz	r1, r3
 8000de6:	2900      	cmp	r1, #0
 8000de8:	d146      	bne.n	8000e78 <__udivmoddi4+0x150>
 8000dea:	42a3      	cmp	r3, r4
 8000dec:	d302      	bcc.n	8000df4 <__udivmoddi4+0xcc>
 8000dee:	4290      	cmp	r0, r2
 8000df0:	f0c0 80f0 	bcc.w	8000fd4 <__udivmoddi4+0x2ac>
 8000df4:	1a86      	subs	r6, r0, r2
 8000df6:	eb64 0303 	sbc.w	r3, r4, r3
 8000dfa:	2001      	movs	r0, #1
 8000dfc:	2d00      	cmp	r5, #0
 8000dfe:	d0e6      	beq.n	8000dce <__udivmoddi4+0xa6>
 8000e00:	e9c5 6300 	strd	r6, r3, [r5]
 8000e04:	e7e3      	b.n	8000dce <__udivmoddi4+0xa6>
 8000e06:	2a00      	cmp	r2, #0
 8000e08:	f040 8090 	bne.w	8000f2c <__udivmoddi4+0x204>
 8000e0c:	eba1 040c 	sub.w	r4, r1, ip
 8000e10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e14:	fa1f f78c 	uxth.w	r7, ip
 8000e18:	2101      	movs	r1, #1
 8000e1a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e1e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e22:	fb08 4416 	mls	r4, r8, r6, r4
 8000e26:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e2a:	fb07 f006 	mul.w	r0, r7, r6
 8000e2e:	4298      	cmp	r0, r3
 8000e30:	d908      	bls.n	8000e44 <__udivmoddi4+0x11c>
 8000e32:	eb1c 0303 	adds.w	r3, ip, r3
 8000e36:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000e3a:	d202      	bcs.n	8000e42 <__udivmoddi4+0x11a>
 8000e3c:	4298      	cmp	r0, r3
 8000e3e:	f200 80cd 	bhi.w	8000fdc <__udivmoddi4+0x2b4>
 8000e42:	4626      	mov	r6, r4
 8000e44:	1a1c      	subs	r4, r3, r0
 8000e46:	fa1f f38e 	uxth.w	r3, lr
 8000e4a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e4e:	fb08 4410 	mls	r4, r8, r0, r4
 8000e52:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e56:	fb00 f707 	mul.w	r7, r0, r7
 8000e5a:	429f      	cmp	r7, r3
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x148>
 8000e5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e62:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x146>
 8000e68:	429f      	cmp	r7, r3
 8000e6a:	f200 80b0 	bhi.w	8000fce <__udivmoddi4+0x2a6>
 8000e6e:	4620      	mov	r0, r4
 8000e70:	1bdb      	subs	r3, r3, r7
 8000e72:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e76:	e7a5      	b.n	8000dc4 <__udivmoddi4+0x9c>
 8000e78:	f1c1 0620 	rsb	r6, r1, #32
 8000e7c:	408b      	lsls	r3, r1
 8000e7e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e82:	431f      	orrs	r7, r3
 8000e84:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e88:	fa04 f301 	lsl.w	r3, r4, r1
 8000e8c:	ea43 030c 	orr.w	r3, r3, ip
 8000e90:	40f4      	lsrs	r4, r6
 8000e92:	fa00 f801 	lsl.w	r8, r0, r1
 8000e96:	0c38      	lsrs	r0, r7, #16
 8000e98:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e9c:	fbb4 fef0 	udiv	lr, r4, r0
 8000ea0:	fa1f fc87 	uxth.w	ip, r7
 8000ea4:	fb00 441e 	mls	r4, r0, lr, r4
 8000ea8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eac:	fb0e f90c 	mul.w	r9, lr, ip
 8000eb0:	45a1      	cmp	r9, r4
 8000eb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb6:	d90a      	bls.n	8000ece <__udivmoddi4+0x1a6>
 8000eb8:	193c      	adds	r4, r7, r4
 8000eba:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000ebe:	f080 8084 	bcs.w	8000fca <__udivmoddi4+0x2a2>
 8000ec2:	45a1      	cmp	r9, r4
 8000ec4:	f240 8081 	bls.w	8000fca <__udivmoddi4+0x2a2>
 8000ec8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ecc:	443c      	add	r4, r7
 8000ece:	eba4 0409 	sub.w	r4, r4, r9
 8000ed2:	fa1f f983 	uxth.w	r9, r3
 8000ed6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000eda:	fb00 4413 	mls	r4, r0, r3, r4
 8000ede:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ee2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ee6:	45a4      	cmp	ip, r4
 8000ee8:	d907      	bls.n	8000efa <__udivmoddi4+0x1d2>
 8000eea:	193c      	adds	r4, r7, r4
 8000eec:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000ef0:	d267      	bcs.n	8000fc2 <__udivmoddi4+0x29a>
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d965      	bls.n	8000fc2 <__udivmoddi4+0x29a>
 8000ef6:	3b02      	subs	r3, #2
 8000ef8:	443c      	add	r4, r7
 8000efa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000efe:	fba0 9302 	umull	r9, r3, r0, r2
 8000f02:	eba4 040c 	sub.w	r4, r4, ip
 8000f06:	429c      	cmp	r4, r3
 8000f08:	46ce      	mov	lr, r9
 8000f0a:	469c      	mov	ip, r3
 8000f0c:	d351      	bcc.n	8000fb2 <__udivmoddi4+0x28a>
 8000f0e:	d04e      	beq.n	8000fae <__udivmoddi4+0x286>
 8000f10:	b155      	cbz	r5, 8000f28 <__udivmoddi4+0x200>
 8000f12:	ebb8 030e 	subs.w	r3, r8, lr
 8000f16:	eb64 040c 	sbc.w	r4, r4, ip
 8000f1a:	fa04 f606 	lsl.w	r6, r4, r6
 8000f1e:	40cb      	lsrs	r3, r1
 8000f20:	431e      	orrs	r6, r3
 8000f22:	40cc      	lsrs	r4, r1
 8000f24:	e9c5 6400 	strd	r6, r4, [r5]
 8000f28:	2100      	movs	r1, #0
 8000f2a:	e750      	b.n	8000dce <__udivmoddi4+0xa6>
 8000f2c:	f1c2 0320 	rsb	r3, r2, #32
 8000f30:	fa20 f103 	lsr.w	r1, r0, r3
 8000f34:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f38:	fa24 f303 	lsr.w	r3, r4, r3
 8000f3c:	4094      	lsls	r4, r2
 8000f3e:	430c      	orrs	r4, r1
 8000f40:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f44:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f48:	fa1f f78c 	uxth.w	r7, ip
 8000f4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f50:	fb08 3110 	mls	r1, r8, r0, r3
 8000f54:	0c23      	lsrs	r3, r4, #16
 8000f56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f5a:	fb00 f107 	mul.w	r1, r0, r7
 8000f5e:	4299      	cmp	r1, r3
 8000f60:	d908      	bls.n	8000f74 <__udivmoddi4+0x24c>
 8000f62:	eb1c 0303 	adds.w	r3, ip, r3
 8000f66:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000f6a:	d22c      	bcs.n	8000fc6 <__udivmoddi4+0x29e>
 8000f6c:	4299      	cmp	r1, r3
 8000f6e:	d92a      	bls.n	8000fc6 <__udivmoddi4+0x29e>
 8000f70:	3802      	subs	r0, #2
 8000f72:	4463      	add	r3, ip
 8000f74:	1a5b      	subs	r3, r3, r1
 8000f76:	b2a4      	uxth	r4, r4
 8000f78:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f7c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f80:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f84:	fb01 f307 	mul.w	r3, r1, r7
 8000f88:	42a3      	cmp	r3, r4
 8000f8a:	d908      	bls.n	8000f9e <__udivmoddi4+0x276>
 8000f8c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f90:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000f94:	d213      	bcs.n	8000fbe <__udivmoddi4+0x296>
 8000f96:	42a3      	cmp	r3, r4
 8000f98:	d911      	bls.n	8000fbe <__udivmoddi4+0x296>
 8000f9a:	3902      	subs	r1, #2
 8000f9c:	4464      	add	r4, ip
 8000f9e:	1ae4      	subs	r4, r4, r3
 8000fa0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fa4:	e739      	b.n	8000e1a <__udivmoddi4+0xf2>
 8000fa6:	4604      	mov	r4, r0
 8000fa8:	e6f0      	b.n	8000d8c <__udivmoddi4+0x64>
 8000faa:	4608      	mov	r0, r1
 8000fac:	e706      	b.n	8000dbc <__udivmoddi4+0x94>
 8000fae:	45c8      	cmp	r8, r9
 8000fb0:	d2ae      	bcs.n	8000f10 <__udivmoddi4+0x1e8>
 8000fb2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fb6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fba:	3801      	subs	r0, #1
 8000fbc:	e7a8      	b.n	8000f10 <__udivmoddi4+0x1e8>
 8000fbe:	4631      	mov	r1, r6
 8000fc0:	e7ed      	b.n	8000f9e <__udivmoddi4+0x276>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	e799      	b.n	8000efa <__udivmoddi4+0x1d2>
 8000fc6:	4630      	mov	r0, r6
 8000fc8:	e7d4      	b.n	8000f74 <__udivmoddi4+0x24c>
 8000fca:	46d6      	mov	lr, sl
 8000fcc:	e77f      	b.n	8000ece <__udivmoddi4+0x1a6>
 8000fce:	4463      	add	r3, ip
 8000fd0:	3802      	subs	r0, #2
 8000fd2:	e74d      	b.n	8000e70 <__udivmoddi4+0x148>
 8000fd4:	4606      	mov	r6, r0
 8000fd6:	4623      	mov	r3, r4
 8000fd8:	4608      	mov	r0, r1
 8000fda:	e70f      	b.n	8000dfc <__udivmoddi4+0xd4>
 8000fdc:	3e02      	subs	r6, #2
 8000fde:	4463      	add	r3, ip
 8000fe0:	e730      	b.n	8000e44 <__udivmoddi4+0x11c>
 8000fe2:	bf00      	nop

08000fe4 <__aeabi_idiv0>:
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop

08000fe8 <acc_task>:
 * - xQueueSend(): Sends messages to a queue for printing messages to the user.						   *
 * - xEventGroupSetBits(): Sets event group bits for synchronizing with the LED task.				   *
 ******************************************************************************************************/

void acc_task(void* param)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b08c      	sub	sp, #48	@ 0x30
 8000fec:	af02      	add	r7, sp, #8
 8000fee:	6078      	str	r0, [r7, #4]
	uint32_t msg_addr;
	message_t *msg;
	int16_t acc_data[3];		// Array to hold accelerometer values
	char acc_flag[3] = {0};		// Array to hold new data flags
 8000ff0:	4b80      	ldr	r3, [pc, #512]	@ (80011f4 <acc_task+0x20c>)
 8000ff2:	881b      	ldrh	r3, [r3, #0]
 8000ff4:	81bb      	strh	r3, [r7, #12]
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	73bb      	strb	r3, [r7, #14]

	while(1) {
		// Wait for notification from another task
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8000ffa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ffe:	9300      	str	r3, [sp, #0]
 8001000:	2300      	movs	r3, #0
 8001002:	2200      	movs	r2, #0
 8001004:	2100      	movs	r1, #0
 8001006:	2000      	movs	r0, #0
 8001008:	f009 fe9e 	bl	800ad48 <xTaskGenericNotifyWait>

		// Display Accelerometer menu for the user
		xQueueSend(q_print, &msg_acc_menu, portMAX_DELAY);
 800100c:	4b7a      	ldr	r3, [pc, #488]	@ (80011f8 <acc_task+0x210>)
 800100e:	6818      	ldr	r0, [r3, #0]
 8001010:	2300      	movs	r3, #0
 8001012:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001016:	4979      	ldr	r1, [pc, #484]	@ (80011fc <acc_task+0x214>)
 8001018:	f007 ff92 	bl	8008f40 <xQueueGenericSend>

		// Wait for the user to make a selection
		xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 800101c:	f107 0318 	add.w	r3, r7, #24
 8001020:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001024:	9200      	str	r2, [sp, #0]
 8001026:	2200      	movs	r2, #0
 8001028:	2100      	movs	r1, #0
 800102a:	2000      	movs	r0, #0
 800102c:	f009 fe8c 	bl	800ad48 <xTaskGenericNotifyWait>
		msg = (message_t*)msg_addr;
 8001030:	69bb      	ldr	r3, [r7, #24]
 8001032:	61fb      	str	r3, [r7, #28]

		// Set all new data flags to 0
		for(int i=0; i<3; i++) {
 8001034:	2300      	movs	r3, #0
 8001036:	627b      	str	r3, [r7, #36]	@ 0x24
 8001038:	e008      	b.n	800104c <acc_task+0x64>
			acc_flag[i] = 0;
 800103a:	f107 020c 	add.w	r2, r7, #12
 800103e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001040:	4413      	add	r3, r2
 8001042:	2200      	movs	r2, #0
 8001044:	701a      	strb	r2, [r3, #0]
		for(int i=0; i<3; i++) {
 8001046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001048:	3301      	adds	r3, #1
 800104a:	627b      	str	r3, [r7, #36]	@ 0x24
 800104c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800104e:	2b02      	cmp	r3, #2
 8001050:	ddf3      	ble.n	800103a <acc_task+0x52>
		}

		// Process command
		if(msg->len <= 4) {
 8001052:	69fb      	ldr	r3, [r7, #28]
 8001054:	68db      	ldr	r3, [r3, #12]
 8001056:	2b04      	cmp	r3, #4
 8001058:	f200 80b5 	bhi.w	80011c6 <acc_task+0x1de>
			if(!strcmp((char*)msg->payload, "X")) {
 800105c:	69fb      	ldr	r3, [r7, #28]
 800105e:	4968      	ldr	r1, [pc, #416]	@ (8001200 <acc_task+0x218>)
 8001060:	4618      	mov	r0, r3
 8001062:	f7ff f8ff 	bl	8000264 <strcmp>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d115      	bne.n	8001098 <acc_task+0xb0>
				// Read accelerometer for X-axis only
				accelerometer_read(acc_data);						// Read data
 800106c:	f107 0310 	add.w	r3, r7, #16
 8001070:	4618      	mov	r0, r3
 8001072:	f000 f901 	bl	8001278 <accelerometer_read>
				acc_flag[0] = 1; 									// Set X-axis new data flag
 8001076:	2301      	movs	r3, #1
 8001078:	733b      	strb	r3, [r7, #12]
				show_acc_data(acc_data, acc_flag);					// Show data
 800107a:	f107 020c 	add.w	r2, r7, #12
 800107e:	f107 0310 	add.w	r3, r7, #16
 8001082:	4611      	mov	r1, r2
 8001084:	4618      	mov	r0, r3
 8001086:	f000 f93d 	bl	8001304 <show_acc_data>
				xEventGroupSetBits(ledEventGroup, ACCEL_READ_X_BIT);	// Set X-axis event group bit for LED task synchronization
 800108a:	4b5e      	ldr	r3, [pc, #376]	@ (8001204 <acc_task+0x21c>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	2101      	movs	r1, #1
 8001090:	4618      	mov	r0, r3
 8001092:	f007 fcfd 	bl	8008a90 <xEventGroupSetBits>
 8001096:	e09e      	b.n	80011d6 <acc_task+0x1ee>
			}
			else if(!strcmp((char*)msg->payload, "Y")) {
 8001098:	69fb      	ldr	r3, [r7, #28]
 800109a:	495b      	ldr	r1, [pc, #364]	@ (8001208 <acc_task+0x220>)
 800109c:	4618      	mov	r0, r3
 800109e:	f7ff f8e1 	bl	8000264 <strcmp>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d115      	bne.n	80010d4 <acc_task+0xec>
				// Read accelerometer for X-axis only
				accelerometer_read(acc_data);						// Read data
 80010a8:	f107 0310 	add.w	r3, r7, #16
 80010ac:	4618      	mov	r0, r3
 80010ae:	f000 f8e3 	bl	8001278 <accelerometer_read>
				acc_flag[1] = 1; 									// Set Y-axis new data flag
 80010b2:	2301      	movs	r3, #1
 80010b4:	737b      	strb	r3, [r7, #13]
				show_acc_data(acc_data, acc_flag);					// Show data
 80010b6:	f107 020c 	add.w	r2, r7, #12
 80010ba:	f107 0310 	add.w	r3, r7, #16
 80010be:	4611      	mov	r1, r2
 80010c0:	4618      	mov	r0, r3
 80010c2:	f000 f91f 	bl	8001304 <show_acc_data>
				xEventGroupSetBits(ledEventGroup, ACCEL_READ_Y_BIT); 	// Set Y-axis event group bit for LED task synchronization
 80010c6:	4b4f      	ldr	r3, [pc, #316]	@ (8001204 <acc_task+0x21c>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	2102      	movs	r1, #2
 80010cc:	4618      	mov	r0, r3
 80010ce:	f007 fcdf 	bl	8008a90 <xEventGroupSetBits>
 80010d2:	e080      	b.n	80011d6 <acc_task+0x1ee>
			}
			else if(!strcmp((char*)msg->payload, "Z")) {
 80010d4:	69fb      	ldr	r3, [r7, #28]
 80010d6:	494d      	ldr	r1, [pc, #308]	@ (800120c <acc_task+0x224>)
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff f8c3 	bl	8000264 <strcmp>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d115      	bne.n	8001110 <acc_task+0x128>
				// Read accelerometer for X-axis only
				accelerometer_read(acc_data);						// Read data
 80010e4:	f107 0310 	add.w	r3, r7, #16
 80010e8:	4618      	mov	r0, r3
 80010ea:	f000 f8c5 	bl	8001278 <accelerometer_read>
				acc_flag[2] = 1; 									// Set Z-axis new data flag
 80010ee:	2301      	movs	r3, #1
 80010f0:	73bb      	strb	r3, [r7, #14]
				show_acc_data(acc_data, acc_flag);					// Show data
 80010f2:	f107 020c 	add.w	r2, r7, #12
 80010f6:	f107 0310 	add.w	r3, r7, #16
 80010fa:	4611      	mov	r1, r2
 80010fc:	4618      	mov	r0, r3
 80010fe:	f000 f901 	bl	8001304 <show_acc_data>
				xEventGroupSetBits(ledEventGroup, ACCEL_READ_Z_BIT);	// Set Z-axis event group bit for LED task synchronization
 8001102:	4b40      	ldr	r3, [pc, #256]	@ (8001204 <acc_task+0x21c>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	2104      	movs	r1, #4
 8001108:	4618      	mov	r0, r3
 800110a:	f007 fcc1 	bl	8008a90 <xEventGroupSetBits>
 800110e:	e062      	b.n	80011d6 <acc_task+0x1ee>
			}
			else if(!strcmp((char*)msg->payload, "All")) {
 8001110:	69fb      	ldr	r3, [r7, #28]
 8001112:	493f      	ldr	r1, [pc, #252]	@ (8001210 <acc_task+0x228>)
 8001114:	4618      	mov	r0, r3
 8001116:	f7ff f8a5 	bl	8000264 <strcmp>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d12e      	bne.n	800117e <acc_task+0x196>
				accelerometer_read(acc_data);						// Read data
 8001120:	f107 0310 	add.w	r3, r7, #16
 8001124:	4618      	mov	r0, r3
 8001126:	f000 f8a7 	bl	8001278 <accelerometer_read>
				for(int i=0; i<3; i++) acc_flag[i] = 1; 			// Set new data flags for all axes
 800112a:	2300      	movs	r3, #0
 800112c:	623b      	str	r3, [r7, #32]
 800112e:	e008      	b.n	8001142 <acc_task+0x15a>
 8001130:	f107 020c 	add.w	r2, r7, #12
 8001134:	6a3b      	ldr	r3, [r7, #32]
 8001136:	4413      	add	r3, r2
 8001138:	2201      	movs	r2, #1
 800113a:	701a      	strb	r2, [r3, #0]
 800113c:	6a3b      	ldr	r3, [r7, #32]
 800113e:	3301      	adds	r3, #1
 8001140:	623b      	str	r3, [r7, #32]
 8001142:	6a3b      	ldr	r3, [r7, #32]
 8001144:	2b02      	cmp	r3, #2
 8001146:	ddf3      	ble.n	8001130 <acc_task+0x148>
				show_acc_data(acc_data, acc_flag);					// Show data
 8001148:	f107 020c 	add.w	r2, r7, #12
 800114c:	f107 0310 	add.w	r3, r7, #16
 8001150:	4611      	mov	r1, r2
 8001152:	4618      	mov	r0, r3
 8001154:	f000 f8d6 	bl	8001304 <show_acc_data>
				// Set all event group bits for LED task synchronization
				xEventGroupSetBits(ledEventGroup, ACCEL_READ_X_BIT);
 8001158:	4b2a      	ldr	r3, [pc, #168]	@ (8001204 <acc_task+0x21c>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	2101      	movs	r1, #1
 800115e:	4618      	mov	r0, r3
 8001160:	f007 fc96 	bl	8008a90 <xEventGroupSetBits>
				xEventGroupSetBits(ledEventGroup, ACCEL_READ_Y_BIT);
 8001164:	4b27      	ldr	r3, [pc, #156]	@ (8001204 <acc_task+0x21c>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	2102      	movs	r1, #2
 800116a:	4618      	mov	r0, r3
 800116c:	f007 fc90 	bl	8008a90 <xEventGroupSetBits>
				xEventGroupSetBits(ledEventGroup, ACCEL_READ_Z_BIT);
 8001170:	4b24      	ldr	r3, [pc, #144]	@ (8001204 <acc_task+0x21c>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	2104      	movs	r1, #4
 8001176:	4618      	mov	r0, r3
 8001178:	f007 fc8a 	bl	8008a90 <xEventGroupSetBits>
 800117c:	e02b      	b.n	80011d6 <acc_task+0x1ee>
			}
			else if (!strcmp((char*)msg->payload, "Main")) {
 800117e:	69fb      	ldr	r3, [r7, #28]
 8001180:	4924      	ldr	r1, [pc, #144]	@ (8001214 <acc_task+0x22c>)
 8001182:	4618      	mov	r0, r3
 8001184:	f7ff f86e 	bl	8000264 <strcmp>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d112      	bne.n	80011b4 <acc_task+0x1cc>
				// Update the system state
				curr_sys_state = sMainMenu;
 800118e:	4b22      	ldr	r3, [pc, #136]	@ (8001218 <acc_task+0x230>)
 8001190:	2200      	movs	r2, #0
 8001192:	701a      	strb	r2, [r3, #0]

				// Set event group bit to turn off all LEDs upon exiting accelerometer menu
				xEventGroupSetBits(ledEventGroup, TURN_OFF_LEDS_BIT);
 8001194:	4b1b      	ldr	r3, [pc, #108]	@ (8001204 <acc_task+0x21c>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	2108      	movs	r1, #8
 800119a:	4618      	mov	r0, r3
 800119c:	f007 fc78 	bl	8008a90 <xEventGroupSetBits>

				// Notify the main menu task
				xTaskNotify(handle_main_menu_task, 0, eNoAction);
 80011a0:	4b1e      	ldr	r3, [pc, #120]	@ (800121c <acc_task+0x234>)
 80011a2:	6818      	ldr	r0, [r3, #0]
 80011a4:	2300      	movs	r3, #0
 80011a6:	9300      	str	r3, [sp, #0]
 80011a8:	2300      	movs	r3, #0
 80011aa:	2200      	movs	r2, #0
 80011ac:	2100      	movs	r1, #0
 80011ae:	f009 fe55 	bl	800ae5c <xTaskGenericNotify>
 80011b2:	e010      	b.n	80011d6 <acc_task+0x1ee>
			}
			else {
				xQueueSend(q_print, &msg_inv_acc, portMAX_DELAY);
 80011b4:	4b10      	ldr	r3, [pc, #64]	@ (80011f8 <acc_task+0x210>)
 80011b6:	6818      	ldr	r0, [r3, #0]
 80011b8:	2300      	movs	r3, #0
 80011ba:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80011be:	4918      	ldr	r1, [pc, #96]	@ (8001220 <acc_task+0x238>)
 80011c0:	f007 febe 	bl	8008f40 <xQueueGenericSend>
 80011c4:	e007      	b.n	80011d6 <acc_task+0x1ee>
			}
		}
		else {
			// If user input is longer than 4 characters, notify user of invalid response
			xQueueSend(q_print, &msg_inv_acc, portMAX_DELAY);
 80011c6:	4b0c      	ldr	r3, [pc, #48]	@ (80011f8 <acc_task+0x210>)
 80011c8:	6818      	ldr	r0, [r3, #0]
 80011ca:	2300      	movs	r3, #0
 80011cc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80011d0:	4913      	ldr	r1, [pc, #76]	@ (8001220 <acc_task+0x238>)
 80011d2:	f007 feb5 	bl	8008f40 <xQueueGenericSend>
		}

		// Notify self / accelerometer task if not returning to the main menu
		if (sAccMenu == curr_sys_state)
 80011d6:	4b10      	ldr	r3, [pc, #64]	@ (8001218 <acc_task+0x230>)
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	2b02      	cmp	r3, #2
 80011dc:	f47f af0d 	bne.w	8000ffa <acc_task+0x12>
			xTaskNotify(handle_acc_task, 0, eNoAction);
 80011e0:	4b10      	ldr	r3, [pc, #64]	@ (8001224 <acc_task+0x23c>)
 80011e2:	6818      	ldr	r0, [r3, #0]
 80011e4:	2300      	movs	r3, #0
 80011e6:	9300      	str	r3, [sp, #0]
 80011e8:	2300      	movs	r3, #0
 80011ea:	2200      	movs	r2, #0
 80011ec:	2100      	movs	r1, #0
 80011ee:	f009 fe35 	bl	800ae5c <xTaskGenericNotify>
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 80011f2:	e702      	b.n	8000ffa <acc_task+0x12>
 80011f4:	0800ed60 	.word	0x0800ed60
 80011f8:	200015a0 	.word	0x200015a0
 80011fc:	20000004 	.word	0x20000004
 8001200:	0800ed48 	.word	0x0800ed48
 8001204:	200015bc 	.word	0x200015bc
 8001208:	0800ed4c 	.word	0x0800ed4c
 800120c:	0800ed50 	.word	0x0800ed50
 8001210:	0800ed54 	.word	0x0800ed54
 8001214:	0800ed58 	.word	0x0800ed58
 8001218:	200015c9 	.word	0x200015c9
 800121c:	20001584 	.word	0x20001584
 8001220:	20000000 	.word	0x20000000
 8001224:	20001598 	.word	0x20001598

08001228 <accelerometer_init>:
 * - Sends the configuration data over SPI to set the desired settings.								   *
 * - Pulls the chip select (CS) pin high to de-select the device.									   *
 ******************************************************************************************************/

void accelerometer_init(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
	// Configure CTRL_REG1_A: 100Hz, normal power mode, all axes enabled
	uint8_t configData = 0x57; // 0b01010111: 100Hz, normal power mode, all axes enabled
 800122e:	2357      	movs	r3, #87	@ 0x57
 8001230:	71fb      	strb	r3, [r7, #7]

	// Pull CS low to select the device
	HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001232:	2200      	movs	r2, #0
 8001234:	2108      	movs	r1, #8
 8001236:	480e      	ldr	r0, [pc, #56]	@ (8001270 <accelerometer_init+0x48>)
 8001238:	f003 fb98 	bl	800496c <HAL_GPIO_WritePin>

	// Send the register address
	uint8_t reg = LSM303DLHC_CTRL_REG1_A;
 800123c:	2320      	movs	r3, #32
 800123e:	71bb      	strb	r3, [r7, #6]
	HAL_SPI_Transmit(&hspi1, &reg, 1, HAL_MAX_DELAY);
 8001240:	1db9      	adds	r1, r7, #6
 8001242:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001246:	2201      	movs	r2, #1
 8001248:	480a      	ldr	r0, [pc, #40]	@ (8001274 <accelerometer_init+0x4c>)
 800124a:	f004 fd1c 	bl	8005c86 <HAL_SPI_Transmit>

	// Send the configuration data
	HAL_SPI_Transmit(&hspi1, &configData, 1, HAL_MAX_DELAY);
 800124e:	1df9      	adds	r1, r7, #7
 8001250:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001254:	2201      	movs	r2, #1
 8001256:	4807      	ldr	r0, [pc, #28]	@ (8001274 <accelerometer_init+0x4c>)
 8001258:	f004 fd15 	bl	8005c86 <HAL_SPI_Transmit>

	// Pull CS high to deselect the device
	HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_SET);
 800125c:	2201      	movs	r2, #1
 800125e:	2108      	movs	r1, #8
 8001260:	4803      	ldr	r0, [pc, #12]	@ (8001270 <accelerometer_init+0x48>)
 8001262:	f003 fb83 	bl	800496c <HAL_GPIO_WritePin>
}
 8001266:	bf00      	nop
 8001268:	3708      	adds	r7, #8
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	40021000 	.word	0x40021000
 8001274:	2000140c 	.word	0x2000140c

08001278 <accelerometer_read>:
 * - Converts the received byte data to 16-bit integer values for each axis and stores them in the 	   *
 *   provided array.																				   *
 ******************************************************************************************************/

void accelerometer_read(int16_t *acc_data)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b086      	sub	sp, #24
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
	uint8_t sensor_reading[6];
	uint8_t reg = ACC_X_ADDR;
 8001280:	23a8      	movs	r3, #168	@ 0xa8
 8001282:	73fb      	strb	r3, [r7, #15]

	// Pull CS low to select the device
	HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001284:	2200      	movs	r2, #0
 8001286:	2108      	movs	r1, #8
 8001288:	481c      	ldr	r0, [pc, #112]	@ (80012fc <accelerometer_read+0x84>)
 800128a:	f003 fb6f 	bl	800496c <HAL_GPIO_WritePin>

	// Send the register address
	HAL_SPI_Transmit(&hspi1, &reg, 1, HAL_MAX_DELAY);
 800128e:	f107 010f 	add.w	r1, r7, #15
 8001292:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001296:	2201      	movs	r2, #1
 8001298:	4819      	ldr	r0, [pc, #100]	@ (8001300 <accelerometer_read+0x88>)
 800129a:	f004 fcf4 	bl	8005c86 <HAL_SPI_Transmit>

	// Receive the data
	HAL_SPI_Receive(&hspi1, sensor_reading, 6, HAL_MAX_DELAY);
 800129e:	f107 0110 	add.w	r1, r7, #16
 80012a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80012a6:	2206      	movs	r2, #6
 80012a8:	4815      	ldr	r0, [pc, #84]	@ (8001300 <accelerometer_read+0x88>)
 80012aa:	f004 fe2f 	bl	8005f0c <HAL_SPI_Receive>

	// Pull CS high to de-select the device
	HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_SET);
 80012ae:	2201      	movs	r2, #1
 80012b0:	2108      	movs	r1, #8
 80012b2:	4812      	ldr	r0, [pc, #72]	@ (80012fc <accelerometer_read+0x84>)
 80012b4:	f003 fb5a 	bl	800496c <HAL_GPIO_WritePin>

	// Convert the sensor reading
	acc_data[0] = (int16_t)(sensor_reading[1] << 8 | sensor_reading[0]); // x
 80012b8:	7c7b      	ldrb	r3, [r7, #17]
 80012ba:	021b      	lsls	r3, r3, #8
 80012bc:	b21a      	sxth	r2, r3
 80012be:	7c3b      	ldrb	r3, [r7, #16]
 80012c0:	b21b      	sxth	r3, r3
 80012c2:	4313      	orrs	r3, r2
 80012c4:	b21a      	sxth	r2, r3
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	801a      	strh	r2, [r3, #0]
	acc_data[1] = (int16_t)(sensor_reading[3] << 8 | sensor_reading[2]); // y
 80012ca:	7cfb      	ldrb	r3, [r7, #19]
 80012cc:	021b      	lsls	r3, r3, #8
 80012ce:	b219      	sxth	r1, r3
 80012d0:	7cbb      	ldrb	r3, [r7, #18]
 80012d2:	b21a      	sxth	r2, r3
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	3302      	adds	r3, #2
 80012d8:	430a      	orrs	r2, r1
 80012da:	b212      	sxth	r2, r2
 80012dc:	801a      	strh	r2, [r3, #0]
	acc_data[2] = (int16_t)(sensor_reading[5] << 8 | sensor_reading[4]); // z
 80012de:	7d7b      	ldrb	r3, [r7, #21]
 80012e0:	021b      	lsls	r3, r3, #8
 80012e2:	b219      	sxth	r1, r3
 80012e4:	7d3b      	ldrb	r3, [r7, #20]
 80012e6:	b21a      	sxth	r2, r3
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	3304      	adds	r3, #4
 80012ec:	430a      	orrs	r2, r1
 80012ee:	b212      	sxth	r2, r2
 80012f0:	801a      	strh	r2, [r3, #0]
}
 80012f2:	bf00      	nop
 80012f4:	3718      	adds	r7, #24
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	40021000 	.word	0x40021000
 8001300:	2000140c 	.word	0x2000140c

08001304 <show_acc_data>:
 * - Formats and displays data in g values for the available axes based on flags.					   *
 * - Sends the formatted data to the print queue for display.										   *
 ******************************************************************************************************/

void show_acc_data(int16_t *acc_data, char *acc_flag)
{
 8001304:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001306:	b097      	sub	sp, #92	@ 0x5c
 8001308:	af08      	add	r7, sp, #32
 800130a:	6078      	str	r0, [r7, #4]
 800130c:	6039      	str	r1, [r7, #0]
	// Set up buffer
	static char showacc[80];
	static char* acc = showacc;

	// Convert from raw sensor value to milli-g's [mg], using +/- 2g sensitivity
	int16_t x_mg = acc_data[0] * 2000 / 32768;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001314:	461a      	mov	r2, r3
 8001316:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800131a:	fb02 f303 	mul.w	r3, r2, r3
 800131e:	2b00      	cmp	r3, #0
 8001320:	da02      	bge.n	8001328 <show_acc_data+0x24>
 8001322:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 8001326:	337f      	adds	r3, #127	@ 0x7f
 8001328:	13db      	asrs	r3, r3, #15
 800132a:	86fb      	strh	r3, [r7, #54]	@ 0x36
	int16_t y_mg = acc_data[1] * 2000 / 32768;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	3302      	adds	r3, #2
 8001330:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001334:	461a      	mov	r2, r3
 8001336:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800133a:	fb02 f303 	mul.w	r3, r2, r3
 800133e:	2b00      	cmp	r3, #0
 8001340:	da02      	bge.n	8001348 <show_acc_data+0x44>
 8001342:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 8001346:	337f      	adds	r3, #127	@ 0x7f
 8001348:	13db      	asrs	r3, r3, #15
 800134a:	86bb      	strh	r3, [r7, #52]	@ 0x34
	int16_t z_mg = acc_data[2] * 2000 / 32768;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	3304      	adds	r3, #4
 8001350:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001354:	461a      	mov	r2, r3
 8001356:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800135a:	fb02 f303 	mul.w	r3, r2, r3
 800135e:	2b00      	cmp	r3, #0
 8001360:	da02      	bge.n	8001368 <show_acc_data+0x64>
 8001362:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 8001366:	337f      	adds	r3, #127	@ 0x7f
 8001368:	13db      	asrs	r3, r3, #15
 800136a:	867b      	strh	r3, [r7, #50]	@ 0x32

	// Variables to simulate floating point numbers
	int x_i, x_d, y_i, y_d, z_i, z_d;
	char x_s[2] = {"+"};
 800136c:	232b      	movs	r3, #43	@ 0x2b
 800136e:	82bb      	strh	r3, [r7, #20]
	char y_s[2] = {"+"};
 8001370:	232b      	movs	r3, #43	@ 0x2b
 8001372:	823b      	strh	r3, [r7, #16]
	char z_s[2] = {"+"};
 8001374:	232b      	movs	r3, #43	@ 0x2b
 8001376:	81bb      	strh	r3, [r7, #12]

	// Display the data that's available
	// All axes
	if((acc_flag[0] == 1) && (acc_flag[1] == 1) && (acc_flag[2] == 1)) {
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	2b01      	cmp	r3, #1
 800137e:	d141      	bne.n	8001404 <show_acc_data+0x100>
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	3301      	adds	r3, #1
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	2b01      	cmp	r3, #1
 8001388:	d13c      	bne.n	8001404 <show_acc_data+0x100>
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	3302      	adds	r3, #2
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	2b01      	cmp	r3, #1
 8001392:	d137      	bne.n	8001404 <show_acc_data+0x100>
		split_integer(x_mg, x_s, &x_i, &x_d);
 8001394:	f9b7 0036 	ldrsh.w	r0, [r7, #54]	@ 0x36
 8001398:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800139c:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80013a0:	f107 0114 	add.w	r1, r7, #20
 80013a4:	f000 f894 	bl	80014d0 <split_integer>
		split_integer(y_mg, y_s, &y_i, &y_d);
 80013a8:	f9b7 0034 	ldrsh.w	r0, [r7, #52]	@ 0x34
 80013ac:	f107 0320 	add.w	r3, r7, #32
 80013b0:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80013b4:	f107 0110 	add.w	r1, r7, #16
 80013b8:	f000 f88a 	bl	80014d0 <split_integer>
		split_integer(z_mg, z_s, &z_i, &z_d);
 80013bc:	f9b7 0032 	ldrsh.w	r0, [r7, #50]	@ 0x32
 80013c0:	f107 0318 	add.w	r3, r7, #24
 80013c4:	f107 021c 	add.w	r2, r7, #28
 80013c8:	f107 010c 	add.w	r1, r7, #12
 80013cc:	f000 f880 	bl	80014d0 <split_integer>
		sprintf((char*)showacc, "\nAccelerometer reading: X = %s%d.%d g, Y = %s%d.%d g, Z = %s%d.%d g\r\n", x_s, x_i, x_d, y_s, y_i, y_d, z_s, z_i, z_d);
 80013d0:	6afe      	ldr	r6, [r7, #44]	@ 0x2c
 80013d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80013d6:	6a39      	ldr	r1, [r7, #32]
 80013d8:	69f8      	ldr	r0, [r7, #28]
 80013da:	69bc      	ldr	r4, [r7, #24]
 80013dc:	f107 0514 	add.w	r5, r7, #20
 80013e0:	9406      	str	r4, [sp, #24]
 80013e2:	9005      	str	r0, [sp, #20]
 80013e4:	f107 000c 	add.w	r0, r7, #12
 80013e8:	9004      	str	r0, [sp, #16]
 80013ea:	9103      	str	r1, [sp, #12]
 80013ec:	9202      	str	r2, [sp, #8]
 80013ee:	f107 0210 	add.w	r2, r7, #16
 80013f2:	9201      	str	r2, [sp, #4]
 80013f4:	9300      	str	r3, [sp, #0]
 80013f6:	4633      	mov	r3, r6
 80013f8:	462a      	mov	r2, r5
 80013fa:	492e      	ldr	r1, [pc, #184]	@ (80014b4 <show_acc_data+0x1b0>)
 80013fc:	482e      	ldr	r0, [pc, #184]	@ (80014b8 <show_acc_data+0x1b4>)
 80013fe:	f00c fe41 	bl	800e084 <siprintf>
 8001402:	e04b      	b.n	800149c <show_acc_data+0x198>
	}
	// X-axis only
	else if (acc_flag[0] == 1) {
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	2b01      	cmp	r3, #1
 800140a:	d114      	bne.n	8001436 <show_acc_data+0x132>
		split_integer(x_mg, x_s, &x_i, &x_d);
 800140c:	f9b7 0036 	ldrsh.w	r0, [r7, #54]	@ 0x36
 8001410:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001414:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8001418:	f107 0114 	add.w	r1, r7, #20
 800141c:	f000 f858 	bl	80014d0 <split_integer>
		sprintf((char*)showacc, "\nAccelerometer reading: X = %s%d.%d g\r\n", x_s, x_i, x_d);
 8001420:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001424:	f107 0214 	add.w	r2, r7, #20
 8001428:	9300      	str	r3, [sp, #0]
 800142a:	460b      	mov	r3, r1
 800142c:	4923      	ldr	r1, [pc, #140]	@ (80014bc <show_acc_data+0x1b8>)
 800142e:	4822      	ldr	r0, [pc, #136]	@ (80014b8 <show_acc_data+0x1b4>)
 8001430:	f00c fe28 	bl	800e084 <siprintf>
 8001434:	e032      	b.n	800149c <show_acc_data+0x198>
	}
	// Y-axis only
	else if (acc_flag[1] == 1) {
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	3301      	adds	r3, #1
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	2b01      	cmp	r3, #1
 800143e:	d114      	bne.n	800146a <show_acc_data+0x166>
		split_integer(y_mg, y_s, &y_i, &y_d);
 8001440:	f9b7 0034 	ldrsh.w	r0, [r7, #52]	@ 0x34
 8001444:	f107 0320 	add.w	r3, r7, #32
 8001448:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800144c:	f107 0110 	add.w	r1, r7, #16
 8001450:	f000 f83e 	bl	80014d0 <split_integer>
		sprintf((char*)showacc, "\nAccelerometer reading: Y = %s%d.%d g\r\n", y_s, y_i, y_d);
 8001454:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001456:	6a3b      	ldr	r3, [r7, #32]
 8001458:	f107 0210 	add.w	r2, r7, #16
 800145c:	9300      	str	r3, [sp, #0]
 800145e:	460b      	mov	r3, r1
 8001460:	4917      	ldr	r1, [pc, #92]	@ (80014c0 <show_acc_data+0x1bc>)
 8001462:	4815      	ldr	r0, [pc, #84]	@ (80014b8 <show_acc_data+0x1b4>)
 8001464:	f00c fe0e 	bl	800e084 <siprintf>
 8001468:	e018      	b.n	800149c <show_acc_data+0x198>
	}
	// Z-axis only
	else if (acc_flag[2] == 1) {
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	3302      	adds	r3, #2
 800146e:	781b      	ldrb	r3, [r3, #0]
 8001470:	2b01      	cmp	r3, #1
 8001472:	d113      	bne.n	800149c <show_acc_data+0x198>
		split_integer(z_mg, z_s, &z_i, &z_d);
 8001474:	f9b7 0032 	ldrsh.w	r0, [r7, #50]	@ 0x32
 8001478:	f107 0318 	add.w	r3, r7, #24
 800147c:	f107 021c 	add.w	r2, r7, #28
 8001480:	f107 010c 	add.w	r1, r7, #12
 8001484:	f000 f824 	bl	80014d0 <split_integer>
		sprintf((char*)showacc, "\nAccelerometer reading: Z = %s%d.%d g\r\n", z_s, z_i, z_d);
 8001488:	69f9      	ldr	r1, [r7, #28]
 800148a:	69bb      	ldr	r3, [r7, #24]
 800148c:	f107 020c 	add.w	r2, r7, #12
 8001490:	9300      	str	r3, [sp, #0]
 8001492:	460b      	mov	r3, r1
 8001494:	490b      	ldr	r1, [pc, #44]	@ (80014c4 <show_acc_data+0x1c0>)
 8001496:	4808      	ldr	r0, [pc, #32]	@ (80014b8 <show_acc_data+0x1b4>)
 8001498:	f00c fdf4 	bl	800e084 <siprintf>
	}

	// Populate the print queue
	xQueueSend(q_print, &acc, portMAX_DELAY);
 800149c:	4b0a      	ldr	r3, [pc, #40]	@ (80014c8 <show_acc_data+0x1c4>)
 800149e:	6818      	ldr	r0, [r3, #0]
 80014a0:	2300      	movs	r3, #0
 80014a2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80014a6:	4909      	ldr	r1, [pc, #36]	@ (80014cc <show_acc_data+0x1c8>)
 80014a8:	f007 fd4a 	bl	8008f40 <xQueueGenericSend>
}
 80014ac:	bf00      	nop
 80014ae:	373c      	adds	r7, #60	@ 0x3c
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014b4:	0800ed64 	.word	0x0800ed64
 80014b8:	20000134 	.word	0x20000134
 80014bc:	0800edac 	.word	0x0800edac
 80014c0:	0800edd4 	.word	0x0800edd4
 80014c4:	0800edfc 	.word	0x0800edfc
 80014c8:	200015a0 	.word	0x200015a0
 80014cc:	20000008 	.word	0x20000008

080014d0 <split_integer>:
 * the hundreds part is always positive. If the hundreds part rounds up to exactly 1000, the 		   *
 * thousands part is incremented and the hundreds part is reset to 0.								   *
 ******************************************************************************************************/

void split_integer(int value, char* sign, int *thousands_part, int *hundreds_part)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b086      	sub	sp, #24
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	60f8      	str	r0, [r7, #12]
 80014d8:	60b9      	str	r1, [r7, #8]
 80014da:	607a      	str	r2, [r7, #4]
 80014dc:	603b      	str	r3, [r7, #0]
	// Evaluate the sign
	if(value < 0) {
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	da06      	bge.n	80014f2 <split_integer+0x22>
		strcpy(sign, "-");
 80014e4:	68bb      	ldr	r3, [r7, #8]
 80014e6:	4925      	ldr	r1, [pc, #148]	@ (800157c <split_integer+0xac>)
 80014e8:	461a      	mov	r2, r3
 80014ea:	460b      	mov	r3, r1
 80014ec:	881b      	ldrh	r3, [r3, #0]
 80014ee:	8013      	strh	r3, [r2, #0]
 80014f0:	e005      	b.n	80014fe <split_integer+0x2e>
	}
	else {
		strcpy(sign, "+");
 80014f2:	68bb      	ldr	r3, [r7, #8]
 80014f4:	4922      	ldr	r1, [pc, #136]	@ (8001580 <split_integer+0xb0>)
 80014f6:	461a      	mov	r2, r3
 80014f8:	460b      	mov	r3, r1
 80014fa:	881b      	ldrh	r3, [r3, #0]
 80014fc:	8013      	strh	r3, [r2, #0]
	}

	// Calculate how many thousands
    *thousands_part = abs(value / 1000);
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	4a20      	ldr	r2, [pc, #128]	@ (8001584 <split_integer+0xb4>)
 8001502:	fb82 1203 	smull	r1, r2, r2, r3
 8001506:	1192      	asrs	r2, r2, #6
 8001508:	17db      	asrs	r3, r3, #31
 800150a:	1ad3      	subs	r3, r2, r3
 800150c:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001510:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	601a      	str	r2, [r3, #0]

    // Calculate the remaining hundreds
    int remainder = value % 1000;
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	4a1a      	ldr	r2, [pc, #104]	@ (8001584 <split_integer+0xb4>)
 800151c:	fb82 1203 	smull	r1, r2, r2, r3
 8001520:	1191      	asrs	r1, r2, #6
 8001522:	17da      	asrs	r2, r3, #31
 8001524:	1a8a      	subs	r2, r1, r2
 8001526:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800152a:	fb01 f202 	mul.w	r2, r1, r2
 800152e:	1a9b      	subs	r3, r3, r2
 8001530:	617b      	str	r3, [r7, #20]

    // Ensure hundreds_part is positive
    *hundreds_part = abs((int)(remainder / 100.0));
 8001532:	6978      	ldr	r0, [r7, #20]
 8001534:	f7ff f84e 	bl	80005d4 <__aeabi_i2d>
 8001538:	f04f 0200 	mov.w	r2, #0
 800153c:	4b12      	ldr	r3, [pc, #72]	@ (8001588 <split_integer+0xb8>)
 800153e:	f7ff f9dd 	bl	80008fc <__aeabi_ddiv>
 8001542:	4602      	mov	r2, r0
 8001544:	460b      	mov	r3, r1
 8001546:	4610      	mov	r0, r2
 8001548:	4619      	mov	r1, r3
 800154a:	f7ff fb5d 	bl	8000c08 <__aeabi_d2iz>
 800154e:	4603      	mov	r3, r0
 8001550:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001554:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	601a      	str	r2, [r3, #0]

    // Adjust thousands_part if rounding up results in exactly 1000
    if (*hundreds_part == 10) {
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	2b0a      	cmp	r3, #10
 8001562:	d107      	bne.n	8001574 <split_integer+0xa4>
        *thousands_part += 1;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	1c5a      	adds	r2, r3, #1
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	601a      	str	r2, [r3, #0]
        *hundreds_part = 0;
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	2200      	movs	r2, #0
 8001572:	601a      	str	r2, [r3, #0]
    }
}
 8001574:	bf00      	nop
 8001576:	3718      	adds	r7, #24
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	0800ee24 	.word	0x0800ee24
 8001580:	0800ee28 	.word	0x0800ee28
 8001584:	10624dd3 	.word	0x10624dd3
 8001588:	40590000 	.word	0x40590000

0800158c <led_task>:
 * @note The task must be notified when a new command is available.									   *
 * @note The function utilizes software timers to control LED effects.								   *
 ******************************************************************************************************/

void led_task(void *param)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b08c      	sub	sp, #48	@ 0x30
 8001590:	af02      	add	r7, sp, #8
 8001592:	6078      	str	r0, [r7, #4]
	// Communication variables
	uint32_t msg_addr;
	message_t *msg;

	// LED timer parameters
	int freq = 2; // Frequency in Hz
 8001594:	2302      	movs	r3, #2
 8001596:	613b      	str	r3, [r7, #16]
	int period = 500; // Period in ms
 8001598:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800159c:	627b      	str	r3, [r7, #36]	@ 0x24

	// FreeRTOS variables
	const TickType_t xTicksToWait = pdMS_TO_TICKS(EVENT_GROUP_WAIT_TIME); // Wait period for the event group
 800159e:	2364      	movs	r3, #100	@ 0x64
 80015a0:	623b      	str	r3, [r7, #32]
	uint32_t notificationValue;
	EventBits_t eventBits;

	while(1) {
		// Wait for task notification or timeout =========================================================================
		if (xTaskNotifyWait(0, 0, &notificationValue, xTicksToWait) == pdPASS) {										//
 80015a2:	f107 020c 	add.w	r2, r7, #12
 80015a6:	6a3b      	ldr	r3, [r7, #32]
 80015a8:	9300      	str	r3, [sp, #0]
 80015aa:	4613      	mov	r3, r2
 80015ac:	2200      	movs	r2, #0
 80015ae:	2100      	movs	r1, #0
 80015b0:	2000      	movs	r0, #0
 80015b2:	f009 fbc9 	bl	800ad48 <xTaskGenericNotifyWait>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b01      	cmp	r3, #1
 80015ba:	f040 817a 	bne.w	80018b2 <led_task+0x326>
																														//
			// Display LED menu for the user																			//
			xQueueSend(q_print, &msg_led_menu, portMAX_DELAY);															//
 80015be:	4b9a      	ldr	r3, [pc, #616]	@ (8001828 <led_task+0x29c>)
 80015c0:	6818      	ldr	r0, [r3, #0]
 80015c2:	2300      	movs	r3, #0
 80015c4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80015c8:	4998      	ldr	r1, [pc, #608]	@ (800182c <led_task+0x2a0>)
 80015ca:	f007 fcb9 	bl	8008f40 <xQueueGenericSend>
																														//
			// Wait for the user to select their desired LED effect														//
			xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);															//
 80015ce:	f107 0314 	add.w	r3, r7, #20
 80015d2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80015d6:	9200      	str	r2, [sp, #0]
 80015d8:	2200      	movs	r2, #0
 80015da:	2100      	movs	r1, #0
 80015dc:	2000      	movs	r0, #0
 80015de:	f009 fbb3 	bl	800ad48 <xTaskGenericNotifyWait>
			msg = (message_t*)msg_addr;																					//
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	61fb      	str	r3, [r7, #28]
																														//
			// Process command, adjust LED state, and set software timers accordingly									//
			if(msg->len <= 4) {																							//
 80015e6:	69fb      	ldr	r3, [r7, #28]
 80015e8:	68db      	ldr	r3, [r3, #12]
 80015ea:	2b04      	cmp	r3, #4
 80015ec:	f200 814c 	bhi.w	8001888 <led_task+0x2fc>
				if(!strcmp((char*)msg->payload, "None"))			// No effect										//
 80015f0:	69fb      	ldr	r3, [r7, #28]
 80015f2:	498f      	ldr	r1, [pc, #572]	@ (8001830 <led_task+0x2a4>)
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7fe fe35 	bl	8000264 <strcmp>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d109      	bne.n	8001614 <led_task+0x88>
				{																										//
					set_led_timer(effectNone);																			//
 8001600:	2004      	movs	r0, #4
 8001602:	f000 fa25 	bl	8001a50 <set_led_timer>
					curr_led_state = sNone;																				//
 8001606:	4b8b      	ldr	r3, [pc, #556]	@ (8001834 <led_task+0x2a8>)
 8001608:	2204      	movs	r2, #4
 800160a:	701a      	strb	r2, [r3, #0]
					control_all_leds(LED_OFF);																			//
 800160c:	2000      	movs	r0, #0
 800160e:	f000 fa51 	bl	8001ab4 <control_all_leds>
 8001612:	e141      	b.n	8001898 <led_task+0x30c>
				}																										//
				else if (!strcmp((char*)msg->payload, "E1")) {		// E1 effect										//
 8001614:	69fb      	ldr	r3, [r7, #28]
 8001616:	4988      	ldr	r1, [pc, #544]	@ (8001838 <led_task+0x2ac>)
 8001618:	4618      	mov	r0, r3
 800161a:	f7fe fe23 	bl	8000264 <strcmp>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d106      	bne.n	8001632 <led_task+0xa6>
					curr_led_state = sEffectE1;																			//
 8001624:	4b83      	ldr	r3, [pc, #524]	@ (8001834 <led_task+0x2a8>)
 8001626:	2200      	movs	r2, #0
 8001628:	701a      	strb	r2, [r3, #0]
					set_led_timer(effectE1);																			//
 800162a:	2000      	movs	r0, #0
 800162c:	f000 fa10 	bl	8001a50 <set_led_timer>
 8001630:	e132      	b.n	8001898 <led_task+0x30c>
				}																										//
				else if (!strcmp((char*)msg->payload, "E2")) {		// E2 effect										//
 8001632:	69fb      	ldr	r3, [r7, #28]
 8001634:	4981      	ldr	r1, [pc, #516]	@ (800183c <led_task+0x2b0>)
 8001636:	4618      	mov	r0, r3
 8001638:	f7fe fe14 	bl	8000264 <strcmp>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d106      	bne.n	8001650 <led_task+0xc4>
					curr_led_state = sEffectE2;																			//
 8001642:	4b7c      	ldr	r3, [pc, #496]	@ (8001834 <led_task+0x2a8>)
 8001644:	2201      	movs	r2, #1
 8001646:	701a      	strb	r2, [r3, #0]
					set_led_timer(effectE2);																			//
 8001648:	2001      	movs	r0, #1
 800164a:	f000 fa01 	bl	8001a50 <set_led_timer>
 800164e:	e123      	b.n	8001898 <led_task+0x30c>
				}																										//
				else if (!strcmp((char*)msg->payload, "E3")) {		// E3 effect										//
 8001650:	69fb      	ldr	r3, [r7, #28]
 8001652:	497b      	ldr	r1, [pc, #492]	@ (8001840 <led_task+0x2b4>)
 8001654:	4618      	mov	r0, r3
 8001656:	f7fe fe05 	bl	8000264 <strcmp>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d106      	bne.n	800166e <led_task+0xe2>
					curr_led_state = sEffectE3;																			//
 8001660:	4b74      	ldr	r3, [pc, #464]	@ (8001834 <led_task+0x2a8>)
 8001662:	2202      	movs	r2, #2
 8001664:	701a      	strb	r2, [r3, #0]
					set_led_timer(effectE3);																			//
 8001666:	2002      	movs	r0, #2
 8001668:	f000 f9f2 	bl	8001a50 <set_led_timer>
 800166c:	e114      	b.n	8001898 <led_task+0x30c>
				}																										//
				else if (!strcmp((char*)msg->payload, "E4")) {		// E4 effect										//
 800166e:	69fb      	ldr	r3, [r7, #28]
 8001670:	4974      	ldr	r1, [pc, #464]	@ (8001844 <led_task+0x2b8>)
 8001672:	4618      	mov	r0, r3
 8001674:	f7fe fdf6 	bl	8000264 <strcmp>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d106      	bne.n	800168c <led_task+0x100>
					curr_led_state = sEffectE4;																			//
 800167e:	4b6d      	ldr	r3, [pc, #436]	@ (8001834 <led_task+0x2a8>)
 8001680:	2203      	movs	r2, #3
 8001682:	701a      	strb	r2, [r3, #0]
					set_led_timer(effectE4);																			//
 8001684:	2003      	movs	r0, #3
 8001686:	f000 f9e3 	bl	8001a50 <set_led_timer>
 800168a:	e105      	b.n	8001898 <led_task+0x30c>
				}																										//
				else if (!strcmp((char*)msg->payload, "Tor")) {		// Toggle orange LED								//
 800168c:	69fb      	ldr	r3, [r7, #28]
 800168e:	496e      	ldr	r1, [pc, #440]	@ (8001848 <led_task+0x2bc>)
 8001690:	4618      	mov	r0, r3
 8001692:	f7fe fde7 	bl	8000264 <strcmp>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d10b      	bne.n	80016b4 <led_task+0x128>
					set_led_timer(effectNone);																			//
 800169c:	2004      	movs	r0, #4
 800169e:	f000 f9d7 	bl	8001a50 <set_led_timer>
					curr_led_state = sNone;																				//
 80016a2:	4b64      	ldr	r3, [pc, #400]	@ (8001834 <led_task+0x2a8>)
 80016a4:	2204      	movs	r2, #4
 80016a6:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_TogglePin(ORANGE_LED_PORT, ORANGE_LED_PIN);												//
 80016a8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80016ac:	4867      	ldr	r0, [pc, #412]	@ (800184c <led_task+0x2c0>)
 80016ae:	f003 f976 	bl	800499e <HAL_GPIO_TogglePin>
 80016b2:	e0f1      	b.n	8001898 <led_task+0x30c>
				}																										// N
				else if (!strcmp((char*)msg->payload, "Tgr")) {		// Toggle green LED									// O
 80016b4:	69fb      	ldr	r3, [r7, #28]
 80016b6:	4966      	ldr	r1, [pc, #408]	@ (8001850 <led_task+0x2c4>)
 80016b8:	4618      	mov	r0, r3
 80016ba:	f7fe fdd3 	bl	8000264 <strcmp>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d10b      	bne.n	80016dc <led_task+0x150>
					set_led_timer(effectNone);																			// T
 80016c4:	2004      	movs	r0, #4
 80016c6:	f000 f9c3 	bl	8001a50 <set_led_timer>
					curr_led_state = sNone;																				// I
 80016ca:	4b5a      	ldr	r3, [pc, #360]	@ (8001834 <led_task+0x2a8>)
 80016cc:	2204      	movs	r2, #4
 80016ce:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_TogglePin(GREEN_LED_PORT, GREEN_LED_PIN);													// F
 80016d0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80016d4:	485d      	ldr	r0, [pc, #372]	@ (800184c <led_task+0x2c0>)
 80016d6:	f003 f962 	bl	800499e <HAL_GPIO_TogglePin>
 80016da:	e0dd      	b.n	8001898 <led_task+0x30c>
				}																										// I
				else if (!strcmp((char*)msg->payload, "Tbl")) {		// Toggle blue LED									// C
 80016dc:	69fb      	ldr	r3, [r7, #28]
 80016de:	495d      	ldr	r1, [pc, #372]	@ (8001854 <led_task+0x2c8>)
 80016e0:	4618      	mov	r0, r3
 80016e2:	f7fe fdbf 	bl	8000264 <strcmp>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d10b      	bne.n	8001704 <led_task+0x178>
					set_led_timer(effectNone);																			// A
 80016ec:	2004      	movs	r0, #4
 80016ee:	f000 f9af 	bl	8001a50 <set_led_timer>
					curr_led_state = sNone;																				// T
 80016f2:	4b50      	ldr	r3, [pc, #320]	@ (8001834 <led_task+0x2a8>)
 80016f4:	2204      	movs	r2, #4
 80016f6:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_TogglePin(BLUE_LED_PORT, BLUE_LED_PIN);													// I
 80016f8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80016fc:	4853      	ldr	r0, [pc, #332]	@ (800184c <led_task+0x2c0>)
 80016fe:	f003 f94e 	bl	800499e <HAL_GPIO_TogglePin>
 8001702:	e0c9      	b.n	8001898 <led_task+0x30c>
				}																										// O
				else if (!strcmp((char*)msg->payload, "Tre")) {		// Toggle red LED									// N
 8001704:	69fb      	ldr	r3, [r7, #28]
 8001706:	4954      	ldr	r1, [pc, #336]	@ (8001858 <led_task+0x2cc>)
 8001708:	4618      	mov	r0, r3
 800170a:	f7fe fdab 	bl	8000264 <strcmp>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d10b      	bne.n	800172c <led_task+0x1a0>
					set_led_timer(effectNone);																			//
 8001714:	2004      	movs	r0, #4
 8001716:	f000 f99b 	bl	8001a50 <set_led_timer>
					curr_led_state = sNone;																				//
 800171a:	4b46      	ldr	r3, [pc, #280]	@ (8001834 <led_task+0x2a8>)
 800171c:	2204      	movs	r2, #4
 800171e:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_TogglePin(RED_LED_PORT, RED_LED_PIN);														//
 8001720:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001724:	4849      	ldr	r0, [pc, #292]	@ (800184c <led_task+0x2c0>)
 8001726:	f003 f93a 	bl	800499e <HAL_GPIO_TogglePin>
 800172a:	e0b5      	b.n	8001898 <led_task+0x30c>
				}																										//
				else if (parse_freq_string(msg, &freq)) {			// Frequency adjustment								//
 800172c:	f107 0310 	add.w	r3, r7, #16
 8001730:	4619      	mov	r1, r3
 8001732:	69f8      	ldr	r0, [r7, #28]
 8001734:	f000 fab2 	bl	8001c9c <parse_freq_string>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d055      	beq.n	80017ea <led_task+0x25e>
					// Check that there is an active effect																//
					if(sNone == curr_led_state) {																		//
 800173e:	4b3d      	ldr	r3, [pc, #244]	@ (8001834 <led_task+0x2a8>)
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	2b04      	cmp	r3, #4
 8001744:	d108      	bne.n	8001758 <led_task+0x1cc>
						xQueueSend(q_print, &msg_no_active_effect, portMAX_DELAY);										//
 8001746:	4b38      	ldr	r3, [pc, #224]	@ (8001828 <led_task+0x29c>)
 8001748:	6818      	ldr	r0, [r3, #0]
 800174a:	2300      	movs	r3, #0
 800174c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001750:	4942      	ldr	r1, [pc, #264]	@ (800185c <led_task+0x2d0>)
 8001752:	f007 fbf5 	bl	8008f40 <xQueueGenericSend>
 8001756:	e09f      	b.n	8001898 <led_task+0x30c>
					}																									//
					// Check that frequency is between 1 and 10 Hz														//
					else if(freq > 10) {																				//
 8001758:	693b      	ldr	r3, [r7, #16]
 800175a:	2b0a      	cmp	r3, #10
 800175c:	dd08      	ble.n	8001770 <led_task+0x1e4>
						xQueueSend(q_print, &msg_inv_freq, portMAX_DELAY);												//
 800175e:	4b32      	ldr	r3, [pc, #200]	@ (8001828 <led_task+0x29c>)
 8001760:	6818      	ldr	r0, [r3, #0]
 8001762:	2300      	movs	r3, #0
 8001764:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001768:	493d      	ldr	r1, [pc, #244]	@ (8001860 <led_task+0x2d4>)
 800176a:	f007 fbe9 	bl	8008f40 <xQueueGenericSend>
 800176e:	e093      	b.n	8001898 <led_task+0x30c>
					}																									//
					// Change timer frequency																			//
					else {																								//
						period = (1.0 / freq) * 1000;																	//
 8001770:	693b      	ldr	r3, [r7, #16]
 8001772:	4618      	mov	r0, r3
 8001774:	f7fe ff2e 	bl	80005d4 <__aeabi_i2d>
 8001778:	4602      	mov	r2, r0
 800177a:	460b      	mov	r3, r1
 800177c:	f04f 0000 	mov.w	r0, #0
 8001780:	4938      	ldr	r1, [pc, #224]	@ (8001864 <led_task+0x2d8>)
 8001782:	f7ff f8bb 	bl	80008fc <__aeabi_ddiv>
 8001786:	4602      	mov	r2, r0
 8001788:	460b      	mov	r3, r1
 800178a:	4610      	mov	r0, r2
 800178c:	4619      	mov	r1, r3
 800178e:	f04f 0200 	mov.w	r2, #0
 8001792:	4b35      	ldr	r3, [pc, #212]	@ (8001868 <led_task+0x2dc>)
 8001794:	f7fe ff88 	bl	80006a8 <__aeabi_dmul>
 8001798:	4602      	mov	r2, r0
 800179a:	460b      	mov	r3, r1
 800179c:	4610      	mov	r0, r2
 800179e:	4619      	mov	r1, r3
 80017a0:	f7ff fa32 	bl	8000c08 <__aeabi_d2iz>
 80017a4:	4603      	mov	r3, r0
 80017a6:	627b      	str	r3, [r7, #36]	@ 0x24
						if (xTimerChangePeriod(handle_led_timer[curr_led_state], pdMS_TO_TICKS(period), 0) != pdPASS) {	//
 80017a8:	4b22      	ldr	r3, [pc, #136]	@ (8001834 <led_task+0x2a8>)
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	461a      	mov	r2, r3
 80017ae:	4b2f      	ldr	r3, [pc, #188]	@ (800186c <led_task+0x2e0>)
 80017b0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80017b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017b6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80017ba:	fb02 f303 	mul.w	r3, r2, r3
 80017be:	4a2c      	ldr	r2, [pc, #176]	@ (8001870 <led_task+0x2e4>)
 80017c0:	fba2 2303 	umull	r2, r3, r2, r3
 80017c4:	099a      	lsrs	r2, r3, #6
 80017c6:	2300      	movs	r3, #0
 80017c8:	9300      	str	r3, [sp, #0]
 80017ca:	2300      	movs	r3, #0
 80017cc:	2104      	movs	r1, #4
 80017ce:	f009 fe5f 	bl	800b490 <xTimerGenericCommand>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	d05f      	beq.n	8001898 <led_task+0x30c>
							// If frequency update was not successful, notify the user									//
							xQueueSend(q_print, &msg_err_freq, portMAX_DELAY);											//
 80017d8:	4b13      	ldr	r3, [pc, #76]	@ (8001828 <led_task+0x29c>)
 80017da:	6818      	ldr	r0, [r3, #0]
 80017dc:	2300      	movs	r3, #0
 80017de:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80017e2:	4924      	ldr	r1, [pc, #144]	@ (8001874 <led_task+0x2e8>)
 80017e4:	f007 fbac 	bl	8008f40 <xQueueGenericSend>
 80017e8:	e056      	b.n	8001898 <led_task+0x30c>
						}																								//
					}																									//
				}																										//
				else if (!strcmp((char*)msg->payload, "Main")) {	// Back to main menu								//
 80017ea:	69fb      	ldr	r3, [r7, #28]
 80017ec:	4922      	ldr	r1, [pc, #136]	@ (8001878 <led_task+0x2ec>)
 80017ee:	4618      	mov	r0, r3
 80017f0:	f7fe fd38 	bl	8000264 <strcmp>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d10c      	bne.n	8001814 <led_task+0x288>
					// Update the system state																			//
					curr_sys_state = sMainMenu;																			//
 80017fa:	4b20      	ldr	r3, [pc, #128]	@ (800187c <led_task+0x2f0>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	701a      	strb	r2, [r3, #0]
																														//
					// Notify the main menu task																		//
					xTaskNotify(handle_main_menu_task, 0, eNoAction);													//
 8001800:	4b1f      	ldr	r3, [pc, #124]	@ (8001880 <led_task+0x2f4>)
 8001802:	6818      	ldr	r0, [r3, #0]
 8001804:	2300      	movs	r3, #0
 8001806:	9300      	str	r3, [sp, #0]
 8001808:	2300      	movs	r3, #0
 800180a:	2200      	movs	r2, #0
 800180c:	2100      	movs	r1, #0
 800180e:	f009 fb25 	bl	800ae5c <xTaskGenericNotify>
 8001812:	e041      	b.n	8001898 <led_task+0x30c>
				}																										//
				else												// Invalid response									//
					xQueueSend(q_print, &msg_inv_led, portMAX_DELAY);													//
 8001814:	4b04      	ldr	r3, [pc, #16]	@ (8001828 <led_task+0x29c>)
 8001816:	6818      	ldr	r0, [r3, #0]
 8001818:	2300      	movs	r3, #0
 800181a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800181e:	4919      	ldr	r1, [pc, #100]	@ (8001884 <led_task+0x2f8>)
 8001820:	f007 fb8e 	bl	8008f40 <xQueueGenericSend>
 8001824:	e038      	b.n	8001898 <led_task+0x30c>
 8001826:	bf00      	nop
 8001828:	200015a0 	.word	0x200015a0
 800182c:	2000001c 	.word	0x2000001c
 8001830:	0800f0e4 	.word	0x0800f0e4
 8001834:	20000020 	.word	0x20000020
 8001838:	0800f0ec 	.word	0x0800f0ec
 800183c:	0800f0f0 	.word	0x0800f0f0
 8001840:	0800f0f4 	.word	0x0800f0f4
 8001844:	0800f0f8 	.word	0x0800f0f8
 8001848:	0800f0fc 	.word	0x0800f0fc
 800184c:	40020c00 	.word	0x40020c00
 8001850:	0800f100 	.word	0x0800f100
 8001854:	0800f104 	.word	0x0800f104
 8001858:	0800f108 	.word	0x0800f108
 800185c:	20000010 	.word	0x20000010
 8001860:	20000018 	.word	0x20000018
 8001864:	3ff00000 	.word	0x3ff00000
 8001868:	408f4000 	.word	0x408f4000
 800186c:	200015a8 	.word	0x200015a8
 8001870:	10624dd3 	.word	0x10624dd3
 8001874:	20000014 	.word	0x20000014
 8001878:	0800f10c 	.word	0x0800f10c
 800187c:	200015c9 	.word	0x200015c9
 8001880:	20001584 	.word	0x20001584
 8001884:	2000000c 	.word	0x2000000c
			}																											//
			else {																										//
				// If user input is longer than 4 characters, notify user of invalid response							//
				xQueueSend(q_print, &msg_inv_led, portMAX_DELAY);														//
 8001888:	4b5f      	ldr	r3, [pc, #380]	@ (8001a08 <led_task+0x47c>)
 800188a:	6818      	ldr	r0, [r3, #0]
 800188c:	2300      	movs	r3, #0
 800188e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001892:	495e      	ldr	r1, [pc, #376]	@ (8001a0c <led_task+0x480>)
 8001894:	f007 fb54 	bl	8008f40 <xQueueGenericSend>
			}																											//
																														//
			// Notify self / led task if not returning to the main menu													//
			if (sLedMenu == curr_sys_state)																				//
 8001898:	4b5d      	ldr	r3, [pc, #372]	@ (8001a10 <led_task+0x484>)
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	2b01      	cmp	r3, #1
 800189e:	d108      	bne.n	80018b2 <led_task+0x326>
				xTaskNotify(handle_led_task, 0, eNoAction);																//
 80018a0:	4b5c      	ldr	r3, [pc, #368]	@ (8001a14 <led_task+0x488>)
 80018a2:	6818      	ldr	r0, [r3, #0]
 80018a4:	2300      	movs	r3, #0
 80018a6:	9300      	str	r3, [sp, #0]
 80018a8:	2300      	movs	r3, #0
 80018aa:	2200      	movs	r2, #0
 80018ac:	2100      	movs	r1, #0
 80018ae:	f009 fad5 	bl	800ae5c <xTaskGenericNotify>
		}	// ===========================================================================================================
		// If timeout, check for any LED event group bits set ------------------------------------------------------------
		eventBits =  xEventGroupWaitBits(																				//
 80018b2:	4b59      	ldr	r3, [pc, #356]	@ (8001a18 <led_task+0x48c>)
 80018b4:	6818      	ldr	r0, [r3, #0]
 80018b6:	2300      	movs	r3, #0
 80018b8:	9300      	str	r3, [sp, #0]
 80018ba:	2300      	movs	r3, #0
 80018bc:	2201      	movs	r2, #1
 80018be:	210f      	movs	r1, #15
 80018c0:	f007 f814 	bl	80088ec <xEventGroupWaitBits>
 80018c4:	61b8      	str	r0, [r7, #24]
		             ACCEL_READ_X_BIT | ACCEL_READ_Y_BIT | ACCEL_READ_Z_BIT | TURN_OFF_LEDS_BIT,						//
		             pdTRUE,  // Clear bits on exit																		//
		             pdFALSE, // Wait for any bit to be set																//
		             0);      // Do not block																			//
																														//
		if ((eventBits & ACCEL_READ_X_BIT) && (eventBits & ACCEL_READ_Y_BIT) && (eventBits & ACCEL_READ_Z_BIT)) {		//
 80018c6:	69bb      	ldr	r3, [r7, #24]
 80018c8:	f003 0301 	and.w	r3, r3, #1
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d022      	beq.n	8001916 <led_task+0x38a>
 80018d0:	69bb      	ldr	r3, [r7, #24]
 80018d2:	f003 0302 	and.w	r3, r3, #2
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d01d      	beq.n	8001916 <led_task+0x38a>
 80018da:	69bb      	ldr	r3, [r7, #24]
 80018dc:	f003 0304 	and.w	r3, r3, #4
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d018      	beq.n	8001916 <led_task+0x38a>
			// Light all LED for x-, y-, and z-axis success																//
			set_led_timer(effectNone);																					//
 80018e4:	2004      	movs	r0, #4
 80018e6:	f000 f8b3 	bl	8001a50 <set_led_timer>
			curr_led_state = sNone;																						//
 80018ea:	4b4c      	ldr	r3, [pc, #304]	@ (8001a1c <led_task+0x490>)
 80018ec:	2204      	movs	r2, #4
 80018ee:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(ORANGE_LED_PORT, ORANGE_LED_PIN, SET);													//
 80018f0:	2201      	movs	r2, #1
 80018f2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80018f6:	484a      	ldr	r0, [pc, #296]	@ (8001a20 <led_task+0x494>)
 80018f8:	f003 f838 	bl	800496c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(BLUE_LED_PORT, BLUE_LED_PIN, SET);														//
 80018fc:	2201      	movs	r2, #1
 80018fe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001902:	4847      	ldr	r0, [pc, #284]	@ (8001a20 <led_task+0x494>)
 8001904:	f003 f832 	bl	800496c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_LED_PORT, GREEN_LED_PIN, SET);														//
 8001908:	2201      	movs	r2, #1
 800190a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800190e:	4844      	ldr	r0, [pc, #272]	@ (8001a20 <led_task+0x494>)
 8001910:	f003 f82c 	bl	800496c <HAL_GPIO_WritePin>
 8001914:	e04c      	b.n	80019b0 <led_task+0x424>
		}																												//
		else if (eventBits & TURN_OFF_LEDS_BIT) {																		// E
 8001916:	69bb      	ldr	r3, [r7, #24]
 8001918:	f003 0308 	and.w	r3, r3, #8
 800191c:	2b00      	cmp	r3, #0
 800191e:	d009      	beq.n	8001934 <led_task+0x3a8>
			// Turn off all LEDs																						// V
			set_led_timer(effectNone);																					// E
 8001920:	2004      	movs	r0, #4
 8001922:	f000 f895 	bl	8001a50 <set_led_timer>
			curr_led_state = sNone;																						// N
 8001926:	4b3d      	ldr	r3, [pc, #244]	@ (8001a1c <led_task+0x490>)
 8001928:	2204      	movs	r2, #4
 800192a:	701a      	strb	r2, [r3, #0]
			control_all_leds(LED_OFF);																					// T
 800192c:	2000      	movs	r0, #0
 800192e:	f000 f8c1 	bl	8001ab4 <control_all_leds>
 8001932:	e03d      	b.n	80019b0 <led_task+0x424>
		}																												//
		else if (eventBits & ACCEL_READ_X_BIT) {																		// G
 8001934:	69bb      	ldr	r3, [r7, #24]
 8001936:	f003 0301 	and.w	r3, r3, #1
 800193a:	2b00      	cmp	r3, #0
 800193c:	d00f      	beq.n	800195e <led_task+0x3d2>
			// Light orange LED for x-axis success																		// R
			set_led_timer(effectNone);																					// O
 800193e:	2004      	movs	r0, #4
 8001940:	f000 f886 	bl	8001a50 <set_led_timer>
			curr_led_state = sNone;																						// U
 8001944:	4b35      	ldr	r3, [pc, #212]	@ (8001a1c <led_task+0x490>)
 8001946:	2204      	movs	r2, #4
 8001948:	701a      	strb	r2, [r3, #0]
			control_all_leds(LED_OFF);																					// P
 800194a:	2000      	movs	r0, #0
 800194c:	f000 f8b2 	bl	8001ab4 <control_all_leds>
			HAL_GPIO_WritePin(ORANGE_LED_PORT, ORANGE_LED_PIN, SET);													//
 8001950:	2201      	movs	r2, #1
 8001952:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001956:	4832      	ldr	r0, [pc, #200]	@ (8001a20 <led_task+0x494>)
 8001958:	f003 f808 	bl	800496c <HAL_GPIO_WritePin>
 800195c:	e028      	b.n	80019b0 <led_task+0x424>
		}																												//
		else if (eventBits & ACCEL_READ_Y_BIT) {																		//
 800195e:	69bb      	ldr	r3, [r7, #24]
 8001960:	f003 0302 	and.w	r3, r3, #2
 8001964:	2b00      	cmp	r3, #0
 8001966:	d00f      	beq.n	8001988 <led_task+0x3fc>
			// Light blue LED for y-axis success																		//
			set_led_timer(effectNone);																					//
 8001968:	2004      	movs	r0, #4
 800196a:	f000 f871 	bl	8001a50 <set_led_timer>
			curr_led_state = sNone;																						//
 800196e:	4b2b      	ldr	r3, [pc, #172]	@ (8001a1c <led_task+0x490>)
 8001970:	2204      	movs	r2, #4
 8001972:	701a      	strb	r2, [r3, #0]
			control_all_leds(LED_OFF);																					//
 8001974:	2000      	movs	r0, #0
 8001976:	f000 f89d 	bl	8001ab4 <control_all_leds>
			HAL_GPIO_WritePin(BLUE_LED_PORT, BLUE_LED_PIN, SET);														//
 800197a:	2201      	movs	r2, #1
 800197c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001980:	4827      	ldr	r0, [pc, #156]	@ (8001a20 <led_task+0x494>)
 8001982:	f002 fff3 	bl	800496c <HAL_GPIO_WritePin>
 8001986:	e013      	b.n	80019b0 <led_task+0x424>
		}																												//
		else if (eventBits & ACCEL_READ_Z_BIT) {																		//
 8001988:	69bb      	ldr	r3, [r7, #24]
 800198a:	f003 0304 	and.w	r3, r3, #4
 800198e:	2b00      	cmp	r3, #0
 8001990:	d00e      	beq.n	80019b0 <led_task+0x424>
			// Light green LED for z-axis success																		//
			set_led_timer(effectNone);																					//
 8001992:	2004      	movs	r0, #4
 8001994:	f000 f85c 	bl	8001a50 <set_led_timer>
			curr_led_state = sNone;																						//
 8001998:	4b20      	ldr	r3, [pc, #128]	@ (8001a1c <led_task+0x490>)
 800199a:	2204      	movs	r2, #4
 800199c:	701a      	strb	r2, [r3, #0]
			control_all_leds(LED_OFF);																					//
 800199e:	2000      	movs	r0, #0
 80019a0:	f000 f888 	bl	8001ab4 <control_all_leds>
			HAL_GPIO_WritePin(GREEN_LED_PORT, GREEN_LED_PIN, SET);														//
 80019a4:	2201      	movs	r2, #1
 80019a6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80019aa:	481d      	ldr	r0, [pc, #116]	@ (8001a20 <led_task+0x494>)
 80019ac:	f002 ffde 	bl	800496c <HAL_GPIO_WritePin>
		}	// -----------------------------------------------------------------------------------------------------------
		// ===============================================================================================================
		// Check if rtcSemaphore is available																			//
		if (xSemaphoreTake(rtcSemaphore, RTC_SEMAPHORE_WAIT_TIME) == pdTRUE) {											// S
 80019b0:	4b1c      	ldr	r3, [pc, #112]	@ (8001a24 <led_task+0x498>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	210a      	movs	r1, #10
 80019b6:	4618      	mov	r0, r3
 80019b8:	f007 fdc2 	bl	8009540 <xQueueSemaphoreTake>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b01      	cmp	r3, #1
 80019c0:	d10e      	bne.n	80019e0 <led_task+0x454>
			// Light red LED to indicate successful RTC configuration													// E
			set_led_timer(effectNone);																					// M
 80019c2:	2004      	movs	r0, #4
 80019c4:	f000 f844 	bl	8001a50 <set_led_timer>
			curr_led_state = sNone;																						// A
 80019c8:	4b14      	ldr	r3, [pc, #80]	@ (8001a1c <led_task+0x490>)
 80019ca:	2204      	movs	r2, #4
 80019cc:	701a      	strb	r2, [r3, #0]
			control_all_leds(LED_OFF);																					// P
 80019ce:	2000      	movs	r0, #0
 80019d0:	f000 f870 	bl	8001ab4 <control_all_leds>
			HAL_GPIO_WritePin(RED_LED_PORT, RED_LED_PIN, SET);															// H
 80019d4:	2201      	movs	r2, #1
 80019d6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80019da:	4811      	ldr	r0, [pc, #68]	@ (8001a20 <led_task+0x494>)
 80019dc:	f002 ffc6 	bl	800496c <HAL_GPIO_WritePin>
		} 																												// O
		if (xSemaphoreTake(ledOffSemaphore, RTC_SEMAPHORE_WAIT_TIME) == pdTRUE) {										// R
 80019e0:	4b11      	ldr	r3, [pc, #68]	@ (8001a28 <led_task+0x49c>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	210a      	movs	r1, #10
 80019e6:	4618      	mov	r0, r3
 80019e8:	f007 fdaa 	bl	8009540 <xQueueSemaphoreTake>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	f47f add7 	bne.w	80015a2 <led_task+0x16>
			// Turn off all LEDs																						// E
			set_led_timer(effectNone);																					// S
 80019f4:	2004      	movs	r0, #4
 80019f6:	f000 f82b 	bl	8001a50 <set_led_timer>
			curr_led_state = sNone;																						//
 80019fa:	4b08      	ldr	r3, [pc, #32]	@ (8001a1c <led_task+0x490>)
 80019fc:	2204      	movs	r2, #4
 80019fe:	701a      	strb	r2, [r3, #0]
			control_all_leds(LED_OFF);																					//
 8001a00:	2000      	movs	r0, #0
 8001a02:	f000 f857 	bl	8001ab4 <control_all_leds>
		if (xTaskNotifyWait(0, 0, &notificationValue, xTicksToWait) == pdPASS) {										//
 8001a06:	e5cc      	b.n	80015a2 <led_task+0x16>
 8001a08:	200015a0 	.word	0x200015a0
 8001a0c:	2000000c 	.word	0x2000000c
 8001a10:	200015c9 	.word	0x200015c9
 8001a14:	20001590 	.word	0x20001590
 8001a18:	200015bc 	.word	0x200015bc
 8001a1c:	20000020 	.word	0x20000020
 8001a20:	40020c00 	.word	0x40020c00
 8001a24:	200015c0 	.word	0x200015c0
 8001a28:	200015c4 	.word	0x200015c4

08001a2c <led_callback>:
 * @note The function assumes that the timer IDs correspond directly to the LED effects to be executed *
 *       and relies on proper timer setup and management by the calling code.						   *
 ******************************************************************************************************/

void led_callback(TimerHandle_t xTimer)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b084      	sub	sp, #16
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
	// Get timer ID
	int id = (uint32_t)pvTimerGetTimerID(xTimer);
 8001a34:	6878      	ldr	r0, [r7, #4]
 8001a36:	f00a f815 	bl	800ba64 <pvTimerGetTimerID>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	60fb      	str	r3, [r7, #12]

	// LED effects correspond to timer ID's
	int effect = id;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	60bb      	str	r3, [r7, #8]
	execute_led_effect(effect);
 8001a42:	68b8      	ldr	r0, [r7, #8]
 8001a44:	f000 f8c4 	bl	8001bd0 <execute_led_effect>
}
 8001a48:	bf00      	nop
 8001a4a:	3710      	adds	r7, #16
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}

08001a50 <set_led_timer>:
 * @note This function assumes that `handle_led_timer[]` array is properly initialized and contains    *
 *       valid FreeRTOS software timer handles for each LED effect.									   *
 ******************************************************************************************************/

void set_led_timer(led_effect_t effect)
{
 8001a50:	b590      	push	{r4, r7, lr}
 8001a52:	b087      	sub	sp, #28
 8001a54:	af02      	add	r7, sp, #8
 8001a56:	4603      	mov	r3, r0
 8001a58:	71fb      	strb	r3, [r7, #7]
	// Turn off all timers
	for(int i=0; i<NUM_LED_TIMERS; i++) {
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	60fb      	str	r3, [r7, #12]
 8001a5e:	e00e      	b.n	8001a7e <set_led_timer+0x2e>
		xTimerStop(handle_led_timer[i], portMAX_DELAY);
 8001a60:	4a13      	ldr	r2, [pc, #76]	@ (8001ab0 <set_led_timer+0x60>)
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001a68:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a6c:	9300      	str	r3, [sp, #0]
 8001a6e:	2300      	movs	r3, #0
 8001a70:	2200      	movs	r2, #0
 8001a72:	2103      	movs	r1, #3
 8001a74:	f009 fd0c 	bl	800b490 <xTimerGenericCommand>
	for(int i=0; i<NUM_LED_TIMERS; i++) {
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	3301      	adds	r3, #1
 8001a7c:	60fb      	str	r3, [r7, #12]
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	2b03      	cmp	r3, #3
 8001a82:	dded      	ble.n	8001a60 <set_led_timer+0x10>
	}

	// Start the selected timer
	if(effectNone != effect) {
 8001a84:	79fb      	ldrb	r3, [r7, #7]
 8001a86:	2b04      	cmp	r3, #4
 8001a88:	d00e      	beq.n	8001aa8 <set_led_timer+0x58>
		xTimerStart(handle_led_timer[effect], portMAX_DELAY);
 8001a8a:	79fb      	ldrb	r3, [r7, #7]
 8001a8c:	4a08      	ldr	r2, [pc, #32]	@ (8001ab0 <set_led_timer+0x60>)
 8001a8e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8001a92:	f008 fb8f 	bl	800a1b4 <xTaskGetTickCount>
 8001a96:	4602      	mov	r2, r0
 8001a98:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a9c:	9300      	str	r3, [sp, #0]
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	2101      	movs	r1, #1
 8001aa2:	4620      	mov	r0, r4
 8001aa4:	f009 fcf4 	bl	800b490 <xTimerGenericCommand>
	}
}
 8001aa8:	bf00      	nop
 8001aaa:	3714      	adds	r7, #20
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd90      	pop	{r4, r7, pc}
 8001ab0:	200015a8 	.word	0x200015a8

08001ab4 <control_all_leds>:
 * 																									   *
 * @note This function assumes that the macros for each on-board LED are configured correctly.	       *
 ******************************************************************************************************/

void control_all_leds(int state)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ORANGE_LED_PORT, ORANGE_LED_PIN, state);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	b2db      	uxtb	r3, r3
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001ac6:	480f      	ldr	r0, [pc, #60]	@ (8001b04 <control_all_leds+0x50>)
 8001ac8:	f002 ff50 	bl	800496c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_LED_PORT, GREEN_LED_PIN, state);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	b2db      	uxtb	r3, r3
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001ad6:	480b      	ldr	r0, [pc, #44]	@ (8001b04 <control_all_leds+0x50>)
 8001ad8:	f002 ff48 	bl	800496c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BLUE_LED_PORT, BLUE_LED_PIN, state);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	b2db      	uxtb	r3, r3
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001ae6:	4807      	ldr	r0, [pc, #28]	@ (8001b04 <control_all_leds+0x50>)
 8001ae8:	f002 ff40 	bl	800496c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED_LED_PORT, RED_LED_PIN, state);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	461a      	mov	r2, r3
 8001af2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001af6:	4803      	ldr	r0, [pc, #12]	@ (8001b04 <control_all_leds+0x50>)
 8001af8:	f002 ff38 	bl	800496c <HAL_GPIO_WritePin>
}
 8001afc:	bf00      	nop
 8001afe:	3708      	adds	r7, #8
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	40020c00 	.word	0x40020c00

08001b08 <control_led_group>:
 * @note The provided `led_mode` specifies which LED group should be turned on (ex. LED_EVEN). The	   *
 *       other LED group (ex. LED_ODD) will be turned off.											   *
 ******************************************************************************************************/

void control_led_group(int led_mode)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
	// Turn on even LEDs
	if(LED_EVEN == led_mode) {
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d118      	bne.n	8001b48 <control_led_group+0x40>
		HAL_GPIO_WritePin(ORANGE_LED_PORT, ORANGE_LED_PIN, GPIO_PIN_RESET);
 8001b16:	2200      	movs	r2, #0
 8001b18:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b1c:	4818      	ldr	r0, [pc, #96]	@ (8001b80 <control_led_group+0x78>)
 8001b1e:	f002 ff25 	bl	800496c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_LED_PORT, GREEN_LED_PIN, GPIO_PIN_SET);
 8001b22:	2201      	movs	r2, #1
 8001b24:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b28:	4815      	ldr	r0, [pc, #84]	@ (8001b80 <control_led_group+0x78>)
 8001b2a:	f002 ff1f 	bl	800496c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BLUE_LED_PORT, BLUE_LED_PIN, GPIO_PIN_RESET);
 8001b2e:	2200      	movs	r2, #0
 8001b30:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001b34:	4812      	ldr	r0, [pc, #72]	@ (8001b80 <control_led_group+0x78>)
 8001b36:	f002 ff19 	bl	800496c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_LED_PORT, RED_LED_PIN, GPIO_PIN_SET);
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b40:	480f      	ldr	r0, [pc, #60]	@ (8001b80 <control_led_group+0x78>)
 8001b42:	f002 ff13 	bl	800496c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ORANGE_LED_PORT, ORANGE_LED_PIN, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GREEN_LED_PORT, GREEN_LED_PIN, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(BLUE_LED_PORT, BLUE_LED_PIN, GPIO_PIN_SET);
		HAL_GPIO_WritePin(RED_LED_PORT, RED_LED_PIN, GPIO_PIN_RESET);
	}
}
 8001b46:	e017      	b.n	8001b78 <control_led_group+0x70>
		HAL_GPIO_WritePin(ORANGE_LED_PORT, ORANGE_LED_PIN, GPIO_PIN_SET);
 8001b48:	2201      	movs	r2, #1
 8001b4a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b4e:	480c      	ldr	r0, [pc, #48]	@ (8001b80 <control_led_group+0x78>)
 8001b50:	f002 ff0c 	bl	800496c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_LED_PORT, GREEN_LED_PIN, GPIO_PIN_RESET);
 8001b54:	2200      	movs	r2, #0
 8001b56:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b5a:	4809      	ldr	r0, [pc, #36]	@ (8001b80 <control_led_group+0x78>)
 8001b5c:	f002 ff06 	bl	800496c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BLUE_LED_PORT, BLUE_LED_PIN, GPIO_PIN_SET);
 8001b60:	2201      	movs	r2, #1
 8001b62:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001b66:	4806      	ldr	r0, [pc, #24]	@ (8001b80 <control_led_group+0x78>)
 8001b68:	f002 ff00 	bl	800496c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_LED_PORT, RED_LED_PIN, GPIO_PIN_RESET);
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b72:	4803      	ldr	r0, [pc, #12]	@ (8001b80 <control_led_group+0x78>)
 8001b74:	f002 fefa 	bl	800496c <HAL_GPIO_WritePin>
}
 8001b78:	bf00      	nop
 8001b7a:	3708      	adds	r7, #8
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	40020c00 	.word	0x40020c00

08001b84 <control_single_led>:
 * @note `config` dictates the LED states, ex. 0x05 = 0101 = Green and Red LEDs on, Orange and Blue    *
 *       LEDs off.																					   *
 ******************************************************************************************************/

void control_single_led(int config)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b084      	sub	sp, #16
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
	// Orange		LD3			GPIO_PIN_13		0x2000  //
	// Red			LD5			GPIO_PIN_14		0x4000  //
	// Blue			LD6			GPIO_PIN_15		0x8000  //
	//////////////////////////////////////////////////////

	for(int i=0; i<NUM_LED_TIMERS; i++) {
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	60fb      	str	r3, [r7, #12]
 8001b90:	e014      	b.n	8001bbc <control_single_led+0x38>
		HAL_GPIO_WritePin(GREEN_LED_PORT, (GREEN_LED_PIN << i), ((config >> i) & 0x1));
 8001b92:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9c:	b299      	uxth	r1, r3
 8001b9e:	687a      	ldr	r2, [r7, #4]
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	fa42 f303 	asr.w	r3, r2, r3
 8001ba6:	b2db      	uxtb	r3, r3
 8001ba8:	f003 0301 	and.w	r3, r3, #1
 8001bac:	b2db      	uxtb	r3, r3
 8001bae:	461a      	mov	r2, r3
 8001bb0:	4806      	ldr	r0, [pc, #24]	@ (8001bcc <control_single_led+0x48>)
 8001bb2:	f002 fedb 	bl	800496c <HAL_GPIO_WritePin>
	for(int i=0; i<NUM_LED_TIMERS; i++) {
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	3301      	adds	r3, #1
 8001bba:	60fb      	str	r3, [r7, #12]
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	2b03      	cmp	r3, #3
 8001bc0:	dde7      	ble.n	8001b92 <control_single_led+0xe>
	}
}
 8001bc2:	bf00      	nop
 8001bc4:	bf00      	nop
 8001bc6:	3710      	adds	r7, #16
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	40020c00 	.word	0x40020c00

08001bd0 <execute_led_effect>:
 * @note This function assumes that functions `control_all_leds()`, `control_led_group()`, and 		   *
 *       `control_single_led()` are implemented to control the LEDs accordingly.			 		   *
 ******************************************************************************************************/

void execute_led_effect(int effect)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
	// Flag used for effects E1 and E2
	static int flag = 1;
	// i and used for effects E3 and E4
	static int i = 0;

	switch(effect) {
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2b03      	cmp	r3, #3
 8001bdc:	d854      	bhi.n	8001c88 <execute_led_effect+0xb8>
 8001bde:	a201      	add	r2, pc, #4	@ (adr r2, 8001be4 <execute_led_effect+0x14>)
 8001be0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001be4:	08001bf5 	.word	0x08001bf5
 8001be8:	08001c19 	.word	0x08001c19
 8001bec:	08001c3d 	.word	0x08001c3d
 8001bf0:	08001c63 	.word	0x08001c63
		case effectE1:
			// Flash all LEDs in unison
			(flag ^= 1) ? control_all_leds(LED_OFF) : control_all_leds(LED_ON);
 8001bf4:	4b27      	ldr	r3, [pc, #156]	@ (8001c94 <execute_led_effect+0xc4>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f083 0301 	eor.w	r3, r3, #1
 8001bfc:	4a25      	ldr	r2, [pc, #148]	@ (8001c94 <execute_led_effect+0xc4>)
 8001bfe:	6013      	str	r3, [r2, #0]
 8001c00:	4b24      	ldr	r3, [pc, #144]	@ (8001c94 <execute_led_effect+0xc4>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d003      	beq.n	8001c10 <execute_led_effect+0x40>
 8001c08:	2000      	movs	r0, #0
 8001c0a:	f7ff ff53 	bl	8001ab4 <control_all_leds>
			break;
 8001c0e:	e03c      	b.n	8001c8a <execute_led_effect+0xba>
			(flag ^= 1) ? control_all_leds(LED_OFF) : control_all_leds(LED_ON);
 8001c10:	2001      	movs	r0, #1
 8001c12:	f7ff ff4f 	bl	8001ab4 <control_all_leds>
			break;
 8001c16:	e038      	b.n	8001c8a <execute_led_effect+0xba>
		case effectE2:
			// Flash even and odd LEDs back and forth
			(flag ^= 1) ? control_led_group(LED_EVEN) : control_led_group(LED_ODD);
 8001c18:	4b1e      	ldr	r3, [pc, #120]	@ (8001c94 <execute_led_effect+0xc4>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f083 0301 	eor.w	r3, r3, #1
 8001c20:	4a1c      	ldr	r2, [pc, #112]	@ (8001c94 <execute_led_effect+0xc4>)
 8001c22:	6013      	str	r3, [r2, #0]
 8001c24:	4b1b      	ldr	r3, [pc, #108]	@ (8001c94 <execute_led_effect+0xc4>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d003      	beq.n	8001c34 <execute_led_effect+0x64>
 8001c2c:	2000      	movs	r0, #0
 8001c2e:	f7ff ff6b 	bl	8001b08 <control_led_group>
			break;
 8001c32:	e02a      	b.n	8001c8a <execute_led_effect+0xba>
			(flag ^= 1) ? control_led_group(LED_EVEN) : control_led_group(LED_ODD);
 8001c34:	2001      	movs	r0, #1
 8001c36:	f7ff ff67 	bl	8001b08 <control_led_group>
			break;
 8001c3a:	e026      	b.n	8001c8a <execute_led_effect+0xba>
		case effectE3:
			// Move the illuminated LED around the circle of on-board LEDs
			control_single_led(0x1 << (i++ % 4));
 8001c3c:	4b16      	ldr	r3, [pc, #88]	@ (8001c98 <execute_led_effect+0xc8>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	1c5a      	adds	r2, r3, #1
 8001c42:	4915      	ldr	r1, [pc, #84]	@ (8001c98 <execute_led_effect+0xc8>)
 8001c44:	600a      	str	r2, [r1, #0]
 8001c46:	425a      	negs	r2, r3
 8001c48:	f003 0303 	and.w	r3, r3, #3
 8001c4c:	f002 0203 	and.w	r2, r2, #3
 8001c50:	bf58      	it	pl
 8001c52:	4253      	negpl	r3, r2
 8001c54:	2201      	movs	r2, #1
 8001c56:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f7ff ff92 	bl	8001b84 <control_single_led>
			break;
 8001c60:	e013      	b.n	8001c8a <execute_led_effect+0xba>
		case effectE4:
			// Move the illuminated LED around the circle of on-board LEDs in opposite direction of effect E3
			control_single_led(0x08 >> (i++ % 4));
 8001c62:	4b0d      	ldr	r3, [pc, #52]	@ (8001c98 <execute_led_effect+0xc8>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	1c5a      	adds	r2, r3, #1
 8001c68:	490b      	ldr	r1, [pc, #44]	@ (8001c98 <execute_led_effect+0xc8>)
 8001c6a:	600a      	str	r2, [r1, #0]
 8001c6c:	425a      	negs	r2, r3
 8001c6e:	f003 0303 	and.w	r3, r3, #3
 8001c72:	f002 0203 	and.w	r2, r2, #3
 8001c76:	bf58      	it	pl
 8001c78:	4253      	negpl	r3, r2
 8001c7a:	2208      	movs	r2, #8
 8001c7c:	fa42 f303 	asr.w	r3, r2, r3
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7ff ff7f 	bl	8001b84 <control_single_led>
			break;
 8001c86:	e000      	b.n	8001c8a <execute_led_effect+0xba>
		default:
			break;
 8001c88:	bf00      	nop
	}
}
 8001c8a:	bf00      	nop
 8001c8c:	3708      	adds	r7, #8
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	20000024 	.word	0x20000024
 8001c98:	20000184 	.word	0x20000184

08001c9c <parse_freq_string>:
 *       validate the value range explicitly. It relies on other components to handle invalid values.  *
 ******************************************************************************************************/


int parse_freq_string(message_t *msg, int *freq_Hz)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b084      	sub	sp, #16
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
 8001ca4:	6039      	str	r1, [r7, #0]
    // Check if the input string is at least 2 characters long (F and one digit)
    int len = strlen((char *)msg->payload);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f7fe fae5 	bl	8000278 <strlen>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	60bb      	str	r3, [r7, #8]
    if (len < 2 || len > 4) return 0;
 8001cb2:	68bb      	ldr	r3, [r7, #8]
 8001cb4:	2b01      	cmp	r3, #1
 8001cb6:	dd02      	ble.n	8001cbe <parse_freq_string+0x22>
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	2b04      	cmp	r3, #4
 8001cbc:	dd01      	ble.n	8001cc2 <parse_freq_string+0x26>
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	e025      	b.n	8001d0e <parse_freq_string+0x72>

    // Check if the first character is 'F'
    if (msg->payload[0] != 'F') return 0;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	2b46      	cmp	r3, #70	@ 0x46
 8001cc8:	d001      	beq.n	8001cce <parse_freq_string+0x32>
 8001cca:	2300      	movs	r3, #0
 8001ccc:	e01f      	b.n	8001d0e <parse_freq_string+0x72>

    // Check if the remaining characters are digits
    for (int i = 1; i < len; i++)
 8001cce:	2301      	movs	r3, #1
 8001cd0:	60fb      	str	r3, [r7, #12]
 8001cd2:	e010      	b.n	8001cf6 <parse_freq_string+0x5a>
    {
        if (!isdigit(msg->payload[i])) return 0;
 8001cd4:	687a      	ldr	r2, [r7, #4]
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	4413      	add	r3, r2
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	3301      	adds	r3, #1
 8001cde:	4a0e      	ldr	r2, [pc, #56]	@ (8001d18 <parse_freq_string+0x7c>)
 8001ce0:	4413      	add	r3, r2
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	f003 0304 	and.w	r3, r3, #4
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d101      	bne.n	8001cf0 <parse_freq_string+0x54>
 8001cec:	2300      	movs	r3, #0
 8001cee:	e00e      	b.n	8001d0e <parse_freq_string+0x72>
    for (int i = 1; i < len; i++)
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	60fb      	str	r3, [r7, #12]
 8001cf6:	68fa      	ldr	r2, [r7, #12]
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	429a      	cmp	r2, r3
 8001cfc:	dbea      	blt.n	8001cd4 <parse_freq_string+0x38>
    }

    // Convert the numeric part to an integer
    *freq_Hz = freq_str_to_int(msg, len);
 8001cfe:	68b9      	ldr	r1, [r7, #8]
 8001d00:	6878      	ldr	r0, [r7, #4]
 8001d02:	f000 f80b 	bl	8001d1c <freq_str_to_int>
 8001d06:	4602      	mov	r2, r0
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	601a      	str	r2, [r3, #0]
    return 1;
 8001d0c:	2301      	movs	r3, #1
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3710      	adds	r7, #16
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	0800fb8a 	.word	0x0800fb8a

08001d1c <freq_str_to_int>:
 *       invalid formats or edge cases (e.g., non-numeric characters). It relies on proper validation  *
 *       by the calling function.																	   *
 ******************************************************************************************************/

int freq_str_to_int(message_t *msg, int len)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b085      	sub	sp, #20
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
 8001d24:	6039      	str	r1, [r7, #0]
	int ret = 0;
 8001d26:	2300      	movs	r3, #0
 8001d28:	60fb      	str	r3, [r7, #12]

	for(int i=1; i<len; i++) {
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	60bb      	str	r3, [r7, #8]
 8001d2e:	e00f      	b.n	8001d50 <freq_str_to_int+0x34>
		ret = ret * 10 + (msg->payload[i] - '0'); // Convert from ASCII to an integer
 8001d30:	68fa      	ldr	r2, [r7, #12]
 8001d32:	4613      	mov	r3, r2
 8001d34:	009b      	lsls	r3, r3, #2
 8001d36:	4413      	add	r3, r2
 8001d38:	005b      	lsls	r3, r3, #1
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	687a      	ldr	r2, [r7, #4]
 8001d3e:	68bb      	ldr	r3, [r7, #8]
 8001d40:	4413      	add	r3, r2
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	3b30      	subs	r3, #48	@ 0x30
 8001d46:	440b      	add	r3, r1
 8001d48:	60fb      	str	r3, [r7, #12]
	for(int i=1; i<len; i++) {
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	3301      	adds	r3, #1
 8001d4e:	60bb      	str	r3, [r7, #8]
 8001d50:	68ba      	ldr	r2, [r7, #8]
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	429a      	cmp	r2, r3
 8001d56:	dbeb      	blt.n	8001d30 <freq_str_to_int+0x14>
	}

	return ret;
 8001d58:	68fb      	ldr	r3, [r7, #12]
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	3714      	adds	r7, #20
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr
	...

08001d68 <motor_task>:
 * @note The print queue (`q_print`) and other required queues must be initialized.				 	   *
 * @note The task must be notified when a new command is available.									   *
 ******************************************************************************************************/

void motor_task(void *param)
{
 8001d68:	b590      	push	{r4, r7, lr}
 8001d6a:	b087      	sub	sp, #28
 8001d6c:	af02      	add	r7, sp, #8
 8001d6e:	6078      	str	r0, [r7, #4]
	uint32_t msg_addr;
	message_t *msg;

	while(1) {
		// Wait for notification from another task
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8001d70:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d74:	9300      	str	r3, [sp, #0]
 8001d76:	2300      	movs	r3, #0
 8001d78:	2200      	movs	r2, #0
 8001d7a:	2100      	movs	r1, #0
 8001d7c:	2000      	movs	r0, #0
 8001d7e:	f008 ffe3 	bl	800ad48 <xTaskGenericNotifyWait>

		// Display motor manager menu for the user
		xQueueSend(q_print, &msg_motor_menu, portMAX_DELAY);
 8001d82:	4b64      	ldr	r3, [pc, #400]	@ (8001f14 <motor_task+0x1ac>)
 8001d84:	6818      	ldr	r0, [r3, #0]
 8001d86:	2300      	movs	r3, #0
 8001d88:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001d8c:	4962      	ldr	r1, [pc, #392]	@ (8001f18 <motor_task+0x1b0>)
 8001d8e:	f007 f8d7 	bl	8008f40 <xQueueGenericSend>

		// Wait for the user to make a selection
		xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 8001d92:	f107 0308 	add.w	r3, r7, #8
 8001d96:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001d9a:	9200      	str	r2, [sp, #0]
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	2100      	movs	r1, #0
 8001da0:	2000      	movs	r0, #0
 8001da2:	f008 ffd1 	bl	800ad48 <xTaskGenericNotifyWait>
		msg = (message_t*)msg_addr;
 8001da6:	68bb      	ldr	r3, [r7, #8]
 8001da8:	60fb      	str	r3, [r7, #12]

		// Process command
		if(msg->len <= 5) {
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	68db      	ldr	r3, [r3, #12]
 8001dae:	2b05      	cmp	r3, #5
 8001db0:	d87d      	bhi.n	8001eae <motor_task+0x146>
			if(!strcmp((char*)msg->payload, "Start")) {
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	4959      	ldr	r1, [pc, #356]	@ (8001f1c <motor_task+0x1b4>)
 8001db6:	4618      	mov	r0, r3
 8001db8:	f7fe fa54 	bl	8000264 <strcmp>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d10f      	bne.n	8001de2 <motor_task+0x7a>
				// Set the motor state
				curr_motor_state = MOTOR_ACTIVE;
 8001dc2:	4b57      	ldr	r3, [pc, #348]	@ (8001f20 <motor_task+0x1b8>)
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	601a      	str	r2, [r3, #0]
				// Configure the H-bridge for forward rotation
				HAL_GPIO_WritePin(MOTOR_IN1_GPIO_Port, MOTOR_IN1_Pin, GPIO_PIN_RESET);
 8001dc8:	2200      	movs	r2, #0
 8001dca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001dce:	4855      	ldr	r0, [pc, #340]	@ (8001f24 <motor_task+0x1bc>)
 8001dd0:	f002 fdcc 	bl	800496c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(MOTOR_IN2_GPIO_Port, MOTOR_IN2_Pin, GPIO_PIN_SET);
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001dda:	4852      	ldr	r0, [pc, #328]	@ (8001f24 <motor_task+0x1bc>)
 8001ddc:	f002 fdc6 	bl	800496c <HAL_GPIO_WritePin>
 8001de0:	e06d      	b.n	8001ebe <motor_task+0x156>
			}
			else if(!strcmp((char*)msg->payload, "Stop")) {
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	4950      	ldr	r1, [pc, #320]	@ (8001f28 <motor_task+0x1c0>)
 8001de6:	4618      	mov	r0, r3
 8001de8:	f7fe fa3c 	bl	8000264 <strcmp>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d109      	bne.n	8001e06 <motor_task+0x9e>
				// Set the motor state
				curr_motor_state = MOTOR_INACTIVE;
 8001df2:	4b4b      	ldr	r3, [pc, #300]	@ (8001f20 <motor_task+0x1b8>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	601a      	str	r2, [r3, #0]
				// Pull both IN1 and IN2 low to stop current flow to the motor
				HAL_GPIO_WritePin(MOTOR_IN1_GPIO_Port, MOTOR_IN1_Pin|MOTOR_IN2_Pin, GPIO_PIN_RESET);
 8001df8:	2200      	movs	r2, #0
 8001dfa:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8001dfe:	4849      	ldr	r0, [pc, #292]	@ (8001f24 <motor_task+0x1bc>)
 8001e00:	f002 fdb4 	bl	800496c <HAL_GPIO_WritePin>
 8001e04:	e05b      	b.n	8001ebe <motor_task+0x156>
			}
			else if(!strcmp((char*)msg->payload, "Algo")) {
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	4948      	ldr	r1, [pc, #288]	@ (8001f2c <motor_task+0x1c4>)
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f7fe fa2a 	bl	8000264 <strcmp>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d053      	beq.n	8001ebe <motor_task+0x156>
				// execute "Algo" command
			}
			else if(!strcmp((char*)msg->payload, "Rec")) {
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	4945      	ldr	r1, [pc, #276]	@ (8001f30 <motor_task+0x1c8>)
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f7fe fa22 	bl	8000264 <strcmp>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d11d      	bne.n	8001e62 <motor_task+0xfa>
				// Set the motor state
				curr_motor_state = MOTOR_SPEED_REPORTING;
 8001e26:	4b3e      	ldr	r3, [pc, #248]	@ (8001f20 <motor_task+0x1b8>)
 8001e28:	2202      	movs	r2, #2
 8001e2a:	601a      	str	r2, [r3, #0]
				// Display parameters
				print_motor_on_report();
 8001e2c:	f000 f9f0 	bl	8002210 <print_motor_on_report>
				// Notify user of reporting
				xQueueSend(q_print, &msg_speed_report, portMAX_DELAY);
 8001e30:	4b38      	ldr	r3, [pc, #224]	@ (8001f14 <motor_task+0x1ac>)
 8001e32:	6818      	ldr	r0, [r3, #0]
 8001e34:	2300      	movs	r3, #0
 8001e36:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001e3a:	493e      	ldr	r1, [pc, #248]	@ (8001f34 <motor_task+0x1cc>)
 8001e3c:	f007 f880 	bl	8008f40 <xQueueGenericSend>
				// Initialize report time counter
				report_counter = 1;
 8001e40:	4b3d      	ldr	r3, [pc, #244]	@ (8001f38 <motor_task+0x1d0>)
 8001e42:	2201      	movs	r2, #1
 8001e44:	601a      	str	r2, [r3, #0]
				// Start the motor report timer
				xTimerStart(motor_report_timer, portMAX_DELAY);
 8001e46:	4b3d      	ldr	r3, [pc, #244]	@ (8001f3c <motor_task+0x1d4>)
 8001e48:	681c      	ldr	r4, [r3, #0]
 8001e4a:	f008 f9b3 	bl	800a1b4 <xTaskGetTickCount>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001e54:	9300      	str	r3, [sp, #0]
 8001e56:	2300      	movs	r3, #0
 8001e58:	2101      	movs	r1, #1
 8001e5a:	4620      	mov	r0, r4
 8001e5c:	f009 fb18 	bl	800b490 <xTimerGenericCommand>
 8001e60:	e02d      	b.n	8001ebe <motor_task+0x156>
			}
			else if(!strcmp((char*)msg->payload, "Speed")) {
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	4936      	ldr	r1, [pc, #216]	@ (8001f40 <motor_task+0x1d8>)
 8001e66:	4618      	mov	r0, r3
 8001e68:	f7fe f9fc 	bl	8000264 <strcmp>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d025      	beq.n	8001ebe <motor_task+0x156>
				// execute "Speed" command
			}
			else if (!strcmp((char*)msg->payload, "Main")) {
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	4933      	ldr	r1, [pc, #204]	@ (8001f44 <motor_task+0x1dc>)
 8001e76:	4618      	mov	r0, r3
 8001e78:	f7fe f9f4 	bl	8000264 <strcmp>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d10c      	bne.n	8001e9c <motor_task+0x134>
				// Update the system state
				curr_sys_state = sMainMenu;
 8001e82:	4b31      	ldr	r3, [pc, #196]	@ (8001f48 <motor_task+0x1e0>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	701a      	strb	r2, [r3, #0]

				// Notify the main menu task
				xTaskNotify(handle_main_menu_task, 0, eNoAction);
 8001e88:	4b30      	ldr	r3, [pc, #192]	@ (8001f4c <motor_task+0x1e4>)
 8001e8a:	6818      	ldr	r0, [r3, #0]
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	9300      	str	r3, [sp, #0]
 8001e90:	2300      	movs	r3, #0
 8001e92:	2200      	movs	r2, #0
 8001e94:	2100      	movs	r1, #0
 8001e96:	f008 ffe1 	bl	800ae5c <xTaskGenericNotify>
 8001e9a:	e010      	b.n	8001ebe <motor_task+0x156>
			}
			else {
				xQueueSend(q_print, &msg_inv_motor, portMAX_DELAY);
 8001e9c:	4b1d      	ldr	r3, [pc, #116]	@ (8001f14 <motor_task+0x1ac>)
 8001e9e:	6818      	ldr	r0, [r3, #0]
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001ea6:	492a      	ldr	r1, [pc, #168]	@ (8001f50 <motor_task+0x1e8>)
 8001ea8:	f007 f84a 	bl	8008f40 <xQueueGenericSend>
 8001eac:	e007      	b.n	8001ebe <motor_task+0x156>
			}
		}
		else {
			// If user input is longer than 5 characters, notify user of invalid response
			xQueueSend(q_print, &msg_inv_motor, portMAX_DELAY);
 8001eae:	4b19      	ldr	r3, [pc, #100]	@ (8001f14 <motor_task+0x1ac>)
 8001eb0:	6818      	ldr	r0, [r3, #0]
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001eb8:	4925      	ldr	r1, [pc, #148]	@ (8001f50 <motor_task+0x1e8>)
 8001eba:	f007 f841 	bl	8008f40 <xQueueGenericSend>
		}

		// Notify self / motor task if not returning to the main menu
		if (sMotorMenu == curr_sys_state) {
 8001ebe:	4b22      	ldr	r3, [pc, #136]	@ (8001f48 <motor_task+0x1e0>)
 8001ec0:	781b      	ldrb	r3, [r3, #0]
 8001ec2:	2b04      	cmp	r3, #4
 8001ec4:	f47f af54 	bne.w	8001d70 <motor_task+0x8>
			// Check if speed reporting is active
			if(MOTOR_SPEED_REPORTING == curr_motor_state) {
 8001ec8:	4b15      	ldr	r3, [pc, #84]	@ (8001f20 <motor_task+0x1b8>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	2b02      	cmp	r3, #2
 8001ece:	d117      	bne.n	8001f00 <motor_task+0x198>
				// Wait for cancellation from the user before allowing next user input
				xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 8001ed0:	f107 0308 	add.w	r3, r7, #8
 8001ed4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001ed8:	9200      	str	r2, [sp, #0]
 8001eda:	2200      	movs	r2, #0
 8001edc:	2100      	movs	r1, #0
 8001ede:	2000      	movs	r0, #0
 8001ee0:	f008 ff32 	bl	800ad48 <xTaskGenericNotifyWait>
				// Stop the motor report timer
				xTimerStop(motor_report_timer, portMAX_DELAY);
 8001ee4:	4b15      	ldr	r3, [pc, #84]	@ (8001f3c <motor_task+0x1d4>)
 8001ee6:	6818      	ldr	r0, [r3, #0]
 8001ee8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001eec:	9300      	str	r3, [sp, #0]
 8001eee:	2300      	movs	r3, #0
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	2103      	movs	r1, #3
 8001ef4:	f009 facc 	bl	800b490 <xTimerGenericCommand>
				// Report statistics and reset parameters
				print_summary_report();
 8001ef8:	f000 fa16 	bl	8002328 <print_summary_report>
				initialize_parameters();
 8001efc:	f000 f95e 	bl	80021bc <initialize_parameters>
			}
			xTaskNotify(handle_motor_task, 0, eNoAction);
 8001f00:	4b14      	ldr	r3, [pc, #80]	@ (8001f54 <motor_task+0x1ec>)
 8001f02:	6818      	ldr	r0, [r3, #0]
 8001f04:	2300      	movs	r3, #0
 8001f06:	9300      	str	r3, [sp, #0]
 8001f08:	2300      	movs	r3, #0
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	2100      	movs	r1, #0
 8001f0e:	f008 ffa5 	bl	800ae5c <xTaskGenericNotify>
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8001f12:	e72d      	b.n	8001d70 <motor_task+0x8>
 8001f14:	200015a0 	.word	0x200015a0
 8001f18:	20000030 	.word	0x20000030
 8001f1c:	0800f410 	.word	0x0800f410
 8001f20:	20000194 	.word	0x20000194
 8001f24:	40020800 	.word	0x40020800
 8001f28:	0800f418 	.word	0x0800f418
 8001f2c:	0800f420 	.word	0x0800f420
 8001f30:	0800f428 	.word	0x0800f428
 8001f34:	2000002c 	.word	0x2000002c
 8001f38:	20000198 	.word	0x20000198
 8001f3c:	200015b8 	.word	0x200015b8
 8001f40:	0800f42c 	.word	0x0800f42c
 8001f44:	0800f434 	.word	0x0800f434
 8001f48:	200015c9 	.word	0x200015c9
 8001f4c:	20001584 	.word	0x20001584
 8001f50:	20000028 	.word	0x20000028
 8001f54:	2000159c 	.word	0x2000159c

08001f58 <motor_gpio_callback>:
		}
	}
}

void motor_gpio_callback(uint16_t GPIO_Pin)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b084      	sub	sp, #16
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	4603      	mov	r3, r0
 8001f60:	80fb      	strh	r3, [r7, #6]
    uint8_t a = HAL_GPIO_ReadPin(ENCODER_A_GPIO_Port, ENCODER_A_GPIO_Pin);
 8001f62:	2110      	movs	r1, #16
 8001f64:	4822      	ldr	r0, [pc, #136]	@ (8001ff0 <motor_gpio_callback+0x98>)
 8001f66:	f002 fce9 	bl	800493c <HAL_GPIO_ReadPin>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	73fb      	strb	r3, [r7, #15]
    uint8_t b = HAL_GPIO_ReadPin(ENCODER_B_GPIO_Port, ENCODER_B_GPIO_Pin);
 8001f6e:	2140      	movs	r1, #64	@ 0x40
 8001f70:	481f      	ldr	r0, [pc, #124]	@ (8001ff0 <motor_gpio_callback+0x98>)
 8001f72:	f002 fce3 	bl	800493c <HAL_GPIO_ReadPin>
 8001f76:	4603      	mov	r3, r0
 8001f78:	73bb      	strb	r3, [r7, #14]

    if (GPIO_Pin == ENCODER_A_GPIO_Pin) {
 8001f7a:	88fb      	ldrh	r3, [r7, #6]
 8001f7c:	2b10      	cmp	r3, #16
 8001f7e:	d118      	bne.n	8001fb2 <motor_gpio_callback+0x5a>
        if (a != last_a) {
 8001f80:	4b1c      	ldr	r3, [pc, #112]	@ (8001ff4 <motor_gpio_callback+0x9c>)
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	b2db      	uxtb	r3, r3
 8001f86:	7bfa      	ldrb	r2, [r7, #15]
 8001f88:	429a      	cmp	r2, r3
 8001f8a:	d02d      	beq.n	8001fe8 <motor_gpio_callback+0x90>
            if (a == b) {
 8001f8c:	7bfa      	ldrb	r2, [r7, #15]
 8001f8e:	7bbb      	ldrb	r3, [r7, #14]
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d105      	bne.n	8001fa0 <motor_gpio_callback+0x48>
                encoder_count++;
 8001f94:	4b18      	ldr	r3, [pc, #96]	@ (8001ff8 <motor_gpio_callback+0xa0>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	3301      	adds	r3, #1
 8001f9a:	4a17      	ldr	r2, [pc, #92]	@ (8001ff8 <motor_gpio_callback+0xa0>)
 8001f9c:	6013      	str	r3, [r2, #0]
 8001f9e:	e004      	b.n	8001faa <motor_gpio_callback+0x52>
            } else {
                encoder_count--;
 8001fa0:	4b15      	ldr	r3, [pc, #84]	@ (8001ff8 <motor_gpio_callback+0xa0>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	3b01      	subs	r3, #1
 8001fa6:	4a14      	ldr	r2, [pc, #80]	@ (8001ff8 <motor_gpio_callback+0xa0>)
 8001fa8:	6013      	str	r3, [r2, #0]
            }
            last_a = a;
 8001faa:	4a12      	ldr	r2, [pc, #72]	@ (8001ff4 <motor_gpio_callback+0x9c>)
 8001fac:	7bfb      	ldrb	r3, [r7, #15]
 8001fae:	7013      	strb	r3, [r2, #0]
                encoder_count++;
            }
            last_b = b;
        }
    }
}
 8001fb0:	e01a      	b.n	8001fe8 <motor_gpio_callback+0x90>
    } else if (GPIO_Pin == ENCODER_B_GPIO_Pin) {
 8001fb2:	88fb      	ldrh	r3, [r7, #6]
 8001fb4:	2b40      	cmp	r3, #64	@ 0x40
 8001fb6:	d117      	bne.n	8001fe8 <motor_gpio_callback+0x90>
        if (b != last_b) {
 8001fb8:	4b10      	ldr	r3, [pc, #64]	@ (8001ffc <motor_gpio_callback+0xa4>)
 8001fba:	781b      	ldrb	r3, [r3, #0]
 8001fbc:	b2db      	uxtb	r3, r3
 8001fbe:	7bba      	ldrb	r2, [r7, #14]
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	d011      	beq.n	8001fe8 <motor_gpio_callback+0x90>
            if (a == b) {
 8001fc4:	7bfa      	ldrb	r2, [r7, #15]
 8001fc6:	7bbb      	ldrb	r3, [r7, #14]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d105      	bne.n	8001fd8 <motor_gpio_callback+0x80>
                encoder_count--;
 8001fcc:	4b0a      	ldr	r3, [pc, #40]	@ (8001ff8 <motor_gpio_callback+0xa0>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	3b01      	subs	r3, #1
 8001fd2:	4a09      	ldr	r2, [pc, #36]	@ (8001ff8 <motor_gpio_callback+0xa0>)
 8001fd4:	6013      	str	r3, [r2, #0]
 8001fd6:	e004      	b.n	8001fe2 <motor_gpio_callback+0x8a>
                encoder_count++;
 8001fd8:	4b07      	ldr	r3, [pc, #28]	@ (8001ff8 <motor_gpio_callback+0xa0>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	3301      	adds	r3, #1
 8001fde:	4a06      	ldr	r2, [pc, #24]	@ (8001ff8 <motor_gpio_callback+0xa0>)
 8001fe0:	6013      	str	r3, [r2, #0]
            last_b = b;
 8001fe2:	4a06      	ldr	r2, [pc, #24]	@ (8001ffc <motor_gpio_callback+0xa4>)
 8001fe4:	7bbb      	ldrb	r3, [r7, #14]
 8001fe6:	7013      	strb	r3, [r2, #0]
}
 8001fe8:	bf00      	nop
 8001fea:	3710      	adds	r7, #16
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	40021000 	.word	0x40021000
 8001ff4:	20000190 	.word	0x20000190
 8001ff8:	20000188 	.word	0x20000188
 8001ffc:	20000191 	.word	0x20000191

08002000 <motor_timer_callback>:

void motor_timer_callback(TIM_HandleTypeDef *htim)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM7) {
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a2a      	ldr	r2, [pc, #168]	@ (80020b8 <motor_timer_callback+0xb8>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d148      	bne.n	80020a4 <motor_timer_callback+0xa4>
		static int32_t last_encoder_count = 0;
		int32_t delta_count = encoder_count - last_encoder_count;
 8002012:	4b2a      	ldr	r3, [pc, #168]	@ (80020bc <motor_timer_callback+0xbc>)
 8002014:	681a      	ldr	r2, [r3, #0]
 8002016:	4b2a      	ldr	r3, [pc, #168]	@ (80020c0 <motor_timer_callback+0xc0>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	1ad3      	subs	r3, r2, r3
 800201c:	60fb      	str	r3, [r7, #12]

		// Calculate motor speed in RPM
		motor_speed = (delta_count / (float)ENCODER_COUNTS_PER_REV) * 6000.0 * (1 / (float)ENCODER_QUADRATURE);
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	ee07 3a90 	vmov	s15, r3
 8002024:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002028:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80020c4 <motor_timer_callback+0xc4>
 800202c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002030:	ee16 0a90 	vmov	r0, s13
 8002034:	f7fe fae0 	bl	80005f8 <__aeabi_f2d>
 8002038:	a31d      	add	r3, pc, #116	@ (adr r3, 80020b0 <motor_timer_callback+0xb0>)
 800203a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800203e:	f7fe fb33 	bl	80006a8 <__aeabi_dmul>
 8002042:	4602      	mov	r2, r0
 8002044:	460b      	mov	r3, r1
 8002046:	4610      	mov	r0, r2
 8002048:	4619      	mov	r1, r3
 800204a:	f04f 0200 	mov.w	r2, #0
 800204e:	4b1e      	ldr	r3, [pc, #120]	@ (80020c8 <motor_timer_callback+0xc8>)
 8002050:	f7fe fb2a 	bl	80006a8 <__aeabi_dmul>
 8002054:	4602      	mov	r2, r0
 8002056:	460b      	mov	r3, r1
 8002058:	4610      	mov	r0, r2
 800205a:	4619      	mov	r1, r3
 800205c:	f7fe fdfc 	bl	8000c58 <__aeabi_d2f>
 8002060:	4603      	mov	r3, r0
 8002062:	4a1a      	ldr	r2, [pc, #104]	@ (80020cc <motor_timer_callback+0xcc>)
 8002064:	6013      	str	r3, [r2, #0]

		// Update last encoder count for the next period
		last_encoder_count = encoder_count;
 8002066:	4b15      	ldr	r3, [pc, #84]	@ (80020bc <motor_timer_callback+0xbc>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4a15      	ldr	r2, [pc, #84]	@ (80020c0 <motor_timer_callback+0xc0>)
 800206c:	6013      	str	r3, [r2, #0]

		// PID control
		float new_duty_cycle = pid_controller(target_speed, motor_speed);
 800206e:	4b18      	ldr	r3, [pc, #96]	@ (80020d0 <motor_timer_callback+0xd0>)
 8002070:	edd3 7a00 	vldr	s15, [r3]
 8002074:	4b15      	ldr	r3, [pc, #84]	@ (80020cc <motor_timer_callback+0xcc>)
 8002076:	ed93 7a00 	vldr	s14, [r3]
 800207a:	eef0 0a47 	vmov.f32	s1, s14
 800207e:	eeb0 0a67 	vmov.f32	s0, s15
 8002082:	f000 fadd 	bl	8002640 <pid_controller>
 8002086:	ed87 0a02 	vstr	s0, [r7, #8]
		set_pwm_duty_cycle(&htim3, TIM_CHANNEL_1, (uint8_t)new_duty_cycle);
 800208a:	edd7 7a02 	vldr	s15, [r7, #8]
 800208e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002092:	edc7 7a00 	vstr	s15, [r7]
 8002096:	783b      	ldrb	r3, [r7, #0]
 8002098:	b2db      	uxtb	r3, r3
 800209a:	461a      	mov	r2, r3
 800209c:	2100      	movs	r1, #0
 800209e:	480d      	ldr	r0, [pc, #52]	@ (80020d4 <motor_timer_callback+0xd4>)
 80020a0:	f000 fa96 	bl	80025d0 <set_pwm_duty_cycle>
	}
}
 80020a4:	bf00      	nop
 80020a6:	3710      	adds	r7, #16
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	f3af 8000 	nop.w
 80020b0:	00000000 	.word	0x00000000
 80020b4:	40b77000 	.word	0x40b77000
 80020b8:	40001400 	.word	0x40001400
 80020bc:	20000188 	.word	0x20000188
 80020c0:	2000115c 	.word	0x2000115c
 80020c4:	44f00000 	.word	0x44f00000
 80020c8:	3fe00000 	.word	0x3fe00000
 80020cc:	2000018c 	.word	0x2000018c
 80020d0:	20000050 	.word	0x20000050
 80020d4:	200014ac 	.word	0x200014ac

080020d8 <motor_report_callback>:

// Runs every 10 ms
void motor_report_callback(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
//	static int flag = 0;

	// Check for min speed
	if(motor_speed < min_speed) {
 80020dc:	4b16      	ldr	r3, [pc, #88]	@ (8002138 <motor_report_callback+0x60>)
 80020de:	ed93 7a00 	vldr	s14, [r3]
 80020e2:	4b16      	ldr	r3, [pc, #88]	@ (800213c <motor_report_callback+0x64>)
 80020e4:	edd3 7a00 	vldr	s15, [r3]
 80020e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80020ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020f0:	d503      	bpl.n	80020fa <motor_report_callback+0x22>
		min_speed = motor_speed;
 80020f2:	4b11      	ldr	r3, [pc, #68]	@ (8002138 <motor_report_callback+0x60>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4a11      	ldr	r2, [pc, #68]	@ (800213c <motor_report_callback+0x64>)
 80020f8:	6013      	str	r3, [r2, #0]
	}
	// Check for max speed
	if(motor_speed > max_speed) {
 80020fa:	4b0f      	ldr	r3, [pc, #60]	@ (8002138 <motor_report_callback+0x60>)
 80020fc:	ed93 7a00 	vldr	s14, [r3]
 8002100:	4b0f      	ldr	r3, [pc, #60]	@ (8002140 <motor_report_callback+0x68>)
 8002102:	edd3 7a00 	vldr	s15, [r3]
 8002106:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800210a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800210e:	dd03      	ble.n	8002118 <motor_report_callback+0x40>
		max_speed = motor_speed;
 8002110:	4b09      	ldr	r3, [pc, #36]	@ (8002138 <motor_report_callback+0x60>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a0a      	ldr	r2, [pc, #40]	@ (8002140 <motor_report_callback+0x68>)
 8002116:	6013      	str	r3, [r2, #0]
	}

	// Update time window, add data to array
	speed_values[duration++] = motor_speed;
 8002118:	4b0a      	ldr	r3, [pc, #40]	@ (8002144 <motor_report_callback+0x6c>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	1c5a      	adds	r2, r3, #1
 800211e:	4909      	ldr	r1, [pc, #36]	@ (8002144 <motor_report_callback+0x6c>)
 8002120:	600a      	str	r2, [r1, #0]
 8002122:	4a05      	ldr	r2, [pc, #20]	@ (8002138 <motor_report_callback+0x60>)
 8002124:	6812      	ldr	r2, [r2, #0]
 8002126:	4908      	ldr	r1, [pc, #32]	@ (8002148 <motor_report_callback+0x70>)
 8002128:	009b      	lsls	r3, r3, #2
 800212a:	440b      	add	r3, r1
 800212c:	601a      	str	r2, [r3, #0]

	// Print current speed
	print_motor_speed();
 800212e:	f000 f80d 	bl	800214c <print_motor_speed>
//		set_pwm_duty_cycle(&htim3, TIM_CHANNEL_1, 30);
//	}
//	else {
//		set_pwm_duty_cycle(&htim3, TIM_CHANNEL_1, 50);
//	}
}
 8002132:	bf00      	nop
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	2000018c 	.word	0x2000018c
 800213c:	20000044 	.word	0x20000044
 8002140:	2000019c 	.word	0x2000019c
 8002144:	200001a0 	.word	0x200001a0
 8002148:	200001ac 	.word	0x200001ac

0800214c <print_motor_speed>:
/****************************************************
 *  Private functions                               *
 ****************************************************/

void print_motor_speed(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b084      	sub	sp, #16
 8002150:	af02      	add	r7, sp, #8
	static char showspeed[40];
	static char *speed = showspeed;

	// Separate float into two integers
	int speed_i = 0;
 8002152:	2300      	movs	r3, #0
 8002154:	607b      	str	r3, [r7, #4]
	int speed_d = 0;
 8002156:	2300      	movs	r3, #0
 8002158:	603b      	str	r3, [r7, #0]
	split_float_into_ints(&speed_i, &speed_d, motor_speed);
 800215a:	4b12      	ldr	r3, [pc, #72]	@ (80021a4 <print_motor_speed+0x58>)
 800215c:	edd3 7a00 	vldr	s15, [r3]
 8002160:	463a      	mov	r2, r7
 8002162:	1d3b      	adds	r3, r7, #4
 8002164:	eeb0 0a67 	vmov.f32	s0, s15
 8002168:	4611      	mov	r1, r2
 800216a:	4618      	mov	r0, r3
 800216c:	f000 fa02 	bl	8002574 <split_float_into_ints>

	// Display speed in RPM
	sprintf((char*)showspeed, " [%03ds] Motor speed: %03d.%02d RPM\n", report_counter++, speed_i, speed_d);
 8002170:	4b0d      	ldr	r3, [pc, #52]	@ (80021a8 <print_motor_speed+0x5c>)
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	1c53      	adds	r3, r2, #1
 8002176:	490c      	ldr	r1, [pc, #48]	@ (80021a8 <print_motor_speed+0x5c>)
 8002178:	600b      	str	r3, [r1, #0]
 800217a:	6879      	ldr	r1, [r7, #4]
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	9300      	str	r3, [sp, #0]
 8002180:	460b      	mov	r3, r1
 8002182:	490a      	ldr	r1, [pc, #40]	@ (80021ac <print_motor_speed+0x60>)
 8002184:	480a      	ldr	r0, [pc, #40]	@ (80021b0 <print_motor_speed+0x64>)
 8002186:	f00b ff7d 	bl	800e084 <siprintf>
	xQueueSend(q_print, &speed, portMAX_DELAY);
 800218a:	4b0a      	ldr	r3, [pc, #40]	@ (80021b4 <print_motor_speed+0x68>)
 800218c:	6818      	ldr	r0, [r3, #0]
 800218e:	2300      	movs	r3, #0
 8002190:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002194:	4908      	ldr	r1, [pc, #32]	@ (80021b8 <print_motor_speed+0x6c>)
 8002196:	f006 fed3 	bl	8008f40 <xQueueGenericSend>
}
 800219a:	bf00      	nop
 800219c:	3708      	adds	r7, #8
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	2000018c 	.word	0x2000018c
 80021a8:	20000198 	.word	0x20000198
 80021ac:	0800f43c 	.word	0x0800f43c
 80021b0:	20001160 	.word	0x20001160
 80021b4:	200015a0 	.word	0x200015a0
 80021b8:	20000058 	.word	0x20000058

080021bc <initialize_parameters>:
{

}

void initialize_parameters(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
	report_counter = 0;
 80021c0:	4b0c      	ldr	r3, [pc, #48]	@ (80021f4 <initialize_parameters+0x38>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	601a      	str	r2, [r3, #0]
	duration = 0;
 80021c6:	4b0c      	ldr	r3, [pc, #48]	@ (80021f8 <initialize_parameters+0x3c>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	601a      	str	r2, [r3, #0]
	min_speed = MIN_SPEED_INITIALIZATION;
 80021cc:	4b0b      	ldr	r3, [pc, #44]	@ (80021fc <initialize_parameters+0x40>)
 80021ce:	4a0c      	ldr	r2, [pc, #48]	@ (8002200 <initialize_parameters+0x44>)
 80021d0:	601a      	str	r2, [r3, #0]
	max_speed = MAX_SPEED_INITIALIZATION;
 80021d2:	4b0c      	ldr	r3, [pc, #48]	@ (8002204 <initialize_parameters+0x48>)
 80021d4:	f04f 0200 	mov.w	r2, #0
 80021d8:	601a      	str	r2, [r3, #0]
	average = 0;
 80021da:	4b0b      	ldr	r3, [pc, #44]	@ (8002208 <initialize_parameters+0x4c>)
 80021dc:	f04f 0200 	mov.w	r2, #0
 80021e0:	601a      	str	r2, [r3, #0]
	standard_dev = 0;
 80021e2:	4b0a      	ldr	r3, [pc, #40]	@ (800220c <initialize_parameters+0x50>)
 80021e4:	f04f 0200 	mov.w	r2, #0
 80021e8:	601a      	str	r2, [r3, #0]
}
 80021ea:	bf00      	nop
 80021ec:	46bd      	mov	sp, r7
 80021ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f2:	4770      	bx	lr
 80021f4:	20000198 	.word	0x20000198
 80021f8:	200001a0 	.word	0x200001a0
 80021fc:	20000044 	.word	0x20000044
 8002200:	447a0000 	.word	0x447a0000
 8002204:	2000019c 	.word	0x2000019c
 8002208:	200001a4 	.word	0x200001a4
 800220c:	200001a8 	.word	0x200001a8

08002210 <print_motor_on_report>:

void print_motor_on_report(void)
{
 8002210:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002212:	b091      	sub	sp, #68	@ 0x44
 8002214:	af06      	add	r7, sp, #24
	// Send statistics header message
	xQueueSend(q_print, &msg_motor_on_header, portMAX_DELAY);
 8002216:	4b3a      	ldr	r3, [pc, #232]	@ (8002300 <print_motor_on_report+0xf0>)
 8002218:	6818      	ldr	r0, [r3, #0]
 800221a:	2300      	movs	r3, #0
 800221c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002220:	4938      	ldr	r1, [pc, #224]	@ (8002304 <print_motor_on_report+0xf4>)
 8002222:	f006 fe8d 	bl	8008f40 <xQueueGenericSend>

	// Convert floats into two integer values for display
	int target_speed_i = 0, target_speed_d = 0;
 8002226:	2300      	movs	r3, #0
 8002228:	627b      	str	r3, [r7, #36]	@ 0x24
 800222a:	2300      	movs	r3, #0
 800222c:	623b      	str	r3, [r7, #32]
	int kp_i = 0, kp_d = 0;
 800222e:	2300      	movs	r3, #0
 8002230:	61fb      	str	r3, [r7, #28]
 8002232:	2300      	movs	r3, #0
 8002234:	61bb      	str	r3, [r7, #24]
	int ki_i = 0, ki_d = 0;
 8002236:	2300      	movs	r3, #0
 8002238:	617b      	str	r3, [r7, #20]
 800223a:	2300      	movs	r3, #0
 800223c:	613b      	str	r3, [r7, #16]
	int kd_i = 0, kd_d = 0;
 800223e:	2300      	movs	r3, #0
 8002240:	60fb      	str	r3, [r7, #12]
 8002242:	2300      	movs	r3, #0
 8002244:	60bb      	str	r3, [r7, #8]
	split_float_into_ints(&target_speed_i, &target_speed_d, target_speed);
 8002246:	4b30      	ldr	r3, [pc, #192]	@ (8002308 <print_motor_on_report+0xf8>)
 8002248:	edd3 7a00 	vldr	s15, [r3]
 800224c:	f107 0220 	add.w	r2, r7, #32
 8002250:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002254:	eeb0 0a67 	vmov.f32	s0, s15
 8002258:	4611      	mov	r1, r2
 800225a:	4618      	mov	r0, r3
 800225c:	f000 f98a 	bl	8002574 <split_float_into_ints>
	split_float_into_ints(&kp_i, &kp_d, Kp);
 8002260:	4b2a      	ldr	r3, [pc, #168]	@ (800230c <print_motor_on_report+0xfc>)
 8002262:	edd3 7a00 	vldr	s15, [r3]
 8002266:	f107 0218 	add.w	r2, r7, #24
 800226a:	f107 031c 	add.w	r3, r7, #28
 800226e:	eeb0 0a67 	vmov.f32	s0, s15
 8002272:	4611      	mov	r1, r2
 8002274:	4618      	mov	r0, r3
 8002276:	f000 f97d 	bl	8002574 <split_float_into_ints>
	split_float_into_ints(&ki_i, &ki_d, Ki);
 800227a:	4b25      	ldr	r3, [pc, #148]	@ (8002310 <print_motor_on_report+0x100>)
 800227c:	edd3 7a00 	vldr	s15, [r3]
 8002280:	f107 0210 	add.w	r2, r7, #16
 8002284:	f107 0314 	add.w	r3, r7, #20
 8002288:	eeb0 0a67 	vmov.f32	s0, s15
 800228c:	4611      	mov	r1, r2
 800228e:	4618      	mov	r0, r3
 8002290:	f000 f970 	bl	8002574 <split_float_into_ints>
	split_float_into_ints(&kd_i, &kd_d, Kd);
 8002294:	4b1f      	ldr	r3, [pc, #124]	@ (8002314 <print_motor_on_report+0x104>)
 8002296:	edd3 7a00 	vldr	s15, [r3]
 800229a:	f107 0208 	add.w	r2, r7, #8
 800229e:	f107 030c 	add.w	r3, r7, #12
 80022a2:	eeb0 0a67 	vmov.f32	s0, s15
 80022a6:	4611      	mov	r1, r2
 80022a8:	4618      	mov	r0, r3
 80022aa:	f000 f963 	bl	8002574 <split_float_into_ints>

	// Print results
	static char showparams[250];
	static char *params = showparams;
	sprintf((char*)showparams,   "* Target speed:      %03d.%02d  RPM   *"
 80022ae:	6a7e      	ldr	r6, [r7, #36]	@ 0x24
 80022b0:	6a3b      	ldr	r3, [r7, #32]
 80022b2:	607b      	str	r3, [r7, #4]
 80022b4:	69fb      	ldr	r3, [r7, #28]
 80022b6:	69ba      	ldr	r2, [r7, #24]
 80022b8:	6979      	ldr	r1, [r7, #20]
 80022ba:	6938      	ldr	r0, [r7, #16]
 80022bc:	68fc      	ldr	r4, [r7, #12]
 80022be:	68bd      	ldr	r5, [r7, #8]
 80022c0:	9505      	str	r5, [sp, #20]
 80022c2:	9404      	str	r4, [sp, #16]
 80022c4:	9003      	str	r0, [sp, #12]
 80022c6:	9102      	str	r1, [sp, #8]
 80022c8:	9201      	str	r2, [sp, #4]
 80022ca:	9300      	str	r3, [sp, #0]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	4632      	mov	r2, r6
 80022d0:	4911      	ldr	r1, [pc, #68]	@ (8002318 <print_motor_on_report+0x108>)
 80022d2:	4812      	ldr	r0, [pc, #72]	@ (800231c <print_motor_on_report+0x10c>)
 80022d4:	f00b fed6 	bl	800e084 <siprintf>
							   "\n* Kp:                  %01d.%03d       *"
							   "\n* Ki:                  %01d.%03d       *"
			                   "\n* Kd:                  %01d.%03d       *\n",
							   target_speed_i, target_speed_d, kp_i, kp_d, ki_i, ki_d, kd_i, kd_d);
	xQueueSend(q_print, &params, portMAX_DELAY);
 80022d8:	4b09      	ldr	r3, [pc, #36]	@ (8002300 <print_motor_on_report+0xf0>)
 80022da:	6818      	ldr	r0, [r3, #0]
 80022dc:	2300      	movs	r3, #0
 80022de:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80022e2:	490f      	ldr	r1, [pc, #60]	@ (8002320 <print_motor_on_report+0x110>)
 80022e4:	f006 fe2c 	bl	8008f40 <xQueueGenericSend>

	// Send statistics footer message
	xQueueSend(q_print, &msg_motor_on_footer, portMAX_DELAY);
 80022e8:	4b05      	ldr	r3, [pc, #20]	@ (8002300 <print_motor_on_report+0xf0>)
 80022ea:	6818      	ldr	r0, [r3, #0]
 80022ec:	2300      	movs	r3, #0
 80022ee:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80022f2:	490c      	ldr	r1, [pc, #48]	@ (8002324 <print_motor_on_report+0x114>)
 80022f4:	f006 fe24 	bl	8008f40 <xQueueGenericSend>
}
 80022f8:	bf00      	nop
 80022fa:	372c      	adds	r7, #44	@ 0x2c
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002300:	200015a0 	.word	0x200015a0
 8002304:	2000003c 	.word	0x2000003c
 8002308:	20000050 	.word	0x20000050
 800230c:	20000048 	.word	0x20000048
 8002310:	2000114c 	.word	0x2000114c
 8002314:	20001150 	.word	0x20001150
 8002318:	0800f464 	.word	0x0800f464
 800231c:	20001188 	.word	0x20001188
 8002320:	2000005c 	.word	0x2000005c
 8002324:	20000040 	.word	0x20000040

08002328 <print_summary_report>:

void print_summary_report(void)
{
 8002328:	b5f0      	push	{r4, r5, r6, r7, lr}
 800232a:	b093      	sub	sp, #76	@ 0x4c
 800232c:	af08      	add	r7, sp, #32
	// Send statistics header message
	xQueueSend(q_print, &msg_stat_header, portMAX_DELAY);
 800232e:	4b42      	ldr	r3, [pc, #264]	@ (8002438 <print_summary_report+0x110>)
 8002330:	6818      	ldr	r0, [r3, #0]
 8002332:	2300      	movs	r3, #0
 8002334:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002338:	4940      	ldr	r1, [pc, #256]	@ (800243c <print_summary_report+0x114>)
 800233a:	f006 fe01 	bl	8008f40 <xQueueGenericSend>

	// Calculate statistics
	calculate_average(speed_values, duration);
 800233e:	4b40      	ldr	r3, [pc, #256]	@ (8002440 <print_summary_report+0x118>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4619      	mov	r1, r3
 8002344:	483f      	ldr	r0, [pc, #252]	@ (8002444 <print_summary_report+0x11c>)
 8002346:	f000 f88f 	bl	8002468 <calculate_average>
	calculate_sd(speed_values, duration);
 800234a:	4b3d      	ldr	r3, [pc, #244]	@ (8002440 <print_summary_report+0x118>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4619      	mov	r1, r3
 8002350:	483c      	ldr	r0, [pc, #240]	@ (8002444 <print_summary_report+0x11c>)
 8002352:	f000 f8bb 	bl	80024cc <calculate_sd>

	// Convert floats into two integer values for display
	int min_speed_i = 0, min_speed_d = 0;
 8002356:	2300      	movs	r3, #0
 8002358:	627b      	str	r3, [r7, #36]	@ 0x24
 800235a:	2300      	movs	r3, #0
 800235c:	623b      	str	r3, [r7, #32]
	int max_speed_i = 0, max_speed_d = 0;
 800235e:	2300      	movs	r3, #0
 8002360:	61fb      	str	r3, [r7, #28]
 8002362:	2300      	movs	r3, #0
 8002364:	61bb      	str	r3, [r7, #24]
	int average_i = 0, average_d = 0;
 8002366:	2300      	movs	r3, #0
 8002368:	617b      	str	r3, [r7, #20]
 800236a:	2300      	movs	r3, #0
 800236c:	613b      	str	r3, [r7, #16]
	int standard_dev_i = 0, standard_dev_d = 0;
 800236e:	2300      	movs	r3, #0
 8002370:	60fb      	str	r3, [r7, #12]
 8002372:	2300      	movs	r3, #0
 8002374:	60bb      	str	r3, [r7, #8]
	split_float_into_ints(&min_speed_i, &min_speed_d, min_speed);
 8002376:	4b34      	ldr	r3, [pc, #208]	@ (8002448 <print_summary_report+0x120>)
 8002378:	edd3 7a00 	vldr	s15, [r3]
 800237c:	f107 0220 	add.w	r2, r7, #32
 8002380:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002384:	eeb0 0a67 	vmov.f32	s0, s15
 8002388:	4611      	mov	r1, r2
 800238a:	4618      	mov	r0, r3
 800238c:	f000 f8f2 	bl	8002574 <split_float_into_ints>
	split_float_into_ints(&max_speed_i, &max_speed_d, max_speed);
 8002390:	4b2e      	ldr	r3, [pc, #184]	@ (800244c <print_summary_report+0x124>)
 8002392:	edd3 7a00 	vldr	s15, [r3]
 8002396:	f107 0218 	add.w	r2, r7, #24
 800239a:	f107 031c 	add.w	r3, r7, #28
 800239e:	eeb0 0a67 	vmov.f32	s0, s15
 80023a2:	4611      	mov	r1, r2
 80023a4:	4618      	mov	r0, r3
 80023a6:	f000 f8e5 	bl	8002574 <split_float_into_ints>
	split_float_into_ints(&average_i, &average_d, average);
 80023aa:	4b29      	ldr	r3, [pc, #164]	@ (8002450 <print_summary_report+0x128>)
 80023ac:	edd3 7a00 	vldr	s15, [r3]
 80023b0:	f107 0210 	add.w	r2, r7, #16
 80023b4:	f107 0314 	add.w	r3, r7, #20
 80023b8:	eeb0 0a67 	vmov.f32	s0, s15
 80023bc:	4611      	mov	r1, r2
 80023be:	4618      	mov	r0, r3
 80023c0:	f000 f8d8 	bl	8002574 <split_float_into_ints>
	split_float_into_ints(&standard_dev_i, &standard_dev_d, standard_dev);
 80023c4:	4b23      	ldr	r3, [pc, #140]	@ (8002454 <print_summary_report+0x12c>)
 80023c6:	edd3 7a00 	vldr	s15, [r3]
 80023ca:	f107 0208 	add.w	r2, r7, #8
 80023ce:	f107 030c 	add.w	r3, r7, #12
 80023d2:	eeb0 0a67 	vmov.f32	s0, s15
 80023d6:	4611      	mov	r1, r2
 80023d8:	4618      	mov	r0, r3
 80023da:	f000 f8cb 	bl	8002574 <split_float_into_ints>

	// Print results
	static char showstats[250];
	static char *stats = showstats;
	sprintf((char*)showstats,   "* Elapsed time:       %03d    sec   *"
 80023de:	4b18      	ldr	r3, [pc, #96]	@ (8002440 <print_summary_report+0x118>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	607b      	str	r3, [r7, #4]
 80023e4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80023e6:	6039      	str	r1, [r7, #0]
 80023e8:	6a3b      	ldr	r3, [r7, #32]
 80023ea:	69fa      	ldr	r2, [r7, #28]
 80023ec:	69b9      	ldr	r1, [r7, #24]
 80023ee:	6978      	ldr	r0, [r7, #20]
 80023f0:	693c      	ldr	r4, [r7, #16]
 80023f2:	68fd      	ldr	r5, [r7, #12]
 80023f4:	68be      	ldr	r6, [r7, #8]
 80023f6:	9606      	str	r6, [sp, #24]
 80023f8:	9505      	str	r5, [sp, #20]
 80023fa:	9404      	str	r4, [sp, #16]
 80023fc:	9003      	str	r0, [sp, #12]
 80023fe:	9102      	str	r1, [sp, #8]
 8002400:	9201      	str	r2, [sp, #4]
 8002402:	9300      	str	r3, [sp, #0]
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	687a      	ldr	r2, [r7, #4]
 8002408:	4913      	ldr	r1, [pc, #76]	@ (8002458 <print_summary_report+0x130>)
 800240a:	4814      	ldr	r0, [pc, #80]	@ (800245c <print_summary_report+0x134>)
 800240c:	f00b fe3a 	bl	800e084 <siprintf>
							  "\n* Min speed:          %03d.%02d RPM   *"
							  "\n* Max speed:          %03d.%02d RPM   *"
			                  "\n* Average speed:      %03d.%02d RPM   *"
			                  "\n* Standard deviation: %03d.%02d RPM   *\n",
							  duration, min_speed_i, min_speed_d, max_speed_i, max_speed_d, average_i, average_d, standard_dev_i, standard_dev_d);
	xQueueSend(q_print, &stats, portMAX_DELAY);
 8002410:	4b09      	ldr	r3, [pc, #36]	@ (8002438 <print_summary_report+0x110>)
 8002412:	6818      	ldr	r0, [r3, #0]
 8002414:	2300      	movs	r3, #0
 8002416:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800241a:	4911      	ldr	r1, [pc, #68]	@ (8002460 <print_summary_report+0x138>)
 800241c:	f006 fd90 	bl	8008f40 <xQueueGenericSend>

	// Send statistics footer message
	xQueueSend(q_print, &msg_stat_footer, portMAX_DELAY);
 8002420:	4b05      	ldr	r3, [pc, #20]	@ (8002438 <print_summary_report+0x110>)
 8002422:	6818      	ldr	r0, [r3, #0]
 8002424:	2300      	movs	r3, #0
 8002426:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800242a:	490e      	ldr	r1, [pc, #56]	@ (8002464 <print_summary_report+0x13c>)
 800242c:	f006 fd88 	bl	8008f40 <xQueueGenericSend>
}
 8002430:	bf00      	nop
 8002432:	372c      	adds	r7, #44	@ 0x2c
 8002434:	46bd      	mov	sp, r7
 8002436:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002438:	200015a0 	.word	0x200015a0
 800243c:	20000034 	.word	0x20000034
 8002440:	200001a0 	.word	0x200001a0
 8002444:	200001ac 	.word	0x200001ac
 8002448:	20000044 	.word	0x20000044
 800244c:	2000019c 	.word	0x2000019c
 8002450:	200001a4 	.word	0x200001a4
 8002454:	200001a8 	.word	0x200001a8
 8002458:	0800f508 	.word	0x0800f508
 800245c:	20001284 	.word	0x20001284
 8002460:	20000060 	.word	0x20000060
 8002464:	20000038 	.word	0x20000038

08002468 <calculate_average>:

void calculate_average(float data[], int len)
{
 8002468:	b480      	push	{r7}
 800246a:	b085      	sub	sp, #20
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	6039      	str	r1, [r7, #0]
	float sum = 0.0;
 8002472:	f04f 0300 	mov.w	r3, #0
 8002476:	60fb      	str	r3, [r7, #12]
	for(int i = 0; i < len; ++i) {
 8002478:	2300      	movs	r3, #0
 800247a:	60bb      	str	r3, [r7, #8]
 800247c:	e00e      	b.n	800249c <calculate_average+0x34>
		sum += data[i];
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	687a      	ldr	r2, [r7, #4]
 8002484:	4413      	add	r3, r2
 8002486:	edd3 7a00 	vldr	s15, [r3]
 800248a:	ed97 7a03 	vldr	s14, [r7, #12]
 800248e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002492:	edc7 7a03 	vstr	s15, [r7, #12]
	for(int i = 0; i < len; ++i) {
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	3301      	adds	r3, #1
 800249a:	60bb      	str	r3, [r7, #8]
 800249c:	68ba      	ldr	r2, [r7, #8]
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	429a      	cmp	r2, r3
 80024a2:	dbec      	blt.n	800247e <calculate_average+0x16>
	}
	average = sum / len;
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	ee07 3a90 	vmov	s15, r3
 80024aa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024ae:	edd7 6a03 	vldr	s13, [r7, #12]
 80024b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024b6:	4b04      	ldr	r3, [pc, #16]	@ (80024c8 <calculate_average+0x60>)
 80024b8:	edc3 7a00 	vstr	s15, [r3]
}
 80024bc:	bf00      	nop
 80024be:	3714      	adds	r7, #20
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr
 80024c8:	200001a4 	.word	0x200001a4

080024cc <calculate_sd>:

// Note: calculate_average must be run first
void calculate_sd(float data[], int len)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b084      	sub	sp, #16
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
 80024d4:	6039      	str	r1, [r7, #0]
	for(int i = 0; i < len; i++) {
 80024d6:	2300      	movs	r3, #0
 80024d8:	60fb      	str	r3, [r7, #12]
 80024da:	e022      	b.n	8002522 <calculate_sd+0x56>
		standard_dev += ( (data[i]-average) * (data[i]-average) );
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	009b      	lsls	r3, r3, #2
 80024e0:	687a      	ldr	r2, [r7, #4]
 80024e2:	4413      	add	r3, r2
 80024e4:	ed93 7a00 	vldr	s14, [r3]
 80024e8:	4b20      	ldr	r3, [pc, #128]	@ (800256c <calculate_sd+0xa0>)
 80024ea:	edd3 7a00 	vldr	s15, [r3]
 80024ee:	ee37 7a67 	vsub.f32	s14, s14, s15
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	009b      	lsls	r3, r3, #2
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	4413      	add	r3, r2
 80024fa:	edd3 6a00 	vldr	s13, [r3]
 80024fe:	4b1b      	ldr	r3, [pc, #108]	@ (800256c <calculate_sd+0xa0>)
 8002500:	edd3 7a00 	vldr	s15, [r3]
 8002504:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002508:	ee27 7a27 	vmul.f32	s14, s14, s15
 800250c:	4b18      	ldr	r3, [pc, #96]	@ (8002570 <calculate_sd+0xa4>)
 800250e:	edd3 7a00 	vldr	s15, [r3]
 8002512:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002516:	4b16      	ldr	r3, [pc, #88]	@ (8002570 <calculate_sd+0xa4>)
 8002518:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < len; i++) {
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	3301      	adds	r3, #1
 8002520:	60fb      	str	r3, [r7, #12]
 8002522:	68fa      	ldr	r2, [r7, #12]
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	429a      	cmp	r2, r3
 8002528:	dbd8      	blt.n	80024dc <calculate_sd+0x10>
	}
	standard_dev = sqrt(standard_dev / len);
 800252a:	4b11      	ldr	r3, [pc, #68]	@ (8002570 <calculate_sd+0xa4>)
 800252c:	ed93 7a00 	vldr	s14, [r3]
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	ee07 3a90 	vmov	s15, r3
 8002536:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800253a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800253e:	ee16 0a90 	vmov	r0, s13
 8002542:	f7fe f859 	bl	80005f8 <__aeabi_f2d>
 8002546:	4602      	mov	r2, r0
 8002548:	460b      	mov	r3, r1
 800254a:	ec43 2b10 	vmov	d0, r2, r3
 800254e:	f00c fa49 	bl	800e9e4 <sqrt>
 8002552:	ec53 2b10 	vmov	r2, r3, d0
 8002556:	4610      	mov	r0, r2
 8002558:	4619      	mov	r1, r3
 800255a:	f7fe fb7d 	bl	8000c58 <__aeabi_d2f>
 800255e:	4603      	mov	r3, r0
 8002560:	4a03      	ldr	r2, [pc, #12]	@ (8002570 <calculate_sd+0xa4>)
 8002562:	6013      	str	r3, [r2, #0]
}
 8002564:	bf00      	nop
 8002566:	3710      	adds	r7, #16
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	200001a4 	.word	0x200001a4
 8002570:	200001a8 	.word	0x200001a8

08002574 <split_float_into_ints>:

void split_float_into_ints(int *int_val, int *dec_val, float float_val)
{
 8002574:	b480      	push	{r7}
 8002576:	b085      	sub	sp, #20
 8002578:	af00      	add	r7, sp, #0
 800257a:	60f8      	str	r0, [r7, #12]
 800257c:	60b9      	str	r1, [r7, #8]
 800257e:	ed87 0a01 	vstr	s0, [r7, #4]
	// Separate float into two integers
	*int_val = (int)float_val;
 8002582:	edd7 7a01 	vldr	s15, [r7, #4]
 8002586:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800258a:	ee17 2a90 	vmov	r2, s15
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	601a      	str	r2, [r3, #0]
	*dec_val = (int)((float_val * 100) - (*int_val * 100));
 8002592:	edd7 7a01 	vldr	s15, [r7, #4]
 8002596:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80025cc <split_float_into_ints+0x58>
 800259a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	2264      	movs	r2, #100	@ 0x64
 80025a4:	fb02 f303 	mul.w	r3, r2, r3
 80025a8:	ee07 3a90 	vmov	s15, r3
 80025ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80025b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025b8:	ee17 2a90 	vmov	r2, s15
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	601a      	str	r2, [r3, #0]
}
 80025c0:	bf00      	nop
 80025c2:	3714      	adds	r7, #20
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr
 80025cc:	42c80000 	.word	0x42c80000

080025d0 <set_pwm_duty_cycle>:

void set_pwm_duty_cycle(TIM_HandleTypeDef *htim, uint32_t channel, uint8_t duty_cycle_percent)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b087      	sub	sp, #28
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	60f8      	str	r0, [r7, #12]
 80025d8:	60b9      	str	r1, [r7, #8]
 80025da:	4613      	mov	r3, r2
 80025dc:	71fb      	strb	r3, [r7, #7]
	// Get timer auto-reload value (i.e. period)
	uint32_t timer_period = __HAL_TIM_GET_AUTORELOAD(htim);
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025e4:	617b      	str	r3, [r7, #20]

	// Calculate the proper compare value to be loaded into the capture/compare register (CCR)
	uint32_t compare_value = (duty_cycle_percent * timer_period) / 100;
 80025e6:	79fb      	ldrb	r3, [r7, #7]
 80025e8:	697a      	ldr	r2, [r7, #20]
 80025ea:	fb02 f303 	mul.w	r3, r2, r3
 80025ee:	4a13      	ldr	r2, [pc, #76]	@ (800263c <set_pwm_duty_cycle+0x6c>)
 80025f0:	fba2 2303 	umull	r2, r3, r2, r3
 80025f4:	095b      	lsrs	r3, r3, #5
 80025f6:	613b      	str	r3, [r7, #16]

	// Set new duty cycle
    __HAL_TIM_SET_COMPARE(htim, channel, compare_value);
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d104      	bne.n	8002608 <set_pwm_duty_cycle+0x38>
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	693a      	ldr	r2, [r7, #16]
 8002604:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002606:	e013      	b.n	8002630 <set_pwm_duty_cycle+0x60>
    __HAL_TIM_SET_COMPARE(htim, channel, compare_value);
 8002608:	68bb      	ldr	r3, [r7, #8]
 800260a:	2b04      	cmp	r3, #4
 800260c:	d104      	bne.n	8002618 <set_pwm_duty_cycle+0x48>
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002616:	e00b      	b.n	8002630 <set_pwm_duty_cycle+0x60>
    __HAL_TIM_SET_COMPARE(htim, channel, compare_value);
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	2b08      	cmp	r3, #8
 800261c:	d104      	bne.n	8002628 <set_pwm_duty_cycle+0x58>
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8002626:	e003      	b.n	8002630 <set_pwm_duty_cycle+0x60>
    __HAL_TIM_SET_COMPARE(htim, channel, compare_value);
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002630:	bf00      	nop
 8002632:	371c      	adds	r7, #28
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr
 800263c:	51eb851f 	.word	0x51eb851f

08002640 <pid_controller>:

float pid_controller(float setpoint, float measured_value)
{
 8002640:	b480      	push	{r7}
 8002642:	b087      	sub	sp, #28
 8002644:	af00      	add	r7, sp, #0
 8002646:	ed87 0a01 	vstr	s0, [r7, #4]
 800264a:	edc7 0a00 	vstr	s1, [r7]
    float error = setpoint - measured_value;
 800264e:	ed97 7a01 	vldr	s14, [r7, #4]
 8002652:	edd7 7a00 	vldr	s15, [r7]
 8002656:	ee77 7a67 	vsub.f32	s15, s14, s15
 800265a:	edc7 7a05 	vstr	s15, [r7, #20]
    integral += error * dt;
 800265e:	4b35      	ldr	r3, [pc, #212]	@ (8002734 <pid_controller+0xf4>)
 8002660:	ed93 7a00 	vldr	s14, [r3]
 8002664:	edd7 7a05 	vldr	s15, [r7, #20]
 8002668:	ee27 7a27 	vmul.f32	s14, s14, s15
 800266c:	4b32      	ldr	r3, [pc, #200]	@ (8002738 <pid_controller+0xf8>)
 800266e:	edd3 7a00 	vldr	s15, [r3]
 8002672:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002676:	4b30      	ldr	r3, [pc, #192]	@ (8002738 <pid_controller+0xf8>)
 8002678:	edc3 7a00 	vstr	s15, [r3]
    float derivative = (error - last_error) / dt;
 800267c:	4b2f      	ldr	r3, [pc, #188]	@ (800273c <pid_controller+0xfc>)
 800267e:	edd3 7a00 	vldr	s15, [r3]
 8002682:	ed97 7a05 	vldr	s14, [r7, #20]
 8002686:	ee77 6a67 	vsub.f32	s13, s14, s15
 800268a:	4b2a      	ldr	r3, [pc, #168]	@ (8002734 <pid_controller+0xf4>)
 800268c:	ed93 7a00 	vldr	s14, [r3]
 8002690:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002694:	edc7 7a04 	vstr	s15, [r7, #16]
    last_error = error;
 8002698:	4a28      	ldr	r2, [pc, #160]	@ (800273c <pid_controller+0xfc>)
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	6013      	str	r3, [r2, #0]
    float output = Kp * error + Ki * integral + Kd * derivative;
 800269e:	4b28      	ldr	r3, [pc, #160]	@ (8002740 <pid_controller+0x100>)
 80026a0:	ed93 7a00 	vldr	s14, [r3]
 80026a4:	edd7 7a05 	vldr	s15, [r7, #20]
 80026a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026ac:	4b25      	ldr	r3, [pc, #148]	@ (8002744 <pid_controller+0x104>)
 80026ae:	edd3 6a00 	vldr	s13, [r3]
 80026b2:	4b21      	ldr	r3, [pc, #132]	@ (8002738 <pid_controller+0xf8>)
 80026b4:	edd3 7a00 	vldr	s15, [r3]
 80026b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026bc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026c0:	4b21      	ldr	r3, [pc, #132]	@ (8002748 <pid_controller+0x108>)
 80026c2:	edd3 6a00 	vldr	s13, [r3]
 80026c6:	edd7 7a04 	vldr	s15, [r7, #16]
 80026ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026d2:	edc7 7a03 	vstr	s15, [r7, #12]

    // Calculate new duty cycle
    duty_cycle += output;
 80026d6:	4b1d      	ldr	r3, [pc, #116]	@ (800274c <pid_controller+0x10c>)
 80026d8:	ed93 7a00 	vldr	s14, [r3]
 80026dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80026e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026e4:	4b19      	ldr	r3, [pc, #100]	@ (800274c <pid_controller+0x10c>)
 80026e6:	edc3 7a00 	vstr	s15, [r3]

    // Ensure the duty cycle is within the range of 0 to 100 (as duty cycle percentage)
    if (duty_cycle > 100.0f) duty_cycle = 100.0f;
 80026ea:	4b18      	ldr	r3, [pc, #96]	@ (800274c <pid_controller+0x10c>)
 80026ec:	edd3 7a00 	vldr	s15, [r3]
 80026f0:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8002750 <pid_controller+0x110>
 80026f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026fc:	dd02      	ble.n	8002704 <pid_controller+0xc4>
 80026fe:	4b13      	ldr	r3, [pc, #76]	@ (800274c <pid_controller+0x10c>)
 8002700:	4a14      	ldr	r2, [pc, #80]	@ (8002754 <pid_controller+0x114>)
 8002702:	601a      	str	r2, [r3, #0]
    if (duty_cycle < 0.0f) duty_cycle = 0.0f;
 8002704:	4b11      	ldr	r3, [pc, #68]	@ (800274c <pid_controller+0x10c>)
 8002706:	edd3 7a00 	vldr	s15, [r3]
 800270a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800270e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002712:	d503      	bpl.n	800271c <pid_controller+0xdc>
 8002714:	4b0d      	ldr	r3, [pc, #52]	@ (800274c <pid_controller+0x10c>)
 8002716:	f04f 0200 	mov.w	r2, #0
 800271a:	601a      	str	r2, [r3, #0]

    return duty_cycle;
 800271c:	4b0b      	ldr	r3, [pc, #44]	@ (800274c <pid_controller+0x10c>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	ee07 3a90 	vmov	s15, r3
}
 8002724:	eeb0 0a67 	vmov.f32	s0, s15
 8002728:	371c      	adds	r7, #28
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr
 8002732:	bf00      	nop
 8002734:	20000054 	.word	0x20000054
 8002738:	20001154 	.word	0x20001154
 800273c:	20001158 	.word	0x20001158
 8002740:	20000048 	.word	0x20000048
 8002744:	2000114c 	.word	0x2000114c
 8002748:	20001150 	.word	0x20001150
 800274c:	2000004c 	.word	0x2000004c
 8002750:	42c80000 	.word	0x42c80000
 8002754:	42c80000 	.word	0x42c80000

08002758 <rtc_task>:
 * @note There are multiple state machines handled here: the overall system state machine and the	   *
 *       RTC-specific state machine.																   *
 ******************************************************************************************************/

void rtc_task(void *param)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b088      	sub	sp, #32
 800275c:	af02      	add	r7, sp, #8
 800275e:	6078      	str	r0, [r7, #4]
	message_t *msg;

	while(1) {

		// Wait for notification from another task
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8002760:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002764:	9300      	str	r3, [sp, #0]
 8002766:	2300      	movs	r3, #0
 8002768:	2200      	movs	r2, #0
 800276a:	2100      	movs	r1, #0
 800276c:	2000      	movs	r0, #0
 800276e:	f008 faeb 	bl	800ad48 <xTaskGenericNotifyWait>

		while(curr_sys_state != sMainMenu) {
 8002772:	e218      	b.n	8002ba6 <rtc_task+0x44e>

			switch(curr_sys_state) {
 8002774:	4bb5      	ldr	r3, [pc, #724]	@ (8002a4c <rtc_task+0x2f4>)
 8002776:	781b      	ldrb	r3, [r3, #0]
 8002778:	2b06      	cmp	r3, #6
 800277a:	f000 8132 	beq.w	80029e2 <rtc_task+0x28a>
 800277e:	2b06      	cmp	r3, #6
 8002780:	f300 81fb 	bgt.w	8002b7a <rtc_task+0x422>
 8002784:	2b03      	cmp	r3, #3
 8002786:	d003      	beq.n	8002790 <rtc_task+0x38>
 8002788:	2b05      	cmp	r3, #5
 800278a:	f000 8089 	beq.w	80028a0 <rtc_task+0x148>
 800278e:	e1f4      	b.n	8002b7a <rtc_task+0x422>
				/***** RTC main menu state *****/
				case sRtcMenu:
					// Display RTC menu for the user, show current time and date
					xQueueSend(q_print, &msg_rtc_menu_1, portMAX_DELAY);
 8002790:	4baf      	ldr	r3, [pc, #700]	@ (8002a50 <rtc_task+0x2f8>)
 8002792:	6818      	ldr	r0, [r3, #0]
 8002794:	2300      	movs	r3, #0
 8002796:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800279a:	49ae      	ldr	r1, [pc, #696]	@ (8002a54 <rtc_task+0x2fc>)
 800279c:	f006 fbd0 	bl	8008f40 <xQueueGenericSend>
					show_time_date();
 80027a0:	f000 faa4 	bl	8002cec <show_time_date>
					xQueueSend(q_print, &msg_rtc_menu_2, portMAX_DELAY);
 80027a4:	4baa      	ldr	r3, [pc, #680]	@ (8002a50 <rtc_task+0x2f8>)
 80027a6:	6818      	ldr	r0, [r3, #0]
 80027a8:	2300      	movs	r3, #0
 80027aa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80027ae:	49aa      	ldr	r1, [pc, #680]	@ (8002a58 <rtc_task+0x300>)
 80027b0:	f006 fbc6 	bl	8008f40 <xQueueGenericSend>

					// Wait for the user to select their desired RTC configuration option
					xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 80027b4:	f107 0308 	add.w	r3, r7, #8
 80027b8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80027bc:	9200      	str	r2, [sp, #0]
 80027be:	2200      	movs	r2, #0
 80027c0:	2100      	movs	r1, #0
 80027c2:	2000      	movs	r0, #0
 80027c4:	f008 fac0 	bl	800ad48 <xTaskGenericNotifyWait>
					msg = (message_t*)msg_addr;
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	617b      	str	r3, [r7, #20]

					// Process command, update date / time accordingly
					if(msg->len <= 4) {
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	68db      	ldr	r3, [r3, #12]
 80027d0:	2b04      	cmp	r3, #4
 80027d2:	d859      	bhi.n	8002888 <rtc_task+0x130>
						if(!strcmp((char*)msg->payload, "Date")) {			// Configure date
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	49a1      	ldr	r1, [pc, #644]	@ (8002a5c <rtc_task+0x304>)
 80027d8:	4618      	mov	r0, r3
 80027da:	f7fd fd43 	bl	8000264 <strcmp>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d10b      	bne.n	80027fc <rtc_task+0xa4>
							// Update the system state
							curr_sys_state = sRtcDateConfig;
 80027e4:	4b99      	ldr	r3, [pc, #612]	@ (8002a4c <rtc_task+0x2f4>)
 80027e6:	2205      	movs	r2, #5
 80027e8:	701a      	strb	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_mo, portMAX_DELAY);
 80027ea:	4b99      	ldr	r3, [pc, #612]	@ (8002a50 <rtc_task+0x2f8>)
 80027ec:	6818      	ldr	r0, [r3, #0]
 80027ee:	2300      	movs	r3, #0
 80027f0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80027f4:	499a      	ldr	r1, [pc, #616]	@ (8002a60 <rtc_task+0x308>)
 80027f6:	f006 fba3 	bl	8008f40 <xQueueGenericSend>
					else {
						// If user input is longer than 4 characters, notify user of invalid response
						curr_sys_state = sMainMenu;
						xQueueSend(q_print, &msg_inv_rtc, portMAX_DELAY);
					}
					break;
 80027fa:	e1d4      	b.n	8002ba6 <rtc_task+0x44e>
						else if (!strcmp((char*)msg->payload, "Time")) {	// Configure time
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	4999      	ldr	r1, [pc, #612]	@ (8002a64 <rtc_task+0x30c>)
 8002800:	4618      	mov	r0, r3
 8002802:	f7fd fd2f 	bl	8000264 <strcmp>
 8002806:	4603      	mov	r3, r0
 8002808:	2b00      	cmp	r3, #0
 800280a:	d10b      	bne.n	8002824 <rtc_task+0xcc>
							curr_sys_state = sRtcTimeConfig;
 800280c:	4b8f      	ldr	r3, [pc, #572]	@ (8002a4c <rtc_task+0x2f4>)
 800280e:	2206      	movs	r2, #6
 8002810:	701a      	strb	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_hh, portMAX_DELAY);
 8002812:	4b8f      	ldr	r3, [pc, #572]	@ (8002a50 <rtc_task+0x2f8>)
 8002814:	6818      	ldr	r0, [r3, #0]
 8002816:	2300      	movs	r3, #0
 8002818:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800281c:	4992      	ldr	r1, [pc, #584]	@ (8002a68 <rtc_task+0x310>)
 800281e:	f006 fb8f 	bl	8008f40 <xQueueGenericSend>
					break;
 8002822:	e1c0      	b.n	8002ba6 <rtc_task+0x44e>
						else if (!strcmp((char*)msg->payload, "Rfsh")) {	// Refresh the date and time
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	4991      	ldr	r1, [pc, #580]	@ (8002a6c <rtc_task+0x314>)
 8002828:	4618      	mov	r0, r3
 800282a:	f7fd fd1b 	bl	8000264 <strcmp>
 800282e:	4603      	mov	r3, r0
 8002830:	2b00      	cmp	r3, #0
 8002832:	d103      	bne.n	800283c <rtc_task+0xe4>
							curr_sys_state = sRtcMenu;
 8002834:	4b85      	ldr	r3, [pc, #532]	@ (8002a4c <rtc_task+0x2f4>)
 8002836:	2203      	movs	r2, #3
 8002838:	701a      	strb	r2, [r3, #0]
					break;
 800283a:	e1b4      	b.n	8002ba6 <rtc_task+0x44e>
						else if (!strcmp((char*)msg->payload, "Main")) {	// Back to main menu
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	498c      	ldr	r1, [pc, #560]	@ (8002a70 <rtc_task+0x318>)
 8002840:	4618      	mov	r0, r3
 8002842:	f7fd fd0f 	bl	8000264 <strcmp>
 8002846:	4603      	mov	r3, r0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d10a      	bne.n	8002862 <rtc_task+0x10a>
							curr_sys_state = sMainMenu;
 800284c:	4b7f      	ldr	r3, [pc, #508]	@ (8002a4c <rtc_task+0x2f4>)
 800284e:	2200      	movs	r2, #0
 8002850:	701a      	strb	r2, [r3, #0]
							xSemaphoreGive(ledOffSemaphore);
 8002852:	4b88      	ldr	r3, [pc, #544]	@ (8002a74 <rtc_task+0x31c>)
 8002854:	6818      	ldr	r0, [r3, #0]
 8002856:	2300      	movs	r3, #0
 8002858:	2200      	movs	r2, #0
 800285a:	2100      	movs	r1, #0
 800285c:	f006 fb70 	bl	8008f40 <xQueueGenericSend>
					break;
 8002860:	e1a1      	b.n	8002ba6 <rtc_task+0x44e>
							curr_sys_state = sMainMenu;
 8002862:	4b7a      	ldr	r3, [pc, #488]	@ (8002a4c <rtc_task+0x2f4>)
 8002864:	2200      	movs	r2, #0
 8002866:	701a      	strb	r2, [r3, #0]
							xQueueSend(q_print, &msg_inv_rtc, portMAX_DELAY);
 8002868:	4b79      	ldr	r3, [pc, #484]	@ (8002a50 <rtc_task+0x2f8>)
 800286a:	6818      	ldr	r0, [r3, #0]
 800286c:	2300      	movs	r3, #0
 800286e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002872:	4981      	ldr	r1, [pc, #516]	@ (8002a78 <rtc_task+0x320>)
 8002874:	f006 fb64 	bl	8008f40 <xQueueGenericSend>
							xSemaphoreGive(ledOffSemaphore);
 8002878:	4b7e      	ldr	r3, [pc, #504]	@ (8002a74 <rtc_task+0x31c>)
 800287a:	6818      	ldr	r0, [r3, #0]
 800287c:	2300      	movs	r3, #0
 800287e:	2200      	movs	r2, #0
 8002880:	2100      	movs	r1, #0
 8002882:	f006 fb5d 	bl	8008f40 <xQueueGenericSend>
					break;
 8002886:	e18e      	b.n	8002ba6 <rtc_task+0x44e>
						curr_sys_state = sMainMenu;
 8002888:	4b70      	ldr	r3, [pc, #448]	@ (8002a4c <rtc_task+0x2f4>)
 800288a:	2200      	movs	r2, #0
 800288c:	701a      	strb	r2, [r3, #0]
						xQueueSend(q_print, &msg_inv_rtc, portMAX_DELAY);
 800288e:	4b70      	ldr	r3, [pc, #448]	@ (8002a50 <rtc_task+0x2f8>)
 8002890:	6818      	ldr	r0, [r3, #0]
 8002892:	2300      	movs	r3, #0
 8002894:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002898:	4977      	ldr	r1, [pc, #476]	@ (8002a78 <rtc_task+0x320>)
 800289a:	f006 fb51 	bl	8008f40 <xQueueGenericSend>
					break;
 800289e:	e182      	b.n	8002ba6 <rtc_task+0x44e>
				/***** RTC date configuration state *****/
				case sRtcDateConfig:
					// Wait for the user to select their desired RTC configuration option
					xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 80028a0:	f107 0308 	add.w	r3, r7, #8
 80028a4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80028a8:	9200      	str	r2, [sp, #0]
 80028aa:	2200      	movs	r2, #0
 80028ac:	2100      	movs	r1, #0
 80028ae:	2000      	movs	r0, #0
 80028b0:	f008 fa4a 	bl	800ad48 <xTaskGenericNotifyWait>
					msg = (message_t*)msg_addr;
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	617b      	str	r3, [r7, #20]

					// Configure month, date, year, or day of week accordingly
					switch(curr_rtc_state) {
 80028b8:	4b70      	ldr	r3, [pc, #448]	@ (8002a7c <rtc_task+0x324>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	2b03      	cmp	r3, #3
 80028be:	f200 816f 	bhi.w	8002ba0 <rtc_task+0x448>
 80028c2:	a201      	add	r2, pc, #4	@ (adr r2, 80028c8 <rtc_task+0x170>)
 80028c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028c8:	080028d9 	.word	0x080028d9
 80028cc:	08002909 	.word	0x08002909
 80028d0:	08002939 	.word	0x08002939
 80028d4:	08002969 	.word	0x08002969
						case MONTH_CONFIG:									// Month config
							uint8_t m = getnumber(msg->payload, msg->len);
 80028d8:	697a      	ldr	r2, [r7, #20]
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	68db      	ldr	r3, [r3, #12]
 80028de:	4619      	mov	r1, r3
 80028e0:	4610      	mov	r0, r2
 80028e2:	f000 f985 	bl	8002bf0 <getnumber>
 80028e6:	4603      	mov	r3, r0
 80028e8:	733b      	strb	r3, [r7, #12]
							date.Month = m;
 80028ea:	4a65      	ldr	r2, [pc, #404]	@ (8002a80 <rtc_task+0x328>)
 80028ec:	7b3b      	ldrb	r3, [r7, #12]
 80028ee:	7053      	strb	r3, [r2, #1]
							curr_rtc_state = DATE_CONFIG;
 80028f0:	4b62      	ldr	r3, [pc, #392]	@ (8002a7c <rtc_task+0x324>)
 80028f2:	2201      	movs	r2, #1
 80028f4:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_dd, portMAX_DELAY);
 80028f6:	4b56      	ldr	r3, [pc, #344]	@ (8002a50 <rtc_task+0x2f8>)
 80028f8:	6818      	ldr	r0, [r3, #0]
 80028fa:	2300      	movs	r3, #0
 80028fc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002900:	4960      	ldr	r1, [pc, #384]	@ (8002a84 <rtc_task+0x32c>)
 8002902:	f006 fb1d 	bl	8008f40 <xQueueGenericSend>
							break;
 8002906:	e06b      	b.n	80029e0 <rtc_task+0x288>
						case DATE_CONFIG:									// Date config
							uint8_t d = getnumber(msg->payload, msg->len);
 8002908:	697a      	ldr	r2, [r7, #20]
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	68db      	ldr	r3, [r3, #12]
 800290e:	4619      	mov	r1, r3
 8002910:	4610      	mov	r0, r2
 8002912:	f000 f96d 	bl	8002bf0 <getnumber>
 8002916:	4603      	mov	r3, r0
 8002918:	737b      	strb	r3, [r7, #13]
							date.Date = d;
 800291a:	4a59      	ldr	r2, [pc, #356]	@ (8002a80 <rtc_task+0x328>)
 800291c:	7b7b      	ldrb	r3, [r7, #13]
 800291e:	7093      	strb	r3, [r2, #2]
							curr_rtc_state = YEAR_CONFIG;
 8002920:	4b56      	ldr	r3, [pc, #344]	@ (8002a7c <rtc_task+0x324>)
 8002922:	2202      	movs	r2, #2
 8002924:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_yr, portMAX_DELAY);
 8002926:	4b4a      	ldr	r3, [pc, #296]	@ (8002a50 <rtc_task+0x2f8>)
 8002928:	6818      	ldr	r0, [r3, #0]
 800292a:	2300      	movs	r3, #0
 800292c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002930:	4955      	ldr	r1, [pc, #340]	@ (8002a88 <rtc_task+0x330>)
 8002932:	f006 fb05 	bl	8008f40 <xQueueGenericSend>
							break;
 8002936:	e053      	b.n	80029e0 <rtc_task+0x288>
						case YEAR_CONFIG:									// Year config
							uint8_t y = getnumber(msg->payload, msg->len);
 8002938:	697a      	ldr	r2, [r7, #20]
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	68db      	ldr	r3, [r3, #12]
 800293e:	4619      	mov	r1, r3
 8002940:	4610      	mov	r0, r2
 8002942:	f000 f955 	bl	8002bf0 <getnumber>
 8002946:	4603      	mov	r3, r0
 8002948:	73bb      	strb	r3, [r7, #14]
							date.Year = y;
 800294a:	4a4d      	ldr	r2, [pc, #308]	@ (8002a80 <rtc_task+0x328>)
 800294c:	7bbb      	ldrb	r3, [r7, #14]
 800294e:	70d3      	strb	r3, [r2, #3]
							curr_rtc_state = DAY_CONFIG;
 8002950:	4b4a      	ldr	r3, [pc, #296]	@ (8002a7c <rtc_task+0x324>)
 8002952:	2203      	movs	r2, #3
 8002954:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_dow, portMAX_DELAY);
 8002956:	4b3e      	ldr	r3, [pc, #248]	@ (8002a50 <rtc_task+0x2f8>)
 8002958:	6818      	ldr	r0, [r3, #0]
 800295a:	2300      	movs	r3, #0
 800295c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002960:	494a      	ldr	r1, [pc, #296]	@ (8002a8c <rtc_task+0x334>)
 8002962:	f006 faed 	bl	8008f40 <xQueueGenericSend>
							break;
 8002966:	e03b      	b.n	80029e0 <rtc_task+0x288>
						case DAY_CONFIG:									// Day of week config
							uint8_t day = getnumber(msg->payload, msg->len);
 8002968:	697a      	ldr	r2, [r7, #20]
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	68db      	ldr	r3, [r3, #12]
 800296e:	4619      	mov	r1, r3
 8002970:	4610      	mov	r0, r2
 8002972:	f000 f93d 	bl	8002bf0 <getnumber>
 8002976:	4603      	mov	r3, r0
 8002978:	73fb      	strb	r3, [r7, #15]
							date.WeekDay = day;
 800297a:	4a41      	ldr	r2, [pc, #260]	@ (8002a80 <rtc_task+0x328>)
 800297c:	7bfb      	ldrb	r3, [r7, #15]
 800297e:	7013      	strb	r3, [r2, #0]

							// Check that the user entered a valid date entry, configure date
							if(!validate_rtc_information(NULL, &date)) {
 8002980:	493f      	ldr	r1, [pc, #252]	@ (8002a80 <rtc_task+0x328>)
 8002982:	2000      	movs	r0, #0
 8002984:	f000 f955 	bl	8002c32 <validate_rtc_information>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d112      	bne.n	80029b4 <rtc_task+0x25c>
								rtc_configure_date(&date); // Configure date
 800298e:	483c      	ldr	r0, [pc, #240]	@ (8002a80 <rtc_task+0x328>)
 8002990:	f000 f99c 	bl	8002ccc <rtc_configure_date>
								xQueueSend(q_print, &msg_conf, portMAX_DELAY); // Send confirmation to print queue
 8002994:	4b2e      	ldr	r3, [pc, #184]	@ (8002a50 <rtc_task+0x2f8>)
 8002996:	6818      	ldr	r0, [r3, #0]
 8002998:	2300      	movs	r3, #0
 800299a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800299e:	493c      	ldr	r1, [pc, #240]	@ (8002a90 <rtc_task+0x338>)
 80029a0:	f006 face 	bl	8008f40 <xQueueGenericSend>
								xSemaphoreGive(rtcSemaphore); // Give rtcSemaphore for led_task to light LED
 80029a4:	4b3b      	ldr	r3, [pc, #236]	@ (8002a94 <rtc_task+0x33c>)
 80029a6:	6818      	ldr	r0, [r3, #0]
 80029a8:	2300      	movs	r3, #0
 80029aa:	2200      	movs	r2, #0
 80029ac:	2100      	movs	r1, #0
 80029ae:	f006 fac7 	bl	8008f40 <xQueueGenericSend>
 80029b2:	e00e      	b.n	80029d2 <rtc_task+0x27a>
							}
							else {
								xQueueSend(q_print, &msg_inv_rtc, portMAX_DELAY);
 80029b4:	4b26      	ldr	r3, [pc, #152]	@ (8002a50 <rtc_task+0x2f8>)
 80029b6:	6818      	ldr	r0, [r3, #0]
 80029b8:	2300      	movs	r3, #0
 80029ba:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80029be:	492e      	ldr	r1, [pc, #184]	@ (8002a78 <rtc_task+0x320>)
 80029c0:	f006 fabe 	bl	8008f40 <xQueueGenericSend>
								// Give semaphore for led_task to turn LEDs off
								xSemaphoreGive(ledOffSemaphore);
 80029c4:	4b2b      	ldr	r3, [pc, #172]	@ (8002a74 <rtc_task+0x31c>)
 80029c6:	6818      	ldr	r0, [r3, #0]
 80029c8:	2300      	movs	r3, #0
 80029ca:	2200      	movs	r2, #0
 80029cc:	2100      	movs	r1, #0
 80029ce:	f006 fab7 	bl	8008f40 <xQueueGenericSend>
							}

							// Update system state, send control back to RTC menu
							curr_sys_state = sRtcMenu;
 80029d2:	4b1e      	ldr	r3, [pc, #120]	@ (8002a4c <rtc_task+0x2f4>)
 80029d4:	2203      	movs	r2, #3
 80029d6:	701a      	strb	r2, [r3, #0]
							curr_rtc_state = 0;
 80029d8:	4b28      	ldr	r3, [pc, #160]	@ (8002a7c <rtc_task+0x324>)
 80029da:	2200      	movs	r2, #0
 80029dc:	601a      	str	r2, [r3, #0]
							break;
 80029de:	bf00      	nop
					}
					break;
 80029e0:	e0de      	b.n	8002ba0 <rtc_task+0x448>
				/***** RTC time configuration state *****/
				case sRtcTimeConfig:
					// Wait for the user to select their desired RTC configuration option
					xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 80029e2:	f107 0308 	add.w	r3, r7, #8
 80029e6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80029ea:	9200      	str	r2, [sp, #0]
 80029ec:	2200      	movs	r2, #0
 80029ee:	2100      	movs	r1, #0
 80029f0:	2000      	movs	r0, #0
 80029f2:	f008 f9a9 	bl	800ad48 <xTaskGenericNotifyWait>
					msg = (message_t*)msg_addr;
 80029f6:	68bb      	ldr	r3, [r7, #8]
 80029f8:	617b      	str	r3, [r7, #20]

					// Configure hours, minutes, or seconds accordingly
					switch(curr_rtc_state) {
 80029fa:	4b20      	ldr	r3, [pc, #128]	@ (8002a7c <rtc_task+0x324>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	2b03      	cmp	r3, #3
 8002a00:	f200 80d0 	bhi.w	8002ba4 <rtc_task+0x44c>
 8002a04:	a201      	add	r2, pc, #4	@ (adr r2, 8002a0c <rtc_task+0x2b4>)
 8002a06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a0a:	bf00      	nop
 8002a0c:	08002a1d 	.word	0x08002a1d
 8002a10:	08002aa1 	.word	0x08002aa1
 8002a14:	08002ad1 	.word	0x08002ad1
 8002a18:	08002b01 	.word	0x08002b01
						case HH_CONFIG:
							uint8_t hour = getnumber(msg->payload, msg->len);
 8002a1c:	697a      	ldr	r2, [r7, #20]
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	68db      	ldr	r3, [r3, #12]
 8002a22:	4619      	mov	r1, r3
 8002a24:	4610      	mov	r0, r2
 8002a26:	f000 f8e3 	bl	8002bf0 <getnumber>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	743b      	strb	r3, [r7, #16]
							time.Hours = hour;
 8002a2e:	4a1a      	ldr	r2, [pc, #104]	@ (8002a98 <rtc_task+0x340>)
 8002a30:	7c3b      	ldrb	r3, [r7, #16]
 8002a32:	7013      	strb	r3, [r2, #0]
							curr_rtc_state = MM_CONFIG;
 8002a34:	4b11      	ldr	r3, [pc, #68]	@ (8002a7c <rtc_task+0x324>)
 8002a36:	2201      	movs	r2, #1
 8002a38:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_mm, portMAX_DELAY);
 8002a3a:	4b05      	ldr	r3, [pc, #20]	@ (8002a50 <rtc_task+0x2f8>)
 8002a3c:	6818      	ldr	r0, [r3, #0]
 8002a3e:	2300      	movs	r3, #0
 8002a40:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002a44:	4915      	ldr	r1, [pc, #84]	@ (8002a9c <rtc_task+0x344>)
 8002a46:	f006 fa7b 	bl	8008f40 <xQueueGenericSend>
							break;
 8002a4a:	e095      	b.n	8002b78 <rtc_task+0x420>
 8002a4c:	200015c9 	.word	0x200015c9
 8002a50:	200015a0 	.word	0x200015a0
 8002a54:	2000008c 	.word	0x2000008c
 8002a58:	20000090 	.word	0x20000090
 8002a5c:	0800f7f0 	.word	0x0800f7f0
 8002a60:	2000007c 	.word	0x2000007c
 8002a64:	0800f7f8 	.word	0x0800f7f8
 8002a68:	2000006c 	.word	0x2000006c
 8002a6c:	0800f800 	.word	0x0800f800
 8002a70:	0800f808 	.word	0x0800f808
 8002a74:	200015c4 	.word	0x200015c4
 8002a78:	20000064 	.word	0x20000064
 8002a7c:	20001380 	.word	0x20001380
 8002a80:	20001398 	.word	0x20001398
 8002a84:	20000080 	.word	0x20000080
 8002a88:	20000084 	.word	0x20000084
 8002a8c:	20000088 	.word	0x20000088
 8002a90:	20000068 	.word	0x20000068
 8002a94:	200015c0 	.word	0x200015c0
 8002a98:	20001384 	.word	0x20001384
 8002a9c:	20000070 	.word	0x20000070
						case MM_CONFIG:
							uint8_t min = getnumber(msg->payload, msg->len);
 8002aa0:	697a      	ldr	r2, [r7, #20]
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	68db      	ldr	r3, [r3, #12]
 8002aa6:	4619      	mov	r1, r3
 8002aa8:	4610      	mov	r0, r2
 8002aaa:	f000 f8a1 	bl	8002bf0 <getnumber>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	747b      	strb	r3, [r7, #17]
							time.Minutes = min;
 8002ab2:	4a44      	ldr	r2, [pc, #272]	@ (8002bc4 <rtc_task+0x46c>)
 8002ab4:	7c7b      	ldrb	r3, [r7, #17]
 8002ab6:	7053      	strb	r3, [r2, #1]
							curr_rtc_state = SS_CONFIG;
 8002ab8:	4b43      	ldr	r3, [pc, #268]	@ (8002bc8 <rtc_task+0x470>)
 8002aba:	2202      	movs	r2, #2
 8002abc:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_ss, portMAX_DELAY);
 8002abe:	4b43      	ldr	r3, [pc, #268]	@ (8002bcc <rtc_task+0x474>)
 8002ac0:	6818      	ldr	r0, [r3, #0]
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002ac8:	4941      	ldr	r1, [pc, #260]	@ (8002bd0 <rtc_task+0x478>)
 8002aca:	f006 fa39 	bl	8008f40 <xQueueGenericSend>
							break;
 8002ace:	e053      	b.n	8002b78 <rtc_task+0x420>
						case SS_CONFIG:
							uint8_t sec = getnumber(msg->payload, msg->len);
 8002ad0:	697a      	ldr	r2, [r7, #20]
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	68db      	ldr	r3, [r3, #12]
 8002ad6:	4619      	mov	r1, r3
 8002ad8:	4610      	mov	r0, r2
 8002ada:	f000 f889 	bl	8002bf0 <getnumber>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	74bb      	strb	r3, [r7, #18]
							time.Seconds = sec;
 8002ae2:	4a38      	ldr	r2, [pc, #224]	@ (8002bc4 <rtc_task+0x46c>)
 8002ae4:	7cbb      	ldrb	r3, [r7, #18]
 8002ae6:	7093      	strb	r3, [r2, #2]
							curr_rtc_state = AMPM_CONFIG;
 8002ae8:	4b37      	ldr	r3, [pc, #220]	@ (8002bc8 <rtc_task+0x470>)
 8002aea:	2203      	movs	r2, #3
 8002aec:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_ampm, portMAX_DELAY);
 8002aee:	4b37      	ldr	r3, [pc, #220]	@ (8002bcc <rtc_task+0x474>)
 8002af0:	6818      	ldr	r0, [r3, #0]
 8002af2:	2300      	movs	r3, #0
 8002af4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002af8:	4936      	ldr	r1, [pc, #216]	@ (8002bd4 <rtc_task+0x47c>)
 8002afa:	f006 fa21 	bl	8008f40 <xQueueGenericSend>
							break;
 8002afe:	e03b      	b.n	8002b78 <rtc_task+0x420>
						case AMPM_CONFIG:
							uint8_t opt = getnumber(msg->payload, msg->len);
 8002b00:	697a      	ldr	r2, [r7, #20]
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	68db      	ldr	r3, [r3, #12]
 8002b06:	4619      	mov	r1, r3
 8002b08:	4610      	mov	r0, r2
 8002b0a:	f000 f871 	bl	8002bf0 <getnumber>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	74fb      	strb	r3, [r7, #19]
							time.TimeFormat = opt; // Note: 0 = RTC_HOURFORMAT12_AM, 1 = RTC_HOURFORMAT12_PM
 8002b12:	4a2c      	ldr	r2, [pc, #176]	@ (8002bc4 <rtc_task+0x46c>)
 8002b14:	7cfb      	ldrb	r3, [r7, #19]
 8002b16:	70d3      	strb	r3, [r2, #3]
							
							// Check that the user entered a valid date entry, configure time
							if(!validate_rtc_information(&time, NULL)) {
 8002b18:	2100      	movs	r1, #0
 8002b1a:	482a      	ldr	r0, [pc, #168]	@ (8002bc4 <rtc_task+0x46c>)
 8002b1c:	f000 f889 	bl	8002c32 <validate_rtc_information>
 8002b20:	4603      	mov	r3, r0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d112      	bne.n	8002b4c <rtc_task+0x3f4>
								rtc_configure_time(&time); // Configure time
 8002b26:	4827      	ldr	r0, [pc, #156]	@ (8002bc4 <rtc_task+0x46c>)
 8002b28:	f000 f8ba 	bl	8002ca0 <rtc_configure_time>
								xQueueSend(q_print, &msg_conf, portMAX_DELAY); // Send confirmation to print queue
 8002b2c:	4b27      	ldr	r3, [pc, #156]	@ (8002bcc <rtc_task+0x474>)
 8002b2e:	6818      	ldr	r0, [r3, #0]
 8002b30:	2300      	movs	r3, #0
 8002b32:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002b36:	4928      	ldr	r1, [pc, #160]	@ (8002bd8 <rtc_task+0x480>)
 8002b38:	f006 fa02 	bl	8008f40 <xQueueGenericSend>
								xSemaphoreGive(rtcSemaphore); // Give rtcSemaphore for led_task to light LED
 8002b3c:	4b27      	ldr	r3, [pc, #156]	@ (8002bdc <rtc_task+0x484>)
 8002b3e:	6818      	ldr	r0, [r3, #0]
 8002b40:	2300      	movs	r3, #0
 8002b42:	2200      	movs	r2, #0
 8002b44:	2100      	movs	r1, #0
 8002b46:	f006 f9fb 	bl	8008f40 <xQueueGenericSend>
 8002b4a:	e00e      	b.n	8002b6a <rtc_task+0x412>
							}
							else {
								xQueueSend(q_print, &msg_inv_rtc, portMAX_DELAY);
 8002b4c:	4b1f      	ldr	r3, [pc, #124]	@ (8002bcc <rtc_task+0x474>)
 8002b4e:	6818      	ldr	r0, [r3, #0]
 8002b50:	2300      	movs	r3, #0
 8002b52:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002b56:	4922      	ldr	r1, [pc, #136]	@ (8002be0 <rtc_task+0x488>)
 8002b58:	f006 f9f2 	bl	8008f40 <xQueueGenericSend>
								// Give semaphore for led_task to turn LEDs off
								xSemaphoreGive(ledOffSemaphore);
 8002b5c:	4b21      	ldr	r3, [pc, #132]	@ (8002be4 <rtc_task+0x48c>)
 8002b5e:	6818      	ldr	r0, [r3, #0]
 8002b60:	2300      	movs	r3, #0
 8002b62:	2200      	movs	r2, #0
 8002b64:	2100      	movs	r1, #0
 8002b66:	f006 f9eb 	bl	8008f40 <xQueueGenericSend>
							}
							// Update system state, send control back to RTC menu
							curr_sys_state = sRtcMenu;
 8002b6a:	4b1f      	ldr	r3, [pc, #124]	@ (8002be8 <rtc_task+0x490>)
 8002b6c:	2203      	movs	r2, #3
 8002b6e:	701a      	strb	r2, [r3, #0]
							curr_rtc_state = 0;
 8002b70:	4b15      	ldr	r3, [pc, #84]	@ (8002bc8 <rtc_task+0x470>)
 8002b72:	2200      	movs	r2, #0
 8002b74:	601a      	str	r2, [r3, #0]
							break;
 8002b76:	bf00      	nop
					}
					break;
 8002b78:	e014      	b.n	8002ba4 <rtc_task+0x44c>
				default:
					// Return control to the main menu task
					curr_sys_state = sMainMenu;
 8002b7a:	4b1b      	ldr	r3, [pc, #108]	@ (8002be8 <rtc_task+0x490>)
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	701a      	strb	r2, [r3, #0]
					xQueueSend(q_print, &msg_inv_rtc, portMAX_DELAY);
 8002b80:	4b12      	ldr	r3, [pc, #72]	@ (8002bcc <rtc_task+0x474>)
 8002b82:	6818      	ldr	r0, [r3, #0]
 8002b84:	2300      	movs	r3, #0
 8002b86:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002b8a:	4915      	ldr	r1, [pc, #84]	@ (8002be0 <rtc_task+0x488>)
 8002b8c:	f006 f9d8 	bl	8008f40 <xQueueGenericSend>
					// Give semaphore for led_task to turn LEDs off
					xSemaphoreGive(ledOffSemaphore);
 8002b90:	4b14      	ldr	r3, [pc, #80]	@ (8002be4 <rtc_task+0x48c>)
 8002b92:	6818      	ldr	r0, [r3, #0]
 8002b94:	2300      	movs	r3, #0
 8002b96:	2200      	movs	r2, #0
 8002b98:	2100      	movs	r1, #0
 8002b9a:	f006 f9d1 	bl	8008f40 <xQueueGenericSend>
					break;
 8002b9e:	e002      	b.n	8002ba6 <rtc_task+0x44e>
					break;
 8002ba0:	bf00      	nop
 8002ba2:	e000      	b.n	8002ba6 <rtc_task+0x44e>
					break;
 8002ba4:	bf00      	nop
		while(curr_sys_state != sMainMenu) {
 8002ba6:	4b10      	ldr	r3, [pc, #64]	@ (8002be8 <rtc_task+0x490>)
 8002ba8:	781b      	ldrb	r3, [r3, #0]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	f47f ade2 	bne.w	8002774 <rtc_task+0x1c>
			}

		} // while end

		// Notify the main menu task
		xTaskNotify(handle_main_menu_task, 0, eNoAction);
 8002bb0:	4b0e      	ldr	r3, [pc, #56]	@ (8002bec <rtc_task+0x494>)
 8002bb2:	6818      	ldr	r0, [r3, #0]
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	9300      	str	r3, [sp, #0]
 8002bb8:	2300      	movs	r3, #0
 8002bba:	2200      	movs	r2, #0
 8002bbc:	2100      	movs	r1, #0
 8002bbe:	f008 f94d 	bl	800ae5c <xTaskGenericNotify>
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8002bc2:	e5cd      	b.n	8002760 <rtc_task+0x8>
 8002bc4:	20001384 	.word	0x20001384
 8002bc8:	20001380 	.word	0x20001380
 8002bcc:	200015a0 	.word	0x200015a0
 8002bd0:	20000074 	.word	0x20000074
 8002bd4:	20000078 	.word	0x20000078
 8002bd8:	20000068 	.word	0x20000068
 8002bdc:	200015c0 	.word	0x200015c0
 8002be0:	20000064 	.word	0x20000064
 8002be4:	200015c4 	.word	0x200015c4
 8002be8:	200015c9 	.word	0x200015c9
 8002bec:	20001584 	.word	0x20001584

08002bf0 <getnumber>:
 * @note This function assumes only one or two digits in the ASCII number. If there are more than	   *
 *       two digits, it will only convert the first two to a number.								   *
  ******************************************************************************************************/

uint8_t getnumber(uint8_t *p, int len)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b083      	sub	sp, #12
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
 8002bf8:	6039      	str	r1, [r7, #0]
	return (len > 1) ? ( ((p[0]-48) * 10) + (p[1]-48) ) : (p[0]-48);
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	dd0e      	ble.n	8002c1e <getnumber+0x2e>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	781b      	ldrb	r3, [r3, #0]
 8002c04:	461a      	mov	r2, r3
 8002c06:	0092      	lsls	r2, r2, #2
 8002c08:	4413      	add	r3, r2
 8002c0a:	005b      	lsls	r3, r3, #1
 8002c0c:	b2da      	uxtb	r2, r3
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	3301      	adds	r3, #1
 8002c12:	781b      	ldrb	r3, [r3, #0]
 8002c14:	4413      	add	r3, r2
 8002c16:	b2db      	uxtb	r3, r3
 8002c18:	3b10      	subs	r3, #16
 8002c1a:	b2db      	uxtb	r3, r3
 8002c1c:	e003      	b.n	8002c26 <getnumber+0x36>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	781b      	ldrb	r3, [r3, #0]
 8002c22:	3b30      	subs	r3, #48	@ 0x30
 8002c24:	b2db      	uxtb	r3, r3
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	370c      	adds	r7, #12
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr

08002c32 <validate_rtc_information>:
 *       - Year should be in the range 0-99 (assumption is 21st century).							   *
 *       - Month should be in the range 1-12.														   *
  ******************************************************************************************************/

int validate_rtc_information(RTC_TimeTypeDef *time, RTC_DateTypeDef *date)
{
 8002c32:	b480      	push	{r7}
 8002c34:	b083      	sub	sp, #12
 8002c36:	af00      	add	r7, sp, #0
 8002c38:	6078      	str	r0, [r7, #4]
 8002c3a:	6039      	str	r1, [r7, #0]
	if(time) {
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d011      	beq.n	8002c66 <validate_rtc_information+0x34>
		if( (time->Hours > 12) || (time->Minutes > 59) || (time->Seconds > 59) || (time->TimeFormat > 1) )
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	781b      	ldrb	r3, [r3, #0]
 8002c46:	2b0c      	cmp	r3, #12
 8002c48:	d80b      	bhi.n	8002c62 <validate_rtc_information+0x30>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	785b      	ldrb	r3, [r3, #1]
 8002c4e:	2b3b      	cmp	r3, #59	@ 0x3b
 8002c50:	d807      	bhi.n	8002c62 <validate_rtc_information+0x30>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	789b      	ldrb	r3, [r3, #2]
 8002c56:	2b3b      	cmp	r3, #59	@ 0x3b
 8002c58:	d803      	bhi.n	8002c62 <validate_rtc_information+0x30>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	78db      	ldrb	r3, [r3, #3]
 8002c5e:	2b01      	cmp	r3, #1
 8002c60:	d901      	bls.n	8002c66 <validate_rtc_information+0x34>
			return 1;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e015      	b.n	8002c92 <validate_rtc_information+0x60>
	}
	if(date) {
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d011      	beq.n	8002c90 <validate_rtc_information+0x5e>
		if( (date->Date > 31) || (date->WeekDay > 7) || (date->Year > 99) || (date->Month > 12) )
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	789b      	ldrb	r3, [r3, #2]
 8002c70:	2b1f      	cmp	r3, #31
 8002c72:	d80b      	bhi.n	8002c8c <validate_rtc_information+0x5a>
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	781b      	ldrb	r3, [r3, #0]
 8002c78:	2b07      	cmp	r3, #7
 8002c7a:	d807      	bhi.n	8002c8c <validate_rtc_information+0x5a>
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	78db      	ldrb	r3, [r3, #3]
 8002c80:	2b63      	cmp	r3, #99	@ 0x63
 8002c82:	d803      	bhi.n	8002c8c <validate_rtc_information+0x5a>
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	785b      	ldrb	r3, [r3, #1]
 8002c88:	2b0c      	cmp	r3, #12
 8002c8a:	d901      	bls.n	8002c90 <validate_rtc_information+0x5e>
			return 1;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	e000      	b.n	8002c92 <validate_rtc_information+0x60>
	}

	return 0;
 8002c90:	2300      	movs	r3, #0
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	370c      	adds	r7, #12
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr
	...

08002ca0 <rtc_configure_time>:
 * @note The DayLightSaving defaults to RTC_DAYLIGHTSAVING_NONE (disable daylight saving).			   *
 * @note The StoreOperation defaults to RTC_STOREOPERATION_RESET.									   *														   *
  ******************************************************************************************************/

void rtc_configure_time(RTC_TimeTypeDef *time)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b082      	sub	sp, #8
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
	time->DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2200      	movs	r2, #0
 8002cac:	60da      	str	r2, [r3, #12]
	time->StoreOperation = RTC_STOREOPERATION_RESET;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	611a      	str	r2, [r3, #16]

	HAL_RTC_SetTime(&hrtc, time, RTC_FORMAT_BIN);
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	6879      	ldr	r1, [r7, #4]
 8002cb8:	4803      	ldr	r0, [pc, #12]	@ (8002cc8 <rtc_configure_time+0x28>)
 8002cba:	f002 fcd2 	bl	8005662 <HAL_RTC_SetTime>
}
 8002cbe:	bf00      	nop
 8002cc0:	3708      	adds	r7, #8
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	bf00      	nop
 8002cc8:	200013ec 	.word	0x200013ec

08002ccc <rtc_configure_date>:
 * 																									   *
 * @note This function uses the HAL library to set the RTC date in binary format (RTC_FORMAT_BIN). 	   *
  ******************************************************************************************************/

void rtc_configure_date(RTC_DateTypeDef *date)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b082      	sub	sp, #8
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
	HAL_RTC_SetDate(&hrtc, date, RTC_FORMAT_BIN);
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	6879      	ldr	r1, [r7, #4]
 8002cd8:	4803      	ldr	r0, [pc, #12]	@ (8002ce8 <rtc_configure_date+0x1c>)
 8002cda:	f002 fdba 	bl	8005852 <HAL_RTC_SetDate>
}
 8002cde:	bf00      	nop
 8002ce0:	3708      	adds	r7, #8
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	200013ec 	.word	0x200013ec

08002cec <show_time_date>:
 * 		 format "day, month-date-year". 															   *
 * @note The function assumes the presence of a queue `q_print` to send the formatted strings.		   *
  ******************************************************************************************************/

void show_time_date(void)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b08c      	sub	sp, #48	@ 0x30
 8002cf0:	af04      	add	r7, sp, #16
	RTC_TimeTypeDef rtc_time;

	static char *time = showtime;
	static char *date = showdate;

	memset(&rtc_date, 0, sizeof(rtc_date));
 8002cf2:	f107 0314 	add.w	r3, r7, #20
 8002cf6:	2204      	movs	r2, #4
 8002cf8:	2100      	movs	r1, #0
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f00b f9f2 	bl	800e0e4 <memset>
	memset(&rtc_time, 0, sizeof(rtc_time));
 8002d00:	463b      	mov	r3, r7
 8002d02:	2214      	movs	r2, #20
 8002d04:	2100      	movs	r1, #0
 8002d06:	4618      	mov	r0, r3
 8002d08:	f00b f9ec 	bl	800e0e4 <memset>

	// Get the RTC current time
	HAL_RTC_GetTime(&hrtc, &rtc_time, RTC_FORMAT_BIN);
 8002d0c:	463b      	mov	r3, r7
 8002d0e:	2200      	movs	r2, #0
 8002d10:	4619      	mov	r1, r3
 8002d12:	4837      	ldr	r0, [pc, #220]	@ (8002df0 <show_time_date+0x104>)
 8002d14:	f002 fd3f 	bl	8005796 <HAL_RTC_GetTime>

	// Get the RTC current date
	HAL_RTC_GetDate(&hrtc, &rtc_date, RTC_FORMAT_BIN);
 8002d18:	f107 0314 	add.w	r3, r7, #20
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	4619      	mov	r1, r3
 8002d20:	4833      	ldr	r0, [pc, #204]	@ (8002df0 <show_time_date+0x104>)
 8002d22:	f002 fe1a 	bl	800595a <HAL_RTC_GetDate>

	// Get AM / PM
	char *format;
	format = (rtc_time.TimeFormat == RTC_HOURFORMAT12_AM) ? "AM" : "PM";
 8002d26:	78fb      	ldrb	r3, [r7, #3]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d101      	bne.n	8002d30 <show_time_date+0x44>
 8002d2c:	4b31      	ldr	r3, [pc, #196]	@ (8002df4 <show_time_date+0x108>)
 8002d2e:	e000      	b.n	8002d32 <show_time_date+0x46>
 8002d30:	4b31      	ldr	r3, [pc, #196]	@ (8002df8 <show_time_date+0x10c>)
 8002d32:	61bb      	str	r3, [r7, #24]

	// Display time format: hh:mm:ss [AM/PM]
	sprintf((char*)showtime, "%s:\t%02d:%02d:%02d [%s]", "\nCurrent Time & Date", rtc_time.Hours, rtc_time.Minutes, rtc_time.Seconds, format);
 8002d34:	783b      	ldrb	r3, [r7, #0]
 8002d36:	4618      	mov	r0, r3
 8002d38:	787b      	ldrb	r3, [r7, #1]
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	78bb      	ldrb	r3, [r7, #2]
 8002d3e:	4619      	mov	r1, r3
 8002d40:	69bb      	ldr	r3, [r7, #24]
 8002d42:	9302      	str	r3, [sp, #8]
 8002d44:	9101      	str	r1, [sp, #4]
 8002d46:	9200      	str	r2, [sp, #0]
 8002d48:	4603      	mov	r3, r0
 8002d4a:	4a2c      	ldr	r2, [pc, #176]	@ (8002dfc <show_time_date+0x110>)
 8002d4c:	492c      	ldr	r1, [pc, #176]	@ (8002e00 <show_time_date+0x114>)
 8002d4e:	482d      	ldr	r0, [pc, #180]	@ (8002e04 <show_time_date+0x118>)
 8002d50:	f00b f998 	bl	800e084 <siprintf>
	xQueueSend(q_print, &time, portMAX_DELAY);
 8002d54:	4b2c      	ldr	r3, [pc, #176]	@ (8002e08 <show_time_date+0x11c>)
 8002d56:	6818      	ldr	r0, [r3, #0]
 8002d58:	2300      	movs	r3, #0
 8002d5a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002d5e:	492b      	ldr	r1, [pc, #172]	@ (8002e0c <show_time_date+0x120>)
 8002d60:	f006 f8ee 	bl	8008f40 <xQueueGenericSend>

	// Convert the user input day of the week from a number to a string
	switch(rtc_date.WeekDay) {
 8002d64:	7d3b      	ldrb	r3, [r7, #20]
 8002d66:	3b01      	subs	r3, #1
 8002d68:	2b06      	cmp	r3, #6
 8002d6a:	d826      	bhi.n	8002dba <show_time_date+0xce>
 8002d6c:	a201      	add	r2, pc, #4	@ (adr r2, 8002d74 <show_time_date+0x88>)
 8002d6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d72:	bf00      	nop
 8002d74:	08002d91 	.word	0x08002d91
 8002d78:	08002d97 	.word	0x08002d97
 8002d7c:	08002d9d 	.word	0x08002d9d
 8002d80:	08002da3 	.word	0x08002da3
 8002d84:	08002da9 	.word	0x08002da9
 8002d88:	08002daf 	.word	0x08002daf
 8002d8c:	08002db5 	.word	0x08002db5
		case 1:
			weekday = "Sunday";
 8002d90:	4b1f      	ldr	r3, [pc, #124]	@ (8002e10 <show_time_date+0x124>)
 8002d92:	61fb      	str	r3, [r7, #28]
			break;
 8002d94:	e011      	b.n	8002dba <show_time_date+0xce>
		case 2:
			weekday = "Monday";
 8002d96:	4b1f      	ldr	r3, [pc, #124]	@ (8002e14 <show_time_date+0x128>)
 8002d98:	61fb      	str	r3, [r7, #28]
			break;
 8002d9a:	e00e      	b.n	8002dba <show_time_date+0xce>
		case 3:
			weekday = "Tuesday";
 8002d9c:	4b1e      	ldr	r3, [pc, #120]	@ (8002e18 <show_time_date+0x12c>)
 8002d9e:	61fb      	str	r3, [r7, #28]
			break;
 8002da0:	e00b      	b.n	8002dba <show_time_date+0xce>
		case 4:
			weekday = "Wednesday";
 8002da2:	4b1e      	ldr	r3, [pc, #120]	@ (8002e1c <show_time_date+0x130>)
 8002da4:	61fb      	str	r3, [r7, #28]
			break;
 8002da6:	e008      	b.n	8002dba <show_time_date+0xce>
		case 5:
			weekday = "Thursday";
 8002da8:	4b1d      	ldr	r3, [pc, #116]	@ (8002e20 <show_time_date+0x134>)
 8002daa:	61fb      	str	r3, [r7, #28]
			break;
 8002dac:	e005      	b.n	8002dba <show_time_date+0xce>
		case 6:
			weekday = "Friday";
 8002dae:	4b1d      	ldr	r3, [pc, #116]	@ (8002e24 <show_time_date+0x138>)
 8002db0:	61fb      	str	r3, [r7, #28]
			break;
 8002db2:	e002      	b.n	8002dba <show_time_date+0xce>
		case 7:
			weekday = "Saturday";
 8002db4:	4b1c      	ldr	r3, [pc, #112]	@ (8002e28 <show_time_date+0x13c>)
 8002db6:	61fb      	str	r3, [r7, #28]
			break;
 8002db8:	bf00      	nop
	}
	
	// Display date format: day, month-date-year
	sprintf((char*)showdate, "\t%s, %02d-%02d-%02d\n", weekday, rtc_date.Month, rtc_date.Date, rtc_date.Year + 2000);
 8002dba:	7d7b      	ldrb	r3, [r7, #21]
 8002dbc:	4619      	mov	r1, r3
 8002dbe:	7dbb      	ldrb	r3, [r7, #22]
 8002dc0:	461a      	mov	r2, r3
 8002dc2:	7dfb      	ldrb	r3, [r7, #23]
 8002dc4:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8002dc8:	9301      	str	r3, [sp, #4]
 8002dca:	9200      	str	r2, [sp, #0]
 8002dcc:	460b      	mov	r3, r1
 8002dce:	69fa      	ldr	r2, [r7, #28]
 8002dd0:	4916      	ldr	r1, [pc, #88]	@ (8002e2c <show_time_date+0x140>)
 8002dd2:	4817      	ldr	r0, [pc, #92]	@ (8002e30 <show_time_date+0x144>)
 8002dd4:	f00b f956 	bl	800e084 <siprintf>
	xQueueSend(q_print, &date, portMAX_DELAY);
 8002dd8:	4b0b      	ldr	r3, [pc, #44]	@ (8002e08 <show_time_date+0x11c>)
 8002dda:	6818      	ldr	r0, [r3, #0]
 8002ddc:	2300      	movs	r3, #0
 8002dde:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002de2:	4914      	ldr	r1, [pc, #80]	@ (8002e34 <show_time_date+0x148>)
 8002de4:	f006 f8ac 	bl	8008f40 <xQueueGenericSend>
}
 8002de8:	bf00      	nop
 8002dea:	3720      	adds	r7, #32
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}
 8002df0:	200013ec 	.word	0x200013ec
 8002df4:	0800f810 	.word	0x0800f810
 8002df8:	0800f814 	.word	0x0800f814
 8002dfc:	0800f818 	.word	0x0800f818
 8002e00:	0800f830 	.word	0x0800f830
 8002e04:	2000139c 	.word	0x2000139c
 8002e08:	200015a0 	.word	0x200015a0
 8002e0c:	20000094 	.word	0x20000094
 8002e10:	0800f848 	.word	0x0800f848
 8002e14:	0800f850 	.word	0x0800f850
 8002e18:	0800f858 	.word	0x0800f858
 8002e1c:	0800f860 	.word	0x0800f860
 8002e20:	0800f86c 	.word	0x0800f86c
 8002e24:	0800f878 	.word	0x0800f878
 8002e28:	0800f880 	.word	0x0800f880
 8002e2c:	0800f88c 	.word	0x0800f88c
 8002e30:	200013c4 	.word	0x200013c4
 8002e34:	20000098 	.word	0x20000098

08002e38 <main_menu_task>:
 *       command is available.                                                                         *
 * @note The main menu is displayed, and the user input is processed. Invalid inputs are handled and   *
 * an error message is sent to the print queue.                                                        *
 ******************************************************************************************************/
void main_menu_task(void *param)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b088      	sub	sp, #32
 8002e3c:	af02      	add	r7, sp, #8
 8002e3e:	6078      	str	r0, [r7, #4]
	int option;

	while(1) {

		// Present the main menu to the user
		xQueueSend(q_print, &msg_main_menu, portMAX_DELAY);
 8002e40:	4b3c      	ldr	r3, [pc, #240]	@ (8002f34 <main_menu_task+0xfc>)
 8002e42:	6818      	ldr	r0, [r3, #0]
 8002e44:	2300      	movs	r3, #0
 8002e46:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002e4a:	493b      	ldr	r1, [pc, #236]	@ (8002f38 <main_menu_task+0x100>)
 8002e4c:	f006 f878 	bl	8008f40 <xQueueGenericSend>

		// Wait for user to select a menu option
		xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 8002e50:	f107 030c 	add.w	r3, r7, #12
 8002e54:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002e58:	9200      	str	r2, [sp, #0]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	2100      	movs	r1, #0
 8002e5e:	2000      	movs	r0, #0
 8002e60:	f007 ff72 	bl	800ad48 <xTaskGenericNotifyWait>
		msg = (message_t*)msg_addr;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	617b      	str	r3, [r7, #20]

		if(msg->len == 1) {
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	68db      	ldr	r3, [r3, #12]
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d14e      	bne.n	8002f0e <main_menu_task+0xd6>
			// Get user option, convert from ASCII to number
			option = msg->payload[0] - 48;
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	781b      	ldrb	r3, [r3, #0]
 8002e74:	3b30      	subs	r3, #48	@ 0x30
 8002e76:	613b      	str	r3, [r7, #16]
			switch(option) {
 8002e78:	693b      	ldr	r3, [r7, #16]
 8002e7a:	2b03      	cmp	r3, #3
 8002e7c:	d83e      	bhi.n	8002efc <main_menu_task+0xc4>
 8002e7e:	a201      	add	r2, pc, #4	@ (adr r2, 8002e84 <main_menu_task+0x4c>)
 8002e80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e84:	08002e95 	.word	0x08002e95
 8002e88:	08002eaf 	.word	0x08002eaf
 8002e8c:	08002ec9 	.word	0x08002ec9
 8002e90:	08002ee3 	.word	0x08002ee3
				case 0:
					// User selection: LED menu
					curr_sys_state = sLedMenu;
 8002e94:	4b29      	ldr	r3, [pc, #164]	@ (8002f3c <main_menu_task+0x104>)
 8002e96:	2201      	movs	r2, #1
 8002e98:	701a      	strb	r2, [r3, #0]
					xTaskNotify(handle_led_task, 0, eNoAction);
 8002e9a:	4b29      	ldr	r3, [pc, #164]	@ (8002f40 <main_menu_task+0x108>)
 8002e9c:	6818      	ldr	r0, [r3, #0]
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	9300      	str	r3, [sp, #0]
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	2100      	movs	r1, #0
 8002ea8:	f007 ffd8 	bl	800ae5c <xTaskGenericNotify>
					break;
 8002eac:	e038      	b.n	8002f20 <main_menu_task+0xe8>
				case 1:
					curr_sys_state = sRtcMenu;
 8002eae:	4b23      	ldr	r3, [pc, #140]	@ (8002f3c <main_menu_task+0x104>)
 8002eb0:	2203      	movs	r2, #3
 8002eb2:	701a      	strb	r2, [r3, #0]
					xTaskNotify(handle_rtc_task, 0, eNoAction);
 8002eb4:	4b23      	ldr	r3, [pc, #140]	@ (8002f44 <main_menu_task+0x10c>)
 8002eb6:	6818      	ldr	r0, [r3, #0]
 8002eb8:	2300      	movs	r3, #0
 8002eba:	9300      	str	r3, [sp, #0]
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	2100      	movs	r1, #0
 8002ec2:	f007 ffcb 	bl	800ae5c <xTaskGenericNotify>
					break;
 8002ec6:	e02b      	b.n	8002f20 <main_menu_task+0xe8>
				case 2:
					curr_sys_state = sAccMenu;
 8002ec8:	4b1c      	ldr	r3, [pc, #112]	@ (8002f3c <main_menu_task+0x104>)
 8002eca:	2202      	movs	r2, #2
 8002ecc:	701a      	strb	r2, [r3, #0]
					xTaskNotify(handle_acc_task, 0, eNoAction);
 8002ece:	4b1e      	ldr	r3, [pc, #120]	@ (8002f48 <main_menu_task+0x110>)
 8002ed0:	6818      	ldr	r0, [r3, #0]
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	9300      	str	r3, [sp, #0]
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	2200      	movs	r2, #0
 8002eda:	2100      	movs	r1, #0
 8002edc:	f007 ffbe 	bl	800ae5c <xTaskGenericNotify>
					break;
 8002ee0:	e01e      	b.n	8002f20 <main_menu_task+0xe8>
				case 3:
					curr_sys_state = sMotorMenu;
 8002ee2:	4b16      	ldr	r3, [pc, #88]	@ (8002f3c <main_menu_task+0x104>)
 8002ee4:	2204      	movs	r2, #4
 8002ee6:	701a      	strb	r2, [r3, #0]
					xTaskNotify(handle_motor_task, 0, eNoAction);
 8002ee8:	4b18      	ldr	r3, [pc, #96]	@ (8002f4c <main_menu_task+0x114>)
 8002eea:	6818      	ldr	r0, [r3, #0]
 8002eec:	2300      	movs	r3, #0
 8002eee:	9300      	str	r3, [sp, #0]
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	2100      	movs	r1, #0
 8002ef6:	f007 ffb1 	bl	800ae5c <xTaskGenericNotify>
					break;
 8002efa:	e011      	b.n	8002f20 <main_menu_task+0xe8>
				default:
					xQueueSend(q_print, &msg_inv_uart, portMAX_DELAY);
 8002efc:	4b0d      	ldr	r3, [pc, #52]	@ (8002f34 <main_menu_task+0xfc>)
 8002efe:	6818      	ldr	r0, [r3, #0]
 8002f00:	2300      	movs	r3, #0
 8002f02:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002f06:	4912      	ldr	r1, [pc, #72]	@ (8002f50 <main_menu_task+0x118>)
 8002f08:	f006 f81a 	bl	8008f40 <xQueueGenericSend>
					continue;
 8002f0c:	e011      	b.n	8002f32 <main_menu_task+0xfa>
			}
		}
		// Handle invalid entry
		else {
			xQueueSend(q_print, &msg_inv_uart, portMAX_DELAY);
 8002f0e:	4b09      	ldr	r3, [pc, #36]	@ (8002f34 <main_menu_task+0xfc>)
 8002f10:	6818      	ldr	r0, [r3, #0]
 8002f12:	2300      	movs	r3, #0
 8002f14:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002f18:	490d      	ldr	r1, [pc, #52]	@ (8002f50 <main_menu_task+0x118>)
 8002f1a:	f006 f811 	bl	8008f40 <xQueueGenericSend>
			continue;
 8002f1e:	e008      	b.n	8002f32 <main_menu_task+0xfa>
		}

		// Wait for notification from another task before running again
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8002f20:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002f24:	9300      	str	r3, [sp, #0]
 8002f26:	2300      	movs	r3, #0
 8002f28:	2200      	movs	r2, #0
 8002f2a:	2100      	movs	r1, #0
 8002f2c:	2000      	movs	r0, #0
 8002f2e:	f007 ff0b 	bl	800ad48 <xTaskGenericNotifyWait>
		xQueueSend(q_print, &msg_main_menu, portMAX_DELAY);
 8002f32:	e785      	b.n	8002e40 <main_menu_task+0x8>
 8002f34:	200015a0 	.word	0x200015a0
 8002f38:	200000a0 	.word	0x200000a0
 8002f3c:	200015c9 	.word	0x200015c9
 8002f40:	20001590 	.word	0x20001590
 8002f44:	20001594 	.word	0x20001594
 8002f48:	20001598 	.word	0x20001598
 8002f4c:	2000159c 	.word	0x2000159c
 8002f50:	2000009c 	.word	0x2000009c

08002f54 <message_handler_task>:
 * @note The data queue (`q_data`) and print queue (`q_print`) must be initialized. The task must be   *
 *       notified when a new message is available.                                                     *
 * @note The processed message is sent to the print queue (`q_print`).                                 *
 ******************************************************************************************************/
void message_handler_task(void *param)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b08a      	sub	sp, #40	@ 0x28
 8002f58:	af02      	add	r7, sp, #8
 8002f5a:	6078      	str	r0, [r7, #4]
	message_t msg;

	while(1) {

		// Wait until task is notified
		ret = xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8002f5c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002f60:	9300      	str	r3, [sp, #0]
 8002f62:	2300      	movs	r3, #0
 8002f64:	2200      	movs	r2, #0
 8002f66:	2100      	movs	r1, #0
 8002f68:	2000      	movs	r0, #0
 8002f6a:	f007 feed 	bl	800ad48 <xTaskGenericNotifyWait>
 8002f6e:	61f8      	str	r0, [r7, #28]

		if(pdTRUE == ret) {
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	d1f2      	bne.n	8002f5c <message_handler_task+0x8>
			// Process the message stored in the input data queue
			process_message(&msg);
 8002f76:	f107 030c 	add.w	r3, r7, #12
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f000 f822 	bl	8002fc4 <process_message>
		ret = xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8002f80:	e7ec      	b.n	8002f5c <message_handler_task+0x8>
	...

08002f84 <print_task>:
 * @note This function is intended to run as a FreeRTOS task.                                          *
 * @note The print queue (`q_print`) must be initialized and contain messages to print.                *
 * @note The received message is transmitted via UART.                                                 *
 ******************************************************************************************************/
void print_task(void *param)
{
 8002f84:	b590      	push	{r4, r7, lr}
 8002f86:	b085      	sub	sp, #20
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
	uint32_t *msg;

	// Wait for data in the print queue, then send over UART when available
	while(1){
		xQueueReceive(q_print, &msg, portMAX_DELAY);
 8002f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8002fbc <print_task+0x38>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f107 010c 	add.w	r1, r7, #12
 8002f94:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f006 f9bd 	bl	8009318 <xQueueReceive>
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen((char*)msg),HAL_MAX_DELAY);
 8002f9e:	68fc      	ldr	r4, [r7, #12]
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f7fd f968 	bl	8000278 <strlen>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	b29a      	uxth	r2, r3
 8002fac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002fb0:	4621      	mov	r1, r4
 8002fb2:	4803      	ldr	r0, [pc, #12]	@ (8002fc0 <print_task+0x3c>)
 8002fb4:	f004 fc7c 	bl	80078b0 <HAL_UART_Transmit>
		xQueueReceive(q_print, &msg, portMAX_DELAY);
 8002fb8:	bf00      	nop
 8002fba:	e7e7      	b.n	8002f8c <print_task+0x8>
 8002fbc:	200015a0 	.word	0x200015a0
 8002fc0:	2000153c 	.word	0x2000153c

08002fc4 <process_message>:
 * @return void                                                                                        *
 *                                                                                                     *
 * @note This function is called by the `message_handler_task` when a notification is received.        *
 * @note The data queue (`q_data`) must be initialized and contain a message to process.               *
 ******************************************************************************************************/
void process_message(message_t *msg) {
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b084      	sub	sp, #16
 8002fc8:	af02      	add	r7, sp, #8
 8002fca:	6078      	str	r0, [r7, #4]

	extract_command(msg);
 8002fcc:	6878      	ldr	r0, [r7, #4]
 8002fce:	f000 f859 	bl	8003084 <extract_command>

	switch(curr_sys_state) {
 8002fd2:	4b26      	ldr	r3, [pc, #152]	@ (800306c <process_message+0xa8>)
 8002fd4:	781b      	ldrb	r3, [r3, #0]
 8002fd6:	2b06      	cmp	r3, #6
 8002fd8:	d842      	bhi.n	8003060 <process_message+0x9c>
 8002fda:	a201      	add	r2, pc, #4	@ (adr r2, 8002fe0 <process_message+0x1c>)
 8002fdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fe0:	08002ffd 	.word	0x08002ffd
 8002fe4:	08003011 	.word	0x08003011
 8002fe8:	08003025 	.word	0x08003025
 8002fec:	0800304d 	.word	0x0800304d
 8002ff0:	08003039 	.word	0x08003039
 8002ff4:	0800304d 	.word	0x0800304d
 8002ff8:	0800304d 	.word	0x0800304d
		case sMainMenu:
			// Notify the main menu task and pass the message
			xTaskNotify(handle_main_menu_task, (uint32_t)msg, eSetValueWithOverwrite);
 8002ffc:	4b1c      	ldr	r3, [pc, #112]	@ (8003070 <process_message+0xac>)
 8002ffe:	6818      	ldr	r0, [r3, #0]
 8003000:	687a      	ldr	r2, [r7, #4]
 8003002:	2300      	movs	r3, #0
 8003004:	9300      	str	r3, [sp, #0]
 8003006:	2303      	movs	r3, #3
 8003008:	2100      	movs	r1, #0
 800300a:	f007 ff27 	bl	800ae5c <xTaskGenericNotify>
			break;
 800300e:	e028      	b.n	8003062 <process_message+0x9e>
		case sLedMenu:
			// Notify the led task and pass the message
			xTaskNotify(handle_led_task, (uint32_t)msg, eSetValueWithOverwrite);
 8003010:	4b18      	ldr	r3, [pc, #96]	@ (8003074 <process_message+0xb0>)
 8003012:	6818      	ldr	r0, [r3, #0]
 8003014:	687a      	ldr	r2, [r7, #4]
 8003016:	2300      	movs	r3, #0
 8003018:	9300      	str	r3, [sp, #0]
 800301a:	2303      	movs	r3, #3
 800301c:	2100      	movs	r1, #0
 800301e:	f007 ff1d 	bl	800ae5c <xTaskGenericNotify>
			break;
 8003022:	e01e      	b.n	8003062 <process_message+0x9e>
		case sAccMenu:
			// Notify the ACC task and pass the message
			xTaskNotify(handle_acc_task, (uint32_t)msg, eSetValueWithOverwrite);
 8003024:	4b14      	ldr	r3, [pc, #80]	@ (8003078 <process_message+0xb4>)
 8003026:	6818      	ldr	r0, [r3, #0]
 8003028:	687a      	ldr	r2, [r7, #4]
 800302a:	2300      	movs	r3, #0
 800302c:	9300      	str	r3, [sp, #0]
 800302e:	2303      	movs	r3, #3
 8003030:	2100      	movs	r1, #0
 8003032:	f007 ff13 	bl	800ae5c <xTaskGenericNotify>
			break;
 8003036:	e014      	b.n	8003062 <process_message+0x9e>
		case sMotorMenu:
			// Notify the motor task and pass the message
			xTaskNotify(handle_motor_task, (uint32_t)msg, eSetValueWithOverwrite);
 8003038:	4b10      	ldr	r3, [pc, #64]	@ (800307c <process_message+0xb8>)
 800303a:	6818      	ldr	r0, [r3, #0]
 800303c:	687a      	ldr	r2, [r7, #4]
 800303e:	2300      	movs	r3, #0
 8003040:	9300      	str	r3, [sp, #0]
 8003042:	2303      	movs	r3, #3
 8003044:	2100      	movs	r1, #0
 8003046:	f007 ff09 	bl	800ae5c <xTaskGenericNotify>
			break;
 800304a:	e00a      	b.n	8003062 <process_message+0x9e>
		case sRtcMenu:
		case sRtcTimeConfig:
		case sRtcDateConfig:
			// Notify the RTC task and pass the message
			xTaskNotify(handle_rtc_task, (uint32_t)msg, eSetValueWithOverwrite);
 800304c:	4b0c      	ldr	r3, [pc, #48]	@ (8003080 <process_message+0xbc>)
 800304e:	6818      	ldr	r0, [r3, #0]
 8003050:	687a      	ldr	r2, [r7, #4]
 8003052:	2300      	movs	r3, #0
 8003054:	9300      	str	r3, [sp, #0]
 8003056:	2303      	movs	r3, #3
 8003058:	2100      	movs	r1, #0
 800305a:	f007 feff 	bl	800ae5c <xTaskGenericNotify>
			break;
 800305e:	e000      	b.n	8003062 <process_message+0x9e>
		default:
			break;
 8003060:	bf00      	nop
	}
}
 8003062:	bf00      	nop
 8003064:	3708      	adds	r7, #8
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}
 800306a:	bf00      	nop
 800306c:	200015c9 	.word	0x200015c9
 8003070:	20001584 	.word	0x20001584
 8003074:	20001590 	.word	0x20001590
 8003078:	20001598 	.word	0x20001598
 800307c:	2000159c 	.word	0x2000159c
 8003080:	20001594 	.word	0x20001594

08003084 <extract_command>:
 * @note This function is called by `process_message` to parse the incoming command message.           *
 * @note The data queue (`q_data`) must be initialized and contain a message to extract.               *
 * @note The extracted command is stored in the `msg` structure, with its payload and length fields    *
 *       populated.                                                                                    *
 ******************************************************************************************************/
int extract_command(message_t *msg) {
 8003084:	b580      	push	{r7, lr}
 8003086:	b086      	sub	sp, #24
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]

	uint8_t item;
	BaseType_t status;

	// Check if there is data in the data queue
	status = uxQueueMessagesWaiting(q_data);
 800308c:	4b19      	ldr	r3, [pc, #100]	@ (80030f4 <extract_command+0x70>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4618      	mov	r0, r3
 8003092:	f006 fc45 	bl	8009920 <uxQueueMessagesWaiting>
 8003096:	4603      	mov	r3, r0
 8003098:	613b      	str	r3, [r7, #16]
	if(!status) {
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d102      	bne.n	80030a6 <extract_command+0x22>
		return -1;
 80030a0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80030a4:	e022      	b.n	80030ec <extract_command+0x68>
	}

	// If data is available in the data queue, load it to the msg payload
	uint8_t i=0;
 80030a6:	2300      	movs	r3, #0
 80030a8:	75fb      	strb	r3, [r7, #23]
	do {
		status = xQueueReceive(q_data, &item, 0);
 80030aa:	4b12      	ldr	r3, [pc, #72]	@ (80030f4 <extract_command+0x70>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f107 010f 	add.w	r1, r7, #15
 80030b2:	2200      	movs	r2, #0
 80030b4:	4618      	mov	r0, r3
 80030b6:	f006 f92f 	bl	8009318 <xQueueReceive>
 80030ba:	6138      	str	r0, [r7, #16]
		if(pdTRUE == status) {
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	2b01      	cmp	r3, #1
 80030c0:	d106      	bne.n	80030d0 <extract_command+0x4c>
			msg->payload[i++] = item;
 80030c2:	7dfb      	ldrb	r3, [r7, #23]
 80030c4:	1c5a      	adds	r2, r3, #1
 80030c6:	75fa      	strb	r2, [r7, #23]
 80030c8:	461a      	mov	r2, r3
 80030ca:	7bf9      	ldrb	r1, [r7, #15]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	5499      	strb	r1, [r3, r2]
		}
	} while (item != '\n');
 80030d0:	7bfb      	ldrb	r3, [r7, #15]
 80030d2:	2b0a      	cmp	r3, #10
 80030d4:	d1e9      	bne.n	80030aa <extract_command+0x26>

	// Set final character in message payload to null character
	msg->payload[i-1] = '\0';
 80030d6:	7dfb      	ldrb	r3, [r7, #23]
 80030d8:	3b01      	subs	r3, #1
 80030da:	687a      	ldr	r2, [r7, #4]
 80030dc:	2100      	movs	r1, #0
 80030de:	54d1      	strb	r1, [r2, r3]
	// Save length of message without null character
	msg->len = i-1;
 80030e0:	7dfb      	ldrb	r3, [r7, #23]
 80030e2:	3b01      	subs	r3, #1
 80030e4:	461a      	mov	r2, r3
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	60da      	str	r2, [r3, #12]

	return 0;
 80030ea:	2300      	movs	r3, #0
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3718      	adds	r7, #24
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	200015a4 	.word	0x200015a4

080030f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b090      	sub	sp, #64	@ 0x40
 80030fc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80030fe:	f001 f8cb 	bl	8004298 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003102:	f000 f9c3 	bl	800348c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003106:	f000 fbe5 	bl	80038d4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800310a:	f000 fbb9 	bl	8003880 <MX_USART2_UART_Init>
  MX_RTC_Init();
 800310e:	f000 fa29 	bl	8003564 <MX_RTC_Init>
  MX_SPI1_Init();
 8003112:	f000 fa4d 	bl	80035b0 <MX_SPI1_Init>
  MX_TIM3_Init();
 8003116:	f000 fb05 	bl	8003724 <MX_TIM3_Init>
  MX_TIM1_Init();
 800311a:	f000 fa7f 	bl	800361c <MX_TIM1_Init>
  MX_TIM7_Init();
 800311e:	f000 fb79 	bl	8003814 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  // Enable the CYCCNT counter
  DWT_CTRL |= (1 << 0);
 8003122:	4b9d      	ldr	r3, [pc, #628]	@ (8003398 <main+0x2a0>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a9c      	ldr	r2, [pc, #624]	@ (8003398 <main+0x2a0>)
 8003128:	f043 0301 	orr.w	r3, r3, #1
 800312c:	6013      	str	r3, [r2, #0]

  // Start SEGGER recording
  SEGGER_SYSVIEW_Conf();
 800312e:	f009 f9af 	bl	800c490 <SEGGER_SYSVIEW_Conf>
  SEGGER_SYSVIEW_Start();
 8003132:	f00a f9d1 	bl	800d4d8 <SEGGER_SYSVIEW_Start>

  // Initialize the accelerometer
  accelerometer_init();
 8003136:	f7fe f877 	bl	8001228 <accelerometer_init>

  // Create main menu task and check that it was created successfully
  status = xTaskCreate(main_menu_task, "main_menu_task", 250, NULL, 2, &handle_main_menu_task);
 800313a:	4b98      	ldr	r3, [pc, #608]	@ (800339c <main+0x2a4>)
 800313c:	9301      	str	r3, [sp, #4]
 800313e:	2302      	movs	r3, #2
 8003140:	9300      	str	r3, [sp, #0]
 8003142:	2300      	movs	r3, #0
 8003144:	22fa      	movs	r2, #250	@ 0xfa
 8003146:	4996      	ldr	r1, [pc, #600]	@ (80033a0 <main+0x2a8>)
 8003148:	4896      	ldr	r0, [pc, #600]	@ (80033a4 <main+0x2ac>)
 800314a:	f006 fdbd 	bl	8009cc8 <xTaskCreate>
 800314e:	6338      	str	r0, [r7, #48]	@ 0x30
  configASSERT(pdPASS == status);
 8003150:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003152:	2b01      	cmp	r3, #1
 8003154:	d00b      	beq.n	800316e <main+0x76>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8003156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800315a:	f383 8811 	msr	BASEPRI, r3
 800315e:	f3bf 8f6f 	isb	sy
 8003162:	f3bf 8f4f 	dsb	sy
 8003166:	62fb      	str	r3, [r7, #44]	@ 0x2c
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8003168:	bf00      	nop
 800316a:	bf00      	nop
 800316c:	e7fd      	b.n	800316a <main+0x72>

  // Create message handler task and check that it was created successfully
  status = xTaskCreate(message_handler_task, "msg_task", 250, NULL, 2, &handle_message_handler_task);
 800316e:	4b8e      	ldr	r3, [pc, #568]	@ (80033a8 <main+0x2b0>)
 8003170:	9301      	str	r3, [sp, #4]
 8003172:	2302      	movs	r3, #2
 8003174:	9300      	str	r3, [sp, #0]
 8003176:	2300      	movs	r3, #0
 8003178:	22fa      	movs	r2, #250	@ 0xfa
 800317a:	498c      	ldr	r1, [pc, #560]	@ (80033ac <main+0x2b4>)
 800317c:	488c      	ldr	r0, [pc, #560]	@ (80033b0 <main+0x2b8>)
 800317e:	f006 fda3 	bl	8009cc8 <xTaskCreate>
 8003182:	6338      	str	r0, [r7, #48]	@ 0x30
  configASSERT(pdPASS == status);
 8003184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003186:	2b01      	cmp	r3, #1
 8003188:	d00b      	beq.n	80031a2 <main+0xaa>
        __asm volatile
 800318a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800318e:	f383 8811 	msr	BASEPRI, r3
 8003192:	f3bf 8f6f 	isb	sy
 8003196:	f3bf 8f4f 	dsb	sy
 800319a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 800319c:	bf00      	nop
 800319e:	bf00      	nop
 80031a0:	e7fd      	b.n	800319e <main+0xa6>

  // Create print task and check that it was created successfully
  status = xTaskCreate(print_task, "print_task", 250, NULL, 2, &handle_print_task);
 80031a2:	4b84      	ldr	r3, [pc, #528]	@ (80033b4 <main+0x2bc>)
 80031a4:	9301      	str	r3, [sp, #4]
 80031a6:	2302      	movs	r3, #2
 80031a8:	9300      	str	r3, [sp, #0]
 80031aa:	2300      	movs	r3, #0
 80031ac:	22fa      	movs	r2, #250	@ 0xfa
 80031ae:	4982      	ldr	r1, [pc, #520]	@ (80033b8 <main+0x2c0>)
 80031b0:	4882      	ldr	r0, [pc, #520]	@ (80033bc <main+0x2c4>)
 80031b2:	f006 fd89 	bl	8009cc8 <xTaskCreate>
 80031b6:	6338      	str	r0, [r7, #48]	@ 0x30
  configASSERT(pdPASS == status);
 80031b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d00b      	beq.n	80031d6 <main+0xde>
        __asm volatile
 80031be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031c2:	f383 8811 	msr	BASEPRI, r3
 80031c6:	f3bf 8f6f 	isb	sy
 80031ca:	f3bf 8f4f 	dsb	sy
 80031ce:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 80031d0:	bf00      	nop
 80031d2:	bf00      	nop
 80031d4:	e7fd      	b.n	80031d2 <main+0xda>

  // Create LED task and check that it was created successfully
  status = xTaskCreate(led_task, "led_task", 250, NULL, 2, &handle_led_task);
 80031d6:	4b7a      	ldr	r3, [pc, #488]	@ (80033c0 <main+0x2c8>)
 80031d8:	9301      	str	r3, [sp, #4]
 80031da:	2302      	movs	r3, #2
 80031dc:	9300      	str	r3, [sp, #0]
 80031de:	2300      	movs	r3, #0
 80031e0:	22fa      	movs	r2, #250	@ 0xfa
 80031e2:	4978      	ldr	r1, [pc, #480]	@ (80033c4 <main+0x2cc>)
 80031e4:	4878      	ldr	r0, [pc, #480]	@ (80033c8 <main+0x2d0>)
 80031e6:	f006 fd6f 	bl	8009cc8 <xTaskCreate>
 80031ea:	6338      	str	r0, [r7, #48]	@ 0x30
  configASSERT(pdPASS == status);
 80031ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031ee:	2b01      	cmp	r3, #1
 80031f0:	d00b      	beq.n	800320a <main+0x112>
        __asm volatile
 80031f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031f6:	f383 8811 	msr	BASEPRI, r3
 80031fa:	f3bf 8f6f 	isb	sy
 80031fe:	f3bf 8f4f 	dsb	sy
 8003202:	623b      	str	r3, [r7, #32]
    }
 8003204:	bf00      	nop
 8003206:	bf00      	nop
 8003208:	e7fd      	b.n	8003206 <main+0x10e>

  // Create RTC task and check that it was created successfully
  status = xTaskCreate(rtc_task, "rtc_task", 250, NULL, 2, &handle_rtc_task);
 800320a:	4b70      	ldr	r3, [pc, #448]	@ (80033cc <main+0x2d4>)
 800320c:	9301      	str	r3, [sp, #4]
 800320e:	2302      	movs	r3, #2
 8003210:	9300      	str	r3, [sp, #0]
 8003212:	2300      	movs	r3, #0
 8003214:	22fa      	movs	r2, #250	@ 0xfa
 8003216:	496e      	ldr	r1, [pc, #440]	@ (80033d0 <main+0x2d8>)
 8003218:	486e      	ldr	r0, [pc, #440]	@ (80033d4 <main+0x2dc>)
 800321a:	f006 fd55 	bl	8009cc8 <xTaskCreate>
 800321e:	6338      	str	r0, [r7, #48]	@ 0x30
  configASSERT(pdPASS == status);
 8003220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003222:	2b01      	cmp	r3, #1
 8003224:	d00b      	beq.n	800323e <main+0x146>
        __asm volatile
 8003226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800322a:	f383 8811 	msr	BASEPRI, r3
 800322e:	f3bf 8f6f 	isb	sy
 8003232:	f3bf 8f4f 	dsb	sy
 8003236:	61fb      	str	r3, [r7, #28]
    }
 8003238:	bf00      	nop
 800323a:	bf00      	nop
 800323c:	e7fd      	b.n	800323a <main+0x142>

  // Create accelerometer task and check that it was created successfully
  status = xTaskCreate(acc_task, "accelerometer_task", 250, NULL, 2, &handle_acc_task);
 800323e:	4b66      	ldr	r3, [pc, #408]	@ (80033d8 <main+0x2e0>)
 8003240:	9301      	str	r3, [sp, #4]
 8003242:	2302      	movs	r3, #2
 8003244:	9300      	str	r3, [sp, #0]
 8003246:	2300      	movs	r3, #0
 8003248:	22fa      	movs	r2, #250	@ 0xfa
 800324a:	4964      	ldr	r1, [pc, #400]	@ (80033dc <main+0x2e4>)
 800324c:	4864      	ldr	r0, [pc, #400]	@ (80033e0 <main+0x2e8>)
 800324e:	f006 fd3b 	bl	8009cc8 <xTaskCreate>
 8003252:	6338      	str	r0, [r7, #48]	@ 0x30
  configASSERT(pdPASS == status);
 8003254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003256:	2b01      	cmp	r3, #1
 8003258:	d00b      	beq.n	8003272 <main+0x17a>
        __asm volatile
 800325a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800325e:	f383 8811 	msr	BASEPRI, r3
 8003262:	f3bf 8f6f 	isb	sy
 8003266:	f3bf 8f4f 	dsb	sy
 800326a:	61bb      	str	r3, [r7, #24]
    }
 800326c:	bf00      	nop
 800326e:	bf00      	nop
 8003270:	e7fd      	b.n	800326e <main+0x176>

  // Create motor task and check that it was created successfully
  status = xTaskCreate(motor_task, "motor_task", 250, NULL, 2, &handle_motor_task);
 8003272:	4b5c      	ldr	r3, [pc, #368]	@ (80033e4 <main+0x2ec>)
 8003274:	9301      	str	r3, [sp, #4]
 8003276:	2302      	movs	r3, #2
 8003278:	9300      	str	r3, [sp, #0]
 800327a:	2300      	movs	r3, #0
 800327c:	22fa      	movs	r2, #250	@ 0xfa
 800327e:	495a      	ldr	r1, [pc, #360]	@ (80033e8 <main+0x2f0>)
 8003280:	485a      	ldr	r0, [pc, #360]	@ (80033ec <main+0x2f4>)
 8003282:	f006 fd21 	bl	8009cc8 <xTaskCreate>
 8003286:	6338      	str	r0, [r7, #48]	@ 0x30
  configASSERT(pdPASS == status);
 8003288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800328a:	2b01      	cmp	r3, #1
 800328c:	d00b      	beq.n	80032a6 <main+0x1ae>
        __asm volatile
 800328e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003292:	f383 8811 	msr	BASEPRI, r3
 8003296:	f3bf 8f6f 	isb	sy
 800329a:	f3bf 8f4f 	dsb	sy
 800329e:	617b      	str	r3, [r7, #20]
    }
 80032a0:	bf00      	nop
 80032a2:	bf00      	nop
 80032a4:	e7fd      	b.n	80032a2 <main+0x1aa>

  // Create data queue and check that it was created successfully
  q_data = xQueueCreate(10, sizeof(char));
 80032a6:	2200      	movs	r2, #0
 80032a8:	2101      	movs	r1, #1
 80032aa:	200a      	movs	r0, #10
 80032ac:	f005 fdbc 	bl	8008e28 <xQueueGenericCreate>
 80032b0:	4603      	mov	r3, r0
 80032b2:	4a4f      	ldr	r2, [pc, #316]	@ (80033f0 <main+0x2f8>)
 80032b4:	6013      	str	r3, [r2, #0]
  configASSERT(NULL != q_data);
 80032b6:	4b4e      	ldr	r3, [pc, #312]	@ (80033f0 <main+0x2f8>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d10b      	bne.n	80032d6 <main+0x1de>
        __asm volatile
 80032be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032c2:	f383 8811 	msr	BASEPRI, r3
 80032c6:	f3bf 8f6f 	isb	sy
 80032ca:	f3bf 8f4f 	dsb	sy
 80032ce:	613b      	str	r3, [r7, #16]
    }
 80032d0:	bf00      	nop
 80032d2:	bf00      	nop
 80032d4:	e7fd      	b.n	80032d2 <main+0x1da>

  // Create print queue and check that it was created successfully
  q_print = xQueueCreate(10, sizeof(size_t));
 80032d6:	2200      	movs	r2, #0
 80032d8:	2104      	movs	r1, #4
 80032da:	200a      	movs	r0, #10
 80032dc:	f005 fda4 	bl	8008e28 <xQueueGenericCreate>
 80032e0:	4603      	mov	r3, r0
 80032e2:	4a44      	ldr	r2, [pc, #272]	@ (80033f4 <main+0x2fc>)
 80032e4:	6013      	str	r3, [r2, #0]
  configASSERT(NULL != q_print);
 80032e6:	4b43      	ldr	r3, [pc, #268]	@ (80033f4 <main+0x2fc>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d10b      	bne.n	8003306 <main+0x20e>
        __asm volatile
 80032ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032f2:	f383 8811 	msr	BASEPRI, r3
 80032f6:	f3bf 8f6f 	isb	sy
 80032fa:	f3bf 8f4f 	dsb	sy
 80032fe:	60fb      	str	r3, [r7, #12]
    }
 8003300:	bf00      	nop
 8003302:	bf00      	nop
 8003304:	e7fd      	b.n	8003302 <main+0x20a>

  // Create an event group to synchronize accelerometer readings and LED triggers
  ledEventGroup = xEventGroupCreate();
 8003306:	f005 fad9 	bl	80088bc <xEventGroupCreate>
 800330a:	4603      	mov	r3, r0
 800330c:	4a3a      	ldr	r2, [pc, #232]	@ (80033f8 <main+0x300>)
 800330e:	6013      	str	r3, [r2, #0]
  configASSERT(NULL != ledEventGroup);
 8003310:	4b39      	ldr	r3, [pc, #228]	@ (80033f8 <main+0x300>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d10b      	bne.n	8003330 <main+0x238>
        __asm volatile
 8003318:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800331c:	f383 8811 	msr	BASEPRI, r3
 8003320:	f3bf 8f6f 	isb	sy
 8003324:	f3bf 8f4f 	dsb	sy
 8003328:	60bb      	str	r3, [r7, #8]
    }
 800332a:	bf00      	nop
 800332c:	bf00      	nop
 800332e:	e7fd      	b.n	800332c <main+0x234>

  // Create a binary semaphore to synchronize RTC configuration and LED triggers
  rtcSemaphore = xSemaphoreCreateBinary();
 8003330:	2203      	movs	r2, #3
 8003332:	2100      	movs	r1, #0
 8003334:	2001      	movs	r0, #1
 8003336:	f005 fd77 	bl	8008e28 <xQueueGenericCreate>
 800333a:	4603      	mov	r3, r0
 800333c:	4a2f      	ldr	r2, [pc, #188]	@ (80033fc <main+0x304>)
 800333e:	6013      	str	r3, [r2, #0]
  configASSERT(NULL != rtcSemaphore);
 8003340:	4b2e      	ldr	r3, [pc, #184]	@ (80033fc <main+0x304>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d10b      	bne.n	8003360 <main+0x268>
        __asm volatile
 8003348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800334c:	f383 8811 	msr	BASEPRI, r3
 8003350:	f3bf 8f6f 	isb	sy
 8003354:	f3bf 8f4f 	dsb	sy
 8003358:	607b      	str	r3, [r7, #4]
    }
 800335a:	bf00      	nop
 800335c:	bf00      	nop
 800335e:	e7fd      	b.n	800335c <main+0x264>

  // Create a binary semaphore to synchronize LEDs off after exiting RTC menu
  ledOffSemaphore = xSemaphoreCreateBinary();
 8003360:	2203      	movs	r2, #3
 8003362:	2100      	movs	r1, #0
 8003364:	2001      	movs	r0, #1
 8003366:	f005 fd5f 	bl	8008e28 <xQueueGenericCreate>
 800336a:	4603      	mov	r3, r0
 800336c:	4a24      	ldr	r2, [pc, #144]	@ (8003400 <main+0x308>)
 800336e:	6013      	str	r3, [r2, #0]
  configASSERT(NULL != ledOffSemaphore);
 8003370:	4b23      	ldr	r3, [pc, #140]	@ (8003400 <main+0x308>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d10b      	bne.n	8003390 <main+0x298>
        __asm volatile
 8003378:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800337c:	f383 8811 	msr	BASEPRI, r3
 8003380:	f3bf 8f6f 	isb	sy
 8003384:	f3bf 8f4f 	dsb	sy
 8003388:	603b      	str	r3, [r7, #0]
    }
 800338a:	bf00      	nop
 800338c:	bf00      	nop
 800338e:	e7fd      	b.n	800338c <main+0x294>

  // Create software timers for LED effects
  for(int i=0; i<NUM_LED_TIMERS; i++) {
 8003390:	2300      	movs	r3, #0
 8003392:	637b      	str	r3, [r7, #52]	@ 0x34
 8003394:	e047      	b.n	8003426 <main+0x32e>
 8003396:	bf00      	nop
 8003398:	e0001000 	.word	0xe0001000
 800339c:	20001584 	.word	0x20001584
 80033a0:	0800f9f0 	.word	0x0800f9f0
 80033a4:	08002e39 	.word	0x08002e39
 80033a8:	20001588 	.word	0x20001588
 80033ac:	0800fa00 	.word	0x0800fa00
 80033b0:	08002f55 	.word	0x08002f55
 80033b4:	2000158c 	.word	0x2000158c
 80033b8:	0800fa0c 	.word	0x0800fa0c
 80033bc:	08002f85 	.word	0x08002f85
 80033c0:	20001590 	.word	0x20001590
 80033c4:	0800fa18 	.word	0x0800fa18
 80033c8:	0800158d 	.word	0x0800158d
 80033cc:	20001594 	.word	0x20001594
 80033d0:	0800fa24 	.word	0x0800fa24
 80033d4:	08002759 	.word	0x08002759
 80033d8:	20001598 	.word	0x20001598
 80033dc:	0800fa30 	.word	0x0800fa30
 80033e0:	08000fe9 	.word	0x08000fe9
 80033e4:	2000159c 	.word	0x2000159c
 80033e8:	0800fa44 	.word	0x0800fa44
 80033ec:	08001d69 	.word	0x08001d69
 80033f0:	200015a4 	.word	0x200015a4
 80033f4:	200015a0 	.word	0x200015a0
 80033f8:	200015bc 	.word	0x200015bc
 80033fc:	200015c0 	.word	0x200015c0
 8003400:	200015c4 	.word	0x200015c4
	  handle_led_timer[i] = xTimerCreate("led_timer", pdMS_TO_TICKS(500), pdTRUE, (void*)i, led_callback);
 8003404:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003406:	4a17      	ldr	r2, [pc, #92]	@ (8003464 <main+0x36c>)
 8003408:	9200      	str	r2, [sp, #0]
 800340a:	2201      	movs	r2, #1
 800340c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8003410:	4815      	ldr	r0, [pc, #84]	@ (8003468 <main+0x370>)
 8003412:	f007 ffdf 	bl	800b3d4 <xTimerCreate>
 8003416:	4602      	mov	r2, r0
 8003418:	4914      	ldr	r1, [pc, #80]	@ (800346c <main+0x374>)
 800341a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800341c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for(int i=0; i<NUM_LED_TIMERS; i++) {
 8003420:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003422:	3301      	adds	r3, #1
 8003424:	637b      	str	r3, [r7, #52]	@ 0x34
 8003426:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003428:	2b03      	cmp	r3, #3
 800342a:	ddeb      	ble.n	8003404 <main+0x30c>
  }

  // Create software timer for reporting motor speed
  motor_report_timer = xTimerCreate("motor_report_timer", pdMS_TO_TICKS(1000), pdTRUE, NULL, (void*)motor_report_callback);
 800342c:	4b10      	ldr	r3, [pc, #64]	@ (8003470 <main+0x378>)
 800342e:	9300      	str	r3, [sp, #0]
 8003430:	2300      	movs	r3, #0
 8003432:	2201      	movs	r2, #1
 8003434:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003438:	480e      	ldr	r0, [pc, #56]	@ (8003474 <main+0x37c>)
 800343a:	f007 ffcb 	bl	800b3d4 <xTimerCreate>
 800343e:	4603      	mov	r3, r0
 8003440:	4a0d      	ldr	r2, [pc, #52]	@ (8003478 <main+0x380>)
 8003442:	6013      	str	r3, [r2, #0]

  // Start the timer interrupt for motor velocity calculation timer
  HAL_TIM_Base_Start_IT(&htim7);
 8003444:	480d      	ldr	r0, [pc, #52]	@ (800347c <main+0x384>)
 8003446:	f003 f9bb 	bl	80067c0 <HAL_TIM_Base_Start_IT>

  // Prepare UART to receive a message
  HAL_UART_Receive_IT(&huart2, (uint8_t*)&user_data, 1);
 800344a:	2201      	movs	r2, #1
 800344c:	490c      	ldr	r1, [pc, #48]	@ (8003480 <main+0x388>)
 800344e:	480d      	ldr	r0, [pc, #52]	@ (8003484 <main+0x38c>)
 8003450:	f004 fab9 	bl	80079c6 <HAL_UART_Receive_IT>

  // Start PWM generation
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8003454:	2100      	movs	r1, #0
 8003456:	480c      	ldr	r0, [pc, #48]	@ (8003488 <main+0x390>)
 8003458:	f003 fa72 	bl	8006940 <HAL_TIM_PWM_Start>

  // Start the kernel
  vTaskStartScheduler();
 800345c:	f006 fd98 	bl	8009f90 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003460:	bf00      	nop
 8003462:	e7fd      	b.n	8003460 <main+0x368>
 8003464:	08001a2d 	.word	0x08001a2d
 8003468:	0800fa50 	.word	0x0800fa50
 800346c:	200015a8 	.word	0x200015a8
 8003470:	080020d9 	.word	0x080020d9
 8003474:	0800fa5c 	.word	0x0800fa5c
 8003478:	200015b8 	.word	0x200015b8
 800347c:	200014f4 	.word	0x200014f4
 8003480:	200015c8 	.word	0x200015c8
 8003484:	2000153c 	.word	0x2000153c
 8003488:	200014ac 	.word	0x200014ac

0800348c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b094      	sub	sp, #80	@ 0x50
 8003490:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003492:	f107 0320 	add.w	r3, r7, #32
 8003496:	2230      	movs	r2, #48	@ 0x30
 8003498:	2100      	movs	r1, #0
 800349a:	4618      	mov	r0, r3
 800349c:	f00a fe22 	bl	800e0e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80034a0:	f107 030c 	add.w	r3, r7, #12
 80034a4:	2200      	movs	r2, #0
 80034a6:	601a      	str	r2, [r3, #0]
 80034a8:	605a      	str	r2, [r3, #4]
 80034aa:	609a      	str	r2, [r3, #8]
 80034ac:	60da      	str	r2, [r3, #12]
 80034ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80034b0:	2300      	movs	r3, #0
 80034b2:	60bb      	str	r3, [r7, #8]
 80034b4:	4b29      	ldr	r3, [pc, #164]	@ (800355c <SystemClock_Config+0xd0>)
 80034b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034b8:	4a28      	ldr	r2, [pc, #160]	@ (800355c <SystemClock_Config+0xd0>)
 80034ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034be:	6413      	str	r3, [r2, #64]	@ 0x40
 80034c0:	4b26      	ldr	r3, [pc, #152]	@ (800355c <SystemClock_Config+0xd0>)
 80034c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034c8:	60bb      	str	r3, [r7, #8]
 80034ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80034cc:	2300      	movs	r3, #0
 80034ce:	607b      	str	r3, [r7, #4]
 80034d0:	4b23      	ldr	r3, [pc, #140]	@ (8003560 <SystemClock_Config+0xd4>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a22      	ldr	r2, [pc, #136]	@ (8003560 <SystemClock_Config+0xd4>)
 80034d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034da:	6013      	str	r3, [r2, #0]
 80034dc:	4b20      	ldr	r3, [pc, #128]	@ (8003560 <SystemClock_Config+0xd4>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034e4:	607b      	str	r3, [r7, #4]
 80034e6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80034e8:	230a      	movs	r3, #10
 80034ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80034ec:	2301      	movs	r3, #1
 80034ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80034f0:	2310      	movs	r3, #16
 80034f2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80034f4:	2301      	movs	r3, #1
 80034f6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80034f8:	2302      	movs	r3, #2
 80034fa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80034fc:	2300      	movs	r3, #0
 80034fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003500:	2308      	movs	r3, #8
 8003502:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8003504:	2332      	movs	r3, #50	@ 0x32
 8003506:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8003508:	2304      	movs	r3, #4
 800350a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800350c:	2307      	movs	r3, #7
 800350e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003510:	f107 0320 	add.w	r3, r7, #32
 8003514:	4618      	mov	r0, r3
 8003516:	f001 fa75 	bl	8004a04 <HAL_RCC_OscConfig>
 800351a:	4603      	mov	r3, r0
 800351c:	2b00      	cmp	r3, #0
 800351e:	d001      	beq.n	8003524 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8003520:	f000 fbd2 	bl	8003cc8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003524:	230f      	movs	r3, #15
 8003526:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003528:	2302      	movs	r3, #2
 800352a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800352c:	2300      	movs	r3, #0
 800352e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003530:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003534:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003536:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800353a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800353c:	f107 030c 	add.w	r3, r7, #12
 8003540:	2100      	movs	r1, #0
 8003542:	4618      	mov	r0, r3
 8003544:	f001 fcd6 	bl	8004ef4 <HAL_RCC_ClockConfig>
 8003548:	4603      	mov	r3, r0
 800354a:	2b00      	cmp	r3, #0
 800354c:	d001      	beq.n	8003552 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800354e:	f000 fbbb 	bl	8003cc8 <Error_Handler>
  }
}
 8003552:	bf00      	nop
 8003554:	3750      	adds	r7, #80	@ 0x50
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	40023800 	.word	0x40023800
 8003560:	40007000 	.word	0x40007000

08003564 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003568:	4b0f      	ldr	r3, [pc, #60]	@ (80035a8 <MX_RTC_Init+0x44>)
 800356a:	4a10      	ldr	r2, [pc, #64]	@ (80035ac <MX_RTC_Init+0x48>)
 800356c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 800356e:	4b0e      	ldr	r3, [pc, #56]	@ (80035a8 <MX_RTC_Init+0x44>)
 8003570:	2240      	movs	r2, #64	@ 0x40
 8003572:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8003574:	4b0c      	ldr	r3, [pc, #48]	@ (80035a8 <MX_RTC_Init+0x44>)
 8003576:	227f      	movs	r2, #127	@ 0x7f
 8003578:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800357a:	4b0b      	ldr	r3, [pc, #44]	@ (80035a8 <MX_RTC_Init+0x44>)
 800357c:	22ff      	movs	r2, #255	@ 0xff
 800357e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003580:	4b09      	ldr	r3, [pc, #36]	@ (80035a8 <MX_RTC_Init+0x44>)
 8003582:	2200      	movs	r2, #0
 8003584:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003586:	4b08      	ldr	r3, [pc, #32]	@ (80035a8 <MX_RTC_Init+0x44>)
 8003588:	2200      	movs	r2, #0
 800358a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800358c:	4b06      	ldr	r3, [pc, #24]	@ (80035a8 <MX_RTC_Init+0x44>)
 800358e:	2200      	movs	r2, #0
 8003590:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003592:	4805      	ldr	r0, [pc, #20]	@ (80035a8 <MX_RTC_Init+0x44>)
 8003594:	f001 ffe2 	bl	800555c <HAL_RTC_Init>
 8003598:	4603      	mov	r3, r0
 800359a:	2b00      	cmp	r3, #0
 800359c:	d001      	beq.n	80035a2 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 800359e:	f000 fb93 	bl	8003cc8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80035a2:	bf00      	nop
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	200013ec 	.word	0x200013ec
 80035ac:	40002800 	.word	0x40002800

080035b0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80035b4:	4b17      	ldr	r3, [pc, #92]	@ (8003614 <MX_SPI1_Init+0x64>)
 80035b6:	4a18      	ldr	r2, [pc, #96]	@ (8003618 <MX_SPI1_Init+0x68>)
 80035b8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80035ba:	4b16      	ldr	r3, [pc, #88]	@ (8003614 <MX_SPI1_Init+0x64>)
 80035bc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80035c0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80035c2:	4b14      	ldr	r3, [pc, #80]	@ (8003614 <MX_SPI1_Init+0x64>)
 80035c4:	2200      	movs	r2, #0
 80035c6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80035c8:	4b12      	ldr	r3, [pc, #72]	@ (8003614 <MX_SPI1_Init+0x64>)
 80035ca:	2200      	movs	r2, #0
 80035cc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80035ce:	4b11      	ldr	r3, [pc, #68]	@ (8003614 <MX_SPI1_Init+0x64>)
 80035d0:	2200      	movs	r2, #0
 80035d2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80035d4:	4b0f      	ldr	r3, [pc, #60]	@ (8003614 <MX_SPI1_Init+0x64>)
 80035d6:	2200      	movs	r2, #0
 80035d8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80035da:	4b0e      	ldr	r3, [pc, #56]	@ (8003614 <MX_SPI1_Init+0x64>)
 80035dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035e0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80035e2:	4b0c      	ldr	r3, [pc, #48]	@ (8003614 <MX_SPI1_Init+0x64>)
 80035e4:	2200      	movs	r2, #0
 80035e6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80035e8:	4b0a      	ldr	r3, [pc, #40]	@ (8003614 <MX_SPI1_Init+0x64>)
 80035ea:	2200      	movs	r2, #0
 80035ec:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80035ee:	4b09      	ldr	r3, [pc, #36]	@ (8003614 <MX_SPI1_Init+0x64>)
 80035f0:	2200      	movs	r2, #0
 80035f2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80035f4:	4b07      	ldr	r3, [pc, #28]	@ (8003614 <MX_SPI1_Init+0x64>)
 80035f6:	2200      	movs	r2, #0
 80035f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80035fa:	4b06      	ldr	r3, [pc, #24]	@ (8003614 <MX_SPI1_Init+0x64>)
 80035fc:	220a      	movs	r2, #10
 80035fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003600:	4804      	ldr	r0, [pc, #16]	@ (8003614 <MX_SPI1_Init+0x64>)
 8003602:	f002 fab7 	bl	8005b74 <HAL_SPI_Init>
 8003606:	4603      	mov	r3, r0
 8003608:	2b00      	cmp	r3, #0
 800360a:	d001      	beq.n	8003610 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800360c:	f000 fb5c 	bl	8003cc8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003610:	bf00      	nop
 8003612:	bd80      	pop	{r7, pc}
 8003614:	2000140c 	.word	0x2000140c
 8003618:	40013000 	.word	0x40013000

0800361c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b092      	sub	sp, #72	@ 0x48
 8003620:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003622:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8003626:	2200      	movs	r2, #0
 8003628:	601a      	str	r2, [r3, #0]
 800362a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800362c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003630:	2200      	movs	r2, #0
 8003632:	601a      	str	r2, [r3, #0]
 8003634:	605a      	str	r2, [r3, #4]
 8003636:	609a      	str	r2, [r3, #8]
 8003638:	60da      	str	r2, [r3, #12]
 800363a:	611a      	str	r2, [r3, #16]
 800363c:	615a      	str	r2, [r3, #20]
 800363e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003640:	1d3b      	adds	r3, r7, #4
 8003642:	2220      	movs	r2, #32
 8003644:	2100      	movs	r1, #0
 8003646:	4618      	mov	r0, r3
 8003648:	f00a fd4c 	bl	800e0e4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800364c:	4b33      	ldr	r3, [pc, #204]	@ (800371c <MX_TIM1_Init+0x100>)
 800364e:	4a34      	ldr	r2, [pc, #208]	@ (8003720 <MX_TIM1_Init+0x104>)
 8003650:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003652:	4b32      	ldr	r3, [pc, #200]	@ (800371c <MX_TIM1_Init+0x100>)
 8003654:	2200      	movs	r2, #0
 8003656:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003658:	4b30      	ldr	r3, [pc, #192]	@ (800371c <MX_TIM1_Init+0x100>)
 800365a:	2200      	movs	r2, #0
 800365c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800365e:	4b2f      	ldr	r3, [pc, #188]	@ (800371c <MX_TIM1_Init+0x100>)
 8003660:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003664:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003666:	4b2d      	ldr	r3, [pc, #180]	@ (800371c <MX_TIM1_Init+0x100>)
 8003668:	2200      	movs	r2, #0
 800366a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800366c:	4b2b      	ldr	r3, [pc, #172]	@ (800371c <MX_TIM1_Init+0x100>)
 800366e:	2200      	movs	r2, #0
 8003670:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003672:	4b2a      	ldr	r3, [pc, #168]	@ (800371c <MX_TIM1_Init+0x100>)
 8003674:	2200      	movs	r2, #0
 8003676:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003678:	4828      	ldr	r0, [pc, #160]	@ (800371c <MX_TIM1_Init+0x100>)
 800367a:	f003 f911 	bl	80068a0 <HAL_TIM_PWM_Init>
 800367e:	4603      	mov	r3, r0
 8003680:	2b00      	cmp	r3, #0
 8003682:	d001      	beq.n	8003688 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8003684:	f000 fb20 	bl	8003cc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003688:	2300      	movs	r3, #0
 800368a:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800368c:	2300      	movs	r3, #0
 800368e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003690:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8003694:	4619      	mov	r1, r3
 8003696:	4821      	ldr	r0, [pc, #132]	@ (800371c <MX_TIM1_Init+0x100>)
 8003698:	f003 ffd8 	bl	800764c <HAL_TIMEx_MasterConfigSynchronization>
 800369c:	4603      	mov	r3, r0
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d001      	beq.n	80036a6 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80036a2:	f000 fb11 	bl	8003cc8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80036a6:	2360      	movs	r3, #96	@ 0x60
 80036a8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80036aa:	2300      	movs	r3, #0
 80036ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80036ae:	2300      	movs	r3, #0
 80036b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80036b2:	2300      	movs	r3, #0
 80036b4:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80036b6:	2300      	movs	r3, #0
 80036b8:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80036ba:	2300      	movs	r3, #0
 80036bc:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80036be:	2300      	movs	r3, #0
 80036c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80036c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80036c6:	2200      	movs	r2, #0
 80036c8:	4619      	mov	r1, r3
 80036ca:	4814      	ldr	r0, [pc, #80]	@ (800371c <MX_TIM1_Init+0x100>)
 80036cc:	f003 faf0 	bl	8006cb0 <HAL_TIM_PWM_ConfigChannel>
 80036d0:	4603      	mov	r3, r0
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d001      	beq.n	80036da <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 80036d6:	f000 faf7 	bl	8003cc8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80036da:	2300      	movs	r3, #0
 80036dc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80036de:	2300      	movs	r3, #0
 80036e0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80036e2:	2300      	movs	r3, #0
 80036e4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80036e6:	2300      	movs	r3, #0
 80036e8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80036ea:	2300      	movs	r3, #0
 80036ec:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80036ee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80036f2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80036f4:	2300      	movs	r3, #0
 80036f6:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80036f8:	1d3b      	adds	r3, r7, #4
 80036fa:	4619      	mov	r1, r3
 80036fc:	4807      	ldr	r0, [pc, #28]	@ (800371c <MX_TIM1_Init+0x100>)
 80036fe:	f004 f821 	bl	8007744 <HAL_TIMEx_ConfigBreakDeadTime>
 8003702:	4603      	mov	r3, r0
 8003704:	2b00      	cmp	r3, #0
 8003706:	d001      	beq.n	800370c <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 8003708:	f000 fade 	bl	8003cc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800370c:	4803      	ldr	r0, [pc, #12]	@ (800371c <MX_TIM1_Init+0x100>)
 800370e:	f000 fbdb 	bl	8003ec8 <HAL_TIM_MspPostInit>

}
 8003712:	bf00      	nop
 8003714:	3748      	adds	r7, #72	@ 0x48
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}
 800371a:	bf00      	nop
 800371c:	20001464 	.word	0x20001464
 8003720:	40010000 	.word	0x40010000

08003724 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b08e      	sub	sp, #56	@ 0x38
 8003728:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800372a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800372e:	2200      	movs	r2, #0
 8003730:	601a      	str	r2, [r3, #0]
 8003732:	605a      	str	r2, [r3, #4]
 8003734:	609a      	str	r2, [r3, #8]
 8003736:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003738:	f107 0320 	add.w	r3, r7, #32
 800373c:	2200      	movs	r2, #0
 800373e:	601a      	str	r2, [r3, #0]
 8003740:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003742:	1d3b      	adds	r3, r7, #4
 8003744:	2200      	movs	r2, #0
 8003746:	601a      	str	r2, [r3, #0]
 8003748:	605a      	str	r2, [r3, #4]
 800374a:	609a      	str	r2, [r3, #8]
 800374c:	60da      	str	r2, [r3, #12]
 800374e:	611a      	str	r2, [r3, #16]
 8003750:	615a      	str	r2, [r3, #20]
 8003752:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003754:	4b2d      	ldr	r3, [pc, #180]	@ (800380c <MX_TIM3_Init+0xe8>)
 8003756:	4a2e      	ldr	r2, [pc, #184]	@ (8003810 <MX_TIM3_Init+0xec>)
 8003758:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 24;
 800375a:	4b2c      	ldr	r3, [pc, #176]	@ (800380c <MX_TIM3_Init+0xe8>)
 800375c:	2218      	movs	r2, #24
 800375e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003760:	4b2a      	ldr	r3, [pc, #168]	@ (800380c <MX_TIM3_Init+0xe8>)
 8003762:	2200      	movs	r2, #0
 8003764:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8003766:	4b29      	ldr	r3, [pc, #164]	@ (800380c <MX_TIM3_Init+0xe8>)
 8003768:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800376c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800376e:	4b27      	ldr	r3, [pc, #156]	@ (800380c <MX_TIM3_Init+0xe8>)
 8003770:	2200      	movs	r2, #0
 8003772:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003774:	4b25      	ldr	r3, [pc, #148]	@ (800380c <MX_TIM3_Init+0xe8>)
 8003776:	2280      	movs	r2, #128	@ 0x80
 8003778:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800377a:	4824      	ldr	r0, [pc, #144]	@ (800380c <MX_TIM3_Init+0xe8>)
 800377c:	f002 ffd0 	bl	8006720 <HAL_TIM_Base_Init>
 8003780:	4603      	mov	r3, r0
 8003782:	2b00      	cmp	r3, #0
 8003784:	d001      	beq.n	800378a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8003786:	f000 fa9f 	bl	8003cc8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800378a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800378e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003790:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003794:	4619      	mov	r1, r3
 8003796:	481d      	ldr	r0, [pc, #116]	@ (800380c <MX_TIM3_Init+0xe8>)
 8003798:	f003 fb4c 	bl	8006e34 <HAL_TIM_ConfigClockSource>
 800379c:	4603      	mov	r3, r0
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d001      	beq.n	80037a6 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80037a2:	f000 fa91 	bl	8003cc8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80037a6:	4819      	ldr	r0, [pc, #100]	@ (800380c <MX_TIM3_Init+0xe8>)
 80037a8:	f003 f87a 	bl	80068a0 <HAL_TIM_PWM_Init>
 80037ac:	4603      	mov	r3, r0
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d001      	beq.n	80037b6 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80037b2:	f000 fa89 	bl	8003cc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80037b6:	2300      	movs	r3, #0
 80037b8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037ba:	2300      	movs	r3, #0
 80037bc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80037be:	f107 0320 	add.w	r3, r7, #32
 80037c2:	4619      	mov	r1, r3
 80037c4:	4811      	ldr	r0, [pc, #68]	@ (800380c <MX_TIM3_Init+0xe8>)
 80037c6:	f003 ff41 	bl	800764c <HAL_TIMEx_MasterConfigSynchronization>
 80037ca:	4603      	mov	r3, r0
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d001      	beq.n	80037d4 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80037d0:	f000 fa7a 	bl	8003cc8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80037d4:	2360      	movs	r3, #96	@ 0x60
 80037d6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 499;
 80037d8:	f240 13f3 	movw	r3, #499	@ 0x1f3
 80037dc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80037de:	2300      	movs	r3, #0
 80037e0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80037e2:	2300      	movs	r3, #0
 80037e4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80037e6:	1d3b      	adds	r3, r7, #4
 80037e8:	2200      	movs	r2, #0
 80037ea:	4619      	mov	r1, r3
 80037ec:	4807      	ldr	r0, [pc, #28]	@ (800380c <MX_TIM3_Init+0xe8>)
 80037ee:	f003 fa5f 	bl	8006cb0 <HAL_TIM_PWM_ConfigChannel>
 80037f2:	4603      	mov	r3, r0
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d001      	beq.n	80037fc <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80037f8:	f000 fa66 	bl	8003cc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80037fc:	4803      	ldr	r0, [pc, #12]	@ (800380c <MX_TIM3_Init+0xe8>)
 80037fe:	f000 fb63 	bl	8003ec8 <HAL_TIM_MspPostInit>

}
 8003802:	bf00      	nop
 8003804:	3738      	adds	r7, #56	@ 0x38
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}
 800380a:	bf00      	nop
 800380c:	200014ac 	.word	0x200014ac
 8003810:	40000400 	.word	0x40000400

08003814 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b082      	sub	sp, #8
 8003818:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800381a:	463b      	mov	r3, r7
 800381c:	2200      	movs	r2, #0
 800381e:	601a      	str	r2, [r3, #0]
 8003820:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8003822:	4b15      	ldr	r3, [pc, #84]	@ (8003878 <MX_TIM7_Init+0x64>)
 8003824:	4a15      	ldr	r2, [pc, #84]	@ (800387c <MX_TIM7_Init+0x68>)
 8003826:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 2499;
 8003828:	4b13      	ldr	r3, [pc, #76]	@ (8003878 <MX_TIM7_Init+0x64>)
 800382a:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 800382e:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003830:	4b11      	ldr	r3, [pc, #68]	@ (8003878 <MX_TIM7_Init+0x64>)
 8003832:	2200      	movs	r2, #0
 8003834:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 99;
 8003836:	4b10      	ldr	r3, [pc, #64]	@ (8003878 <MX_TIM7_Init+0x64>)
 8003838:	2263      	movs	r2, #99	@ 0x63
 800383a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800383c:	4b0e      	ldr	r3, [pc, #56]	@ (8003878 <MX_TIM7_Init+0x64>)
 800383e:	2200      	movs	r2, #0
 8003840:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003842:	480d      	ldr	r0, [pc, #52]	@ (8003878 <MX_TIM7_Init+0x64>)
 8003844:	f002 ff6c 	bl	8006720 <HAL_TIM_Base_Init>
 8003848:	4603      	mov	r3, r0
 800384a:	2b00      	cmp	r3, #0
 800384c:	d001      	beq.n	8003852 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 800384e:	f000 fa3b 	bl	8003cc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003852:	2300      	movs	r3, #0
 8003854:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003856:	2300      	movs	r3, #0
 8003858:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800385a:	463b      	mov	r3, r7
 800385c:	4619      	mov	r1, r3
 800385e:	4806      	ldr	r0, [pc, #24]	@ (8003878 <MX_TIM7_Init+0x64>)
 8003860:	f003 fef4 	bl	800764c <HAL_TIMEx_MasterConfigSynchronization>
 8003864:	4603      	mov	r3, r0
 8003866:	2b00      	cmp	r3, #0
 8003868:	d001      	beq.n	800386e <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800386a:	f000 fa2d 	bl	8003cc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800386e:	bf00      	nop
 8003870:	3708      	adds	r7, #8
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}
 8003876:	bf00      	nop
 8003878:	200014f4 	.word	0x200014f4
 800387c:	40001400 	.word	0x40001400

08003880 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003884:	4b11      	ldr	r3, [pc, #68]	@ (80038cc <MX_USART2_UART_Init+0x4c>)
 8003886:	4a12      	ldr	r2, [pc, #72]	@ (80038d0 <MX_USART2_UART_Init+0x50>)
 8003888:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800388a:	4b10      	ldr	r3, [pc, #64]	@ (80038cc <MX_USART2_UART_Init+0x4c>)
 800388c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003890:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003892:	4b0e      	ldr	r3, [pc, #56]	@ (80038cc <MX_USART2_UART_Init+0x4c>)
 8003894:	2200      	movs	r2, #0
 8003896:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003898:	4b0c      	ldr	r3, [pc, #48]	@ (80038cc <MX_USART2_UART_Init+0x4c>)
 800389a:	2200      	movs	r2, #0
 800389c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800389e:	4b0b      	ldr	r3, [pc, #44]	@ (80038cc <MX_USART2_UART_Init+0x4c>)
 80038a0:	2200      	movs	r2, #0
 80038a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80038a4:	4b09      	ldr	r3, [pc, #36]	@ (80038cc <MX_USART2_UART_Init+0x4c>)
 80038a6:	220c      	movs	r2, #12
 80038a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80038aa:	4b08      	ldr	r3, [pc, #32]	@ (80038cc <MX_USART2_UART_Init+0x4c>)
 80038ac:	2200      	movs	r2, #0
 80038ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80038b0:	4b06      	ldr	r3, [pc, #24]	@ (80038cc <MX_USART2_UART_Init+0x4c>)
 80038b2:	2200      	movs	r2, #0
 80038b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80038b6:	4805      	ldr	r0, [pc, #20]	@ (80038cc <MX_USART2_UART_Init+0x4c>)
 80038b8:	f003 ffaa 	bl	8007810 <HAL_UART_Init>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d001      	beq.n	80038c6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80038c2:	f000 fa01 	bl	8003cc8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80038c6:	bf00      	nop
 80038c8:	bd80      	pop	{r7, pc}
 80038ca:	bf00      	nop
 80038cc:	2000153c 	.word	0x2000153c
 80038d0:	40004400 	.word	0x40004400

080038d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b08c      	sub	sp, #48	@ 0x30
 80038d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038da:	f107 031c 	add.w	r3, r7, #28
 80038de:	2200      	movs	r2, #0
 80038e0:	601a      	str	r2, [r3, #0]
 80038e2:	605a      	str	r2, [r3, #4]
 80038e4:	609a      	str	r2, [r3, #8]
 80038e6:	60da      	str	r2, [r3, #12]
 80038e8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80038ea:	2300      	movs	r3, #0
 80038ec:	61bb      	str	r3, [r7, #24]
 80038ee:	4bac      	ldr	r3, [pc, #688]	@ (8003ba0 <MX_GPIO_Init+0x2cc>)
 80038f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038f2:	4aab      	ldr	r2, [pc, #684]	@ (8003ba0 <MX_GPIO_Init+0x2cc>)
 80038f4:	f043 0310 	orr.w	r3, r3, #16
 80038f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80038fa:	4ba9      	ldr	r3, [pc, #676]	@ (8003ba0 <MX_GPIO_Init+0x2cc>)
 80038fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038fe:	f003 0310 	and.w	r3, r3, #16
 8003902:	61bb      	str	r3, [r7, #24]
 8003904:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003906:	2300      	movs	r3, #0
 8003908:	617b      	str	r3, [r7, #20]
 800390a:	4ba5      	ldr	r3, [pc, #660]	@ (8003ba0 <MX_GPIO_Init+0x2cc>)
 800390c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800390e:	4aa4      	ldr	r2, [pc, #656]	@ (8003ba0 <MX_GPIO_Init+0x2cc>)
 8003910:	f043 0304 	orr.w	r3, r3, #4
 8003914:	6313      	str	r3, [r2, #48]	@ 0x30
 8003916:	4ba2      	ldr	r3, [pc, #648]	@ (8003ba0 <MX_GPIO_Init+0x2cc>)
 8003918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800391a:	f003 0304 	and.w	r3, r3, #4
 800391e:	617b      	str	r3, [r7, #20]
 8003920:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003922:	2300      	movs	r3, #0
 8003924:	613b      	str	r3, [r7, #16]
 8003926:	4b9e      	ldr	r3, [pc, #632]	@ (8003ba0 <MX_GPIO_Init+0x2cc>)
 8003928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800392a:	4a9d      	ldr	r2, [pc, #628]	@ (8003ba0 <MX_GPIO_Init+0x2cc>)
 800392c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003930:	6313      	str	r3, [r2, #48]	@ 0x30
 8003932:	4b9b      	ldr	r3, [pc, #620]	@ (8003ba0 <MX_GPIO_Init+0x2cc>)
 8003934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003936:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800393a:	613b      	str	r3, [r7, #16]
 800393c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800393e:	2300      	movs	r3, #0
 8003940:	60fb      	str	r3, [r7, #12]
 8003942:	4b97      	ldr	r3, [pc, #604]	@ (8003ba0 <MX_GPIO_Init+0x2cc>)
 8003944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003946:	4a96      	ldr	r2, [pc, #600]	@ (8003ba0 <MX_GPIO_Init+0x2cc>)
 8003948:	f043 0301 	orr.w	r3, r3, #1
 800394c:	6313      	str	r3, [r2, #48]	@ 0x30
 800394e:	4b94      	ldr	r3, [pc, #592]	@ (8003ba0 <MX_GPIO_Init+0x2cc>)
 8003950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003952:	f003 0301 	and.w	r3, r3, #1
 8003956:	60fb      	str	r3, [r7, #12]
 8003958:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800395a:	2300      	movs	r3, #0
 800395c:	60bb      	str	r3, [r7, #8]
 800395e:	4b90      	ldr	r3, [pc, #576]	@ (8003ba0 <MX_GPIO_Init+0x2cc>)
 8003960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003962:	4a8f      	ldr	r2, [pc, #572]	@ (8003ba0 <MX_GPIO_Init+0x2cc>)
 8003964:	f043 0302 	orr.w	r3, r3, #2
 8003968:	6313      	str	r3, [r2, #48]	@ 0x30
 800396a:	4b8d      	ldr	r3, [pc, #564]	@ (8003ba0 <MX_GPIO_Init+0x2cc>)
 800396c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800396e:	f003 0302 	and.w	r3, r3, #2
 8003972:	60bb      	str	r3, [r7, #8]
 8003974:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003976:	2300      	movs	r3, #0
 8003978:	607b      	str	r3, [r7, #4]
 800397a:	4b89      	ldr	r3, [pc, #548]	@ (8003ba0 <MX_GPIO_Init+0x2cc>)
 800397c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800397e:	4a88      	ldr	r2, [pc, #544]	@ (8003ba0 <MX_GPIO_Init+0x2cc>)
 8003980:	f043 0308 	orr.w	r3, r3, #8
 8003984:	6313      	str	r3, [r2, #48]	@ 0x30
 8003986:	4b86      	ldr	r3, [pc, #536]	@ (8003ba0 <MX_GPIO_Init+0x2cc>)
 8003988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800398a:	f003 0308 	and.w	r3, r3, #8
 800398e:	607b      	str	r3, [r7, #4]
 8003990:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8003992:	2200      	movs	r2, #0
 8003994:	2108      	movs	r1, #8
 8003996:	4883      	ldr	r0, [pc, #524]	@ (8003ba4 <MX_GPIO_Init+0x2d0>)
 8003998:	f000 ffe8 	bl	800496c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800399c:	2201      	movs	r2, #1
 800399e:	2101      	movs	r1, #1
 80039a0:	4881      	ldr	r0, [pc, #516]	@ (8003ba8 <MX_GPIO_Init+0x2d4>)
 80039a2:	f000 ffe3 	bl	800496c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80039a6:	2200      	movs	r2, #0
 80039a8:	f24f 0110 	movw	r1, #61456	@ 0xf010
 80039ac:	487f      	ldr	r0, [pc, #508]	@ (8003bac <MX_GPIO_Init+0x2d8>)
 80039ae:	f000 ffdd 	bl	800496c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MOTOR_IN1_Pin|MOTOR_IN2_Pin, GPIO_PIN_RESET);
 80039b2:	2200      	movs	r2, #0
 80039b4:	f44f 7140 	mov.w	r1, #768	@ 0x300
 80039b8:	487b      	ldr	r0, [pc, #492]	@ (8003ba8 <MX_GPIO_Init+0x2d4>)
 80039ba:	f000 ffd7 	bl	800496c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80039be:	2308      	movs	r3, #8
 80039c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80039c2:	2301      	movs	r3, #1
 80039c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039c6:	2300      	movs	r3, #0
 80039c8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039ca:	2300      	movs	r3, #0
 80039cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80039ce:	f107 031c 	add.w	r3, r7, #28
 80039d2:	4619      	mov	r1, r3
 80039d4:	4873      	ldr	r0, [pc, #460]	@ (8003ba4 <MX_GPIO_Init+0x2d0>)
 80039d6:	f000 fe15 	bl	8004604 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENCODER_A_Pin ENCODER_B_Pin */
  GPIO_InitStruct.Pin = ENCODER_A_Pin|ENCODER_B_Pin;
 80039da:	2350      	movs	r3, #80	@ 0x50
 80039dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80039de:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80039e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039e4:	2300      	movs	r3, #0
 80039e6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80039e8:	f107 031c 	add.w	r3, r7, #28
 80039ec:	4619      	mov	r1, r3
 80039ee:	486d      	ldr	r0, [pc, #436]	@ (8003ba4 <MX_GPIO_Init+0x2d0>)
 80039f0:	f000 fe08 	bl	8004604 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin MOTOR_IN1_Pin MOTOR_IN2_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|MOTOR_IN1_Pin|MOTOR_IN2_Pin;
 80039f4:	f240 3301 	movw	r3, #769	@ 0x301
 80039f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80039fa:	2301      	movs	r3, #1
 80039fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039fe:	2300      	movs	r3, #0
 8003a00:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a02:	2300      	movs	r3, #0
 8003a04:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a06:	f107 031c 	add.w	r3, r7, #28
 8003a0a:	4619      	mov	r1, r3
 8003a0c:	4866      	ldr	r0, [pc, #408]	@ (8003ba8 <MX_GPIO_Init+0x2d4>)
 8003a0e:	f000 fdf9 	bl	8004604 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8003a12:	2308      	movs	r3, #8
 8003a14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a16:	2302      	movs	r3, #2
 8003a18:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003a22:	2305      	movs	r3, #5
 8003a24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8003a26:	f107 031c 	add.w	r3, r7, #28
 8003a2a:	4619      	mov	r1, r3
 8003a2c:	485e      	ldr	r0, [pc, #376]	@ (8003ba8 <MX_GPIO_Init+0x2d4>)
 8003a2e:	f000 fde9 	bl	8004604 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003a32:	2301      	movs	r3, #1
 8003a34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003a36:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003a3a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003a40:	f107 031c 	add.w	r3, r7, #28
 8003a44:	4619      	mov	r1, r3
 8003a46:	485a      	ldr	r0, [pc, #360]	@ (8003bb0 <MX_GPIO_Init+0x2dc>)
 8003a48:	f000 fddc 	bl	8004604 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8003a4c:	2310      	movs	r3, #16
 8003a4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a50:	2302      	movs	r3, #2
 8003a52:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a54:	2300      	movs	r3, #0
 8003a56:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003a5c:	2306      	movs	r3, #6
 8003a5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8003a60:	f107 031c 	add.w	r3, r7, #28
 8003a64:	4619      	mov	r1, r3
 8003a66:	4852      	ldr	r0, [pc, #328]	@ (8003bb0 <MX_GPIO_Init+0x2dc>)
 8003a68:	f000 fdcc 	bl	8004604 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8003a6c:	2304      	movs	r3, #4
 8003a6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a70:	2300      	movs	r3, #0
 8003a72:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a74:	2300      	movs	r3, #0
 8003a76:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8003a78:	f107 031c 	add.w	r3, r7, #28
 8003a7c:	4619      	mov	r1, r3
 8003a7e:	484d      	ldr	r0, [pc, #308]	@ (8003bb4 <MX_GPIO_Init+0x2e0>)
 8003a80:	f000 fdc0 	bl	8004604 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8003a84:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003a88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a8a:	2302      	movs	r3, #2
 8003a8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a92:	2300      	movs	r3, #0
 8003a94:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003a96:	2305      	movs	r3, #5
 8003a98:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8003a9a:	f107 031c 	add.w	r3, r7, #28
 8003a9e:	4619      	mov	r1, r3
 8003aa0:	4844      	ldr	r0, [pc, #272]	@ (8003bb4 <MX_GPIO_Init+0x2e0>)
 8003aa2:	f000 fdaf 	bl	8004604 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8003aa6:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8003aaa:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003aac:	2301      	movs	r3, #1
 8003aae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003ab8:	f107 031c 	add.w	r3, r7, #28
 8003abc:	4619      	mov	r1, r3
 8003abe:	483b      	ldr	r0, [pc, #236]	@ (8003bac <MX_GPIO_Init+0x2d8>)
 8003ac0:	f000 fda0 	bl	8004604 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8003ac4:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8003ac8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003aca:	2302      	movs	r3, #2
 8003acc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003ad6:	2306      	movs	r3, #6
 8003ad8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ada:	f107 031c 	add.w	r3, r7, #28
 8003ade:	4619      	mov	r1, r3
 8003ae0:	4831      	ldr	r0, [pc, #196]	@ (8003ba8 <MX_GPIO_Init+0x2d4>)
 8003ae2:	f000 fd8f 	bl	8004604 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8003ae6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003aea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003aec:	2300      	movs	r3, #0
 8003aee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003af0:	2300      	movs	r3, #0
 8003af2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8003af4:	f107 031c 	add.w	r3, r7, #28
 8003af8:	4619      	mov	r1, r3
 8003afa:	482d      	ldr	r0, [pc, #180]	@ (8003bb0 <MX_GPIO_Init+0x2dc>)
 8003afc:	f000 fd82 	bl	8004604 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8003b00:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8003b04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b06:	2302      	movs	r3, #2
 8003b08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b0e:	2300      	movs	r3, #0
 8003b10:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8003b12:	230a      	movs	r3, #10
 8003b14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b16:	f107 031c 	add.w	r3, r7, #28
 8003b1a:	4619      	mov	r1, r3
 8003b1c:	4824      	ldr	r0, [pc, #144]	@ (8003bb0 <MX_GPIO_Init+0x2dc>)
 8003b1e:	f000 fd71 	bl	8004604 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8003b22:	2320      	movs	r3, #32
 8003b24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003b26:	2300      	movs	r3, #0
 8003b28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8003b2e:	f107 031c 	add.w	r3, r7, #28
 8003b32:	4619      	mov	r1, r3
 8003b34:	481d      	ldr	r0, [pc, #116]	@ (8003bac <MX_GPIO_Init+0x2d8>)
 8003b36:	f000 fd65 	bl	8004604 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8003b3a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8003b3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003b40:	2312      	movs	r3, #18
 8003b42:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b44:	2301      	movs	r3, #1
 8003b46:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003b48:	2302      	movs	r3, #2
 8003b4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003b4c:	2304      	movs	r3, #4
 8003b4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b50:	f107 031c 	add.w	r3, r7, #28
 8003b54:	4619      	mov	r1, r3
 8003b56:	4817      	ldr	r0, [pc, #92]	@ (8003bb4 <MX_GPIO_Init+0x2e0>)
 8003b58:	f000 fd54 	bl	8004604 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8003b5c:	2302      	movs	r3, #2
 8003b5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8003b60:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8003b64:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b66:	2300      	movs	r3, #0
 8003b68:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8003b6a:	f107 031c 	add.w	r3, r7, #28
 8003b6e:	4619      	mov	r1, r3
 8003b70:	480c      	ldr	r0, [pc, #48]	@ (8003ba4 <MX_GPIO_Init+0x2d0>)
 8003b72:	f000 fd47 	bl	8004604 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8003b76:	2200      	movs	r2, #0
 8003b78:	2100      	movs	r1, #0
 8003b7a:	200a      	movs	r0, #10
 8003b7c:	f000 fc86 	bl	800448c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8003b80:	200a      	movs	r0, #10
 8003b82:	f000 fc9f 	bl	80044c4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003b86:	2200      	movs	r2, #0
 8003b88:	2100      	movs	r1, #0
 8003b8a:	2017      	movs	r0, #23
 8003b8c:	f000 fc7e 	bl	800448c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003b90:	2017      	movs	r0, #23
 8003b92:	f000 fc97 	bl	80044c4 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003b96:	bf00      	nop
 8003b98:	3730      	adds	r7, #48	@ 0x30
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}
 8003b9e:	bf00      	nop
 8003ba0:	40023800 	.word	0x40023800
 8003ba4:	40021000 	.word	0x40021000
 8003ba8:	40020800 	.word	0x40020800
 8003bac:	40020c00 	.word	0x40020c00
 8003bb0:	40020000 	.word	0x40020000
 8003bb4:	40020400 	.word	0x40020400

08003bb8 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

// This function is called from the UART interrupt handler, so it executes in the interrupt context
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b086      	sub	sp, #24
 8003bbc:	af02      	add	r7, sp, #8
 8003bbe:	6078      	str	r0, [r7, #4]
	// Dummy variable used to replace final character in data queue
	uint8_t dummy;

	// Add a small delay to allow timing for message transmission
	for(uint32_t i=0; i<4000; i++);
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	60fb      	str	r3, [r7, #12]
 8003bc4:	e002      	b.n	8003bcc <HAL_UART_RxCpltCallback+0x14>
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	3301      	adds	r3, #1
 8003bca:	60fb      	str	r3, [r7, #12]
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8003bd2:	d3f8      	bcc.n	8003bc6 <HAL_UART_RxCpltCallback+0xe>

	// Check if data is available via UART
	if(!xQueueIsQueueFullFromISR(q_data)) {
 8003bd4:	4b1e      	ldr	r3, [pc, #120]	@ (8003c50 <HAL_UART_RxCpltCallback+0x98>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4618      	mov	r0, r3
 8003bda:	f005 ffe8 	bl	8009bae <xQueueIsQueueFullFromISR>
 8003bde:	4603      	mov	r3, r0
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d107      	bne.n	8003bf4 <HAL_UART_RxCpltCallback+0x3c>
		// Enqueue data byte
		xQueueSendFromISR(q_data, (void*)&user_data, NULL);
 8003be4:	4b1a      	ldr	r3, [pc, #104]	@ (8003c50 <HAL_UART_RxCpltCallback+0x98>)
 8003be6:	6818      	ldr	r0, [r3, #0]
 8003be8:	2300      	movs	r3, #0
 8003bea:	2200      	movs	r2, #0
 8003bec:	4919      	ldr	r1, [pc, #100]	@ (8003c54 <HAL_UART_RxCpltCallback+0x9c>)
 8003bee:	f005 fad1 	bl	8009194 <xQueueGenericSendFromISR>
 8003bf2:	e013      	b.n	8003c1c <HAL_UART_RxCpltCallback+0x64>
	}
	// If no data available, check if last entered character is newline character
	else {
		if(user_data == '\n') {
 8003bf4:	4b17      	ldr	r3, [pc, #92]	@ (8003c54 <HAL_UART_RxCpltCallback+0x9c>)
 8003bf6:	781b      	ldrb	r3, [r3, #0]
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	2b0a      	cmp	r3, #10
 8003bfc:	d10e      	bne.n	8003c1c <HAL_UART_RxCpltCallback+0x64>
			// Replace last byte of data queue with '\n'
			xQueueReceiveFromISR(q_data, (void*)&dummy, NULL);
 8003bfe:	4b14      	ldr	r3, [pc, #80]	@ (8003c50 <HAL_UART_RxCpltCallback+0x98>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f107 010b 	add.w	r1, r7, #11
 8003c06:	2200      	movs	r2, #0
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f005 fdd9 	bl	80097c0 <xQueueReceiveFromISR>
			xQueueSendFromISR(q_data, (void*)&user_data, NULL);
 8003c0e:	4b10      	ldr	r3, [pc, #64]	@ (8003c50 <HAL_UART_RxCpltCallback+0x98>)
 8003c10:	6818      	ldr	r0, [r3, #0]
 8003c12:	2300      	movs	r3, #0
 8003c14:	2200      	movs	r2, #0
 8003c16:	490f      	ldr	r1, [pc, #60]	@ (8003c54 <HAL_UART_RxCpltCallback+0x9c>)
 8003c18:	f005 fabc 	bl	8009194 <xQueueGenericSendFromISR>
		}
	}

	// Send notification to message handler task if user_data == '\n'
	if(user_data == '\n') {
 8003c1c:	4b0d      	ldr	r3, [pc, #52]	@ (8003c54 <HAL_UART_RxCpltCallback+0x9c>)
 8003c1e:	781b      	ldrb	r3, [r3, #0]
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	2b0a      	cmp	r3, #10
 8003c24:	d10a      	bne.n	8003c3c <HAL_UART_RxCpltCallback+0x84>
		xTaskNotifyFromISR(handle_message_handler_task, 0, eNoAction, NULL);
 8003c26:	4b0c      	ldr	r3, [pc, #48]	@ (8003c58 <HAL_UART_RxCpltCallback+0xa0>)
 8003c28:	6818      	ldr	r0, [r3, #0]
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	9301      	str	r3, [sp, #4]
 8003c2e:	2300      	movs	r3, #0
 8003c30:	9300      	str	r3, [sp, #0]
 8003c32:	2300      	movs	r3, #0
 8003c34:	2200      	movs	r2, #0
 8003c36:	2100      	movs	r1, #0
 8003c38:	f007 fa06 	bl	800b048 <xTaskGenericNotifyFromISR>
	}

	// Enable UART data byte reception again in interrupt mode
	HAL_UART_Receive_IT(&huart2, (uint8_t*)&user_data, 1);
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	4905      	ldr	r1, [pc, #20]	@ (8003c54 <HAL_UART_RxCpltCallback+0x9c>)
 8003c40:	4806      	ldr	r0, [pc, #24]	@ (8003c5c <HAL_UART_RxCpltCallback+0xa4>)
 8003c42:	f003 fec0 	bl	80079c6 <HAL_UART_Receive_IT>

}
 8003c46:	bf00      	nop
 8003c48:	3710      	adds	r7, #16
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}
 8003c4e:	bf00      	nop
 8003c50:	200015a4 	.word	0x200015a4
 8003c54:	200015c8 	.word	0x200015c8
 8003c58:	20001588 	.word	0x20001588
 8003c5c:	2000153c 	.word	0x2000153c

08003c60 <HAL_GPIO_EXTI_Callback>:

// This function is called from the GPIO interrupt handler, so it executes in the interrupt context
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b082      	sub	sp, #8
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	4603      	mov	r3, r0
 8003c68:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == ENCODER_A_GPIO_Pin) {
 8003c6a:	88fb      	ldrh	r3, [r7, #6]
 8003c6c:	2b10      	cmp	r3, #16
 8003c6e:	d103      	bne.n	8003c78 <HAL_GPIO_EXTI_Callback+0x18>
		motor_gpio_callback(GPIO_Pin);
 8003c70:	88fb      	ldrh	r3, [r7, #6]
 8003c72:	4618      	mov	r0, r3
 8003c74:	f7fe f970 	bl	8001f58 <motor_gpio_callback>
	}
	if (GPIO_Pin == ENCODER_B_GPIO_Pin) {
 8003c78:	88fb      	ldrh	r3, [r7, #6]
 8003c7a:	2b40      	cmp	r3, #64	@ 0x40
 8003c7c:	d103      	bne.n	8003c86 <HAL_GPIO_EXTI_Callback+0x26>
		motor_gpio_callback(GPIO_Pin);
 8003c7e:	88fb      	ldrh	r3, [r7, #6]
 8003c80:	4618      	mov	r0, r3
 8003c82:	f7fe f969 	bl	8001f58 <motor_gpio_callback>
	}
}
 8003c86:	bf00      	nop
 8003c88:	3708      	adds	r7, #8
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bd80      	pop	{r7, pc}
	...

08003c90 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b082      	sub	sp, #8
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a08      	ldr	r2, [pc, #32]	@ (8003cc0 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d101      	bne.n	8003ca6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003ca2:	f000 fb1b 	bl	80042dc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM7) {
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4a06      	ldr	r2, [pc, #24]	@ (8003cc4 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d102      	bne.n	8003cb6 <HAL_TIM_PeriodElapsedCallback+0x26>
	motor_timer_callback(htim);
 8003cb0:	6878      	ldr	r0, [r7, #4]
 8003cb2:	f7fe f9a5 	bl	8002000 <motor_timer_callback>
  }
  /* USER CODE END Callback 1 */
}
 8003cb6:	bf00      	nop
 8003cb8:	3708      	adds	r7, #8
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}
 8003cbe:	bf00      	nop
 8003cc0:	40001000 	.word	0x40001000
 8003cc4:	40001400 	.word	0x40001400

08003cc8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003ccc:	b672      	cpsid	i
}
 8003cce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003cd0:	bf00      	nop
 8003cd2:	e7fd      	b.n	8003cd0 <Error_Handler+0x8>

08003cd4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b082      	sub	sp, #8
 8003cd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cda:	2300      	movs	r3, #0
 8003cdc:	607b      	str	r3, [r7, #4]
 8003cde:	4b10      	ldr	r3, [pc, #64]	@ (8003d20 <HAL_MspInit+0x4c>)
 8003ce0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ce2:	4a0f      	ldr	r2, [pc, #60]	@ (8003d20 <HAL_MspInit+0x4c>)
 8003ce4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003ce8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003cea:	4b0d      	ldr	r3, [pc, #52]	@ (8003d20 <HAL_MspInit+0x4c>)
 8003cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003cf2:	607b      	str	r3, [r7, #4]
 8003cf4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	603b      	str	r3, [r7, #0]
 8003cfa:	4b09      	ldr	r3, [pc, #36]	@ (8003d20 <HAL_MspInit+0x4c>)
 8003cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cfe:	4a08      	ldr	r2, [pc, #32]	@ (8003d20 <HAL_MspInit+0x4c>)
 8003d00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d04:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d06:	4b06      	ldr	r3, [pc, #24]	@ (8003d20 <HAL_MspInit+0x4c>)
 8003d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d0e:	603b      	str	r3, [r7, #0]
 8003d10:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  vInitPrioGroupValue();
 8003d12:	f007 fffb 	bl	800bd0c <vInitPrioGroupValue>

  /* USER CODE END MspInit 1 */
}
 8003d16:	bf00      	nop
 8003d18:	3708      	adds	r7, #8
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}
 8003d1e:	bf00      	nop
 8003d20:	40023800 	.word	0x40023800

08003d24 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b086      	sub	sp, #24
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003d2c:	f107 0308 	add.w	r3, r7, #8
 8003d30:	2200      	movs	r2, #0
 8003d32:	601a      	str	r2, [r3, #0]
 8003d34:	605a      	str	r2, [r3, #4]
 8003d36:	609a      	str	r2, [r3, #8]
 8003d38:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a0c      	ldr	r2, [pc, #48]	@ (8003d70 <HAL_RTC_MspInit+0x4c>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d111      	bne.n	8003d68 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003d44:	2302      	movs	r3, #2
 8003d46:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8003d48:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003d4c:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003d4e:	f107 0308 	add.w	r3, r7, #8
 8003d52:	4618      	mov	r0, r3
 8003d54:	f001 fb20 	bl	8005398 <HAL_RCCEx_PeriphCLKConfig>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d001      	beq.n	8003d62 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8003d5e:	f7ff ffb3 	bl	8003cc8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003d62:	4b04      	ldr	r3, [pc, #16]	@ (8003d74 <HAL_RTC_MspInit+0x50>)
 8003d64:	2201      	movs	r2, #1
 8003d66:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003d68:	bf00      	nop
 8003d6a:	3718      	adds	r7, #24
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}
 8003d70:	40002800 	.word	0x40002800
 8003d74:	42470e3c 	.word	0x42470e3c

08003d78 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b08a      	sub	sp, #40	@ 0x28
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d80:	f107 0314 	add.w	r3, r7, #20
 8003d84:	2200      	movs	r2, #0
 8003d86:	601a      	str	r2, [r3, #0]
 8003d88:	605a      	str	r2, [r3, #4]
 8003d8a:	609a      	str	r2, [r3, #8]
 8003d8c:	60da      	str	r2, [r3, #12]
 8003d8e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a19      	ldr	r2, [pc, #100]	@ (8003dfc <HAL_SPI_MspInit+0x84>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d12b      	bne.n	8003df2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	613b      	str	r3, [r7, #16]
 8003d9e:	4b18      	ldr	r3, [pc, #96]	@ (8003e00 <HAL_SPI_MspInit+0x88>)
 8003da0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003da2:	4a17      	ldr	r2, [pc, #92]	@ (8003e00 <HAL_SPI_MspInit+0x88>)
 8003da4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003da8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003daa:	4b15      	ldr	r3, [pc, #84]	@ (8003e00 <HAL_SPI_MspInit+0x88>)
 8003dac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003db2:	613b      	str	r3, [r7, #16]
 8003db4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003db6:	2300      	movs	r3, #0
 8003db8:	60fb      	str	r3, [r7, #12]
 8003dba:	4b11      	ldr	r3, [pc, #68]	@ (8003e00 <HAL_SPI_MspInit+0x88>)
 8003dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dbe:	4a10      	ldr	r2, [pc, #64]	@ (8003e00 <HAL_SPI_MspInit+0x88>)
 8003dc0:	f043 0301 	orr.w	r3, r3, #1
 8003dc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003dc6:	4b0e      	ldr	r3, [pc, #56]	@ (8003e00 <HAL_SPI_MspInit+0x88>)
 8003dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dca:	f003 0301 	and.w	r3, r3, #1
 8003dce:	60fb      	str	r3, [r7, #12]
 8003dd0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8003dd2:	23e0      	movs	r3, #224	@ 0xe0
 8003dd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dd6:	2302      	movs	r3, #2
 8003dd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003dde:	2303      	movs	r3, #3
 8003de0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003de2:	2305      	movs	r3, #5
 8003de4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003de6:	f107 0314 	add.w	r3, r7, #20
 8003dea:	4619      	mov	r1, r3
 8003dec:	4805      	ldr	r0, [pc, #20]	@ (8003e04 <HAL_SPI_MspInit+0x8c>)
 8003dee:	f000 fc09 	bl	8004604 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003df2:	bf00      	nop
 8003df4:	3728      	adds	r7, #40	@ 0x28
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop
 8003dfc:	40013000 	.word	0x40013000
 8003e00:	40023800 	.word	0x40023800
 8003e04:	40020000 	.word	0x40020000

08003e08 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b085      	sub	sp, #20
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a0b      	ldr	r2, [pc, #44]	@ (8003e44 <HAL_TIM_PWM_MspInit+0x3c>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d10d      	bne.n	8003e36 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	60fb      	str	r3, [r7, #12]
 8003e1e:	4b0a      	ldr	r3, [pc, #40]	@ (8003e48 <HAL_TIM_PWM_MspInit+0x40>)
 8003e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e22:	4a09      	ldr	r2, [pc, #36]	@ (8003e48 <HAL_TIM_PWM_MspInit+0x40>)
 8003e24:	f043 0301 	orr.w	r3, r3, #1
 8003e28:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e2a:	4b07      	ldr	r3, [pc, #28]	@ (8003e48 <HAL_TIM_PWM_MspInit+0x40>)
 8003e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e2e:	f003 0301 	and.w	r3, r3, #1
 8003e32:	60fb      	str	r3, [r7, #12]
 8003e34:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8003e36:	bf00      	nop
 8003e38:	3714      	adds	r7, #20
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e40:	4770      	bx	lr
 8003e42:	bf00      	nop
 8003e44:	40010000 	.word	0x40010000
 8003e48:	40023800 	.word	0x40023800

08003e4c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b084      	sub	sp, #16
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a18      	ldr	r2, [pc, #96]	@ (8003ebc <HAL_TIM_Base_MspInit+0x70>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d10e      	bne.n	8003e7c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003e5e:	2300      	movs	r3, #0
 8003e60:	60fb      	str	r3, [r7, #12]
 8003e62:	4b17      	ldr	r3, [pc, #92]	@ (8003ec0 <HAL_TIM_Base_MspInit+0x74>)
 8003e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e66:	4a16      	ldr	r2, [pc, #88]	@ (8003ec0 <HAL_TIM_Base_MspInit+0x74>)
 8003e68:	f043 0302 	orr.w	r3, r3, #2
 8003e6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e6e:	4b14      	ldr	r3, [pc, #80]	@ (8003ec0 <HAL_TIM_Base_MspInit+0x74>)
 8003e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e72:	f003 0302 	and.w	r3, r3, #2
 8003e76:	60fb      	str	r3, [r7, #12]
 8003e78:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8003e7a:	e01a      	b.n	8003eb2 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM7)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a10      	ldr	r2, [pc, #64]	@ (8003ec4 <HAL_TIM_Base_MspInit+0x78>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d115      	bne.n	8003eb2 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003e86:	2300      	movs	r3, #0
 8003e88:	60bb      	str	r3, [r7, #8]
 8003e8a:	4b0d      	ldr	r3, [pc, #52]	@ (8003ec0 <HAL_TIM_Base_MspInit+0x74>)
 8003e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e8e:	4a0c      	ldr	r2, [pc, #48]	@ (8003ec0 <HAL_TIM_Base_MspInit+0x74>)
 8003e90:	f043 0320 	orr.w	r3, r3, #32
 8003e94:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e96:	4b0a      	ldr	r3, [pc, #40]	@ (8003ec0 <HAL_TIM_Base_MspInit+0x74>)
 8003e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e9a:	f003 0320 	and.w	r3, r3, #32
 8003e9e:	60bb      	str	r3, [r7, #8]
 8003ea0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	2100      	movs	r1, #0
 8003ea6:	2037      	movs	r0, #55	@ 0x37
 8003ea8:	f000 faf0 	bl	800448c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003eac:	2037      	movs	r0, #55	@ 0x37
 8003eae:	f000 fb09 	bl	80044c4 <HAL_NVIC_EnableIRQ>
}
 8003eb2:	bf00      	nop
 8003eb4:	3710      	adds	r7, #16
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	bf00      	nop
 8003ebc:	40000400 	.word	0x40000400
 8003ec0:	40023800 	.word	0x40023800
 8003ec4:	40001400 	.word	0x40001400

08003ec8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b08a      	sub	sp, #40	@ 0x28
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ed0:	f107 0314 	add.w	r3, r7, #20
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	601a      	str	r2, [r3, #0]
 8003ed8:	605a      	str	r2, [r3, #4]
 8003eda:	609a      	str	r2, [r3, #8]
 8003edc:	60da      	str	r2, [r3, #12]
 8003ede:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a24      	ldr	r2, [pc, #144]	@ (8003f78 <HAL_TIM_MspPostInit+0xb0>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d11f      	bne.n	8003f2a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003eea:	2300      	movs	r3, #0
 8003eec:	613b      	str	r3, [r7, #16]
 8003eee:	4b23      	ldr	r3, [pc, #140]	@ (8003f7c <HAL_TIM_MspPostInit+0xb4>)
 8003ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ef2:	4a22      	ldr	r2, [pc, #136]	@ (8003f7c <HAL_TIM_MspPostInit+0xb4>)
 8003ef4:	f043 0310 	orr.w	r3, r3, #16
 8003ef8:	6313      	str	r3, [r2, #48]	@ 0x30
 8003efa:	4b20      	ldr	r3, [pc, #128]	@ (8003f7c <HAL_TIM_MspPostInit+0xb4>)
 8003efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003efe:	f003 0310 	and.w	r3, r3, #16
 8003f02:	613b      	str	r3, [r7, #16]
 8003f04:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003f06:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003f0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f0c:	2302      	movs	r3, #2
 8003f0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f10:	2300      	movs	r3, #0
 8003f12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f14:	2300      	movs	r3, #0
 8003f16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003f1c:	f107 0314 	add.w	r3, r7, #20
 8003f20:	4619      	mov	r1, r3
 8003f22:	4817      	ldr	r0, [pc, #92]	@ (8003f80 <HAL_TIM_MspPostInit+0xb8>)
 8003f24:	f000 fb6e 	bl	8004604 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003f28:	e022      	b.n	8003f70 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM3)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a15      	ldr	r2, [pc, #84]	@ (8003f84 <HAL_TIM_MspPostInit+0xbc>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d11d      	bne.n	8003f70 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f34:	2300      	movs	r3, #0
 8003f36:	60fb      	str	r3, [r7, #12]
 8003f38:	4b10      	ldr	r3, [pc, #64]	@ (8003f7c <HAL_TIM_MspPostInit+0xb4>)
 8003f3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f3c:	4a0f      	ldr	r2, [pc, #60]	@ (8003f7c <HAL_TIM_MspPostInit+0xb4>)
 8003f3e:	f043 0304 	orr.w	r3, r3, #4
 8003f42:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f44:	4b0d      	ldr	r3, [pc, #52]	@ (8003f7c <HAL_TIM_MspPostInit+0xb4>)
 8003f46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f48:	f003 0304 	and.w	r3, r3, #4
 8003f4c:	60fb      	str	r3, [r7, #12]
 8003f4e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003f50:	2340      	movs	r3, #64	@ 0x40
 8003f52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f54:	2302      	movs	r3, #2
 8003f56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003f60:	2302      	movs	r3, #2
 8003f62:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f64:	f107 0314 	add.w	r3, r7, #20
 8003f68:	4619      	mov	r1, r3
 8003f6a:	4807      	ldr	r0, [pc, #28]	@ (8003f88 <HAL_TIM_MspPostInit+0xc0>)
 8003f6c:	f000 fb4a 	bl	8004604 <HAL_GPIO_Init>
}
 8003f70:	bf00      	nop
 8003f72:	3728      	adds	r7, #40	@ 0x28
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}
 8003f78:	40010000 	.word	0x40010000
 8003f7c:	40023800 	.word	0x40023800
 8003f80:	40021000 	.word	0x40021000
 8003f84:	40000400 	.word	0x40000400
 8003f88:	40020800 	.word	0x40020800

08003f8c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b08a      	sub	sp, #40	@ 0x28
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f94:	f107 0314 	add.w	r3, r7, #20
 8003f98:	2200      	movs	r2, #0
 8003f9a:	601a      	str	r2, [r3, #0]
 8003f9c:	605a      	str	r2, [r3, #4]
 8003f9e:	609a      	str	r2, [r3, #8]
 8003fa0:	60da      	str	r2, [r3, #12]
 8003fa2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a1d      	ldr	r2, [pc, #116]	@ (8004020 <HAL_UART_MspInit+0x94>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d133      	bne.n	8004016 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003fae:	2300      	movs	r3, #0
 8003fb0:	613b      	str	r3, [r7, #16]
 8003fb2:	4b1c      	ldr	r3, [pc, #112]	@ (8004024 <HAL_UART_MspInit+0x98>)
 8003fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fb6:	4a1b      	ldr	r2, [pc, #108]	@ (8004024 <HAL_UART_MspInit+0x98>)
 8003fb8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8003fbe:	4b19      	ldr	r3, [pc, #100]	@ (8004024 <HAL_UART_MspInit+0x98>)
 8003fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fc6:	613b      	str	r3, [r7, #16]
 8003fc8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fca:	2300      	movs	r3, #0
 8003fcc:	60fb      	str	r3, [r7, #12]
 8003fce:	4b15      	ldr	r3, [pc, #84]	@ (8004024 <HAL_UART_MspInit+0x98>)
 8003fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fd2:	4a14      	ldr	r2, [pc, #80]	@ (8004024 <HAL_UART_MspInit+0x98>)
 8003fd4:	f043 0301 	orr.w	r3, r3, #1
 8003fd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8003fda:	4b12      	ldr	r3, [pc, #72]	@ (8004024 <HAL_UART_MspInit+0x98>)
 8003fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fde:	f003 0301 	and.w	r3, r3, #1
 8003fe2:	60fb      	str	r3, [r7, #12]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003fe6:	230c      	movs	r3, #12
 8003fe8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fea:	2302      	movs	r3, #2
 8003fec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ff2:	2303      	movs	r3, #3
 8003ff4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003ff6:	2307      	movs	r3, #7
 8003ff8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ffa:	f107 0314 	add.w	r3, r7, #20
 8003ffe:	4619      	mov	r1, r3
 8004000:	4809      	ldr	r0, [pc, #36]	@ (8004028 <HAL_UART_MspInit+0x9c>)
 8004002:	f000 faff 	bl	8004604 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 6, 0);
 8004006:	2200      	movs	r2, #0
 8004008:	2106      	movs	r1, #6
 800400a:	2026      	movs	r0, #38	@ 0x26
 800400c:	f000 fa3e 	bl	800448c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004010:	2026      	movs	r0, #38	@ 0x26
 8004012:	f000 fa57 	bl	80044c4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004016:	bf00      	nop
 8004018:	3728      	adds	r7, #40	@ 0x28
 800401a:	46bd      	mov	sp, r7
 800401c:	bd80      	pop	{r7, pc}
 800401e:	bf00      	nop
 8004020:	40004400 	.word	0x40004400
 8004024:	40023800 	.word	0x40023800
 8004028:	40020000 	.word	0x40020000

0800402c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b08e      	sub	sp, #56	@ 0x38
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8004034:	2300      	movs	r3, #0
 8004036:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8004038:	2300      	movs	r3, #0
 800403a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800403c:	2300      	movs	r3, #0
 800403e:	60fb      	str	r3, [r7, #12]
 8004040:	4b33      	ldr	r3, [pc, #204]	@ (8004110 <HAL_InitTick+0xe4>)
 8004042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004044:	4a32      	ldr	r2, [pc, #200]	@ (8004110 <HAL_InitTick+0xe4>)
 8004046:	f043 0310 	orr.w	r3, r3, #16
 800404a:	6413      	str	r3, [r2, #64]	@ 0x40
 800404c:	4b30      	ldr	r3, [pc, #192]	@ (8004110 <HAL_InitTick+0xe4>)
 800404e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004050:	f003 0310 	and.w	r3, r3, #16
 8004054:	60fb      	str	r3, [r7, #12]
 8004056:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004058:	f107 0210 	add.w	r2, r7, #16
 800405c:	f107 0314 	add.w	r3, r7, #20
 8004060:	4611      	mov	r1, r2
 8004062:	4618      	mov	r0, r3
 8004064:	f001 f966 	bl	8005334 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8004068:	6a3b      	ldr	r3, [r7, #32]
 800406a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800406c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800406e:	2b00      	cmp	r3, #0
 8004070:	d103      	bne.n	800407a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8004072:	f001 f937 	bl	80052e4 <HAL_RCC_GetPCLK1Freq>
 8004076:	6378      	str	r0, [r7, #52]	@ 0x34
 8004078:	e004      	b.n	8004084 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800407a:	f001 f933 	bl	80052e4 <HAL_RCC_GetPCLK1Freq>
 800407e:	4603      	mov	r3, r0
 8004080:	005b      	lsls	r3, r3, #1
 8004082:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004084:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004086:	4a23      	ldr	r2, [pc, #140]	@ (8004114 <HAL_InitTick+0xe8>)
 8004088:	fba2 2303 	umull	r2, r3, r2, r3
 800408c:	0c9b      	lsrs	r3, r3, #18
 800408e:	3b01      	subs	r3, #1
 8004090:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8004092:	4b21      	ldr	r3, [pc, #132]	@ (8004118 <HAL_InitTick+0xec>)
 8004094:	4a21      	ldr	r2, [pc, #132]	@ (800411c <HAL_InitTick+0xf0>)
 8004096:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8004098:	4b1f      	ldr	r3, [pc, #124]	@ (8004118 <HAL_InitTick+0xec>)
 800409a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800409e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80040a0:	4a1d      	ldr	r2, [pc, #116]	@ (8004118 <HAL_InitTick+0xec>)
 80040a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040a4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80040a6:	4b1c      	ldr	r3, [pc, #112]	@ (8004118 <HAL_InitTick+0xec>)
 80040a8:	2200      	movs	r2, #0
 80040aa:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80040ac:	4b1a      	ldr	r3, [pc, #104]	@ (8004118 <HAL_InitTick+0xec>)
 80040ae:	2200      	movs	r2, #0
 80040b0:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80040b2:	4b19      	ldr	r3, [pc, #100]	@ (8004118 <HAL_InitTick+0xec>)
 80040b4:	2200      	movs	r2, #0
 80040b6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80040b8:	4817      	ldr	r0, [pc, #92]	@ (8004118 <HAL_InitTick+0xec>)
 80040ba:	f002 fb31 	bl	8006720 <HAL_TIM_Base_Init>
 80040be:	4603      	mov	r3, r0
 80040c0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80040c4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d11b      	bne.n	8004104 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80040cc:	4812      	ldr	r0, [pc, #72]	@ (8004118 <HAL_InitTick+0xec>)
 80040ce:	f002 fb77 	bl	80067c0 <HAL_TIM_Base_Start_IT>
 80040d2:	4603      	mov	r3, r0
 80040d4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80040d8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d111      	bne.n	8004104 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80040e0:	2036      	movs	r0, #54	@ 0x36
 80040e2:	f000 f9ef 	bl	80044c4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2b0f      	cmp	r3, #15
 80040ea:	d808      	bhi.n	80040fe <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80040ec:	2200      	movs	r2, #0
 80040ee:	6879      	ldr	r1, [r7, #4]
 80040f0:	2036      	movs	r0, #54	@ 0x36
 80040f2:	f000 f9cb 	bl	800448c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80040f6:	4a0a      	ldr	r2, [pc, #40]	@ (8004120 <HAL_InitTick+0xf4>)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6013      	str	r3, [r2, #0]
 80040fc:	e002      	b.n	8004104 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
 8004100:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8004104:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8004108:	4618      	mov	r0, r3
 800410a:	3738      	adds	r7, #56	@ 0x38
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}
 8004110:	40023800 	.word	0x40023800
 8004114:	431bde83 	.word	0x431bde83
 8004118:	200015cc 	.word	0x200015cc
 800411c:	40001000 	.word	0x40001000
 8004120:	200000a8 	.word	0x200000a8

08004124 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004124:	b480      	push	{r7}
 8004126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004128:	bf00      	nop
 800412a:	e7fd      	b.n	8004128 <NMI_Handler+0x4>

0800412c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800412c:	b480      	push	{r7}
 800412e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004130:	bf00      	nop
 8004132:	e7fd      	b.n	8004130 <HardFault_Handler+0x4>

08004134 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004134:	b480      	push	{r7}
 8004136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004138:	bf00      	nop
 800413a:	e7fd      	b.n	8004138 <MemManage_Handler+0x4>

0800413c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800413c:	b480      	push	{r7}
 800413e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004140:	bf00      	nop
 8004142:	e7fd      	b.n	8004140 <BusFault_Handler+0x4>

08004144 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004144:	b480      	push	{r7}
 8004146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004148:	bf00      	nop
 800414a:	e7fd      	b.n	8004148 <UsageFault_Handler+0x4>

0800414c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800414c:	b480      	push	{r7}
 800414e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004150:	bf00      	nop
 8004152:	46bd      	mov	sp, r7
 8004154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004158:	4770      	bx	lr

0800415a <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800415a:	b580      	push	{r7, lr}
 800415c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENCODER_A_Pin);
 800415e:	2010      	movs	r0, #16
 8004160:	f000 fc38 	bl	80049d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8004164:	bf00      	nop
 8004166:	bd80      	pop	{r7, pc}

08004168 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENCODER_B_Pin);
 800416c:	2040      	movs	r0, #64	@ 0x40
 800416e:	f000 fc31 	bl	80049d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004172:	bf00      	nop
 8004174:	bd80      	pop	{r7, pc}
	...

08004178 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800417c:	4802      	ldr	r0, [pc, #8]	@ (8004188 <USART2_IRQHandler+0x10>)
 800417e:	f003 fc47 	bl	8007a10 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004182:	bf00      	nop
 8004184:	bd80      	pop	{r7, pc}
 8004186:	bf00      	nop
 8004188:	2000153c 	.word	0x2000153c

0800418c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004190:	4802      	ldr	r0, [pc, #8]	@ (800419c <TIM6_DAC_IRQHandler+0x10>)
 8004192:	f002 fc9d 	bl	8006ad0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004196:	bf00      	nop
 8004198:	bd80      	pop	{r7, pc}
 800419a:	bf00      	nop
 800419c:	200015cc 	.word	0x200015cc

080041a0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80041a4:	4802      	ldr	r0, [pc, #8]	@ (80041b0 <TIM7_IRQHandler+0x10>)
 80041a6:	f002 fc93 	bl	8006ad0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80041aa:	bf00      	nop
 80041ac:	bd80      	pop	{r7, pc}
 80041ae:	bf00      	nop
 80041b0:	200014f4 	.word	0x200014f4

080041b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b086      	sub	sp, #24
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80041bc:	4a14      	ldr	r2, [pc, #80]	@ (8004210 <_sbrk+0x5c>)
 80041be:	4b15      	ldr	r3, [pc, #84]	@ (8004214 <_sbrk+0x60>)
 80041c0:	1ad3      	subs	r3, r2, r3
 80041c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80041c8:	4b13      	ldr	r3, [pc, #76]	@ (8004218 <_sbrk+0x64>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d102      	bne.n	80041d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80041d0:	4b11      	ldr	r3, [pc, #68]	@ (8004218 <_sbrk+0x64>)
 80041d2:	4a12      	ldr	r2, [pc, #72]	@ (800421c <_sbrk+0x68>)
 80041d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80041d6:	4b10      	ldr	r3, [pc, #64]	@ (8004218 <_sbrk+0x64>)
 80041d8:	681a      	ldr	r2, [r3, #0]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	4413      	add	r3, r2
 80041de:	693a      	ldr	r2, [r7, #16]
 80041e0:	429a      	cmp	r2, r3
 80041e2:	d207      	bcs.n	80041f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80041e4:	f009 ff86 	bl	800e0f4 <__errno>
 80041e8:	4603      	mov	r3, r0
 80041ea:	220c      	movs	r2, #12
 80041ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80041ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80041f2:	e009      	b.n	8004208 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80041f4:	4b08      	ldr	r3, [pc, #32]	@ (8004218 <_sbrk+0x64>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80041fa:	4b07      	ldr	r3, [pc, #28]	@ (8004218 <_sbrk+0x64>)
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	4413      	add	r3, r2
 8004202:	4a05      	ldr	r2, [pc, #20]	@ (8004218 <_sbrk+0x64>)
 8004204:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004206:	68fb      	ldr	r3, [r7, #12]
}
 8004208:	4618      	mov	r0, r3
 800420a:	3718      	adds	r7, #24
 800420c:	46bd      	mov	sp, r7
 800420e:	bd80      	pop	{r7, pc}
 8004210:	20020000 	.word	0x20020000
 8004214:	00000400 	.word	0x00000400
 8004218:	20001614 	.word	0x20001614
 800421c:	2001bf88 	.word	0x2001bf88

08004220 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004220:	b480      	push	{r7}
 8004222:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004224:	4b06      	ldr	r3, [pc, #24]	@ (8004240 <SystemInit+0x20>)
 8004226:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800422a:	4a05      	ldr	r2, [pc, #20]	@ (8004240 <SystemInit+0x20>)
 800422c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004230:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004234:	bf00      	nop
 8004236:	46bd      	mov	sp, r7
 8004238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423c:	4770      	bx	lr
 800423e:	bf00      	nop
 8004240:	e000ed00 	.word	0xe000ed00

08004244 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004244:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800427c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004248:	f7ff ffea 	bl	8004220 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800424c:	480c      	ldr	r0, [pc, #48]	@ (8004280 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800424e:	490d      	ldr	r1, [pc, #52]	@ (8004284 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004250:	4a0d      	ldr	r2, [pc, #52]	@ (8004288 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004252:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004254:	e002      	b.n	800425c <LoopCopyDataInit>

08004256 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004256:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004258:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800425a:	3304      	adds	r3, #4

0800425c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800425c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800425e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004260:	d3f9      	bcc.n	8004256 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004262:	4a0a      	ldr	r2, [pc, #40]	@ (800428c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004264:	4c0a      	ldr	r4, [pc, #40]	@ (8004290 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004266:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004268:	e001      	b.n	800426e <LoopFillZerobss>

0800426a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800426a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800426c:	3204      	adds	r2, #4

0800426e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800426e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004270:	d3fb      	bcc.n	800426a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004272:	f009 ff45 	bl	800e100 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004276:	f7fe ff3f 	bl	80030f8 <main>
  bx  lr    
 800427a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800427c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004280:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004284:	20000118 	.word	0x20000118
  ldr r2, =_sidata
 8004288:	0800fcd0 	.word	0x0800fcd0
  ldr r2, =_sbss
 800428c:	20000118 	.word	0x20000118
  ldr r4, =_ebss
 8004290:	2001bf84 	.word	0x2001bf84

08004294 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004294:	e7fe      	b.n	8004294 <ADC_IRQHandler>
	...

08004298 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800429c:	4b0e      	ldr	r3, [pc, #56]	@ (80042d8 <HAL_Init+0x40>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a0d      	ldr	r2, [pc, #52]	@ (80042d8 <HAL_Init+0x40>)
 80042a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80042a6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80042a8:	4b0b      	ldr	r3, [pc, #44]	@ (80042d8 <HAL_Init+0x40>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a0a      	ldr	r2, [pc, #40]	@ (80042d8 <HAL_Init+0x40>)
 80042ae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80042b2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80042b4:	4b08      	ldr	r3, [pc, #32]	@ (80042d8 <HAL_Init+0x40>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a07      	ldr	r2, [pc, #28]	@ (80042d8 <HAL_Init+0x40>)
 80042ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80042c0:	2003      	movs	r0, #3
 80042c2:	f000 f8d8 	bl	8004476 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80042c6:	200f      	movs	r0, #15
 80042c8:	f7ff feb0 	bl	800402c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80042cc:	f7ff fd02 	bl	8003cd4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80042d0:	2300      	movs	r3, #0
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	bd80      	pop	{r7, pc}
 80042d6:	bf00      	nop
 80042d8:	40023c00 	.word	0x40023c00

080042dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80042dc:	b480      	push	{r7}
 80042de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80042e0:	4b06      	ldr	r3, [pc, #24]	@ (80042fc <HAL_IncTick+0x20>)
 80042e2:	781b      	ldrb	r3, [r3, #0]
 80042e4:	461a      	mov	r2, r3
 80042e6:	4b06      	ldr	r3, [pc, #24]	@ (8004300 <HAL_IncTick+0x24>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4413      	add	r3, r2
 80042ec:	4a04      	ldr	r2, [pc, #16]	@ (8004300 <HAL_IncTick+0x24>)
 80042ee:	6013      	str	r3, [r2, #0]
}
 80042f0:	bf00      	nop
 80042f2:	46bd      	mov	sp, r7
 80042f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f8:	4770      	bx	lr
 80042fa:	bf00      	nop
 80042fc:	200000ac 	.word	0x200000ac
 8004300:	20001618 	.word	0x20001618

08004304 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004304:	b480      	push	{r7}
 8004306:	af00      	add	r7, sp, #0
  return uwTick;
 8004308:	4b03      	ldr	r3, [pc, #12]	@ (8004318 <HAL_GetTick+0x14>)
 800430a:	681b      	ldr	r3, [r3, #0]
}
 800430c:	4618      	mov	r0, r3
 800430e:	46bd      	mov	sp, r7
 8004310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004314:	4770      	bx	lr
 8004316:	bf00      	nop
 8004318:	20001618 	.word	0x20001618

0800431c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800431c:	b480      	push	{r7}
 800431e:	b085      	sub	sp, #20
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	f003 0307 	and.w	r3, r3, #7
 800432a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800432c:	4b0c      	ldr	r3, [pc, #48]	@ (8004360 <__NVIC_SetPriorityGrouping+0x44>)
 800432e:	68db      	ldr	r3, [r3, #12]
 8004330:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004332:	68ba      	ldr	r2, [r7, #8]
 8004334:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004338:	4013      	ands	r3, r2
 800433a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004344:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004348:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800434c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800434e:	4a04      	ldr	r2, [pc, #16]	@ (8004360 <__NVIC_SetPriorityGrouping+0x44>)
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	60d3      	str	r3, [r2, #12]
}
 8004354:	bf00      	nop
 8004356:	3714      	adds	r7, #20
 8004358:	46bd      	mov	sp, r7
 800435a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435e:	4770      	bx	lr
 8004360:	e000ed00 	.word	0xe000ed00

08004364 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004364:	b480      	push	{r7}
 8004366:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004368:	4b04      	ldr	r3, [pc, #16]	@ (800437c <__NVIC_GetPriorityGrouping+0x18>)
 800436a:	68db      	ldr	r3, [r3, #12]
 800436c:	0a1b      	lsrs	r3, r3, #8
 800436e:	f003 0307 	and.w	r3, r3, #7
}
 8004372:	4618      	mov	r0, r3
 8004374:	46bd      	mov	sp, r7
 8004376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437a:	4770      	bx	lr
 800437c:	e000ed00 	.word	0xe000ed00

08004380 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004380:	b480      	push	{r7}
 8004382:	b083      	sub	sp, #12
 8004384:	af00      	add	r7, sp, #0
 8004386:	4603      	mov	r3, r0
 8004388:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800438a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800438e:	2b00      	cmp	r3, #0
 8004390:	db0b      	blt.n	80043aa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004392:	79fb      	ldrb	r3, [r7, #7]
 8004394:	f003 021f 	and.w	r2, r3, #31
 8004398:	4907      	ldr	r1, [pc, #28]	@ (80043b8 <__NVIC_EnableIRQ+0x38>)
 800439a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800439e:	095b      	lsrs	r3, r3, #5
 80043a0:	2001      	movs	r0, #1
 80043a2:	fa00 f202 	lsl.w	r2, r0, r2
 80043a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80043aa:	bf00      	nop
 80043ac:	370c      	adds	r7, #12
 80043ae:	46bd      	mov	sp, r7
 80043b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b4:	4770      	bx	lr
 80043b6:	bf00      	nop
 80043b8:	e000e100 	.word	0xe000e100

080043bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80043bc:	b480      	push	{r7}
 80043be:	b083      	sub	sp, #12
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	4603      	mov	r3, r0
 80043c4:	6039      	str	r1, [r7, #0]
 80043c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	db0a      	blt.n	80043e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	b2da      	uxtb	r2, r3
 80043d4:	490c      	ldr	r1, [pc, #48]	@ (8004408 <__NVIC_SetPriority+0x4c>)
 80043d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043da:	0112      	lsls	r2, r2, #4
 80043dc:	b2d2      	uxtb	r2, r2
 80043de:	440b      	add	r3, r1
 80043e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80043e4:	e00a      	b.n	80043fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	b2da      	uxtb	r2, r3
 80043ea:	4908      	ldr	r1, [pc, #32]	@ (800440c <__NVIC_SetPriority+0x50>)
 80043ec:	79fb      	ldrb	r3, [r7, #7]
 80043ee:	f003 030f 	and.w	r3, r3, #15
 80043f2:	3b04      	subs	r3, #4
 80043f4:	0112      	lsls	r2, r2, #4
 80043f6:	b2d2      	uxtb	r2, r2
 80043f8:	440b      	add	r3, r1
 80043fa:	761a      	strb	r2, [r3, #24]
}
 80043fc:	bf00      	nop
 80043fe:	370c      	adds	r7, #12
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr
 8004408:	e000e100 	.word	0xe000e100
 800440c:	e000ed00 	.word	0xe000ed00

08004410 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004410:	b480      	push	{r7}
 8004412:	b089      	sub	sp, #36	@ 0x24
 8004414:	af00      	add	r7, sp, #0
 8004416:	60f8      	str	r0, [r7, #12]
 8004418:	60b9      	str	r1, [r7, #8]
 800441a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	f003 0307 	and.w	r3, r3, #7
 8004422:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004424:	69fb      	ldr	r3, [r7, #28]
 8004426:	f1c3 0307 	rsb	r3, r3, #7
 800442a:	2b04      	cmp	r3, #4
 800442c:	bf28      	it	cs
 800442e:	2304      	movcs	r3, #4
 8004430:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004432:	69fb      	ldr	r3, [r7, #28]
 8004434:	3304      	adds	r3, #4
 8004436:	2b06      	cmp	r3, #6
 8004438:	d902      	bls.n	8004440 <NVIC_EncodePriority+0x30>
 800443a:	69fb      	ldr	r3, [r7, #28]
 800443c:	3b03      	subs	r3, #3
 800443e:	e000      	b.n	8004442 <NVIC_EncodePriority+0x32>
 8004440:	2300      	movs	r3, #0
 8004442:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004444:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004448:	69bb      	ldr	r3, [r7, #24]
 800444a:	fa02 f303 	lsl.w	r3, r2, r3
 800444e:	43da      	mvns	r2, r3
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	401a      	ands	r2, r3
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004458:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	fa01 f303 	lsl.w	r3, r1, r3
 8004462:	43d9      	mvns	r1, r3
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004468:	4313      	orrs	r3, r2
         );
}
 800446a:	4618      	mov	r0, r3
 800446c:	3724      	adds	r7, #36	@ 0x24
 800446e:	46bd      	mov	sp, r7
 8004470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004474:	4770      	bx	lr

08004476 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004476:	b580      	push	{r7, lr}
 8004478:	b082      	sub	sp, #8
 800447a:	af00      	add	r7, sp, #0
 800447c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f7ff ff4c 	bl	800431c <__NVIC_SetPriorityGrouping>
}
 8004484:	bf00      	nop
 8004486:	3708      	adds	r7, #8
 8004488:	46bd      	mov	sp, r7
 800448a:	bd80      	pop	{r7, pc}

0800448c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800448c:	b580      	push	{r7, lr}
 800448e:	b086      	sub	sp, #24
 8004490:	af00      	add	r7, sp, #0
 8004492:	4603      	mov	r3, r0
 8004494:	60b9      	str	r1, [r7, #8]
 8004496:	607a      	str	r2, [r7, #4]
 8004498:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800449a:	2300      	movs	r3, #0
 800449c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800449e:	f7ff ff61 	bl	8004364 <__NVIC_GetPriorityGrouping>
 80044a2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80044a4:	687a      	ldr	r2, [r7, #4]
 80044a6:	68b9      	ldr	r1, [r7, #8]
 80044a8:	6978      	ldr	r0, [r7, #20]
 80044aa:	f7ff ffb1 	bl	8004410 <NVIC_EncodePriority>
 80044ae:	4602      	mov	r2, r0
 80044b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044b4:	4611      	mov	r1, r2
 80044b6:	4618      	mov	r0, r3
 80044b8:	f7ff ff80 	bl	80043bc <__NVIC_SetPriority>
}
 80044bc:	bf00      	nop
 80044be:	3718      	adds	r7, #24
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bd80      	pop	{r7, pc}

080044c4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b082      	sub	sp, #8
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	4603      	mov	r3, r0
 80044cc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80044ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044d2:	4618      	mov	r0, r3
 80044d4:	f7ff ff54 	bl	8004380 <__NVIC_EnableIRQ>
}
 80044d8:	bf00      	nop
 80044da:	3708      	adds	r7, #8
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}

080044e0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b084      	sub	sp, #16
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044ec:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80044ee:	f7ff ff09 	bl	8004304 <HAL_GetTick>
 80044f2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80044fa:	b2db      	uxtb	r3, r3
 80044fc:	2b02      	cmp	r3, #2
 80044fe:	d008      	beq.n	8004512 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2280      	movs	r2, #128	@ 0x80
 8004504:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2200      	movs	r2, #0
 800450a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800450e:	2301      	movs	r3, #1
 8004510:	e052      	b.n	80045b8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f022 0216 	bic.w	r2, r2, #22
 8004520:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	695a      	ldr	r2, [r3, #20]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004530:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004536:	2b00      	cmp	r3, #0
 8004538:	d103      	bne.n	8004542 <HAL_DMA_Abort+0x62>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800453e:	2b00      	cmp	r3, #0
 8004540:	d007      	beq.n	8004552 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f022 0208 	bic.w	r2, r2, #8
 8004550:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	681a      	ldr	r2, [r3, #0]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f022 0201 	bic.w	r2, r2, #1
 8004560:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004562:	e013      	b.n	800458c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004564:	f7ff fece 	bl	8004304 <HAL_GetTick>
 8004568:	4602      	mov	r2, r0
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	1ad3      	subs	r3, r2, r3
 800456e:	2b05      	cmp	r3, #5
 8004570:	d90c      	bls.n	800458c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2220      	movs	r2, #32
 8004576:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2203      	movs	r2, #3
 800457c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2200      	movs	r2, #0
 8004584:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004588:	2303      	movs	r3, #3
 800458a:	e015      	b.n	80045b8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f003 0301 	and.w	r3, r3, #1
 8004596:	2b00      	cmp	r3, #0
 8004598:	d1e4      	bne.n	8004564 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800459e:	223f      	movs	r2, #63	@ 0x3f
 80045a0:	409a      	lsls	r2, r3
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2201      	movs	r2, #1
 80045aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2200      	movs	r2, #0
 80045b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80045b6:	2300      	movs	r3, #0
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	3710      	adds	r7, #16
 80045bc:	46bd      	mov	sp, r7
 80045be:	bd80      	pop	{r7, pc}

080045c0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b083      	sub	sp, #12
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80045ce:	b2db      	uxtb	r3, r3
 80045d0:	2b02      	cmp	r3, #2
 80045d2:	d004      	beq.n	80045de <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2280      	movs	r2, #128	@ 0x80
 80045d8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e00c      	b.n	80045f8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2205      	movs	r2, #5
 80045e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f022 0201 	bic.w	r2, r2, #1
 80045f4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80045f6:	2300      	movs	r3, #0
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	370c      	adds	r7, #12
 80045fc:	46bd      	mov	sp, r7
 80045fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004602:	4770      	bx	lr

08004604 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004604:	b480      	push	{r7}
 8004606:	b089      	sub	sp, #36	@ 0x24
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
 800460c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800460e:	2300      	movs	r3, #0
 8004610:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004612:	2300      	movs	r3, #0
 8004614:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004616:	2300      	movs	r3, #0
 8004618:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800461a:	2300      	movs	r3, #0
 800461c:	61fb      	str	r3, [r7, #28]
 800461e:	e16b      	b.n	80048f8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004620:	2201      	movs	r2, #1
 8004622:	69fb      	ldr	r3, [r7, #28]
 8004624:	fa02 f303 	lsl.w	r3, r2, r3
 8004628:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	697a      	ldr	r2, [r7, #20]
 8004630:	4013      	ands	r3, r2
 8004632:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004634:	693a      	ldr	r2, [r7, #16]
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	429a      	cmp	r2, r3
 800463a:	f040 815a 	bne.w	80048f2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	f003 0303 	and.w	r3, r3, #3
 8004646:	2b01      	cmp	r3, #1
 8004648:	d005      	beq.n	8004656 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004652:	2b02      	cmp	r3, #2
 8004654:	d130      	bne.n	80046b8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800465c:	69fb      	ldr	r3, [r7, #28]
 800465e:	005b      	lsls	r3, r3, #1
 8004660:	2203      	movs	r2, #3
 8004662:	fa02 f303 	lsl.w	r3, r2, r3
 8004666:	43db      	mvns	r3, r3
 8004668:	69ba      	ldr	r2, [r7, #24]
 800466a:	4013      	ands	r3, r2
 800466c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	68da      	ldr	r2, [r3, #12]
 8004672:	69fb      	ldr	r3, [r7, #28]
 8004674:	005b      	lsls	r3, r3, #1
 8004676:	fa02 f303 	lsl.w	r3, r2, r3
 800467a:	69ba      	ldr	r2, [r7, #24]
 800467c:	4313      	orrs	r3, r2
 800467e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	69ba      	ldr	r2, [r7, #24]
 8004684:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800468c:	2201      	movs	r2, #1
 800468e:	69fb      	ldr	r3, [r7, #28]
 8004690:	fa02 f303 	lsl.w	r3, r2, r3
 8004694:	43db      	mvns	r3, r3
 8004696:	69ba      	ldr	r2, [r7, #24]
 8004698:	4013      	ands	r3, r2
 800469a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	091b      	lsrs	r3, r3, #4
 80046a2:	f003 0201 	and.w	r2, r3, #1
 80046a6:	69fb      	ldr	r3, [r7, #28]
 80046a8:	fa02 f303 	lsl.w	r3, r2, r3
 80046ac:	69ba      	ldr	r2, [r7, #24]
 80046ae:	4313      	orrs	r3, r2
 80046b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	69ba      	ldr	r2, [r7, #24]
 80046b6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	f003 0303 	and.w	r3, r3, #3
 80046c0:	2b03      	cmp	r3, #3
 80046c2:	d017      	beq.n	80046f4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	68db      	ldr	r3, [r3, #12]
 80046c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	005b      	lsls	r3, r3, #1
 80046ce:	2203      	movs	r2, #3
 80046d0:	fa02 f303 	lsl.w	r3, r2, r3
 80046d4:	43db      	mvns	r3, r3
 80046d6:	69ba      	ldr	r2, [r7, #24]
 80046d8:	4013      	ands	r3, r2
 80046da:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	689a      	ldr	r2, [r3, #8]
 80046e0:	69fb      	ldr	r3, [r7, #28]
 80046e2:	005b      	lsls	r3, r3, #1
 80046e4:	fa02 f303 	lsl.w	r3, r2, r3
 80046e8:	69ba      	ldr	r2, [r7, #24]
 80046ea:	4313      	orrs	r3, r2
 80046ec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	69ba      	ldr	r2, [r7, #24]
 80046f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	f003 0303 	and.w	r3, r3, #3
 80046fc:	2b02      	cmp	r3, #2
 80046fe:	d123      	bne.n	8004748 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004700:	69fb      	ldr	r3, [r7, #28]
 8004702:	08da      	lsrs	r2, r3, #3
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	3208      	adds	r2, #8
 8004708:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800470c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800470e:	69fb      	ldr	r3, [r7, #28]
 8004710:	f003 0307 	and.w	r3, r3, #7
 8004714:	009b      	lsls	r3, r3, #2
 8004716:	220f      	movs	r2, #15
 8004718:	fa02 f303 	lsl.w	r3, r2, r3
 800471c:	43db      	mvns	r3, r3
 800471e:	69ba      	ldr	r2, [r7, #24]
 8004720:	4013      	ands	r3, r2
 8004722:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	691a      	ldr	r2, [r3, #16]
 8004728:	69fb      	ldr	r3, [r7, #28]
 800472a:	f003 0307 	and.w	r3, r3, #7
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	fa02 f303 	lsl.w	r3, r2, r3
 8004734:	69ba      	ldr	r2, [r7, #24]
 8004736:	4313      	orrs	r3, r2
 8004738:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800473a:	69fb      	ldr	r3, [r7, #28]
 800473c:	08da      	lsrs	r2, r3, #3
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	3208      	adds	r2, #8
 8004742:	69b9      	ldr	r1, [r7, #24]
 8004744:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800474e:	69fb      	ldr	r3, [r7, #28]
 8004750:	005b      	lsls	r3, r3, #1
 8004752:	2203      	movs	r2, #3
 8004754:	fa02 f303 	lsl.w	r3, r2, r3
 8004758:	43db      	mvns	r3, r3
 800475a:	69ba      	ldr	r2, [r7, #24]
 800475c:	4013      	ands	r3, r2
 800475e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	f003 0203 	and.w	r2, r3, #3
 8004768:	69fb      	ldr	r3, [r7, #28]
 800476a:	005b      	lsls	r3, r3, #1
 800476c:	fa02 f303 	lsl.w	r3, r2, r3
 8004770:	69ba      	ldr	r2, [r7, #24]
 8004772:	4313      	orrs	r3, r2
 8004774:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	69ba      	ldr	r2, [r7, #24]
 800477a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004784:	2b00      	cmp	r3, #0
 8004786:	f000 80b4 	beq.w	80048f2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800478a:	2300      	movs	r3, #0
 800478c:	60fb      	str	r3, [r7, #12]
 800478e:	4b60      	ldr	r3, [pc, #384]	@ (8004910 <HAL_GPIO_Init+0x30c>)
 8004790:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004792:	4a5f      	ldr	r2, [pc, #380]	@ (8004910 <HAL_GPIO_Init+0x30c>)
 8004794:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004798:	6453      	str	r3, [r2, #68]	@ 0x44
 800479a:	4b5d      	ldr	r3, [pc, #372]	@ (8004910 <HAL_GPIO_Init+0x30c>)
 800479c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800479e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047a2:	60fb      	str	r3, [r7, #12]
 80047a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80047a6:	4a5b      	ldr	r2, [pc, #364]	@ (8004914 <HAL_GPIO_Init+0x310>)
 80047a8:	69fb      	ldr	r3, [r7, #28]
 80047aa:	089b      	lsrs	r3, r3, #2
 80047ac:	3302      	adds	r3, #2
 80047ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80047b4:	69fb      	ldr	r3, [r7, #28]
 80047b6:	f003 0303 	and.w	r3, r3, #3
 80047ba:	009b      	lsls	r3, r3, #2
 80047bc:	220f      	movs	r2, #15
 80047be:	fa02 f303 	lsl.w	r3, r2, r3
 80047c2:	43db      	mvns	r3, r3
 80047c4:	69ba      	ldr	r2, [r7, #24]
 80047c6:	4013      	ands	r3, r2
 80047c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	4a52      	ldr	r2, [pc, #328]	@ (8004918 <HAL_GPIO_Init+0x314>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d02b      	beq.n	800482a <HAL_GPIO_Init+0x226>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	4a51      	ldr	r2, [pc, #324]	@ (800491c <HAL_GPIO_Init+0x318>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d025      	beq.n	8004826 <HAL_GPIO_Init+0x222>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	4a50      	ldr	r2, [pc, #320]	@ (8004920 <HAL_GPIO_Init+0x31c>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d01f      	beq.n	8004822 <HAL_GPIO_Init+0x21e>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	4a4f      	ldr	r2, [pc, #316]	@ (8004924 <HAL_GPIO_Init+0x320>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d019      	beq.n	800481e <HAL_GPIO_Init+0x21a>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	4a4e      	ldr	r2, [pc, #312]	@ (8004928 <HAL_GPIO_Init+0x324>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d013      	beq.n	800481a <HAL_GPIO_Init+0x216>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	4a4d      	ldr	r2, [pc, #308]	@ (800492c <HAL_GPIO_Init+0x328>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d00d      	beq.n	8004816 <HAL_GPIO_Init+0x212>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	4a4c      	ldr	r2, [pc, #304]	@ (8004930 <HAL_GPIO_Init+0x32c>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d007      	beq.n	8004812 <HAL_GPIO_Init+0x20e>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	4a4b      	ldr	r2, [pc, #300]	@ (8004934 <HAL_GPIO_Init+0x330>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d101      	bne.n	800480e <HAL_GPIO_Init+0x20a>
 800480a:	2307      	movs	r3, #7
 800480c:	e00e      	b.n	800482c <HAL_GPIO_Init+0x228>
 800480e:	2308      	movs	r3, #8
 8004810:	e00c      	b.n	800482c <HAL_GPIO_Init+0x228>
 8004812:	2306      	movs	r3, #6
 8004814:	e00a      	b.n	800482c <HAL_GPIO_Init+0x228>
 8004816:	2305      	movs	r3, #5
 8004818:	e008      	b.n	800482c <HAL_GPIO_Init+0x228>
 800481a:	2304      	movs	r3, #4
 800481c:	e006      	b.n	800482c <HAL_GPIO_Init+0x228>
 800481e:	2303      	movs	r3, #3
 8004820:	e004      	b.n	800482c <HAL_GPIO_Init+0x228>
 8004822:	2302      	movs	r3, #2
 8004824:	e002      	b.n	800482c <HAL_GPIO_Init+0x228>
 8004826:	2301      	movs	r3, #1
 8004828:	e000      	b.n	800482c <HAL_GPIO_Init+0x228>
 800482a:	2300      	movs	r3, #0
 800482c:	69fa      	ldr	r2, [r7, #28]
 800482e:	f002 0203 	and.w	r2, r2, #3
 8004832:	0092      	lsls	r2, r2, #2
 8004834:	4093      	lsls	r3, r2
 8004836:	69ba      	ldr	r2, [r7, #24]
 8004838:	4313      	orrs	r3, r2
 800483a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800483c:	4935      	ldr	r1, [pc, #212]	@ (8004914 <HAL_GPIO_Init+0x310>)
 800483e:	69fb      	ldr	r3, [r7, #28]
 8004840:	089b      	lsrs	r3, r3, #2
 8004842:	3302      	adds	r3, #2
 8004844:	69ba      	ldr	r2, [r7, #24]
 8004846:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800484a:	4b3b      	ldr	r3, [pc, #236]	@ (8004938 <HAL_GPIO_Init+0x334>)
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	43db      	mvns	r3, r3
 8004854:	69ba      	ldr	r2, [r7, #24]
 8004856:	4013      	ands	r3, r2
 8004858:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004862:	2b00      	cmp	r3, #0
 8004864:	d003      	beq.n	800486e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004866:	69ba      	ldr	r2, [r7, #24]
 8004868:	693b      	ldr	r3, [r7, #16]
 800486a:	4313      	orrs	r3, r2
 800486c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800486e:	4a32      	ldr	r2, [pc, #200]	@ (8004938 <HAL_GPIO_Init+0x334>)
 8004870:	69bb      	ldr	r3, [r7, #24]
 8004872:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004874:	4b30      	ldr	r3, [pc, #192]	@ (8004938 <HAL_GPIO_Init+0x334>)
 8004876:	68db      	ldr	r3, [r3, #12]
 8004878:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	43db      	mvns	r3, r3
 800487e:	69ba      	ldr	r2, [r7, #24]
 8004880:	4013      	ands	r3, r2
 8004882:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800488c:	2b00      	cmp	r3, #0
 800488e:	d003      	beq.n	8004898 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004890:	69ba      	ldr	r2, [r7, #24]
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	4313      	orrs	r3, r2
 8004896:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004898:	4a27      	ldr	r2, [pc, #156]	@ (8004938 <HAL_GPIO_Init+0x334>)
 800489a:	69bb      	ldr	r3, [r7, #24]
 800489c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800489e:	4b26      	ldr	r3, [pc, #152]	@ (8004938 <HAL_GPIO_Init+0x334>)
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	43db      	mvns	r3, r3
 80048a8:	69ba      	ldr	r2, [r7, #24]
 80048aa:	4013      	ands	r3, r2
 80048ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d003      	beq.n	80048c2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80048ba:	69ba      	ldr	r2, [r7, #24]
 80048bc:	693b      	ldr	r3, [r7, #16]
 80048be:	4313      	orrs	r3, r2
 80048c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80048c2:	4a1d      	ldr	r2, [pc, #116]	@ (8004938 <HAL_GPIO_Init+0x334>)
 80048c4:	69bb      	ldr	r3, [r7, #24]
 80048c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80048c8:	4b1b      	ldr	r3, [pc, #108]	@ (8004938 <HAL_GPIO_Init+0x334>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	43db      	mvns	r3, r3
 80048d2:	69ba      	ldr	r2, [r7, #24]
 80048d4:	4013      	ands	r3, r2
 80048d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d003      	beq.n	80048ec <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80048e4:	69ba      	ldr	r2, [r7, #24]
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	4313      	orrs	r3, r2
 80048ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80048ec:	4a12      	ldr	r2, [pc, #72]	@ (8004938 <HAL_GPIO_Init+0x334>)
 80048ee:	69bb      	ldr	r3, [r7, #24]
 80048f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80048f2:	69fb      	ldr	r3, [r7, #28]
 80048f4:	3301      	adds	r3, #1
 80048f6:	61fb      	str	r3, [r7, #28]
 80048f8:	69fb      	ldr	r3, [r7, #28]
 80048fa:	2b0f      	cmp	r3, #15
 80048fc:	f67f ae90 	bls.w	8004620 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004900:	bf00      	nop
 8004902:	bf00      	nop
 8004904:	3724      	adds	r7, #36	@ 0x24
 8004906:	46bd      	mov	sp, r7
 8004908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490c:	4770      	bx	lr
 800490e:	bf00      	nop
 8004910:	40023800 	.word	0x40023800
 8004914:	40013800 	.word	0x40013800
 8004918:	40020000 	.word	0x40020000
 800491c:	40020400 	.word	0x40020400
 8004920:	40020800 	.word	0x40020800
 8004924:	40020c00 	.word	0x40020c00
 8004928:	40021000 	.word	0x40021000
 800492c:	40021400 	.word	0x40021400
 8004930:	40021800 	.word	0x40021800
 8004934:	40021c00 	.word	0x40021c00
 8004938:	40013c00 	.word	0x40013c00

0800493c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800493c:	b480      	push	{r7}
 800493e:	b085      	sub	sp, #20
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
 8004944:	460b      	mov	r3, r1
 8004946:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	691a      	ldr	r2, [r3, #16]
 800494c:	887b      	ldrh	r3, [r7, #2]
 800494e:	4013      	ands	r3, r2
 8004950:	2b00      	cmp	r3, #0
 8004952:	d002      	beq.n	800495a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004954:	2301      	movs	r3, #1
 8004956:	73fb      	strb	r3, [r7, #15]
 8004958:	e001      	b.n	800495e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800495a:	2300      	movs	r3, #0
 800495c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800495e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004960:	4618      	mov	r0, r3
 8004962:	3714      	adds	r7, #20
 8004964:	46bd      	mov	sp, r7
 8004966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496a:	4770      	bx	lr

0800496c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800496c:	b480      	push	{r7}
 800496e:	b083      	sub	sp, #12
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
 8004974:	460b      	mov	r3, r1
 8004976:	807b      	strh	r3, [r7, #2]
 8004978:	4613      	mov	r3, r2
 800497a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800497c:	787b      	ldrb	r3, [r7, #1]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d003      	beq.n	800498a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004982:	887a      	ldrh	r2, [r7, #2]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004988:	e003      	b.n	8004992 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800498a:	887b      	ldrh	r3, [r7, #2]
 800498c:	041a      	lsls	r2, r3, #16
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	619a      	str	r2, [r3, #24]
}
 8004992:	bf00      	nop
 8004994:	370c      	adds	r7, #12
 8004996:	46bd      	mov	sp, r7
 8004998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499c:	4770      	bx	lr

0800499e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800499e:	b480      	push	{r7}
 80049a0:	b085      	sub	sp, #20
 80049a2:	af00      	add	r7, sp, #0
 80049a4:	6078      	str	r0, [r7, #4]
 80049a6:	460b      	mov	r3, r1
 80049a8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	695b      	ldr	r3, [r3, #20]
 80049ae:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80049b0:	887a      	ldrh	r2, [r7, #2]
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	4013      	ands	r3, r2
 80049b6:	041a      	lsls	r2, r3, #16
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	43d9      	mvns	r1, r3
 80049bc:	887b      	ldrh	r3, [r7, #2]
 80049be:	400b      	ands	r3, r1
 80049c0:	431a      	orrs	r2, r3
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	619a      	str	r2, [r3, #24]
}
 80049c6:	bf00      	nop
 80049c8:	3714      	adds	r7, #20
 80049ca:	46bd      	mov	sp, r7
 80049cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d0:	4770      	bx	lr
	...

080049d4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b082      	sub	sp, #8
 80049d8:	af00      	add	r7, sp, #0
 80049da:	4603      	mov	r3, r0
 80049dc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80049de:	4b08      	ldr	r3, [pc, #32]	@ (8004a00 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80049e0:	695a      	ldr	r2, [r3, #20]
 80049e2:	88fb      	ldrh	r3, [r7, #6]
 80049e4:	4013      	ands	r3, r2
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d006      	beq.n	80049f8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80049ea:	4a05      	ldr	r2, [pc, #20]	@ (8004a00 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80049ec:	88fb      	ldrh	r3, [r7, #6]
 80049ee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80049f0:	88fb      	ldrh	r3, [r7, #6]
 80049f2:	4618      	mov	r0, r3
 80049f4:	f7ff f934 	bl	8003c60 <HAL_GPIO_EXTI_Callback>
  }
}
 80049f8:	bf00      	nop
 80049fa:	3708      	adds	r7, #8
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bd80      	pop	{r7, pc}
 8004a00:	40013c00 	.word	0x40013c00

08004a04 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b086      	sub	sp, #24
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d101      	bne.n	8004a16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	e267      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f003 0301 	and.w	r3, r3, #1
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d075      	beq.n	8004b0e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004a22:	4b88      	ldr	r3, [pc, #544]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	f003 030c 	and.w	r3, r3, #12
 8004a2a:	2b04      	cmp	r3, #4
 8004a2c:	d00c      	beq.n	8004a48 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a2e:	4b85      	ldr	r3, [pc, #532]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004a30:	689b      	ldr	r3, [r3, #8]
 8004a32:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004a36:	2b08      	cmp	r3, #8
 8004a38:	d112      	bne.n	8004a60 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a3a:	4b82      	ldr	r3, [pc, #520]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a42:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a46:	d10b      	bne.n	8004a60 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a48:	4b7e      	ldr	r3, [pc, #504]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d05b      	beq.n	8004b0c <HAL_RCC_OscConfig+0x108>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d157      	bne.n	8004b0c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	e242      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a68:	d106      	bne.n	8004a78 <HAL_RCC_OscConfig+0x74>
 8004a6a:	4b76      	ldr	r3, [pc, #472]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a75      	ldr	r2, [pc, #468]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004a70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a74:	6013      	str	r3, [r2, #0]
 8004a76:	e01d      	b.n	8004ab4 <HAL_RCC_OscConfig+0xb0>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004a80:	d10c      	bne.n	8004a9c <HAL_RCC_OscConfig+0x98>
 8004a82:	4b70      	ldr	r3, [pc, #448]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a6f      	ldr	r2, [pc, #444]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004a88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004a8c:	6013      	str	r3, [r2, #0]
 8004a8e:	4b6d      	ldr	r3, [pc, #436]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a6c      	ldr	r2, [pc, #432]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004a94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a98:	6013      	str	r3, [r2, #0]
 8004a9a:	e00b      	b.n	8004ab4 <HAL_RCC_OscConfig+0xb0>
 8004a9c:	4b69      	ldr	r3, [pc, #420]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4a68      	ldr	r2, [pc, #416]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004aa2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004aa6:	6013      	str	r3, [r2, #0]
 8004aa8:	4b66      	ldr	r3, [pc, #408]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a65      	ldr	r2, [pc, #404]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004aae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004ab2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d013      	beq.n	8004ae4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004abc:	f7ff fc22 	bl	8004304 <HAL_GetTick>
 8004ac0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ac2:	e008      	b.n	8004ad6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ac4:	f7ff fc1e 	bl	8004304 <HAL_GetTick>
 8004ac8:	4602      	mov	r2, r0
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	1ad3      	subs	r3, r2, r3
 8004ace:	2b64      	cmp	r3, #100	@ 0x64
 8004ad0:	d901      	bls.n	8004ad6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004ad2:	2303      	movs	r3, #3
 8004ad4:	e207      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ad6:	4b5b      	ldr	r3, [pc, #364]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d0f0      	beq.n	8004ac4 <HAL_RCC_OscConfig+0xc0>
 8004ae2:	e014      	b.n	8004b0e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ae4:	f7ff fc0e 	bl	8004304 <HAL_GetTick>
 8004ae8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004aea:	e008      	b.n	8004afe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004aec:	f7ff fc0a 	bl	8004304 <HAL_GetTick>
 8004af0:	4602      	mov	r2, r0
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	1ad3      	subs	r3, r2, r3
 8004af6:	2b64      	cmp	r3, #100	@ 0x64
 8004af8:	d901      	bls.n	8004afe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004afa:	2303      	movs	r3, #3
 8004afc:	e1f3      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004afe:	4b51      	ldr	r3, [pc, #324]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d1f0      	bne.n	8004aec <HAL_RCC_OscConfig+0xe8>
 8004b0a:	e000      	b.n	8004b0e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f003 0302 	and.w	r3, r3, #2
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d063      	beq.n	8004be2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004b1a:	4b4a      	ldr	r3, [pc, #296]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004b1c:	689b      	ldr	r3, [r3, #8]
 8004b1e:	f003 030c 	and.w	r3, r3, #12
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d00b      	beq.n	8004b3e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b26:	4b47      	ldr	r3, [pc, #284]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004b2e:	2b08      	cmp	r3, #8
 8004b30:	d11c      	bne.n	8004b6c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b32:	4b44      	ldr	r3, [pc, #272]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d116      	bne.n	8004b6c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b3e:	4b41      	ldr	r3, [pc, #260]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f003 0302 	and.w	r3, r3, #2
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d005      	beq.n	8004b56 <HAL_RCC_OscConfig+0x152>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	68db      	ldr	r3, [r3, #12]
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d001      	beq.n	8004b56 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004b52:	2301      	movs	r3, #1
 8004b54:	e1c7      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b56:	4b3b      	ldr	r3, [pc, #236]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	691b      	ldr	r3, [r3, #16]
 8004b62:	00db      	lsls	r3, r3, #3
 8004b64:	4937      	ldr	r1, [pc, #220]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004b66:	4313      	orrs	r3, r2
 8004b68:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b6a:	e03a      	b.n	8004be2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	68db      	ldr	r3, [r3, #12]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d020      	beq.n	8004bb6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b74:	4b34      	ldr	r3, [pc, #208]	@ (8004c48 <HAL_RCC_OscConfig+0x244>)
 8004b76:	2201      	movs	r2, #1
 8004b78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b7a:	f7ff fbc3 	bl	8004304 <HAL_GetTick>
 8004b7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b80:	e008      	b.n	8004b94 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b82:	f7ff fbbf 	bl	8004304 <HAL_GetTick>
 8004b86:	4602      	mov	r2, r0
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	1ad3      	subs	r3, r2, r3
 8004b8c:	2b02      	cmp	r3, #2
 8004b8e:	d901      	bls.n	8004b94 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004b90:	2303      	movs	r3, #3
 8004b92:	e1a8      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b94:	4b2b      	ldr	r3, [pc, #172]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f003 0302 	and.w	r3, r3, #2
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d0f0      	beq.n	8004b82 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ba0:	4b28      	ldr	r3, [pc, #160]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	691b      	ldr	r3, [r3, #16]
 8004bac:	00db      	lsls	r3, r3, #3
 8004bae:	4925      	ldr	r1, [pc, #148]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	600b      	str	r3, [r1, #0]
 8004bb4:	e015      	b.n	8004be2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004bb6:	4b24      	ldr	r3, [pc, #144]	@ (8004c48 <HAL_RCC_OscConfig+0x244>)
 8004bb8:	2200      	movs	r2, #0
 8004bba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bbc:	f7ff fba2 	bl	8004304 <HAL_GetTick>
 8004bc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bc2:	e008      	b.n	8004bd6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004bc4:	f7ff fb9e 	bl	8004304 <HAL_GetTick>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	1ad3      	subs	r3, r2, r3
 8004bce:	2b02      	cmp	r3, #2
 8004bd0:	d901      	bls.n	8004bd6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004bd2:	2303      	movs	r3, #3
 8004bd4:	e187      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bd6:	4b1b      	ldr	r3, [pc, #108]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f003 0302 	and.w	r3, r3, #2
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d1f0      	bne.n	8004bc4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 0308 	and.w	r3, r3, #8
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d036      	beq.n	8004c5c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	695b      	ldr	r3, [r3, #20]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d016      	beq.n	8004c24 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004bf6:	4b15      	ldr	r3, [pc, #84]	@ (8004c4c <HAL_RCC_OscConfig+0x248>)
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bfc:	f7ff fb82 	bl	8004304 <HAL_GetTick>
 8004c00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c02:	e008      	b.n	8004c16 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c04:	f7ff fb7e 	bl	8004304 <HAL_GetTick>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	1ad3      	subs	r3, r2, r3
 8004c0e:	2b02      	cmp	r3, #2
 8004c10:	d901      	bls.n	8004c16 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004c12:	2303      	movs	r3, #3
 8004c14:	e167      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c16:	4b0b      	ldr	r3, [pc, #44]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004c18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c1a:	f003 0302 	and.w	r3, r3, #2
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d0f0      	beq.n	8004c04 <HAL_RCC_OscConfig+0x200>
 8004c22:	e01b      	b.n	8004c5c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c24:	4b09      	ldr	r3, [pc, #36]	@ (8004c4c <HAL_RCC_OscConfig+0x248>)
 8004c26:	2200      	movs	r2, #0
 8004c28:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c2a:	f7ff fb6b 	bl	8004304 <HAL_GetTick>
 8004c2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c30:	e00e      	b.n	8004c50 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c32:	f7ff fb67 	bl	8004304 <HAL_GetTick>
 8004c36:	4602      	mov	r2, r0
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	1ad3      	subs	r3, r2, r3
 8004c3c:	2b02      	cmp	r3, #2
 8004c3e:	d907      	bls.n	8004c50 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004c40:	2303      	movs	r3, #3
 8004c42:	e150      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
 8004c44:	40023800 	.word	0x40023800
 8004c48:	42470000 	.word	0x42470000
 8004c4c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c50:	4b88      	ldr	r3, [pc, #544]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004c52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c54:	f003 0302 	and.w	r3, r3, #2
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d1ea      	bne.n	8004c32 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f003 0304 	and.w	r3, r3, #4
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	f000 8097 	beq.w	8004d98 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c6e:	4b81      	ldr	r3, [pc, #516]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d10f      	bne.n	8004c9a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	60bb      	str	r3, [r7, #8]
 8004c7e:	4b7d      	ldr	r3, [pc, #500]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c82:	4a7c      	ldr	r2, [pc, #496]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004c84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c88:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c8a:	4b7a      	ldr	r3, [pc, #488]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c92:	60bb      	str	r3, [r7, #8]
 8004c94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c96:	2301      	movs	r3, #1
 8004c98:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c9a:	4b77      	ldr	r3, [pc, #476]	@ (8004e78 <HAL_RCC_OscConfig+0x474>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d118      	bne.n	8004cd8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ca6:	4b74      	ldr	r3, [pc, #464]	@ (8004e78 <HAL_RCC_OscConfig+0x474>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a73      	ldr	r2, [pc, #460]	@ (8004e78 <HAL_RCC_OscConfig+0x474>)
 8004cac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cb0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cb2:	f7ff fb27 	bl	8004304 <HAL_GetTick>
 8004cb6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cb8:	e008      	b.n	8004ccc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cba:	f7ff fb23 	bl	8004304 <HAL_GetTick>
 8004cbe:	4602      	mov	r2, r0
 8004cc0:	693b      	ldr	r3, [r7, #16]
 8004cc2:	1ad3      	subs	r3, r2, r3
 8004cc4:	2b02      	cmp	r3, #2
 8004cc6:	d901      	bls.n	8004ccc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004cc8:	2303      	movs	r3, #3
 8004cca:	e10c      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ccc:	4b6a      	ldr	r3, [pc, #424]	@ (8004e78 <HAL_RCC_OscConfig+0x474>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d0f0      	beq.n	8004cba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	689b      	ldr	r3, [r3, #8]
 8004cdc:	2b01      	cmp	r3, #1
 8004cde:	d106      	bne.n	8004cee <HAL_RCC_OscConfig+0x2ea>
 8004ce0:	4b64      	ldr	r3, [pc, #400]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004ce2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ce4:	4a63      	ldr	r2, [pc, #396]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004ce6:	f043 0301 	orr.w	r3, r3, #1
 8004cea:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cec:	e01c      	b.n	8004d28 <HAL_RCC_OscConfig+0x324>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	689b      	ldr	r3, [r3, #8]
 8004cf2:	2b05      	cmp	r3, #5
 8004cf4:	d10c      	bne.n	8004d10 <HAL_RCC_OscConfig+0x30c>
 8004cf6:	4b5f      	ldr	r3, [pc, #380]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004cf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cfa:	4a5e      	ldr	r2, [pc, #376]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004cfc:	f043 0304 	orr.w	r3, r3, #4
 8004d00:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d02:	4b5c      	ldr	r3, [pc, #368]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004d04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d06:	4a5b      	ldr	r2, [pc, #364]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004d08:	f043 0301 	orr.w	r3, r3, #1
 8004d0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d0e:	e00b      	b.n	8004d28 <HAL_RCC_OscConfig+0x324>
 8004d10:	4b58      	ldr	r3, [pc, #352]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004d12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d14:	4a57      	ldr	r2, [pc, #348]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004d16:	f023 0301 	bic.w	r3, r3, #1
 8004d1a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d1c:	4b55      	ldr	r3, [pc, #340]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004d1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d20:	4a54      	ldr	r2, [pc, #336]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004d22:	f023 0304 	bic.w	r3, r3, #4
 8004d26:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d015      	beq.n	8004d5c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d30:	f7ff fae8 	bl	8004304 <HAL_GetTick>
 8004d34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d36:	e00a      	b.n	8004d4e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d38:	f7ff fae4 	bl	8004304 <HAL_GetTick>
 8004d3c:	4602      	mov	r2, r0
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	1ad3      	subs	r3, r2, r3
 8004d42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d901      	bls.n	8004d4e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004d4a:	2303      	movs	r3, #3
 8004d4c:	e0cb      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d4e:	4b49      	ldr	r3, [pc, #292]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004d50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d52:	f003 0302 	and.w	r3, r3, #2
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d0ee      	beq.n	8004d38 <HAL_RCC_OscConfig+0x334>
 8004d5a:	e014      	b.n	8004d86 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d5c:	f7ff fad2 	bl	8004304 <HAL_GetTick>
 8004d60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d62:	e00a      	b.n	8004d7a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d64:	f7ff face 	bl	8004304 <HAL_GetTick>
 8004d68:	4602      	mov	r2, r0
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	1ad3      	subs	r3, r2, r3
 8004d6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d901      	bls.n	8004d7a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004d76:	2303      	movs	r3, #3
 8004d78:	e0b5      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d7a:	4b3e      	ldr	r3, [pc, #248]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004d7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d7e:	f003 0302 	and.w	r3, r3, #2
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d1ee      	bne.n	8004d64 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d86:	7dfb      	ldrb	r3, [r7, #23]
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	d105      	bne.n	8004d98 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d8c:	4b39      	ldr	r3, [pc, #228]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004d8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d90:	4a38      	ldr	r2, [pc, #224]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004d92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d96:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	699b      	ldr	r3, [r3, #24]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	f000 80a1 	beq.w	8004ee4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004da2:	4b34      	ldr	r3, [pc, #208]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004da4:	689b      	ldr	r3, [r3, #8]
 8004da6:	f003 030c 	and.w	r3, r3, #12
 8004daa:	2b08      	cmp	r3, #8
 8004dac:	d05c      	beq.n	8004e68 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	699b      	ldr	r3, [r3, #24]
 8004db2:	2b02      	cmp	r3, #2
 8004db4:	d141      	bne.n	8004e3a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004db6:	4b31      	ldr	r3, [pc, #196]	@ (8004e7c <HAL_RCC_OscConfig+0x478>)
 8004db8:	2200      	movs	r2, #0
 8004dba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dbc:	f7ff faa2 	bl	8004304 <HAL_GetTick>
 8004dc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dc2:	e008      	b.n	8004dd6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004dc4:	f7ff fa9e 	bl	8004304 <HAL_GetTick>
 8004dc8:	4602      	mov	r2, r0
 8004dca:	693b      	ldr	r3, [r7, #16]
 8004dcc:	1ad3      	subs	r3, r2, r3
 8004dce:	2b02      	cmp	r3, #2
 8004dd0:	d901      	bls.n	8004dd6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004dd2:	2303      	movs	r3, #3
 8004dd4:	e087      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dd6:	4b27      	ldr	r3, [pc, #156]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d1f0      	bne.n	8004dc4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	69da      	ldr	r2, [r3, #28]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6a1b      	ldr	r3, [r3, #32]
 8004dea:	431a      	orrs	r2, r3
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004df0:	019b      	lsls	r3, r3, #6
 8004df2:	431a      	orrs	r2, r3
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004df8:	085b      	lsrs	r3, r3, #1
 8004dfa:	3b01      	subs	r3, #1
 8004dfc:	041b      	lsls	r3, r3, #16
 8004dfe:	431a      	orrs	r2, r3
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e04:	061b      	lsls	r3, r3, #24
 8004e06:	491b      	ldr	r1, [pc, #108]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e0c:	4b1b      	ldr	r3, [pc, #108]	@ (8004e7c <HAL_RCC_OscConfig+0x478>)
 8004e0e:	2201      	movs	r2, #1
 8004e10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e12:	f7ff fa77 	bl	8004304 <HAL_GetTick>
 8004e16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e18:	e008      	b.n	8004e2c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e1a:	f7ff fa73 	bl	8004304 <HAL_GetTick>
 8004e1e:	4602      	mov	r2, r0
 8004e20:	693b      	ldr	r3, [r7, #16]
 8004e22:	1ad3      	subs	r3, r2, r3
 8004e24:	2b02      	cmp	r3, #2
 8004e26:	d901      	bls.n	8004e2c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004e28:	2303      	movs	r3, #3
 8004e2a:	e05c      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e2c:	4b11      	ldr	r3, [pc, #68]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d0f0      	beq.n	8004e1a <HAL_RCC_OscConfig+0x416>
 8004e38:	e054      	b.n	8004ee4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e3a:	4b10      	ldr	r3, [pc, #64]	@ (8004e7c <HAL_RCC_OscConfig+0x478>)
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e40:	f7ff fa60 	bl	8004304 <HAL_GetTick>
 8004e44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e46:	e008      	b.n	8004e5a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e48:	f7ff fa5c 	bl	8004304 <HAL_GetTick>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	1ad3      	subs	r3, r2, r3
 8004e52:	2b02      	cmp	r3, #2
 8004e54:	d901      	bls.n	8004e5a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004e56:	2303      	movs	r3, #3
 8004e58:	e045      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e5a:	4b06      	ldr	r3, [pc, #24]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d1f0      	bne.n	8004e48 <HAL_RCC_OscConfig+0x444>
 8004e66:	e03d      	b.n	8004ee4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	699b      	ldr	r3, [r3, #24]
 8004e6c:	2b01      	cmp	r3, #1
 8004e6e:	d107      	bne.n	8004e80 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004e70:	2301      	movs	r3, #1
 8004e72:	e038      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
 8004e74:	40023800 	.word	0x40023800
 8004e78:	40007000 	.word	0x40007000
 8004e7c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004e80:	4b1b      	ldr	r3, [pc, #108]	@ (8004ef0 <HAL_RCC_OscConfig+0x4ec>)
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	699b      	ldr	r3, [r3, #24]
 8004e8a:	2b01      	cmp	r3, #1
 8004e8c:	d028      	beq.n	8004ee0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e98:	429a      	cmp	r2, r3
 8004e9a:	d121      	bne.n	8004ee0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ea6:	429a      	cmp	r2, r3
 8004ea8:	d11a      	bne.n	8004ee0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004eaa:	68fa      	ldr	r2, [r7, #12]
 8004eac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004eb0:	4013      	ands	r3, r2
 8004eb2:	687a      	ldr	r2, [r7, #4]
 8004eb4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004eb6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d111      	bne.n	8004ee0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ec6:	085b      	lsrs	r3, r3, #1
 8004ec8:	3b01      	subs	r3, #1
 8004eca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	d107      	bne.n	8004ee0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eda:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004edc:	429a      	cmp	r2, r3
 8004ede:	d001      	beq.n	8004ee4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	e000      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004ee4:	2300      	movs	r3, #0
}
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	3718      	adds	r7, #24
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}
 8004eee:	bf00      	nop
 8004ef0:	40023800 	.word	0x40023800

08004ef4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b084      	sub	sp, #16
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
 8004efc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d101      	bne.n	8004f08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f04:	2301      	movs	r3, #1
 8004f06:	e0cc      	b.n	80050a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004f08:	4b68      	ldr	r3, [pc, #416]	@ (80050ac <HAL_RCC_ClockConfig+0x1b8>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f003 0307 	and.w	r3, r3, #7
 8004f10:	683a      	ldr	r2, [r7, #0]
 8004f12:	429a      	cmp	r2, r3
 8004f14:	d90c      	bls.n	8004f30 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f16:	4b65      	ldr	r3, [pc, #404]	@ (80050ac <HAL_RCC_ClockConfig+0x1b8>)
 8004f18:	683a      	ldr	r2, [r7, #0]
 8004f1a:	b2d2      	uxtb	r2, r2
 8004f1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f1e:	4b63      	ldr	r3, [pc, #396]	@ (80050ac <HAL_RCC_ClockConfig+0x1b8>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f003 0307 	and.w	r3, r3, #7
 8004f26:	683a      	ldr	r2, [r7, #0]
 8004f28:	429a      	cmp	r2, r3
 8004f2a:	d001      	beq.n	8004f30 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	e0b8      	b.n	80050a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f003 0302 	and.w	r3, r3, #2
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d020      	beq.n	8004f7e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f003 0304 	and.w	r3, r3, #4
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d005      	beq.n	8004f54 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f48:	4b59      	ldr	r3, [pc, #356]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f4a:	689b      	ldr	r3, [r3, #8]
 8004f4c:	4a58      	ldr	r2, [pc, #352]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f4e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004f52:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f003 0308 	and.w	r3, r3, #8
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d005      	beq.n	8004f6c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f60:	4b53      	ldr	r3, [pc, #332]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	4a52      	ldr	r2, [pc, #328]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f66:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004f6a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f6c:	4b50      	ldr	r3, [pc, #320]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	494d      	ldr	r1, [pc, #308]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f003 0301 	and.w	r3, r3, #1
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d044      	beq.n	8005014 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	2b01      	cmp	r3, #1
 8004f90:	d107      	bne.n	8004fa2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f92:	4b47      	ldr	r3, [pc, #284]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d119      	bne.n	8004fd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	e07f      	b.n	80050a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	2b02      	cmp	r3, #2
 8004fa8:	d003      	beq.n	8004fb2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004fae:	2b03      	cmp	r3, #3
 8004fb0:	d107      	bne.n	8004fc2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fb2:	4b3f      	ldr	r3, [pc, #252]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d109      	bne.n	8004fd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	e06f      	b.n	80050a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fc2:	4b3b      	ldr	r3, [pc, #236]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f003 0302 	and.w	r3, r3, #2
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d101      	bne.n	8004fd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	e067      	b.n	80050a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004fd2:	4b37      	ldr	r3, [pc, #220]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	f023 0203 	bic.w	r2, r3, #3
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	4934      	ldr	r1, [pc, #208]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004fe4:	f7ff f98e 	bl	8004304 <HAL_GetTick>
 8004fe8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fea:	e00a      	b.n	8005002 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fec:	f7ff f98a 	bl	8004304 <HAL_GetTick>
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	1ad3      	subs	r3, r2, r3
 8004ff6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d901      	bls.n	8005002 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004ffe:	2303      	movs	r3, #3
 8005000:	e04f      	b.n	80050a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005002:	4b2b      	ldr	r3, [pc, #172]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	f003 020c 	and.w	r2, r3, #12
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	009b      	lsls	r3, r3, #2
 8005010:	429a      	cmp	r2, r3
 8005012:	d1eb      	bne.n	8004fec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005014:	4b25      	ldr	r3, [pc, #148]	@ (80050ac <HAL_RCC_ClockConfig+0x1b8>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f003 0307 	and.w	r3, r3, #7
 800501c:	683a      	ldr	r2, [r7, #0]
 800501e:	429a      	cmp	r2, r3
 8005020:	d20c      	bcs.n	800503c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005022:	4b22      	ldr	r3, [pc, #136]	@ (80050ac <HAL_RCC_ClockConfig+0x1b8>)
 8005024:	683a      	ldr	r2, [r7, #0]
 8005026:	b2d2      	uxtb	r2, r2
 8005028:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800502a:	4b20      	ldr	r3, [pc, #128]	@ (80050ac <HAL_RCC_ClockConfig+0x1b8>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f003 0307 	and.w	r3, r3, #7
 8005032:	683a      	ldr	r2, [r7, #0]
 8005034:	429a      	cmp	r2, r3
 8005036:	d001      	beq.n	800503c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005038:	2301      	movs	r3, #1
 800503a:	e032      	b.n	80050a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f003 0304 	and.w	r3, r3, #4
 8005044:	2b00      	cmp	r3, #0
 8005046:	d008      	beq.n	800505a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005048:	4b19      	ldr	r3, [pc, #100]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	68db      	ldr	r3, [r3, #12]
 8005054:	4916      	ldr	r1, [pc, #88]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 8005056:	4313      	orrs	r3, r2
 8005058:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f003 0308 	and.w	r3, r3, #8
 8005062:	2b00      	cmp	r3, #0
 8005064:	d009      	beq.n	800507a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005066:	4b12      	ldr	r3, [pc, #72]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 8005068:	689b      	ldr	r3, [r3, #8]
 800506a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	691b      	ldr	r3, [r3, #16]
 8005072:	00db      	lsls	r3, r3, #3
 8005074:	490e      	ldr	r1, [pc, #56]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 8005076:	4313      	orrs	r3, r2
 8005078:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800507a:	f000 f821 	bl	80050c0 <HAL_RCC_GetSysClockFreq>
 800507e:	4602      	mov	r2, r0
 8005080:	4b0b      	ldr	r3, [pc, #44]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	091b      	lsrs	r3, r3, #4
 8005086:	f003 030f 	and.w	r3, r3, #15
 800508a:	490a      	ldr	r1, [pc, #40]	@ (80050b4 <HAL_RCC_ClockConfig+0x1c0>)
 800508c:	5ccb      	ldrb	r3, [r1, r3]
 800508e:	fa22 f303 	lsr.w	r3, r2, r3
 8005092:	4a09      	ldr	r2, [pc, #36]	@ (80050b8 <HAL_RCC_ClockConfig+0x1c4>)
 8005094:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005096:	4b09      	ldr	r3, [pc, #36]	@ (80050bc <HAL_RCC_ClockConfig+0x1c8>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4618      	mov	r0, r3
 800509c:	f7fe ffc6 	bl	800402c <HAL_InitTick>

  return HAL_OK;
 80050a0:	2300      	movs	r3, #0
}
 80050a2:	4618      	mov	r0, r3
 80050a4:	3710      	adds	r7, #16
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd80      	pop	{r7, pc}
 80050aa:	bf00      	nop
 80050ac:	40023c00 	.word	0x40023c00
 80050b0:	40023800 	.word	0x40023800
 80050b4:	0800fb4c 	.word	0x0800fb4c
 80050b8:	200000a4 	.word	0x200000a4
 80050bc:	200000a8 	.word	0x200000a8

080050c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050c4:	b094      	sub	sp, #80	@ 0x50
 80050c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80050c8:	2300      	movs	r3, #0
 80050ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80050cc:	2300      	movs	r3, #0
 80050ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80050d0:	2300      	movs	r3, #0
 80050d2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80050d4:	2300      	movs	r3, #0
 80050d6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80050d8:	4b79      	ldr	r3, [pc, #484]	@ (80052c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	f003 030c 	and.w	r3, r3, #12
 80050e0:	2b08      	cmp	r3, #8
 80050e2:	d00d      	beq.n	8005100 <HAL_RCC_GetSysClockFreq+0x40>
 80050e4:	2b08      	cmp	r3, #8
 80050e6:	f200 80e1 	bhi.w	80052ac <HAL_RCC_GetSysClockFreq+0x1ec>
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d002      	beq.n	80050f4 <HAL_RCC_GetSysClockFreq+0x34>
 80050ee:	2b04      	cmp	r3, #4
 80050f0:	d003      	beq.n	80050fa <HAL_RCC_GetSysClockFreq+0x3a>
 80050f2:	e0db      	b.n	80052ac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80050f4:	4b73      	ldr	r3, [pc, #460]	@ (80052c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80050f6:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80050f8:	e0db      	b.n	80052b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80050fa:	4b73      	ldr	r3, [pc, #460]	@ (80052c8 <HAL_RCC_GetSysClockFreq+0x208>)
 80050fc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80050fe:	e0d8      	b.n	80052b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005100:	4b6f      	ldr	r3, [pc, #444]	@ (80052c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005108:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800510a:	4b6d      	ldr	r3, [pc, #436]	@ (80052c0 <HAL_RCC_GetSysClockFreq+0x200>)
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005112:	2b00      	cmp	r3, #0
 8005114:	d063      	beq.n	80051de <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005116:	4b6a      	ldr	r3, [pc, #424]	@ (80052c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	099b      	lsrs	r3, r3, #6
 800511c:	2200      	movs	r2, #0
 800511e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005120:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005122:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005124:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005128:	633b      	str	r3, [r7, #48]	@ 0x30
 800512a:	2300      	movs	r3, #0
 800512c:	637b      	str	r3, [r7, #52]	@ 0x34
 800512e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005132:	4622      	mov	r2, r4
 8005134:	462b      	mov	r3, r5
 8005136:	f04f 0000 	mov.w	r0, #0
 800513a:	f04f 0100 	mov.w	r1, #0
 800513e:	0159      	lsls	r1, r3, #5
 8005140:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005144:	0150      	lsls	r0, r2, #5
 8005146:	4602      	mov	r2, r0
 8005148:	460b      	mov	r3, r1
 800514a:	4621      	mov	r1, r4
 800514c:	1a51      	subs	r1, r2, r1
 800514e:	6139      	str	r1, [r7, #16]
 8005150:	4629      	mov	r1, r5
 8005152:	eb63 0301 	sbc.w	r3, r3, r1
 8005156:	617b      	str	r3, [r7, #20]
 8005158:	f04f 0200 	mov.w	r2, #0
 800515c:	f04f 0300 	mov.w	r3, #0
 8005160:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005164:	4659      	mov	r1, fp
 8005166:	018b      	lsls	r3, r1, #6
 8005168:	4651      	mov	r1, sl
 800516a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800516e:	4651      	mov	r1, sl
 8005170:	018a      	lsls	r2, r1, #6
 8005172:	4651      	mov	r1, sl
 8005174:	ebb2 0801 	subs.w	r8, r2, r1
 8005178:	4659      	mov	r1, fp
 800517a:	eb63 0901 	sbc.w	r9, r3, r1
 800517e:	f04f 0200 	mov.w	r2, #0
 8005182:	f04f 0300 	mov.w	r3, #0
 8005186:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800518a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800518e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005192:	4690      	mov	r8, r2
 8005194:	4699      	mov	r9, r3
 8005196:	4623      	mov	r3, r4
 8005198:	eb18 0303 	adds.w	r3, r8, r3
 800519c:	60bb      	str	r3, [r7, #8]
 800519e:	462b      	mov	r3, r5
 80051a0:	eb49 0303 	adc.w	r3, r9, r3
 80051a4:	60fb      	str	r3, [r7, #12]
 80051a6:	f04f 0200 	mov.w	r2, #0
 80051aa:	f04f 0300 	mov.w	r3, #0
 80051ae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80051b2:	4629      	mov	r1, r5
 80051b4:	024b      	lsls	r3, r1, #9
 80051b6:	4621      	mov	r1, r4
 80051b8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80051bc:	4621      	mov	r1, r4
 80051be:	024a      	lsls	r2, r1, #9
 80051c0:	4610      	mov	r0, r2
 80051c2:	4619      	mov	r1, r3
 80051c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051c6:	2200      	movs	r2, #0
 80051c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80051ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80051cc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80051d0:	f7fb fd92 	bl	8000cf8 <__aeabi_uldivmod>
 80051d4:	4602      	mov	r2, r0
 80051d6:	460b      	mov	r3, r1
 80051d8:	4613      	mov	r3, r2
 80051da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80051dc:	e058      	b.n	8005290 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051de:	4b38      	ldr	r3, [pc, #224]	@ (80052c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80051e0:	685b      	ldr	r3, [r3, #4]
 80051e2:	099b      	lsrs	r3, r3, #6
 80051e4:	2200      	movs	r2, #0
 80051e6:	4618      	mov	r0, r3
 80051e8:	4611      	mov	r1, r2
 80051ea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80051ee:	623b      	str	r3, [r7, #32]
 80051f0:	2300      	movs	r3, #0
 80051f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80051f4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80051f8:	4642      	mov	r2, r8
 80051fa:	464b      	mov	r3, r9
 80051fc:	f04f 0000 	mov.w	r0, #0
 8005200:	f04f 0100 	mov.w	r1, #0
 8005204:	0159      	lsls	r1, r3, #5
 8005206:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800520a:	0150      	lsls	r0, r2, #5
 800520c:	4602      	mov	r2, r0
 800520e:	460b      	mov	r3, r1
 8005210:	4641      	mov	r1, r8
 8005212:	ebb2 0a01 	subs.w	sl, r2, r1
 8005216:	4649      	mov	r1, r9
 8005218:	eb63 0b01 	sbc.w	fp, r3, r1
 800521c:	f04f 0200 	mov.w	r2, #0
 8005220:	f04f 0300 	mov.w	r3, #0
 8005224:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005228:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800522c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005230:	ebb2 040a 	subs.w	r4, r2, sl
 8005234:	eb63 050b 	sbc.w	r5, r3, fp
 8005238:	f04f 0200 	mov.w	r2, #0
 800523c:	f04f 0300 	mov.w	r3, #0
 8005240:	00eb      	lsls	r3, r5, #3
 8005242:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005246:	00e2      	lsls	r2, r4, #3
 8005248:	4614      	mov	r4, r2
 800524a:	461d      	mov	r5, r3
 800524c:	4643      	mov	r3, r8
 800524e:	18e3      	adds	r3, r4, r3
 8005250:	603b      	str	r3, [r7, #0]
 8005252:	464b      	mov	r3, r9
 8005254:	eb45 0303 	adc.w	r3, r5, r3
 8005258:	607b      	str	r3, [r7, #4]
 800525a:	f04f 0200 	mov.w	r2, #0
 800525e:	f04f 0300 	mov.w	r3, #0
 8005262:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005266:	4629      	mov	r1, r5
 8005268:	028b      	lsls	r3, r1, #10
 800526a:	4621      	mov	r1, r4
 800526c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005270:	4621      	mov	r1, r4
 8005272:	028a      	lsls	r2, r1, #10
 8005274:	4610      	mov	r0, r2
 8005276:	4619      	mov	r1, r3
 8005278:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800527a:	2200      	movs	r2, #0
 800527c:	61bb      	str	r3, [r7, #24]
 800527e:	61fa      	str	r2, [r7, #28]
 8005280:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005284:	f7fb fd38 	bl	8000cf8 <__aeabi_uldivmod>
 8005288:	4602      	mov	r2, r0
 800528a:	460b      	mov	r3, r1
 800528c:	4613      	mov	r3, r2
 800528e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005290:	4b0b      	ldr	r3, [pc, #44]	@ (80052c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	0c1b      	lsrs	r3, r3, #16
 8005296:	f003 0303 	and.w	r3, r3, #3
 800529a:	3301      	adds	r3, #1
 800529c:	005b      	lsls	r3, r3, #1
 800529e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 80052a0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80052a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80052a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80052a8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80052aa:	e002      	b.n	80052b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80052ac:	4b05      	ldr	r3, [pc, #20]	@ (80052c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80052ae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80052b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80052b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80052b4:	4618      	mov	r0, r3
 80052b6:	3750      	adds	r7, #80	@ 0x50
 80052b8:	46bd      	mov	sp, r7
 80052ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052be:	bf00      	nop
 80052c0:	40023800 	.word	0x40023800
 80052c4:	00f42400 	.word	0x00f42400
 80052c8:	007a1200 	.word	0x007a1200

080052cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80052cc:	b480      	push	{r7}
 80052ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80052d0:	4b03      	ldr	r3, [pc, #12]	@ (80052e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80052d2:	681b      	ldr	r3, [r3, #0]
}
 80052d4:	4618      	mov	r0, r3
 80052d6:	46bd      	mov	sp, r7
 80052d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052dc:	4770      	bx	lr
 80052de:	bf00      	nop
 80052e0:	200000a4 	.word	0x200000a4

080052e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80052e8:	f7ff fff0 	bl	80052cc <HAL_RCC_GetHCLKFreq>
 80052ec:	4602      	mov	r2, r0
 80052ee:	4b05      	ldr	r3, [pc, #20]	@ (8005304 <HAL_RCC_GetPCLK1Freq+0x20>)
 80052f0:	689b      	ldr	r3, [r3, #8]
 80052f2:	0a9b      	lsrs	r3, r3, #10
 80052f4:	f003 0307 	and.w	r3, r3, #7
 80052f8:	4903      	ldr	r1, [pc, #12]	@ (8005308 <HAL_RCC_GetPCLK1Freq+0x24>)
 80052fa:	5ccb      	ldrb	r3, [r1, r3]
 80052fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005300:	4618      	mov	r0, r3
 8005302:	bd80      	pop	{r7, pc}
 8005304:	40023800 	.word	0x40023800
 8005308:	0800fb5c 	.word	0x0800fb5c

0800530c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005310:	f7ff ffdc 	bl	80052cc <HAL_RCC_GetHCLKFreq>
 8005314:	4602      	mov	r2, r0
 8005316:	4b05      	ldr	r3, [pc, #20]	@ (800532c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	0b5b      	lsrs	r3, r3, #13
 800531c:	f003 0307 	and.w	r3, r3, #7
 8005320:	4903      	ldr	r1, [pc, #12]	@ (8005330 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005322:	5ccb      	ldrb	r3, [r1, r3]
 8005324:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005328:	4618      	mov	r0, r3
 800532a:	bd80      	pop	{r7, pc}
 800532c:	40023800 	.word	0x40023800
 8005330:	0800fb5c 	.word	0x0800fb5c

08005334 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005334:	b480      	push	{r7}
 8005336:	b083      	sub	sp, #12
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
 800533c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	220f      	movs	r2, #15
 8005342:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005344:	4b12      	ldr	r3, [pc, #72]	@ (8005390 <HAL_RCC_GetClockConfig+0x5c>)
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	f003 0203 	and.w	r2, r3, #3
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005350:	4b0f      	ldr	r3, [pc, #60]	@ (8005390 <HAL_RCC_GetClockConfig+0x5c>)
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800535c:	4b0c      	ldr	r3, [pc, #48]	@ (8005390 <HAL_RCC_GetClockConfig+0x5c>)
 800535e:	689b      	ldr	r3, [r3, #8]
 8005360:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005368:	4b09      	ldr	r3, [pc, #36]	@ (8005390 <HAL_RCC_GetClockConfig+0x5c>)
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	08db      	lsrs	r3, r3, #3
 800536e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005376:	4b07      	ldr	r3, [pc, #28]	@ (8005394 <HAL_RCC_GetClockConfig+0x60>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f003 0207 	and.w	r2, r3, #7
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	601a      	str	r2, [r3, #0]
}
 8005382:	bf00      	nop
 8005384:	370c      	adds	r7, #12
 8005386:	46bd      	mov	sp, r7
 8005388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538c:	4770      	bx	lr
 800538e:	bf00      	nop
 8005390:	40023800 	.word	0x40023800
 8005394:	40023c00 	.word	0x40023c00

08005398 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b086      	sub	sp, #24
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80053a0:	2300      	movs	r3, #0
 80053a2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80053a4:	2300      	movs	r3, #0
 80053a6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f003 0301 	and.w	r3, r3, #1
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d105      	bne.n	80053c0 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d035      	beq.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80053c0:	4b62      	ldr	r3, [pc, #392]	@ (800554c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80053c2:	2200      	movs	r2, #0
 80053c4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80053c6:	f7fe ff9d 	bl	8004304 <HAL_GetTick>
 80053ca:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80053cc:	e008      	b.n	80053e0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80053ce:	f7fe ff99 	bl	8004304 <HAL_GetTick>
 80053d2:	4602      	mov	r2, r0
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	1ad3      	subs	r3, r2, r3
 80053d8:	2b02      	cmp	r3, #2
 80053da:	d901      	bls.n	80053e0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80053dc:	2303      	movs	r3, #3
 80053de:	e0b0      	b.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80053e0:	4b5b      	ldr	r3, [pc, #364]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d1f0      	bne.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	685b      	ldr	r3, [r3, #4]
 80053f0:	019a      	lsls	r2, r3, #6
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	689b      	ldr	r3, [r3, #8]
 80053f6:	071b      	lsls	r3, r3, #28
 80053f8:	4955      	ldr	r1, [pc, #340]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80053fa:	4313      	orrs	r3, r2
 80053fc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005400:	4b52      	ldr	r3, [pc, #328]	@ (800554c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005402:	2201      	movs	r2, #1
 8005404:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005406:	f7fe ff7d 	bl	8004304 <HAL_GetTick>
 800540a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800540c:	e008      	b.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800540e:	f7fe ff79 	bl	8004304 <HAL_GetTick>
 8005412:	4602      	mov	r2, r0
 8005414:	697b      	ldr	r3, [r7, #20]
 8005416:	1ad3      	subs	r3, r2, r3
 8005418:	2b02      	cmp	r3, #2
 800541a:	d901      	bls.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800541c:	2303      	movs	r3, #3
 800541e:	e090      	b.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005420:	4b4b      	ldr	r3, [pc, #300]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005428:	2b00      	cmp	r3, #0
 800542a:	d0f0      	beq.n	800540e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f003 0302 	and.w	r3, r3, #2
 8005434:	2b00      	cmp	r3, #0
 8005436:	f000 8083 	beq.w	8005540 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800543a:	2300      	movs	r3, #0
 800543c:	60fb      	str	r3, [r7, #12]
 800543e:	4b44      	ldr	r3, [pc, #272]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005442:	4a43      	ldr	r2, [pc, #268]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005444:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005448:	6413      	str	r3, [r2, #64]	@ 0x40
 800544a:	4b41      	ldr	r3, [pc, #260]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800544c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800544e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005452:	60fb      	str	r3, [r7, #12]
 8005454:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005456:	4b3f      	ldr	r3, [pc, #252]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a3e      	ldr	r2, [pc, #248]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800545c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005460:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005462:	f7fe ff4f 	bl	8004304 <HAL_GetTick>
 8005466:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005468:	e008      	b.n	800547c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800546a:	f7fe ff4b 	bl	8004304 <HAL_GetTick>
 800546e:	4602      	mov	r2, r0
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	1ad3      	subs	r3, r2, r3
 8005474:	2b02      	cmp	r3, #2
 8005476:	d901      	bls.n	800547c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005478:	2303      	movs	r3, #3
 800547a:	e062      	b.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800547c:	4b35      	ldr	r3, [pc, #212]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005484:	2b00      	cmp	r3, #0
 8005486:	d0f0      	beq.n	800546a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005488:	4b31      	ldr	r3, [pc, #196]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800548a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800548c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005490:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d02f      	beq.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	68db      	ldr	r3, [r3, #12]
 800549c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054a0:	693a      	ldr	r2, [r7, #16]
 80054a2:	429a      	cmp	r2, r3
 80054a4:	d028      	beq.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80054a6:	4b2a      	ldr	r3, [pc, #168]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80054a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054ae:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80054b0:	4b29      	ldr	r3, [pc, #164]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80054b2:	2201      	movs	r2, #1
 80054b4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80054b6:	4b28      	ldr	r3, [pc, #160]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80054b8:	2200      	movs	r2, #0
 80054ba:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80054bc:	4a24      	ldr	r2, [pc, #144]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80054c2:	4b23      	ldr	r3, [pc, #140]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80054c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054c6:	f003 0301 	and.w	r3, r3, #1
 80054ca:	2b01      	cmp	r3, #1
 80054cc:	d114      	bne.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80054ce:	f7fe ff19 	bl	8004304 <HAL_GetTick>
 80054d2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054d4:	e00a      	b.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80054d6:	f7fe ff15 	bl	8004304 <HAL_GetTick>
 80054da:	4602      	mov	r2, r0
 80054dc:	697b      	ldr	r3, [r7, #20]
 80054de:	1ad3      	subs	r3, r2, r3
 80054e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d901      	bls.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80054e8:	2303      	movs	r3, #3
 80054ea:	e02a      	b.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054ec:	4b18      	ldr	r3, [pc, #96]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80054ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054f0:	f003 0302 	and.w	r3, r3, #2
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d0ee      	beq.n	80054d6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	68db      	ldr	r3, [r3, #12]
 80054fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005500:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005504:	d10d      	bne.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005506:	4b12      	ldr	r3, [pc, #72]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005508:	689b      	ldr	r3, [r3, #8]
 800550a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	68db      	ldr	r3, [r3, #12]
 8005512:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005516:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800551a:	490d      	ldr	r1, [pc, #52]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800551c:	4313      	orrs	r3, r2
 800551e:	608b      	str	r3, [r1, #8]
 8005520:	e005      	b.n	800552e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005522:	4b0b      	ldr	r3, [pc, #44]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005524:	689b      	ldr	r3, [r3, #8]
 8005526:	4a0a      	ldr	r2, [pc, #40]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005528:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800552c:	6093      	str	r3, [r2, #8]
 800552e:	4b08      	ldr	r3, [pc, #32]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005530:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	68db      	ldr	r3, [r3, #12]
 8005536:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800553a:	4905      	ldr	r1, [pc, #20]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800553c:	4313      	orrs	r3, r2
 800553e:	670b      	str	r3, [r1, #112]	@ 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005540:	2300      	movs	r3, #0
}
 8005542:	4618      	mov	r0, r3
 8005544:	3718      	adds	r7, #24
 8005546:	46bd      	mov	sp, r7
 8005548:	bd80      	pop	{r7, pc}
 800554a:	bf00      	nop
 800554c:	42470068 	.word	0x42470068
 8005550:	40023800 	.word	0x40023800
 8005554:	40007000 	.word	0x40007000
 8005558:	42470e40 	.word	0x42470e40

0800555c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b084      	sub	sp, #16
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005564:	2301      	movs	r3, #1
 8005566:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d101      	bne.n	8005572 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800556e:	2301      	movs	r3, #1
 8005570:	e073      	b.n	800565a <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	7f5b      	ldrb	r3, [r3, #29]
 8005576:	b2db      	uxtb	r3, r3
 8005578:	2b00      	cmp	r3, #0
 800557a:	d105      	bne.n	8005588 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2200      	movs	r2, #0
 8005580:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005582:	6878      	ldr	r0, [r7, #4]
 8005584:	f7fe fbce 	bl	8003d24 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2202      	movs	r2, #2
 800558c:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	68db      	ldr	r3, [r3, #12]
 8005594:	f003 0310 	and.w	r3, r3, #16
 8005598:	2b10      	cmp	r3, #16
 800559a:	d055      	beq.n	8005648 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	22ca      	movs	r2, #202	@ 0xca
 80055a2:	625a      	str	r2, [r3, #36]	@ 0x24
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	2253      	movs	r2, #83	@ 0x53
 80055aa:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80055ac:	6878      	ldr	r0, [r7, #4]
 80055ae:	f000 fa49 	bl	8005a44 <RTC_EnterInitMode>
 80055b2:	4603      	mov	r3, r0
 80055b4:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80055b6:	7bfb      	ldrb	r3, [r7, #15]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d12c      	bne.n	8005616 <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	689b      	ldr	r3, [r3, #8]
 80055c2:	687a      	ldr	r2, [r7, #4]
 80055c4:	6812      	ldr	r2, [r2, #0]
 80055c6:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80055ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055ce:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	6899      	ldr	r1, [r3, #8]
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	685a      	ldr	r2, [r3, #4]
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	691b      	ldr	r3, [r3, #16]
 80055de:	431a      	orrs	r2, r3
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	695b      	ldr	r3, [r3, #20]
 80055e4:	431a      	orrs	r2, r3
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	430a      	orrs	r2, r1
 80055ec:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	687a      	ldr	r2, [r7, #4]
 80055f4:	68d2      	ldr	r2, [r2, #12]
 80055f6:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	6919      	ldr	r1, [r3, #16]
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	689b      	ldr	r3, [r3, #8]
 8005602:	041a      	lsls	r2, r3, #16
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	430a      	orrs	r2, r1
 800560a:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	f000 fa50 	bl	8005ab2 <RTC_ExitInitMode>
 8005612:	4603      	mov	r3, r0
 8005614:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8005616:	7bfb      	ldrb	r3, [r7, #15]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d110      	bne.n	800563e <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800562a:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	699a      	ldr	r2, [r3, #24]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	430a      	orrs	r2, r1
 800563c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	22ff      	movs	r2, #255	@ 0xff
 8005644:	625a      	str	r2, [r3, #36]	@ 0x24
 8005646:	e001      	b.n	800564c <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8005648:	2300      	movs	r3, #0
 800564a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800564c:	7bfb      	ldrb	r3, [r7, #15]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d102      	bne.n	8005658 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2201      	movs	r2, #1
 8005656:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8005658:	7bfb      	ldrb	r3, [r7, #15]
}
 800565a:	4618      	mov	r0, r3
 800565c:	3710      	adds	r7, #16
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}

08005662 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005662:	b590      	push	{r4, r7, lr}
 8005664:	b087      	sub	sp, #28
 8005666:	af00      	add	r7, sp, #0
 8005668:	60f8      	str	r0, [r7, #12]
 800566a:	60b9      	str	r1, [r7, #8]
 800566c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800566e:	2300      	movs	r3, #0
 8005670:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	7f1b      	ldrb	r3, [r3, #28]
 8005676:	2b01      	cmp	r3, #1
 8005678:	d101      	bne.n	800567e <HAL_RTC_SetTime+0x1c>
 800567a:	2302      	movs	r3, #2
 800567c:	e087      	b.n	800578e <HAL_RTC_SetTime+0x12c>
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2201      	movs	r2, #1
 8005682:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2202      	movs	r2, #2
 8005688:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d126      	bne.n	80056de <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	689b      	ldr	r3, [r3, #8]
 8005696:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800569a:	2b00      	cmp	r3, #0
 800569c:	d102      	bne.n	80056a4 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800569e:	68bb      	ldr	r3, [r7, #8]
 80056a0:	2200      	movs	r2, #0
 80056a2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	781b      	ldrb	r3, [r3, #0]
 80056a8:	4618      	mov	r0, r3
 80056aa:	f000 fa27 	bl	8005afc <RTC_ByteToBcd2>
 80056ae:	4603      	mov	r3, r0
 80056b0:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	785b      	ldrb	r3, [r3, #1]
 80056b6:	4618      	mov	r0, r3
 80056b8:	f000 fa20 	bl	8005afc <RTC_ByteToBcd2>
 80056bc:	4603      	mov	r3, r0
 80056be:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80056c0:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	789b      	ldrb	r3, [r3, #2]
 80056c6:	4618      	mov	r0, r3
 80056c8:	f000 fa18 	bl	8005afc <RTC_ByteToBcd2>
 80056cc:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80056ce:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	78db      	ldrb	r3, [r3, #3]
 80056d6:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80056d8:	4313      	orrs	r3, r2
 80056da:	617b      	str	r3, [r7, #20]
 80056dc:	e018      	b.n	8005710 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	689b      	ldr	r3, [r3, #8]
 80056e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d102      	bne.n	80056f2 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	2200      	movs	r2, #0
 80056f0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	781b      	ldrb	r3, [r3, #0]
 80056f6:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	785b      	ldrb	r3, [r3, #1]
 80056fc:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80056fe:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8005700:	68ba      	ldr	r2, [r7, #8]
 8005702:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005704:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	78db      	ldrb	r3, [r3, #3]
 800570a:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800570c:	4313      	orrs	r3, r2
 800570e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	22ca      	movs	r2, #202	@ 0xca
 8005716:	625a      	str	r2, [r3, #36]	@ 0x24
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	2253      	movs	r2, #83	@ 0x53
 800571e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005720:	68f8      	ldr	r0, [r7, #12]
 8005722:	f000 f98f 	bl	8005a44 <RTC_EnterInitMode>
 8005726:	4603      	mov	r3, r0
 8005728:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800572a:	7cfb      	ldrb	r3, [r7, #19]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d120      	bne.n	8005772 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681a      	ldr	r2, [r3, #0]
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800573a:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800573e:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	689a      	ldr	r2, [r3, #8]
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800574e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	6899      	ldr	r1, [r3, #8]
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	68da      	ldr	r2, [r3, #12]
 800575a:	68bb      	ldr	r3, [r7, #8]
 800575c:	691b      	ldr	r3, [r3, #16]
 800575e:	431a      	orrs	r2, r3
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	430a      	orrs	r2, r1
 8005766:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005768:	68f8      	ldr	r0, [r7, #12]
 800576a:	f000 f9a2 	bl	8005ab2 <RTC_ExitInitMode>
 800576e:	4603      	mov	r3, r0
 8005770:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005772:	7cfb      	ldrb	r3, [r7, #19]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d102      	bne.n	800577e <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	2201      	movs	r2, #1
 800577c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	22ff      	movs	r2, #255	@ 0xff
 8005784:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	2200      	movs	r2, #0
 800578a:	771a      	strb	r2, [r3, #28]

  return status;
 800578c:	7cfb      	ldrb	r3, [r7, #19]
}
 800578e:	4618      	mov	r0, r3
 8005790:	371c      	adds	r7, #28
 8005792:	46bd      	mov	sp, r7
 8005794:	bd90      	pop	{r4, r7, pc}

08005796 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005796:	b580      	push	{r7, lr}
 8005798:	b086      	sub	sp, #24
 800579a:	af00      	add	r7, sp, #0
 800579c:	60f8      	str	r0, [r7, #12]
 800579e:	60b9      	str	r1, [r7, #8]
 80057a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80057a2:	2300      	movs	r3, #0
 80057a4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	691b      	ldr	r3, [r3, #16]
 80057b6:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80057c8:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80057cc:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	0c1b      	lsrs	r3, r3, #16
 80057d2:	b2db      	uxtb	r3, r3
 80057d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80057d8:	b2da      	uxtb	r2, r3
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	0a1b      	lsrs	r3, r3, #8
 80057e2:	b2db      	uxtb	r3, r3
 80057e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80057e8:	b2da      	uxtb	r2, r3
 80057ea:	68bb      	ldr	r3, [r7, #8]
 80057ec:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80057ee:	697b      	ldr	r3, [r7, #20]
 80057f0:	b2db      	uxtb	r3, r3
 80057f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80057f6:	b2da      	uxtb	r2, r3
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80057fc:	697b      	ldr	r3, [r7, #20]
 80057fe:	0d9b      	lsrs	r3, r3, #22
 8005800:	b2db      	uxtb	r3, r3
 8005802:	f003 0301 	and.w	r3, r3, #1
 8005806:	b2da      	uxtb	r2, r3
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d11a      	bne.n	8005848 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	781b      	ldrb	r3, [r3, #0]
 8005816:	4618      	mov	r0, r3
 8005818:	f000 f98e 	bl	8005b38 <RTC_Bcd2ToByte>
 800581c:	4603      	mov	r3, r0
 800581e:	461a      	mov	r2, r3
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005824:	68bb      	ldr	r3, [r7, #8]
 8005826:	785b      	ldrb	r3, [r3, #1]
 8005828:	4618      	mov	r0, r3
 800582a:	f000 f985 	bl	8005b38 <RTC_Bcd2ToByte>
 800582e:	4603      	mov	r3, r0
 8005830:	461a      	mov	r2, r3
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	789b      	ldrb	r3, [r3, #2]
 800583a:	4618      	mov	r0, r3
 800583c:	f000 f97c 	bl	8005b38 <RTC_Bcd2ToByte>
 8005840:	4603      	mov	r3, r0
 8005842:	461a      	mov	r2, r3
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005848:	2300      	movs	r3, #0
}
 800584a:	4618      	mov	r0, r3
 800584c:	3718      	adds	r7, #24
 800584e:	46bd      	mov	sp, r7
 8005850:	bd80      	pop	{r7, pc}

08005852 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005852:	b590      	push	{r4, r7, lr}
 8005854:	b087      	sub	sp, #28
 8005856:	af00      	add	r7, sp, #0
 8005858:	60f8      	str	r0, [r7, #12]
 800585a:	60b9      	str	r1, [r7, #8]
 800585c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800585e:	2300      	movs	r3, #0
 8005860:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	7f1b      	ldrb	r3, [r3, #28]
 8005866:	2b01      	cmp	r3, #1
 8005868:	d101      	bne.n	800586e <HAL_RTC_SetDate+0x1c>
 800586a:	2302      	movs	r3, #2
 800586c:	e071      	b.n	8005952 <HAL_RTC_SetDate+0x100>
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	2201      	movs	r2, #1
 8005872:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	2202      	movs	r2, #2
 8005878:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d10e      	bne.n	800589e <HAL_RTC_SetDate+0x4c>
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	785b      	ldrb	r3, [r3, #1]
 8005884:	f003 0310 	and.w	r3, r3, #16
 8005888:	2b00      	cmp	r3, #0
 800588a:	d008      	beq.n	800589e <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	785b      	ldrb	r3, [r3, #1]
 8005890:	f023 0310 	bic.w	r3, r3, #16
 8005894:	b2db      	uxtb	r3, r3
 8005896:	330a      	adds	r3, #10
 8005898:	b2da      	uxtb	r2, r3
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d11c      	bne.n	80058de <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80058a4:	68bb      	ldr	r3, [r7, #8]
 80058a6:	78db      	ldrb	r3, [r3, #3]
 80058a8:	4618      	mov	r0, r3
 80058aa:	f000 f927 	bl	8005afc <RTC_ByteToBcd2>
 80058ae:	4603      	mov	r3, r0
 80058b0:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	785b      	ldrb	r3, [r3, #1]
 80058b6:	4618      	mov	r0, r3
 80058b8:	f000 f920 	bl	8005afc <RTC_ByteToBcd2>
 80058bc:	4603      	mov	r3, r0
 80058be:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80058c0:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	789b      	ldrb	r3, [r3, #2]
 80058c6:	4618      	mov	r0, r3
 80058c8:	f000 f918 	bl	8005afc <RTC_ByteToBcd2>
 80058cc:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80058ce:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	781b      	ldrb	r3, [r3, #0]
 80058d6:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80058d8:	4313      	orrs	r3, r2
 80058da:	617b      	str	r3, [r7, #20]
 80058dc:	e00e      	b.n	80058fc <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	78db      	ldrb	r3, [r3, #3]
 80058e2:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	785b      	ldrb	r3, [r3, #1]
 80058e8:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80058ea:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80058ec:	68ba      	ldr	r2, [r7, #8]
 80058ee:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80058f0:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80058f2:	68bb      	ldr	r3, [r7, #8]
 80058f4:	781b      	ldrb	r3, [r3, #0]
 80058f6:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80058f8:	4313      	orrs	r3, r2
 80058fa:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	22ca      	movs	r2, #202	@ 0xca
 8005902:	625a      	str	r2, [r3, #36]	@ 0x24
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	2253      	movs	r2, #83	@ 0x53
 800590a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800590c:	68f8      	ldr	r0, [r7, #12]
 800590e:	f000 f899 	bl	8005a44 <RTC_EnterInitMode>
 8005912:	4603      	mov	r3, r0
 8005914:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005916:	7cfb      	ldrb	r3, [r7, #19]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d10c      	bne.n	8005936 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	697b      	ldr	r3, [r7, #20]
 8005922:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005926:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800592a:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800592c:	68f8      	ldr	r0, [r7, #12]
 800592e:	f000 f8c0 	bl	8005ab2 <RTC_ExitInitMode>
 8005932:	4603      	mov	r3, r0
 8005934:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005936:	7cfb      	ldrb	r3, [r7, #19]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d102      	bne.n	8005942 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	2201      	movs	r2, #1
 8005940:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	22ff      	movs	r2, #255	@ 0xff
 8005948:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2200      	movs	r2, #0
 800594e:	771a      	strb	r2, [r3, #28]

  return status;
 8005950:	7cfb      	ldrb	r3, [r7, #19]
}
 8005952:	4618      	mov	r0, r3
 8005954:	371c      	adds	r7, #28
 8005956:	46bd      	mov	sp, r7
 8005958:	bd90      	pop	{r4, r7, pc}

0800595a <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800595a:	b580      	push	{r7, lr}
 800595c:	b086      	sub	sp, #24
 800595e:	af00      	add	r7, sp, #0
 8005960:	60f8      	str	r0, [r7, #12]
 8005962:	60b9      	str	r1, [r7, #8]
 8005964:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005966:	2300      	movs	r3, #0
 8005968:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005974:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005978:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	0c1b      	lsrs	r3, r3, #16
 800597e:	b2da      	uxtb	r2, r3
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	0a1b      	lsrs	r3, r3, #8
 8005988:	b2db      	uxtb	r3, r3
 800598a:	f003 031f 	and.w	r3, r3, #31
 800598e:	b2da      	uxtb	r2, r3
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8005994:	697b      	ldr	r3, [r7, #20]
 8005996:	b2db      	uxtb	r3, r3
 8005998:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800599c:	b2da      	uxtb	r2, r3
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80059a2:	697b      	ldr	r3, [r7, #20]
 80059a4:	0b5b      	lsrs	r3, r3, #13
 80059a6:	b2db      	uxtb	r3, r3
 80059a8:	f003 0307 	and.w	r3, r3, #7
 80059ac:	b2da      	uxtb	r2, r3
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d11a      	bne.n	80059ee <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80059b8:	68bb      	ldr	r3, [r7, #8]
 80059ba:	78db      	ldrb	r3, [r3, #3]
 80059bc:	4618      	mov	r0, r3
 80059be:	f000 f8bb 	bl	8005b38 <RTC_Bcd2ToByte>
 80059c2:	4603      	mov	r3, r0
 80059c4:	461a      	mov	r2, r3
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80059ca:	68bb      	ldr	r3, [r7, #8]
 80059cc:	785b      	ldrb	r3, [r3, #1]
 80059ce:	4618      	mov	r0, r3
 80059d0:	f000 f8b2 	bl	8005b38 <RTC_Bcd2ToByte>
 80059d4:	4603      	mov	r3, r0
 80059d6:	461a      	mov	r2, r3
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80059dc:	68bb      	ldr	r3, [r7, #8]
 80059de:	789b      	ldrb	r3, [r3, #2]
 80059e0:	4618      	mov	r0, r3
 80059e2:	f000 f8a9 	bl	8005b38 <RTC_Bcd2ToByte>
 80059e6:	4603      	mov	r3, r0
 80059e8:	461a      	mov	r2, r3
 80059ea:	68bb      	ldr	r3, [r7, #8]
 80059ec:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80059ee:	2300      	movs	r3, #0
}
 80059f0:	4618      	mov	r0, r3
 80059f2:	3718      	adds	r7, #24
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}

080059f8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b084      	sub	sp, #16
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005a00:	2300      	movs	r3, #0
 8005a02:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4a0d      	ldr	r2, [pc, #52]	@ (8005a40 <HAL_RTC_WaitForSynchro+0x48>)
 8005a0a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005a0c:	f7fe fc7a 	bl	8004304 <HAL_GetTick>
 8005a10:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005a12:	e009      	b.n	8005a28 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005a14:	f7fe fc76 	bl	8004304 <HAL_GetTick>
 8005a18:	4602      	mov	r2, r0
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	1ad3      	subs	r3, r2, r3
 8005a1e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005a22:	d901      	bls.n	8005a28 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8005a24:	2303      	movs	r3, #3
 8005a26:	e007      	b.n	8005a38 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	68db      	ldr	r3, [r3, #12]
 8005a2e:	f003 0320 	and.w	r3, r3, #32
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d0ee      	beq.n	8005a14 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8005a36:	2300      	movs	r3, #0
}
 8005a38:	4618      	mov	r0, r3
 8005a3a:	3710      	adds	r7, #16
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	bd80      	pop	{r7, pc}
 8005a40:	00017f5f 	.word	0x00017f5f

08005a44 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b084      	sub	sp, #16
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005a50:	2300      	movs	r3, #0
 8005a52:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	68db      	ldr	r3, [r3, #12]
 8005a5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d122      	bne.n	8005aa8 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	68da      	ldr	r2, [r3, #12]
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005a70:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005a72:	f7fe fc47 	bl	8004304 <HAL_GetTick>
 8005a76:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005a78:	e00c      	b.n	8005a94 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005a7a:	f7fe fc43 	bl	8004304 <HAL_GetTick>
 8005a7e:	4602      	mov	r2, r0
 8005a80:	68bb      	ldr	r3, [r7, #8]
 8005a82:	1ad3      	subs	r3, r2, r3
 8005a84:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005a88:	d904      	bls.n	8005a94 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2204      	movs	r2, #4
 8005a8e:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8005a90:	2301      	movs	r3, #1
 8005a92:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	68db      	ldr	r3, [r3, #12]
 8005a9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d102      	bne.n	8005aa8 <RTC_EnterInitMode+0x64>
 8005aa2:	7bfb      	ldrb	r3, [r7, #15]
 8005aa4:	2b01      	cmp	r3, #1
 8005aa6:	d1e8      	bne.n	8005a7a <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005aa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005aaa:	4618      	mov	r0, r3
 8005aac:	3710      	adds	r7, #16
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bd80      	pop	{r7, pc}

08005ab2 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005ab2:	b580      	push	{r7, lr}
 8005ab4:	b084      	sub	sp, #16
 8005ab6:	af00      	add	r7, sp, #0
 8005ab8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005aba:	2300      	movs	r3, #0
 8005abc:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	68da      	ldr	r2, [r3, #12]
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005acc:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	f003 0320 	and.w	r3, r3, #32
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d10a      	bne.n	8005af2 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005adc:	6878      	ldr	r0, [r7, #4]
 8005ade:	f7ff ff8b 	bl	80059f8 <HAL_RTC_WaitForSynchro>
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d004      	beq.n	8005af2 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2204      	movs	r2, #4
 8005aec:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8005aee:	2301      	movs	r3, #1
 8005af0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005af2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005af4:	4618      	mov	r0, r3
 8005af6:	3710      	adds	r7, #16
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}

08005afc <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8005afc:	b480      	push	{r7}
 8005afe:	b085      	sub	sp, #20
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	4603      	mov	r3, r0
 8005b04:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005b06:	2300      	movs	r3, #0
 8005b08:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8005b0a:	e005      	b.n	8005b18 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	3301      	adds	r3, #1
 8005b10:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8005b12:	79fb      	ldrb	r3, [r7, #7]
 8005b14:	3b0a      	subs	r3, #10
 8005b16:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8005b18:	79fb      	ldrb	r3, [r7, #7]
 8005b1a:	2b09      	cmp	r3, #9
 8005b1c:	d8f6      	bhi.n	8005b0c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	b2db      	uxtb	r3, r3
 8005b22:	011b      	lsls	r3, r3, #4
 8005b24:	b2da      	uxtb	r2, r3
 8005b26:	79fb      	ldrb	r3, [r7, #7]
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	b2db      	uxtb	r3, r3
}
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	3714      	adds	r7, #20
 8005b30:	46bd      	mov	sp, r7
 8005b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b36:	4770      	bx	lr

08005b38 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8005b38:	b480      	push	{r7}
 8005b3a:	b085      	sub	sp, #20
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	4603      	mov	r3, r0
 8005b40:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8005b42:	2300      	movs	r3, #0
 8005b44:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8005b46:	79fb      	ldrb	r3, [r7, #7]
 8005b48:	091b      	lsrs	r3, r3, #4
 8005b4a:	b2db      	uxtb	r3, r3
 8005b4c:	461a      	mov	r2, r3
 8005b4e:	4613      	mov	r3, r2
 8005b50:	009b      	lsls	r3, r3, #2
 8005b52:	4413      	add	r3, r2
 8005b54:	005b      	lsls	r3, r3, #1
 8005b56:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	b2da      	uxtb	r2, r3
 8005b5c:	79fb      	ldrb	r3, [r7, #7]
 8005b5e:	f003 030f 	and.w	r3, r3, #15
 8005b62:	b2db      	uxtb	r3, r3
 8005b64:	4413      	add	r3, r2
 8005b66:	b2db      	uxtb	r3, r3
}
 8005b68:	4618      	mov	r0, r3
 8005b6a:	3714      	adds	r7, #20
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b72:	4770      	bx	lr

08005b74 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b082      	sub	sp, #8
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d101      	bne.n	8005b86 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005b82:	2301      	movs	r3, #1
 8005b84:	e07b      	b.n	8005c7e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d108      	bne.n	8005ba0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b96:	d009      	beq.n	8005bac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	61da      	str	r2, [r3, #28]
 8005b9e:	e005      	b.n	8005bac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005bb8:	b2db      	uxtb	r3, r3
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d106      	bne.n	8005bcc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005bc6:	6878      	ldr	r0, [r7, #4]
 8005bc8:	f7fe f8d6 	bl	8003d78 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2202      	movs	r2, #2
 8005bd0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	681a      	ldr	r2, [r3, #0]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005be2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	685b      	ldr	r3, [r3, #4]
 8005be8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	689b      	ldr	r3, [r3, #8]
 8005bf0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005bf4:	431a      	orrs	r2, r3
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	68db      	ldr	r3, [r3, #12]
 8005bfa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005bfe:	431a      	orrs	r2, r3
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	691b      	ldr	r3, [r3, #16]
 8005c04:	f003 0302 	and.w	r3, r3, #2
 8005c08:	431a      	orrs	r2, r3
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	695b      	ldr	r3, [r3, #20]
 8005c0e:	f003 0301 	and.w	r3, r3, #1
 8005c12:	431a      	orrs	r2, r3
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	699b      	ldr	r3, [r3, #24]
 8005c18:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c1c:	431a      	orrs	r2, r3
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	69db      	ldr	r3, [r3, #28]
 8005c22:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005c26:	431a      	orrs	r2, r3
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6a1b      	ldr	r3, [r3, #32]
 8005c2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c30:	ea42 0103 	orr.w	r1, r2, r3
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c38:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	430a      	orrs	r2, r1
 8005c42:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	699b      	ldr	r3, [r3, #24]
 8005c48:	0c1b      	lsrs	r3, r3, #16
 8005c4a:	f003 0104 	and.w	r1, r3, #4
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c52:	f003 0210 	and.w	r2, r3, #16
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	430a      	orrs	r2, r1
 8005c5c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	69da      	ldr	r2, [r3, #28]
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005c6c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2200      	movs	r2, #0
 8005c72:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2201      	movs	r2, #1
 8005c78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005c7c:	2300      	movs	r3, #0
}
 8005c7e:	4618      	mov	r0, r3
 8005c80:	3708      	adds	r7, #8
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bd80      	pop	{r7, pc}

08005c86 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c86:	b580      	push	{r7, lr}
 8005c88:	b088      	sub	sp, #32
 8005c8a:	af00      	add	r7, sp, #0
 8005c8c:	60f8      	str	r0, [r7, #12]
 8005c8e:	60b9      	str	r1, [r7, #8]
 8005c90:	603b      	str	r3, [r7, #0]
 8005c92:	4613      	mov	r3, r2
 8005c94:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005c96:	2300      	movs	r3, #0
 8005c98:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005ca0:	2b01      	cmp	r3, #1
 8005ca2:	d101      	bne.n	8005ca8 <HAL_SPI_Transmit+0x22>
 8005ca4:	2302      	movs	r3, #2
 8005ca6:	e12d      	b.n	8005f04 <HAL_SPI_Transmit+0x27e>
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	2201      	movs	r2, #1
 8005cac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005cb0:	f7fe fb28 	bl	8004304 <HAL_GetTick>
 8005cb4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005cb6:	88fb      	ldrh	r3, [r7, #6]
 8005cb8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005cc0:	b2db      	uxtb	r3, r3
 8005cc2:	2b01      	cmp	r3, #1
 8005cc4:	d002      	beq.n	8005ccc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005cc6:	2302      	movs	r3, #2
 8005cc8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005cca:	e116      	b.n	8005efa <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d002      	beq.n	8005cd8 <HAL_SPI_Transmit+0x52>
 8005cd2:	88fb      	ldrh	r3, [r7, #6]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d102      	bne.n	8005cde <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005cd8:	2301      	movs	r3, #1
 8005cda:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005cdc:	e10d      	b.n	8005efa <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	2203      	movs	r2, #3
 8005ce2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	68ba      	ldr	r2, [r7, #8]
 8005cf0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	88fa      	ldrh	r2, [r7, #6]
 8005cf6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	88fa      	ldrh	r2, [r7, #6]
 8005cfc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	2200      	movs	r2, #0
 8005d02:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	2200      	movs	r2, #0
 8005d08:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	2200      	movs	r2, #0
 8005d14:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	2200      	movs	r2, #0
 8005d1a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	689b      	ldr	r3, [r3, #8]
 8005d20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d24:	d10f      	bne.n	8005d46 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	681a      	ldr	r2, [r3, #0]
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d34:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	681a      	ldr	r2, [r3, #0]
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005d44:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d50:	2b40      	cmp	r3, #64	@ 0x40
 8005d52:	d007      	beq.n	8005d64 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	681a      	ldr	r2, [r3, #0]
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005d62:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	68db      	ldr	r3, [r3, #12]
 8005d68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d6c:	d14f      	bne.n	8005e0e <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	685b      	ldr	r3, [r3, #4]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d002      	beq.n	8005d7c <HAL_SPI_Transmit+0xf6>
 8005d76:	8afb      	ldrh	r3, [r7, #22]
 8005d78:	2b01      	cmp	r3, #1
 8005d7a:	d142      	bne.n	8005e02 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d80:	881a      	ldrh	r2, [r3, #0]
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d8c:	1c9a      	adds	r2, r3, #2
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d96:	b29b      	uxth	r3, r3
 8005d98:	3b01      	subs	r3, #1
 8005d9a:	b29a      	uxth	r2, r3
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005da0:	e02f      	b.n	8005e02 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	f003 0302 	and.w	r3, r3, #2
 8005dac:	2b02      	cmp	r3, #2
 8005dae:	d112      	bne.n	8005dd6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005db4:	881a      	ldrh	r2, [r3, #0]
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dc0:	1c9a      	adds	r2, r3, #2
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005dca:	b29b      	uxth	r3, r3
 8005dcc:	3b01      	subs	r3, #1
 8005dce:	b29a      	uxth	r2, r3
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005dd4:	e015      	b.n	8005e02 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005dd6:	f7fe fa95 	bl	8004304 <HAL_GetTick>
 8005dda:	4602      	mov	r2, r0
 8005ddc:	69bb      	ldr	r3, [r7, #24]
 8005dde:	1ad3      	subs	r3, r2, r3
 8005de0:	683a      	ldr	r2, [r7, #0]
 8005de2:	429a      	cmp	r2, r3
 8005de4:	d803      	bhi.n	8005dee <HAL_SPI_Transmit+0x168>
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005dec:	d102      	bne.n	8005df4 <HAL_SPI_Transmit+0x16e>
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d106      	bne.n	8005e02 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8005df4:	2303      	movs	r3, #3
 8005df6:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8005e00:	e07b      	b.n	8005efa <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e06:	b29b      	uxth	r3, r3
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d1ca      	bne.n	8005da2 <HAL_SPI_Transmit+0x11c>
 8005e0c:	e050      	b.n	8005eb0 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d002      	beq.n	8005e1c <HAL_SPI_Transmit+0x196>
 8005e16:	8afb      	ldrh	r3, [r7, #22]
 8005e18:	2b01      	cmp	r3, #1
 8005e1a:	d144      	bne.n	8005ea6 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	330c      	adds	r3, #12
 8005e26:	7812      	ldrb	r2, [r2, #0]
 8005e28:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e2e:	1c5a      	adds	r2, r3, #1
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e38:	b29b      	uxth	r3, r3
 8005e3a:	3b01      	subs	r3, #1
 8005e3c:	b29a      	uxth	r2, r3
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005e42:	e030      	b.n	8005ea6 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	689b      	ldr	r3, [r3, #8]
 8005e4a:	f003 0302 	and.w	r3, r3, #2
 8005e4e:	2b02      	cmp	r3, #2
 8005e50:	d113      	bne.n	8005e7a <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	330c      	adds	r3, #12
 8005e5c:	7812      	ldrb	r2, [r2, #0]
 8005e5e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e64:	1c5a      	adds	r2, r3, #1
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e6e:	b29b      	uxth	r3, r3
 8005e70:	3b01      	subs	r3, #1
 8005e72:	b29a      	uxth	r2, r3
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005e78:	e015      	b.n	8005ea6 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e7a:	f7fe fa43 	bl	8004304 <HAL_GetTick>
 8005e7e:	4602      	mov	r2, r0
 8005e80:	69bb      	ldr	r3, [r7, #24]
 8005e82:	1ad3      	subs	r3, r2, r3
 8005e84:	683a      	ldr	r2, [r7, #0]
 8005e86:	429a      	cmp	r2, r3
 8005e88:	d803      	bhi.n	8005e92 <HAL_SPI_Transmit+0x20c>
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005e90:	d102      	bne.n	8005e98 <HAL_SPI_Transmit+0x212>
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d106      	bne.n	8005ea6 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8005e98:	2303      	movs	r3, #3
 8005e9a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	2201      	movs	r2, #1
 8005ea0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8005ea4:	e029      	b.n	8005efa <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005eaa:	b29b      	uxth	r3, r3
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d1c9      	bne.n	8005e44 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005eb0:	69ba      	ldr	r2, [r7, #24]
 8005eb2:	6839      	ldr	r1, [r7, #0]
 8005eb4:	68f8      	ldr	r0, [r7, #12]
 8005eb6:	f000 fbdf 	bl	8006678 <SPI_EndRxTxTransaction>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d002      	beq.n	8005ec6 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	2220      	movs	r2, #32
 8005ec4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	689b      	ldr	r3, [r3, #8]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d10a      	bne.n	8005ee4 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005ece:	2300      	movs	r3, #0
 8005ed0:	613b      	str	r3, [r7, #16]
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	68db      	ldr	r3, [r3, #12]
 8005ed8:	613b      	str	r3, [r7, #16]
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	689b      	ldr	r3, [r3, #8]
 8005ee0:	613b      	str	r3, [r7, #16]
 8005ee2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d002      	beq.n	8005ef2 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8005eec:	2301      	movs	r3, #1
 8005eee:	77fb      	strb	r3, [r7, #31]
 8005ef0:	e003      	b.n	8005efa <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	2201      	movs	r2, #1
 8005ef6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	2200      	movs	r2, #0
 8005efe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8005f02:	7ffb      	ldrb	r3, [r7, #31]
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	3720      	adds	r7, #32
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	bd80      	pop	{r7, pc}

08005f0c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b088      	sub	sp, #32
 8005f10:	af02      	add	r7, sp, #8
 8005f12:	60f8      	str	r0, [r7, #12]
 8005f14:	60b9      	str	r1, [r7, #8]
 8005f16:	603b      	str	r3, [r7, #0]
 8005f18:	4613      	mov	r3, r2
 8005f1a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005f26:	b2db      	uxtb	r3, r3
 8005f28:	2b01      	cmp	r3, #1
 8005f2a:	d002      	beq.n	8005f32 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8005f2c:	2302      	movs	r3, #2
 8005f2e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005f30:	e0fb      	b.n	800612a <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f3a:	d112      	bne.n	8005f62 <HAL_SPI_Receive+0x56>
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	689b      	ldr	r3, [r3, #8]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d10e      	bne.n	8005f62 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	2204      	movs	r2, #4
 8005f48:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005f4c:	88fa      	ldrh	r2, [r7, #6]
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	9300      	str	r3, [sp, #0]
 8005f52:	4613      	mov	r3, r2
 8005f54:	68ba      	ldr	r2, [r7, #8]
 8005f56:	68b9      	ldr	r1, [r7, #8]
 8005f58:	68f8      	ldr	r0, [r7, #12]
 8005f5a:	f000 f8ef 	bl	800613c <HAL_SPI_TransmitReceive>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	e0e8      	b.n	8006134 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	d101      	bne.n	8005f70 <HAL_SPI_Receive+0x64>
 8005f6c:	2302      	movs	r3, #2
 8005f6e:	e0e1      	b.n	8006134 <HAL_SPI_Receive+0x228>
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	2201      	movs	r2, #1
 8005f74:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005f78:	f7fe f9c4 	bl	8004304 <HAL_GetTick>
 8005f7c:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8005f7e:	68bb      	ldr	r3, [r7, #8]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d002      	beq.n	8005f8a <HAL_SPI_Receive+0x7e>
 8005f84:	88fb      	ldrh	r3, [r7, #6]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d102      	bne.n	8005f90 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005f8e:	e0cc      	b.n	800612a <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	2204      	movs	r2, #4
 8005f94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	68ba      	ldr	r2, [r7, #8]
 8005fa2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	88fa      	ldrh	r2, [r7, #6]
 8005fa8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	88fa      	ldrh	r2, [r7, #6]
 8005fae:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	689b      	ldr	r3, [r3, #8]
 8005fd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005fd6:	d10f      	bne.n	8005ff8 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	681a      	ldr	r2, [r3, #0]
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005fe6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	681a      	ldr	r2, [r3, #0]
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005ff6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006002:	2b40      	cmp	r3, #64	@ 0x40
 8006004:	d007      	beq.n	8006016 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	681a      	ldr	r2, [r3, #0]
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006014:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	68db      	ldr	r3, [r3, #12]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d16a      	bne.n	80060f4 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800601e:	e032      	b.n	8006086 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	689b      	ldr	r3, [r3, #8]
 8006026:	f003 0301 	and.w	r3, r3, #1
 800602a:	2b01      	cmp	r3, #1
 800602c:	d115      	bne.n	800605a <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f103 020c 	add.w	r2, r3, #12
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800603a:	7812      	ldrb	r2, [r2, #0]
 800603c:	b2d2      	uxtb	r2, r2
 800603e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006044:	1c5a      	adds	r2, r3, #1
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800604e:	b29b      	uxth	r3, r3
 8006050:	3b01      	subs	r3, #1
 8006052:	b29a      	uxth	r2, r3
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006058:	e015      	b.n	8006086 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800605a:	f7fe f953 	bl	8004304 <HAL_GetTick>
 800605e:	4602      	mov	r2, r0
 8006060:	693b      	ldr	r3, [r7, #16]
 8006062:	1ad3      	subs	r3, r2, r3
 8006064:	683a      	ldr	r2, [r7, #0]
 8006066:	429a      	cmp	r2, r3
 8006068:	d803      	bhi.n	8006072 <HAL_SPI_Receive+0x166>
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006070:	d102      	bne.n	8006078 <HAL_SPI_Receive+0x16c>
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d106      	bne.n	8006086 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8006078:	2303      	movs	r3, #3
 800607a:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	2201      	movs	r2, #1
 8006080:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8006084:	e051      	b.n	800612a <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800608a:	b29b      	uxth	r3, r3
 800608c:	2b00      	cmp	r3, #0
 800608e:	d1c7      	bne.n	8006020 <HAL_SPI_Receive+0x114>
 8006090:	e035      	b.n	80060fe <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	689b      	ldr	r3, [r3, #8]
 8006098:	f003 0301 	and.w	r3, r3, #1
 800609c:	2b01      	cmp	r3, #1
 800609e:	d113      	bne.n	80060c8 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	68da      	ldr	r2, [r3, #12]
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060aa:	b292      	uxth	r2, r2
 80060ac:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060b2:	1c9a      	adds	r2, r3, #2
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060bc:	b29b      	uxth	r3, r3
 80060be:	3b01      	subs	r3, #1
 80060c0:	b29a      	uxth	r2, r3
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80060c6:	e015      	b.n	80060f4 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80060c8:	f7fe f91c 	bl	8004304 <HAL_GetTick>
 80060cc:	4602      	mov	r2, r0
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	1ad3      	subs	r3, r2, r3
 80060d2:	683a      	ldr	r2, [r7, #0]
 80060d4:	429a      	cmp	r2, r3
 80060d6:	d803      	bhi.n	80060e0 <HAL_SPI_Receive+0x1d4>
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80060de:	d102      	bne.n	80060e6 <HAL_SPI_Receive+0x1da>
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d106      	bne.n	80060f4 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 80060e6:	2303      	movs	r3, #3
 80060e8:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2201      	movs	r2, #1
 80060ee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80060f2:	e01a      	b.n	800612a <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060f8:	b29b      	uxth	r3, r3
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d1c9      	bne.n	8006092 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80060fe:	693a      	ldr	r2, [r7, #16]
 8006100:	6839      	ldr	r1, [r7, #0]
 8006102:	68f8      	ldr	r0, [r7, #12]
 8006104:	f000 fa52 	bl	80065ac <SPI_EndRxTransaction>
 8006108:	4603      	mov	r3, r0
 800610a:	2b00      	cmp	r3, #0
 800610c:	d002      	beq.n	8006114 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	2220      	movs	r2, #32
 8006112:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006118:	2b00      	cmp	r3, #0
 800611a:	d002      	beq.n	8006122 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 800611c:	2301      	movs	r3, #1
 800611e:	75fb      	strb	r3, [r7, #23]
 8006120:	e003      	b.n	800612a <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	2201      	movs	r2, #1
 8006126:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	2200      	movs	r2, #0
 800612e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8006132:	7dfb      	ldrb	r3, [r7, #23]
}
 8006134:	4618      	mov	r0, r3
 8006136:	3718      	adds	r7, #24
 8006138:	46bd      	mov	sp, r7
 800613a:	bd80      	pop	{r7, pc}

0800613c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b08c      	sub	sp, #48	@ 0x30
 8006140:	af00      	add	r7, sp, #0
 8006142:	60f8      	str	r0, [r7, #12]
 8006144:	60b9      	str	r1, [r7, #8]
 8006146:	607a      	str	r2, [r7, #4]
 8006148:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800614a:	2301      	movs	r3, #1
 800614c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800614e:	2300      	movs	r3, #0
 8006150:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800615a:	2b01      	cmp	r3, #1
 800615c:	d101      	bne.n	8006162 <HAL_SPI_TransmitReceive+0x26>
 800615e:	2302      	movs	r3, #2
 8006160:	e198      	b.n	8006494 <HAL_SPI_TransmitReceive+0x358>
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	2201      	movs	r2, #1
 8006166:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800616a:	f7fe f8cb 	bl	8004304 <HAL_GetTick>
 800616e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006176:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006180:	887b      	ldrh	r3, [r7, #2]
 8006182:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006184:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006188:	2b01      	cmp	r3, #1
 800618a:	d00f      	beq.n	80061ac <HAL_SPI_TransmitReceive+0x70>
 800618c:	69fb      	ldr	r3, [r7, #28]
 800618e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006192:	d107      	bne.n	80061a4 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	689b      	ldr	r3, [r3, #8]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d103      	bne.n	80061a4 <HAL_SPI_TransmitReceive+0x68>
 800619c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80061a0:	2b04      	cmp	r3, #4
 80061a2:	d003      	beq.n	80061ac <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80061a4:	2302      	movs	r3, #2
 80061a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 80061aa:	e16d      	b.n	8006488 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d005      	beq.n	80061be <HAL_SPI_TransmitReceive+0x82>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d002      	beq.n	80061be <HAL_SPI_TransmitReceive+0x82>
 80061b8:	887b      	ldrh	r3, [r7, #2]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d103      	bne.n	80061c6 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80061be:	2301      	movs	r3, #1
 80061c0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 80061c4:	e160      	b.n	8006488 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80061cc:	b2db      	uxtb	r3, r3
 80061ce:	2b04      	cmp	r3, #4
 80061d0:	d003      	beq.n	80061da <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	2205      	movs	r2, #5
 80061d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	2200      	movs	r2, #0
 80061de:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	687a      	ldr	r2, [r7, #4]
 80061e4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	887a      	ldrh	r2, [r7, #2]
 80061ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	887a      	ldrh	r2, [r7, #2]
 80061f0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	68ba      	ldr	r2, [r7, #8]
 80061f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	887a      	ldrh	r2, [r7, #2]
 80061fc:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	887a      	ldrh	r2, [r7, #2]
 8006202:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	2200      	movs	r2, #0
 8006208:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	2200      	movs	r2, #0
 800620e:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800621a:	2b40      	cmp	r3, #64	@ 0x40
 800621c:	d007      	beq.n	800622e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	681a      	ldr	r2, [r3, #0]
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800622c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	68db      	ldr	r3, [r3, #12]
 8006232:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006236:	d17c      	bne.n	8006332 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d002      	beq.n	8006246 <HAL_SPI_TransmitReceive+0x10a>
 8006240:	8b7b      	ldrh	r3, [r7, #26]
 8006242:	2b01      	cmp	r3, #1
 8006244:	d16a      	bne.n	800631c <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800624a:	881a      	ldrh	r2, [r3, #0]
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006256:	1c9a      	adds	r2, r3, #2
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006260:	b29b      	uxth	r3, r3
 8006262:	3b01      	subs	r3, #1
 8006264:	b29a      	uxth	r2, r3
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800626a:	e057      	b.n	800631c <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	689b      	ldr	r3, [r3, #8]
 8006272:	f003 0302 	and.w	r3, r3, #2
 8006276:	2b02      	cmp	r3, #2
 8006278:	d11b      	bne.n	80062b2 <HAL_SPI_TransmitReceive+0x176>
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800627e:	b29b      	uxth	r3, r3
 8006280:	2b00      	cmp	r3, #0
 8006282:	d016      	beq.n	80062b2 <HAL_SPI_TransmitReceive+0x176>
 8006284:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006286:	2b01      	cmp	r3, #1
 8006288:	d113      	bne.n	80062b2 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800628e:	881a      	ldrh	r2, [r3, #0]
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800629a:	1c9a      	adds	r2, r3, #2
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80062a4:	b29b      	uxth	r3, r3
 80062a6:	3b01      	subs	r3, #1
 80062a8:	b29a      	uxth	r2, r3
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80062ae:	2300      	movs	r3, #0
 80062b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	689b      	ldr	r3, [r3, #8]
 80062b8:	f003 0301 	and.w	r3, r3, #1
 80062bc:	2b01      	cmp	r3, #1
 80062be:	d119      	bne.n	80062f4 <HAL_SPI_TransmitReceive+0x1b8>
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80062c4:	b29b      	uxth	r3, r3
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d014      	beq.n	80062f4 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	68da      	ldr	r2, [r3, #12]
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062d4:	b292      	uxth	r2, r2
 80062d6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062dc:	1c9a      	adds	r2, r3, #2
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80062e6:	b29b      	uxth	r3, r3
 80062e8:	3b01      	subs	r3, #1
 80062ea:	b29a      	uxth	r2, r3
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80062f0:	2301      	movs	r3, #1
 80062f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80062f4:	f7fe f806 	bl	8004304 <HAL_GetTick>
 80062f8:	4602      	mov	r2, r0
 80062fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062fc:	1ad3      	subs	r3, r2, r3
 80062fe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006300:	429a      	cmp	r2, r3
 8006302:	d80b      	bhi.n	800631c <HAL_SPI_TransmitReceive+0x1e0>
 8006304:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006306:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800630a:	d007      	beq.n	800631c <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 800630c:	2303      	movs	r3, #3
 800630e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	2201      	movs	r2, #1
 8006316:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 800631a:	e0b5      	b.n	8006488 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006320:	b29b      	uxth	r3, r3
 8006322:	2b00      	cmp	r3, #0
 8006324:	d1a2      	bne.n	800626c <HAL_SPI_TransmitReceive+0x130>
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800632a:	b29b      	uxth	r3, r3
 800632c:	2b00      	cmp	r3, #0
 800632e:	d19d      	bne.n	800626c <HAL_SPI_TransmitReceive+0x130>
 8006330:	e080      	b.n	8006434 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d002      	beq.n	8006340 <HAL_SPI_TransmitReceive+0x204>
 800633a:	8b7b      	ldrh	r3, [r7, #26]
 800633c:	2b01      	cmp	r3, #1
 800633e:	d16f      	bne.n	8006420 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	330c      	adds	r3, #12
 800634a:	7812      	ldrb	r2, [r2, #0]
 800634c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006352:	1c5a      	adds	r2, r3, #1
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800635c:	b29b      	uxth	r3, r3
 800635e:	3b01      	subs	r3, #1
 8006360:	b29a      	uxth	r2, r3
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006366:	e05b      	b.n	8006420 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	689b      	ldr	r3, [r3, #8]
 800636e:	f003 0302 	and.w	r3, r3, #2
 8006372:	2b02      	cmp	r3, #2
 8006374:	d11c      	bne.n	80063b0 <HAL_SPI_TransmitReceive+0x274>
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800637a:	b29b      	uxth	r3, r3
 800637c:	2b00      	cmp	r3, #0
 800637e:	d017      	beq.n	80063b0 <HAL_SPI_TransmitReceive+0x274>
 8006380:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006382:	2b01      	cmp	r3, #1
 8006384:	d114      	bne.n	80063b0 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	330c      	adds	r3, #12
 8006390:	7812      	ldrb	r2, [r2, #0]
 8006392:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006398:	1c5a      	adds	r2, r3, #1
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80063a2:	b29b      	uxth	r3, r3
 80063a4:	3b01      	subs	r3, #1
 80063a6:	b29a      	uxth	r2, r3
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80063ac:	2300      	movs	r3, #0
 80063ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	689b      	ldr	r3, [r3, #8]
 80063b6:	f003 0301 	and.w	r3, r3, #1
 80063ba:	2b01      	cmp	r3, #1
 80063bc:	d119      	bne.n	80063f2 <HAL_SPI_TransmitReceive+0x2b6>
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063c2:	b29b      	uxth	r3, r3
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d014      	beq.n	80063f2 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	68da      	ldr	r2, [r3, #12]
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063d2:	b2d2      	uxtb	r2, r2
 80063d4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063da:	1c5a      	adds	r2, r3, #1
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063e4:	b29b      	uxth	r3, r3
 80063e6:	3b01      	subs	r3, #1
 80063e8:	b29a      	uxth	r2, r3
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80063ee:	2301      	movs	r3, #1
 80063f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80063f2:	f7fd ff87 	bl	8004304 <HAL_GetTick>
 80063f6:	4602      	mov	r2, r0
 80063f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063fa:	1ad3      	subs	r3, r2, r3
 80063fc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80063fe:	429a      	cmp	r2, r3
 8006400:	d803      	bhi.n	800640a <HAL_SPI_TransmitReceive+0x2ce>
 8006402:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006404:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006408:	d102      	bne.n	8006410 <HAL_SPI_TransmitReceive+0x2d4>
 800640a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800640c:	2b00      	cmp	r3, #0
 800640e:	d107      	bne.n	8006420 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8006410:	2303      	movs	r3, #3
 8006412:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	2201      	movs	r2, #1
 800641a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 800641e:	e033      	b.n	8006488 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006424:	b29b      	uxth	r3, r3
 8006426:	2b00      	cmp	r3, #0
 8006428:	d19e      	bne.n	8006368 <HAL_SPI_TransmitReceive+0x22c>
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800642e:	b29b      	uxth	r3, r3
 8006430:	2b00      	cmp	r3, #0
 8006432:	d199      	bne.n	8006368 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006434:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006436:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006438:	68f8      	ldr	r0, [r7, #12]
 800643a:	f000 f91d 	bl	8006678 <SPI_EndRxTxTransaction>
 800643e:	4603      	mov	r3, r0
 8006440:	2b00      	cmp	r3, #0
 8006442:	d006      	beq.n	8006452 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8006444:	2301      	movs	r3, #1
 8006446:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	2220      	movs	r2, #32
 800644e:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8006450:	e01a      	b.n	8006488 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	689b      	ldr	r3, [r3, #8]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d10a      	bne.n	8006470 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800645a:	2300      	movs	r3, #0
 800645c:	617b      	str	r3, [r7, #20]
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	68db      	ldr	r3, [r3, #12]
 8006464:	617b      	str	r3, [r7, #20]
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	689b      	ldr	r3, [r3, #8]
 800646c:	617b      	str	r3, [r7, #20]
 800646e:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006474:	2b00      	cmp	r3, #0
 8006476:	d003      	beq.n	8006480 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8006478:	2301      	movs	r3, #1
 800647a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800647e:	e003      	b.n	8006488 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	2201      	movs	r2, #1
 8006484:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	2200      	movs	r2, #0
 800648c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8006490:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8006494:	4618      	mov	r0, r3
 8006496:	3730      	adds	r7, #48	@ 0x30
 8006498:	46bd      	mov	sp, r7
 800649a:	bd80      	pop	{r7, pc}

0800649c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b088      	sub	sp, #32
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	60f8      	str	r0, [r7, #12]
 80064a4:	60b9      	str	r1, [r7, #8]
 80064a6:	603b      	str	r3, [r7, #0]
 80064a8:	4613      	mov	r3, r2
 80064aa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80064ac:	f7fd ff2a 	bl	8004304 <HAL_GetTick>
 80064b0:	4602      	mov	r2, r0
 80064b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064b4:	1a9b      	subs	r3, r3, r2
 80064b6:	683a      	ldr	r2, [r7, #0]
 80064b8:	4413      	add	r3, r2
 80064ba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80064bc:	f7fd ff22 	bl	8004304 <HAL_GetTick>
 80064c0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80064c2:	4b39      	ldr	r3, [pc, #228]	@ (80065a8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	015b      	lsls	r3, r3, #5
 80064c8:	0d1b      	lsrs	r3, r3, #20
 80064ca:	69fa      	ldr	r2, [r7, #28]
 80064cc:	fb02 f303 	mul.w	r3, r2, r3
 80064d0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80064d2:	e054      	b.n	800657e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80064da:	d050      	beq.n	800657e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80064dc:	f7fd ff12 	bl	8004304 <HAL_GetTick>
 80064e0:	4602      	mov	r2, r0
 80064e2:	69bb      	ldr	r3, [r7, #24]
 80064e4:	1ad3      	subs	r3, r2, r3
 80064e6:	69fa      	ldr	r2, [r7, #28]
 80064e8:	429a      	cmp	r2, r3
 80064ea:	d902      	bls.n	80064f2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80064ec:	69fb      	ldr	r3, [r7, #28]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d13d      	bne.n	800656e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	685a      	ldr	r2, [r3, #4]
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006500:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	685b      	ldr	r3, [r3, #4]
 8006506:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800650a:	d111      	bne.n	8006530 <SPI_WaitFlagStateUntilTimeout+0x94>
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	689b      	ldr	r3, [r3, #8]
 8006510:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006514:	d004      	beq.n	8006520 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	689b      	ldr	r3, [r3, #8]
 800651a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800651e:	d107      	bne.n	8006530 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	681a      	ldr	r2, [r3, #0]
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800652e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006534:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006538:	d10f      	bne.n	800655a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	681a      	ldr	r2, [r3, #0]
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006548:	601a      	str	r2, [r3, #0]
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	681a      	ldr	r2, [r3, #0]
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006558:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	2201      	movs	r2, #1
 800655e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	2200      	movs	r2, #0
 8006566:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800656a:	2303      	movs	r3, #3
 800656c:	e017      	b.n	800659e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d101      	bne.n	8006578 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006574:	2300      	movs	r3, #0
 8006576:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006578:	697b      	ldr	r3, [r7, #20]
 800657a:	3b01      	subs	r3, #1
 800657c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	689a      	ldr	r2, [r3, #8]
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	4013      	ands	r3, r2
 8006588:	68ba      	ldr	r2, [r7, #8]
 800658a:	429a      	cmp	r2, r3
 800658c:	bf0c      	ite	eq
 800658e:	2301      	moveq	r3, #1
 8006590:	2300      	movne	r3, #0
 8006592:	b2db      	uxtb	r3, r3
 8006594:	461a      	mov	r2, r3
 8006596:	79fb      	ldrb	r3, [r7, #7]
 8006598:	429a      	cmp	r2, r3
 800659a:	d19b      	bne.n	80064d4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800659c:	2300      	movs	r3, #0
}
 800659e:	4618      	mov	r0, r3
 80065a0:	3720      	adds	r7, #32
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}
 80065a6:	bf00      	nop
 80065a8:	200000a4 	.word	0x200000a4

080065ac <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b086      	sub	sp, #24
 80065b0:	af02      	add	r7, sp, #8
 80065b2:	60f8      	str	r0, [r7, #12]
 80065b4:	60b9      	str	r1, [r7, #8]
 80065b6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	685b      	ldr	r3, [r3, #4]
 80065bc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80065c0:	d111      	bne.n	80065e6 <SPI_EndRxTransaction+0x3a>
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	689b      	ldr	r3, [r3, #8]
 80065c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065ca:	d004      	beq.n	80065d6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	689b      	ldr	r3, [r3, #8]
 80065d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065d4:	d107      	bne.n	80065e6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	681a      	ldr	r2, [r3, #0]
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80065e4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	685b      	ldr	r3, [r3, #4]
 80065ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80065ee:	d12a      	bne.n	8006646 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	689b      	ldr	r3, [r3, #8]
 80065f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065f8:	d012      	beq.n	8006620 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	9300      	str	r3, [sp, #0]
 80065fe:	68bb      	ldr	r3, [r7, #8]
 8006600:	2200      	movs	r2, #0
 8006602:	2180      	movs	r1, #128	@ 0x80
 8006604:	68f8      	ldr	r0, [r7, #12]
 8006606:	f7ff ff49 	bl	800649c <SPI_WaitFlagStateUntilTimeout>
 800660a:	4603      	mov	r3, r0
 800660c:	2b00      	cmp	r3, #0
 800660e:	d02d      	beq.n	800666c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006614:	f043 0220 	orr.w	r2, r3, #32
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800661c:	2303      	movs	r3, #3
 800661e:	e026      	b.n	800666e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	9300      	str	r3, [sp, #0]
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	2200      	movs	r2, #0
 8006628:	2101      	movs	r1, #1
 800662a:	68f8      	ldr	r0, [r7, #12]
 800662c:	f7ff ff36 	bl	800649c <SPI_WaitFlagStateUntilTimeout>
 8006630:	4603      	mov	r3, r0
 8006632:	2b00      	cmp	r3, #0
 8006634:	d01a      	beq.n	800666c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800663a:	f043 0220 	orr.w	r2, r3, #32
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006642:	2303      	movs	r3, #3
 8006644:	e013      	b.n	800666e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	9300      	str	r3, [sp, #0]
 800664a:	68bb      	ldr	r3, [r7, #8]
 800664c:	2200      	movs	r2, #0
 800664e:	2101      	movs	r1, #1
 8006650:	68f8      	ldr	r0, [r7, #12]
 8006652:	f7ff ff23 	bl	800649c <SPI_WaitFlagStateUntilTimeout>
 8006656:	4603      	mov	r3, r0
 8006658:	2b00      	cmp	r3, #0
 800665a:	d007      	beq.n	800666c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006660:	f043 0220 	orr.w	r2, r3, #32
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006668:	2303      	movs	r3, #3
 800666a:	e000      	b.n	800666e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800666c:	2300      	movs	r3, #0
}
 800666e:	4618      	mov	r0, r3
 8006670:	3710      	adds	r7, #16
 8006672:	46bd      	mov	sp, r7
 8006674:	bd80      	pop	{r7, pc}
	...

08006678 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b088      	sub	sp, #32
 800667c:	af02      	add	r7, sp, #8
 800667e:	60f8      	str	r0, [r7, #12]
 8006680:	60b9      	str	r1, [r7, #8]
 8006682:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	9300      	str	r3, [sp, #0]
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	2201      	movs	r2, #1
 800668c:	2102      	movs	r1, #2
 800668e:	68f8      	ldr	r0, [r7, #12]
 8006690:	f7ff ff04 	bl	800649c <SPI_WaitFlagStateUntilTimeout>
 8006694:	4603      	mov	r3, r0
 8006696:	2b00      	cmp	r3, #0
 8006698:	d007      	beq.n	80066aa <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800669e:	f043 0220 	orr.w	r2, r3, #32
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80066a6:	2303      	movs	r3, #3
 80066a8:	e032      	b.n	8006710 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80066aa:	4b1b      	ldr	r3, [pc, #108]	@ (8006718 <SPI_EndRxTxTransaction+0xa0>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4a1b      	ldr	r2, [pc, #108]	@ (800671c <SPI_EndRxTxTransaction+0xa4>)
 80066b0:	fba2 2303 	umull	r2, r3, r2, r3
 80066b4:	0d5b      	lsrs	r3, r3, #21
 80066b6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80066ba:	fb02 f303 	mul.w	r3, r2, r3
 80066be:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80066c8:	d112      	bne.n	80066f0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	9300      	str	r3, [sp, #0]
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	2200      	movs	r2, #0
 80066d2:	2180      	movs	r1, #128	@ 0x80
 80066d4:	68f8      	ldr	r0, [r7, #12]
 80066d6:	f7ff fee1 	bl	800649c <SPI_WaitFlagStateUntilTimeout>
 80066da:	4603      	mov	r3, r0
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d016      	beq.n	800670e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066e4:	f043 0220 	orr.w	r2, r3, #32
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80066ec:	2303      	movs	r3, #3
 80066ee:	e00f      	b.n	8006710 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80066f0:	697b      	ldr	r3, [r7, #20]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d00a      	beq.n	800670c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80066f6:	697b      	ldr	r3, [r7, #20]
 80066f8:	3b01      	subs	r3, #1
 80066fa:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	689b      	ldr	r3, [r3, #8]
 8006702:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006706:	2b80      	cmp	r3, #128	@ 0x80
 8006708:	d0f2      	beq.n	80066f0 <SPI_EndRxTxTransaction+0x78>
 800670a:	e000      	b.n	800670e <SPI_EndRxTxTransaction+0x96>
        break;
 800670c:	bf00      	nop
  }

  return HAL_OK;
 800670e:	2300      	movs	r3, #0
}
 8006710:	4618      	mov	r0, r3
 8006712:	3718      	adds	r7, #24
 8006714:	46bd      	mov	sp, r7
 8006716:	bd80      	pop	{r7, pc}
 8006718:	200000a4 	.word	0x200000a4
 800671c:	165e9f81 	.word	0x165e9f81

08006720 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b082      	sub	sp, #8
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d101      	bne.n	8006732 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800672e:	2301      	movs	r3, #1
 8006730:	e041      	b.n	80067b6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006738:	b2db      	uxtb	r3, r3
 800673a:	2b00      	cmp	r3, #0
 800673c:	d106      	bne.n	800674c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2200      	movs	r2, #0
 8006742:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006746:	6878      	ldr	r0, [r7, #4]
 8006748:	f7fd fb80 	bl	8003e4c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2202      	movs	r2, #2
 8006750:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681a      	ldr	r2, [r3, #0]
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	3304      	adds	r3, #4
 800675c:	4619      	mov	r1, r3
 800675e:	4610      	mov	r0, r2
 8006760:	f000 fc58 	bl	8007014 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2201      	movs	r2, #1
 8006768:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2201      	movs	r2, #1
 8006770:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2201      	movs	r2, #1
 8006778:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2201      	movs	r2, #1
 8006780:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2201      	movs	r2, #1
 8006788:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2201      	movs	r2, #1
 8006790:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2201      	movs	r2, #1
 8006798:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2201      	movs	r2, #1
 80067a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2201      	movs	r2, #1
 80067a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2201      	movs	r2, #1
 80067b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80067b4:	2300      	movs	r3, #0
}
 80067b6:	4618      	mov	r0, r3
 80067b8:	3708      	adds	r7, #8
 80067ba:	46bd      	mov	sp, r7
 80067bc:	bd80      	pop	{r7, pc}
	...

080067c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80067c0:	b480      	push	{r7}
 80067c2:	b085      	sub	sp, #20
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80067ce:	b2db      	uxtb	r3, r3
 80067d0:	2b01      	cmp	r3, #1
 80067d2:	d001      	beq.n	80067d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80067d4:	2301      	movs	r3, #1
 80067d6:	e04e      	b.n	8006876 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2202      	movs	r2, #2
 80067dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	68da      	ldr	r2, [r3, #12]
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f042 0201 	orr.w	r2, r2, #1
 80067ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	4a23      	ldr	r2, [pc, #140]	@ (8006884 <HAL_TIM_Base_Start_IT+0xc4>)
 80067f6:	4293      	cmp	r3, r2
 80067f8:	d022      	beq.n	8006840 <HAL_TIM_Base_Start_IT+0x80>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006802:	d01d      	beq.n	8006840 <HAL_TIM_Base_Start_IT+0x80>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	4a1f      	ldr	r2, [pc, #124]	@ (8006888 <HAL_TIM_Base_Start_IT+0xc8>)
 800680a:	4293      	cmp	r3, r2
 800680c:	d018      	beq.n	8006840 <HAL_TIM_Base_Start_IT+0x80>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	4a1e      	ldr	r2, [pc, #120]	@ (800688c <HAL_TIM_Base_Start_IT+0xcc>)
 8006814:	4293      	cmp	r3, r2
 8006816:	d013      	beq.n	8006840 <HAL_TIM_Base_Start_IT+0x80>
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	4a1c      	ldr	r2, [pc, #112]	@ (8006890 <HAL_TIM_Base_Start_IT+0xd0>)
 800681e:	4293      	cmp	r3, r2
 8006820:	d00e      	beq.n	8006840 <HAL_TIM_Base_Start_IT+0x80>
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	4a1b      	ldr	r2, [pc, #108]	@ (8006894 <HAL_TIM_Base_Start_IT+0xd4>)
 8006828:	4293      	cmp	r3, r2
 800682a:	d009      	beq.n	8006840 <HAL_TIM_Base_Start_IT+0x80>
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	4a19      	ldr	r2, [pc, #100]	@ (8006898 <HAL_TIM_Base_Start_IT+0xd8>)
 8006832:	4293      	cmp	r3, r2
 8006834:	d004      	beq.n	8006840 <HAL_TIM_Base_Start_IT+0x80>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	4a18      	ldr	r2, [pc, #96]	@ (800689c <HAL_TIM_Base_Start_IT+0xdc>)
 800683c:	4293      	cmp	r3, r2
 800683e:	d111      	bne.n	8006864 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	689b      	ldr	r3, [r3, #8]
 8006846:	f003 0307 	and.w	r3, r3, #7
 800684a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2b06      	cmp	r3, #6
 8006850:	d010      	beq.n	8006874 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	681a      	ldr	r2, [r3, #0]
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f042 0201 	orr.w	r2, r2, #1
 8006860:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006862:	e007      	b.n	8006874 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	681a      	ldr	r2, [r3, #0]
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f042 0201 	orr.w	r2, r2, #1
 8006872:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006874:	2300      	movs	r3, #0
}
 8006876:	4618      	mov	r0, r3
 8006878:	3714      	adds	r7, #20
 800687a:	46bd      	mov	sp, r7
 800687c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006880:	4770      	bx	lr
 8006882:	bf00      	nop
 8006884:	40010000 	.word	0x40010000
 8006888:	40000400 	.word	0x40000400
 800688c:	40000800 	.word	0x40000800
 8006890:	40000c00 	.word	0x40000c00
 8006894:	40010400 	.word	0x40010400
 8006898:	40014000 	.word	0x40014000
 800689c:	40001800 	.word	0x40001800

080068a0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b082      	sub	sp, #8
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d101      	bne.n	80068b2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80068ae:	2301      	movs	r3, #1
 80068b0:	e041      	b.n	8006936 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80068b8:	b2db      	uxtb	r3, r3
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d106      	bne.n	80068cc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2200      	movs	r2, #0
 80068c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80068c6:	6878      	ldr	r0, [r7, #4]
 80068c8:	f7fd fa9e 	bl	8003e08 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2202      	movs	r2, #2
 80068d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681a      	ldr	r2, [r3, #0]
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	3304      	adds	r3, #4
 80068dc:	4619      	mov	r1, r3
 80068de:	4610      	mov	r0, r2
 80068e0:	f000 fb98 	bl	8007014 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2201      	movs	r2, #1
 80068e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2201      	movs	r2, #1
 80068f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2201      	movs	r2, #1
 80068f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2201      	movs	r2, #1
 8006900:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2201      	movs	r2, #1
 8006908:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2201      	movs	r2, #1
 8006910:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2201      	movs	r2, #1
 8006918:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2201      	movs	r2, #1
 8006920:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2201      	movs	r2, #1
 8006928:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2201      	movs	r2, #1
 8006930:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006934:	2300      	movs	r3, #0
}
 8006936:	4618      	mov	r0, r3
 8006938:	3708      	adds	r7, #8
 800693a:	46bd      	mov	sp, r7
 800693c:	bd80      	pop	{r7, pc}
	...

08006940 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b084      	sub	sp, #16
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
 8006948:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d109      	bne.n	8006964 <HAL_TIM_PWM_Start+0x24>
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006956:	b2db      	uxtb	r3, r3
 8006958:	2b01      	cmp	r3, #1
 800695a:	bf14      	ite	ne
 800695c:	2301      	movne	r3, #1
 800695e:	2300      	moveq	r3, #0
 8006960:	b2db      	uxtb	r3, r3
 8006962:	e022      	b.n	80069aa <HAL_TIM_PWM_Start+0x6a>
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	2b04      	cmp	r3, #4
 8006968:	d109      	bne.n	800697e <HAL_TIM_PWM_Start+0x3e>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006970:	b2db      	uxtb	r3, r3
 8006972:	2b01      	cmp	r3, #1
 8006974:	bf14      	ite	ne
 8006976:	2301      	movne	r3, #1
 8006978:	2300      	moveq	r3, #0
 800697a:	b2db      	uxtb	r3, r3
 800697c:	e015      	b.n	80069aa <HAL_TIM_PWM_Start+0x6a>
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	2b08      	cmp	r3, #8
 8006982:	d109      	bne.n	8006998 <HAL_TIM_PWM_Start+0x58>
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800698a:	b2db      	uxtb	r3, r3
 800698c:	2b01      	cmp	r3, #1
 800698e:	bf14      	ite	ne
 8006990:	2301      	movne	r3, #1
 8006992:	2300      	moveq	r3, #0
 8006994:	b2db      	uxtb	r3, r3
 8006996:	e008      	b.n	80069aa <HAL_TIM_PWM_Start+0x6a>
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800699e:	b2db      	uxtb	r3, r3
 80069a0:	2b01      	cmp	r3, #1
 80069a2:	bf14      	ite	ne
 80069a4:	2301      	movne	r3, #1
 80069a6:	2300      	moveq	r3, #0
 80069a8:	b2db      	uxtb	r3, r3
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d001      	beq.n	80069b2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80069ae:	2301      	movs	r3, #1
 80069b0:	e07c      	b.n	8006aac <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d104      	bne.n	80069c2 <HAL_TIM_PWM_Start+0x82>
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2202      	movs	r2, #2
 80069bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80069c0:	e013      	b.n	80069ea <HAL_TIM_PWM_Start+0xaa>
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	2b04      	cmp	r3, #4
 80069c6:	d104      	bne.n	80069d2 <HAL_TIM_PWM_Start+0x92>
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2202      	movs	r2, #2
 80069cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80069d0:	e00b      	b.n	80069ea <HAL_TIM_PWM_Start+0xaa>
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	2b08      	cmp	r3, #8
 80069d6:	d104      	bne.n	80069e2 <HAL_TIM_PWM_Start+0xa2>
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2202      	movs	r2, #2
 80069dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80069e0:	e003      	b.n	80069ea <HAL_TIM_PWM_Start+0xaa>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	2202      	movs	r2, #2
 80069e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	2201      	movs	r2, #1
 80069f0:	6839      	ldr	r1, [r7, #0]
 80069f2:	4618      	mov	r0, r3
 80069f4:	f000 fe04 	bl	8007600 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	4a2d      	ldr	r2, [pc, #180]	@ (8006ab4 <HAL_TIM_PWM_Start+0x174>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d004      	beq.n	8006a0c <HAL_TIM_PWM_Start+0xcc>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	4a2c      	ldr	r2, [pc, #176]	@ (8006ab8 <HAL_TIM_PWM_Start+0x178>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d101      	bne.n	8006a10 <HAL_TIM_PWM_Start+0xd0>
 8006a0c:	2301      	movs	r3, #1
 8006a0e:	e000      	b.n	8006a12 <HAL_TIM_PWM_Start+0xd2>
 8006a10:	2300      	movs	r3, #0
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d007      	beq.n	8006a26 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006a24:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4a22      	ldr	r2, [pc, #136]	@ (8006ab4 <HAL_TIM_PWM_Start+0x174>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d022      	beq.n	8006a76 <HAL_TIM_PWM_Start+0x136>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a38:	d01d      	beq.n	8006a76 <HAL_TIM_PWM_Start+0x136>
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	4a1f      	ldr	r2, [pc, #124]	@ (8006abc <HAL_TIM_PWM_Start+0x17c>)
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d018      	beq.n	8006a76 <HAL_TIM_PWM_Start+0x136>
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	4a1d      	ldr	r2, [pc, #116]	@ (8006ac0 <HAL_TIM_PWM_Start+0x180>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d013      	beq.n	8006a76 <HAL_TIM_PWM_Start+0x136>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	4a1c      	ldr	r2, [pc, #112]	@ (8006ac4 <HAL_TIM_PWM_Start+0x184>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d00e      	beq.n	8006a76 <HAL_TIM_PWM_Start+0x136>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	4a16      	ldr	r2, [pc, #88]	@ (8006ab8 <HAL_TIM_PWM_Start+0x178>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d009      	beq.n	8006a76 <HAL_TIM_PWM_Start+0x136>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4a18      	ldr	r2, [pc, #96]	@ (8006ac8 <HAL_TIM_PWM_Start+0x188>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d004      	beq.n	8006a76 <HAL_TIM_PWM_Start+0x136>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	4a16      	ldr	r2, [pc, #88]	@ (8006acc <HAL_TIM_PWM_Start+0x18c>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d111      	bne.n	8006a9a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	689b      	ldr	r3, [r3, #8]
 8006a7c:	f003 0307 	and.w	r3, r3, #7
 8006a80:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	2b06      	cmp	r3, #6
 8006a86:	d010      	beq.n	8006aaa <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	681a      	ldr	r2, [r3, #0]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f042 0201 	orr.w	r2, r2, #1
 8006a96:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a98:	e007      	b.n	8006aaa <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	681a      	ldr	r2, [r3, #0]
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f042 0201 	orr.w	r2, r2, #1
 8006aa8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006aaa:	2300      	movs	r3, #0
}
 8006aac:	4618      	mov	r0, r3
 8006aae:	3710      	adds	r7, #16
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	bd80      	pop	{r7, pc}
 8006ab4:	40010000 	.word	0x40010000
 8006ab8:	40010400 	.word	0x40010400
 8006abc:	40000400 	.word	0x40000400
 8006ac0:	40000800 	.word	0x40000800
 8006ac4:	40000c00 	.word	0x40000c00
 8006ac8:	40014000 	.word	0x40014000
 8006acc:	40001800 	.word	0x40001800

08006ad0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	b084      	sub	sp, #16
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	68db      	ldr	r3, [r3, #12]
 8006ade:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	691b      	ldr	r3, [r3, #16]
 8006ae6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	f003 0302 	and.w	r3, r3, #2
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d020      	beq.n	8006b34 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	f003 0302 	and.w	r3, r3, #2
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d01b      	beq.n	8006b34 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f06f 0202 	mvn.w	r2, #2
 8006b04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2201      	movs	r2, #1
 8006b0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	699b      	ldr	r3, [r3, #24]
 8006b12:	f003 0303 	and.w	r3, r3, #3
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d003      	beq.n	8006b22 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006b1a:	6878      	ldr	r0, [r7, #4]
 8006b1c:	f000 fa5b 	bl	8006fd6 <HAL_TIM_IC_CaptureCallback>
 8006b20:	e005      	b.n	8006b2e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b22:	6878      	ldr	r0, [r7, #4]
 8006b24:	f000 fa4d 	bl	8006fc2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b28:	6878      	ldr	r0, [r7, #4]
 8006b2a:	f000 fa5e 	bl	8006fea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2200      	movs	r2, #0
 8006b32:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	f003 0304 	and.w	r3, r3, #4
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d020      	beq.n	8006b80 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	f003 0304 	and.w	r3, r3, #4
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d01b      	beq.n	8006b80 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f06f 0204 	mvn.w	r2, #4
 8006b50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2202      	movs	r2, #2
 8006b56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	699b      	ldr	r3, [r3, #24]
 8006b5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d003      	beq.n	8006b6e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b66:	6878      	ldr	r0, [r7, #4]
 8006b68:	f000 fa35 	bl	8006fd6 <HAL_TIM_IC_CaptureCallback>
 8006b6c:	e005      	b.n	8006b7a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b6e:	6878      	ldr	r0, [r7, #4]
 8006b70:	f000 fa27 	bl	8006fc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b74:	6878      	ldr	r0, [r7, #4]
 8006b76:	f000 fa38 	bl	8006fea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	f003 0308 	and.w	r3, r3, #8
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d020      	beq.n	8006bcc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	f003 0308 	and.w	r3, r3, #8
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d01b      	beq.n	8006bcc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f06f 0208 	mvn.w	r2, #8
 8006b9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2204      	movs	r2, #4
 8006ba2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	69db      	ldr	r3, [r3, #28]
 8006baa:	f003 0303 	and.w	r3, r3, #3
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d003      	beq.n	8006bba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006bb2:	6878      	ldr	r0, [r7, #4]
 8006bb4:	f000 fa0f 	bl	8006fd6 <HAL_TIM_IC_CaptureCallback>
 8006bb8:	e005      	b.n	8006bc6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bba:	6878      	ldr	r0, [r7, #4]
 8006bbc:	f000 fa01 	bl	8006fc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bc0:	6878      	ldr	r0, [r7, #4]
 8006bc2:	f000 fa12 	bl	8006fea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2200      	movs	r2, #0
 8006bca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006bcc:	68bb      	ldr	r3, [r7, #8]
 8006bce:	f003 0310 	and.w	r3, r3, #16
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d020      	beq.n	8006c18 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	f003 0310 	and.w	r3, r3, #16
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d01b      	beq.n	8006c18 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f06f 0210 	mvn.w	r2, #16
 8006be8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2208      	movs	r2, #8
 8006bee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	69db      	ldr	r3, [r3, #28]
 8006bf6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d003      	beq.n	8006c06 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006bfe:	6878      	ldr	r0, [r7, #4]
 8006c00:	f000 f9e9 	bl	8006fd6 <HAL_TIM_IC_CaptureCallback>
 8006c04:	e005      	b.n	8006c12 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f000 f9db 	bl	8006fc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c0c:	6878      	ldr	r0, [r7, #4]
 8006c0e:	f000 f9ec 	bl	8006fea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2200      	movs	r2, #0
 8006c16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	f003 0301 	and.w	r3, r3, #1
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d00c      	beq.n	8006c3c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	f003 0301 	and.w	r3, r3, #1
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d007      	beq.n	8006c3c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f06f 0201 	mvn.w	r2, #1
 8006c34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006c36:	6878      	ldr	r0, [r7, #4]
 8006c38:	f7fd f82a 	bl	8003c90 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d00c      	beq.n	8006c60 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d007      	beq.n	8006c60 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006c58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	f000 fdce 	bl	80077fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006c60:	68bb      	ldr	r3, [r7, #8]
 8006c62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d00c      	beq.n	8006c84 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d007      	beq.n	8006c84 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006c7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c7e:	6878      	ldr	r0, [r7, #4]
 8006c80:	f000 f9bd 	bl	8006ffe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006c84:	68bb      	ldr	r3, [r7, #8]
 8006c86:	f003 0320 	and.w	r3, r3, #32
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d00c      	beq.n	8006ca8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	f003 0320 	and.w	r3, r3, #32
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d007      	beq.n	8006ca8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f06f 0220 	mvn.w	r2, #32
 8006ca0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006ca2:	6878      	ldr	r0, [r7, #4]
 8006ca4:	f000 fda0 	bl	80077e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006ca8:	bf00      	nop
 8006caa:	3710      	adds	r7, #16
 8006cac:	46bd      	mov	sp, r7
 8006cae:	bd80      	pop	{r7, pc}

08006cb0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b086      	sub	sp, #24
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	60f8      	str	r0, [r7, #12]
 8006cb8:	60b9      	str	r1, [r7, #8]
 8006cba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006cc6:	2b01      	cmp	r3, #1
 8006cc8:	d101      	bne.n	8006cce <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006cca:	2302      	movs	r3, #2
 8006ccc:	e0ae      	b.n	8006e2c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	2201      	movs	r2, #1
 8006cd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2b0c      	cmp	r3, #12
 8006cda:	f200 809f 	bhi.w	8006e1c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006cde:	a201      	add	r2, pc, #4	@ (adr r2, 8006ce4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ce4:	08006d19 	.word	0x08006d19
 8006ce8:	08006e1d 	.word	0x08006e1d
 8006cec:	08006e1d 	.word	0x08006e1d
 8006cf0:	08006e1d 	.word	0x08006e1d
 8006cf4:	08006d59 	.word	0x08006d59
 8006cf8:	08006e1d 	.word	0x08006e1d
 8006cfc:	08006e1d 	.word	0x08006e1d
 8006d00:	08006e1d 	.word	0x08006e1d
 8006d04:	08006d9b 	.word	0x08006d9b
 8006d08:	08006e1d 	.word	0x08006e1d
 8006d0c:	08006e1d 	.word	0x08006e1d
 8006d10:	08006e1d 	.word	0x08006e1d
 8006d14:	08006ddb 	.word	0x08006ddb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	68b9      	ldr	r1, [r7, #8]
 8006d1e:	4618      	mov	r0, r3
 8006d20:	f000 fa24 	bl	800716c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	699a      	ldr	r2, [r3, #24]
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f042 0208 	orr.w	r2, r2, #8
 8006d32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	699a      	ldr	r2, [r3, #24]
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f022 0204 	bic.w	r2, r2, #4
 8006d42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	6999      	ldr	r1, [r3, #24]
 8006d4a:	68bb      	ldr	r3, [r7, #8]
 8006d4c:	691a      	ldr	r2, [r3, #16]
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	430a      	orrs	r2, r1
 8006d54:	619a      	str	r2, [r3, #24]
      break;
 8006d56:	e064      	b.n	8006e22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	68b9      	ldr	r1, [r7, #8]
 8006d5e:	4618      	mov	r0, r3
 8006d60:	f000 fa74 	bl	800724c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	699a      	ldr	r2, [r3, #24]
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006d72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	699a      	ldr	r2, [r3, #24]
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006d82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	6999      	ldr	r1, [r3, #24]
 8006d8a:	68bb      	ldr	r3, [r7, #8]
 8006d8c:	691b      	ldr	r3, [r3, #16]
 8006d8e:	021a      	lsls	r2, r3, #8
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	430a      	orrs	r2, r1
 8006d96:	619a      	str	r2, [r3, #24]
      break;
 8006d98:	e043      	b.n	8006e22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	68b9      	ldr	r1, [r7, #8]
 8006da0:	4618      	mov	r0, r3
 8006da2:	f000 fac9 	bl	8007338 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	69da      	ldr	r2, [r3, #28]
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f042 0208 	orr.w	r2, r2, #8
 8006db4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	69da      	ldr	r2, [r3, #28]
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f022 0204 	bic.w	r2, r2, #4
 8006dc4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	69d9      	ldr	r1, [r3, #28]
 8006dcc:	68bb      	ldr	r3, [r7, #8]
 8006dce:	691a      	ldr	r2, [r3, #16]
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	430a      	orrs	r2, r1
 8006dd6:	61da      	str	r2, [r3, #28]
      break;
 8006dd8:	e023      	b.n	8006e22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	68b9      	ldr	r1, [r7, #8]
 8006de0:	4618      	mov	r0, r3
 8006de2:	f000 fb1d 	bl	8007420 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	69da      	ldr	r2, [r3, #28]
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006df4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	69da      	ldr	r2, [r3, #28]
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006e04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	69d9      	ldr	r1, [r3, #28]
 8006e0c:	68bb      	ldr	r3, [r7, #8]
 8006e0e:	691b      	ldr	r3, [r3, #16]
 8006e10:	021a      	lsls	r2, r3, #8
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	430a      	orrs	r2, r1
 8006e18:	61da      	str	r2, [r3, #28]
      break;
 8006e1a:	e002      	b.n	8006e22 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006e1c:	2301      	movs	r3, #1
 8006e1e:	75fb      	strb	r3, [r7, #23]
      break;
 8006e20:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	2200      	movs	r2, #0
 8006e26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006e2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	3718      	adds	r7, #24
 8006e30:	46bd      	mov	sp, r7
 8006e32:	bd80      	pop	{r7, pc}

08006e34 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b084      	sub	sp, #16
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
 8006e3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006e3e:	2300      	movs	r3, #0
 8006e40:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006e48:	2b01      	cmp	r3, #1
 8006e4a:	d101      	bne.n	8006e50 <HAL_TIM_ConfigClockSource+0x1c>
 8006e4c:	2302      	movs	r3, #2
 8006e4e:	e0b4      	b.n	8006fba <HAL_TIM_ConfigClockSource+0x186>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2201      	movs	r2, #1
 8006e54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2202      	movs	r2, #2
 8006e5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	689b      	ldr	r3, [r3, #8]
 8006e66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006e68:	68bb      	ldr	r3, [r7, #8]
 8006e6a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006e6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006e76:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	68ba      	ldr	r2, [r7, #8]
 8006e7e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e88:	d03e      	beq.n	8006f08 <HAL_TIM_ConfigClockSource+0xd4>
 8006e8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e8e:	f200 8087 	bhi.w	8006fa0 <HAL_TIM_ConfigClockSource+0x16c>
 8006e92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e96:	f000 8086 	beq.w	8006fa6 <HAL_TIM_ConfigClockSource+0x172>
 8006e9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e9e:	d87f      	bhi.n	8006fa0 <HAL_TIM_ConfigClockSource+0x16c>
 8006ea0:	2b70      	cmp	r3, #112	@ 0x70
 8006ea2:	d01a      	beq.n	8006eda <HAL_TIM_ConfigClockSource+0xa6>
 8006ea4:	2b70      	cmp	r3, #112	@ 0x70
 8006ea6:	d87b      	bhi.n	8006fa0 <HAL_TIM_ConfigClockSource+0x16c>
 8006ea8:	2b60      	cmp	r3, #96	@ 0x60
 8006eaa:	d050      	beq.n	8006f4e <HAL_TIM_ConfigClockSource+0x11a>
 8006eac:	2b60      	cmp	r3, #96	@ 0x60
 8006eae:	d877      	bhi.n	8006fa0 <HAL_TIM_ConfigClockSource+0x16c>
 8006eb0:	2b50      	cmp	r3, #80	@ 0x50
 8006eb2:	d03c      	beq.n	8006f2e <HAL_TIM_ConfigClockSource+0xfa>
 8006eb4:	2b50      	cmp	r3, #80	@ 0x50
 8006eb6:	d873      	bhi.n	8006fa0 <HAL_TIM_ConfigClockSource+0x16c>
 8006eb8:	2b40      	cmp	r3, #64	@ 0x40
 8006eba:	d058      	beq.n	8006f6e <HAL_TIM_ConfigClockSource+0x13a>
 8006ebc:	2b40      	cmp	r3, #64	@ 0x40
 8006ebe:	d86f      	bhi.n	8006fa0 <HAL_TIM_ConfigClockSource+0x16c>
 8006ec0:	2b30      	cmp	r3, #48	@ 0x30
 8006ec2:	d064      	beq.n	8006f8e <HAL_TIM_ConfigClockSource+0x15a>
 8006ec4:	2b30      	cmp	r3, #48	@ 0x30
 8006ec6:	d86b      	bhi.n	8006fa0 <HAL_TIM_ConfigClockSource+0x16c>
 8006ec8:	2b20      	cmp	r3, #32
 8006eca:	d060      	beq.n	8006f8e <HAL_TIM_ConfigClockSource+0x15a>
 8006ecc:	2b20      	cmp	r3, #32
 8006ece:	d867      	bhi.n	8006fa0 <HAL_TIM_ConfigClockSource+0x16c>
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d05c      	beq.n	8006f8e <HAL_TIM_ConfigClockSource+0x15a>
 8006ed4:	2b10      	cmp	r3, #16
 8006ed6:	d05a      	beq.n	8006f8e <HAL_TIM_ConfigClockSource+0x15a>
 8006ed8:	e062      	b.n	8006fa0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006eea:	f000 fb69 	bl	80075c0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	689b      	ldr	r3, [r3, #8]
 8006ef4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006ef6:	68bb      	ldr	r3, [r7, #8]
 8006ef8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006efc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	68ba      	ldr	r2, [r7, #8]
 8006f04:	609a      	str	r2, [r3, #8]
      break;
 8006f06:	e04f      	b.n	8006fa8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006f18:	f000 fb52 	bl	80075c0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	689a      	ldr	r2, [r3, #8]
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006f2a:	609a      	str	r2, [r3, #8]
      break;
 8006f2c:	e03c      	b.n	8006fa8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f3a:	461a      	mov	r2, r3
 8006f3c:	f000 fac6 	bl	80074cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	2150      	movs	r1, #80	@ 0x50
 8006f46:	4618      	mov	r0, r3
 8006f48:	f000 fb1f 	bl	800758a <TIM_ITRx_SetConfig>
      break;
 8006f4c:	e02c      	b.n	8006fa8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006f5a:	461a      	mov	r2, r3
 8006f5c:	f000 fae5 	bl	800752a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	2160      	movs	r1, #96	@ 0x60
 8006f66:	4618      	mov	r0, r3
 8006f68:	f000 fb0f 	bl	800758a <TIM_ITRx_SetConfig>
      break;
 8006f6c:	e01c      	b.n	8006fa8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f7a:	461a      	mov	r2, r3
 8006f7c:	f000 faa6 	bl	80074cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	2140      	movs	r1, #64	@ 0x40
 8006f86:	4618      	mov	r0, r3
 8006f88:	f000 faff 	bl	800758a <TIM_ITRx_SetConfig>
      break;
 8006f8c:	e00c      	b.n	8006fa8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681a      	ldr	r2, [r3, #0]
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	4619      	mov	r1, r3
 8006f98:	4610      	mov	r0, r2
 8006f9a:	f000 faf6 	bl	800758a <TIM_ITRx_SetConfig>
      break;
 8006f9e:	e003      	b.n	8006fa8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	73fb      	strb	r3, [r7, #15]
      break;
 8006fa4:	e000      	b.n	8006fa8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006fa6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2201      	movs	r2, #1
 8006fac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006fb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fba:	4618      	mov	r0, r3
 8006fbc:	3710      	adds	r7, #16
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bd80      	pop	{r7, pc}

08006fc2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006fc2:	b480      	push	{r7}
 8006fc4:	b083      	sub	sp, #12
 8006fc6:	af00      	add	r7, sp, #0
 8006fc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006fca:	bf00      	nop
 8006fcc:	370c      	adds	r7, #12
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd4:	4770      	bx	lr

08006fd6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006fd6:	b480      	push	{r7}
 8006fd8:	b083      	sub	sp, #12
 8006fda:	af00      	add	r7, sp, #0
 8006fdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006fde:	bf00      	nop
 8006fe0:	370c      	adds	r7, #12
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe8:	4770      	bx	lr

08006fea <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006fea:	b480      	push	{r7}
 8006fec:	b083      	sub	sp, #12
 8006fee:	af00      	add	r7, sp, #0
 8006ff0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006ff2:	bf00      	nop
 8006ff4:	370c      	adds	r7, #12
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffc:	4770      	bx	lr

08006ffe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006ffe:	b480      	push	{r7}
 8007000:	b083      	sub	sp, #12
 8007002:	af00      	add	r7, sp, #0
 8007004:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007006:	bf00      	nop
 8007008:	370c      	adds	r7, #12
 800700a:	46bd      	mov	sp, r7
 800700c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007010:	4770      	bx	lr
	...

08007014 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007014:	b480      	push	{r7}
 8007016:	b085      	sub	sp, #20
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
 800701c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	4a46      	ldr	r2, [pc, #280]	@ (8007140 <TIM_Base_SetConfig+0x12c>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d013      	beq.n	8007054 <TIM_Base_SetConfig+0x40>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007032:	d00f      	beq.n	8007054 <TIM_Base_SetConfig+0x40>
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	4a43      	ldr	r2, [pc, #268]	@ (8007144 <TIM_Base_SetConfig+0x130>)
 8007038:	4293      	cmp	r3, r2
 800703a:	d00b      	beq.n	8007054 <TIM_Base_SetConfig+0x40>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	4a42      	ldr	r2, [pc, #264]	@ (8007148 <TIM_Base_SetConfig+0x134>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d007      	beq.n	8007054 <TIM_Base_SetConfig+0x40>
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	4a41      	ldr	r2, [pc, #260]	@ (800714c <TIM_Base_SetConfig+0x138>)
 8007048:	4293      	cmp	r3, r2
 800704a:	d003      	beq.n	8007054 <TIM_Base_SetConfig+0x40>
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	4a40      	ldr	r2, [pc, #256]	@ (8007150 <TIM_Base_SetConfig+0x13c>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d108      	bne.n	8007066 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800705a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	685b      	ldr	r3, [r3, #4]
 8007060:	68fa      	ldr	r2, [r7, #12]
 8007062:	4313      	orrs	r3, r2
 8007064:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	4a35      	ldr	r2, [pc, #212]	@ (8007140 <TIM_Base_SetConfig+0x12c>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d02b      	beq.n	80070c6 <TIM_Base_SetConfig+0xb2>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007074:	d027      	beq.n	80070c6 <TIM_Base_SetConfig+0xb2>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	4a32      	ldr	r2, [pc, #200]	@ (8007144 <TIM_Base_SetConfig+0x130>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d023      	beq.n	80070c6 <TIM_Base_SetConfig+0xb2>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	4a31      	ldr	r2, [pc, #196]	@ (8007148 <TIM_Base_SetConfig+0x134>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d01f      	beq.n	80070c6 <TIM_Base_SetConfig+0xb2>
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	4a30      	ldr	r2, [pc, #192]	@ (800714c <TIM_Base_SetConfig+0x138>)
 800708a:	4293      	cmp	r3, r2
 800708c:	d01b      	beq.n	80070c6 <TIM_Base_SetConfig+0xb2>
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	4a2f      	ldr	r2, [pc, #188]	@ (8007150 <TIM_Base_SetConfig+0x13c>)
 8007092:	4293      	cmp	r3, r2
 8007094:	d017      	beq.n	80070c6 <TIM_Base_SetConfig+0xb2>
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	4a2e      	ldr	r2, [pc, #184]	@ (8007154 <TIM_Base_SetConfig+0x140>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d013      	beq.n	80070c6 <TIM_Base_SetConfig+0xb2>
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	4a2d      	ldr	r2, [pc, #180]	@ (8007158 <TIM_Base_SetConfig+0x144>)
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d00f      	beq.n	80070c6 <TIM_Base_SetConfig+0xb2>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	4a2c      	ldr	r2, [pc, #176]	@ (800715c <TIM_Base_SetConfig+0x148>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d00b      	beq.n	80070c6 <TIM_Base_SetConfig+0xb2>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	4a2b      	ldr	r2, [pc, #172]	@ (8007160 <TIM_Base_SetConfig+0x14c>)
 80070b2:	4293      	cmp	r3, r2
 80070b4:	d007      	beq.n	80070c6 <TIM_Base_SetConfig+0xb2>
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	4a2a      	ldr	r2, [pc, #168]	@ (8007164 <TIM_Base_SetConfig+0x150>)
 80070ba:	4293      	cmp	r3, r2
 80070bc:	d003      	beq.n	80070c6 <TIM_Base_SetConfig+0xb2>
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	4a29      	ldr	r2, [pc, #164]	@ (8007168 <TIM_Base_SetConfig+0x154>)
 80070c2:	4293      	cmp	r3, r2
 80070c4:	d108      	bne.n	80070d8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80070cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	68db      	ldr	r3, [r3, #12]
 80070d2:	68fa      	ldr	r2, [r7, #12]
 80070d4:	4313      	orrs	r3, r2
 80070d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	695b      	ldr	r3, [r3, #20]
 80070e2:	4313      	orrs	r3, r2
 80070e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	68fa      	ldr	r2, [r7, #12]
 80070ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	689a      	ldr	r2, [r3, #8]
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	681a      	ldr	r2, [r3, #0]
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	4a10      	ldr	r2, [pc, #64]	@ (8007140 <TIM_Base_SetConfig+0x12c>)
 8007100:	4293      	cmp	r3, r2
 8007102:	d003      	beq.n	800710c <TIM_Base_SetConfig+0xf8>
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	4a12      	ldr	r2, [pc, #72]	@ (8007150 <TIM_Base_SetConfig+0x13c>)
 8007108:	4293      	cmp	r3, r2
 800710a:	d103      	bne.n	8007114 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	691a      	ldr	r2, [r3, #16]
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2201      	movs	r2, #1
 8007118:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	691b      	ldr	r3, [r3, #16]
 800711e:	f003 0301 	and.w	r3, r3, #1
 8007122:	2b01      	cmp	r3, #1
 8007124:	d105      	bne.n	8007132 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	691b      	ldr	r3, [r3, #16]
 800712a:	f023 0201 	bic.w	r2, r3, #1
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	611a      	str	r2, [r3, #16]
  }
}
 8007132:	bf00      	nop
 8007134:	3714      	adds	r7, #20
 8007136:	46bd      	mov	sp, r7
 8007138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713c:	4770      	bx	lr
 800713e:	bf00      	nop
 8007140:	40010000 	.word	0x40010000
 8007144:	40000400 	.word	0x40000400
 8007148:	40000800 	.word	0x40000800
 800714c:	40000c00 	.word	0x40000c00
 8007150:	40010400 	.word	0x40010400
 8007154:	40014000 	.word	0x40014000
 8007158:	40014400 	.word	0x40014400
 800715c:	40014800 	.word	0x40014800
 8007160:	40001800 	.word	0x40001800
 8007164:	40001c00 	.word	0x40001c00
 8007168:	40002000 	.word	0x40002000

0800716c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800716c:	b480      	push	{r7}
 800716e:	b087      	sub	sp, #28
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
 8007174:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	6a1b      	ldr	r3, [r3, #32]
 800717a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	6a1b      	ldr	r3, [r3, #32]
 8007180:	f023 0201 	bic.w	r2, r3, #1
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	685b      	ldr	r3, [r3, #4]
 800718c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	699b      	ldr	r3, [r3, #24]
 8007192:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800719a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	f023 0303 	bic.w	r3, r3, #3
 80071a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	68fa      	ldr	r2, [r7, #12]
 80071aa:	4313      	orrs	r3, r2
 80071ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80071ae:	697b      	ldr	r3, [r7, #20]
 80071b0:	f023 0302 	bic.w	r3, r3, #2
 80071b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	689b      	ldr	r3, [r3, #8]
 80071ba:	697a      	ldr	r2, [r7, #20]
 80071bc:	4313      	orrs	r3, r2
 80071be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	4a20      	ldr	r2, [pc, #128]	@ (8007244 <TIM_OC1_SetConfig+0xd8>)
 80071c4:	4293      	cmp	r3, r2
 80071c6:	d003      	beq.n	80071d0 <TIM_OC1_SetConfig+0x64>
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	4a1f      	ldr	r2, [pc, #124]	@ (8007248 <TIM_OC1_SetConfig+0xdc>)
 80071cc:	4293      	cmp	r3, r2
 80071ce:	d10c      	bne.n	80071ea <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80071d0:	697b      	ldr	r3, [r7, #20]
 80071d2:	f023 0308 	bic.w	r3, r3, #8
 80071d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	68db      	ldr	r3, [r3, #12]
 80071dc:	697a      	ldr	r2, [r7, #20]
 80071de:	4313      	orrs	r3, r2
 80071e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	f023 0304 	bic.w	r3, r3, #4
 80071e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	4a15      	ldr	r2, [pc, #84]	@ (8007244 <TIM_OC1_SetConfig+0xd8>)
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d003      	beq.n	80071fa <TIM_OC1_SetConfig+0x8e>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	4a14      	ldr	r2, [pc, #80]	@ (8007248 <TIM_OC1_SetConfig+0xdc>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d111      	bne.n	800721e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80071fa:	693b      	ldr	r3, [r7, #16]
 80071fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007200:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007202:	693b      	ldr	r3, [r7, #16]
 8007204:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007208:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	695b      	ldr	r3, [r3, #20]
 800720e:	693a      	ldr	r2, [r7, #16]
 8007210:	4313      	orrs	r3, r2
 8007212:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	699b      	ldr	r3, [r3, #24]
 8007218:	693a      	ldr	r2, [r7, #16]
 800721a:	4313      	orrs	r3, r2
 800721c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	693a      	ldr	r2, [r7, #16]
 8007222:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	68fa      	ldr	r2, [r7, #12]
 8007228:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	685a      	ldr	r2, [r3, #4]
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	697a      	ldr	r2, [r7, #20]
 8007236:	621a      	str	r2, [r3, #32]
}
 8007238:	bf00      	nop
 800723a:	371c      	adds	r7, #28
 800723c:	46bd      	mov	sp, r7
 800723e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007242:	4770      	bx	lr
 8007244:	40010000 	.word	0x40010000
 8007248:	40010400 	.word	0x40010400

0800724c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800724c:	b480      	push	{r7}
 800724e:	b087      	sub	sp, #28
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
 8007254:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6a1b      	ldr	r3, [r3, #32]
 800725a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	6a1b      	ldr	r3, [r3, #32]
 8007260:	f023 0210 	bic.w	r2, r3, #16
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	685b      	ldr	r3, [r3, #4]
 800726c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	699b      	ldr	r3, [r3, #24]
 8007272:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800727a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007282:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007284:	683b      	ldr	r3, [r7, #0]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	021b      	lsls	r3, r3, #8
 800728a:	68fa      	ldr	r2, [r7, #12]
 800728c:	4313      	orrs	r3, r2
 800728e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007290:	697b      	ldr	r3, [r7, #20]
 8007292:	f023 0320 	bic.w	r3, r3, #32
 8007296:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	689b      	ldr	r3, [r3, #8]
 800729c:	011b      	lsls	r3, r3, #4
 800729e:	697a      	ldr	r2, [r7, #20]
 80072a0:	4313      	orrs	r3, r2
 80072a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	4a22      	ldr	r2, [pc, #136]	@ (8007330 <TIM_OC2_SetConfig+0xe4>)
 80072a8:	4293      	cmp	r3, r2
 80072aa:	d003      	beq.n	80072b4 <TIM_OC2_SetConfig+0x68>
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	4a21      	ldr	r2, [pc, #132]	@ (8007334 <TIM_OC2_SetConfig+0xe8>)
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d10d      	bne.n	80072d0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80072b4:	697b      	ldr	r3, [r7, #20]
 80072b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80072ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	68db      	ldr	r3, [r3, #12]
 80072c0:	011b      	lsls	r3, r3, #4
 80072c2:	697a      	ldr	r2, [r7, #20]
 80072c4:	4313      	orrs	r3, r2
 80072c6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80072c8:	697b      	ldr	r3, [r7, #20]
 80072ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80072ce:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	4a17      	ldr	r2, [pc, #92]	@ (8007330 <TIM_OC2_SetConfig+0xe4>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d003      	beq.n	80072e0 <TIM_OC2_SetConfig+0x94>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	4a16      	ldr	r2, [pc, #88]	@ (8007334 <TIM_OC2_SetConfig+0xe8>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	d113      	bne.n	8007308 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80072e0:	693b      	ldr	r3, [r7, #16]
 80072e2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80072e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80072e8:	693b      	ldr	r3, [r7, #16]
 80072ea:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80072ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	695b      	ldr	r3, [r3, #20]
 80072f4:	009b      	lsls	r3, r3, #2
 80072f6:	693a      	ldr	r2, [r7, #16]
 80072f8:	4313      	orrs	r3, r2
 80072fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	699b      	ldr	r3, [r3, #24]
 8007300:	009b      	lsls	r3, r3, #2
 8007302:	693a      	ldr	r2, [r7, #16]
 8007304:	4313      	orrs	r3, r2
 8007306:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	693a      	ldr	r2, [r7, #16]
 800730c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	68fa      	ldr	r2, [r7, #12]
 8007312:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	685a      	ldr	r2, [r3, #4]
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	697a      	ldr	r2, [r7, #20]
 8007320:	621a      	str	r2, [r3, #32]
}
 8007322:	bf00      	nop
 8007324:	371c      	adds	r7, #28
 8007326:	46bd      	mov	sp, r7
 8007328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732c:	4770      	bx	lr
 800732e:	bf00      	nop
 8007330:	40010000 	.word	0x40010000
 8007334:	40010400 	.word	0x40010400

08007338 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007338:	b480      	push	{r7}
 800733a:	b087      	sub	sp, #28
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
 8007340:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6a1b      	ldr	r3, [r3, #32]
 8007346:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	6a1b      	ldr	r3, [r3, #32]
 800734c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	685b      	ldr	r3, [r3, #4]
 8007358:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	69db      	ldr	r3, [r3, #28]
 800735e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007366:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	f023 0303 	bic.w	r3, r3, #3
 800736e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	68fa      	ldr	r2, [r7, #12]
 8007376:	4313      	orrs	r3, r2
 8007378:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800737a:	697b      	ldr	r3, [r7, #20]
 800737c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007380:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	689b      	ldr	r3, [r3, #8]
 8007386:	021b      	lsls	r3, r3, #8
 8007388:	697a      	ldr	r2, [r7, #20]
 800738a:	4313      	orrs	r3, r2
 800738c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	4a21      	ldr	r2, [pc, #132]	@ (8007418 <TIM_OC3_SetConfig+0xe0>)
 8007392:	4293      	cmp	r3, r2
 8007394:	d003      	beq.n	800739e <TIM_OC3_SetConfig+0x66>
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	4a20      	ldr	r2, [pc, #128]	@ (800741c <TIM_OC3_SetConfig+0xe4>)
 800739a:	4293      	cmp	r3, r2
 800739c:	d10d      	bne.n	80073ba <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800739e:	697b      	ldr	r3, [r7, #20]
 80073a0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80073a4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	68db      	ldr	r3, [r3, #12]
 80073aa:	021b      	lsls	r3, r3, #8
 80073ac:	697a      	ldr	r2, [r7, #20]
 80073ae:	4313      	orrs	r3, r2
 80073b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80073b2:	697b      	ldr	r3, [r7, #20]
 80073b4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80073b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	4a16      	ldr	r2, [pc, #88]	@ (8007418 <TIM_OC3_SetConfig+0xe0>)
 80073be:	4293      	cmp	r3, r2
 80073c0:	d003      	beq.n	80073ca <TIM_OC3_SetConfig+0x92>
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	4a15      	ldr	r2, [pc, #84]	@ (800741c <TIM_OC3_SetConfig+0xe4>)
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d113      	bne.n	80073f2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80073ca:	693b      	ldr	r3, [r7, #16]
 80073cc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80073d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80073d2:	693b      	ldr	r3, [r7, #16]
 80073d4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80073d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	695b      	ldr	r3, [r3, #20]
 80073de:	011b      	lsls	r3, r3, #4
 80073e0:	693a      	ldr	r2, [r7, #16]
 80073e2:	4313      	orrs	r3, r2
 80073e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80073e6:	683b      	ldr	r3, [r7, #0]
 80073e8:	699b      	ldr	r3, [r3, #24]
 80073ea:	011b      	lsls	r3, r3, #4
 80073ec:	693a      	ldr	r2, [r7, #16]
 80073ee:	4313      	orrs	r3, r2
 80073f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	693a      	ldr	r2, [r7, #16]
 80073f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	68fa      	ldr	r2, [r7, #12]
 80073fc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80073fe:	683b      	ldr	r3, [r7, #0]
 8007400:	685a      	ldr	r2, [r3, #4]
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	697a      	ldr	r2, [r7, #20]
 800740a:	621a      	str	r2, [r3, #32]
}
 800740c:	bf00      	nop
 800740e:	371c      	adds	r7, #28
 8007410:	46bd      	mov	sp, r7
 8007412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007416:	4770      	bx	lr
 8007418:	40010000 	.word	0x40010000
 800741c:	40010400 	.word	0x40010400

08007420 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007420:	b480      	push	{r7}
 8007422:	b087      	sub	sp, #28
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
 8007428:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6a1b      	ldr	r3, [r3, #32]
 800742e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6a1b      	ldr	r3, [r3, #32]
 8007434:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	685b      	ldr	r3, [r3, #4]
 8007440:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	69db      	ldr	r3, [r3, #28]
 8007446:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800744e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007456:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	021b      	lsls	r3, r3, #8
 800745e:	68fa      	ldr	r2, [r7, #12]
 8007460:	4313      	orrs	r3, r2
 8007462:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007464:	693b      	ldr	r3, [r7, #16]
 8007466:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800746a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800746c:	683b      	ldr	r3, [r7, #0]
 800746e:	689b      	ldr	r3, [r3, #8]
 8007470:	031b      	lsls	r3, r3, #12
 8007472:	693a      	ldr	r2, [r7, #16]
 8007474:	4313      	orrs	r3, r2
 8007476:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	4a12      	ldr	r2, [pc, #72]	@ (80074c4 <TIM_OC4_SetConfig+0xa4>)
 800747c:	4293      	cmp	r3, r2
 800747e:	d003      	beq.n	8007488 <TIM_OC4_SetConfig+0x68>
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	4a11      	ldr	r2, [pc, #68]	@ (80074c8 <TIM_OC4_SetConfig+0xa8>)
 8007484:	4293      	cmp	r3, r2
 8007486:	d109      	bne.n	800749c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007488:	697b      	ldr	r3, [r7, #20]
 800748a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800748e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	695b      	ldr	r3, [r3, #20]
 8007494:	019b      	lsls	r3, r3, #6
 8007496:	697a      	ldr	r2, [r7, #20]
 8007498:	4313      	orrs	r3, r2
 800749a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	697a      	ldr	r2, [r7, #20]
 80074a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	68fa      	ldr	r2, [r7, #12]
 80074a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	685a      	ldr	r2, [r3, #4]
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	693a      	ldr	r2, [r7, #16]
 80074b4:	621a      	str	r2, [r3, #32]
}
 80074b6:	bf00      	nop
 80074b8:	371c      	adds	r7, #28
 80074ba:	46bd      	mov	sp, r7
 80074bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c0:	4770      	bx	lr
 80074c2:	bf00      	nop
 80074c4:	40010000 	.word	0x40010000
 80074c8:	40010400 	.word	0x40010400

080074cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80074cc:	b480      	push	{r7}
 80074ce:	b087      	sub	sp, #28
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	60f8      	str	r0, [r7, #12]
 80074d4:	60b9      	str	r1, [r7, #8]
 80074d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	6a1b      	ldr	r3, [r3, #32]
 80074dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	6a1b      	ldr	r3, [r3, #32]
 80074e2:	f023 0201 	bic.w	r2, r3, #1
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	699b      	ldr	r3, [r3, #24]
 80074ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80074f0:	693b      	ldr	r3, [r7, #16]
 80074f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80074f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	011b      	lsls	r3, r3, #4
 80074fc:	693a      	ldr	r2, [r7, #16]
 80074fe:	4313      	orrs	r3, r2
 8007500:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007502:	697b      	ldr	r3, [r7, #20]
 8007504:	f023 030a 	bic.w	r3, r3, #10
 8007508:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800750a:	697a      	ldr	r2, [r7, #20]
 800750c:	68bb      	ldr	r3, [r7, #8]
 800750e:	4313      	orrs	r3, r2
 8007510:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	693a      	ldr	r2, [r7, #16]
 8007516:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	697a      	ldr	r2, [r7, #20]
 800751c:	621a      	str	r2, [r3, #32]
}
 800751e:	bf00      	nop
 8007520:	371c      	adds	r7, #28
 8007522:	46bd      	mov	sp, r7
 8007524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007528:	4770      	bx	lr

0800752a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800752a:	b480      	push	{r7}
 800752c:	b087      	sub	sp, #28
 800752e:	af00      	add	r7, sp, #0
 8007530:	60f8      	str	r0, [r7, #12]
 8007532:	60b9      	str	r1, [r7, #8]
 8007534:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	6a1b      	ldr	r3, [r3, #32]
 800753a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	6a1b      	ldr	r3, [r3, #32]
 8007540:	f023 0210 	bic.w	r2, r3, #16
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	699b      	ldr	r3, [r3, #24]
 800754c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800754e:	693b      	ldr	r3, [r7, #16]
 8007550:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007554:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	031b      	lsls	r3, r3, #12
 800755a:	693a      	ldr	r2, [r7, #16]
 800755c:	4313      	orrs	r3, r2
 800755e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007560:	697b      	ldr	r3, [r7, #20]
 8007562:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007566:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	011b      	lsls	r3, r3, #4
 800756c:	697a      	ldr	r2, [r7, #20]
 800756e:	4313      	orrs	r3, r2
 8007570:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	693a      	ldr	r2, [r7, #16]
 8007576:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	697a      	ldr	r2, [r7, #20]
 800757c:	621a      	str	r2, [r3, #32]
}
 800757e:	bf00      	nop
 8007580:	371c      	adds	r7, #28
 8007582:	46bd      	mov	sp, r7
 8007584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007588:	4770      	bx	lr

0800758a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800758a:	b480      	push	{r7}
 800758c:	b085      	sub	sp, #20
 800758e:	af00      	add	r7, sp, #0
 8007590:	6078      	str	r0, [r7, #4]
 8007592:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	689b      	ldr	r3, [r3, #8]
 8007598:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80075a2:	683a      	ldr	r2, [r7, #0]
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	4313      	orrs	r3, r2
 80075a8:	f043 0307 	orr.w	r3, r3, #7
 80075ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	68fa      	ldr	r2, [r7, #12]
 80075b2:	609a      	str	r2, [r3, #8]
}
 80075b4:	bf00      	nop
 80075b6:	3714      	adds	r7, #20
 80075b8:	46bd      	mov	sp, r7
 80075ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075be:	4770      	bx	lr

080075c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80075c0:	b480      	push	{r7}
 80075c2:	b087      	sub	sp, #28
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	60f8      	str	r0, [r7, #12]
 80075c8:	60b9      	str	r1, [r7, #8]
 80075ca:	607a      	str	r2, [r7, #4]
 80075cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	689b      	ldr	r3, [r3, #8]
 80075d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80075d4:	697b      	ldr	r3, [r7, #20]
 80075d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80075da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	021a      	lsls	r2, r3, #8
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	431a      	orrs	r2, r3
 80075e4:	68bb      	ldr	r3, [r7, #8]
 80075e6:	4313      	orrs	r3, r2
 80075e8:	697a      	ldr	r2, [r7, #20]
 80075ea:	4313      	orrs	r3, r2
 80075ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	697a      	ldr	r2, [r7, #20]
 80075f2:	609a      	str	r2, [r3, #8]
}
 80075f4:	bf00      	nop
 80075f6:	371c      	adds	r7, #28
 80075f8:	46bd      	mov	sp, r7
 80075fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fe:	4770      	bx	lr

08007600 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007600:	b480      	push	{r7}
 8007602:	b087      	sub	sp, #28
 8007604:	af00      	add	r7, sp, #0
 8007606:	60f8      	str	r0, [r7, #12]
 8007608:	60b9      	str	r1, [r7, #8]
 800760a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	f003 031f 	and.w	r3, r3, #31
 8007612:	2201      	movs	r2, #1
 8007614:	fa02 f303 	lsl.w	r3, r2, r3
 8007618:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	6a1a      	ldr	r2, [r3, #32]
 800761e:	697b      	ldr	r3, [r7, #20]
 8007620:	43db      	mvns	r3, r3
 8007622:	401a      	ands	r2, r3
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	6a1a      	ldr	r2, [r3, #32]
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	f003 031f 	and.w	r3, r3, #31
 8007632:	6879      	ldr	r1, [r7, #4]
 8007634:	fa01 f303 	lsl.w	r3, r1, r3
 8007638:	431a      	orrs	r2, r3
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	621a      	str	r2, [r3, #32]
}
 800763e:	bf00      	nop
 8007640:	371c      	adds	r7, #28
 8007642:	46bd      	mov	sp, r7
 8007644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007648:	4770      	bx	lr
	...

0800764c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800764c:	b480      	push	{r7}
 800764e:	b085      	sub	sp, #20
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
 8007654:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800765c:	2b01      	cmp	r3, #1
 800765e:	d101      	bne.n	8007664 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007660:	2302      	movs	r3, #2
 8007662:	e05a      	b.n	800771a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2201      	movs	r2, #1
 8007668:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2202      	movs	r2, #2
 8007670:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	685b      	ldr	r3, [r3, #4]
 800767a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	689b      	ldr	r3, [r3, #8]
 8007682:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800768a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800768c:	683b      	ldr	r3, [r7, #0]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	68fa      	ldr	r2, [r7, #12]
 8007692:	4313      	orrs	r3, r2
 8007694:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	68fa      	ldr	r2, [r7, #12]
 800769c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	4a21      	ldr	r2, [pc, #132]	@ (8007728 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80076a4:	4293      	cmp	r3, r2
 80076a6:	d022      	beq.n	80076ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076b0:	d01d      	beq.n	80076ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	4a1d      	ldr	r2, [pc, #116]	@ (800772c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80076b8:	4293      	cmp	r3, r2
 80076ba:	d018      	beq.n	80076ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	4a1b      	ldr	r2, [pc, #108]	@ (8007730 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80076c2:	4293      	cmp	r3, r2
 80076c4:	d013      	beq.n	80076ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	4a1a      	ldr	r2, [pc, #104]	@ (8007734 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80076cc:	4293      	cmp	r3, r2
 80076ce:	d00e      	beq.n	80076ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	4a18      	ldr	r2, [pc, #96]	@ (8007738 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80076d6:	4293      	cmp	r3, r2
 80076d8:	d009      	beq.n	80076ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	4a17      	ldr	r2, [pc, #92]	@ (800773c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80076e0:	4293      	cmp	r3, r2
 80076e2:	d004      	beq.n	80076ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	4a15      	ldr	r2, [pc, #84]	@ (8007740 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d10c      	bne.n	8007708 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80076ee:	68bb      	ldr	r3, [r7, #8]
 80076f0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80076f4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	685b      	ldr	r3, [r3, #4]
 80076fa:	68ba      	ldr	r2, [r7, #8]
 80076fc:	4313      	orrs	r3, r2
 80076fe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	68ba      	ldr	r2, [r7, #8]
 8007706:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2201      	movs	r2, #1
 800770c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2200      	movs	r2, #0
 8007714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007718:	2300      	movs	r3, #0
}
 800771a:	4618      	mov	r0, r3
 800771c:	3714      	adds	r7, #20
 800771e:	46bd      	mov	sp, r7
 8007720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007724:	4770      	bx	lr
 8007726:	bf00      	nop
 8007728:	40010000 	.word	0x40010000
 800772c:	40000400 	.word	0x40000400
 8007730:	40000800 	.word	0x40000800
 8007734:	40000c00 	.word	0x40000c00
 8007738:	40010400 	.word	0x40010400
 800773c:	40014000 	.word	0x40014000
 8007740:	40001800 	.word	0x40001800

08007744 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007744:	b480      	push	{r7}
 8007746:	b085      	sub	sp, #20
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
 800774c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800774e:	2300      	movs	r3, #0
 8007750:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007758:	2b01      	cmp	r3, #1
 800775a:	d101      	bne.n	8007760 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800775c:	2302      	movs	r3, #2
 800775e:	e03d      	b.n	80077dc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2201      	movs	r2, #1
 8007764:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	68db      	ldr	r3, [r3, #12]
 8007772:	4313      	orrs	r3, r2
 8007774:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	689b      	ldr	r3, [r3, #8]
 8007780:	4313      	orrs	r3, r2
 8007782:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	685b      	ldr	r3, [r3, #4]
 800778e:	4313      	orrs	r3, r2
 8007790:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	4313      	orrs	r3, r2
 800779e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	691b      	ldr	r3, [r3, #16]
 80077aa:	4313      	orrs	r3, r2
 80077ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	695b      	ldr	r3, [r3, #20]
 80077b8:	4313      	orrs	r3, r2
 80077ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	69db      	ldr	r3, [r3, #28]
 80077c6:	4313      	orrs	r3, r2
 80077c8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	68fa      	ldr	r2, [r7, #12]
 80077d0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	2200      	movs	r2, #0
 80077d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80077da:	2300      	movs	r3, #0
}
 80077dc:	4618      	mov	r0, r3
 80077de:	3714      	adds	r7, #20
 80077e0:	46bd      	mov	sp, r7
 80077e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e6:	4770      	bx	lr

080077e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80077e8:	b480      	push	{r7}
 80077ea:	b083      	sub	sp, #12
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80077f0:	bf00      	nop
 80077f2:	370c      	adds	r7, #12
 80077f4:	46bd      	mov	sp, r7
 80077f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fa:	4770      	bx	lr

080077fc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80077fc:	b480      	push	{r7}
 80077fe:	b083      	sub	sp, #12
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007804:	bf00      	nop
 8007806:	370c      	adds	r7, #12
 8007808:	46bd      	mov	sp, r7
 800780a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780e:	4770      	bx	lr

08007810 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007810:	b580      	push	{r7, lr}
 8007812:	b082      	sub	sp, #8
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d101      	bne.n	8007822 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800781e:	2301      	movs	r3, #1
 8007820:	e042      	b.n	80078a8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007828:	b2db      	uxtb	r3, r3
 800782a:	2b00      	cmp	r3, #0
 800782c:	d106      	bne.n	800783c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	2200      	movs	r2, #0
 8007832:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007836:	6878      	ldr	r0, [r7, #4]
 8007838:	f7fc fba8 	bl	8003f8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2224      	movs	r2, #36	@ 0x24
 8007840:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	68da      	ldr	r2, [r3, #12]
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007852:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007854:	6878      	ldr	r0, [r7, #4]
 8007856:	f000 fdbd 	bl	80083d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	691a      	ldr	r2, [r3, #16]
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007868:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	695a      	ldr	r2, [r3, #20]
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007878:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	68da      	ldr	r2, [r3, #12]
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007888:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	2200      	movs	r2, #0
 800788e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2220      	movs	r2, #32
 8007894:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2220      	movs	r2, #32
 800789c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2200      	movs	r2, #0
 80078a4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80078a6:	2300      	movs	r3, #0
}
 80078a8:	4618      	mov	r0, r3
 80078aa:	3708      	adds	r7, #8
 80078ac:	46bd      	mov	sp, r7
 80078ae:	bd80      	pop	{r7, pc}

080078b0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078b0:	b580      	push	{r7, lr}
 80078b2:	b08a      	sub	sp, #40	@ 0x28
 80078b4:	af02      	add	r7, sp, #8
 80078b6:	60f8      	str	r0, [r7, #12]
 80078b8:	60b9      	str	r1, [r7, #8]
 80078ba:	603b      	str	r3, [r7, #0]
 80078bc:	4613      	mov	r3, r2
 80078be:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80078c0:	2300      	movs	r3, #0
 80078c2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80078ca:	b2db      	uxtb	r3, r3
 80078cc:	2b20      	cmp	r3, #32
 80078ce:	d175      	bne.n	80079bc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80078d0:	68bb      	ldr	r3, [r7, #8]
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d002      	beq.n	80078dc <HAL_UART_Transmit+0x2c>
 80078d6:	88fb      	ldrh	r3, [r7, #6]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d101      	bne.n	80078e0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80078dc:	2301      	movs	r3, #1
 80078de:	e06e      	b.n	80079be <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	2200      	movs	r2, #0
 80078e4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	2221      	movs	r2, #33	@ 0x21
 80078ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80078ee:	f7fc fd09 	bl	8004304 <HAL_GetTick>
 80078f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	88fa      	ldrh	r2, [r7, #6]
 80078f8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	88fa      	ldrh	r2, [r7, #6]
 80078fe:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	689b      	ldr	r3, [r3, #8]
 8007904:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007908:	d108      	bne.n	800791c <HAL_UART_Transmit+0x6c>
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	691b      	ldr	r3, [r3, #16]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d104      	bne.n	800791c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007912:	2300      	movs	r3, #0
 8007914:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007916:	68bb      	ldr	r3, [r7, #8]
 8007918:	61bb      	str	r3, [r7, #24]
 800791a:	e003      	b.n	8007924 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800791c:	68bb      	ldr	r3, [r7, #8]
 800791e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007920:	2300      	movs	r3, #0
 8007922:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007924:	e02e      	b.n	8007984 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	9300      	str	r3, [sp, #0]
 800792a:	697b      	ldr	r3, [r7, #20]
 800792c:	2200      	movs	r2, #0
 800792e:	2180      	movs	r1, #128	@ 0x80
 8007930:	68f8      	ldr	r0, [r7, #12]
 8007932:	f000 fb1f 	bl	8007f74 <UART_WaitOnFlagUntilTimeout>
 8007936:	4603      	mov	r3, r0
 8007938:	2b00      	cmp	r3, #0
 800793a:	d005      	beq.n	8007948 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	2220      	movs	r2, #32
 8007940:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007944:	2303      	movs	r3, #3
 8007946:	e03a      	b.n	80079be <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007948:	69fb      	ldr	r3, [r7, #28]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d10b      	bne.n	8007966 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800794e:	69bb      	ldr	r3, [r7, #24]
 8007950:	881b      	ldrh	r3, [r3, #0]
 8007952:	461a      	mov	r2, r3
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800795c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800795e:	69bb      	ldr	r3, [r7, #24]
 8007960:	3302      	adds	r3, #2
 8007962:	61bb      	str	r3, [r7, #24]
 8007964:	e007      	b.n	8007976 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007966:	69fb      	ldr	r3, [r7, #28]
 8007968:	781a      	ldrb	r2, [r3, #0]
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007970:	69fb      	ldr	r3, [r7, #28]
 8007972:	3301      	adds	r3, #1
 8007974:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800797a:	b29b      	uxth	r3, r3
 800797c:	3b01      	subs	r3, #1
 800797e:	b29a      	uxth	r2, r3
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007988:	b29b      	uxth	r3, r3
 800798a:	2b00      	cmp	r3, #0
 800798c:	d1cb      	bne.n	8007926 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800798e:	683b      	ldr	r3, [r7, #0]
 8007990:	9300      	str	r3, [sp, #0]
 8007992:	697b      	ldr	r3, [r7, #20]
 8007994:	2200      	movs	r2, #0
 8007996:	2140      	movs	r1, #64	@ 0x40
 8007998:	68f8      	ldr	r0, [r7, #12]
 800799a:	f000 faeb 	bl	8007f74 <UART_WaitOnFlagUntilTimeout>
 800799e:	4603      	mov	r3, r0
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d005      	beq.n	80079b0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	2220      	movs	r2, #32
 80079a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80079ac:	2303      	movs	r3, #3
 80079ae:	e006      	b.n	80079be <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	2220      	movs	r2, #32
 80079b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80079b8:	2300      	movs	r3, #0
 80079ba:	e000      	b.n	80079be <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80079bc:	2302      	movs	r3, #2
  }
}
 80079be:	4618      	mov	r0, r3
 80079c0:	3720      	adds	r7, #32
 80079c2:	46bd      	mov	sp, r7
 80079c4:	bd80      	pop	{r7, pc}

080079c6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80079c6:	b580      	push	{r7, lr}
 80079c8:	b084      	sub	sp, #16
 80079ca:	af00      	add	r7, sp, #0
 80079cc:	60f8      	str	r0, [r7, #12]
 80079ce:	60b9      	str	r1, [r7, #8]
 80079d0:	4613      	mov	r3, r2
 80079d2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80079da:	b2db      	uxtb	r3, r3
 80079dc:	2b20      	cmp	r3, #32
 80079de:	d112      	bne.n	8007a06 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80079e0:	68bb      	ldr	r3, [r7, #8]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d002      	beq.n	80079ec <HAL_UART_Receive_IT+0x26>
 80079e6:	88fb      	ldrh	r3, [r7, #6]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d101      	bne.n	80079f0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80079ec:	2301      	movs	r3, #1
 80079ee:	e00b      	b.n	8007a08 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	2200      	movs	r2, #0
 80079f4:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80079f6:	88fb      	ldrh	r3, [r7, #6]
 80079f8:	461a      	mov	r2, r3
 80079fa:	68b9      	ldr	r1, [r7, #8]
 80079fc:	68f8      	ldr	r0, [r7, #12]
 80079fe:	f000 fb12 	bl	8008026 <UART_Start_Receive_IT>
 8007a02:	4603      	mov	r3, r0
 8007a04:	e000      	b.n	8007a08 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8007a06:	2302      	movs	r3, #2
  }
}
 8007a08:	4618      	mov	r0, r3
 8007a0a:	3710      	adds	r7, #16
 8007a0c:	46bd      	mov	sp, r7
 8007a0e:	bd80      	pop	{r7, pc}

08007a10 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b0ba      	sub	sp, #232	@ 0xe8
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	68db      	ldr	r3, [r3, #12]
 8007a28:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	695b      	ldr	r3, [r3, #20]
 8007a32:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007a36:	2300      	movs	r3, #0
 8007a38:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007a42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a46:	f003 030f 	and.w	r3, r3, #15
 8007a4a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007a4e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d10f      	bne.n	8007a76 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007a56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a5a:	f003 0320 	and.w	r3, r3, #32
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d009      	beq.n	8007a76 <HAL_UART_IRQHandler+0x66>
 8007a62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a66:	f003 0320 	and.w	r3, r3, #32
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d003      	beq.n	8007a76 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007a6e:	6878      	ldr	r0, [r7, #4]
 8007a70:	f000 fbf2 	bl	8008258 <UART_Receive_IT>
      return;
 8007a74:	e25b      	b.n	8007f2e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007a76:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	f000 80de 	beq.w	8007c3c <HAL_UART_IRQHandler+0x22c>
 8007a80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a84:	f003 0301 	and.w	r3, r3, #1
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d106      	bne.n	8007a9a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007a8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a90:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	f000 80d1 	beq.w	8007c3c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007a9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a9e:	f003 0301 	and.w	r3, r3, #1
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d00b      	beq.n	8007abe <HAL_UART_IRQHandler+0xae>
 8007aa6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007aaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d005      	beq.n	8007abe <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ab6:	f043 0201 	orr.w	r2, r3, #1
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007abe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ac2:	f003 0304 	and.w	r3, r3, #4
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d00b      	beq.n	8007ae2 <HAL_UART_IRQHandler+0xd2>
 8007aca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ace:	f003 0301 	and.w	r3, r3, #1
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d005      	beq.n	8007ae2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ada:	f043 0202 	orr.w	r2, r3, #2
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007ae2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ae6:	f003 0302 	and.w	r3, r3, #2
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d00b      	beq.n	8007b06 <HAL_UART_IRQHandler+0xf6>
 8007aee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007af2:	f003 0301 	and.w	r3, r3, #1
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d005      	beq.n	8007b06 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007afe:	f043 0204 	orr.w	r2, r3, #4
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007b06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b0a:	f003 0308 	and.w	r3, r3, #8
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d011      	beq.n	8007b36 <HAL_UART_IRQHandler+0x126>
 8007b12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b16:	f003 0320 	and.w	r3, r3, #32
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d105      	bne.n	8007b2a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007b1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007b22:	f003 0301 	and.w	r3, r3, #1
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d005      	beq.n	8007b36 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b2e:	f043 0208 	orr.w	r2, r3, #8
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	f000 81f2 	beq.w	8007f24 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007b40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b44:	f003 0320 	and.w	r3, r3, #32
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d008      	beq.n	8007b5e <HAL_UART_IRQHandler+0x14e>
 8007b4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b50:	f003 0320 	and.w	r3, r3, #32
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d002      	beq.n	8007b5e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007b58:	6878      	ldr	r0, [r7, #4]
 8007b5a:	f000 fb7d 	bl	8008258 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	695b      	ldr	r3, [r3, #20]
 8007b64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b68:	2b40      	cmp	r3, #64	@ 0x40
 8007b6a:	bf0c      	ite	eq
 8007b6c:	2301      	moveq	r3, #1
 8007b6e:	2300      	movne	r3, #0
 8007b70:	b2db      	uxtb	r3, r3
 8007b72:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b7a:	f003 0308 	and.w	r3, r3, #8
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d103      	bne.n	8007b8a <HAL_UART_IRQHandler+0x17a>
 8007b82:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d04f      	beq.n	8007c2a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007b8a:	6878      	ldr	r0, [r7, #4]
 8007b8c:	f000 fa85 	bl	800809a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	695b      	ldr	r3, [r3, #20]
 8007b96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b9a:	2b40      	cmp	r3, #64	@ 0x40
 8007b9c:	d141      	bne.n	8007c22 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	3314      	adds	r3, #20
 8007ba4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ba8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007bac:	e853 3f00 	ldrex	r3, [r3]
 8007bb0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007bb4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007bb8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007bbc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	3314      	adds	r3, #20
 8007bc6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007bca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007bce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bd2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007bd6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007bda:	e841 2300 	strex	r3, r2, [r1]
 8007bde:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007be2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d1d9      	bne.n	8007b9e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d013      	beq.n	8007c1a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bf6:	4a7e      	ldr	r2, [pc, #504]	@ (8007df0 <HAL_UART_IRQHandler+0x3e0>)
 8007bf8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bfe:	4618      	mov	r0, r3
 8007c00:	f7fc fcde 	bl	80045c0 <HAL_DMA_Abort_IT>
 8007c04:	4603      	mov	r3, r0
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d016      	beq.n	8007c38 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c10:	687a      	ldr	r2, [r7, #4]
 8007c12:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007c14:	4610      	mov	r0, r2
 8007c16:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c18:	e00e      	b.n	8007c38 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007c1a:	6878      	ldr	r0, [r7, #4]
 8007c1c:	f000 f994 	bl	8007f48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c20:	e00a      	b.n	8007c38 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007c22:	6878      	ldr	r0, [r7, #4]
 8007c24:	f000 f990 	bl	8007f48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c28:	e006      	b.n	8007c38 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007c2a:	6878      	ldr	r0, [r7, #4]
 8007c2c:	f000 f98c 	bl	8007f48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	2200      	movs	r2, #0
 8007c34:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8007c36:	e175      	b.n	8007f24 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c38:	bf00      	nop
    return;
 8007c3a:	e173      	b.n	8007f24 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c40:	2b01      	cmp	r3, #1
 8007c42:	f040 814f 	bne.w	8007ee4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007c46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c4a:	f003 0310 	and.w	r3, r3, #16
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	f000 8148 	beq.w	8007ee4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007c54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c58:	f003 0310 	and.w	r3, r3, #16
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	f000 8141 	beq.w	8007ee4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007c62:	2300      	movs	r3, #0
 8007c64:	60bb      	str	r3, [r7, #8]
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	60bb      	str	r3, [r7, #8]
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	685b      	ldr	r3, [r3, #4]
 8007c74:	60bb      	str	r3, [r7, #8]
 8007c76:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	695b      	ldr	r3, [r3, #20]
 8007c7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c82:	2b40      	cmp	r3, #64	@ 0x40
 8007c84:	f040 80b6 	bne.w	8007df4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	685b      	ldr	r3, [r3, #4]
 8007c90:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007c94:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	f000 8145 	beq.w	8007f28 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007ca2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007ca6:	429a      	cmp	r2, r3
 8007ca8:	f080 813e 	bcs.w	8007f28 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007cb2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cb8:	69db      	ldr	r3, [r3, #28]
 8007cba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007cbe:	f000 8088 	beq.w	8007dd2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	330c      	adds	r3, #12
 8007cc8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ccc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007cd0:	e853 3f00 	ldrex	r3, [r3]
 8007cd4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007cd8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007cdc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ce0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	330c      	adds	r3, #12
 8007cea:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007cee:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007cf2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cf6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007cfa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007cfe:	e841 2300 	strex	r3, r2, [r1]
 8007d02:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007d06:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d1d9      	bne.n	8007cc2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	3314      	adds	r3, #20
 8007d14:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d16:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007d18:	e853 3f00 	ldrex	r3, [r3]
 8007d1c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007d1e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007d20:	f023 0301 	bic.w	r3, r3, #1
 8007d24:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	3314      	adds	r3, #20
 8007d2e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007d32:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007d36:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d38:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007d3a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007d3e:	e841 2300 	strex	r3, r2, [r1]
 8007d42:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007d44:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d1e1      	bne.n	8007d0e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	3314      	adds	r3, #20
 8007d50:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d52:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007d54:	e853 3f00 	ldrex	r3, [r3]
 8007d58:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007d5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007d5c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d60:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	3314      	adds	r3, #20
 8007d6a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007d6e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007d70:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d72:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007d74:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007d76:	e841 2300 	strex	r3, r2, [r1]
 8007d7a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007d7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d1e3      	bne.n	8007d4a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2220      	movs	r2, #32
 8007d86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	330c      	adds	r3, #12
 8007d96:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d9a:	e853 3f00 	ldrex	r3, [r3]
 8007d9e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007da0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007da2:	f023 0310 	bic.w	r3, r3, #16
 8007da6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	330c      	adds	r3, #12
 8007db0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007db4:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007db6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007db8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007dba:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007dbc:	e841 2300 	strex	r3, r2, [r1]
 8007dc0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007dc2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d1e3      	bne.n	8007d90 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007dcc:	4618      	mov	r0, r3
 8007dce:	f7fc fb87 	bl	80044e0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2202      	movs	r2, #2
 8007dd6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007de0:	b29b      	uxth	r3, r3
 8007de2:	1ad3      	subs	r3, r2, r3
 8007de4:	b29b      	uxth	r3, r3
 8007de6:	4619      	mov	r1, r3
 8007de8:	6878      	ldr	r0, [r7, #4]
 8007dea:	f000 f8b7 	bl	8007f5c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007dee:	e09b      	b.n	8007f28 <HAL_UART_IRQHandler+0x518>
 8007df0:	08008161 	.word	0x08008161
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007dfc:	b29b      	uxth	r3, r3
 8007dfe:	1ad3      	subs	r3, r2, r3
 8007e00:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007e08:	b29b      	uxth	r3, r3
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	f000 808e 	beq.w	8007f2c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007e10:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	f000 8089 	beq.w	8007f2c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	330c      	adds	r3, #12
 8007e20:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e24:	e853 3f00 	ldrex	r3, [r3]
 8007e28:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007e2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e2c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e30:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	330c      	adds	r3, #12
 8007e3a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007e3e:	647a      	str	r2, [r7, #68]	@ 0x44
 8007e40:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e42:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007e44:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007e46:	e841 2300 	strex	r3, r2, [r1]
 8007e4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007e4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d1e3      	bne.n	8007e1a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	3314      	adds	r3, #20
 8007e58:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e5c:	e853 3f00 	ldrex	r3, [r3]
 8007e60:	623b      	str	r3, [r7, #32]
   return(result);
 8007e62:	6a3b      	ldr	r3, [r7, #32]
 8007e64:	f023 0301 	bic.w	r3, r3, #1
 8007e68:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	3314      	adds	r3, #20
 8007e72:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007e76:	633a      	str	r2, [r7, #48]	@ 0x30
 8007e78:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e7a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e7e:	e841 2300 	strex	r3, r2, [r1]
 8007e82:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007e84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d1e3      	bne.n	8007e52 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	2220      	movs	r2, #32
 8007e8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2200      	movs	r2, #0
 8007e96:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	330c      	adds	r3, #12
 8007e9e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ea0:	693b      	ldr	r3, [r7, #16]
 8007ea2:	e853 3f00 	ldrex	r3, [r3]
 8007ea6:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	f023 0310 	bic.w	r3, r3, #16
 8007eae:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	330c      	adds	r3, #12
 8007eb8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007ebc:	61fa      	str	r2, [r7, #28]
 8007ebe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ec0:	69b9      	ldr	r1, [r7, #24]
 8007ec2:	69fa      	ldr	r2, [r7, #28]
 8007ec4:	e841 2300 	strex	r3, r2, [r1]
 8007ec8:	617b      	str	r3, [r7, #20]
   return(result);
 8007eca:	697b      	ldr	r3, [r7, #20]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d1e3      	bne.n	8007e98 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2202      	movs	r2, #2
 8007ed4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007ed6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007eda:	4619      	mov	r1, r3
 8007edc:	6878      	ldr	r0, [r7, #4]
 8007ede:	f000 f83d 	bl	8007f5c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007ee2:	e023      	b.n	8007f2c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007ee4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ee8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d009      	beq.n	8007f04 <HAL_UART_IRQHandler+0x4f4>
 8007ef0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ef4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d003      	beq.n	8007f04 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8007efc:	6878      	ldr	r0, [r7, #4]
 8007efe:	f000 f943 	bl	8008188 <UART_Transmit_IT>
    return;
 8007f02:	e014      	b.n	8007f2e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007f04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d00e      	beq.n	8007f2e <HAL_UART_IRQHandler+0x51e>
 8007f10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d008      	beq.n	8007f2e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8007f1c:	6878      	ldr	r0, [r7, #4]
 8007f1e:	f000 f983 	bl	8008228 <UART_EndTransmit_IT>
    return;
 8007f22:	e004      	b.n	8007f2e <HAL_UART_IRQHandler+0x51e>
    return;
 8007f24:	bf00      	nop
 8007f26:	e002      	b.n	8007f2e <HAL_UART_IRQHandler+0x51e>
      return;
 8007f28:	bf00      	nop
 8007f2a:	e000      	b.n	8007f2e <HAL_UART_IRQHandler+0x51e>
      return;
 8007f2c:	bf00      	nop
  }
}
 8007f2e:	37e8      	adds	r7, #232	@ 0xe8
 8007f30:	46bd      	mov	sp, r7
 8007f32:	bd80      	pop	{r7, pc}

08007f34 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007f34:	b480      	push	{r7}
 8007f36:	b083      	sub	sp, #12
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007f3c:	bf00      	nop
 8007f3e:	370c      	adds	r7, #12
 8007f40:	46bd      	mov	sp, r7
 8007f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f46:	4770      	bx	lr

08007f48 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007f48:	b480      	push	{r7}
 8007f4a:	b083      	sub	sp, #12
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007f50:	bf00      	nop
 8007f52:	370c      	adds	r7, #12
 8007f54:	46bd      	mov	sp, r7
 8007f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5a:	4770      	bx	lr

08007f5c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007f5c:	b480      	push	{r7}
 8007f5e:	b083      	sub	sp, #12
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
 8007f64:	460b      	mov	r3, r1
 8007f66:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007f68:	bf00      	nop
 8007f6a:	370c      	adds	r7, #12
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f72:	4770      	bx	lr

08007f74 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b086      	sub	sp, #24
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	60f8      	str	r0, [r7, #12]
 8007f7c:	60b9      	str	r1, [r7, #8]
 8007f7e:	603b      	str	r3, [r7, #0]
 8007f80:	4613      	mov	r3, r2
 8007f82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f84:	e03b      	b.n	8007ffe <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f86:	6a3b      	ldr	r3, [r7, #32]
 8007f88:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007f8c:	d037      	beq.n	8007ffe <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f8e:	f7fc f9b9 	bl	8004304 <HAL_GetTick>
 8007f92:	4602      	mov	r2, r0
 8007f94:	683b      	ldr	r3, [r7, #0]
 8007f96:	1ad3      	subs	r3, r2, r3
 8007f98:	6a3a      	ldr	r2, [r7, #32]
 8007f9a:	429a      	cmp	r2, r3
 8007f9c:	d302      	bcc.n	8007fa4 <UART_WaitOnFlagUntilTimeout+0x30>
 8007f9e:	6a3b      	ldr	r3, [r7, #32]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d101      	bne.n	8007fa8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007fa4:	2303      	movs	r3, #3
 8007fa6:	e03a      	b.n	800801e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	68db      	ldr	r3, [r3, #12]
 8007fae:	f003 0304 	and.w	r3, r3, #4
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d023      	beq.n	8007ffe <UART_WaitOnFlagUntilTimeout+0x8a>
 8007fb6:	68bb      	ldr	r3, [r7, #8]
 8007fb8:	2b80      	cmp	r3, #128	@ 0x80
 8007fba:	d020      	beq.n	8007ffe <UART_WaitOnFlagUntilTimeout+0x8a>
 8007fbc:	68bb      	ldr	r3, [r7, #8]
 8007fbe:	2b40      	cmp	r3, #64	@ 0x40
 8007fc0:	d01d      	beq.n	8007ffe <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	f003 0308 	and.w	r3, r3, #8
 8007fcc:	2b08      	cmp	r3, #8
 8007fce:	d116      	bne.n	8007ffe <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	617b      	str	r3, [r7, #20]
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	617b      	str	r3, [r7, #20]
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	685b      	ldr	r3, [r3, #4]
 8007fe2:	617b      	str	r3, [r7, #20]
 8007fe4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007fe6:	68f8      	ldr	r0, [r7, #12]
 8007fe8:	f000 f857 	bl	800809a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	2208      	movs	r2, #8
 8007ff0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007ffa:	2301      	movs	r3, #1
 8007ffc:	e00f      	b.n	800801e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	681a      	ldr	r2, [r3, #0]
 8008004:	68bb      	ldr	r3, [r7, #8]
 8008006:	4013      	ands	r3, r2
 8008008:	68ba      	ldr	r2, [r7, #8]
 800800a:	429a      	cmp	r2, r3
 800800c:	bf0c      	ite	eq
 800800e:	2301      	moveq	r3, #1
 8008010:	2300      	movne	r3, #0
 8008012:	b2db      	uxtb	r3, r3
 8008014:	461a      	mov	r2, r3
 8008016:	79fb      	ldrb	r3, [r7, #7]
 8008018:	429a      	cmp	r2, r3
 800801a:	d0b4      	beq.n	8007f86 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800801c:	2300      	movs	r3, #0
}
 800801e:	4618      	mov	r0, r3
 8008020:	3718      	adds	r7, #24
 8008022:	46bd      	mov	sp, r7
 8008024:	bd80      	pop	{r7, pc}

08008026 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008026:	b480      	push	{r7}
 8008028:	b085      	sub	sp, #20
 800802a:	af00      	add	r7, sp, #0
 800802c:	60f8      	str	r0, [r7, #12]
 800802e:	60b9      	str	r1, [r7, #8]
 8008030:	4613      	mov	r3, r2
 8008032:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	68ba      	ldr	r2, [r7, #8]
 8008038:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	88fa      	ldrh	r2, [r7, #6]
 800803e:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	88fa      	ldrh	r2, [r7, #6]
 8008044:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	2200      	movs	r2, #0
 800804a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	2222      	movs	r2, #34	@ 0x22
 8008050:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	691b      	ldr	r3, [r3, #16]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d007      	beq.n	800806c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	68da      	ldr	r2, [r3, #12]
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800806a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	695a      	ldr	r2, [r3, #20]
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f042 0201 	orr.w	r2, r2, #1
 800807a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	68da      	ldr	r2, [r3, #12]
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	f042 0220 	orr.w	r2, r2, #32
 800808a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800808c:	2300      	movs	r3, #0
}
 800808e:	4618      	mov	r0, r3
 8008090:	3714      	adds	r7, #20
 8008092:	46bd      	mov	sp, r7
 8008094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008098:	4770      	bx	lr

0800809a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800809a:	b480      	push	{r7}
 800809c:	b095      	sub	sp, #84	@ 0x54
 800809e:	af00      	add	r7, sp, #0
 80080a0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	330c      	adds	r3, #12
 80080a8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080ac:	e853 3f00 	ldrex	r3, [r3]
 80080b0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80080b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80080b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	330c      	adds	r3, #12
 80080c0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80080c2:	643a      	str	r2, [r7, #64]	@ 0x40
 80080c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080c6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80080c8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80080ca:	e841 2300 	strex	r3, r2, [r1]
 80080ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80080d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d1e5      	bne.n	80080a2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	3314      	adds	r3, #20
 80080dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080de:	6a3b      	ldr	r3, [r7, #32]
 80080e0:	e853 3f00 	ldrex	r3, [r3]
 80080e4:	61fb      	str	r3, [r7, #28]
   return(result);
 80080e6:	69fb      	ldr	r3, [r7, #28]
 80080e8:	f023 0301 	bic.w	r3, r3, #1
 80080ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	3314      	adds	r3, #20
 80080f4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80080f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80080f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80080fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80080fe:	e841 2300 	strex	r3, r2, [r1]
 8008102:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008106:	2b00      	cmp	r3, #0
 8008108:	d1e5      	bne.n	80080d6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800810e:	2b01      	cmp	r3, #1
 8008110:	d119      	bne.n	8008146 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	330c      	adds	r3, #12
 8008118:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	e853 3f00 	ldrex	r3, [r3]
 8008120:	60bb      	str	r3, [r7, #8]
   return(result);
 8008122:	68bb      	ldr	r3, [r7, #8]
 8008124:	f023 0310 	bic.w	r3, r3, #16
 8008128:	647b      	str	r3, [r7, #68]	@ 0x44
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	330c      	adds	r3, #12
 8008130:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008132:	61ba      	str	r2, [r7, #24]
 8008134:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008136:	6979      	ldr	r1, [r7, #20]
 8008138:	69ba      	ldr	r2, [r7, #24]
 800813a:	e841 2300 	strex	r3, r2, [r1]
 800813e:	613b      	str	r3, [r7, #16]
   return(result);
 8008140:	693b      	ldr	r3, [r7, #16]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d1e5      	bne.n	8008112 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	2220      	movs	r2, #32
 800814a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	2200      	movs	r2, #0
 8008152:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008154:	bf00      	nop
 8008156:	3754      	adds	r7, #84	@ 0x54
 8008158:	46bd      	mov	sp, r7
 800815a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815e:	4770      	bx	lr

08008160 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b084      	sub	sp, #16
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800816c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	2200      	movs	r2, #0
 8008172:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	2200      	movs	r2, #0
 8008178:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800817a:	68f8      	ldr	r0, [r7, #12]
 800817c:	f7ff fee4 	bl	8007f48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008180:	bf00      	nop
 8008182:	3710      	adds	r7, #16
 8008184:	46bd      	mov	sp, r7
 8008186:	bd80      	pop	{r7, pc}

08008188 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008188:	b480      	push	{r7}
 800818a:	b085      	sub	sp, #20
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008196:	b2db      	uxtb	r3, r3
 8008198:	2b21      	cmp	r3, #33	@ 0x21
 800819a:	d13e      	bne.n	800821a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	689b      	ldr	r3, [r3, #8]
 80081a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081a4:	d114      	bne.n	80081d0 <UART_Transmit_IT+0x48>
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	691b      	ldr	r3, [r3, #16]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d110      	bne.n	80081d0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	6a1b      	ldr	r3, [r3, #32]
 80081b2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	881b      	ldrh	r3, [r3, #0]
 80081b8:	461a      	mov	r2, r3
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80081c2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	6a1b      	ldr	r3, [r3, #32]
 80081c8:	1c9a      	adds	r2, r3, #2
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	621a      	str	r2, [r3, #32]
 80081ce:	e008      	b.n	80081e2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	6a1b      	ldr	r3, [r3, #32]
 80081d4:	1c59      	adds	r1, r3, #1
 80081d6:	687a      	ldr	r2, [r7, #4]
 80081d8:	6211      	str	r1, [r2, #32]
 80081da:	781a      	ldrb	r2, [r3, #0]
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80081e6:	b29b      	uxth	r3, r3
 80081e8:	3b01      	subs	r3, #1
 80081ea:	b29b      	uxth	r3, r3
 80081ec:	687a      	ldr	r2, [r7, #4]
 80081ee:	4619      	mov	r1, r3
 80081f0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d10f      	bne.n	8008216 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	68da      	ldr	r2, [r3, #12]
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008204:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	68da      	ldr	r2, [r3, #12]
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008214:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008216:	2300      	movs	r3, #0
 8008218:	e000      	b.n	800821c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800821a:	2302      	movs	r3, #2
  }
}
 800821c:	4618      	mov	r0, r3
 800821e:	3714      	adds	r7, #20
 8008220:	46bd      	mov	sp, r7
 8008222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008226:	4770      	bx	lr

08008228 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008228:	b580      	push	{r7, lr}
 800822a:	b082      	sub	sp, #8
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	68da      	ldr	r2, [r3, #12]
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800823e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2220      	movs	r2, #32
 8008244:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008248:	6878      	ldr	r0, [r7, #4]
 800824a:	f7ff fe73 	bl	8007f34 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800824e:	2300      	movs	r3, #0
}
 8008250:	4618      	mov	r0, r3
 8008252:	3708      	adds	r7, #8
 8008254:	46bd      	mov	sp, r7
 8008256:	bd80      	pop	{r7, pc}

08008258 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b08c      	sub	sp, #48	@ 0x30
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008266:	b2db      	uxtb	r3, r3
 8008268:	2b22      	cmp	r3, #34	@ 0x22
 800826a:	f040 80ae 	bne.w	80083ca <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	689b      	ldr	r3, [r3, #8]
 8008272:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008276:	d117      	bne.n	80082a8 <UART_Receive_IT+0x50>
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	691b      	ldr	r3, [r3, #16]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d113      	bne.n	80082a8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008280:	2300      	movs	r3, #0
 8008282:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008288:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	685b      	ldr	r3, [r3, #4]
 8008290:	b29b      	uxth	r3, r3
 8008292:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008296:	b29a      	uxth	r2, r3
 8008298:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800829a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082a0:	1c9a      	adds	r2, r3, #2
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	629a      	str	r2, [r3, #40]	@ 0x28
 80082a6:	e026      	b.n	80082f6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80082ae:	2300      	movs	r3, #0
 80082b0:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	689b      	ldr	r3, [r3, #8]
 80082b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80082ba:	d007      	beq.n	80082cc <UART_Receive_IT+0x74>
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	689b      	ldr	r3, [r3, #8]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d10a      	bne.n	80082da <UART_Receive_IT+0x82>
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	691b      	ldr	r3, [r3, #16]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d106      	bne.n	80082da <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	685b      	ldr	r3, [r3, #4]
 80082d2:	b2da      	uxtb	r2, r3
 80082d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082d6:	701a      	strb	r2, [r3, #0]
 80082d8:	e008      	b.n	80082ec <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	685b      	ldr	r3, [r3, #4]
 80082e0:	b2db      	uxtb	r3, r3
 80082e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80082e6:	b2da      	uxtb	r2, r3
 80082e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082ea:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082f0:	1c5a      	adds	r2, r3, #1
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80082fa:	b29b      	uxth	r3, r3
 80082fc:	3b01      	subs	r3, #1
 80082fe:	b29b      	uxth	r3, r3
 8008300:	687a      	ldr	r2, [r7, #4]
 8008302:	4619      	mov	r1, r3
 8008304:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008306:	2b00      	cmp	r3, #0
 8008308:	d15d      	bne.n	80083c6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	68da      	ldr	r2, [r3, #12]
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f022 0220 	bic.w	r2, r2, #32
 8008318:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	68da      	ldr	r2, [r3, #12]
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008328:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	695a      	ldr	r2, [r3, #20]
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	f022 0201 	bic.w	r2, r2, #1
 8008338:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2220      	movs	r2, #32
 800833e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	2200      	movs	r2, #0
 8008346:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800834c:	2b01      	cmp	r3, #1
 800834e:	d135      	bne.n	80083bc <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	2200      	movs	r2, #0
 8008354:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	330c      	adds	r3, #12
 800835c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800835e:	697b      	ldr	r3, [r7, #20]
 8008360:	e853 3f00 	ldrex	r3, [r3]
 8008364:	613b      	str	r3, [r7, #16]
   return(result);
 8008366:	693b      	ldr	r3, [r7, #16]
 8008368:	f023 0310 	bic.w	r3, r3, #16
 800836c:	627b      	str	r3, [r7, #36]	@ 0x24
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	330c      	adds	r3, #12
 8008374:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008376:	623a      	str	r2, [r7, #32]
 8008378:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800837a:	69f9      	ldr	r1, [r7, #28]
 800837c:	6a3a      	ldr	r2, [r7, #32]
 800837e:	e841 2300 	strex	r3, r2, [r1]
 8008382:	61bb      	str	r3, [r7, #24]
   return(result);
 8008384:	69bb      	ldr	r3, [r7, #24]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d1e5      	bne.n	8008356 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	f003 0310 	and.w	r3, r3, #16
 8008394:	2b10      	cmp	r3, #16
 8008396:	d10a      	bne.n	80083ae <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008398:	2300      	movs	r3, #0
 800839a:	60fb      	str	r3, [r7, #12]
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	60fb      	str	r3, [r7, #12]
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	685b      	ldr	r3, [r3, #4]
 80083aa:	60fb      	str	r3, [r7, #12]
 80083ac:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80083b2:	4619      	mov	r1, r3
 80083b4:	6878      	ldr	r0, [r7, #4]
 80083b6:	f7ff fdd1 	bl	8007f5c <HAL_UARTEx_RxEventCallback>
 80083ba:	e002      	b.n	80083c2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80083bc:	6878      	ldr	r0, [r7, #4]
 80083be:	f7fb fbfb 	bl	8003bb8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80083c2:	2300      	movs	r3, #0
 80083c4:	e002      	b.n	80083cc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80083c6:	2300      	movs	r3, #0
 80083c8:	e000      	b.n	80083cc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80083ca:	2302      	movs	r3, #2
  }
}
 80083cc:	4618      	mov	r0, r3
 80083ce:	3730      	adds	r7, #48	@ 0x30
 80083d0:	46bd      	mov	sp, r7
 80083d2:	bd80      	pop	{r7, pc}

080083d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80083d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80083d8:	b0c0      	sub	sp, #256	@ 0x100
 80083da:	af00      	add	r7, sp, #0
 80083dc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80083e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	691b      	ldr	r3, [r3, #16]
 80083e8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80083ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083f0:	68d9      	ldr	r1, [r3, #12]
 80083f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083f6:	681a      	ldr	r2, [r3, #0]
 80083f8:	ea40 0301 	orr.w	r3, r0, r1
 80083fc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80083fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008402:	689a      	ldr	r2, [r3, #8]
 8008404:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008408:	691b      	ldr	r3, [r3, #16]
 800840a:	431a      	orrs	r2, r3
 800840c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008410:	695b      	ldr	r3, [r3, #20]
 8008412:	431a      	orrs	r2, r3
 8008414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008418:	69db      	ldr	r3, [r3, #28]
 800841a:	4313      	orrs	r3, r2
 800841c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	68db      	ldr	r3, [r3, #12]
 8008428:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800842c:	f021 010c 	bic.w	r1, r1, #12
 8008430:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008434:	681a      	ldr	r2, [r3, #0]
 8008436:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800843a:	430b      	orrs	r3, r1
 800843c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800843e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	695b      	ldr	r3, [r3, #20]
 8008446:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800844a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800844e:	6999      	ldr	r1, [r3, #24]
 8008450:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008454:	681a      	ldr	r2, [r3, #0]
 8008456:	ea40 0301 	orr.w	r3, r0, r1
 800845a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800845c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008460:	681a      	ldr	r2, [r3, #0]
 8008462:	4b8f      	ldr	r3, [pc, #572]	@ (80086a0 <UART_SetConfig+0x2cc>)
 8008464:	429a      	cmp	r2, r3
 8008466:	d005      	beq.n	8008474 <UART_SetConfig+0xa0>
 8008468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800846c:	681a      	ldr	r2, [r3, #0]
 800846e:	4b8d      	ldr	r3, [pc, #564]	@ (80086a4 <UART_SetConfig+0x2d0>)
 8008470:	429a      	cmp	r2, r3
 8008472:	d104      	bne.n	800847e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008474:	f7fc ff4a 	bl	800530c <HAL_RCC_GetPCLK2Freq>
 8008478:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800847c:	e003      	b.n	8008486 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800847e:	f7fc ff31 	bl	80052e4 <HAL_RCC_GetPCLK1Freq>
 8008482:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008486:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800848a:	69db      	ldr	r3, [r3, #28]
 800848c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008490:	f040 810c 	bne.w	80086ac <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008494:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008498:	2200      	movs	r2, #0
 800849a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800849e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80084a2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80084a6:	4622      	mov	r2, r4
 80084a8:	462b      	mov	r3, r5
 80084aa:	1891      	adds	r1, r2, r2
 80084ac:	65b9      	str	r1, [r7, #88]	@ 0x58
 80084ae:	415b      	adcs	r3, r3
 80084b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80084b2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80084b6:	4621      	mov	r1, r4
 80084b8:	eb12 0801 	adds.w	r8, r2, r1
 80084bc:	4629      	mov	r1, r5
 80084be:	eb43 0901 	adc.w	r9, r3, r1
 80084c2:	f04f 0200 	mov.w	r2, #0
 80084c6:	f04f 0300 	mov.w	r3, #0
 80084ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80084ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80084d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80084d6:	4690      	mov	r8, r2
 80084d8:	4699      	mov	r9, r3
 80084da:	4623      	mov	r3, r4
 80084dc:	eb18 0303 	adds.w	r3, r8, r3
 80084e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80084e4:	462b      	mov	r3, r5
 80084e6:	eb49 0303 	adc.w	r3, r9, r3
 80084ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80084ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084f2:	685b      	ldr	r3, [r3, #4]
 80084f4:	2200      	movs	r2, #0
 80084f6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80084fa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80084fe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008502:	460b      	mov	r3, r1
 8008504:	18db      	adds	r3, r3, r3
 8008506:	653b      	str	r3, [r7, #80]	@ 0x50
 8008508:	4613      	mov	r3, r2
 800850a:	eb42 0303 	adc.w	r3, r2, r3
 800850e:	657b      	str	r3, [r7, #84]	@ 0x54
 8008510:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008514:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008518:	f7f8 fbee 	bl	8000cf8 <__aeabi_uldivmod>
 800851c:	4602      	mov	r2, r0
 800851e:	460b      	mov	r3, r1
 8008520:	4b61      	ldr	r3, [pc, #388]	@ (80086a8 <UART_SetConfig+0x2d4>)
 8008522:	fba3 2302 	umull	r2, r3, r3, r2
 8008526:	095b      	lsrs	r3, r3, #5
 8008528:	011c      	lsls	r4, r3, #4
 800852a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800852e:	2200      	movs	r2, #0
 8008530:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008534:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008538:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800853c:	4642      	mov	r2, r8
 800853e:	464b      	mov	r3, r9
 8008540:	1891      	adds	r1, r2, r2
 8008542:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008544:	415b      	adcs	r3, r3
 8008546:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008548:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800854c:	4641      	mov	r1, r8
 800854e:	eb12 0a01 	adds.w	sl, r2, r1
 8008552:	4649      	mov	r1, r9
 8008554:	eb43 0b01 	adc.w	fp, r3, r1
 8008558:	f04f 0200 	mov.w	r2, #0
 800855c:	f04f 0300 	mov.w	r3, #0
 8008560:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008564:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008568:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800856c:	4692      	mov	sl, r2
 800856e:	469b      	mov	fp, r3
 8008570:	4643      	mov	r3, r8
 8008572:	eb1a 0303 	adds.w	r3, sl, r3
 8008576:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800857a:	464b      	mov	r3, r9
 800857c:	eb4b 0303 	adc.w	r3, fp, r3
 8008580:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008584:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008588:	685b      	ldr	r3, [r3, #4]
 800858a:	2200      	movs	r2, #0
 800858c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008590:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008594:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008598:	460b      	mov	r3, r1
 800859a:	18db      	adds	r3, r3, r3
 800859c:	643b      	str	r3, [r7, #64]	@ 0x40
 800859e:	4613      	mov	r3, r2
 80085a0:	eb42 0303 	adc.w	r3, r2, r3
 80085a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80085a6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80085aa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80085ae:	f7f8 fba3 	bl	8000cf8 <__aeabi_uldivmod>
 80085b2:	4602      	mov	r2, r0
 80085b4:	460b      	mov	r3, r1
 80085b6:	4611      	mov	r1, r2
 80085b8:	4b3b      	ldr	r3, [pc, #236]	@ (80086a8 <UART_SetConfig+0x2d4>)
 80085ba:	fba3 2301 	umull	r2, r3, r3, r1
 80085be:	095b      	lsrs	r3, r3, #5
 80085c0:	2264      	movs	r2, #100	@ 0x64
 80085c2:	fb02 f303 	mul.w	r3, r2, r3
 80085c6:	1acb      	subs	r3, r1, r3
 80085c8:	00db      	lsls	r3, r3, #3
 80085ca:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80085ce:	4b36      	ldr	r3, [pc, #216]	@ (80086a8 <UART_SetConfig+0x2d4>)
 80085d0:	fba3 2302 	umull	r2, r3, r3, r2
 80085d4:	095b      	lsrs	r3, r3, #5
 80085d6:	005b      	lsls	r3, r3, #1
 80085d8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80085dc:	441c      	add	r4, r3
 80085de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80085e2:	2200      	movs	r2, #0
 80085e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80085e8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80085ec:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80085f0:	4642      	mov	r2, r8
 80085f2:	464b      	mov	r3, r9
 80085f4:	1891      	adds	r1, r2, r2
 80085f6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80085f8:	415b      	adcs	r3, r3
 80085fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80085fc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008600:	4641      	mov	r1, r8
 8008602:	1851      	adds	r1, r2, r1
 8008604:	6339      	str	r1, [r7, #48]	@ 0x30
 8008606:	4649      	mov	r1, r9
 8008608:	414b      	adcs	r3, r1
 800860a:	637b      	str	r3, [r7, #52]	@ 0x34
 800860c:	f04f 0200 	mov.w	r2, #0
 8008610:	f04f 0300 	mov.w	r3, #0
 8008614:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008618:	4659      	mov	r1, fp
 800861a:	00cb      	lsls	r3, r1, #3
 800861c:	4651      	mov	r1, sl
 800861e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008622:	4651      	mov	r1, sl
 8008624:	00ca      	lsls	r2, r1, #3
 8008626:	4610      	mov	r0, r2
 8008628:	4619      	mov	r1, r3
 800862a:	4603      	mov	r3, r0
 800862c:	4642      	mov	r2, r8
 800862e:	189b      	adds	r3, r3, r2
 8008630:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008634:	464b      	mov	r3, r9
 8008636:	460a      	mov	r2, r1
 8008638:	eb42 0303 	adc.w	r3, r2, r3
 800863c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008640:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008644:	685b      	ldr	r3, [r3, #4]
 8008646:	2200      	movs	r2, #0
 8008648:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800864c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008650:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008654:	460b      	mov	r3, r1
 8008656:	18db      	adds	r3, r3, r3
 8008658:	62bb      	str	r3, [r7, #40]	@ 0x28
 800865a:	4613      	mov	r3, r2
 800865c:	eb42 0303 	adc.w	r3, r2, r3
 8008660:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008662:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008666:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800866a:	f7f8 fb45 	bl	8000cf8 <__aeabi_uldivmod>
 800866e:	4602      	mov	r2, r0
 8008670:	460b      	mov	r3, r1
 8008672:	4b0d      	ldr	r3, [pc, #52]	@ (80086a8 <UART_SetConfig+0x2d4>)
 8008674:	fba3 1302 	umull	r1, r3, r3, r2
 8008678:	095b      	lsrs	r3, r3, #5
 800867a:	2164      	movs	r1, #100	@ 0x64
 800867c:	fb01 f303 	mul.w	r3, r1, r3
 8008680:	1ad3      	subs	r3, r2, r3
 8008682:	00db      	lsls	r3, r3, #3
 8008684:	3332      	adds	r3, #50	@ 0x32
 8008686:	4a08      	ldr	r2, [pc, #32]	@ (80086a8 <UART_SetConfig+0x2d4>)
 8008688:	fba2 2303 	umull	r2, r3, r2, r3
 800868c:	095b      	lsrs	r3, r3, #5
 800868e:	f003 0207 	and.w	r2, r3, #7
 8008692:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	4422      	add	r2, r4
 800869a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800869c:	e106      	b.n	80088ac <UART_SetConfig+0x4d8>
 800869e:	bf00      	nop
 80086a0:	40011000 	.word	0x40011000
 80086a4:	40011400 	.word	0x40011400
 80086a8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80086ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80086b0:	2200      	movs	r2, #0
 80086b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80086b6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80086ba:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80086be:	4642      	mov	r2, r8
 80086c0:	464b      	mov	r3, r9
 80086c2:	1891      	adds	r1, r2, r2
 80086c4:	6239      	str	r1, [r7, #32]
 80086c6:	415b      	adcs	r3, r3
 80086c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80086ca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80086ce:	4641      	mov	r1, r8
 80086d0:	1854      	adds	r4, r2, r1
 80086d2:	4649      	mov	r1, r9
 80086d4:	eb43 0501 	adc.w	r5, r3, r1
 80086d8:	f04f 0200 	mov.w	r2, #0
 80086dc:	f04f 0300 	mov.w	r3, #0
 80086e0:	00eb      	lsls	r3, r5, #3
 80086e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80086e6:	00e2      	lsls	r2, r4, #3
 80086e8:	4614      	mov	r4, r2
 80086ea:	461d      	mov	r5, r3
 80086ec:	4643      	mov	r3, r8
 80086ee:	18e3      	adds	r3, r4, r3
 80086f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80086f4:	464b      	mov	r3, r9
 80086f6:	eb45 0303 	adc.w	r3, r5, r3
 80086fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80086fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008702:	685b      	ldr	r3, [r3, #4]
 8008704:	2200      	movs	r2, #0
 8008706:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800870a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800870e:	f04f 0200 	mov.w	r2, #0
 8008712:	f04f 0300 	mov.w	r3, #0
 8008716:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800871a:	4629      	mov	r1, r5
 800871c:	008b      	lsls	r3, r1, #2
 800871e:	4621      	mov	r1, r4
 8008720:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008724:	4621      	mov	r1, r4
 8008726:	008a      	lsls	r2, r1, #2
 8008728:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800872c:	f7f8 fae4 	bl	8000cf8 <__aeabi_uldivmod>
 8008730:	4602      	mov	r2, r0
 8008732:	460b      	mov	r3, r1
 8008734:	4b60      	ldr	r3, [pc, #384]	@ (80088b8 <UART_SetConfig+0x4e4>)
 8008736:	fba3 2302 	umull	r2, r3, r3, r2
 800873a:	095b      	lsrs	r3, r3, #5
 800873c:	011c      	lsls	r4, r3, #4
 800873e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008742:	2200      	movs	r2, #0
 8008744:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008748:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800874c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008750:	4642      	mov	r2, r8
 8008752:	464b      	mov	r3, r9
 8008754:	1891      	adds	r1, r2, r2
 8008756:	61b9      	str	r1, [r7, #24]
 8008758:	415b      	adcs	r3, r3
 800875a:	61fb      	str	r3, [r7, #28]
 800875c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008760:	4641      	mov	r1, r8
 8008762:	1851      	adds	r1, r2, r1
 8008764:	6139      	str	r1, [r7, #16]
 8008766:	4649      	mov	r1, r9
 8008768:	414b      	adcs	r3, r1
 800876a:	617b      	str	r3, [r7, #20]
 800876c:	f04f 0200 	mov.w	r2, #0
 8008770:	f04f 0300 	mov.w	r3, #0
 8008774:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008778:	4659      	mov	r1, fp
 800877a:	00cb      	lsls	r3, r1, #3
 800877c:	4651      	mov	r1, sl
 800877e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008782:	4651      	mov	r1, sl
 8008784:	00ca      	lsls	r2, r1, #3
 8008786:	4610      	mov	r0, r2
 8008788:	4619      	mov	r1, r3
 800878a:	4603      	mov	r3, r0
 800878c:	4642      	mov	r2, r8
 800878e:	189b      	adds	r3, r3, r2
 8008790:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008794:	464b      	mov	r3, r9
 8008796:	460a      	mov	r2, r1
 8008798:	eb42 0303 	adc.w	r3, r2, r3
 800879c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80087a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80087a4:	685b      	ldr	r3, [r3, #4]
 80087a6:	2200      	movs	r2, #0
 80087a8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80087aa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80087ac:	f04f 0200 	mov.w	r2, #0
 80087b0:	f04f 0300 	mov.w	r3, #0
 80087b4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80087b8:	4649      	mov	r1, r9
 80087ba:	008b      	lsls	r3, r1, #2
 80087bc:	4641      	mov	r1, r8
 80087be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80087c2:	4641      	mov	r1, r8
 80087c4:	008a      	lsls	r2, r1, #2
 80087c6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80087ca:	f7f8 fa95 	bl	8000cf8 <__aeabi_uldivmod>
 80087ce:	4602      	mov	r2, r0
 80087d0:	460b      	mov	r3, r1
 80087d2:	4611      	mov	r1, r2
 80087d4:	4b38      	ldr	r3, [pc, #224]	@ (80088b8 <UART_SetConfig+0x4e4>)
 80087d6:	fba3 2301 	umull	r2, r3, r3, r1
 80087da:	095b      	lsrs	r3, r3, #5
 80087dc:	2264      	movs	r2, #100	@ 0x64
 80087de:	fb02 f303 	mul.w	r3, r2, r3
 80087e2:	1acb      	subs	r3, r1, r3
 80087e4:	011b      	lsls	r3, r3, #4
 80087e6:	3332      	adds	r3, #50	@ 0x32
 80087e8:	4a33      	ldr	r2, [pc, #204]	@ (80088b8 <UART_SetConfig+0x4e4>)
 80087ea:	fba2 2303 	umull	r2, r3, r2, r3
 80087ee:	095b      	lsrs	r3, r3, #5
 80087f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80087f4:	441c      	add	r4, r3
 80087f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80087fa:	2200      	movs	r2, #0
 80087fc:	673b      	str	r3, [r7, #112]	@ 0x70
 80087fe:	677a      	str	r2, [r7, #116]	@ 0x74
 8008800:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008804:	4642      	mov	r2, r8
 8008806:	464b      	mov	r3, r9
 8008808:	1891      	adds	r1, r2, r2
 800880a:	60b9      	str	r1, [r7, #8]
 800880c:	415b      	adcs	r3, r3
 800880e:	60fb      	str	r3, [r7, #12]
 8008810:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008814:	4641      	mov	r1, r8
 8008816:	1851      	adds	r1, r2, r1
 8008818:	6039      	str	r1, [r7, #0]
 800881a:	4649      	mov	r1, r9
 800881c:	414b      	adcs	r3, r1
 800881e:	607b      	str	r3, [r7, #4]
 8008820:	f04f 0200 	mov.w	r2, #0
 8008824:	f04f 0300 	mov.w	r3, #0
 8008828:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800882c:	4659      	mov	r1, fp
 800882e:	00cb      	lsls	r3, r1, #3
 8008830:	4651      	mov	r1, sl
 8008832:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008836:	4651      	mov	r1, sl
 8008838:	00ca      	lsls	r2, r1, #3
 800883a:	4610      	mov	r0, r2
 800883c:	4619      	mov	r1, r3
 800883e:	4603      	mov	r3, r0
 8008840:	4642      	mov	r2, r8
 8008842:	189b      	adds	r3, r3, r2
 8008844:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008846:	464b      	mov	r3, r9
 8008848:	460a      	mov	r2, r1
 800884a:	eb42 0303 	adc.w	r3, r2, r3
 800884e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008850:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008854:	685b      	ldr	r3, [r3, #4]
 8008856:	2200      	movs	r2, #0
 8008858:	663b      	str	r3, [r7, #96]	@ 0x60
 800885a:	667a      	str	r2, [r7, #100]	@ 0x64
 800885c:	f04f 0200 	mov.w	r2, #0
 8008860:	f04f 0300 	mov.w	r3, #0
 8008864:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008868:	4649      	mov	r1, r9
 800886a:	008b      	lsls	r3, r1, #2
 800886c:	4641      	mov	r1, r8
 800886e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008872:	4641      	mov	r1, r8
 8008874:	008a      	lsls	r2, r1, #2
 8008876:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800887a:	f7f8 fa3d 	bl	8000cf8 <__aeabi_uldivmod>
 800887e:	4602      	mov	r2, r0
 8008880:	460b      	mov	r3, r1
 8008882:	4b0d      	ldr	r3, [pc, #52]	@ (80088b8 <UART_SetConfig+0x4e4>)
 8008884:	fba3 1302 	umull	r1, r3, r3, r2
 8008888:	095b      	lsrs	r3, r3, #5
 800888a:	2164      	movs	r1, #100	@ 0x64
 800888c:	fb01 f303 	mul.w	r3, r1, r3
 8008890:	1ad3      	subs	r3, r2, r3
 8008892:	011b      	lsls	r3, r3, #4
 8008894:	3332      	adds	r3, #50	@ 0x32
 8008896:	4a08      	ldr	r2, [pc, #32]	@ (80088b8 <UART_SetConfig+0x4e4>)
 8008898:	fba2 2303 	umull	r2, r3, r2, r3
 800889c:	095b      	lsrs	r3, r3, #5
 800889e:	f003 020f 	and.w	r2, r3, #15
 80088a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	4422      	add	r2, r4
 80088aa:	609a      	str	r2, [r3, #8]
}
 80088ac:	bf00      	nop
 80088ae:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80088b2:	46bd      	mov	sp, r7
 80088b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80088b8:	51eb851f 	.word	0x51eb851f

080088bc <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    EventGroupHandle_t xEventGroupCreate( void )
    {
 80088bc:	b580      	push	{r7, lr}
 80088be:	b082      	sub	sp, #8
 80088c0:	af00      	add	r7, sp, #0
         * TickType_t alignment requirements the cast is safe.  In other cases,
         * where the natural word size of the architecture is less than
         * sizeof( TickType_t ), the TickType_t variables will be accessed in two
         * or more reads operations, and the alignment requirements is only that
         * of each individual read. */
        pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 80088c2:	201c      	movs	r0, #28
 80088c4:	f003 fbd4 	bl	800c070 <pvPortMalloc>
 80088c8:	6078      	str	r0, [r7, #4]

        if( pxEventBits != NULL )
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d007      	beq.n	80088e0 <xEventGroupCreate+0x24>
        {
            pxEventBits->uxEventBits = 0;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	2200      	movs	r2, #0
 80088d4:	601a      	str	r2, [r3, #0]
            vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	3304      	adds	r3, #4
 80088da:	4618      	mov	r0, r3
 80088dc:	f000 f986 	bl	8008bec <vListInitialise>
        else
        {
            traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
        }

        return pxEventBits;
 80088e0:	687b      	ldr	r3, [r7, #4]
    }
 80088e2:	4618      	mov	r0, r3
 80088e4:	3708      	adds	r7, #8
 80088e6:	46bd      	mov	sp, r7
 80088e8:	bd80      	pop	{r7, pc}
	...

080088ec <xEventGroupWaitBits>:
EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup,
                                 const EventBits_t uxBitsToWaitFor,
                                 const BaseType_t xClearOnExit,
                                 const BaseType_t xWaitForAllBits,
                                 TickType_t xTicksToWait )
{
 80088ec:	b580      	push	{r7, lr}
 80088ee:	b090      	sub	sp, #64	@ 0x40
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	60f8      	str	r0, [r7, #12]
 80088f4:	60b9      	str	r1, [r7, #8]
 80088f6:	607a      	str	r2, [r7, #4]
 80088f8:	603b      	str	r3, [r7, #0]
    EventGroup_t * pxEventBits = xEventGroup;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	637b      	str	r3, [r7, #52]	@ 0x34
    EventBits_t uxReturn, uxControlBits = 0;
 80088fe:	2300      	movs	r3, #0
 8008900:	63bb      	str	r3, [r7, #56]	@ 0x38
    BaseType_t xWaitConditionMet, xAlreadyYielded;
    BaseType_t xTimeoutOccurred = pdFALSE;
 8008902:	2300      	movs	r3, #0
 8008904:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check the user is not attempting to wait on the bits used by the kernel
     * itself, and that at least one bit is being requested. */
    configASSERT( xEventGroup );
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d10b      	bne.n	8008924 <xEventGroupWaitBits+0x38>
        __asm volatile
 800890c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008910:	f383 8811 	msr	BASEPRI, r3
 8008914:	f3bf 8f6f 	isb	sy
 8008918:	f3bf 8f4f 	dsb	sy
 800891c:	623b      	str	r3, [r7, #32]
    }
 800891e:	bf00      	nop
 8008920:	bf00      	nop
 8008922:	e7fd      	b.n	8008920 <xEventGroupWaitBits+0x34>
    configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8008924:	68bb      	ldr	r3, [r7, #8]
 8008926:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800892a:	d30b      	bcc.n	8008944 <xEventGroupWaitBits+0x58>
        __asm volatile
 800892c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008930:	f383 8811 	msr	BASEPRI, r3
 8008934:	f3bf 8f6f 	isb	sy
 8008938:	f3bf 8f4f 	dsb	sy
 800893c:	61fb      	str	r3, [r7, #28]
    }
 800893e:	bf00      	nop
 8008940:	bf00      	nop
 8008942:	e7fd      	b.n	8008940 <xEventGroupWaitBits+0x54>
    configASSERT( uxBitsToWaitFor != 0 );
 8008944:	68bb      	ldr	r3, [r7, #8]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d10b      	bne.n	8008962 <xEventGroupWaitBits+0x76>
        __asm volatile
 800894a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800894e:	f383 8811 	msr	BASEPRI, r3
 8008952:	f3bf 8f6f 	isb	sy
 8008956:	f3bf 8f4f 	dsb	sy
 800895a:	61bb      	str	r3, [r7, #24]
    }
 800895c:	bf00      	nop
 800895e:	bf00      	nop
 8008960:	e7fd      	b.n	800895e <xEventGroupWaitBits+0x72>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008962:	f002 f811 	bl	800a988 <xTaskGetSchedulerState>
 8008966:	4603      	mov	r3, r0
 8008968:	2b00      	cmp	r3, #0
 800896a:	d102      	bne.n	8008972 <xEventGroupWaitBits+0x86>
 800896c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800896e:	2b00      	cmp	r3, #0
 8008970:	d101      	bne.n	8008976 <xEventGroupWaitBits+0x8a>
 8008972:	2301      	movs	r3, #1
 8008974:	e000      	b.n	8008978 <xEventGroupWaitBits+0x8c>
 8008976:	2300      	movs	r3, #0
 8008978:	2b00      	cmp	r3, #0
 800897a:	d10b      	bne.n	8008994 <xEventGroupWaitBits+0xa8>
        __asm volatile
 800897c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008980:	f383 8811 	msr	BASEPRI, r3
 8008984:	f3bf 8f6f 	isb	sy
 8008988:	f3bf 8f4f 	dsb	sy
 800898c:	617b      	str	r3, [r7, #20]
    }
 800898e:	bf00      	nop
 8008990:	bf00      	nop
 8008992:	e7fd      	b.n	8008990 <xEventGroupWaitBits+0xa4>
        }
    #endif

    vTaskSuspendAll();
 8008994:	f001 fb5e 	bl	800a054 <vTaskSuspendAll>
    {
        const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8008998:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Check to see if the wait condition is already met or not. */
        xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 800899e:	683a      	ldr	r2, [r7, #0]
 80089a0:	68b9      	ldr	r1, [r7, #8]
 80089a2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80089a4:	f000 f900 	bl	8008ba8 <prvTestWaitCondition>
 80089a8:	62b8      	str	r0, [r7, #40]	@ 0x28

        if( xWaitConditionMet != pdFALSE )
 80089aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d00e      	beq.n	80089ce <xEventGroupWaitBits+0xe2>
        {
            /* The wait condition has already been met so there is no need to
             * block. */
            uxReturn = uxCurrentEventBits;
 80089b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
            xTicksToWait = ( TickType_t ) 0;
 80089b4:	2300      	movs	r3, #0
 80089b6:	64bb      	str	r3, [r7, #72]	@ 0x48

            /* Clear the wait bits if requested to do so. */
            if( xClearOnExit != pdFALSE )
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d028      	beq.n	8008a10 <xEventGroupWaitBits+0x124>
            {
                pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80089be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089c0:	681a      	ldr	r2, [r3, #0]
 80089c2:	68bb      	ldr	r3, [r7, #8]
 80089c4:	43db      	mvns	r3, r3
 80089c6:	401a      	ands	r2, r3
 80089c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089ca:	601a      	str	r2, [r3, #0]
 80089cc:	e020      	b.n	8008a10 <xEventGroupWaitBits+0x124>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else if( xTicksToWait == ( TickType_t ) 0 )
 80089ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d104      	bne.n	80089de <xEventGroupWaitBits+0xf2>
        {
            /* The wait condition has not been met, but no block time was
             * specified, so just return the current value. */
            uxReturn = uxCurrentEventBits;
 80089d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
            xTimeoutOccurred = pdTRUE;
 80089d8:	2301      	movs	r3, #1
 80089da:	633b      	str	r3, [r7, #48]	@ 0x30
 80089dc:	e018      	b.n	8008a10 <xEventGroupWaitBits+0x124>
        {
            /* The task is going to block to wait for its required bits to be
             * set.  uxControlBits are used to remember the specified behaviour of
             * this call to xEventGroupWaitBits() - for use when the event bits
             * unblock the task. */
            if( xClearOnExit != pdFALSE )
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d003      	beq.n	80089ec <xEventGroupWaitBits+0x100>
            {
                uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 80089e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089e6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80089ea:	63bb      	str	r3, [r7, #56]	@ 0x38
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            if( xWaitForAllBits != pdFALSE )
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d003      	beq.n	80089fa <xEventGroupWaitBits+0x10e>
            {
                uxControlBits |= eventWAIT_FOR_ALL_BITS;
 80089f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089f4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80089f8:	63bb      	str	r3, [r7, #56]	@ 0x38
            }

            /* Store the bits that the calling task is waiting for in the
             * task's event list item so the kernel knows when a match is
             * found.  Then enter the blocked state. */
            vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 80089fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089fc:	1d18      	adds	r0, r3, #4
 80089fe:	68ba      	ldr	r2, [r7, #8]
 8008a00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a02:	4313      	orrs	r3, r2
 8008a04:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008a06:	4619      	mov	r1, r3
 8008a08:	f001 fd44 	bl	800a494 <vTaskPlaceOnUnorderedEventList>

            /* This is obsolete as it will get set after the task unblocks, but
             * some compilers mistakenly generate a warning about the variable
             * being returned without being set if it is not done. */
            uxReturn = 0;
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	63fb      	str	r3, [r7, #60]	@ 0x3c

            traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
        }
    }
    xAlreadyYielded = xTaskResumeAll();
 8008a10:	f001 fb2e 	bl	800a070 <xTaskResumeAll>
 8008a14:	6278      	str	r0, [r7, #36]	@ 0x24

    if( xTicksToWait != ( TickType_t ) 0 )
 8008a16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d031      	beq.n	8008a80 <xEventGroupWaitBits+0x194>
    {
        if( xAlreadyYielded == pdFALSE )
 8008a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d107      	bne.n	8008a32 <xEventGroupWaitBits+0x146>
        {
            portYIELD_WITHIN_API();
 8008a22:	4b1a      	ldr	r3, [pc, #104]	@ (8008a8c <xEventGroupWaitBits+0x1a0>)
 8008a24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a28:	601a      	str	r2, [r3, #0]
 8008a2a:	f3bf 8f4f 	dsb	sy
 8008a2e:	f3bf 8f6f 	isb	sy

        /* The task blocked to wait for its required bits to be set - at this
         * point either the required bits were set or the block time expired.  If
         * the required bits were set they will have been stored in the task's
         * event list item, and they should now be retrieved then cleared. */
        uxReturn = uxTaskResetEventItemValue();
 8008a32:	f002 f95d 	bl	800acf0 <uxTaskResetEventItemValue>
 8008a36:	63f8      	str	r0, [r7, #60]	@ 0x3c

        if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8008a38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d11a      	bne.n	8008a78 <xEventGroupWaitBits+0x18c>
        {
            taskENTER_CRITICAL();
 8008a42:	f003 f9e3 	bl	800be0c <vPortEnterCritical>
            {
                /* The task timed out, just return the current event bit value. */
                uxReturn = pxEventBits->uxEventBits;
 8008a46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* It is possible that the event bits were updated between this
                 * task leaving the Blocked state and running again. */
                if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8008a4c:	683a      	ldr	r2, [r7, #0]
 8008a4e:	68b9      	ldr	r1, [r7, #8]
 8008a50:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8008a52:	f000 f8a9 	bl	8008ba8 <prvTestWaitCondition>
 8008a56:	4603      	mov	r3, r0
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d009      	beq.n	8008a70 <xEventGroupWaitBits+0x184>
                {
                    if( xClearOnExit != pdFALSE )
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d006      	beq.n	8008a70 <xEventGroupWaitBits+0x184>
                    {
                        pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8008a62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a64:	681a      	ldr	r2, [r3, #0]
 8008a66:	68bb      	ldr	r3, [r7, #8]
 8008a68:	43db      	mvns	r3, r3
 8008a6a:	401a      	ands	r2, r3
 8008a6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a6e:	601a      	str	r2, [r3, #0]
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                xTimeoutOccurred = pdTRUE;
 8008a70:	2301      	movs	r3, #1
 8008a72:	633b      	str	r3, [r7, #48]	@ 0x30
            }
            taskEXIT_CRITICAL();
 8008a74:	f003 f9fc 	bl	800be70 <vPortExitCritical>
        {
            /* The task unblocked because the bits were set. */
        }

        /* The task blocked so control bits may have been set. */
        uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8008a78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a7a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8008a7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

    /* Prevent compiler warnings when trace macros are not used. */
    ( void ) xTimeoutOccurred;

    return uxReturn;
 8008a80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008a82:	4618      	mov	r0, r3
 8008a84:	3740      	adds	r7, #64	@ 0x40
 8008a86:	46bd      	mov	sp, r7
 8008a88:	bd80      	pop	{r7, pc}
 8008a8a:	bf00      	nop
 8008a8c:	e000ed04 	.word	0xe000ed04

08008a90 <xEventGroupSetBits>:
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup,
                                const EventBits_t uxBitsToSet )
{
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b08e      	sub	sp, #56	@ 0x38
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]
 8008a98:	6039      	str	r1, [r7, #0]
    ListItem_t * pxListItem, * pxNext;
    ListItem_t const * pxListEnd;
    List_t const * pxList;
    EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	633b      	str	r3, [r7, #48]	@ 0x30
    EventGroup_t * pxEventBits = xEventGroup;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	62bb      	str	r3, [r7, #40]	@ 0x28
    BaseType_t xMatchFound = pdFALSE;
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Check the user is not attempting to set the bits used by the kernel
     * itself. */
    configASSERT( xEventGroup );
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d10b      	bne.n	8008ac4 <xEventGroupSetBits+0x34>
        __asm volatile
 8008aac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ab0:	f383 8811 	msr	BASEPRI, r3
 8008ab4:	f3bf 8f6f 	isb	sy
 8008ab8:	f3bf 8f4f 	dsb	sy
 8008abc:	613b      	str	r3, [r7, #16]
    }
 8008abe:	bf00      	nop
 8008ac0:	bf00      	nop
 8008ac2:	e7fd      	b.n	8008ac0 <xEventGroupSetBits+0x30>
    configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8008ac4:	683b      	ldr	r3, [r7, #0]
 8008ac6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008aca:	d30b      	bcc.n	8008ae4 <xEventGroupSetBits+0x54>
        __asm volatile
 8008acc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ad0:	f383 8811 	msr	BASEPRI, r3
 8008ad4:	f3bf 8f6f 	isb	sy
 8008ad8:	f3bf 8f4f 	dsb	sy
 8008adc:	60fb      	str	r3, [r7, #12]
    }
 8008ade:	bf00      	nop
 8008ae0:	bf00      	nop
 8008ae2:	e7fd      	b.n	8008ae0 <xEventGroupSetBits+0x50>

    pxList = &( pxEventBits->xTasksWaitingForBits );
 8008ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ae6:	3304      	adds	r3, #4
 8008ae8:	627b      	str	r3, [r7, #36]	@ 0x24
    pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aec:	3308      	adds	r3, #8
 8008aee:	623b      	str	r3, [r7, #32]
    vTaskSuspendAll();
 8008af0:	f001 fab0 	bl	800a054 <vTaskSuspendAll>
    {
        traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

        pxListItem = listGET_HEAD_ENTRY( pxList );
 8008af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008af6:	68db      	ldr	r3, [r3, #12]
 8008af8:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Set the bits. */
        pxEventBits->uxEventBits |= uxBitsToSet;
 8008afa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008afc:	681a      	ldr	r2, [r3, #0]
 8008afe:	683b      	ldr	r3, [r7, #0]
 8008b00:	431a      	orrs	r2, r3
 8008b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b04:	601a      	str	r2, [r3, #0]

        /* See if the new bit value should unblock any tasks. */
        while( pxListItem != pxListEnd )
 8008b06:	e03c      	b.n	8008b82 <xEventGroupSetBits+0xf2>
        {
            pxNext = listGET_NEXT( pxListItem );
 8008b08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b0a:	685b      	ldr	r3, [r3, #4]
 8008b0c:	61fb      	str	r3, [r7, #28]
            uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8008b0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	61bb      	str	r3, [r7, #24]
            xMatchFound = pdFALSE;
 8008b14:	2300      	movs	r3, #0
 8008b16:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Split the bits waited for from the control bits. */
            uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8008b18:	69bb      	ldr	r3, [r7, #24]
 8008b1a:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8008b1e:	617b      	str	r3, [r7, #20]
            uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8008b20:	69bb      	ldr	r3, [r7, #24]
 8008b22:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8008b26:	61bb      	str	r3, [r7, #24]

            if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8008b28:	697b      	ldr	r3, [r7, #20]
 8008b2a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d108      	bne.n	8008b44 <xEventGroupSetBits+0xb4>
            {
                /* Just looking for single bit being set. */
                if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8008b32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b34:	681a      	ldr	r2, [r3, #0]
 8008b36:	69bb      	ldr	r3, [r7, #24]
 8008b38:	4013      	ands	r3, r2
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d00b      	beq.n	8008b56 <xEventGroupSetBits+0xc6>
                {
                    xMatchFound = pdTRUE;
 8008b3e:	2301      	movs	r3, #1
 8008b40:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008b42:	e008      	b.n	8008b56 <xEventGroupSetBits+0xc6>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8008b44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b46:	681a      	ldr	r2, [r3, #0]
 8008b48:	69bb      	ldr	r3, [r7, #24]
 8008b4a:	4013      	ands	r3, r2
 8008b4c:	69ba      	ldr	r2, [r7, #24]
 8008b4e:	429a      	cmp	r2, r3
 8008b50:	d101      	bne.n	8008b56 <xEventGroupSetBits+0xc6>
            {
                /* All bits are set. */
                xMatchFound = pdTRUE;
 8008b52:	2301      	movs	r3, #1
 8008b54:	62fb      	str	r3, [r7, #44]	@ 0x2c
            else
            {
                /* Need all bits to be set, but not all the bits were set. */
            }

            if( xMatchFound != pdFALSE )
 8008b56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d010      	beq.n	8008b7e <xEventGroupSetBits+0xee>
            {
                /* The bits match.  Should the bits be cleared on exit? */
                if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8008b5c:	697b      	ldr	r3, [r7, #20]
 8008b5e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d003      	beq.n	8008b6e <xEventGroupSetBits+0xde>
                {
                    uxBitsToClear |= uxBitsWaitedFor;
 8008b66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008b68:	69bb      	ldr	r3, [r7, #24]
 8008b6a:	4313      	orrs	r3, r2
 8008b6c:	633b      	str	r3, [r7, #48]	@ 0x30
                /* Store the actual event flag value in the task's event list
                 * item before removing the task from the event list.  The
                 * eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
                 * that is was unblocked due to its required bits matching, rather
                 * than because it timed out. */
                vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8008b6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8008b76:	4619      	mov	r1, r3
 8008b78:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8008b7a:	f001 fd61 	bl	800a640 <vTaskRemoveFromUnorderedEventList>
            }

            /* Move onto the next list item.  Note pxListItem->pxNext is not
             * used here as the list item may have been removed from the event list
             * and inserted into the ready/pending reading list. */
            pxListItem = pxNext;
 8008b7e:	69fb      	ldr	r3, [r7, #28]
 8008b80:	637b      	str	r3, [r7, #52]	@ 0x34
        while( pxListItem != pxListEnd )
 8008b82:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008b84:	6a3b      	ldr	r3, [r7, #32]
 8008b86:	429a      	cmp	r2, r3
 8008b88:	d1be      	bne.n	8008b08 <xEventGroupSetBits+0x78>
        }

        /* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
         * bit was set in the control word. */
        pxEventBits->uxEventBits &= ~uxBitsToClear;
 8008b8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b8c:	681a      	ldr	r2, [r3, #0]
 8008b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b90:	43db      	mvns	r3, r3
 8008b92:	401a      	ands	r2, r3
 8008b94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b96:	601a      	str	r2, [r3, #0]
    }
    ( void ) xTaskResumeAll();
 8008b98:	f001 fa6a 	bl	800a070 <xTaskResumeAll>

    return pxEventBits->uxEventBits;
 8008b9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b9e:	681b      	ldr	r3, [r3, #0]
}
 8008ba0:	4618      	mov	r0, r3
 8008ba2:	3738      	adds	r7, #56	@ 0x38
 8008ba4:	46bd      	mov	sp, r7
 8008ba6:	bd80      	pop	{r7, pc}

08008ba8 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits,
                                        const EventBits_t uxBitsToWaitFor,
                                        const BaseType_t xWaitForAllBits )
{
 8008ba8:	b480      	push	{r7}
 8008baa:	b087      	sub	sp, #28
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	60f8      	str	r0, [r7, #12]
 8008bb0:	60b9      	str	r1, [r7, #8]
 8008bb2:	607a      	str	r2, [r7, #4]
    BaseType_t xWaitConditionMet = pdFALSE;
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	617b      	str	r3, [r7, #20]

    if( xWaitForAllBits == pdFALSE )
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d107      	bne.n	8008bce <prvTestWaitCondition+0x26>
    {
        /* Task only has to wait for one bit within uxBitsToWaitFor to be
         * set.  Is one already set? */
        if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8008bbe:	68fa      	ldr	r2, [r7, #12]
 8008bc0:	68bb      	ldr	r3, [r7, #8]
 8008bc2:	4013      	ands	r3, r2
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d00a      	beq.n	8008bde <prvTestWaitCondition+0x36>
        {
            xWaitConditionMet = pdTRUE;
 8008bc8:	2301      	movs	r3, #1
 8008bca:	617b      	str	r3, [r7, #20]
 8008bcc:	e007      	b.n	8008bde <prvTestWaitCondition+0x36>
    }
    else
    {
        /* Task has to wait for all the bits in uxBitsToWaitFor to be set.
         * Are they set already? */
        if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8008bce:	68fa      	ldr	r2, [r7, #12]
 8008bd0:	68bb      	ldr	r3, [r7, #8]
 8008bd2:	4013      	ands	r3, r2
 8008bd4:	68ba      	ldr	r2, [r7, #8]
 8008bd6:	429a      	cmp	r2, r3
 8008bd8:	d101      	bne.n	8008bde <prvTestWaitCondition+0x36>
        {
            xWaitConditionMet = pdTRUE;
 8008bda:	2301      	movs	r3, #1
 8008bdc:	617b      	str	r3, [r7, #20]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    return xWaitConditionMet;
 8008bde:	697b      	ldr	r3, [r7, #20]
}
 8008be0:	4618      	mov	r0, r3
 8008be2:	371c      	adds	r7, #28
 8008be4:	46bd      	mov	sp, r7
 8008be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bea:	4770      	bx	lr

08008bec <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008bec:	b480      	push	{r7}
 8008bee:	b083      	sub	sp, #12
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	f103 0208 	add.w	r2, r3, #8
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008c04:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	f103 0208 	add.w	r2, r3, #8
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	f103 0208 	add.w	r2, r3, #8
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008c20:	bf00      	nop
 8008c22:	370c      	adds	r7, #12
 8008c24:	46bd      	mov	sp, r7
 8008c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2a:	4770      	bx	lr

08008c2c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008c2c:	b480      	push	{r7}
 8008c2e:	b083      	sub	sp, #12
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	2200      	movs	r2, #0
 8008c38:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008c3a:	bf00      	nop
 8008c3c:	370c      	adds	r7, #12
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c44:	4770      	bx	lr

08008c46 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8008c46:	b480      	push	{r7}
 8008c48:	b085      	sub	sp, #20
 8008c4a:	af00      	add	r7, sp, #0
 8008c4c:	6078      	str	r0, [r7, #4]
 8008c4e:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	685b      	ldr	r3, [r3, #4]
 8008c54:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8008c56:	683b      	ldr	r3, [r7, #0]
 8008c58:	68fa      	ldr	r2, [r7, #12]
 8008c5a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	689a      	ldr	r2, [r3, #8]
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	689b      	ldr	r3, [r3, #8]
 8008c68:	683a      	ldr	r2, [r7, #0]
 8008c6a:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	683a      	ldr	r2, [r7, #0]
 8008c70:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8008c72:	683b      	ldr	r3, [r7, #0]
 8008c74:	687a      	ldr	r2, [r7, #4]
 8008c76:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	1c5a      	adds	r2, r3, #1
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	601a      	str	r2, [r3, #0]
}
 8008c82:	bf00      	nop
 8008c84:	3714      	adds	r7, #20
 8008c86:	46bd      	mov	sp, r7
 8008c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8c:	4770      	bx	lr

08008c8e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8008c8e:	b480      	push	{r7}
 8008c90:	b085      	sub	sp, #20
 8008c92:	af00      	add	r7, sp, #0
 8008c94:	6078      	str	r0, [r7, #4]
 8008c96:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008c98:	683b      	ldr	r3, [r7, #0]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8008c9e:	68bb      	ldr	r3, [r7, #8]
 8008ca0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008ca4:	d103      	bne.n	8008cae <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	691b      	ldr	r3, [r3, #16]
 8008caa:	60fb      	str	r3, [r7, #12]
 8008cac:	e00c      	b.n	8008cc8 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	3308      	adds	r3, #8
 8008cb2:	60fb      	str	r3, [r7, #12]
 8008cb4:	e002      	b.n	8008cbc <vListInsert+0x2e>
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	685b      	ldr	r3, [r3, #4]
 8008cba:	60fb      	str	r3, [r7, #12]
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	685b      	ldr	r3, [r3, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	68ba      	ldr	r2, [r7, #8]
 8008cc4:	429a      	cmp	r2, r3
 8008cc6:	d2f6      	bcs.n	8008cb6 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	685a      	ldr	r2, [r3, #4]
 8008ccc:	683b      	ldr	r3, [r7, #0]
 8008cce:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008cd0:	683b      	ldr	r3, [r7, #0]
 8008cd2:	685b      	ldr	r3, [r3, #4]
 8008cd4:	683a      	ldr	r2, [r7, #0]
 8008cd6:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8008cd8:	683b      	ldr	r3, [r7, #0]
 8008cda:	68fa      	ldr	r2, [r7, #12]
 8008cdc:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	683a      	ldr	r2, [r7, #0]
 8008ce2:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	687a      	ldr	r2, [r7, #4]
 8008ce8:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	1c5a      	adds	r2, r3, #1
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	601a      	str	r2, [r3, #0]
}
 8008cf4:	bf00      	nop
 8008cf6:	3714      	adds	r7, #20
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfe:	4770      	bx	lr

08008d00 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008d00:	b480      	push	{r7}
 8008d02:	b085      	sub	sp, #20
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	691b      	ldr	r3, [r3, #16]
 8008d0c:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	685b      	ldr	r3, [r3, #4]
 8008d12:	687a      	ldr	r2, [r7, #4]
 8008d14:	6892      	ldr	r2, [r2, #8]
 8008d16:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	689b      	ldr	r3, [r3, #8]
 8008d1c:	687a      	ldr	r2, [r7, #4]
 8008d1e:	6852      	ldr	r2, [r2, #4]
 8008d20:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	685b      	ldr	r3, [r3, #4]
 8008d26:	687a      	ldr	r2, [r7, #4]
 8008d28:	429a      	cmp	r2, r3
 8008d2a:	d103      	bne.n	8008d34 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	689a      	ldr	r2, [r3, #8]
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	2200      	movs	r2, #0
 8008d38:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	1e5a      	subs	r2, r3, #1
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	681b      	ldr	r3, [r3, #0]
}
 8008d48:	4618      	mov	r0, r3
 8008d4a:	3714      	adds	r7, #20
 8008d4c:	46bd      	mov	sp, r7
 8008d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d52:	4770      	bx	lr

08008d54 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b084      	sub	sp, #16
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
 8008d5c:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d10b      	bne.n	8008d80 <xQueueGenericReset+0x2c>
        __asm volatile
 8008d68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d6c:	f383 8811 	msr	BASEPRI, r3
 8008d70:	f3bf 8f6f 	isb	sy
 8008d74:	f3bf 8f4f 	dsb	sy
 8008d78:	60bb      	str	r3, [r7, #8]
    }
 8008d7a:	bf00      	nop
 8008d7c:	bf00      	nop
 8008d7e:	e7fd      	b.n	8008d7c <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 8008d80:	f003 f844 	bl	800be0c <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	681a      	ldr	r2, [r3, #0]
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d8c:	68f9      	ldr	r1, [r7, #12]
 8008d8e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008d90:	fb01 f303 	mul.w	r3, r1, r3
 8008d94:	441a      	add	r2, r3
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	2200      	movs	r2, #0
 8008d9e:	639a      	str	r2, [r3, #56]	@ 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	681a      	ldr	r2, [r3, #0]
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	681a      	ldr	r2, [r3, #0]
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008db0:	3b01      	subs	r3, #1
 8008db2:	68f9      	ldr	r1, [r7, #12]
 8008db4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008db6:	fb01 f303 	mul.w	r3, r1, r3
 8008dba:	441a      	add	r2, r3
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	22ff      	movs	r2, #255	@ 0xff
 8008dc4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	22ff      	movs	r2, #255	@ 0xff
 8008dcc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

        if( xNewQueue == pdFALSE )
 8008dd0:	683b      	ldr	r3, [r7, #0]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d114      	bne.n	8008e00 <xQueueGenericReset+0xac>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	691b      	ldr	r3, [r3, #16]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d01a      	beq.n	8008e14 <xQueueGenericReset+0xc0>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	3310      	adds	r3, #16
 8008de2:	4618      	mov	r0, r3
 8008de4:	f001 fbc4 	bl	800a570 <xTaskRemoveFromEventList>
 8008de8:	4603      	mov	r3, r0
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d012      	beq.n	8008e14 <xQueueGenericReset+0xc0>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 8008dee:	4b0d      	ldr	r3, [pc, #52]	@ (8008e24 <xQueueGenericReset+0xd0>)
 8008df0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008df4:	601a      	str	r2, [r3, #0]
 8008df6:	f3bf 8f4f 	dsb	sy
 8008dfa:	f3bf 8f6f 	isb	sy
 8008dfe:	e009      	b.n	8008e14 <xQueueGenericReset+0xc0>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	3310      	adds	r3, #16
 8008e04:	4618      	mov	r0, r3
 8008e06:	f7ff fef1 	bl	8008bec <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	3324      	adds	r3, #36	@ 0x24
 8008e0e:	4618      	mov	r0, r3
 8008e10:	f7ff feec 	bl	8008bec <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 8008e14:	f003 f82c 	bl	800be70 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 8008e18:	2301      	movs	r3, #1
}
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	3710      	adds	r7, #16
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	bd80      	pop	{r7, pc}
 8008e22:	bf00      	nop
 8008e24:	e000ed04 	.word	0xe000ed04

08008e28 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8008e28:	b580      	push	{r7, lr}
 8008e2a:	b08c      	sub	sp, #48	@ 0x30
 8008e2c:	af02      	add	r7, sp, #8
 8008e2e:	60f8      	str	r0, [r7, #12]
 8008e30:	60b9      	str	r1, [r7, #8]
 8008e32:	4613      	mov	r3, r2
 8008e34:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d10b      	bne.n	8008e54 <xQueueGenericCreate+0x2c>
        __asm volatile
 8008e3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e40:	f383 8811 	msr	BASEPRI, r3
 8008e44:	f3bf 8f6f 	isb	sy
 8008e48:	f3bf 8f4f 	dsb	sy
 8008e4c:	61bb      	str	r3, [r7, #24]
    }
 8008e4e:	bf00      	nop
 8008e50:	bf00      	nop
 8008e52:	e7fd      	b.n	8008e50 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	68ba      	ldr	r2, [r7, #8]
 8008e58:	fb02 f303 	mul.w	r3, r2, r3
 8008e5c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 8008e5e:	68bb      	ldr	r3, [r7, #8]
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d006      	beq.n	8008e72 <xQueueGenericCreate+0x4a>
 8008e64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e66:	68bb      	ldr	r3, [r7, #8]
 8008e68:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e6c:	68fa      	ldr	r2, [r7, #12]
 8008e6e:	429a      	cmp	r2, r3
 8008e70:	d101      	bne.n	8008e76 <xQueueGenericCreate+0x4e>
 8008e72:	2301      	movs	r3, #1
 8008e74:	e000      	b.n	8008e78 <xQueueGenericCreate+0x50>
 8008e76:	2300      	movs	r3, #0
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d10b      	bne.n	8008e94 <xQueueGenericCreate+0x6c>
        __asm volatile
 8008e7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e80:	f383 8811 	msr	BASEPRI, r3
 8008e84:	f3bf 8f6f 	isb	sy
 8008e88:	f3bf 8f4f 	dsb	sy
 8008e8c:	617b      	str	r3, [r7, #20]
    }
 8008e8e:	bf00      	nop
 8008e90:	bf00      	nop
 8008e92:	e7fd      	b.n	8008e90 <xQueueGenericCreate+0x68>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 8008e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e96:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 8008e9a:	d90b      	bls.n	8008eb4 <xQueueGenericCreate+0x8c>
        __asm volatile
 8008e9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ea0:	f383 8811 	msr	BASEPRI, r3
 8008ea4:	f3bf 8f6f 	isb	sy
 8008ea8:	f3bf 8f4f 	dsb	sy
 8008eac:	613b      	str	r3, [r7, #16]
    }
 8008eae:	bf00      	nop
 8008eb0:	bf00      	nop
 8008eb2:	e7fd      	b.n	8008eb0 <xQueueGenericCreate+0x88>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eb6:	3350      	adds	r3, #80	@ 0x50
 8008eb8:	4618      	mov	r0, r3
 8008eba:	f003 f8d9 	bl	800c070 <pvPortMalloc>
 8008ebe:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 8008ec0:	6a3b      	ldr	r3, [r7, #32]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d00d      	beq.n	8008ee2 <xQueueGenericCreate+0xba>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008ec6:	6a3b      	ldr	r3, [r7, #32]
 8008ec8:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008eca:	69fb      	ldr	r3, [r7, #28]
 8008ecc:	3350      	adds	r3, #80	@ 0x50
 8008ece:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008ed0:	79fa      	ldrb	r2, [r7, #7]
 8008ed2:	6a3b      	ldr	r3, [r7, #32]
 8008ed4:	9300      	str	r3, [sp, #0]
 8008ed6:	4613      	mov	r3, r2
 8008ed8:	69fa      	ldr	r2, [r7, #28]
 8008eda:	68b9      	ldr	r1, [r7, #8]
 8008edc:	68f8      	ldr	r0, [r7, #12]
 8008ede:	f000 f805 	bl	8008eec <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8008ee2:	6a3b      	ldr	r3, [r7, #32]
    }
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	3728      	adds	r7, #40	@ 0x28
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	bd80      	pop	{r7, pc}

08008eec <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b084      	sub	sp, #16
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	60f8      	str	r0, [r7, #12]
 8008ef4:	60b9      	str	r1, [r7, #8]
 8008ef6:	607a      	str	r2, [r7, #4]
 8008ef8:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8008efa:	68bb      	ldr	r3, [r7, #8]
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d103      	bne.n	8008f08 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008f00:	69bb      	ldr	r3, [r7, #24]
 8008f02:	69ba      	ldr	r2, [r7, #24]
 8008f04:	601a      	str	r2, [r3, #0]
 8008f06:	e002      	b.n	8008f0e <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008f08:	69bb      	ldr	r3, [r7, #24]
 8008f0a:	687a      	ldr	r2, [r7, #4]
 8008f0c:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8008f0e:	69bb      	ldr	r3, [r7, #24]
 8008f10:	68fa      	ldr	r2, [r7, #12]
 8008f12:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8008f14:	69bb      	ldr	r3, [r7, #24]
 8008f16:	68ba      	ldr	r2, [r7, #8]
 8008f18:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008f1a:	2101      	movs	r1, #1
 8008f1c:	69b8      	ldr	r0, [r7, #24]
 8008f1e:	f7ff ff19 	bl	8008d54 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 8008f22:	69bb      	ldr	r3, [r7, #24]
 8008f24:	78fa      	ldrb	r2, [r7, #3]
 8008f26:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        {
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 8008f2a:	78fb      	ldrb	r3, [r7, #3]
 8008f2c:	68ba      	ldr	r2, [r7, #8]
 8008f2e:	68f9      	ldr	r1, [r7, #12]
 8008f30:	2073      	movs	r0, #115	@ 0x73
 8008f32:	f004 f91b 	bl	800d16c <SEGGER_SYSVIEW_RecordU32x3>
}
 8008f36:	bf00      	nop
 8008f38:	3710      	adds	r7, #16
 8008f3a:	46bd      	mov	sp, r7
 8008f3c:	bd80      	pop	{r7, pc}
	...

08008f40 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b090      	sub	sp, #64	@ 0x40
 8008f44:	af02      	add	r7, sp, #8
 8008f46:	60f8      	str	r0, [r7, #12]
 8008f48:	60b9      	str	r1, [r7, #8]
 8008f4a:	607a      	str	r2, [r7, #4]
 8008f4c:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008f4e:	2300      	movs	r3, #0
 8008f50:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	633b      	str	r3, [r7, #48]	@ 0x30

    configASSERT( pxQueue );
 8008f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d10b      	bne.n	8008f74 <xQueueGenericSend+0x34>
        __asm volatile
 8008f5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f60:	f383 8811 	msr	BASEPRI, r3
 8008f64:	f3bf 8f6f 	isb	sy
 8008f68:	f3bf 8f4f 	dsb	sy
 8008f6c:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 8008f6e:	bf00      	nop
 8008f70:	bf00      	nop
 8008f72:	e7fd      	b.n	8008f70 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008f74:	68bb      	ldr	r3, [r7, #8]
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d103      	bne.n	8008f82 <xQueueGenericSend+0x42>
 8008f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d101      	bne.n	8008f86 <xQueueGenericSend+0x46>
 8008f82:	2301      	movs	r3, #1
 8008f84:	e000      	b.n	8008f88 <xQueueGenericSend+0x48>
 8008f86:	2300      	movs	r3, #0
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d10b      	bne.n	8008fa4 <xQueueGenericSend+0x64>
        __asm volatile
 8008f8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f90:	f383 8811 	msr	BASEPRI, r3
 8008f94:	f3bf 8f6f 	isb	sy
 8008f98:	f3bf 8f4f 	dsb	sy
 8008f9c:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 8008f9e:	bf00      	nop
 8008fa0:	bf00      	nop
 8008fa2:	e7fd      	b.n	8008fa0 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008fa4:	683b      	ldr	r3, [r7, #0]
 8008fa6:	2b02      	cmp	r3, #2
 8008fa8:	d103      	bne.n	8008fb2 <xQueueGenericSend+0x72>
 8008faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fae:	2b01      	cmp	r3, #1
 8008fb0:	d101      	bne.n	8008fb6 <xQueueGenericSend+0x76>
 8008fb2:	2301      	movs	r3, #1
 8008fb4:	e000      	b.n	8008fb8 <xQueueGenericSend+0x78>
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d10b      	bne.n	8008fd4 <xQueueGenericSend+0x94>
        __asm volatile
 8008fbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fc0:	f383 8811 	msr	BASEPRI, r3
 8008fc4:	f3bf 8f6f 	isb	sy
 8008fc8:	f3bf 8f4f 	dsb	sy
 8008fcc:	623b      	str	r3, [r7, #32]
    }
 8008fce:	bf00      	nop
 8008fd0:	bf00      	nop
 8008fd2:	e7fd      	b.n	8008fd0 <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008fd4:	f001 fcd8 	bl	800a988 <xTaskGetSchedulerState>
 8008fd8:	4603      	mov	r3, r0
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d102      	bne.n	8008fe4 <xQueueGenericSend+0xa4>
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d101      	bne.n	8008fe8 <xQueueGenericSend+0xa8>
 8008fe4:	2301      	movs	r3, #1
 8008fe6:	e000      	b.n	8008fea <xQueueGenericSend+0xaa>
 8008fe8:	2300      	movs	r3, #0
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d10b      	bne.n	8009006 <xQueueGenericSend+0xc6>
        __asm volatile
 8008fee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ff2:	f383 8811 	msr	BASEPRI, r3
 8008ff6:	f3bf 8f6f 	isb	sy
 8008ffa:	f3bf 8f4f 	dsb	sy
 8008ffe:	61fb      	str	r3, [r7, #28]
    }
 8009000:	bf00      	nop
 8009002:	bf00      	nop
 8009004:	e7fd      	b.n	8009002 <xQueueGenericSend+0xc2>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8009006:	f002 ff01 	bl	800be0c <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800900a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800900c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800900e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009010:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009012:	429a      	cmp	r2, r3
 8009014:	d302      	bcc.n	800901c <xQueueGenericSend+0xdc>
 8009016:	683b      	ldr	r3, [r7, #0]
 8009018:	2b02      	cmp	r3, #2
 800901a:	d136      	bne.n	800908a <xQueueGenericSend+0x14a>
            {
                traceQUEUE_SEND( pxQueue );
 800901c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800901e:	4618      	mov	r0, r3
 8009020:	f004 fede 	bl	800dde0 <SEGGER_SYSVIEW_ShrinkId>
 8009024:	68ba      	ldr	r2, [r7, #8]
 8009026:	6879      	ldr	r1, [r7, #4]
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	9300      	str	r3, [sp, #0]
 800902c:	460b      	mov	r3, r1
 800902e:	4601      	mov	r1, r0
 8009030:	205a      	movs	r0, #90	@ 0x5a
 8009032:	f004 f911 	bl	800d258 <SEGGER_SYSVIEW_RecordU32x4>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009036:	683a      	ldr	r2, [r7, #0]
 8009038:	68b9      	ldr	r1, [r7, #8]
 800903a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800903c:	f000 fca7 	bl	800998e <prvCopyDataToQueue>
 8009040:	62f8      	str	r0, [r7, #44]	@ 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009046:	2b00      	cmp	r3, #0
 8009048:	d010      	beq.n	800906c <xQueueGenericSend+0x12c>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800904a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800904c:	3324      	adds	r3, #36	@ 0x24
 800904e:	4618      	mov	r0, r3
 8009050:	f001 fa8e 	bl	800a570 <xTaskRemoveFromEventList>
 8009054:	4603      	mov	r3, r0
 8009056:	2b00      	cmp	r3, #0
 8009058:	d013      	beq.n	8009082 <xQueueGenericSend+0x142>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 800905a:	4b4d      	ldr	r3, [pc, #308]	@ (8009190 <xQueueGenericSend+0x250>)
 800905c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009060:	601a      	str	r2, [r3, #0]
 8009062:	f3bf 8f4f 	dsb	sy
 8009066:	f3bf 8f6f 	isb	sy
 800906a:	e00a      	b.n	8009082 <xQueueGenericSend+0x142>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 800906c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800906e:	2b00      	cmp	r3, #0
 8009070:	d007      	beq.n	8009082 <xQueueGenericSend+0x142>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8009072:	4b47      	ldr	r3, [pc, #284]	@ (8009190 <xQueueGenericSend+0x250>)
 8009074:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009078:	601a      	str	r2, [r3, #0]
 800907a:	f3bf 8f4f 	dsb	sy
 800907e:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8009082:	f002 fef5 	bl	800be70 <vPortExitCritical>
                return pdPASS;
 8009086:	2301      	movs	r3, #1
 8009088:	e07d      	b.n	8009186 <xQueueGenericSend+0x246>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	2b00      	cmp	r3, #0
 800908e:	d110      	bne.n	80090b2 <xQueueGenericSend+0x172>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8009090:	f002 feee 	bl	800be70 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
 8009094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009096:	4618      	mov	r0, r3
 8009098:	f004 fea2 	bl	800dde0 <SEGGER_SYSVIEW_ShrinkId>
 800909c:	68ba      	ldr	r2, [r7, #8]
 800909e:	6879      	ldr	r1, [r7, #4]
 80090a0:	683b      	ldr	r3, [r7, #0]
 80090a2:	9300      	str	r3, [sp, #0]
 80090a4:	460b      	mov	r3, r1
 80090a6:	4601      	mov	r1, r0
 80090a8:	205a      	movs	r0, #90	@ 0x5a
 80090aa:	f004 f8d5 	bl	800d258 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_FULL;
 80090ae:	2300      	movs	r3, #0
 80090b0:	e069      	b.n	8009186 <xQueueGenericSend+0x246>
                }
                else if( xEntryTimeSet == pdFALSE )
 80090b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d106      	bne.n	80090c6 <xQueueGenericSend+0x186>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80090b8:	f107 0314 	add.w	r3, r7, #20
 80090bc:	4618      	mov	r0, r3
 80090be:	f001 fb27 	bl	800a710 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80090c2:	2301      	movs	r3, #1
 80090c4:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80090c6:	f002 fed3 	bl	800be70 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80090ca:	f000 ffc3 	bl	800a054 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80090ce:	f002 fe9d 	bl	800be0c <vPortEnterCritical>
 80090d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80090d8:	b25b      	sxtb	r3, r3
 80090da:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80090de:	d103      	bne.n	80090e8 <xQueueGenericSend+0x1a8>
 80090e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090e2:	2200      	movs	r2, #0
 80090e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80090e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80090ee:	b25b      	sxtb	r3, r3
 80090f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80090f4:	d103      	bne.n	80090fe <xQueueGenericSend+0x1be>
 80090f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090f8:	2200      	movs	r2, #0
 80090fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80090fe:	f002 feb7 	bl	800be70 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009102:	1d3a      	adds	r2, r7, #4
 8009104:	f107 0314 	add.w	r3, r7, #20
 8009108:	4611      	mov	r1, r2
 800910a:	4618      	mov	r0, r3
 800910c:	f001 fb16 	bl	800a73c <xTaskCheckForTimeOut>
 8009110:	4603      	mov	r3, r0
 8009112:	2b00      	cmp	r3, #0
 8009114:	d124      	bne.n	8009160 <xQueueGenericSend+0x220>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009116:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009118:	f000 fd31 	bl	8009b7e <prvIsQueueFull>
 800911c:	4603      	mov	r3, r0
 800911e:	2b00      	cmp	r3, #0
 8009120:	d018      	beq.n	8009154 <xQueueGenericSend+0x214>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009124:	3310      	adds	r3, #16
 8009126:	687a      	ldr	r2, [r7, #4]
 8009128:	4611      	mov	r1, r2
 800912a:	4618      	mov	r0, r3
 800912c:	f001 f98c 	bl	800a448 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8009130:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009132:	f000 fcbc 	bl	8009aae <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8009136:	f000 ff9b 	bl	800a070 <xTaskResumeAll>
 800913a:	4603      	mov	r3, r0
 800913c:	2b00      	cmp	r3, #0
 800913e:	f47f af62 	bne.w	8009006 <xQueueGenericSend+0xc6>
                {
                    portYIELD_WITHIN_API();
 8009142:	4b13      	ldr	r3, [pc, #76]	@ (8009190 <xQueueGenericSend+0x250>)
 8009144:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009148:	601a      	str	r2, [r3, #0]
 800914a:	f3bf 8f4f 	dsb	sy
 800914e:	f3bf 8f6f 	isb	sy
 8009152:	e758      	b.n	8009006 <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8009154:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009156:	f000 fcaa 	bl	8009aae <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800915a:	f000 ff89 	bl	800a070 <xTaskResumeAll>
 800915e:	e752      	b.n	8009006 <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8009160:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009162:	f000 fca4 	bl	8009aae <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8009166:	f000 ff83 	bl	800a070 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
 800916a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800916c:	4618      	mov	r0, r3
 800916e:	f004 fe37 	bl	800dde0 <SEGGER_SYSVIEW_ShrinkId>
 8009172:	68ba      	ldr	r2, [r7, #8]
 8009174:	6879      	ldr	r1, [r7, #4]
 8009176:	683b      	ldr	r3, [r7, #0]
 8009178:	9300      	str	r3, [sp, #0]
 800917a:	460b      	mov	r3, r1
 800917c:	4601      	mov	r1, r0
 800917e:	205a      	movs	r0, #90	@ 0x5a
 8009180:	f004 f86a 	bl	800d258 <SEGGER_SYSVIEW_RecordU32x4>
            return errQUEUE_FULL;
 8009184:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8009186:	4618      	mov	r0, r3
 8009188:	3738      	adds	r7, #56	@ 0x38
 800918a:	46bd      	mov	sp, r7
 800918c:	bd80      	pop	{r7, pc}
 800918e:	bf00      	nop
 8009190:	e000ed04 	.word	0xe000ed04

08009194 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8009194:	b580      	push	{r7, lr}
 8009196:	b090      	sub	sp, #64	@ 0x40
 8009198:	af00      	add	r7, sp, #0
 800919a:	60f8      	str	r0, [r7, #12]
 800919c:	60b9      	str	r1, [r7, #8]
 800919e:	607a      	str	r2, [r7, #4]
 80091a0:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	63bb      	str	r3, [r7, #56]	@ 0x38

    configASSERT( pxQueue );
 80091a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d10b      	bne.n	80091c4 <xQueueGenericSendFromISR+0x30>
        __asm volatile
 80091ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091b0:	f383 8811 	msr	BASEPRI, r3
 80091b4:	f3bf 8f6f 	isb	sy
 80091b8:	f3bf 8f4f 	dsb	sy
 80091bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 80091be:	bf00      	nop
 80091c0:	bf00      	nop
 80091c2:	e7fd      	b.n	80091c0 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80091c4:	68bb      	ldr	r3, [r7, #8]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d103      	bne.n	80091d2 <xQueueGenericSendFromISR+0x3e>
 80091ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d101      	bne.n	80091d6 <xQueueGenericSendFromISR+0x42>
 80091d2:	2301      	movs	r3, #1
 80091d4:	e000      	b.n	80091d8 <xQueueGenericSendFromISR+0x44>
 80091d6:	2300      	movs	r3, #0
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d10b      	bne.n	80091f4 <xQueueGenericSendFromISR+0x60>
        __asm volatile
 80091dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091e0:	f383 8811 	msr	BASEPRI, r3
 80091e4:	f3bf 8f6f 	isb	sy
 80091e8:	f3bf 8f4f 	dsb	sy
 80091ec:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 80091ee:	bf00      	nop
 80091f0:	bf00      	nop
 80091f2:	e7fd      	b.n	80091f0 <xQueueGenericSendFromISR+0x5c>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	2b02      	cmp	r3, #2
 80091f8:	d103      	bne.n	8009202 <xQueueGenericSendFromISR+0x6e>
 80091fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091fe:	2b01      	cmp	r3, #1
 8009200:	d101      	bne.n	8009206 <xQueueGenericSendFromISR+0x72>
 8009202:	2301      	movs	r3, #1
 8009204:	e000      	b.n	8009208 <xQueueGenericSendFromISR+0x74>
 8009206:	2300      	movs	r3, #0
 8009208:	2b00      	cmp	r3, #0
 800920a:	d10b      	bne.n	8009224 <xQueueGenericSendFromISR+0x90>
        __asm volatile
 800920c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009210:	f383 8811 	msr	BASEPRI, r3
 8009214:	f3bf 8f6f 	isb	sy
 8009218:	f3bf 8f4f 	dsb	sy
 800921c:	623b      	str	r3, [r7, #32]
    }
 800921e:	bf00      	nop
 8009220:	bf00      	nop
 8009222:	e7fd      	b.n	8009220 <xQueueGenericSendFromISR+0x8c>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009224:	f002 fee2 	bl	800bfec <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8009228:	f3ef 8211 	mrs	r2, BASEPRI
 800922c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009230:	f383 8811 	msr	BASEPRI, r3
 8009234:	f3bf 8f6f 	isb	sy
 8009238:	f3bf 8f4f 	dsb	sy
 800923c:	61fa      	str	r2, [r7, #28]
 800923e:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8009240:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009242:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009244:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009246:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009248:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800924a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800924c:	429a      	cmp	r2, r3
 800924e:	d302      	bcc.n	8009256 <xQueueGenericSendFromISR+0xc2>
 8009250:	683b      	ldr	r3, [r7, #0]
 8009252:	2b02      	cmp	r3, #2
 8009254:	d149      	bne.n	80092ea <xQueueGenericSendFromISR+0x156>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8009256:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009258:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800925c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009260:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009262:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009264:	62fb      	str	r3, [r7, #44]	@ 0x2c

            traceQUEUE_SEND_FROM_ISR( pxQueue );
 8009266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009268:	4618      	mov	r0, r3
 800926a:	f004 fdb9 	bl	800dde0 <SEGGER_SYSVIEW_ShrinkId>
 800926e:	4601      	mov	r1, r0
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	461a      	mov	r2, r3
 8009274:	2060      	movs	r0, #96	@ 0x60
 8009276:	f003 ff1f 	bl	800d0b8 <SEGGER_SYSVIEW_RecordU32x2>
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800927a:	683a      	ldr	r2, [r7, #0]
 800927c:	68b9      	ldr	r1, [r7, #8]
 800927e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009280:	f000 fb85 	bl	800998e <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8009284:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009288:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800928c:	d112      	bne.n	80092b4 <xQueueGenericSendFromISR+0x120>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800928e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009292:	2b00      	cmp	r3, #0
 8009294:	d026      	beq.n	80092e4 <xQueueGenericSendFromISR+0x150>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009296:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009298:	3324      	adds	r3, #36	@ 0x24
 800929a:	4618      	mov	r0, r3
 800929c:	f001 f968 	bl	800a570 <xTaskRemoveFromEventList>
 80092a0:	4603      	mov	r3, r0
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d01e      	beq.n	80092e4 <xQueueGenericSendFromISR+0x150>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d01b      	beq.n	80092e4 <xQueueGenericSendFromISR+0x150>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2201      	movs	r2, #1
 80092b0:	601a      	str	r2, [r3, #0]
 80092b2:	e017      	b.n	80092e4 <xQueueGenericSendFromISR+0x150>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 80092b4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80092b8:	2b7f      	cmp	r3, #127	@ 0x7f
 80092ba:	d10b      	bne.n	80092d4 <xQueueGenericSendFromISR+0x140>
        __asm volatile
 80092bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092c0:	f383 8811 	msr	BASEPRI, r3
 80092c4:	f3bf 8f6f 	isb	sy
 80092c8:	f3bf 8f4f 	dsb	sy
 80092cc:	617b      	str	r3, [r7, #20]
    }
 80092ce:	bf00      	nop
 80092d0:	bf00      	nop
 80092d2:	e7fd      	b.n	80092d0 <xQueueGenericSendFromISR+0x13c>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80092d4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80092d8:	3301      	adds	r3, #1
 80092da:	b2db      	uxtb	r3, r3
 80092dc:	b25a      	sxtb	r2, r3
 80092de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 80092e4:	2301      	movs	r3, #1
 80092e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        {
 80092e8:	e00b      	b.n	8009302 <xQueueGenericSendFromISR+0x16e>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 80092ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092ec:	4618      	mov	r0, r3
 80092ee:	f004 fd77 	bl	800dde0 <SEGGER_SYSVIEW_ShrinkId>
 80092f2:	4601      	mov	r1, r0
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	461a      	mov	r2, r3
 80092f8:	2060      	movs	r0, #96	@ 0x60
 80092fa:	f003 fedd 	bl	800d0b8 <SEGGER_SYSVIEW_RecordU32x2>
            xReturn = errQUEUE_FULL;
 80092fe:	2300      	movs	r3, #0
 8009300:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009302:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009304:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8009306:	693b      	ldr	r3, [r7, #16]
 8009308:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 800930c:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 800930e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009310:	4618      	mov	r0, r3
 8009312:	3740      	adds	r7, #64	@ 0x40
 8009314:	46bd      	mov	sp, r7
 8009316:	bd80      	pop	{r7, pc}

08009318 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8009318:	b590      	push	{r4, r7, lr}
 800931a:	b08f      	sub	sp, #60	@ 0x3c
 800931c:	af02      	add	r7, sp, #8
 800931e:	60f8      	str	r0, [r7, #12]
 8009320:	60b9      	str	r1, [r7, #8]
 8009322:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8009324:	2300      	movs	r3, #0
 8009326:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 800932c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800932e:	2b00      	cmp	r3, #0
 8009330:	d10b      	bne.n	800934a <xQueueReceive+0x32>
        __asm volatile
 8009332:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009336:	f383 8811 	msr	BASEPRI, r3
 800933a:	f3bf 8f6f 	isb	sy
 800933e:	f3bf 8f4f 	dsb	sy
 8009342:	623b      	str	r3, [r7, #32]
    }
 8009344:	bf00      	nop
 8009346:	bf00      	nop
 8009348:	e7fd      	b.n	8009346 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800934a:	68bb      	ldr	r3, [r7, #8]
 800934c:	2b00      	cmp	r3, #0
 800934e:	d103      	bne.n	8009358 <xQueueReceive+0x40>
 8009350:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009354:	2b00      	cmp	r3, #0
 8009356:	d101      	bne.n	800935c <xQueueReceive+0x44>
 8009358:	2301      	movs	r3, #1
 800935a:	e000      	b.n	800935e <xQueueReceive+0x46>
 800935c:	2300      	movs	r3, #0
 800935e:	2b00      	cmp	r3, #0
 8009360:	d10b      	bne.n	800937a <xQueueReceive+0x62>
        __asm volatile
 8009362:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009366:	f383 8811 	msr	BASEPRI, r3
 800936a:	f3bf 8f6f 	isb	sy
 800936e:	f3bf 8f4f 	dsb	sy
 8009372:	61fb      	str	r3, [r7, #28]
    }
 8009374:	bf00      	nop
 8009376:	bf00      	nop
 8009378:	e7fd      	b.n	8009376 <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800937a:	f001 fb05 	bl	800a988 <xTaskGetSchedulerState>
 800937e:	4603      	mov	r3, r0
 8009380:	2b00      	cmp	r3, #0
 8009382:	d102      	bne.n	800938a <xQueueReceive+0x72>
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	2b00      	cmp	r3, #0
 8009388:	d101      	bne.n	800938e <xQueueReceive+0x76>
 800938a:	2301      	movs	r3, #1
 800938c:	e000      	b.n	8009390 <xQueueReceive+0x78>
 800938e:	2300      	movs	r3, #0
 8009390:	2b00      	cmp	r3, #0
 8009392:	d10b      	bne.n	80093ac <xQueueReceive+0x94>
        __asm volatile
 8009394:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009398:	f383 8811 	msr	BASEPRI, r3
 800939c:	f3bf 8f6f 	isb	sy
 80093a0:	f3bf 8f4f 	dsb	sy
 80093a4:	61bb      	str	r3, [r7, #24]
    }
 80093a6:	bf00      	nop
 80093a8:	bf00      	nop
 80093aa:	e7fd      	b.n	80093a8 <xQueueReceive+0x90>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80093ac:	f002 fd2e 	bl	800be0c <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80093b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093b4:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80093b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d02f      	beq.n	800941c <xQueueReceive+0x104>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80093bc:	68b9      	ldr	r1, [r7, #8]
 80093be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80093c0:	f000 fb4f 	bl	8009a62 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 80093c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093c6:	4618      	mov	r0, r3
 80093c8:	f004 fd0a 	bl	800dde0 <SEGGER_SYSVIEW_ShrinkId>
 80093cc:	4604      	mov	r4, r0
 80093ce:	2000      	movs	r0, #0
 80093d0:	f004 fd06 	bl	800dde0 <SEGGER_SYSVIEW_ShrinkId>
 80093d4:	4602      	mov	r2, r0
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	2101      	movs	r1, #1
 80093da:	9100      	str	r1, [sp, #0]
 80093dc:	4621      	mov	r1, r4
 80093de:	205c      	movs	r0, #92	@ 0x5c
 80093e0:	f003 ff3a 	bl	800d258 <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80093e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093e6:	1e5a      	subs	r2, r3, #1
 80093e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093ea:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80093ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093ee:	691b      	ldr	r3, [r3, #16]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d00f      	beq.n	8009414 <xQueueReceive+0xfc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80093f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093f6:	3310      	adds	r3, #16
 80093f8:	4618      	mov	r0, r3
 80093fa:	f001 f8b9 	bl	800a570 <xTaskRemoveFromEventList>
 80093fe:	4603      	mov	r3, r0
 8009400:	2b00      	cmp	r3, #0
 8009402:	d007      	beq.n	8009414 <xQueueReceive+0xfc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8009404:	4b4d      	ldr	r3, [pc, #308]	@ (800953c <xQueueReceive+0x224>)
 8009406:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800940a:	601a      	str	r2, [r3, #0]
 800940c:	f3bf 8f4f 	dsb	sy
 8009410:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8009414:	f002 fd2c 	bl	800be70 <vPortExitCritical>
                return pdPASS;
 8009418:	2301      	movs	r3, #1
 800941a:	e08a      	b.n	8009532 <xQueueReceive+0x21a>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	2b00      	cmp	r3, #0
 8009420:	d113      	bne.n	800944a <xQueueReceive+0x132>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8009422:	f002 fd25 	bl	800be70 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 8009426:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009428:	4618      	mov	r0, r3
 800942a:	f004 fcd9 	bl	800dde0 <SEGGER_SYSVIEW_ShrinkId>
 800942e:	4604      	mov	r4, r0
 8009430:	2000      	movs	r0, #0
 8009432:	f004 fcd5 	bl	800dde0 <SEGGER_SYSVIEW_ShrinkId>
 8009436:	4602      	mov	r2, r0
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	2101      	movs	r1, #1
 800943c:	9100      	str	r1, [sp, #0]
 800943e:	4621      	mov	r1, r4
 8009440:	205c      	movs	r0, #92	@ 0x5c
 8009442:	f003 ff09 	bl	800d258 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 8009446:	2300      	movs	r3, #0
 8009448:	e073      	b.n	8009532 <xQueueReceive+0x21a>
                }
                else if( xEntryTimeSet == pdFALSE )
 800944a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800944c:	2b00      	cmp	r3, #0
 800944e:	d106      	bne.n	800945e <xQueueReceive+0x146>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8009450:	f107 0310 	add.w	r3, r7, #16
 8009454:	4618      	mov	r0, r3
 8009456:	f001 f95b 	bl	800a710 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800945a:	2301      	movs	r3, #1
 800945c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800945e:	f002 fd07 	bl	800be70 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8009462:	f000 fdf7 	bl	800a054 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8009466:	f002 fcd1 	bl	800be0c <vPortEnterCritical>
 800946a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800946c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009470:	b25b      	sxtb	r3, r3
 8009472:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009476:	d103      	bne.n	8009480 <xQueueReceive+0x168>
 8009478:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800947a:	2200      	movs	r2, #0
 800947c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009480:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009482:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009486:	b25b      	sxtb	r3, r3
 8009488:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800948c:	d103      	bne.n	8009496 <xQueueReceive+0x17e>
 800948e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009490:	2200      	movs	r2, #0
 8009492:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009496:	f002 fceb 	bl	800be70 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800949a:	1d3a      	adds	r2, r7, #4
 800949c:	f107 0310 	add.w	r3, r7, #16
 80094a0:	4611      	mov	r1, r2
 80094a2:	4618      	mov	r0, r3
 80094a4:	f001 f94a 	bl	800a73c <xTaskCheckForTimeOut>
 80094a8:	4603      	mov	r3, r0
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d124      	bne.n	80094f8 <xQueueReceive+0x1e0>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80094ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80094b0:	f000 fb4f 	bl	8009b52 <prvIsQueueEmpty>
 80094b4:	4603      	mov	r3, r0
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d018      	beq.n	80094ec <xQueueReceive+0x1d4>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80094ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094bc:	3324      	adds	r3, #36	@ 0x24
 80094be:	687a      	ldr	r2, [r7, #4]
 80094c0:	4611      	mov	r1, r2
 80094c2:	4618      	mov	r0, r3
 80094c4:	f000 ffc0 	bl	800a448 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80094c8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80094ca:	f000 faf0 	bl	8009aae <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80094ce:	f000 fdcf 	bl	800a070 <xTaskResumeAll>
 80094d2:	4603      	mov	r3, r0
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	f47f af69 	bne.w	80093ac <xQueueReceive+0x94>
                {
                    portYIELD_WITHIN_API();
 80094da:	4b18      	ldr	r3, [pc, #96]	@ (800953c <xQueueReceive+0x224>)
 80094dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80094e0:	601a      	str	r2, [r3, #0]
 80094e2:	f3bf 8f4f 	dsb	sy
 80094e6:	f3bf 8f6f 	isb	sy
 80094ea:	e75f      	b.n	80093ac <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80094ec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80094ee:	f000 fade 	bl	8009aae <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80094f2:	f000 fdbd 	bl	800a070 <xTaskResumeAll>
 80094f6:	e759      	b.n	80093ac <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80094f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80094fa:	f000 fad8 	bl	8009aae <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80094fe:	f000 fdb7 	bl	800a070 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009502:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009504:	f000 fb25 	bl	8009b52 <prvIsQueueEmpty>
 8009508:	4603      	mov	r3, r0
 800950a:	2b00      	cmp	r3, #0
 800950c:	f43f af4e 	beq.w	80093ac <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 8009510:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009512:	4618      	mov	r0, r3
 8009514:	f004 fc64 	bl	800dde0 <SEGGER_SYSVIEW_ShrinkId>
 8009518:	4604      	mov	r4, r0
 800951a:	2000      	movs	r0, #0
 800951c:	f004 fc60 	bl	800dde0 <SEGGER_SYSVIEW_ShrinkId>
 8009520:	4602      	mov	r2, r0
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	2101      	movs	r1, #1
 8009526:	9100      	str	r1, [sp, #0]
 8009528:	4621      	mov	r1, r4
 800952a:	205c      	movs	r0, #92	@ 0x5c
 800952c:	f003 fe94 	bl	800d258 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 8009530:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8009532:	4618      	mov	r0, r3
 8009534:	3734      	adds	r7, #52	@ 0x34
 8009536:	46bd      	mov	sp, r7
 8009538:	bd90      	pop	{r4, r7, pc}
 800953a:	bf00      	nop
 800953c:	e000ed04 	.word	0xe000ed04

08009540 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 8009540:	b590      	push	{r4, r7, lr}
 8009542:	b091      	sub	sp, #68	@ 0x44
 8009544:	af02      	add	r7, sp, #8
 8009546:	6078      	str	r0, [r7, #4]
 8009548:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 800954a:	2300      	movs	r3, #0
 800954c:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	62fb      	str	r3, [r7, #44]	@ 0x2c

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 8009552:	2300      	movs	r3, #0
 8009554:	633b      	str	r3, [r7, #48]	@ 0x30
    #endif

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8009556:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009558:	2b00      	cmp	r3, #0
 800955a:	d10b      	bne.n	8009574 <xQueueSemaphoreTake+0x34>
        __asm volatile
 800955c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009560:	f383 8811 	msr	BASEPRI, r3
 8009564:	f3bf 8f6f 	isb	sy
 8009568:	f3bf 8f4f 	dsb	sy
 800956c:	623b      	str	r3, [r7, #32]
    }
 800956e:	bf00      	nop
 8009570:	bf00      	nop
 8009572:	e7fd      	b.n	8009570 <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8009574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009578:	2b00      	cmp	r3, #0
 800957a:	d00b      	beq.n	8009594 <xQueueSemaphoreTake+0x54>
        __asm volatile
 800957c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009580:	f383 8811 	msr	BASEPRI, r3
 8009584:	f3bf 8f6f 	isb	sy
 8009588:	f3bf 8f4f 	dsb	sy
 800958c:	61fb      	str	r3, [r7, #28]
    }
 800958e:	bf00      	nop
 8009590:	bf00      	nop
 8009592:	e7fd      	b.n	8009590 <xQueueSemaphoreTake+0x50>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009594:	f001 f9f8 	bl	800a988 <xTaskGetSchedulerState>
 8009598:	4603      	mov	r3, r0
 800959a:	2b00      	cmp	r3, #0
 800959c:	d102      	bne.n	80095a4 <xQueueSemaphoreTake+0x64>
 800959e:	683b      	ldr	r3, [r7, #0]
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d101      	bne.n	80095a8 <xQueueSemaphoreTake+0x68>
 80095a4:	2301      	movs	r3, #1
 80095a6:	e000      	b.n	80095aa <xQueueSemaphoreTake+0x6a>
 80095a8:	2300      	movs	r3, #0
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d10b      	bne.n	80095c6 <xQueueSemaphoreTake+0x86>
        __asm volatile
 80095ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095b2:	f383 8811 	msr	BASEPRI, r3
 80095b6:	f3bf 8f6f 	isb	sy
 80095ba:	f3bf 8f4f 	dsb	sy
 80095be:	61bb      	str	r3, [r7, #24]
    }
 80095c0:	bf00      	nop
 80095c2:	bf00      	nop
 80095c4:	e7fd      	b.n	80095c2 <xQueueSemaphoreTake+0x82>
    /*lint -save -e904 This function relaxes the coding standard somewhat to allow return
     * statements within the function itself.  This is done in the interest
     * of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80095c6:	f002 fc21 	bl	800be0c <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80095ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095ce:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80095d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d034      	beq.n	8009640 <xQueueSemaphoreTake+0x100>
            {
                traceQUEUE_RECEIVE( pxQueue );
 80095d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095d8:	4618      	mov	r0, r3
 80095da:	f004 fc01 	bl	800dde0 <SEGGER_SYSVIEW_ShrinkId>
 80095de:	4604      	mov	r4, r0
 80095e0:	2000      	movs	r0, #0
 80095e2:	f004 fbfd 	bl	800dde0 <SEGGER_SYSVIEW_ShrinkId>
 80095e6:	4602      	mov	r2, r0
 80095e8:	683b      	ldr	r3, [r7, #0]
 80095ea:	2101      	movs	r1, #1
 80095ec:	9100      	str	r1, [sp, #0]
 80095ee:	4621      	mov	r1, r4
 80095f0:	205c      	movs	r0, #92	@ 0x5c
 80095f2:	f003 fe31 	bl	800d258 <SEGGER_SYSVIEW_RecordU32x4>

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80095f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095f8:	1e5a      	subs	r2, r3, #1
 80095fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095fc:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                    {
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80095fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	2b00      	cmp	r3, #0
 8009604:	d104      	bne.n	8009610 <xQueueSemaphoreTake+0xd0>
                        {
                            /* Record the information required to implement
                             * priority inheritance should it become necessary. */
                            pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009606:	f001 fb8b 	bl	800ad20 <pvTaskIncrementMutexHeldCount>
 800960a:	4602      	mov	r2, r0
 800960c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800960e:	609a      	str	r2, [r3, #8]
                    }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009610:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009612:	691b      	ldr	r3, [r3, #16]
 8009614:	2b00      	cmp	r3, #0
 8009616:	d00f      	beq.n	8009638 <xQueueSemaphoreTake+0xf8>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009618:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800961a:	3310      	adds	r3, #16
 800961c:	4618      	mov	r0, r3
 800961e:	f000 ffa7 	bl	800a570 <xTaskRemoveFromEventList>
 8009622:	4603      	mov	r3, r0
 8009624:	2b00      	cmp	r3, #0
 8009626:	d007      	beq.n	8009638 <xQueueSemaphoreTake+0xf8>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8009628:	4b64      	ldr	r3, [pc, #400]	@ (80097bc <xQueueSemaphoreTake+0x27c>)
 800962a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800962e:	601a      	str	r2, [r3, #0]
 8009630:	f3bf 8f4f 	dsb	sy
 8009634:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8009638:	f002 fc1a 	bl	800be70 <vPortExitCritical>
                return pdPASS;
 800963c:	2301      	movs	r3, #1
 800963e:	e0b8      	b.n	80097b2 <xQueueSemaphoreTake+0x272>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8009640:	683b      	ldr	r3, [r7, #0]
 8009642:	2b00      	cmp	r3, #0
 8009644:	d122      	bne.n	800968c <xQueueSemaphoreTake+0x14c>
                    /* For inheritance to have occurred there must have been an
                     * initial timeout, and an adjusted timeout cannot become 0, as
                     * if it were 0 the function would have exited. */
                    #if ( configUSE_MUTEXES == 1 )
                        {
                            configASSERT( xInheritanceOccurred == pdFALSE );
 8009646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009648:	2b00      	cmp	r3, #0
 800964a:	d00b      	beq.n	8009664 <xQueueSemaphoreTake+0x124>
        __asm volatile
 800964c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009650:	f383 8811 	msr	BASEPRI, r3
 8009654:	f3bf 8f6f 	isb	sy
 8009658:	f3bf 8f4f 	dsb	sy
 800965c:	617b      	str	r3, [r7, #20]
    }
 800965e:	bf00      	nop
 8009660:	bf00      	nop
 8009662:	e7fd      	b.n	8009660 <xQueueSemaphoreTake+0x120>
                        }
                    #endif /* configUSE_MUTEXES */

                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 8009664:	f002 fc04 	bl	800be70 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 8009668:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800966a:	4618      	mov	r0, r3
 800966c:	f004 fbb8 	bl	800dde0 <SEGGER_SYSVIEW_ShrinkId>
 8009670:	4604      	mov	r4, r0
 8009672:	2000      	movs	r0, #0
 8009674:	f004 fbb4 	bl	800dde0 <SEGGER_SYSVIEW_ShrinkId>
 8009678:	4602      	mov	r2, r0
 800967a:	683b      	ldr	r3, [r7, #0]
 800967c:	2101      	movs	r1, #1
 800967e:	9100      	str	r1, [sp, #0]
 8009680:	4621      	mov	r1, r4
 8009682:	205c      	movs	r0, #92	@ 0x5c
 8009684:	f003 fde8 	bl	800d258 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 8009688:	2300      	movs	r3, #0
 800968a:	e092      	b.n	80097b2 <xQueueSemaphoreTake+0x272>
                }
                else if( xEntryTimeSet == pdFALSE )
 800968c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800968e:	2b00      	cmp	r3, #0
 8009690:	d106      	bne.n	80096a0 <xQueueSemaphoreTake+0x160>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8009692:	f107 030c 	add.w	r3, r7, #12
 8009696:	4618      	mov	r0, r3
 8009698:	f001 f83a 	bl	800a710 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800969c:	2301      	movs	r3, #1
 800969e:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80096a0:	f002 fbe6 	bl	800be70 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80096a4:	f000 fcd6 	bl	800a054 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80096a8:	f002 fbb0 	bl	800be0c <vPortEnterCritical>
 80096ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096ae:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80096b2:	b25b      	sxtb	r3, r3
 80096b4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80096b8:	d103      	bne.n	80096c2 <xQueueSemaphoreTake+0x182>
 80096ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096bc:	2200      	movs	r2, #0
 80096be:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80096c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096c4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80096c8:	b25b      	sxtb	r3, r3
 80096ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80096ce:	d103      	bne.n	80096d8 <xQueueSemaphoreTake+0x198>
 80096d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096d2:	2200      	movs	r2, #0
 80096d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80096d8:	f002 fbca 	bl	800be70 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80096dc:	463a      	mov	r2, r7
 80096de:	f107 030c 	add.w	r3, r7, #12
 80096e2:	4611      	mov	r1, r2
 80096e4:	4618      	mov	r0, r3
 80096e6:	f001 f829 	bl	800a73c <xTaskCheckForTimeOut>
 80096ea:	4603      	mov	r3, r0
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d132      	bne.n	8009756 <xQueueSemaphoreTake+0x216>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80096f0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80096f2:	f000 fa2e 	bl	8009b52 <prvIsQueueEmpty>
 80096f6:	4603      	mov	r3, r0
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d026      	beq.n	800974a <xQueueSemaphoreTake+0x20a>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                    {
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80096fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	2b00      	cmp	r3, #0
 8009702:	d109      	bne.n	8009718 <xQueueSemaphoreTake+0x1d8>
                        {
                            taskENTER_CRITICAL();
 8009704:	f002 fb82 	bl	800be0c <vPortEnterCritical>
                            {
                                xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800970a:	689b      	ldr	r3, [r3, #8]
 800970c:	4618      	mov	r0, r3
 800970e:	f001 f959 	bl	800a9c4 <xTaskPriorityInherit>
 8009712:	6338      	str	r0, [r7, #48]	@ 0x30
                            }
                            taskEXIT_CRITICAL();
 8009714:	f002 fbac 	bl	800be70 <vPortExitCritical>
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009718:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800971a:	3324      	adds	r3, #36	@ 0x24
 800971c:	683a      	ldr	r2, [r7, #0]
 800971e:	4611      	mov	r1, r2
 8009720:	4618      	mov	r0, r3
 8009722:	f000 fe91 	bl	800a448 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8009726:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009728:	f000 f9c1 	bl	8009aae <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800972c:	f000 fca0 	bl	800a070 <xTaskResumeAll>
 8009730:	4603      	mov	r3, r0
 8009732:	2b00      	cmp	r3, #0
 8009734:	f47f af47 	bne.w	80095c6 <xQueueSemaphoreTake+0x86>
                {
                    portYIELD_WITHIN_API();
 8009738:	4b20      	ldr	r3, [pc, #128]	@ (80097bc <xQueueSemaphoreTake+0x27c>)
 800973a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800973e:	601a      	str	r2, [r3, #0]
 8009740:	f3bf 8f4f 	dsb	sy
 8009744:	f3bf 8f6f 	isb	sy
 8009748:	e73d      	b.n	80095c6 <xQueueSemaphoreTake+0x86>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 800974a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800974c:	f000 f9af 	bl	8009aae <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8009750:	f000 fc8e 	bl	800a070 <xTaskResumeAll>
 8009754:	e737      	b.n	80095c6 <xQueueSemaphoreTake+0x86>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 8009756:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009758:	f000 f9a9 	bl	8009aae <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800975c:	f000 fc88 	bl	800a070 <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009760:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009762:	f000 f9f6 	bl	8009b52 <prvIsQueueEmpty>
 8009766:	4603      	mov	r3, r0
 8009768:	2b00      	cmp	r3, #0
 800976a:	f43f af2c 	beq.w	80095c6 <xQueueSemaphoreTake+0x86>
                #if ( configUSE_MUTEXES == 1 )
                    {
                        /* xInheritanceOccurred could only have be set if
                         * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                         * test the mutex type again to check it is actually a mutex. */
                        if( xInheritanceOccurred != pdFALSE )
 800976e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009770:	2b00      	cmp	r3, #0
 8009772:	d00d      	beq.n	8009790 <xQueueSemaphoreTake+0x250>
                        {
                            taskENTER_CRITICAL();
 8009774:	f002 fb4a 	bl	800be0c <vPortEnterCritical>
                                /* This task blocking on the mutex caused another
                                 * task to inherit this task's priority.  Now this task
                                 * has timed out the priority should be disinherited
                                 * again, but only as low as the next highest priority
                                 * task that is waiting for the same mutex. */
                                uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009778:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800977a:	f000 f8f0 	bl	800995e <prvGetDisinheritPriorityAfterTimeout>
 800977e:	6278      	str	r0, [r7, #36]	@ 0x24
                                vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009780:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009782:	689b      	ldr	r3, [r3, #8]
 8009784:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009786:	4618      	mov	r0, r3
 8009788:	f001 fa18 	bl	800abbc <vTaskPriorityDisinheritAfterTimeout>
                            }
                            taskEXIT_CRITICAL();
 800978c:	f002 fb70 	bl	800be70 <vPortExitCritical>
                        }
                    }
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
 8009790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009792:	4618      	mov	r0, r3
 8009794:	f004 fb24 	bl	800dde0 <SEGGER_SYSVIEW_ShrinkId>
 8009798:	4604      	mov	r4, r0
 800979a:	2000      	movs	r0, #0
 800979c:	f004 fb20 	bl	800dde0 <SEGGER_SYSVIEW_ShrinkId>
 80097a0:	4602      	mov	r2, r0
 80097a2:	683b      	ldr	r3, [r7, #0]
 80097a4:	2101      	movs	r1, #1
 80097a6:	9100      	str	r1, [sp, #0]
 80097a8:	4621      	mov	r1, r4
 80097aa:	205c      	movs	r0, #92	@ 0x5c
 80097ac:	f003 fd54 	bl	800d258 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 80097b0:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80097b2:	4618      	mov	r0, r3
 80097b4:	373c      	adds	r7, #60	@ 0x3c
 80097b6:	46bd      	mov	sp, r7
 80097b8:	bd90      	pop	{r4, r7, pc}
 80097ba:	bf00      	nop
 80097bc:	e000ed04 	.word	0xe000ed04

080097c0 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
                                 void * const pvBuffer,
                                 BaseType_t * const pxHigherPriorityTaskWoken )
{
 80097c0:	b590      	push	{r4, r7, lr}
 80097c2:	b091      	sub	sp, #68	@ 0x44
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	60f8      	str	r0, [r7, #12]
 80097c8:	60b9      	str	r1, [r7, #8]
 80097ca:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	63bb      	str	r3, [r7, #56]	@ 0x38

    configASSERT( pxQueue );
 80097d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d10b      	bne.n	80097ee <xQueueReceiveFromISR+0x2e>
        __asm volatile
 80097d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097da:	f383 8811 	msr	BASEPRI, r3
 80097de:	f3bf 8f6f 	isb	sy
 80097e2:	f3bf 8f4f 	dsb	sy
 80097e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 80097e8:	bf00      	nop
 80097ea:	bf00      	nop
 80097ec:	e7fd      	b.n	80097ea <xQueueReceiveFromISR+0x2a>
    configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80097ee:	68bb      	ldr	r3, [r7, #8]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d103      	bne.n	80097fc <xQueueReceiveFromISR+0x3c>
 80097f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d101      	bne.n	8009800 <xQueueReceiveFromISR+0x40>
 80097fc:	2301      	movs	r3, #1
 80097fe:	e000      	b.n	8009802 <xQueueReceiveFromISR+0x42>
 8009800:	2300      	movs	r3, #0
 8009802:	2b00      	cmp	r3, #0
 8009804:	d10b      	bne.n	800981e <xQueueReceiveFromISR+0x5e>
        __asm volatile
 8009806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800980a:	f383 8811 	msr	BASEPRI, r3
 800980e:	f3bf 8f6f 	isb	sy
 8009812:	f3bf 8f4f 	dsb	sy
 8009816:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 8009818:	bf00      	nop
 800981a:	bf00      	nop
 800981c:	e7fd      	b.n	800981a <xQueueReceiveFromISR+0x5a>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800981e:	f002 fbe5 	bl	800bfec <vPortValidateInterruptPriority>
        __asm volatile
 8009822:	f3ef 8211 	mrs	r2, BASEPRI
 8009826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800982a:	f383 8811 	msr	BASEPRI, r3
 800982e:	f3bf 8f6f 	isb	sy
 8009832:	f3bf 8f4f 	dsb	sy
 8009836:	623a      	str	r2, [r7, #32]
 8009838:	61fb      	str	r3, [r7, #28]
        return ulOriginalBASEPRI;
 800983a:	6a3b      	ldr	r3, [r7, #32]

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800983c:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800983e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009840:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009842:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Cannot block in an ISR, so check there is data available. */
        if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009846:	2b00      	cmp	r3, #0
 8009848:	d04e      	beq.n	80098e8 <xQueueReceiveFromISR+0x128>
        {
            const int8_t cRxLock = pxQueue->cRxLock;
 800984a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800984c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009850:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            traceQUEUE_RECEIVE_FROM_ISR( pxQueue );
 8009854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009856:	4618      	mov	r0, r3
 8009858:	f004 fac2 	bl	800dde0 <SEGGER_SYSVIEW_ShrinkId>
 800985c:	4604      	mov	r4, r0
 800985e:	68bb      	ldr	r3, [r7, #8]
 8009860:	4618      	mov	r0, r3
 8009862:	f004 fabd 	bl	800dde0 <SEGGER_SYSVIEW_ShrinkId>
 8009866:	4602      	mov	r2, r0
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	4621      	mov	r1, r4
 800986c:	2062      	movs	r0, #98	@ 0x62
 800986e:	f003 fc7d 	bl	800d16c <SEGGER_SYSVIEW_RecordU32x3>

            prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009872:	68b9      	ldr	r1, [r7, #8]
 8009874:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009876:	f000 f8f4 	bl	8009a62 <prvCopyDataFromQueue>
            pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800987a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800987c:	1e5a      	subs	r2, r3, #1
 800987e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009880:	639a      	str	r2, [r3, #56]	@ 0x38

            /* If the queue is locked the event list will not be modified.
             * Instead update the lock count so the task that unlocks the queue
             * will know that an ISR has removed data while the queue was
             * locked. */
            if( cRxLock == queueUNLOCKED )
 8009882:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8009886:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800988a:	d112      	bne.n	80098b2 <xQueueReceiveFromISR+0xf2>
            {
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800988c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800988e:	691b      	ldr	r3, [r3, #16]
 8009890:	2b00      	cmp	r3, #0
 8009892:	d026      	beq.n	80098e2 <xQueueReceiveFromISR+0x122>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009894:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009896:	3310      	adds	r3, #16
 8009898:	4618      	mov	r0, r3
 800989a:	f000 fe69 	bl	800a570 <xTaskRemoveFromEventList>
 800989e:	4603      	mov	r3, r0
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d01e      	beq.n	80098e2 <xQueueReceiveFromISR+0x122>
                    {
                        /* The task waiting has a higher priority than us so
                         * force a context switch. */
                        if( pxHigherPriorityTaskWoken != NULL )
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d01b      	beq.n	80098e2 <xQueueReceiveFromISR+0x122>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	2201      	movs	r2, #1
 80098ae:	601a      	str	r2, [r3, #0]
 80098b0:	e017      	b.n	80098e2 <xQueueReceiveFromISR+0x122>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was removed while it was locked. */
                configASSERT( cRxLock != queueINT8_MAX );
 80098b2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80098b6:	2b7f      	cmp	r3, #127	@ 0x7f
 80098b8:	d10b      	bne.n	80098d2 <xQueueReceiveFromISR+0x112>
        __asm volatile
 80098ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098be:	f383 8811 	msr	BASEPRI, r3
 80098c2:	f3bf 8f6f 	isb	sy
 80098c6:	f3bf 8f4f 	dsb	sy
 80098ca:	61bb      	str	r3, [r7, #24]
    }
 80098cc:	bf00      	nop
 80098ce:	bf00      	nop
 80098d0:	e7fd      	b.n	80098ce <xQueueReceiveFromISR+0x10e>

                pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80098d2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80098d6:	3301      	adds	r3, #1
 80098d8:	b2db      	uxtb	r3, r3
 80098da:	b25a      	sxtb	r2, r3
 80098dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098de:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            }

            xReturn = pdPASS;
 80098e2:	2301      	movs	r3, #1
 80098e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80098e6:	e010      	b.n	800990a <xQueueReceiveFromISR+0x14a>
        }
        else
        {
            xReturn = pdFAIL;
 80098e8:	2300      	movs	r3, #0
 80098ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
            traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
 80098ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098ee:	4618      	mov	r0, r3
 80098f0:	f004 fa76 	bl	800dde0 <SEGGER_SYSVIEW_ShrinkId>
 80098f4:	4604      	mov	r4, r0
 80098f6:	68bb      	ldr	r3, [r7, #8]
 80098f8:	4618      	mov	r0, r3
 80098fa:	f004 fa71 	bl	800dde0 <SEGGER_SYSVIEW_ShrinkId>
 80098fe:	4602      	mov	r2, r0
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	4621      	mov	r1, r4
 8009904:	2062      	movs	r0, #98	@ 0x62
 8009906:	f003 fc31 	bl	800d16c <SEGGER_SYSVIEW_RecordU32x3>
 800990a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800990c:	617b      	str	r3, [r7, #20]
        __asm volatile
 800990e:	697b      	ldr	r3, [r7, #20]
 8009910:	f383 8811 	msr	BASEPRI, r3
    }
 8009914:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8009916:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009918:	4618      	mov	r0, r3
 800991a:	3744      	adds	r7, #68	@ 0x44
 800991c:	46bd      	mov	sp, r7
 800991e:	bd90      	pop	{r4, r7, pc}

08009920 <uxQueueMessagesWaiting>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8009920:	b580      	push	{r7, lr}
 8009922:	b084      	sub	sp, #16
 8009924:	af00      	add	r7, sp, #0
 8009926:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;

    configASSERT( xQueue );
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	2b00      	cmp	r3, #0
 800992c:	d10b      	bne.n	8009946 <uxQueueMessagesWaiting+0x26>
        __asm volatile
 800992e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009932:	f383 8811 	msr	BASEPRI, r3
 8009936:	f3bf 8f6f 	isb	sy
 800993a:	f3bf 8f4f 	dsb	sy
 800993e:	60bb      	str	r3, [r7, #8]
    }
 8009940:	bf00      	nop
 8009942:	bf00      	nop
 8009944:	e7fd      	b.n	8009942 <uxQueueMessagesWaiting+0x22>

    taskENTER_CRITICAL();
 8009946:	f002 fa61 	bl	800be0c <vPortEnterCritical>
    {
        uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800994e:	60fb      	str	r3, [r7, #12]
    }
    taskEXIT_CRITICAL();
 8009950:	f002 fa8e 	bl	800be70 <vPortExitCritical>

    return uxReturn;
 8009954:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8009956:	4618      	mov	r0, r3
 8009958:	3710      	adds	r7, #16
 800995a:	46bd      	mov	sp, r7
 800995c:	bd80      	pop	{r7, pc}

0800995e <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 800995e:	b480      	push	{r7}
 8009960:	b085      	sub	sp, #20
 8009962:	af00      	add	r7, sp, #0
 8009964:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800996a:	2b00      	cmp	r3, #0
 800996c:	d006      	beq.n	800997c <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	f1c3 0305 	rsb	r3, r3, #5
 8009978:	60fb      	str	r3, [r7, #12]
 800997a:	e001      	b.n	8009980 <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800997c:	2300      	movs	r3, #0
 800997e:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 8009980:	68fb      	ldr	r3, [r7, #12]
    }
 8009982:	4618      	mov	r0, r3
 8009984:	3714      	adds	r7, #20
 8009986:	46bd      	mov	sp, r7
 8009988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800998c:	4770      	bx	lr

0800998e <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 800998e:	b580      	push	{r7, lr}
 8009990:	b086      	sub	sp, #24
 8009992:	af00      	add	r7, sp, #0
 8009994:	60f8      	str	r0, [r7, #12]
 8009996:	60b9      	str	r1, [r7, #8]
 8009998:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 800999a:	2300      	movs	r3, #0
 800999c:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099a2:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d10d      	bne.n	80099c8 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d14d      	bne.n	8009a50 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	689b      	ldr	r3, [r3, #8]
 80099b8:	4618      	mov	r0, r3
 80099ba:	f001 f87d 	bl	800aab8 <xTaskPriorityDisinherit>
 80099be:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	2200      	movs	r2, #0
 80099c4:	609a      	str	r2, [r3, #8]
 80099c6:	e043      	b.n	8009a50 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d119      	bne.n	8009a02 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	6858      	ldr	r0, [r3, #4]
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099d6:	461a      	mov	r2, r3
 80099d8:	68b9      	ldr	r1, [r7, #8]
 80099da:	f004 fbb7 	bl	800e14c <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	685a      	ldr	r2, [r3, #4]
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099e6:	441a      	add	r2, r3
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	685a      	ldr	r2, [r3, #4]
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	689b      	ldr	r3, [r3, #8]
 80099f4:	429a      	cmp	r2, r3
 80099f6:	d32b      	bcc.n	8009a50 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	681a      	ldr	r2, [r3, #0]
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	605a      	str	r2, [r3, #4]
 8009a00:	e026      	b.n	8009a50 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	68d8      	ldr	r0, [r3, #12]
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a0a:	461a      	mov	r2, r3
 8009a0c:	68b9      	ldr	r1, [r7, #8]
 8009a0e:	f004 fb9d 	bl	800e14c <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	68da      	ldr	r2, [r3, #12]
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a1a:	425b      	negs	r3, r3
 8009a1c:	441a      	add	r2, r3
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	68da      	ldr	r2, [r3, #12]
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	429a      	cmp	r2, r3
 8009a2c:	d207      	bcs.n	8009a3e <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	689a      	ldr	r2, [r3, #8]
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a36:	425b      	negs	r3, r3
 8009a38:	441a      	add	r2, r3
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	2b02      	cmp	r3, #2
 8009a42:	d105      	bne.n	8009a50 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009a44:	693b      	ldr	r3, [r7, #16]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d002      	beq.n	8009a50 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8009a4a:	693b      	ldr	r3, [r7, #16]
 8009a4c:	3b01      	subs	r3, #1
 8009a4e:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009a50:	693b      	ldr	r3, [r7, #16]
 8009a52:	1c5a      	adds	r2, r3, #1
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8009a58:	697b      	ldr	r3, [r7, #20]
}
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	3718      	adds	r7, #24
 8009a5e:	46bd      	mov	sp, r7
 8009a60:	bd80      	pop	{r7, pc}

08009a62 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8009a62:	b580      	push	{r7, lr}
 8009a64:	b082      	sub	sp, #8
 8009a66:	af00      	add	r7, sp, #0
 8009a68:	6078      	str	r0, [r7, #4]
 8009a6a:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d018      	beq.n	8009aa6 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	68da      	ldr	r2, [r3, #12]
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a7c:	441a      	add	r2, r3
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	68da      	ldr	r2, [r3, #12]
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	689b      	ldr	r3, [r3, #8]
 8009a8a:	429a      	cmp	r2, r3
 8009a8c:	d303      	bcc.n	8009a96 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681a      	ldr	r2, [r3, #0]
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	68d9      	ldr	r1, [r3, #12]
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a9e:	461a      	mov	r2, r3
 8009aa0:	6838      	ldr	r0, [r7, #0]
 8009aa2:	f004 fb53 	bl	800e14c <memcpy>
    }
}
 8009aa6:	bf00      	nop
 8009aa8:	3708      	adds	r7, #8
 8009aaa:	46bd      	mov	sp, r7
 8009aac:	bd80      	pop	{r7, pc}

08009aae <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009aae:	b580      	push	{r7, lr}
 8009ab0:	b084      	sub	sp, #16
 8009ab2:	af00      	add	r7, sp, #0
 8009ab4:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8009ab6:	f002 f9a9 	bl	800be0c <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009ac0:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8009ac2:	e011      	b.n	8009ae8 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d012      	beq.n	8009af2 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	3324      	adds	r3, #36	@ 0x24
 8009ad0:	4618      	mov	r0, r3
 8009ad2:	f000 fd4d 	bl	800a570 <xTaskRemoveFromEventList>
 8009ad6:	4603      	mov	r3, r0
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d001      	beq.n	8009ae0 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8009adc:	f000 fe96 	bl	800a80c <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8009ae0:	7bfb      	ldrb	r3, [r7, #15]
 8009ae2:	3b01      	subs	r3, #1
 8009ae4:	b2db      	uxtb	r3, r3
 8009ae6:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8009ae8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	dce9      	bgt.n	8009ac4 <prvUnlockQueue+0x16>
 8009af0:	e000      	b.n	8009af4 <prvUnlockQueue+0x46>
                        break;
 8009af2:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	22ff      	movs	r2, #255	@ 0xff
 8009af8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8009afc:	f002 f9b8 	bl	800be70 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8009b00:	f002 f984 	bl	800be0c <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009b0a:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8009b0c:	e011      	b.n	8009b32 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	691b      	ldr	r3, [r3, #16]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d012      	beq.n	8009b3c <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	3310      	adds	r3, #16
 8009b1a:	4618      	mov	r0, r3
 8009b1c:	f000 fd28 	bl	800a570 <xTaskRemoveFromEventList>
 8009b20:	4603      	mov	r3, r0
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d001      	beq.n	8009b2a <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8009b26:	f000 fe71 	bl	800a80c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8009b2a:	7bbb      	ldrb	r3, [r7, #14]
 8009b2c:	3b01      	subs	r3, #1
 8009b2e:	b2db      	uxtb	r3, r3
 8009b30:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8009b32:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	dce9      	bgt.n	8009b0e <prvUnlockQueue+0x60>
 8009b3a:	e000      	b.n	8009b3e <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8009b3c:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	22ff      	movs	r2, #255	@ 0xff
 8009b42:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8009b46:	f002 f993 	bl	800be70 <vPortExitCritical>
}
 8009b4a:	bf00      	nop
 8009b4c:	3710      	adds	r7, #16
 8009b4e:	46bd      	mov	sp, r7
 8009b50:	bd80      	pop	{r7, pc}

08009b52 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8009b52:	b580      	push	{r7, lr}
 8009b54:	b084      	sub	sp, #16
 8009b56:	af00      	add	r7, sp, #0
 8009b58:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8009b5a:	f002 f957 	bl	800be0c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d102      	bne.n	8009b6c <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8009b66:	2301      	movs	r3, #1
 8009b68:	60fb      	str	r3, [r7, #12]
 8009b6a:	e001      	b.n	8009b70 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8009b6c:	2300      	movs	r3, #0
 8009b6e:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8009b70:	f002 f97e 	bl	800be70 <vPortExitCritical>

    return xReturn;
 8009b74:	68fb      	ldr	r3, [r7, #12]
}
 8009b76:	4618      	mov	r0, r3
 8009b78:	3710      	adds	r7, #16
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	bd80      	pop	{r7, pc}

08009b7e <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8009b7e:	b580      	push	{r7, lr}
 8009b80:	b084      	sub	sp, #16
 8009b82:	af00      	add	r7, sp, #0
 8009b84:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8009b86:	f002 f941 	bl	800be0c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b92:	429a      	cmp	r2, r3
 8009b94:	d102      	bne.n	8009b9c <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8009b96:	2301      	movs	r3, #1
 8009b98:	60fb      	str	r3, [r7, #12]
 8009b9a:	e001      	b.n	8009ba0 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8009b9c:	2300      	movs	r3, #0
 8009b9e:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8009ba0:	f002 f966 	bl	800be70 <vPortExitCritical>

    return xReturn;
 8009ba4:	68fb      	ldr	r3, [r7, #12]
}
 8009ba6:	4618      	mov	r0, r3
 8009ba8:	3710      	adds	r7, #16
 8009baa:	46bd      	mov	sp, r7
 8009bac:	bd80      	pop	{r7, pc}

08009bae <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
 8009bae:	b480      	push	{r7}
 8009bb0:	b087      	sub	sp, #28
 8009bb2:	af00      	add	r7, sp, #0
 8009bb4:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;
    Queue_t * const pxQueue = xQueue;
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8009bba:	693b      	ldr	r3, [r7, #16]
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d10b      	bne.n	8009bd8 <xQueueIsQueueFullFromISR+0x2a>
        __asm volatile
 8009bc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bc4:	f383 8811 	msr	BASEPRI, r3
 8009bc8:	f3bf 8f6f 	isb	sy
 8009bcc:	f3bf 8f4f 	dsb	sy
 8009bd0:	60fb      	str	r3, [r7, #12]
    }
 8009bd2:	bf00      	nop
 8009bd4:	bf00      	nop
 8009bd6:	e7fd      	b.n	8009bd4 <xQueueIsQueueFullFromISR+0x26>

    if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009bd8:	693b      	ldr	r3, [r7, #16]
 8009bda:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009bdc:	693b      	ldr	r3, [r7, #16]
 8009bde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009be0:	429a      	cmp	r2, r3
 8009be2:	d102      	bne.n	8009bea <xQueueIsQueueFullFromISR+0x3c>
    {
        xReturn = pdTRUE;
 8009be4:	2301      	movs	r3, #1
 8009be6:	617b      	str	r3, [r7, #20]
 8009be8:	e001      	b.n	8009bee <xQueueIsQueueFullFromISR+0x40>
    }
    else
    {
        xReturn = pdFALSE;
 8009bea:	2300      	movs	r3, #0
 8009bec:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8009bee:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	371c      	adds	r7, #28
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bfa:	4770      	bx	lr

08009bfc <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8009bfc:	b580      	push	{r7, lr}
 8009bfe:	b084      	sub	sp, #16
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	6078      	str	r0, [r7, #4]
 8009c04:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009c06:	2300      	movs	r3, #0
 8009c08:	60fb      	str	r3, [r7, #12]
 8009c0a:	e01e      	b.n	8009c4a <vQueueAddToRegistry+0x4e>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009c0c:	4a13      	ldr	r2, [pc, #76]	@ (8009c5c <vQueueAddToRegistry+0x60>)
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d115      	bne.n	8009c44 <vQueueAddToRegistry+0x48>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009c18:	4910      	ldr	r1, [pc, #64]	@ (8009c5c <vQueueAddToRegistry+0x60>)
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	683a      	ldr	r2, [r7, #0]
 8009c1e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 8009c22:	4a0e      	ldr	r2, [pc, #56]	@ (8009c5c <vQueueAddToRegistry+0x60>)
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	00db      	lsls	r3, r3, #3
 8009c28:	4413      	add	r3, r2
 8009c2a:	687a      	ldr	r2, [r7, #4]
 8009c2c:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	4618      	mov	r0, r3
 8009c32:	f004 f8d5 	bl	800dde0 <SEGGER_SYSVIEW_ShrinkId>
 8009c36:	4601      	mov	r1, r0
 8009c38:	683b      	ldr	r3, [r7, #0]
 8009c3a:	461a      	mov	r2, r3
 8009c3c:	2071      	movs	r0, #113	@ 0x71
 8009c3e:	f003 fa3b 	bl	800d0b8 <SEGGER_SYSVIEW_RecordU32x2>
                break;
 8009c42:	e006      	b.n	8009c52 <vQueueAddToRegistry+0x56>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	3301      	adds	r3, #1
 8009c48:	60fb      	str	r3, [r7, #12]
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	2b07      	cmp	r3, #7
 8009c4e:	d9dd      	bls.n	8009c0c <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8009c50:	bf00      	nop
 8009c52:	bf00      	nop
 8009c54:	3710      	adds	r7, #16
 8009c56:	46bd      	mov	sp, r7
 8009c58:	bd80      	pop	{r7, pc}
 8009c5a:	bf00      	nop
 8009c5c:	2000161c 	.word	0x2000161c

08009c60 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8009c60:	b580      	push	{r7, lr}
 8009c62:	b086      	sub	sp, #24
 8009c64:	af00      	add	r7, sp, #0
 8009c66:	60f8      	str	r0, [r7, #12]
 8009c68:	60b9      	str	r1, [r7, #8]
 8009c6a:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8009c70:	f002 f8cc 	bl	800be0c <vPortEnterCritical>
 8009c74:	697b      	ldr	r3, [r7, #20]
 8009c76:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009c7a:	b25b      	sxtb	r3, r3
 8009c7c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009c80:	d103      	bne.n	8009c8a <vQueueWaitForMessageRestricted+0x2a>
 8009c82:	697b      	ldr	r3, [r7, #20]
 8009c84:	2200      	movs	r2, #0
 8009c86:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009c8a:	697b      	ldr	r3, [r7, #20]
 8009c8c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009c90:	b25b      	sxtb	r3, r3
 8009c92:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009c96:	d103      	bne.n	8009ca0 <vQueueWaitForMessageRestricted+0x40>
 8009c98:	697b      	ldr	r3, [r7, #20]
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009ca0:	f002 f8e6 	bl	800be70 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009ca4:	697b      	ldr	r3, [r7, #20]
 8009ca6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d106      	bne.n	8009cba <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009cac:	697b      	ldr	r3, [r7, #20]
 8009cae:	3324      	adds	r3, #36	@ 0x24
 8009cb0:	687a      	ldr	r2, [r7, #4]
 8009cb2:	68b9      	ldr	r1, [r7, #8]
 8009cb4:	4618      	mov	r0, r3
 8009cb6:	f000 fc2b 	bl	800a510 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8009cba:	6978      	ldr	r0, [r7, #20]
 8009cbc:	f7ff fef7 	bl	8009aae <prvUnlockQueue>
    }
 8009cc0:	bf00      	nop
 8009cc2:	3718      	adds	r7, #24
 8009cc4:	46bd      	mov	sp, r7
 8009cc6:	bd80      	pop	{r7, pc}

08009cc8 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8009cc8:	b580      	push	{r7, lr}
 8009cca:	b08c      	sub	sp, #48	@ 0x30
 8009ccc:	af04      	add	r7, sp, #16
 8009cce:	60f8      	str	r0, [r7, #12]
 8009cd0:	60b9      	str	r1, [r7, #8]
 8009cd2:	603b      	str	r3, [r7, #0]
 8009cd4:	4613      	mov	r3, r2
 8009cd6:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009cd8:	88fb      	ldrh	r3, [r7, #6]
 8009cda:	009b      	lsls	r3, r3, #2
 8009cdc:	4618      	mov	r0, r3
 8009cde:	f002 f9c7 	bl	800c070 <pvPortMalloc>
 8009ce2:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8009ce4:	697b      	ldr	r3, [r7, #20]
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d00e      	beq.n	8009d08 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009cea:	2058      	movs	r0, #88	@ 0x58
 8009cec:	f002 f9c0 	bl	800c070 <pvPortMalloc>
 8009cf0:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8009cf2:	69fb      	ldr	r3, [r7, #28]
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d003      	beq.n	8009d00 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8009cf8:	69fb      	ldr	r3, [r7, #28]
 8009cfa:	697a      	ldr	r2, [r7, #20]
 8009cfc:	631a      	str	r2, [r3, #48]	@ 0x30
 8009cfe:	e005      	b.n	8009d0c <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8009d00:	6978      	ldr	r0, [r7, #20]
 8009d02:	f002 fa97 	bl	800c234 <vPortFree>
 8009d06:	e001      	b.n	8009d0c <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8009d08:	2300      	movs	r3, #0
 8009d0a:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8009d0c:	69fb      	ldr	r3, [r7, #28]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d013      	beq.n	8009d3a <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009d12:	88fa      	ldrh	r2, [r7, #6]
 8009d14:	2300      	movs	r3, #0
 8009d16:	9303      	str	r3, [sp, #12]
 8009d18:	69fb      	ldr	r3, [r7, #28]
 8009d1a:	9302      	str	r3, [sp, #8]
 8009d1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d1e:	9301      	str	r3, [sp, #4]
 8009d20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d22:	9300      	str	r3, [sp, #0]
 8009d24:	683b      	ldr	r3, [r7, #0]
 8009d26:	68b9      	ldr	r1, [r7, #8]
 8009d28:	68f8      	ldr	r0, [r7, #12]
 8009d2a:	f000 f80e 	bl	8009d4a <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8009d2e:	69f8      	ldr	r0, [r7, #28]
 8009d30:	f000 f8a2 	bl	8009e78 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8009d34:	2301      	movs	r3, #1
 8009d36:	61bb      	str	r3, [r7, #24]
 8009d38:	e002      	b.n	8009d40 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009d3a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009d3e:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8009d40:	69bb      	ldr	r3, [r7, #24]
    }
 8009d42:	4618      	mov	r0, r3
 8009d44:	3720      	adds	r7, #32
 8009d46:	46bd      	mov	sp, r7
 8009d48:	bd80      	pop	{r7, pc}

08009d4a <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8009d4a:	b580      	push	{r7, lr}
 8009d4c:	b088      	sub	sp, #32
 8009d4e:	af00      	add	r7, sp, #0
 8009d50:	60f8      	str	r0, [r7, #12]
 8009d52:	60b9      	str	r1, [r7, #8]
 8009d54:	607a      	str	r2, [r7, #4]
 8009d56:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009d58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d5a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	009b      	lsls	r3, r3, #2
 8009d60:	461a      	mov	r2, r3
 8009d62:	21a5      	movs	r1, #165	@ 0xa5
 8009d64:	f004 f9be 	bl	800e0e4 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009d68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d6a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009d72:	3b01      	subs	r3, #1
 8009d74:	009b      	lsls	r3, r3, #2
 8009d76:	4413      	add	r3, r2
 8009d78:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009d7a:	69bb      	ldr	r3, [r7, #24]
 8009d7c:	f023 0307 	bic.w	r3, r3, #7
 8009d80:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009d82:	69bb      	ldr	r3, [r7, #24]
 8009d84:	f003 0307 	and.w	r3, r3, #7
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d00b      	beq.n	8009da4 <prvInitialiseNewTask+0x5a>
        __asm volatile
 8009d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d90:	f383 8811 	msr	BASEPRI, r3
 8009d94:	f3bf 8f6f 	isb	sy
 8009d98:	f3bf 8f4f 	dsb	sy
 8009d9c:	617b      	str	r3, [r7, #20]
    }
 8009d9e:	bf00      	nop
 8009da0:	bf00      	nop
 8009da2:	e7fd      	b.n	8009da0 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8009da4:	68bb      	ldr	r3, [r7, #8]
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d01f      	beq.n	8009dea <prvInitialiseNewTask+0xa0>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009daa:	2300      	movs	r3, #0
 8009dac:	61fb      	str	r3, [r7, #28]
 8009dae:	e012      	b.n	8009dd6 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009db0:	68ba      	ldr	r2, [r7, #8]
 8009db2:	69fb      	ldr	r3, [r7, #28]
 8009db4:	4413      	add	r3, r2
 8009db6:	7819      	ldrb	r1, [r3, #0]
 8009db8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009dba:	69fb      	ldr	r3, [r7, #28]
 8009dbc:	4413      	add	r3, r2
 8009dbe:	3334      	adds	r3, #52	@ 0x34
 8009dc0:	460a      	mov	r2, r1
 8009dc2:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8009dc4:	68ba      	ldr	r2, [r7, #8]
 8009dc6:	69fb      	ldr	r3, [r7, #28]
 8009dc8:	4413      	add	r3, r2
 8009dca:	781b      	ldrb	r3, [r3, #0]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d006      	beq.n	8009dde <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009dd0:	69fb      	ldr	r3, [r7, #28]
 8009dd2:	3301      	adds	r3, #1
 8009dd4:	61fb      	str	r3, [r7, #28]
 8009dd6:	69fb      	ldr	r3, [r7, #28]
 8009dd8:	2b09      	cmp	r3, #9
 8009dda:	d9e9      	bls.n	8009db0 <prvInitialiseNewTask+0x66>
 8009ddc:	e000      	b.n	8009de0 <prvInitialiseNewTask+0x96>
            {
                break;
 8009dde:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009de0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009de2:	2200      	movs	r2, #0
 8009de4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8009de8:	e003      	b.n	8009df2 <prvInitialiseNewTask+0xa8>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dec:	2200      	movs	r2, #0
 8009dee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009df2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009df4:	2b04      	cmp	r3, #4
 8009df6:	d901      	bls.n	8009dfc <prvInitialiseNewTask+0xb2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009df8:	2304      	movs	r3, #4
 8009dfa:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8009dfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dfe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009e00:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8009e02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e04:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009e06:	649a      	str	r2, [r3, #72]	@ 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8009e08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e0a:	2200      	movs	r2, #0
 8009e0c:	64da      	str	r2, [r3, #76]	@ 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e10:	3304      	adds	r3, #4
 8009e12:	4618      	mov	r0, r3
 8009e14:	f7fe ff0a 	bl	8008c2c <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009e18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e1a:	3318      	adds	r3, #24
 8009e1c:	4618      	mov	r0, r3
 8009e1e:	f7fe ff05 	bl	8008c2c <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009e22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e26:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009e28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e2a:	f1c3 0205 	rsb	r2, r3, #5
 8009e2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e30:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009e32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e36:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8009e38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e3a:	3350      	adds	r3, #80	@ 0x50
 8009e3c:	2204      	movs	r2, #4
 8009e3e:	2100      	movs	r1, #0
 8009e40:	4618      	mov	r0, r3
 8009e42:	f004 f94f 	bl	800e0e4 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8009e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e48:	3354      	adds	r3, #84	@ 0x54
 8009e4a:	2201      	movs	r2, #1
 8009e4c:	2100      	movs	r1, #0
 8009e4e:	4618      	mov	r0, r3
 8009e50:	f004 f948 	bl	800e0e4 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009e54:	683a      	ldr	r2, [r7, #0]
 8009e56:	68f9      	ldr	r1, [r7, #12]
 8009e58:	69b8      	ldr	r0, [r7, #24]
 8009e5a:	f001 fe25 	bl	800baa8 <pxPortInitialiseStack>
 8009e5e:	4602      	mov	r2, r0
 8009e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e62:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8009e64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d002      	beq.n	8009e70 <prvInitialiseNewTask+0x126>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009e6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e6e:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8009e70:	bf00      	nop
 8009e72:	3720      	adds	r7, #32
 8009e74:	46bd      	mov	sp, r7
 8009e76:	bd80      	pop	{r7, pc}

08009e78 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8009e78:	b5b0      	push	{r4, r5, r7, lr}
 8009e7a:	b084      	sub	sp, #16
 8009e7c:	af02      	add	r7, sp, #8
 8009e7e:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8009e80:	f001 ffc4 	bl	800be0c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8009e84:	4b3b      	ldr	r3, [pc, #236]	@ (8009f74 <prvAddNewTaskToReadyList+0xfc>)
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	3301      	adds	r3, #1
 8009e8a:	4a3a      	ldr	r2, [pc, #232]	@ (8009f74 <prvAddNewTaskToReadyList+0xfc>)
 8009e8c:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8009e8e:	4b3a      	ldr	r3, [pc, #232]	@ (8009f78 <prvAddNewTaskToReadyList+0x100>)
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d109      	bne.n	8009eaa <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8009e96:	4a38      	ldr	r2, [pc, #224]	@ (8009f78 <prvAddNewTaskToReadyList+0x100>)
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009e9c:	4b35      	ldr	r3, [pc, #212]	@ (8009f74 <prvAddNewTaskToReadyList+0xfc>)
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	2b01      	cmp	r3, #1
 8009ea2:	d110      	bne.n	8009ec6 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8009ea4:	f000 fcd6 	bl	800a854 <prvInitialiseTaskLists>
 8009ea8:	e00d      	b.n	8009ec6 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8009eaa:	4b34      	ldr	r3, [pc, #208]	@ (8009f7c <prvAddNewTaskToReadyList+0x104>)
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d109      	bne.n	8009ec6 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009eb2:	4b31      	ldr	r3, [pc, #196]	@ (8009f78 <prvAddNewTaskToReadyList+0x100>)
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ebc:	429a      	cmp	r2, r3
 8009ebe:	d802      	bhi.n	8009ec6 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8009ec0:	4a2d      	ldr	r2, [pc, #180]	@ (8009f78 <prvAddNewTaskToReadyList+0x100>)
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8009ec6:	4b2e      	ldr	r3, [pc, #184]	@ (8009f80 <prvAddNewTaskToReadyList+0x108>)
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	3301      	adds	r3, #1
 8009ecc:	4a2c      	ldr	r2, [pc, #176]	@ (8009f80 <prvAddNewTaskToReadyList+0x108>)
 8009ece:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009ed0:	4b2b      	ldr	r3, [pc, #172]	@ (8009f80 <prvAddNewTaskToReadyList+0x108>)
 8009ed2:	681a      	ldr	r2, [r3, #0]
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	641a      	str	r2, [r3, #64]	@ 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d016      	beq.n	8009f0c <prvAddNewTaskToReadyList+0x94>
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	4618      	mov	r0, r3
 8009ee2:	f003 fe57 	bl	800db94 <SEGGER_SYSVIEW_OnTaskCreate>
 8009ee6:	6878      	ldr	r0, [r7, #4]
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ef6:	461d      	mov	r5, r3
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	461c      	mov	r4, r3
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f02:	1ae3      	subs	r3, r4, r3
 8009f04:	9300      	str	r3, [sp, #0]
 8009f06:	462b      	mov	r3, r5
 8009f08:	f002 fb64 	bl	800c5d4 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	4618      	mov	r0, r3
 8009f10:	f003 fec4 	bl	800dc9c <SEGGER_SYSVIEW_OnTaskStartReady>
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f18:	2201      	movs	r2, #1
 8009f1a:	409a      	lsls	r2, r3
 8009f1c:	4b19      	ldr	r3, [pc, #100]	@ (8009f84 <prvAddNewTaskToReadyList+0x10c>)
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	4313      	orrs	r3, r2
 8009f22:	4a18      	ldr	r2, [pc, #96]	@ (8009f84 <prvAddNewTaskToReadyList+0x10c>)
 8009f24:	6013      	str	r3, [r2, #0]
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f2a:	4613      	mov	r3, r2
 8009f2c:	009b      	lsls	r3, r3, #2
 8009f2e:	4413      	add	r3, r2
 8009f30:	009b      	lsls	r3, r3, #2
 8009f32:	4a15      	ldr	r2, [pc, #84]	@ (8009f88 <prvAddNewTaskToReadyList+0x110>)
 8009f34:	441a      	add	r2, r3
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	3304      	adds	r3, #4
 8009f3a:	4619      	mov	r1, r3
 8009f3c:	4610      	mov	r0, r2
 8009f3e:	f7fe fe82 	bl	8008c46 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8009f42:	f001 ff95 	bl	800be70 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8009f46:	4b0d      	ldr	r3, [pc, #52]	@ (8009f7c <prvAddNewTaskToReadyList+0x104>)
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d00e      	beq.n	8009f6c <prvAddNewTaskToReadyList+0xf4>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009f4e:	4b0a      	ldr	r3, [pc, #40]	@ (8009f78 <prvAddNewTaskToReadyList+0x100>)
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f58:	429a      	cmp	r2, r3
 8009f5a:	d207      	bcs.n	8009f6c <prvAddNewTaskToReadyList+0xf4>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8009f5c:	4b0b      	ldr	r3, [pc, #44]	@ (8009f8c <prvAddNewTaskToReadyList+0x114>)
 8009f5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009f62:	601a      	str	r2, [r3, #0]
 8009f64:	f3bf 8f4f 	dsb	sy
 8009f68:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8009f6c:	bf00      	nop
 8009f6e:	3708      	adds	r7, #8
 8009f70:	46bd      	mov	sp, r7
 8009f72:	bdb0      	pop	{r4, r5, r7, pc}
 8009f74:	20001734 	.word	0x20001734
 8009f78:	2000165c 	.word	0x2000165c
 8009f7c:	20001740 	.word	0x20001740
 8009f80:	20001750 	.word	0x20001750
 8009f84:	2000173c 	.word	0x2000173c
 8009f88:	20001660 	.word	0x20001660
 8009f8c:	e000ed04 	.word	0xe000ed04

08009f90 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009f90:	b580      	push	{r7, lr}
 8009f92:	b086      	sub	sp, #24
 8009f94:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8009f96:	4b27      	ldr	r3, [pc, #156]	@ (800a034 <vTaskStartScheduler+0xa4>)
 8009f98:	9301      	str	r3, [sp, #4]
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	9300      	str	r3, [sp, #0]
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	2282      	movs	r2, #130	@ 0x82
 8009fa2:	4925      	ldr	r1, [pc, #148]	@ (800a038 <vTaskStartScheduler+0xa8>)
 8009fa4:	4825      	ldr	r0, [pc, #148]	@ (800a03c <vTaskStartScheduler+0xac>)
 8009fa6:	f7ff fe8f 	bl	8009cc8 <xTaskCreate>
 8009faa:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	2b01      	cmp	r3, #1
 8009fb0:	d102      	bne.n	8009fb8 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8009fb2:	f001 f9db 	bl	800b36c <xTimerCreateTimerTask>
 8009fb6:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	2b01      	cmp	r3, #1
 8009fbc:	d124      	bne.n	800a008 <vTaskStartScheduler+0x78>
        __asm volatile
 8009fbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fc2:	f383 8811 	msr	BASEPRI, r3
 8009fc6:	f3bf 8f6f 	isb	sy
 8009fca:	f3bf 8f4f 	dsb	sy
 8009fce:	60bb      	str	r3, [r7, #8]
    }
 8009fd0:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8009fd2:	4b1b      	ldr	r3, [pc, #108]	@ (800a040 <vTaskStartScheduler+0xb0>)
 8009fd4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009fd8:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8009fda:	4b1a      	ldr	r3, [pc, #104]	@ (800a044 <vTaskStartScheduler+0xb4>)
 8009fdc:	2201      	movs	r2, #1
 8009fde:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009fe0:	4b19      	ldr	r3, [pc, #100]	@ (800a048 <vTaskStartScheduler+0xb8>)
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8009fe6:	4b19      	ldr	r3, [pc, #100]	@ (800a04c <vTaskStartScheduler+0xbc>)
 8009fe8:	681a      	ldr	r2, [r3, #0]
 8009fea:	4b12      	ldr	r3, [pc, #72]	@ (800a034 <vTaskStartScheduler+0xa4>)
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	429a      	cmp	r2, r3
 8009ff0:	d102      	bne.n	8009ff8 <vTaskStartScheduler+0x68>
 8009ff2:	f003 fdb3 	bl	800db5c <SEGGER_SYSVIEW_OnIdle>
 8009ff6:	e004      	b.n	800a002 <vTaskStartScheduler+0x72>
 8009ff8:	4b14      	ldr	r3, [pc, #80]	@ (800a04c <vTaskStartScheduler+0xbc>)
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	4618      	mov	r0, r3
 8009ffe:	f003 fe0b 	bl	800dc18 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 800a002:	f001 fddf 	bl	800bbc4 <xPortStartScheduler>
 800a006:	e00f      	b.n	800a028 <vTaskStartScheduler+0x98>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a00e:	d10b      	bne.n	800a028 <vTaskStartScheduler+0x98>
        __asm volatile
 800a010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a014:	f383 8811 	msr	BASEPRI, r3
 800a018:	f3bf 8f6f 	isb	sy
 800a01c:	f3bf 8f4f 	dsb	sy
 800a020:	607b      	str	r3, [r7, #4]
    }
 800a022:	bf00      	nop
 800a024:	bf00      	nop
 800a026:	e7fd      	b.n	800a024 <vTaskStartScheduler+0x94>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800a028:	4b09      	ldr	r3, [pc, #36]	@ (800a050 <vTaskStartScheduler+0xc0>)
 800a02a:	681b      	ldr	r3, [r3, #0]
}
 800a02c:	bf00      	nop
 800a02e:	3710      	adds	r7, #16
 800a030:	46bd      	mov	sp, r7
 800a032:	bd80      	pop	{r7, pc}
 800a034:	20001758 	.word	0x20001758
 800a038:	0800fa70 	.word	0x0800fa70
 800a03c:	0800a825 	.word	0x0800a825
 800a040:	20001754 	.word	0x20001754
 800a044:	20001740 	.word	0x20001740
 800a048:	20001738 	.word	0x20001738
 800a04c:	2000165c 	.word	0x2000165c
 800a050:	200000b0 	.word	0x200000b0

0800a054 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a054:	b480      	push	{r7}
 800a056:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 800a058:	4b04      	ldr	r3, [pc, #16]	@ (800a06c <vTaskSuspendAll+0x18>)
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	3301      	adds	r3, #1
 800a05e:	4a03      	ldr	r2, [pc, #12]	@ (800a06c <vTaskSuspendAll+0x18>)
 800a060:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800a062:	bf00      	nop
 800a064:	46bd      	mov	sp, r7
 800a066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a06a:	4770      	bx	lr
 800a06c:	2000175c 	.word	0x2000175c

0800a070 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a070:	b580      	push	{r7, lr}
 800a072:	b084      	sub	sp, #16
 800a074:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800a076:	2300      	movs	r3, #0
 800a078:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 800a07a:	2300      	movs	r3, #0
 800a07c:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800a07e:	4b44      	ldr	r3, [pc, #272]	@ (800a190 <xTaskResumeAll+0x120>)
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	2b00      	cmp	r3, #0
 800a084:	d10b      	bne.n	800a09e <xTaskResumeAll+0x2e>
        __asm volatile
 800a086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a08a:	f383 8811 	msr	BASEPRI, r3
 800a08e:	f3bf 8f6f 	isb	sy
 800a092:	f3bf 8f4f 	dsb	sy
 800a096:	603b      	str	r3, [r7, #0]
    }
 800a098:	bf00      	nop
 800a09a:	bf00      	nop
 800a09c:	e7fd      	b.n	800a09a <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 800a09e:	f001 feb5 	bl	800be0c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 800a0a2:	4b3b      	ldr	r3, [pc, #236]	@ (800a190 <xTaskResumeAll+0x120>)
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	3b01      	subs	r3, #1
 800a0a8:	4a39      	ldr	r2, [pc, #228]	@ (800a190 <xTaskResumeAll+0x120>)
 800a0aa:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a0ac:	4b38      	ldr	r3, [pc, #224]	@ (800a190 <xTaskResumeAll+0x120>)
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d165      	bne.n	800a180 <xTaskResumeAll+0x110>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a0b4:	4b37      	ldr	r3, [pc, #220]	@ (800a194 <xTaskResumeAll+0x124>)
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d061      	beq.n	800a180 <xTaskResumeAll+0x110>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a0bc:	e032      	b.n	800a124 <xTaskResumeAll+0xb4>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a0be:	4b36      	ldr	r3, [pc, #216]	@ (800a198 <xTaskResumeAll+0x128>)
 800a0c0:	68db      	ldr	r3, [r3, #12]
 800a0c2:	68db      	ldr	r3, [r3, #12]
 800a0c4:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	3318      	adds	r3, #24
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	f7fe fe18 	bl	8008d00 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	3304      	adds	r3, #4
 800a0d4:	4618      	mov	r0, r3
 800a0d6:	f7fe fe13 	bl	8008d00 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	4618      	mov	r0, r3
 800a0de:	f003 fddd 	bl	800dc9c <SEGGER_SYSVIEW_OnTaskStartReady>
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0e6:	2201      	movs	r2, #1
 800a0e8:	409a      	lsls	r2, r3
 800a0ea:	4b2c      	ldr	r3, [pc, #176]	@ (800a19c <xTaskResumeAll+0x12c>)
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	4313      	orrs	r3, r2
 800a0f0:	4a2a      	ldr	r2, [pc, #168]	@ (800a19c <xTaskResumeAll+0x12c>)
 800a0f2:	6013      	str	r3, [r2, #0]
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0f8:	4613      	mov	r3, r2
 800a0fa:	009b      	lsls	r3, r3, #2
 800a0fc:	4413      	add	r3, r2
 800a0fe:	009b      	lsls	r3, r3, #2
 800a100:	4a27      	ldr	r2, [pc, #156]	@ (800a1a0 <xTaskResumeAll+0x130>)
 800a102:	441a      	add	r2, r3
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	3304      	adds	r3, #4
 800a108:	4619      	mov	r1, r3
 800a10a:	4610      	mov	r0, r2
 800a10c:	f7fe fd9b 	bl	8008c46 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a114:	4b23      	ldr	r3, [pc, #140]	@ (800a1a4 <xTaskResumeAll+0x134>)
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a11a:	429a      	cmp	r2, r3
 800a11c:	d302      	bcc.n	800a124 <xTaskResumeAll+0xb4>
                    {
                        xYieldPending = pdTRUE;
 800a11e:	4b22      	ldr	r3, [pc, #136]	@ (800a1a8 <xTaskResumeAll+0x138>)
 800a120:	2201      	movs	r2, #1
 800a122:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a124:	4b1c      	ldr	r3, [pc, #112]	@ (800a198 <xTaskResumeAll+0x128>)
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d1c8      	bne.n	800a0be <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d001      	beq.n	800a136 <xTaskResumeAll+0xc6>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 800a132:	f000 fc0d 	bl	800a950 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a136:	4b1d      	ldr	r3, [pc, #116]	@ (800a1ac <xTaskResumeAll+0x13c>)
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d010      	beq.n	800a164 <xTaskResumeAll+0xf4>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 800a142:	f000 f859 	bl	800a1f8 <xTaskIncrementTick>
 800a146:	4603      	mov	r3, r0
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d002      	beq.n	800a152 <xTaskResumeAll+0xe2>
                            {
                                xYieldPending = pdTRUE;
 800a14c:	4b16      	ldr	r3, [pc, #88]	@ (800a1a8 <xTaskResumeAll+0x138>)
 800a14e:	2201      	movs	r2, #1
 800a150:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	3b01      	subs	r3, #1
 800a156:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d1f1      	bne.n	800a142 <xTaskResumeAll+0xd2>

                        xPendedTicks = 0;
 800a15e:	4b13      	ldr	r3, [pc, #76]	@ (800a1ac <xTaskResumeAll+0x13c>)
 800a160:	2200      	movs	r2, #0
 800a162:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 800a164:	4b10      	ldr	r3, [pc, #64]	@ (800a1a8 <xTaskResumeAll+0x138>)
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d009      	beq.n	800a180 <xTaskResumeAll+0x110>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 800a16c:	2301      	movs	r3, #1
 800a16e:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 800a170:	4b0f      	ldr	r3, [pc, #60]	@ (800a1b0 <xTaskResumeAll+0x140>)
 800a172:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a176:	601a      	str	r2, [r3, #0]
 800a178:	f3bf 8f4f 	dsb	sy
 800a17c:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 800a180:	f001 fe76 	bl	800be70 <vPortExitCritical>

    return xAlreadyYielded;
 800a184:	68bb      	ldr	r3, [r7, #8]
}
 800a186:	4618      	mov	r0, r3
 800a188:	3710      	adds	r7, #16
 800a18a:	46bd      	mov	sp, r7
 800a18c:	bd80      	pop	{r7, pc}
 800a18e:	bf00      	nop
 800a190:	2000175c 	.word	0x2000175c
 800a194:	20001734 	.word	0x20001734
 800a198:	200016f4 	.word	0x200016f4
 800a19c:	2000173c 	.word	0x2000173c
 800a1a0:	20001660 	.word	0x20001660
 800a1a4:	2000165c 	.word	0x2000165c
 800a1a8:	20001748 	.word	0x20001748
 800a1ac:	20001744 	.word	0x20001744
 800a1b0:	e000ed04 	.word	0xe000ed04

0800a1b4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a1b4:	b480      	push	{r7}
 800a1b6:	b083      	sub	sp, #12
 800a1b8:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800a1ba:	4b05      	ldr	r3, [pc, #20]	@ (800a1d0 <xTaskGetTickCount+0x1c>)
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 800a1c0:	687b      	ldr	r3, [r7, #4]
}
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	370c      	adds	r7, #12
 800a1c6:	46bd      	mov	sp, r7
 800a1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1cc:	4770      	bx	lr
 800a1ce:	bf00      	nop
 800a1d0:	20001738 	.word	0x20001738

0800a1d4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800a1d4:	b580      	push	{r7, lr}
 800a1d6:	b082      	sub	sp, #8
 800a1d8:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a1da:	f001 ff07 	bl	800bfec <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800a1de:	2300      	movs	r3, #0
 800a1e0:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 800a1e2:	4b04      	ldr	r3, [pc, #16]	@ (800a1f4 <xTaskGetTickCountFromISR+0x20>)
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 800a1e8:	683b      	ldr	r3, [r7, #0]
}
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	3708      	adds	r7, #8
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	bd80      	pop	{r7, pc}
 800a1f2:	bf00      	nop
 800a1f4:	20001738 	.word	0x20001738

0800a1f8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b086      	sub	sp, #24
 800a1fc:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800a1fe:	2300      	movs	r3, #0
 800a200:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a202:	4b51      	ldr	r3, [pc, #324]	@ (800a348 <xTaskIncrementTick+0x150>)
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	2b00      	cmp	r3, #0
 800a208:	f040 8093 	bne.w	800a332 <xTaskIncrementTick+0x13a>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a20c:	4b4f      	ldr	r3, [pc, #316]	@ (800a34c <xTaskIncrementTick+0x154>)
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	3301      	adds	r3, #1
 800a212:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 800a214:	4a4d      	ldr	r2, [pc, #308]	@ (800a34c <xTaskIncrementTick+0x154>)
 800a216:	693b      	ldr	r3, [r7, #16]
 800a218:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a21a:	693b      	ldr	r3, [r7, #16]
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d121      	bne.n	800a264 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 800a220:	4b4b      	ldr	r3, [pc, #300]	@ (800a350 <xTaskIncrementTick+0x158>)
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	2b00      	cmp	r3, #0
 800a228:	d00b      	beq.n	800a242 <xTaskIncrementTick+0x4a>
        __asm volatile
 800a22a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a22e:	f383 8811 	msr	BASEPRI, r3
 800a232:	f3bf 8f6f 	isb	sy
 800a236:	f3bf 8f4f 	dsb	sy
 800a23a:	603b      	str	r3, [r7, #0]
    }
 800a23c:	bf00      	nop
 800a23e:	bf00      	nop
 800a240:	e7fd      	b.n	800a23e <xTaskIncrementTick+0x46>
 800a242:	4b43      	ldr	r3, [pc, #268]	@ (800a350 <xTaskIncrementTick+0x158>)
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	60fb      	str	r3, [r7, #12]
 800a248:	4b42      	ldr	r3, [pc, #264]	@ (800a354 <xTaskIncrementTick+0x15c>)
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	4a40      	ldr	r2, [pc, #256]	@ (800a350 <xTaskIncrementTick+0x158>)
 800a24e:	6013      	str	r3, [r2, #0]
 800a250:	4a40      	ldr	r2, [pc, #256]	@ (800a354 <xTaskIncrementTick+0x15c>)
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	6013      	str	r3, [r2, #0]
 800a256:	4b40      	ldr	r3, [pc, #256]	@ (800a358 <xTaskIncrementTick+0x160>)
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	3301      	adds	r3, #1
 800a25c:	4a3e      	ldr	r2, [pc, #248]	@ (800a358 <xTaskIncrementTick+0x160>)
 800a25e:	6013      	str	r3, [r2, #0]
 800a260:	f000 fb76 	bl	800a950 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800a264:	4b3d      	ldr	r3, [pc, #244]	@ (800a35c <xTaskIncrementTick+0x164>)
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	693a      	ldr	r2, [r7, #16]
 800a26a:	429a      	cmp	r2, r3
 800a26c:	d34c      	bcc.n	800a308 <xTaskIncrementTick+0x110>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a26e:	4b38      	ldr	r3, [pc, #224]	@ (800a350 <xTaskIncrementTick+0x158>)
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	2b00      	cmp	r3, #0
 800a276:	d104      	bne.n	800a282 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a278:	4b38      	ldr	r3, [pc, #224]	@ (800a35c <xTaskIncrementTick+0x164>)
 800a27a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a27e:	601a      	str	r2, [r3, #0]
                    break;
 800a280:	e042      	b.n	800a308 <xTaskIncrementTick+0x110>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a282:	4b33      	ldr	r3, [pc, #204]	@ (800a350 <xTaskIncrementTick+0x158>)
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	68db      	ldr	r3, [r3, #12]
 800a288:	68db      	ldr	r3, [r3, #12]
 800a28a:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a28c:	68bb      	ldr	r3, [r7, #8]
 800a28e:	685b      	ldr	r3, [r3, #4]
 800a290:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 800a292:	693a      	ldr	r2, [r7, #16]
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	429a      	cmp	r2, r3
 800a298:	d203      	bcs.n	800a2a2 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800a29a:	4a30      	ldr	r2, [pc, #192]	@ (800a35c <xTaskIncrementTick+0x164>)
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a2a0:	e032      	b.n	800a308 <xTaskIncrementTick+0x110>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a2a2:	68bb      	ldr	r3, [r7, #8]
 800a2a4:	3304      	adds	r3, #4
 800a2a6:	4618      	mov	r0, r3
 800a2a8:	f7fe fd2a 	bl	8008d00 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a2ac:	68bb      	ldr	r3, [r7, #8]
 800a2ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d004      	beq.n	800a2be <xTaskIncrementTick+0xc6>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a2b4:	68bb      	ldr	r3, [r7, #8]
 800a2b6:	3318      	adds	r3, #24
 800a2b8:	4618      	mov	r0, r3
 800a2ba:	f7fe fd21 	bl	8008d00 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800a2be:	68bb      	ldr	r3, [r7, #8]
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	f003 fceb 	bl	800dc9c <SEGGER_SYSVIEW_OnTaskStartReady>
 800a2c6:	68bb      	ldr	r3, [r7, #8]
 800a2c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2ca:	2201      	movs	r2, #1
 800a2cc:	409a      	lsls	r2, r3
 800a2ce:	4b24      	ldr	r3, [pc, #144]	@ (800a360 <xTaskIncrementTick+0x168>)
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	4313      	orrs	r3, r2
 800a2d4:	4a22      	ldr	r2, [pc, #136]	@ (800a360 <xTaskIncrementTick+0x168>)
 800a2d6:	6013      	str	r3, [r2, #0]
 800a2d8:	68bb      	ldr	r3, [r7, #8]
 800a2da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a2dc:	4613      	mov	r3, r2
 800a2de:	009b      	lsls	r3, r3, #2
 800a2e0:	4413      	add	r3, r2
 800a2e2:	009b      	lsls	r3, r3, #2
 800a2e4:	4a1f      	ldr	r2, [pc, #124]	@ (800a364 <xTaskIncrementTick+0x16c>)
 800a2e6:	441a      	add	r2, r3
 800a2e8:	68bb      	ldr	r3, [r7, #8]
 800a2ea:	3304      	adds	r3, #4
 800a2ec:	4619      	mov	r1, r3
 800a2ee:	4610      	mov	r0, r2
 800a2f0:	f7fe fca9 	bl	8008c46 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a2f4:	68bb      	ldr	r3, [r7, #8]
 800a2f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a2f8:	4b1b      	ldr	r3, [pc, #108]	@ (800a368 <xTaskIncrementTick+0x170>)
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2fe:	429a      	cmp	r2, r3
 800a300:	d3b5      	bcc.n	800a26e <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 800a302:	2301      	movs	r3, #1
 800a304:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a306:	e7b2      	b.n	800a26e <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a308:	4b17      	ldr	r3, [pc, #92]	@ (800a368 <xTaskIncrementTick+0x170>)
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a30e:	4915      	ldr	r1, [pc, #84]	@ (800a364 <xTaskIncrementTick+0x16c>)
 800a310:	4613      	mov	r3, r2
 800a312:	009b      	lsls	r3, r3, #2
 800a314:	4413      	add	r3, r2
 800a316:	009b      	lsls	r3, r3, #2
 800a318:	440b      	add	r3, r1
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	2b01      	cmp	r3, #1
 800a31e:	d901      	bls.n	800a324 <xTaskIncrementTick+0x12c>
                {
                    xSwitchRequired = pdTRUE;
 800a320:	2301      	movs	r3, #1
 800a322:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 800a324:	4b11      	ldr	r3, [pc, #68]	@ (800a36c <xTaskIncrementTick+0x174>)
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d007      	beq.n	800a33c <xTaskIncrementTick+0x144>
                {
                    xSwitchRequired = pdTRUE;
 800a32c:	2301      	movs	r3, #1
 800a32e:	617b      	str	r3, [r7, #20]
 800a330:	e004      	b.n	800a33c <xTaskIncrementTick+0x144>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 800a332:	4b0f      	ldr	r3, [pc, #60]	@ (800a370 <xTaskIncrementTick+0x178>)
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	3301      	adds	r3, #1
 800a338:	4a0d      	ldr	r2, [pc, #52]	@ (800a370 <xTaskIncrementTick+0x178>)
 800a33a:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 800a33c:	697b      	ldr	r3, [r7, #20]
}
 800a33e:	4618      	mov	r0, r3
 800a340:	3718      	adds	r7, #24
 800a342:	46bd      	mov	sp, r7
 800a344:	bd80      	pop	{r7, pc}
 800a346:	bf00      	nop
 800a348:	2000175c 	.word	0x2000175c
 800a34c:	20001738 	.word	0x20001738
 800a350:	200016ec 	.word	0x200016ec
 800a354:	200016f0 	.word	0x200016f0
 800a358:	2000174c 	.word	0x2000174c
 800a35c:	20001754 	.word	0x20001754
 800a360:	2000173c 	.word	0x2000173c
 800a364:	20001660 	.word	0x20001660
 800a368:	2000165c 	.word	0x2000165c
 800a36c:	20001748 	.word	0x20001748
 800a370:	20001744 	.word	0x20001744

0800a374 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a374:	b580      	push	{r7, lr}
 800a376:	b086      	sub	sp, #24
 800a378:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a37a:	4b2d      	ldr	r3, [pc, #180]	@ (800a430 <vTaskSwitchContext+0xbc>)
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d003      	beq.n	800a38a <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800a382:	4b2c      	ldr	r3, [pc, #176]	@ (800a434 <vTaskSwitchContext+0xc0>)
 800a384:	2201      	movs	r2, #1
 800a386:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 800a388:	e04e      	b.n	800a428 <vTaskSwitchContext+0xb4>
        xYieldPending = pdFALSE;
 800a38a:	4b2a      	ldr	r3, [pc, #168]	@ (800a434 <vTaskSwitchContext+0xc0>)
 800a38c:	2200      	movs	r2, #0
 800a38e:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a390:	4b29      	ldr	r3, [pc, #164]	@ (800a438 <vTaskSwitchContext+0xc4>)
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	fab3 f383 	clz	r3, r3
 800a39c:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800a39e:	7afb      	ldrb	r3, [r7, #11]
 800a3a0:	f1c3 031f 	rsb	r3, r3, #31
 800a3a4:	617b      	str	r3, [r7, #20]
 800a3a6:	4925      	ldr	r1, [pc, #148]	@ (800a43c <vTaskSwitchContext+0xc8>)
 800a3a8:	697a      	ldr	r2, [r7, #20]
 800a3aa:	4613      	mov	r3, r2
 800a3ac:	009b      	lsls	r3, r3, #2
 800a3ae:	4413      	add	r3, r2
 800a3b0:	009b      	lsls	r3, r3, #2
 800a3b2:	440b      	add	r3, r1
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d10b      	bne.n	800a3d2 <vTaskSwitchContext+0x5e>
        __asm volatile
 800a3ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3be:	f383 8811 	msr	BASEPRI, r3
 800a3c2:	f3bf 8f6f 	isb	sy
 800a3c6:	f3bf 8f4f 	dsb	sy
 800a3ca:	607b      	str	r3, [r7, #4]
    }
 800a3cc:	bf00      	nop
 800a3ce:	bf00      	nop
 800a3d0:	e7fd      	b.n	800a3ce <vTaskSwitchContext+0x5a>
 800a3d2:	697a      	ldr	r2, [r7, #20]
 800a3d4:	4613      	mov	r3, r2
 800a3d6:	009b      	lsls	r3, r3, #2
 800a3d8:	4413      	add	r3, r2
 800a3da:	009b      	lsls	r3, r3, #2
 800a3dc:	4a17      	ldr	r2, [pc, #92]	@ (800a43c <vTaskSwitchContext+0xc8>)
 800a3de:	4413      	add	r3, r2
 800a3e0:	613b      	str	r3, [r7, #16]
 800a3e2:	693b      	ldr	r3, [r7, #16]
 800a3e4:	685b      	ldr	r3, [r3, #4]
 800a3e6:	685a      	ldr	r2, [r3, #4]
 800a3e8:	693b      	ldr	r3, [r7, #16]
 800a3ea:	605a      	str	r2, [r3, #4]
 800a3ec:	693b      	ldr	r3, [r7, #16]
 800a3ee:	685a      	ldr	r2, [r3, #4]
 800a3f0:	693b      	ldr	r3, [r7, #16]
 800a3f2:	3308      	adds	r3, #8
 800a3f4:	429a      	cmp	r2, r3
 800a3f6:	d104      	bne.n	800a402 <vTaskSwitchContext+0x8e>
 800a3f8:	693b      	ldr	r3, [r7, #16]
 800a3fa:	685b      	ldr	r3, [r3, #4]
 800a3fc:	685a      	ldr	r2, [r3, #4]
 800a3fe:	693b      	ldr	r3, [r7, #16]
 800a400:	605a      	str	r2, [r3, #4]
 800a402:	693b      	ldr	r3, [r7, #16]
 800a404:	685b      	ldr	r3, [r3, #4]
 800a406:	68db      	ldr	r3, [r3, #12]
 800a408:	4a0d      	ldr	r2, [pc, #52]	@ (800a440 <vTaskSwitchContext+0xcc>)
 800a40a:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 800a40c:	4b0c      	ldr	r3, [pc, #48]	@ (800a440 <vTaskSwitchContext+0xcc>)
 800a40e:	681a      	ldr	r2, [r3, #0]
 800a410:	4b0c      	ldr	r3, [pc, #48]	@ (800a444 <vTaskSwitchContext+0xd0>)
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	429a      	cmp	r2, r3
 800a416:	d102      	bne.n	800a41e <vTaskSwitchContext+0xaa>
 800a418:	f003 fba0 	bl	800db5c <SEGGER_SYSVIEW_OnIdle>
}
 800a41c:	e004      	b.n	800a428 <vTaskSwitchContext+0xb4>
        traceTASK_SWITCHED_IN();
 800a41e:	4b08      	ldr	r3, [pc, #32]	@ (800a440 <vTaskSwitchContext+0xcc>)
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	4618      	mov	r0, r3
 800a424:	f003 fbf8 	bl	800dc18 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 800a428:	bf00      	nop
 800a42a:	3718      	adds	r7, #24
 800a42c:	46bd      	mov	sp, r7
 800a42e:	bd80      	pop	{r7, pc}
 800a430:	2000175c 	.word	0x2000175c
 800a434:	20001748 	.word	0x20001748
 800a438:	2000173c 	.word	0x2000173c
 800a43c:	20001660 	.word	0x20001660
 800a440:	2000165c 	.word	0x2000165c
 800a444:	20001758 	.word	0x20001758

0800a448 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 800a448:	b580      	push	{r7, lr}
 800a44a:	b084      	sub	sp, #16
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	6078      	str	r0, [r7, #4]
 800a450:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	2b00      	cmp	r3, #0
 800a456:	d10b      	bne.n	800a470 <vTaskPlaceOnEventList+0x28>
        __asm volatile
 800a458:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a45c:	f383 8811 	msr	BASEPRI, r3
 800a460:	f3bf 8f6f 	isb	sy
 800a464:	f3bf 8f4f 	dsb	sy
 800a468:	60fb      	str	r3, [r7, #12]
    }
 800a46a:	bf00      	nop
 800a46c:	bf00      	nop
 800a46e:	e7fd      	b.n	800a46c <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a470:	4b07      	ldr	r3, [pc, #28]	@ (800a490 <vTaskPlaceOnEventList+0x48>)
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	3318      	adds	r3, #24
 800a476:	4619      	mov	r1, r3
 800a478:	6878      	ldr	r0, [r7, #4]
 800a47a:	f7fe fc08 	bl	8008c8e <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a47e:	2101      	movs	r1, #1
 800a480:	6838      	ldr	r0, [r7, #0]
 800a482:	f000 fefb 	bl	800b27c <prvAddCurrentTaskToDelayedList>
}
 800a486:	bf00      	nop
 800a488:	3710      	adds	r7, #16
 800a48a:	46bd      	mov	sp, r7
 800a48c:	bd80      	pop	{r7, pc}
 800a48e:	bf00      	nop
 800a490:	2000165c 	.word	0x2000165c

0800a494 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList,
                                     const TickType_t xItemValue,
                                     const TickType_t xTicksToWait )
{
 800a494:	b580      	push	{r7, lr}
 800a496:	b086      	sub	sp, #24
 800a498:	af00      	add	r7, sp, #0
 800a49a:	60f8      	str	r0, [r7, #12]
 800a49c:	60b9      	str	r1, [r7, #8]
 800a49e:	607a      	str	r2, [r7, #4]
    configASSERT( pxEventList );
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d10b      	bne.n	800a4be <vTaskPlaceOnUnorderedEventList+0x2a>
        __asm volatile
 800a4a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4aa:	f383 8811 	msr	BASEPRI, r3
 800a4ae:	f3bf 8f6f 	isb	sy
 800a4b2:	f3bf 8f4f 	dsb	sy
 800a4b6:	617b      	str	r3, [r7, #20]
    }
 800a4b8:	bf00      	nop
 800a4ba:	bf00      	nop
 800a4bc:	e7fd      	b.n	800a4ba <vTaskPlaceOnUnorderedEventList+0x26>

    /* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
     * the event groups implementation. */
    configASSERT( uxSchedulerSuspended != 0 );
 800a4be:	4b12      	ldr	r3, [pc, #72]	@ (800a508 <vTaskPlaceOnUnorderedEventList+0x74>)
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d10b      	bne.n	800a4de <vTaskPlaceOnUnorderedEventList+0x4a>
        __asm volatile
 800a4c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4ca:	f383 8811 	msr	BASEPRI, r3
 800a4ce:	f3bf 8f6f 	isb	sy
 800a4d2:	f3bf 8f4f 	dsb	sy
 800a4d6:	613b      	str	r3, [r7, #16]
    }
 800a4d8:	bf00      	nop
 800a4da:	bf00      	nop
 800a4dc:	e7fd      	b.n	800a4da <vTaskPlaceOnUnorderedEventList+0x46>

    /* Store the item value in the event list item.  It is safe to access the
     * event list item here as interrupts won't access the event list item of a
     * task that is not in the Blocked state. */
    listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800a4de:	4b0b      	ldr	r3, [pc, #44]	@ (800a50c <vTaskPlaceOnUnorderedEventList+0x78>)
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	68ba      	ldr	r2, [r7, #8]
 800a4e4:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800a4e8:	619a      	str	r2, [r3, #24]
    /* Place the event list item of the TCB at the end of the appropriate event
     * list.  It is safe to access the event list here because it is part of an
     * event group implementation - and interrupts don't access event groups
     * directly (instead they access them indirectly by pending function calls to
     * the task level). */
    vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a4ea:	4b08      	ldr	r3, [pc, #32]	@ (800a50c <vTaskPlaceOnUnorderedEventList+0x78>)
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	3318      	adds	r3, #24
 800a4f0:	4619      	mov	r1, r3
 800a4f2:	68f8      	ldr	r0, [r7, #12]
 800a4f4:	f7fe fba7 	bl	8008c46 <vListInsertEnd>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a4f8:	2101      	movs	r1, #1
 800a4fa:	6878      	ldr	r0, [r7, #4]
 800a4fc:	f000 febe 	bl	800b27c <prvAddCurrentTaskToDelayedList>
}
 800a500:	bf00      	nop
 800a502:	3718      	adds	r7, #24
 800a504:	46bd      	mov	sp, r7
 800a506:	bd80      	pop	{r7, pc}
 800a508:	2000175c 	.word	0x2000175c
 800a50c:	2000165c 	.word	0x2000165c

0800a510 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 800a510:	b580      	push	{r7, lr}
 800a512:	b086      	sub	sp, #24
 800a514:	af00      	add	r7, sp, #0
 800a516:	60f8      	str	r0, [r7, #12]
 800a518:	60b9      	str	r1, [r7, #8]
 800a51a:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d10b      	bne.n	800a53a <vTaskPlaceOnEventListRestricted+0x2a>
        __asm volatile
 800a522:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a526:	f383 8811 	msr	BASEPRI, r3
 800a52a:	f3bf 8f6f 	isb	sy
 800a52e:	f3bf 8f4f 	dsb	sy
 800a532:	617b      	str	r3, [r7, #20]
    }
 800a534:	bf00      	nop
 800a536:	bf00      	nop
 800a538:	e7fd      	b.n	800a536 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a53a:	4b0c      	ldr	r3, [pc, #48]	@ (800a56c <vTaskPlaceOnEventListRestricted+0x5c>)
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	3318      	adds	r3, #24
 800a540:	4619      	mov	r1, r3
 800a542:	68f8      	ldr	r0, [r7, #12]
 800a544:	f7fe fb7f 	bl	8008c46 <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d002      	beq.n	800a554 <vTaskPlaceOnEventListRestricted+0x44>
        {
            xTicksToWait = portMAX_DELAY;
 800a54e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a552:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 800a554:	2024      	movs	r0, #36	@ 0x24
 800a556:	f002 fd55 	bl	800d004 <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a55a:	6879      	ldr	r1, [r7, #4]
 800a55c:	68b8      	ldr	r0, [r7, #8]
 800a55e:	f000 fe8d 	bl	800b27c <prvAddCurrentTaskToDelayedList>
    }
 800a562:	bf00      	nop
 800a564:	3718      	adds	r7, #24
 800a566:	46bd      	mov	sp, r7
 800a568:	bd80      	pop	{r7, pc}
 800a56a:	bf00      	nop
 800a56c:	2000165c 	.word	0x2000165c

0800a570 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a570:	b580      	push	{r7, lr}
 800a572:	b086      	sub	sp, #24
 800a574:	af00      	add	r7, sp, #0
 800a576:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	68db      	ldr	r3, [r3, #12]
 800a57c:	68db      	ldr	r3, [r3, #12]
 800a57e:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 800a580:	693b      	ldr	r3, [r7, #16]
 800a582:	2b00      	cmp	r3, #0
 800a584:	d10b      	bne.n	800a59e <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 800a586:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a58a:	f383 8811 	msr	BASEPRI, r3
 800a58e:	f3bf 8f6f 	isb	sy
 800a592:	f3bf 8f4f 	dsb	sy
 800a596:	60fb      	str	r3, [r7, #12]
    }
 800a598:	bf00      	nop
 800a59a:	bf00      	nop
 800a59c:	e7fd      	b.n	800a59a <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a59e:	693b      	ldr	r3, [r7, #16]
 800a5a0:	3318      	adds	r3, #24
 800a5a2:	4618      	mov	r0, r3
 800a5a4:	f7fe fbac 	bl	8008d00 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a5a8:	4b1f      	ldr	r3, [pc, #124]	@ (800a628 <xTaskRemoveFromEventList+0xb8>)
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d120      	bne.n	800a5f2 <xTaskRemoveFromEventList+0x82>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a5b0:	693b      	ldr	r3, [r7, #16]
 800a5b2:	3304      	adds	r3, #4
 800a5b4:	4618      	mov	r0, r3
 800a5b6:	f7fe fba3 	bl	8008d00 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 800a5ba:	693b      	ldr	r3, [r7, #16]
 800a5bc:	4618      	mov	r0, r3
 800a5be:	f003 fb6d 	bl	800dc9c <SEGGER_SYSVIEW_OnTaskStartReady>
 800a5c2:	693b      	ldr	r3, [r7, #16]
 800a5c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5c6:	2201      	movs	r2, #1
 800a5c8:	409a      	lsls	r2, r3
 800a5ca:	4b18      	ldr	r3, [pc, #96]	@ (800a62c <xTaskRemoveFromEventList+0xbc>)
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	4313      	orrs	r3, r2
 800a5d0:	4a16      	ldr	r2, [pc, #88]	@ (800a62c <xTaskRemoveFromEventList+0xbc>)
 800a5d2:	6013      	str	r3, [r2, #0]
 800a5d4:	693b      	ldr	r3, [r7, #16]
 800a5d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5d8:	4613      	mov	r3, r2
 800a5da:	009b      	lsls	r3, r3, #2
 800a5dc:	4413      	add	r3, r2
 800a5de:	009b      	lsls	r3, r3, #2
 800a5e0:	4a13      	ldr	r2, [pc, #76]	@ (800a630 <xTaskRemoveFromEventList+0xc0>)
 800a5e2:	441a      	add	r2, r3
 800a5e4:	693b      	ldr	r3, [r7, #16]
 800a5e6:	3304      	adds	r3, #4
 800a5e8:	4619      	mov	r1, r3
 800a5ea:	4610      	mov	r0, r2
 800a5ec:	f7fe fb2b 	bl	8008c46 <vListInsertEnd>
 800a5f0:	e005      	b.n	800a5fe <xTaskRemoveFromEventList+0x8e>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a5f2:	693b      	ldr	r3, [r7, #16]
 800a5f4:	3318      	adds	r3, #24
 800a5f6:	4619      	mov	r1, r3
 800a5f8:	480e      	ldr	r0, [pc, #56]	@ (800a634 <xTaskRemoveFromEventList+0xc4>)
 800a5fa:	f7fe fb24 	bl	8008c46 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a5fe:	693b      	ldr	r3, [r7, #16]
 800a600:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a602:	4b0d      	ldr	r3, [pc, #52]	@ (800a638 <xTaskRemoveFromEventList+0xc8>)
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a608:	429a      	cmp	r2, r3
 800a60a:	d905      	bls.n	800a618 <xTaskRemoveFromEventList+0xa8>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 800a60c:	2301      	movs	r3, #1
 800a60e:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 800a610:	4b0a      	ldr	r3, [pc, #40]	@ (800a63c <xTaskRemoveFromEventList+0xcc>)
 800a612:	2201      	movs	r2, #1
 800a614:	601a      	str	r2, [r3, #0]
 800a616:	e001      	b.n	800a61c <xTaskRemoveFromEventList+0xac>
    }
    else
    {
        xReturn = pdFALSE;
 800a618:	2300      	movs	r3, #0
 800a61a:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 800a61c:	697b      	ldr	r3, [r7, #20]
}
 800a61e:	4618      	mov	r0, r3
 800a620:	3718      	adds	r7, #24
 800a622:	46bd      	mov	sp, r7
 800a624:	bd80      	pop	{r7, pc}
 800a626:	bf00      	nop
 800a628:	2000175c 	.word	0x2000175c
 800a62c:	2000173c 	.word	0x2000173c
 800a630:	20001660 	.word	0x20001660
 800a634:	200016f4 	.word	0x200016f4
 800a638:	2000165c 	.word	0x2000165c
 800a63c:	20001748 	.word	0x20001748

0800a640 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem,
                                        const TickType_t xItemValue )
{
 800a640:	b580      	push	{r7, lr}
 800a642:	b086      	sub	sp, #24
 800a644:	af00      	add	r7, sp, #0
 800a646:	6078      	str	r0, [r7, #4]
 800a648:	6039      	str	r1, [r7, #0]
    TCB_t * pxUnblockedTCB;

    /* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
     * the event flags implementation. */
    configASSERT( uxSchedulerSuspended != pdFALSE );
 800a64a:	4b2c      	ldr	r3, [pc, #176]	@ (800a6fc <vTaskRemoveFromUnorderedEventList+0xbc>)
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d10b      	bne.n	800a66a <vTaskRemoveFromUnorderedEventList+0x2a>
        __asm volatile
 800a652:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a656:	f383 8811 	msr	BASEPRI, r3
 800a65a:	f3bf 8f6f 	isb	sy
 800a65e:	f3bf 8f4f 	dsb	sy
 800a662:	613b      	str	r3, [r7, #16]
    }
 800a664:	bf00      	nop
 800a666:	bf00      	nop
 800a668:	e7fd      	b.n	800a666 <vTaskRemoveFromUnorderedEventList+0x26>

    /* Store the new item value in the event list. */
    listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800a66a:	683b      	ldr	r3, [r7, #0]
 800a66c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	601a      	str	r2, [r3, #0]

    /* Remove the event list form the event flag.  Interrupts do not access
     * event flags. */
    pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	68db      	ldr	r3, [r3, #12]
 800a678:	617b      	str	r3, [r7, #20]
    configASSERT( pxUnblockedTCB );
 800a67a:	697b      	ldr	r3, [r7, #20]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d10b      	bne.n	800a698 <vTaskRemoveFromUnorderedEventList+0x58>
        __asm volatile
 800a680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a684:	f383 8811 	msr	BASEPRI, r3
 800a688:	f3bf 8f6f 	isb	sy
 800a68c:	f3bf 8f4f 	dsb	sy
 800a690:	60fb      	str	r3, [r7, #12]
    }
 800a692:	bf00      	nop
 800a694:	bf00      	nop
 800a696:	e7fd      	b.n	800a694 <vTaskRemoveFromUnorderedEventList+0x54>
    ( void ) uxListRemove( pxEventListItem );
 800a698:	6878      	ldr	r0, [r7, #4]
 800a69a:	f7fe fb31 	bl	8008d00 <uxListRemove>
    #endif

    /* Remove the task from the delayed list and add it to the ready list.  The
     * scheduler is suspended so interrupts will not be accessing the ready
     * lists. */
    ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a69e:	697b      	ldr	r3, [r7, #20]
 800a6a0:	3304      	adds	r3, #4
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	f7fe fb2c 	bl	8008d00 <uxListRemove>
    prvAddTaskToReadyList( pxUnblockedTCB );
 800a6a8:	697b      	ldr	r3, [r7, #20]
 800a6aa:	4618      	mov	r0, r3
 800a6ac:	f003 faf6 	bl	800dc9c <SEGGER_SYSVIEW_OnTaskStartReady>
 800a6b0:	697b      	ldr	r3, [r7, #20]
 800a6b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6b4:	2201      	movs	r2, #1
 800a6b6:	409a      	lsls	r2, r3
 800a6b8:	4b11      	ldr	r3, [pc, #68]	@ (800a700 <vTaskRemoveFromUnorderedEventList+0xc0>)
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	4313      	orrs	r3, r2
 800a6be:	4a10      	ldr	r2, [pc, #64]	@ (800a700 <vTaskRemoveFromUnorderedEventList+0xc0>)
 800a6c0:	6013      	str	r3, [r2, #0]
 800a6c2:	697b      	ldr	r3, [r7, #20]
 800a6c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6c6:	4613      	mov	r3, r2
 800a6c8:	009b      	lsls	r3, r3, #2
 800a6ca:	4413      	add	r3, r2
 800a6cc:	009b      	lsls	r3, r3, #2
 800a6ce:	4a0d      	ldr	r2, [pc, #52]	@ (800a704 <vTaskRemoveFromUnorderedEventList+0xc4>)
 800a6d0:	441a      	add	r2, r3
 800a6d2:	697b      	ldr	r3, [r7, #20]
 800a6d4:	3304      	adds	r3, #4
 800a6d6:	4619      	mov	r1, r3
 800a6d8:	4610      	mov	r0, r2
 800a6da:	f7fe fab4 	bl	8008c46 <vListInsertEnd>

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a6de:	697b      	ldr	r3, [r7, #20]
 800a6e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6e2:	4b09      	ldr	r3, [pc, #36]	@ (800a708 <vTaskRemoveFromUnorderedEventList+0xc8>)
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6e8:	429a      	cmp	r2, r3
 800a6ea:	d902      	bls.n	800a6f2 <vTaskRemoveFromUnorderedEventList+0xb2>
    {
        /* The unblocked task has a priority above that of the calling task, so
         * a context switch is required.  This function is called with the
         * scheduler suspended so xYieldPending is set so the context switch
         * occurs immediately that the scheduler is resumed (unsuspended). */
        xYieldPending = pdTRUE;
 800a6ec:	4b07      	ldr	r3, [pc, #28]	@ (800a70c <vTaskRemoveFromUnorderedEventList+0xcc>)
 800a6ee:	2201      	movs	r2, #1
 800a6f0:	601a      	str	r2, [r3, #0]
    }
}
 800a6f2:	bf00      	nop
 800a6f4:	3718      	adds	r7, #24
 800a6f6:	46bd      	mov	sp, r7
 800a6f8:	bd80      	pop	{r7, pc}
 800a6fa:	bf00      	nop
 800a6fc:	2000175c 	.word	0x2000175c
 800a700:	2000173c 	.word	0x2000173c
 800a704:	20001660 	.word	0x20001660
 800a708:	2000165c 	.word	0x2000165c
 800a70c:	20001748 	.word	0x20001748

0800a710 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a710:	b480      	push	{r7}
 800a712:	b083      	sub	sp, #12
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a718:	4b06      	ldr	r3, [pc, #24]	@ (800a734 <vTaskInternalSetTimeOutState+0x24>)
 800a71a:	681a      	ldr	r2, [r3, #0]
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 800a720:	4b05      	ldr	r3, [pc, #20]	@ (800a738 <vTaskInternalSetTimeOutState+0x28>)
 800a722:	681a      	ldr	r2, [r3, #0]
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	605a      	str	r2, [r3, #4]
}
 800a728:	bf00      	nop
 800a72a:	370c      	adds	r7, #12
 800a72c:	46bd      	mov	sp, r7
 800a72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a732:	4770      	bx	lr
 800a734:	2000174c 	.word	0x2000174c
 800a738:	20001738 	.word	0x20001738

0800a73c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 800a73c:	b580      	push	{r7, lr}
 800a73e:	b088      	sub	sp, #32
 800a740:	af00      	add	r7, sp, #0
 800a742:	6078      	str	r0, [r7, #4]
 800a744:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d10b      	bne.n	800a764 <xTaskCheckForTimeOut+0x28>
        __asm volatile
 800a74c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a750:	f383 8811 	msr	BASEPRI, r3
 800a754:	f3bf 8f6f 	isb	sy
 800a758:	f3bf 8f4f 	dsb	sy
 800a75c:	613b      	str	r3, [r7, #16]
    }
 800a75e:	bf00      	nop
 800a760:	bf00      	nop
 800a762:	e7fd      	b.n	800a760 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 800a764:	683b      	ldr	r3, [r7, #0]
 800a766:	2b00      	cmp	r3, #0
 800a768:	d10b      	bne.n	800a782 <xTaskCheckForTimeOut+0x46>
        __asm volatile
 800a76a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a76e:	f383 8811 	msr	BASEPRI, r3
 800a772:	f3bf 8f6f 	isb	sy
 800a776:	f3bf 8f4f 	dsb	sy
 800a77a:	60fb      	str	r3, [r7, #12]
    }
 800a77c:	bf00      	nop
 800a77e:	bf00      	nop
 800a780:	e7fd      	b.n	800a77e <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 800a782:	f001 fb43 	bl	800be0c <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800a786:	4b1f      	ldr	r3, [pc, #124]	@ (800a804 <xTaskCheckForTimeOut+0xc8>)
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	685b      	ldr	r3, [r3, #4]
 800a790:	69ba      	ldr	r2, [r7, #24]
 800a792:	1ad3      	subs	r3, r2, r3
 800a794:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800a796:	683b      	ldr	r3, [r7, #0]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a79e:	d102      	bne.n	800a7a6 <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 800a7a0:	2300      	movs	r3, #0
 800a7a2:	61fb      	str	r3, [r7, #28]
 800a7a4:	e026      	b.n	800a7f4 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	681a      	ldr	r2, [r3, #0]
 800a7aa:	4b17      	ldr	r3, [pc, #92]	@ (800a808 <xTaskCheckForTimeOut+0xcc>)
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	429a      	cmp	r2, r3
 800a7b0:	d00a      	beq.n	800a7c8 <xTaskCheckForTimeOut+0x8c>
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	685b      	ldr	r3, [r3, #4]
 800a7b6:	69ba      	ldr	r2, [r7, #24]
 800a7b8:	429a      	cmp	r2, r3
 800a7ba:	d305      	bcc.n	800a7c8 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 800a7bc:	2301      	movs	r3, #1
 800a7be:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 800a7c0:	683b      	ldr	r3, [r7, #0]
 800a7c2:	2200      	movs	r2, #0
 800a7c4:	601a      	str	r2, [r3, #0]
 800a7c6:	e015      	b.n	800a7f4 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a7c8:	683b      	ldr	r3, [r7, #0]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	697a      	ldr	r2, [r7, #20]
 800a7ce:	429a      	cmp	r2, r3
 800a7d0:	d20b      	bcs.n	800a7ea <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800a7d2:	683b      	ldr	r3, [r7, #0]
 800a7d4:	681a      	ldr	r2, [r3, #0]
 800a7d6:	697b      	ldr	r3, [r7, #20]
 800a7d8:	1ad2      	subs	r2, r2, r3
 800a7da:	683b      	ldr	r3, [r7, #0]
 800a7dc:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800a7de:	6878      	ldr	r0, [r7, #4]
 800a7e0:	f7ff ff96 	bl	800a710 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 800a7e4:	2300      	movs	r3, #0
 800a7e6:	61fb      	str	r3, [r7, #28]
 800a7e8:	e004      	b.n	800a7f4 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800a7ea:	683b      	ldr	r3, [r7, #0]
 800a7ec:	2200      	movs	r2, #0
 800a7ee:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 800a7f0:	2301      	movs	r3, #1
 800a7f2:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 800a7f4:	f001 fb3c 	bl	800be70 <vPortExitCritical>

    return xReturn;
 800a7f8:	69fb      	ldr	r3, [r7, #28]
}
 800a7fa:	4618      	mov	r0, r3
 800a7fc:	3720      	adds	r7, #32
 800a7fe:	46bd      	mov	sp, r7
 800a800:	bd80      	pop	{r7, pc}
 800a802:	bf00      	nop
 800a804:	20001738 	.word	0x20001738
 800a808:	2000174c 	.word	0x2000174c

0800a80c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a80c:	b480      	push	{r7}
 800a80e:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 800a810:	4b03      	ldr	r3, [pc, #12]	@ (800a820 <vTaskMissedYield+0x14>)
 800a812:	2201      	movs	r2, #1
 800a814:	601a      	str	r2, [r3, #0]
}
 800a816:	bf00      	nop
 800a818:	46bd      	mov	sp, r7
 800a81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a81e:	4770      	bx	lr
 800a820:	20001748 	.word	0x20001748

0800a824 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a824:	b580      	push	{r7, lr}
 800a826:	b082      	sub	sp, #8
 800a828:	af00      	add	r7, sp, #0
 800a82a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 800a82c:	f000 f852 	bl	800a8d4 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a830:	4b06      	ldr	r3, [pc, #24]	@ (800a84c <prvIdleTask+0x28>)
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	2b01      	cmp	r3, #1
 800a836:	d9f9      	bls.n	800a82c <prvIdleTask+0x8>
                {
                    taskYIELD();
 800a838:	4b05      	ldr	r3, [pc, #20]	@ (800a850 <prvIdleTask+0x2c>)
 800a83a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a83e:	601a      	str	r2, [r3, #0]
 800a840:	f3bf 8f4f 	dsb	sy
 800a844:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 800a848:	e7f0      	b.n	800a82c <prvIdleTask+0x8>
 800a84a:	bf00      	nop
 800a84c:	20001660 	.word	0x20001660
 800a850:	e000ed04 	.word	0xe000ed04

0800a854 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a854:	b580      	push	{r7, lr}
 800a856:	b082      	sub	sp, #8
 800a858:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a85a:	2300      	movs	r3, #0
 800a85c:	607b      	str	r3, [r7, #4]
 800a85e:	e00c      	b.n	800a87a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a860:	687a      	ldr	r2, [r7, #4]
 800a862:	4613      	mov	r3, r2
 800a864:	009b      	lsls	r3, r3, #2
 800a866:	4413      	add	r3, r2
 800a868:	009b      	lsls	r3, r3, #2
 800a86a:	4a12      	ldr	r2, [pc, #72]	@ (800a8b4 <prvInitialiseTaskLists+0x60>)
 800a86c:	4413      	add	r3, r2
 800a86e:	4618      	mov	r0, r3
 800a870:	f7fe f9bc 	bl	8008bec <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	3301      	adds	r3, #1
 800a878:	607b      	str	r3, [r7, #4]
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	2b04      	cmp	r3, #4
 800a87e:	d9ef      	bls.n	800a860 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 800a880:	480d      	ldr	r0, [pc, #52]	@ (800a8b8 <prvInitialiseTaskLists+0x64>)
 800a882:	f7fe f9b3 	bl	8008bec <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800a886:	480d      	ldr	r0, [pc, #52]	@ (800a8bc <prvInitialiseTaskLists+0x68>)
 800a888:	f7fe f9b0 	bl	8008bec <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800a88c:	480c      	ldr	r0, [pc, #48]	@ (800a8c0 <prvInitialiseTaskLists+0x6c>)
 800a88e:	f7fe f9ad 	bl	8008bec <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 800a892:	480c      	ldr	r0, [pc, #48]	@ (800a8c4 <prvInitialiseTaskLists+0x70>)
 800a894:	f7fe f9aa 	bl	8008bec <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 800a898:	480b      	ldr	r0, [pc, #44]	@ (800a8c8 <prvInitialiseTaskLists+0x74>)
 800a89a:	f7fe f9a7 	bl	8008bec <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800a89e:	4b0b      	ldr	r3, [pc, #44]	@ (800a8cc <prvInitialiseTaskLists+0x78>)
 800a8a0:	4a05      	ldr	r2, [pc, #20]	@ (800a8b8 <prvInitialiseTaskLists+0x64>)
 800a8a2:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a8a4:	4b0a      	ldr	r3, [pc, #40]	@ (800a8d0 <prvInitialiseTaskLists+0x7c>)
 800a8a6:	4a05      	ldr	r2, [pc, #20]	@ (800a8bc <prvInitialiseTaskLists+0x68>)
 800a8a8:	601a      	str	r2, [r3, #0]
}
 800a8aa:	bf00      	nop
 800a8ac:	3708      	adds	r7, #8
 800a8ae:	46bd      	mov	sp, r7
 800a8b0:	bd80      	pop	{r7, pc}
 800a8b2:	bf00      	nop
 800a8b4:	20001660 	.word	0x20001660
 800a8b8:	200016c4 	.word	0x200016c4
 800a8bc:	200016d8 	.word	0x200016d8
 800a8c0:	200016f4 	.word	0x200016f4
 800a8c4:	20001708 	.word	0x20001708
 800a8c8:	20001720 	.word	0x20001720
 800a8cc:	200016ec 	.word	0x200016ec
 800a8d0:	200016f0 	.word	0x200016f0

0800a8d4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a8d4:	b580      	push	{r7, lr}
 800a8d6:	b082      	sub	sp, #8
 800a8d8:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a8da:	e019      	b.n	800a910 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 800a8dc:	f001 fa96 	bl	800be0c <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a8e0:	4b10      	ldr	r3, [pc, #64]	@ (800a924 <prvCheckTasksWaitingTermination+0x50>)
 800a8e2:	68db      	ldr	r3, [r3, #12]
 800a8e4:	68db      	ldr	r3, [r3, #12]
 800a8e6:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	3304      	adds	r3, #4
 800a8ec:	4618      	mov	r0, r3
 800a8ee:	f7fe fa07 	bl	8008d00 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 800a8f2:	4b0d      	ldr	r3, [pc, #52]	@ (800a928 <prvCheckTasksWaitingTermination+0x54>)
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	3b01      	subs	r3, #1
 800a8f8:	4a0b      	ldr	r2, [pc, #44]	@ (800a928 <prvCheckTasksWaitingTermination+0x54>)
 800a8fa:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 800a8fc:	4b0b      	ldr	r3, [pc, #44]	@ (800a92c <prvCheckTasksWaitingTermination+0x58>)
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	3b01      	subs	r3, #1
 800a902:	4a0a      	ldr	r2, [pc, #40]	@ (800a92c <prvCheckTasksWaitingTermination+0x58>)
 800a904:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 800a906:	f001 fab3 	bl	800be70 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 800a90a:	6878      	ldr	r0, [r7, #4]
 800a90c:	f000 f810 	bl	800a930 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a910:	4b06      	ldr	r3, [pc, #24]	@ (800a92c <prvCheckTasksWaitingTermination+0x58>)
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	2b00      	cmp	r3, #0
 800a916:	d1e1      	bne.n	800a8dc <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 800a918:	bf00      	nop
 800a91a:	bf00      	nop
 800a91c:	3708      	adds	r7, #8
 800a91e:	46bd      	mov	sp, r7
 800a920:	bd80      	pop	{r7, pc}
 800a922:	bf00      	nop
 800a924:	20001708 	.word	0x20001708
 800a928:	20001734 	.word	0x20001734
 800a92c:	2000171c 	.word	0x2000171c

0800a930 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800a930:	b580      	push	{r7, lr}
 800a932:	b082      	sub	sp, #8
 800a934:	af00      	add	r7, sp, #0
 800a936:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a93c:	4618      	mov	r0, r3
 800a93e:	f001 fc79 	bl	800c234 <vPortFree>
                vPortFree( pxTCB );
 800a942:	6878      	ldr	r0, [r7, #4]
 800a944:	f001 fc76 	bl	800c234 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800a948:	bf00      	nop
 800a94a:	3708      	adds	r7, #8
 800a94c:	46bd      	mov	sp, r7
 800a94e:	bd80      	pop	{r7, pc}

0800a950 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a950:	b480      	push	{r7}
 800a952:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a954:	4b0a      	ldr	r3, [pc, #40]	@ (800a980 <prvResetNextTaskUnblockTime+0x30>)
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d104      	bne.n	800a968 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800a95e:	4b09      	ldr	r3, [pc, #36]	@ (800a984 <prvResetNextTaskUnblockTime+0x34>)
 800a960:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a964:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800a966:	e005      	b.n	800a974 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800a968:	4b05      	ldr	r3, [pc, #20]	@ (800a980 <prvResetNextTaskUnblockTime+0x30>)
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	68db      	ldr	r3, [r3, #12]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	4a04      	ldr	r2, [pc, #16]	@ (800a984 <prvResetNextTaskUnblockTime+0x34>)
 800a972:	6013      	str	r3, [r2, #0]
}
 800a974:	bf00      	nop
 800a976:	46bd      	mov	sp, r7
 800a978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a97c:	4770      	bx	lr
 800a97e:	bf00      	nop
 800a980:	200016ec 	.word	0x200016ec
 800a984:	20001754 	.word	0x20001754

0800a988 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 800a988:	b480      	push	{r7}
 800a98a:	b083      	sub	sp, #12
 800a98c:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 800a98e:	4b0b      	ldr	r3, [pc, #44]	@ (800a9bc <xTaskGetSchedulerState+0x34>)
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	2b00      	cmp	r3, #0
 800a994:	d102      	bne.n	800a99c <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 800a996:	2301      	movs	r3, #1
 800a998:	607b      	str	r3, [r7, #4]
 800a99a:	e008      	b.n	800a9ae <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a99c:	4b08      	ldr	r3, [pc, #32]	@ (800a9c0 <xTaskGetSchedulerState+0x38>)
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d102      	bne.n	800a9aa <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 800a9a4:	2302      	movs	r3, #2
 800a9a6:	607b      	str	r3, [r7, #4]
 800a9a8:	e001      	b.n	800a9ae <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 800a9ae:	687b      	ldr	r3, [r7, #4]
    }
 800a9b0:	4618      	mov	r0, r3
 800a9b2:	370c      	adds	r7, #12
 800a9b4:	46bd      	mov	sp, r7
 800a9b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ba:	4770      	bx	lr
 800a9bc:	20001740 	.word	0x20001740
 800a9c0:	2000175c 	.word	0x2000175c

0800a9c4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 800a9c4:	b580      	push	{r7, lr}
 800a9c6:	b084      	sub	sp, #16
 800a9c8:	af00      	add	r7, sp, #0
 800a9ca:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	60bb      	str	r3, [r7, #8]
        BaseType_t xReturn = pdFALSE;
 800a9d0:	2300      	movs	r3, #0
 800a9d2:	60fb      	str	r3, [r7, #12]

        /* If the mutex was given back by an interrupt while the queue was
         * locked then the mutex holder might now be NULL.  _RB_ Is this still
         * needed as interrupts can no longer use mutexes? */
        if( pxMutexHolder != NULL )
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d063      	beq.n	800aaa2 <xTaskPriorityInherit+0xde>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a9da:	68bb      	ldr	r3, [r7, #8]
 800a9dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9de:	4b33      	ldr	r3, [pc, #204]	@ (800aaac <xTaskPriorityInherit+0xe8>)
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9e4:	429a      	cmp	r2, r3
 800a9e6:	d253      	bcs.n	800aa90 <xTaskPriorityInherit+0xcc>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a9e8:	68bb      	ldr	r3, [r7, #8]
 800a9ea:	699b      	ldr	r3, [r3, #24]
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	db06      	blt.n	800a9fe <xTaskPriorityInherit+0x3a>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a9f0:	4b2e      	ldr	r3, [pc, #184]	@ (800aaac <xTaskPriorityInherit+0xe8>)
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9f6:	f1c3 0205 	rsb	r2, r3, #5
 800a9fa:	68bb      	ldr	r3, [r7, #8]
 800a9fc:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a9fe:	68bb      	ldr	r3, [r7, #8]
 800aa00:	6959      	ldr	r1, [r3, #20]
 800aa02:	68bb      	ldr	r3, [r7, #8]
 800aa04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa06:	4613      	mov	r3, r2
 800aa08:	009b      	lsls	r3, r3, #2
 800aa0a:	4413      	add	r3, r2
 800aa0c:	009b      	lsls	r3, r3, #2
 800aa0e:	4a28      	ldr	r2, [pc, #160]	@ (800aab0 <xTaskPriorityInherit+0xec>)
 800aa10:	4413      	add	r3, r2
 800aa12:	4299      	cmp	r1, r3
 800aa14:	d12f      	bne.n	800aa76 <xTaskPriorityInherit+0xb2>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aa16:	68bb      	ldr	r3, [r7, #8]
 800aa18:	3304      	adds	r3, #4
 800aa1a:	4618      	mov	r0, r3
 800aa1c:	f7fe f970 	bl	8008d00 <uxListRemove>
 800aa20:	4603      	mov	r3, r0
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d10a      	bne.n	800aa3c <xTaskPriorityInherit+0x78>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800aa26:	68bb      	ldr	r3, [r7, #8]
 800aa28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa2a:	2201      	movs	r2, #1
 800aa2c:	fa02 f303 	lsl.w	r3, r2, r3
 800aa30:	43da      	mvns	r2, r3
 800aa32:	4b20      	ldr	r3, [pc, #128]	@ (800aab4 <xTaskPriorityInherit+0xf0>)
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	4013      	ands	r3, r2
 800aa38:	4a1e      	ldr	r2, [pc, #120]	@ (800aab4 <xTaskPriorityInherit+0xf0>)
 800aa3a:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800aa3c:	4b1b      	ldr	r3, [pc, #108]	@ (800aaac <xTaskPriorityInherit+0xe8>)
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa42:	68bb      	ldr	r3, [r7, #8]
 800aa44:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvReaddTaskToReadyList( pxMutexHolderTCB );
 800aa46:	68bb      	ldr	r3, [r7, #8]
 800aa48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa4a:	2201      	movs	r2, #1
 800aa4c:	409a      	lsls	r2, r3
 800aa4e:	4b19      	ldr	r3, [pc, #100]	@ (800aab4 <xTaskPriorityInherit+0xf0>)
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	4313      	orrs	r3, r2
 800aa54:	4a17      	ldr	r2, [pc, #92]	@ (800aab4 <xTaskPriorityInherit+0xf0>)
 800aa56:	6013      	str	r3, [r2, #0]
 800aa58:	68bb      	ldr	r3, [r7, #8]
 800aa5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa5c:	4613      	mov	r3, r2
 800aa5e:	009b      	lsls	r3, r3, #2
 800aa60:	4413      	add	r3, r2
 800aa62:	009b      	lsls	r3, r3, #2
 800aa64:	4a12      	ldr	r2, [pc, #72]	@ (800aab0 <xTaskPriorityInherit+0xec>)
 800aa66:	441a      	add	r2, r3
 800aa68:	68bb      	ldr	r3, [r7, #8]
 800aa6a:	3304      	adds	r3, #4
 800aa6c:	4619      	mov	r1, r3
 800aa6e:	4610      	mov	r0, r2
 800aa70:	f7fe f8e9 	bl	8008c46 <vListInsertEnd>
 800aa74:	e004      	b.n	800aa80 <xTaskPriorityInherit+0xbc>
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800aa76:	4b0d      	ldr	r3, [pc, #52]	@ (800aaac <xTaskPriorityInherit+0xe8>)
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa7c:	68bb      	ldr	r3, [r7, #8]
 800aa7e:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	4619      	mov	r1, r3
 800aa84:	2049      	movs	r0, #73	@ 0x49
 800aa86:	f002 fadb 	bl	800d040 <SEGGER_SYSVIEW_RecordU32>

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 800aa8a:	2301      	movs	r3, #1
 800aa8c:	60fb      	str	r3, [r7, #12]
 800aa8e:	e008      	b.n	800aaa2 <xTaskPriorityInherit+0xde>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800aa90:	68bb      	ldr	r3, [r7, #8]
 800aa92:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800aa94:	4b05      	ldr	r3, [pc, #20]	@ (800aaac <xTaskPriorityInherit+0xe8>)
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa9a:	429a      	cmp	r2, r3
 800aa9c:	d201      	bcs.n	800aaa2 <xTaskPriorityInherit+0xde>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 800aa9e:	2301      	movs	r3, #1
 800aaa0:	60fb      	str	r3, [r7, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800aaa2:	68fb      	ldr	r3, [r7, #12]
    }
 800aaa4:	4618      	mov	r0, r3
 800aaa6:	3710      	adds	r7, #16
 800aaa8:	46bd      	mov	sp, r7
 800aaaa:	bd80      	pop	{r7, pc}
 800aaac:	2000165c 	.word	0x2000165c
 800aab0:	20001660 	.word	0x20001660
 800aab4:	2000173c 	.word	0x2000173c

0800aab8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 800aab8:	b580      	push	{r7, lr}
 800aaba:	b086      	sub	sp, #24
 800aabc:	af00      	add	r7, sp, #0
 800aabe:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 800aac4:	2300      	movs	r3, #0
 800aac6:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d06a      	beq.n	800aba4 <xTaskPriorityDisinherit+0xec>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 800aace:	4b38      	ldr	r3, [pc, #224]	@ (800abb0 <xTaskPriorityDisinherit+0xf8>)
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	693a      	ldr	r2, [r7, #16]
 800aad4:	429a      	cmp	r2, r3
 800aad6:	d00b      	beq.n	800aaf0 <xTaskPriorityDisinherit+0x38>
        __asm volatile
 800aad8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aadc:	f383 8811 	msr	BASEPRI, r3
 800aae0:	f3bf 8f6f 	isb	sy
 800aae4:	f3bf 8f4f 	dsb	sy
 800aae8:	60fb      	str	r3, [r7, #12]
    }
 800aaea:	bf00      	nop
 800aaec:	bf00      	nop
 800aaee:	e7fd      	b.n	800aaec <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 800aaf0:	693b      	ldr	r3, [r7, #16]
 800aaf2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d10b      	bne.n	800ab10 <xTaskPriorityDisinherit+0x58>
        __asm volatile
 800aaf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aafc:	f383 8811 	msr	BASEPRI, r3
 800ab00:	f3bf 8f6f 	isb	sy
 800ab04:	f3bf 8f4f 	dsb	sy
 800ab08:	60bb      	str	r3, [r7, #8]
    }
 800ab0a:	bf00      	nop
 800ab0c:	bf00      	nop
 800ab0e:	e7fd      	b.n	800ab0c <xTaskPriorityDisinherit+0x54>
            ( pxTCB->uxMutexesHeld )--;
 800ab10:	693b      	ldr	r3, [r7, #16]
 800ab12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab14:	1e5a      	subs	r2, r3, #1
 800ab16:	693b      	ldr	r3, [r7, #16]
 800ab18:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ab1a:	693b      	ldr	r3, [r7, #16]
 800ab1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab1e:	693b      	ldr	r3, [r7, #16]
 800ab20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ab22:	429a      	cmp	r2, r3
 800ab24:	d03e      	beq.n	800aba4 <xTaskPriorityDisinherit+0xec>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ab26:	693b      	ldr	r3, [r7, #16]
 800ab28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d13a      	bne.n	800aba4 <xTaskPriorityDisinherit+0xec>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ab2e:	693b      	ldr	r3, [r7, #16]
 800ab30:	3304      	adds	r3, #4
 800ab32:	4618      	mov	r0, r3
 800ab34:	f7fe f8e4 	bl	8008d00 <uxListRemove>
 800ab38:	4603      	mov	r3, r0
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d10a      	bne.n	800ab54 <xTaskPriorityDisinherit+0x9c>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800ab3e:	693b      	ldr	r3, [r7, #16]
 800ab40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab42:	2201      	movs	r2, #1
 800ab44:	fa02 f303 	lsl.w	r3, r2, r3
 800ab48:	43da      	mvns	r2, r3
 800ab4a:	4b1a      	ldr	r3, [pc, #104]	@ (800abb4 <xTaskPriorityDisinherit+0xfc>)
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	4013      	ands	r3, r2
 800ab50:	4a18      	ldr	r2, [pc, #96]	@ (800abb4 <xTaskPriorityDisinherit+0xfc>)
 800ab52:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	4619      	mov	r1, r3
 800ab58:	204a      	movs	r0, #74	@ 0x4a
 800ab5a:	f002 fa71 	bl	800d040 <SEGGER_SYSVIEW_RecordU32>
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ab5e:	693b      	ldr	r3, [r7, #16]
 800ab60:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ab62:	693b      	ldr	r3, [r7, #16]
 800ab64:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ab66:	693b      	ldr	r3, [r7, #16]
 800ab68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab6a:	f1c3 0205 	rsb	r2, r3, #5
 800ab6e:	693b      	ldr	r3, [r7, #16]
 800ab70:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 800ab72:	693b      	ldr	r3, [r7, #16]
 800ab74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab76:	2201      	movs	r2, #1
 800ab78:	409a      	lsls	r2, r3
 800ab7a:	4b0e      	ldr	r3, [pc, #56]	@ (800abb4 <xTaskPriorityDisinherit+0xfc>)
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	4313      	orrs	r3, r2
 800ab80:	4a0c      	ldr	r2, [pc, #48]	@ (800abb4 <xTaskPriorityDisinherit+0xfc>)
 800ab82:	6013      	str	r3, [r2, #0]
 800ab84:	693b      	ldr	r3, [r7, #16]
 800ab86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab88:	4613      	mov	r3, r2
 800ab8a:	009b      	lsls	r3, r3, #2
 800ab8c:	4413      	add	r3, r2
 800ab8e:	009b      	lsls	r3, r3, #2
 800ab90:	4a09      	ldr	r2, [pc, #36]	@ (800abb8 <xTaskPriorityDisinherit+0x100>)
 800ab92:	441a      	add	r2, r3
 800ab94:	693b      	ldr	r3, [r7, #16]
 800ab96:	3304      	adds	r3, #4
 800ab98:	4619      	mov	r1, r3
 800ab9a:	4610      	mov	r0, r2
 800ab9c:	f7fe f853 	bl	8008c46 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 800aba0:	2301      	movs	r3, #1
 800aba2:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800aba4:	697b      	ldr	r3, [r7, #20]
    }
 800aba6:	4618      	mov	r0, r3
 800aba8:	3718      	adds	r7, #24
 800abaa:	46bd      	mov	sp, r7
 800abac:	bd80      	pop	{r7, pc}
 800abae:	bf00      	nop
 800abb0:	2000165c 	.word	0x2000165c
 800abb4:	2000173c 	.word	0x2000173c
 800abb8:	20001660 	.word	0x20001660

0800abbc <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 800abbc:	b580      	push	{r7, lr}
 800abbe:	b088      	sub	sp, #32
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	6078      	str	r0, [r7, #4]
 800abc4:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	61bb      	str	r3, [r7, #24]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800abca:	2301      	movs	r3, #1
 800abcc:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	f000 8083 	beq.w	800acdc <vTaskPriorityDisinheritAfterTimeout+0x120>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 800abd6:	69bb      	ldr	r3, [r7, #24]
 800abd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d10b      	bne.n	800abf6 <vTaskPriorityDisinheritAfterTimeout+0x3a>
        __asm volatile
 800abde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abe2:	f383 8811 	msr	BASEPRI, r3
 800abe6:	f3bf 8f6f 	isb	sy
 800abea:	f3bf 8f4f 	dsb	sy
 800abee:	60fb      	str	r3, [r7, #12]
    }
 800abf0:	bf00      	nop
 800abf2:	bf00      	nop
 800abf4:	e7fd      	b.n	800abf2 <vTaskPriorityDisinheritAfterTimeout+0x36>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800abf6:	69bb      	ldr	r3, [r7, #24]
 800abf8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800abfa:	683a      	ldr	r2, [r7, #0]
 800abfc:	429a      	cmp	r2, r3
 800abfe:	d902      	bls.n	800ac06 <vTaskPriorityDisinheritAfterTimeout+0x4a>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 800ac00:	683b      	ldr	r3, [r7, #0]
 800ac02:	61fb      	str	r3, [r7, #28]
 800ac04:	e002      	b.n	800ac0c <vTaskPriorityDisinheritAfterTimeout+0x50>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 800ac06:	69bb      	ldr	r3, [r7, #24]
 800ac08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ac0a:	61fb      	str	r3, [r7, #28]
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 800ac0c:	69bb      	ldr	r3, [r7, #24]
 800ac0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac10:	69fa      	ldr	r2, [r7, #28]
 800ac12:	429a      	cmp	r2, r3
 800ac14:	d062      	beq.n	800acdc <vTaskPriorityDisinheritAfterTimeout+0x120>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800ac16:	69bb      	ldr	r3, [r7, #24]
 800ac18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ac1a:	697a      	ldr	r2, [r7, #20]
 800ac1c:	429a      	cmp	r2, r3
 800ac1e:	d15d      	bne.n	800acdc <vTaskPriorityDisinheritAfterTimeout+0x120>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 800ac20:	4b30      	ldr	r3, [pc, #192]	@ (800ace4 <vTaskPriorityDisinheritAfterTimeout+0x128>)
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	69ba      	ldr	r2, [r7, #24]
 800ac26:	429a      	cmp	r2, r3
 800ac28:	d10b      	bne.n	800ac42 <vTaskPriorityDisinheritAfterTimeout+0x86>
        __asm volatile
 800ac2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac2e:	f383 8811 	msr	BASEPRI, r3
 800ac32:	f3bf 8f6f 	isb	sy
 800ac36:	f3bf 8f4f 	dsb	sy
 800ac3a:	60bb      	str	r3, [r7, #8]
    }
 800ac3c:	bf00      	nop
 800ac3e:	bf00      	nop
 800ac40:	e7fd      	b.n	800ac3e <vTaskPriorityDisinheritAfterTimeout+0x82>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	4619      	mov	r1, r3
 800ac46:	204a      	movs	r0, #74	@ 0x4a
 800ac48:	f002 f9fa 	bl	800d040 <SEGGER_SYSVIEW_RecordU32>
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800ac4c:	69bb      	ldr	r3, [r7, #24]
 800ac4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac50:	613b      	str	r3, [r7, #16]
                    pxTCB->uxPriority = uxPriorityToUse;
 800ac52:	69bb      	ldr	r3, [r7, #24]
 800ac54:	69fa      	ldr	r2, [r7, #28]
 800ac56:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ac58:	69bb      	ldr	r3, [r7, #24]
 800ac5a:	699b      	ldr	r3, [r3, #24]
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	db04      	blt.n	800ac6a <vTaskPriorityDisinheritAfterTimeout+0xae>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ac60:	69fb      	ldr	r3, [r7, #28]
 800ac62:	f1c3 0205 	rsb	r2, r3, #5
 800ac66:	69bb      	ldr	r3, [r7, #24]
 800ac68:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800ac6a:	69bb      	ldr	r3, [r7, #24]
 800ac6c:	6959      	ldr	r1, [r3, #20]
 800ac6e:	693a      	ldr	r2, [r7, #16]
 800ac70:	4613      	mov	r3, r2
 800ac72:	009b      	lsls	r3, r3, #2
 800ac74:	4413      	add	r3, r2
 800ac76:	009b      	lsls	r3, r3, #2
 800ac78:	4a1b      	ldr	r2, [pc, #108]	@ (800ace8 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800ac7a:	4413      	add	r3, r2
 800ac7c:	4299      	cmp	r1, r3
 800ac7e:	d12d      	bne.n	800acdc <vTaskPriorityDisinheritAfterTimeout+0x120>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ac80:	69bb      	ldr	r3, [r7, #24]
 800ac82:	3304      	adds	r3, #4
 800ac84:	4618      	mov	r0, r3
 800ac86:	f7fe f83b 	bl	8008d00 <uxListRemove>
 800ac8a:	4603      	mov	r3, r0
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d10a      	bne.n	800aca6 <vTaskPriorityDisinheritAfterTimeout+0xea>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800ac90:	69bb      	ldr	r3, [r7, #24]
 800ac92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac94:	2201      	movs	r2, #1
 800ac96:	fa02 f303 	lsl.w	r3, r2, r3
 800ac9a:	43da      	mvns	r2, r3
 800ac9c:	4b13      	ldr	r3, [pc, #76]	@ (800acec <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	4013      	ands	r3, r2
 800aca2:	4a12      	ldr	r2, [pc, #72]	@ (800acec <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800aca4:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 800aca6:	69bb      	ldr	r3, [r7, #24]
 800aca8:	4618      	mov	r0, r3
 800acaa:	f002 fff7 	bl	800dc9c <SEGGER_SYSVIEW_OnTaskStartReady>
 800acae:	69bb      	ldr	r3, [r7, #24]
 800acb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acb2:	2201      	movs	r2, #1
 800acb4:	409a      	lsls	r2, r3
 800acb6:	4b0d      	ldr	r3, [pc, #52]	@ (800acec <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	4313      	orrs	r3, r2
 800acbc:	4a0b      	ldr	r2, [pc, #44]	@ (800acec <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800acbe:	6013      	str	r3, [r2, #0]
 800acc0:	69bb      	ldr	r3, [r7, #24]
 800acc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acc4:	4613      	mov	r3, r2
 800acc6:	009b      	lsls	r3, r3, #2
 800acc8:	4413      	add	r3, r2
 800acca:	009b      	lsls	r3, r3, #2
 800accc:	4a06      	ldr	r2, [pc, #24]	@ (800ace8 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800acce:	441a      	add	r2, r3
 800acd0:	69bb      	ldr	r3, [r7, #24]
 800acd2:	3304      	adds	r3, #4
 800acd4:	4619      	mov	r1, r3
 800acd6:	4610      	mov	r0, r2
 800acd8:	f7fd ffb5 	bl	8008c46 <vListInsertEnd>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 800acdc:	bf00      	nop
 800acde:	3720      	adds	r7, #32
 800ace0:	46bd      	mov	sp, r7
 800ace2:	bd80      	pop	{r7, pc}
 800ace4:	2000165c 	.word	0x2000165c
 800ace8:	20001660 	.word	0x20001660
 800acec:	2000173c 	.word	0x2000173c

0800acf0 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 800acf0:	b480      	push	{r7}
 800acf2:	b083      	sub	sp, #12
 800acf4:	af00      	add	r7, sp, #0
    TickType_t uxReturn;

    uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800acf6:	4b09      	ldr	r3, [pc, #36]	@ (800ad1c <uxTaskResetEventItemValue+0x2c>)
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	699b      	ldr	r3, [r3, #24]
 800acfc:	607b      	str	r3, [r7, #4]

    /* Reset the event list item to its normal value - so it can be used with
     * queues and semaphores. */
    listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800acfe:	4b07      	ldr	r3, [pc, #28]	@ (800ad1c <uxTaskResetEventItemValue+0x2c>)
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad04:	4b05      	ldr	r3, [pc, #20]	@ (800ad1c <uxTaskResetEventItemValue+0x2c>)
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	f1c2 0205 	rsb	r2, r2, #5
 800ad0c:	619a      	str	r2, [r3, #24]

    return uxReturn;
 800ad0e:	687b      	ldr	r3, [r7, #4]
}
 800ad10:	4618      	mov	r0, r3
 800ad12:	370c      	adds	r7, #12
 800ad14:	46bd      	mov	sp, r7
 800ad16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad1a:	4770      	bx	lr
 800ad1c:	2000165c 	.word	0x2000165c

0800ad20 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 800ad20:	b480      	push	{r7}
 800ad22:	af00      	add	r7, sp, #0
        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxCurrentTCB != NULL )
 800ad24:	4b07      	ldr	r3, [pc, #28]	@ (800ad44 <pvTaskIncrementMutexHeldCount+0x24>)
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d004      	beq.n	800ad36 <pvTaskIncrementMutexHeldCount+0x16>
        {
            ( pxCurrentTCB->uxMutexesHeld )++;
 800ad2c:	4b05      	ldr	r3, [pc, #20]	@ (800ad44 <pvTaskIncrementMutexHeldCount+0x24>)
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ad32:	3201      	adds	r2, #1
 800ad34:	64da      	str	r2, [r3, #76]	@ 0x4c
        }

        return pxCurrentTCB;
 800ad36:	4b03      	ldr	r3, [pc, #12]	@ (800ad44 <pvTaskIncrementMutexHeldCount+0x24>)
 800ad38:	681b      	ldr	r3, [r3, #0]
    }
 800ad3a:	4618      	mov	r0, r3
 800ad3c:	46bd      	mov	sp, r7
 800ad3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad42:	4770      	bx	lr
 800ad44:	2000165c 	.word	0x2000165c

0800ad48 <xTaskGenericNotifyWait>:
    BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWait,
                                       uint32_t ulBitsToClearOnEntry,
                                       uint32_t ulBitsToClearOnExit,
                                       uint32_t * pulNotificationValue,
                                       TickType_t xTicksToWait )
    {
 800ad48:	b580      	push	{r7, lr}
 800ad4a:	b088      	sub	sp, #32
 800ad4c:	af02      	add	r7, sp, #8
 800ad4e:	60f8      	str	r0, [r7, #12]
 800ad50:	60b9      	str	r1, [r7, #8]
 800ad52:	607a      	str	r2, [r7, #4]
 800ad54:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;

        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d00b      	beq.n	800ad74 <xTaskGenericNotifyWait+0x2c>
        __asm volatile
 800ad5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad60:	f383 8811 	msr	BASEPRI, r3
 800ad64:	f3bf 8f6f 	isb	sy
 800ad68:	f3bf 8f4f 	dsb	sy
 800ad6c:	613b      	str	r3, [r7, #16]
    }
 800ad6e:	bf00      	nop
 800ad70:	bf00      	nop
 800ad72:	e7fd      	b.n	800ad70 <xTaskGenericNotifyWait+0x28>

        taskENTER_CRITICAL();
 800ad74:	f001 f84a 	bl	800be0c <vPortEnterCritical>
        {
            /* Only block if a notification is not already pending. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 800ad78:	4b36      	ldr	r3, [pc, #216]	@ (800ae54 <xTaskGenericNotifyWait+0x10c>)
 800ad7a:	681a      	ldr	r2, [r3, #0]
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	4413      	add	r3, r2
 800ad80:	3354      	adds	r3, #84	@ 0x54
 800ad82:	781b      	ldrb	r3, [r3, #0]
 800ad84:	b2db      	uxtb	r3, r3
 800ad86:	2b02      	cmp	r3, #2
 800ad88:	d022      	beq.n	800add0 <xTaskGenericNotifyWait+0x88>
            {
                /* Clear bits in the task's notification value as bits may get
                 * set  by the notifying task or interrupt.  This can be used to
                 * clear the value to zero. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnEntry;
 800ad8a:	4b32      	ldr	r3, [pc, #200]	@ (800ae54 <xTaskGenericNotifyWait+0x10c>)
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	68fa      	ldr	r2, [r7, #12]
 800ad90:	3214      	adds	r2, #20
 800ad92:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ad96:	68ba      	ldr	r2, [r7, #8]
 800ad98:	43d2      	mvns	r2, r2
 800ad9a:	4011      	ands	r1, r2
 800ad9c:	68fa      	ldr	r2, [r7, #12]
 800ad9e:	3214      	adds	r2, #20
 800ada0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

                /* Mark this task as waiting for a notification. */
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 800ada4:	4b2b      	ldr	r3, [pc, #172]	@ (800ae54 <xTaskGenericNotifyWait+0x10c>)
 800ada6:	681a      	ldr	r2, [r3, #0]
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	4413      	add	r3, r2
 800adac:	3354      	adds	r3, #84	@ 0x54
 800adae:	2201      	movs	r2, #1
 800adb0:	701a      	strb	r2, [r3, #0]

                if( xTicksToWait > ( TickType_t ) 0 )
 800adb2:	6a3b      	ldr	r3, [r7, #32]
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d00b      	beq.n	800add0 <xTaskGenericNotifyWait+0x88>
                {
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800adb8:	2101      	movs	r1, #1
 800adba:	6a38      	ldr	r0, [r7, #32]
 800adbc:	f000 fa5e 	bl	800b27c <prvAddCurrentTaskToDelayedList>

                    /* All ports are written to allow a yield in a critical
                     * section (some will yield immediately, others wait until the
                     * critical section exits) - but it is not something that
                     * application code should ever do. */
                    portYIELD_WITHIN_API();
 800adc0:	4b25      	ldr	r3, [pc, #148]	@ (800ae58 <xTaskGenericNotifyWait+0x110>)
 800adc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800adc6:	601a      	str	r2, [r3, #0]
 800adc8:	f3bf 8f4f 	dsb	sy
 800adcc:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800add0:	f001 f84e 	bl	800be70 <vPortExitCritical>

        taskENTER_CRITICAL();
 800add4:	f001 f81a 	bl	800be0c <vPortEnterCritical>
        {
            traceTASK_NOTIFY_WAIT(  );
 800add8:	683a      	ldr	r2, [r7, #0]
 800adda:	6a3b      	ldr	r3, [r7, #32]
 800addc:	9300      	str	r3, [sp, #0]
 800adde:	4613      	mov	r3, r2
 800ade0:	687a      	ldr	r2, [r7, #4]
 800ade2:	68b9      	ldr	r1, [r7, #8]
 800ade4:	2040      	movs	r0, #64	@ 0x40
 800ade6:	f002 fa37 	bl	800d258 <SEGGER_SYSVIEW_RecordU32x4>

            if( pulNotificationValue != NULL )
 800adea:	683b      	ldr	r3, [r7, #0]
 800adec:	2b00      	cmp	r3, #0
 800adee:	d007      	beq.n	800ae00 <xTaskGenericNotifyWait+0xb8>
            {
                /* Output the current notification value, which may or may not
                 * have changed. */
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 800adf0:	4b18      	ldr	r3, [pc, #96]	@ (800ae54 <xTaskGenericNotifyWait+0x10c>)
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	68fa      	ldr	r2, [r7, #12]
 800adf6:	3214      	adds	r2, #20
 800adf8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800adfc:	683b      	ldr	r3, [r7, #0]
 800adfe:	601a      	str	r2, [r3, #0]

            /* If ucNotifyValue is set then either the task never entered the
             * blocked state (because a notification was already pending) or the
             * task unblocked because of a notification.  Otherwise the task
             * unblocked because of a timeout. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 800ae00:	4b14      	ldr	r3, [pc, #80]	@ (800ae54 <xTaskGenericNotifyWait+0x10c>)
 800ae02:	681a      	ldr	r2, [r3, #0]
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	4413      	add	r3, r2
 800ae08:	3354      	adds	r3, #84	@ 0x54
 800ae0a:	781b      	ldrb	r3, [r3, #0]
 800ae0c:	b2db      	uxtb	r3, r3
 800ae0e:	2b02      	cmp	r3, #2
 800ae10:	d002      	beq.n	800ae18 <xTaskGenericNotifyWait+0xd0>
            {
                /* A notification was not received. */
                xReturn = pdFALSE;
 800ae12:	2300      	movs	r3, #0
 800ae14:	617b      	str	r3, [r7, #20]
 800ae16:	e00e      	b.n	800ae36 <xTaskGenericNotifyWait+0xee>
            }
            else
            {
                /* A notification was already pending or a notification was
                 * received while the task was waiting. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnExit;
 800ae18:	4b0e      	ldr	r3, [pc, #56]	@ (800ae54 <xTaskGenericNotifyWait+0x10c>)
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	68fa      	ldr	r2, [r7, #12]
 800ae1e:	3214      	adds	r2, #20
 800ae20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ae24:	687a      	ldr	r2, [r7, #4]
 800ae26:	43d2      	mvns	r2, r2
 800ae28:	4011      	ands	r1, r2
 800ae2a:	68fa      	ldr	r2, [r7, #12]
 800ae2c:	3214      	adds	r2, #20
 800ae2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                xReturn = pdTRUE;
 800ae32:	2301      	movs	r3, #1
 800ae34:	617b      	str	r3, [r7, #20]
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 800ae36:	4b07      	ldr	r3, [pc, #28]	@ (800ae54 <xTaskGenericNotifyWait+0x10c>)
 800ae38:	681a      	ldr	r2, [r3, #0]
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	4413      	add	r3, r2
 800ae3e:	3354      	adds	r3, #84	@ 0x54
 800ae40:	2200      	movs	r2, #0
 800ae42:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 800ae44:	f001 f814 	bl	800be70 <vPortExitCritical>

        return xReturn;
 800ae48:	697b      	ldr	r3, [r7, #20]
    }
 800ae4a:	4618      	mov	r0, r3
 800ae4c:	3718      	adds	r7, #24
 800ae4e:	46bd      	mov	sp, r7
 800ae50:	bd80      	pop	{r7, pc}
 800ae52:	bf00      	nop
 800ae54:	2000165c 	.word	0x2000165c
 800ae58:	e000ed04 	.word	0xe000ed04

0800ae5c <xTaskGenericNotify>:
    BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                                   UBaseType_t uxIndexToNotify,
                                   uint32_t ulValue,
                                   eNotifyAction eAction,
                                   uint32_t * pulPreviousNotificationValue )
    {
 800ae5c:	b580      	push	{r7, lr}
 800ae5e:	b08e      	sub	sp, #56	@ 0x38
 800ae60:	af02      	add	r7, sp, #8
 800ae62:	60f8      	str	r0, [r7, #12]
 800ae64:	60b9      	str	r1, [r7, #8]
 800ae66:	607a      	str	r2, [r7, #4]
 800ae68:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        BaseType_t xReturn = pdPASS;
 800ae6a:	2301      	movs	r3, #1
 800ae6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        uint8_t ucOriginalNotifyState;

        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 800ae6e:	68bb      	ldr	r3, [r7, #8]
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d00b      	beq.n	800ae8c <xTaskGenericNotify+0x30>
        __asm volatile
 800ae74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae78:	f383 8811 	msr	BASEPRI, r3
 800ae7c:	f3bf 8f6f 	isb	sy
 800ae80:	f3bf 8f4f 	dsb	sy
 800ae84:	623b      	str	r3, [r7, #32]
    }
 800ae86:	bf00      	nop
 800ae88:	bf00      	nop
 800ae8a:	e7fd      	b.n	800ae88 <xTaskGenericNotify+0x2c>
        configASSERT( xTaskToNotify );
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d10b      	bne.n	800aeaa <xTaskGenericNotify+0x4e>
        __asm volatile
 800ae92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae96:	f383 8811 	msr	BASEPRI, r3
 800ae9a:	f3bf 8f6f 	isb	sy
 800ae9e:	f3bf 8f4f 	dsb	sy
 800aea2:	61fb      	str	r3, [r7, #28]
    }
 800aea4:	bf00      	nop
 800aea6:	bf00      	nop
 800aea8:	e7fd      	b.n	800aea6 <xTaskGenericNotify+0x4a>
        pxTCB = xTaskToNotify;
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	62bb      	str	r3, [r7, #40]	@ 0x28

        taskENTER_CRITICAL();
 800aeae:	f000 ffad 	bl	800be0c <vPortEnterCritical>
        {
            if( pulPreviousNotificationValue != NULL )
 800aeb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d006      	beq.n	800aec6 <xTaskGenericNotify+0x6a>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 800aeb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aeba:	68ba      	ldr	r2, [r7, #8]
 800aebc:	3214      	adds	r2, #20
 800aebe:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800aec2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aec4:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 800aec6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800aec8:	68bb      	ldr	r3, [r7, #8]
 800aeca:	4413      	add	r3, r2
 800aecc:	3354      	adds	r3, #84	@ 0x54
 800aece:	781b      	ldrb	r3, [r3, #0]
 800aed0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 800aed4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800aed6:	68bb      	ldr	r3, [r7, #8]
 800aed8:	4413      	add	r3, r2
 800aeda:	3354      	adds	r3, #84	@ 0x54
 800aedc:	2202      	movs	r2, #2
 800aede:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 800aee0:	78fb      	ldrb	r3, [r7, #3]
 800aee2:	2b04      	cmp	r3, #4
 800aee4:	d83b      	bhi.n	800af5e <xTaskGenericNotify+0x102>
 800aee6:	a201      	add	r2, pc, #4	@ (adr r2, 800aeec <xTaskGenericNotify+0x90>)
 800aee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aeec:	0800af7f 	.word	0x0800af7f
 800aef0:	0800af01 	.word	0x0800af01
 800aef4:	0800af1d 	.word	0x0800af1d
 800aef8:	0800af35 	.word	0x0800af35
 800aefc:	0800af43 	.word	0x0800af43
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 800af00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af02:	68ba      	ldr	r2, [r7, #8]
 800af04:	3214      	adds	r2, #20
 800af06:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	ea42 0103 	orr.w	r1, r2, r3
 800af10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af12:	68ba      	ldr	r2, [r7, #8]
 800af14:	3214      	adds	r2, #20
 800af16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800af1a:	e033      	b.n	800af84 <xTaskGenericNotify+0x128>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 800af1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af1e:	68ba      	ldr	r2, [r7, #8]
 800af20:	3214      	adds	r2, #20
 800af22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af26:	1c59      	adds	r1, r3, #1
 800af28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af2a:	68ba      	ldr	r2, [r7, #8]
 800af2c:	3214      	adds	r2, #20
 800af2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800af32:	e027      	b.n	800af84 <xTaskGenericNotify+0x128>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800af34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af36:	68ba      	ldr	r2, [r7, #8]
 800af38:	3214      	adds	r2, #20
 800af3a:	6879      	ldr	r1, [r7, #4]
 800af3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800af40:	e020      	b.n	800af84 <xTaskGenericNotify+0x128>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800af42:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800af46:	2b02      	cmp	r3, #2
 800af48:	d006      	beq.n	800af58 <xTaskGenericNotify+0xfc>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800af4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af4c:	68ba      	ldr	r2, [r7, #8]
 800af4e:	3214      	adds	r2, #20
 800af50:	6879      	ldr	r1, [r7, #4]
 800af52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 800af56:	e015      	b.n	800af84 <xTaskGenericNotify+0x128>
                        xReturn = pdFAIL;
 800af58:	2300      	movs	r3, #0
 800af5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    break;
 800af5c:	e012      	b.n	800af84 <xTaskGenericNotify+0x128>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 800af5e:	4b35      	ldr	r3, [pc, #212]	@ (800b034 <xTaskGenericNotify+0x1d8>)
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	2b00      	cmp	r3, #0
 800af64:	d00d      	beq.n	800af82 <xTaskGenericNotify+0x126>
        __asm volatile
 800af66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af6a:	f383 8811 	msr	BASEPRI, r3
 800af6e:	f3bf 8f6f 	isb	sy
 800af72:	f3bf 8f4f 	dsb	sy
 800af76:	61bb      	str	r3, [r7, #24]
    }
 800af78:	bf00      	nop
 800af7a:	bf00      	nop
 800af7c:	e7fd      	b.n	800af7a <xTaskGenericNotify+0x11e>
                    break;
 800af7e:	bf00      	nop
 800af80:	e000      	b.n	800af84 <xTaskGenericNotify+0x128>

                    break;
 800af82:	bf00      	nop
            }

            traceTASK_NOTIFY(  );
 800af84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af86:	4618      	mov	r0, r3
 800af88:	f002 ff2a 	bl	800dde0 <SEGGER_SYSVIEW_ShrinkId>
 800af8c:	4601      	mov	r1, r0
 800af8e:	78fa      	ldrb	r2, [r7, #3]
 800af90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af92:	9300      	str	r3, [sp, #0]
 800af94:	4613      	mov	r3, r2
 800af96:	687a      	ldr	r2, [r7, #4]
 800af98:	203e      	movs	r0, #62	@ 0x3e
 800af9a:	f002 f95d 	bl	800d258 <SEGGER_SYSVIEW_RecordU32x4>

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800af9e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800afa2:	2b01      	cmp	r3, #1
 800afa4:	d13e      	bne.n	800b024 <xTaskGenericNotify+0x1c8>
            {
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800afa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afa8:	3304      	adds	r3, #4
 800afaa:	4618      	mov	r0, r3
 800afac:	f7fd fea8 	bl	8008d00 <uxListRemove>
                prvAddTaskToReadyList( pxTCB );
 800afb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afb2:	4618      	mov	r0, r3
 800afb4:	f002 fe72 	bl	800dc9c <SEGGER_SYSVIEW_OnTaskStartReady>
 800afb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afbc:	2201      	movs	r2, #1
 800afbe:	409a      	lsls	r2, r3
 800afc0:	4b1d      	ldr	r3, [pc, #116]	@ (800b038 <xTaskGenericNotify+0x1dc>)
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	4313      	orrs	r3, r2
 800afc6:	4a1c      	ldr	r2, [pc, #112]	@ (800b038 <xTaskGenericNotify+0x1dc>)
 800afc8:	6013      	str	r3, [r2, #0]
 800afca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afce:	4613      	mov	r3, r2
 800afd0:	009b      	lsls	r3, r3, #2
 800afd2:	4413      	add	r3, r2
 800afd4:	009b      	lsls	r3, r3, #2
 800afd6:	4a19      	ldr	r2, [pc, #100]	@ (800b03c <xTaskGenericNotify+0x1e0>)
 800afd8:	441a      	add	r2, r3
 800afda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afdc:	3304      	adds	r3, #4
 800afde:	4619      	mov	r1, r3
 800afe0:	4610      	mov	r0, r2
 800afe2:	f7fd fe30 	bl	8008c46 <vListInsertEnd>

                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800afe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afe8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afea:	2b00      	cmp	r3, #0
 800afec:	d00b      	beq.n	800b006 <xTaskGenericNotify+0x1aa>
        __asm volatile
 800afee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aff2:	f383 8811 	msr	BASEPRI, r3
 800aff6:	f3bf 8f6f 	isb	sy
 800affa:	f3bf 8f4f 	dsb	sy
 800affe:	617b      	str	r3, [r7, #20]
    }
 800b000:	bf00      	nop
 800b002:	bf00      	nop
 800b004:	e7fd      	b.n	800b002 <xTaskGenericNotify+0x1a6>
                         * earliest possible time. */
                        prvResetNextTaskUnblockTime();
                    }
                #endif

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b006:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b008:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b00a:	4b0d      	ldr	r3, [pc, #52]	@ (800b040 <xTaskGenericNotify+0x1e4>)
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b010:	429a      	cmp	r2, r3
 800b012:	d907      	bls.n	800b024 <xTaskGenericNotify+0x1c8>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    taskYIELD_IF_USING_PREEMPTION();
 800b014:	4b0b      	ldr	r3, [pc, #44]	@ (800b044 <xTaskGenericNotify+0x1e8>)
 800b016:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b01a:	601a      	str	r2, [r3, #0]
 800b01c:	f3bf 8f4f 	dsb	sy
 800b020:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800b024:	f000 ff24 	bl	800be70 <vPortExitCritical>

        return xReturn;
 800b028:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
 800b02a:	4618      	mov	r0, r3
 800b02c:	3730      	adds	r7, #48	@ 0x30
 800b02e:	46bd      	mov	sp, r7
 800b030:	bd80      	pop	{r7, pc}
 800b032:	bf00      	nop
 800b034:	20001738 	.word	0x20001738
 800b038:	2000173c 	.word	0x2000173c
 800b03c:	20001660 	.word	0x20001660
 800b040:	2000165c 	.word	0x2000165c
 800b044:	e000ed04 	.word	0xe000ed04

0800b048 <xTaskGenericNotifyFromISR>:
                                          UBaseType_t uxIndexToNotify,
                                          uint32_t ulValue,
                                          eNotifyAction eAction,
                                          uint32_t * pulPreviousNotificationValue,
                                          BaseType_t * pxHigherPriorityTaskWoken )
    {
 800b048:	b580      	push	{r7, lr}
 800b04a:	b092      	sub	sp, #72	@ 0x48
 800b04c:	af02      	add	r7, sp, #8
 800b04e:	60f8      	str	r0, [r7, #12]
 800b050:	60b9      	str	r1, [r7, #8]
 800b052:	607a      	str	r2, [r7, #4]
 800b054:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        BaseType_t xReturn = pdPASS;
 800b056:	2301      	movs	r3, #1
 800b058:	63fb      	str	r3, [r7, #60]	@ 0x3c
        UBaseType_t uxSavedInterruptStatus;

        configASSERT( xTaskToNotify );
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d10b      	bne.n	800b078 <xTaskGenericNotifyFromISR+0x30>
        __asm volatile
 800b060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b064:	f383 8811 	msr	BASEPRI, r3
 800b068:	f3bf 8f6f 	isb	sy
 800b06c:	f3bf 8f4f 	dsb	sy
 800b070:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
 800b072:	bf00      	nop
 800b074:	bf00      	nop
 800b076:	e7fd      	b.n	800b074 <xTaskGenericNotifyFromISR+0x2c>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 800b078:	68bb      	ldr	r3, [r7, #8]
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d00b      	beq.n	800b096 <xTaskGenericNotifyFromISR+0x4e>
        __asm volatile
 800b07e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b082:	f383 8811 	msr	BASEPRI, r3
 800b086:	f3bf 8f6f 	isb	sy
 800b08a:	f3bf 8f4f 	dsb	sy
 800b08e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 800b090:	bf00      	nop
 800b092:	bf00      	nop
 800b094:	e7fd      	b.n	800b092 <xTaskGenericNotifyFromISR+0x4a>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b096:	f000 ffa9 	bl	800bfec <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	63bb      	str	r3, [r7, #56]	@ 0x38
        __asm volatile
 800b09e:	f3ef 8211 	mrs	r2, BASEPRI
 800b0a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0a6:	f383 8811 	msr	BASEPRI, r3
 800b0aa:	f3bf 8f6f 	isb	sy
 800b0ae:	f3bf 8f4f 	dsb	sy
 800b0b2:	627a      	str	r2, [r7, #36]	@ 0x24
 800b0b4:	623b      	str	r3, [r7, #32]
        return ulOriginalBASEPRI;
 800b0b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b0b8:	637b      	str	r3, [r7, #52]	@ 0x34
        {
            if( pulPreviousNotificationValue != NULL )
 800b0ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d006      	beq.n	800b0ce <xTaskGenericNotifyFromISR+0x86>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 800b0c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0c2:	68ba      	ldr	r2, [r7, #8]
 800b0c4:	3214      	adds	r2, #20
 800b0c6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b0ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b0cc:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 800b0ce:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b0d0:	68bb      	ldr	r3, [r7, #8]
 800b0d2:	4413      	add	r3, r2
 800b0d4:	3354      	adds	r3, #84	@ 0x54
 800b0d6:	781b      	ldrb	r3, [r3, #0]
 800b0d8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 800b0dc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b0de:	68bb      	ldr	r3, [r7, #8]
 800b0e0:	4413      	add	r3, r2
 800b0e2:	3354      	adds	r3, #84	@ 0x54
 800b0e4:	2202      	movs	r2, #2
 800b0e6:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 800b0e8:	78fb      	ldrb	r3, [r7, #3]
 800b0ea:	2b04      	cmp	r3, #4
 800b0ec:	d83b      	bhi.n	800b166 <xTaskGenericNotifyFromISR+0x11e>
 800b0ee:	a201      	add	r2, pc, #4	@ (adr r2, 800b0f4 <xTaskGenericNotifyFromISR+0xac>)
 800b0f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0f4:	0800b187 	.word	0x0800b187
 800b0f8:	0800b109 	.word	0x0800b109
 800b0fc:	0800b125 	.word	0x0800b125
 800b100:	0800b13d 	.word	0x0800b13d
 800b104:	0800b14b 	.word	0x0800b14b
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 800b108:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b10a:	68ba      	ldr	r2, [r7, #8]
 800b10c:	3214      	adds	r2, #20
 800b10e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	ea42 0103 	orr.w	r1, r2, r3
 800b118:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b11a:	68ba      	ldr	r2, [r7, #8]
 800b11c:	3214      	adds	r2, #20
 800b11e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800b122:	e033      	b.n	800b18c <xTaskGenericNotifyFromISR+0x144>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 800b124:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b126:	68ba      	ldr	r2, [r7, #8]
 800b128:	3214      	adds	r2, #20
 800b12a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b12e:	1c59      	adds	r1, r3, #1
 800b130:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b132:	68ba      	ldr	r2, [r7, #8]
 800b134:	3214      	adds	r2, #20
 800b136:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800b13a:	e027      	b.n	800b18c <xTaskGenericNotifyFromISR+0x144>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800b13c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b13e:	68ba      	ldr	r2, [r7, #8]
 800b140:	3214      	adds	r2, #20
 800b142:	6879      	ldr	r1, [r7, #4]
 800b144:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800b148:	e020      	b.n	800b18c <xTaskGenericNotifyFromISR+0x144>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800b14a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b14e:	2b02      	cmp	r3, #2
 800b150:	d006      	beq.n	800b160 <xTaskGenericNotifyFromISR+0x118>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800b152:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b154:	68ba      	ldr	r2, [r7, #8]
 800b156:	3214      	adds	r2, #20
 800b158:	6879      	ldr	r1, [r7, #4]
 800b15a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 800b15e:	e015      	b.n	800b18c <xTaskGenericNotifyFromISR+0x144>
                        xReturn = pdFAIL;
 800b160:	2300      	movs	r3, #0
 800b162:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    break;
 800b164:	e012      	b.n	800b18c <xTaskGenericNotifyFromISR+0x144>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 800b166:	4b3e      	ldr	r3, [pc, #248]	@ (800b260 <xTaskGenericNotifyFromISR+0x218>)
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d00d      	beq.n	800b18a <xTaskGenericNotifyFromISR+0x142>
        __asm volatile
 800b16e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b172:	f383 8811 	msr	BASEPRI, r3
 800b176:	f3bf 8f6f 	isb	sy
 800b17a:	f3bf 8f4f 	dsb	sy
 800b17e:	61fb      	str	r3, [r7, #28]
    }
 800b180:	bf00      	nop
 800b182:	bf00      	nop
 800b184:	e7fd      	b.n	800b182 <xTaskGenericNotifyFromISR+0x13a>
                    break;
 800b186:	bf00      	nop
 800b188:	e000      	b.n	800b18c <xTaskGenericNotifyFromISR+0x144>
                    break;
 800b18a:	bf00      	nop
            }

            traceTASK_NOTIFY_FROM_ISR(  );
 800b18c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b18e:	4618      	mov	r0, r3
 800b190:	f002 fe26 	bl	800dde0 <SEGGER_SYSVIEW_ShrinkId>
 800b194:	78f9      	ldrb	r1, [r7, #3]
 800b196:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b198:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b19a:	9201      	str	r2, [sp, #4]
 800b19c:	9300      	str	r3, [sp, #0]
 800b19e:	460b      	mov	r3, r1
 800b1a0:	687a      	ldr	r2, [r7, #4]
 800b1a2:	4601      	mov	r1, r0
 800b1a4:	203f      	movs	r0, #63	@ 0x3f
 800b1a6:	f002 f8e9 	bl	800d37c <SEGGER_SYSVIEW_RecordU32x5>

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800b1aa:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b1ae:	2b01      	cmp	r3, #1
 800b1b0:	d14a      	bne.n	800b248 <xTaskGenericNotifyFromISR+0x200>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800b1b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d00b      	beq.n	800b1d2 <xTaskGenericNotifyFromISR+0x18a>
        __asm volatile
 800b1ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1be:	f383 8811 	msr	BASEPRI, r3
 800b1c2:	f3bf 8f6f 	isb	sy
 800b1c6:	f3bf 8f4f 	dsb	sy
 800b1ca:	61bb      	str	r3, [r7, #24]
    }
 800b1cc:	bf00      	nop
 800b1ce:	bf00      	nop
 800b1d0:	e7fd      	b.n	800b1ce <xTaskGenericNotifyFromISR+0x186>

                if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b1d2:	4b24      	ldr	r3, [pc, #144]	@ (800b264 <xTaskGenericNotifyFromISR+0x21c>)
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d120      	bne.n	800b21c <xTaskGenericNotifyFromISR+0x1d4>
                {
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b1da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1dc:	3304      	adds	r3, #4
 800b1de:	4618      	mov	r0, r3
 800b1e0:	f7fd fd8e 	bl	8008d00 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 800b1e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1e6:	4618      	mov	r0, r3
 800b1e8:	f002 fd58 	bl	800dc9c <SEGGER_SYSVIEW_OnTaskStartReady>
 800b1ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1f0:	2201      	movs	r2, #1
 800b1f2:	409a      	lsls	r2, r3
 800b1f4:	4b1c      	ldr	r3, [pc, #112]	@ (800b268 <xTaskGenericNotifyFromISR+0x220>)
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	4313      	orrs	r3, r2
 800b1fa:	4a1b      	ldr	r2, [pc, #108]	@ (800b268 <xTaskGenericNotifyFromISR+0x220>)
 800b1fc:	6013      	str	r3, [r2, #0]
 800b1fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b200:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b202:	4613      	mov	r3, r2
 800b204:	009b      	lsls	r3, r3, #2
 800b206:	4413      	add	r3, r2
 800b208:	009b      	lsls	r3, r3, #2
 800b20a:	4a18      	ldr	r2, [pc, #96]	@ (800b26c <xTaskGenericNotifyFromISR+0x224>)
 800b20c:	441a      	add	r2, r3
 800b20e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b210:	3304      	adds	r3, #4
 800b212:	4619      	mov	r1, r3
 800b214:	4610      	mov	r0, r2
 800b216:	f7fd fd16 	bl	8008c46 <vListInsertEnd>
 800b21a:	e005      	b.n	800b228 <xTaskGenericNotifyFromISR+0x1e0>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800b21c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b21e:	3318      	adds	r3, #24
 800b220:	4619      	mov	r1, r3
 800b222:	4813      	ldr	r0, [pc, #76]	@ (800b270 <xTaskGenericNotifyFromISR+0x228>)
 800b224:	f7fd fd0f 	bl	8008c46 <vListInsertEnd>
                }

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b22a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b22c:	4b11      	ldr	r3, [pc, #68]	@ (800b274 <xTaskGenericNotifyFromISR+0x22c>)
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b232:	429a      	cmp	r2, r3
 800b234:	d908      	bls.n	800b248 <xTaskGenericNotifyFromISR+0x200>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    if( pxHigherPriorityTaskWoken != NULL )
 800b236:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d002      	beq.n	800b242 <xTaskGenericNotifyFromISR+0x1fa>
                    {
                        *pxHigherPriorityTaskWoken = pdTRUE;
 800b23c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b23e:	2201      	movs	r2, #1
 800b240:	601a      	str	r2, [r3, #0]
                    }

                    /* Mark that a yield is pending in case the user is not
                     * using the "xHigherPriorityTaskWoken" parameter to an ISR
                     * safe FreeRTOS function. */
                    xYieldPending = pdTRUE;
 800b242:	4b0d      	ldr	r3, [pc, #52]	@ (800b278 <xTaskGenericNotifyFromISR+0x230>)
 800b244:	2201      	movs	r2, #1
 800b246:	601a      	str	r2, [r3, #0]
 800b248:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b24a:	617b      	str	r3, [r7, #20]
        __asm volatile
 800b24c:	697b      	ldr	r3, [r7, #20]
 800b24e:	f383 8811 	msr	BASEPRI, r3
    }
 800b252:	bf00      	nop
                }
            }
        }
        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

        return xReturn;
 800b254:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    }
 800b256:	4618      	mov	r0, r3
 800b258:	3740      	adds	r7, #64	@ 0x40
 800b25a:	46bd      	mov	sp, r7
 800b25c:	bd80      	pop	{r7, pc}
 800b25e:	bf00      	nop
 800b260:	20001738 	.word	0x20001738
 800b264:	2000175c 	.word	0x2000175c
 800b268:	2000173c 	.word	0x2000173c
 800b26c:	20001660 	.word	0x20001660
 800b270:	200016f4 	.word	0x200016f4
 800b274:	2000165c 	.word	0x2000165c
 800b278:	20001748 	.word	0x20001748

0800b27c <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800b27c:	b580      	push	{r7, lr}
 800b27e:	b084      	sub	sp, #16
 800b280:	af00      	add	r7, sp, #0
 800b282:	6078      	str	r0, [r7, #4]
 800b284:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800b286:	4b32      	ldr	r3, [pc, #200]	@ (800b350 <prvAddCurrentTaskToDelayedList+0xd4>)
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b28c:	4b31      	ldr	r3, [pc, #196]	@ (800b354 <prvAddCurrentTaskToDelayedList+0xd8>)
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	3304      	adds	r3, #4
 800b292:	4618      	mov	r0, r3
 800b294:	f7fd fd34 	bl	8008d00 <uxListRemove>
 800b298:	4603      	mov	r3, r0
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d10b      	bne.n	800b2b6 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800b29e:	4b2d      	ldr	r3, [pc, #180]	@ (800b354 <prvAddCurrentTaskToDelayedList+0xd8>)
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2a4:	2201      	movs	r2, #1
 800b2a6:	fa02 f303 	lsl.w	r3, r2, r3
 800b2aa:	43da      	mvns	r2, r3
 800b2ac:	4b2a      	ldr	r3, [pc, #168]	@ (800b358 <prvAddCurrentTaskToDelayedList+0xdc>)
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	4013      	ands	r3, r2
 800b2b2:	4a29      	ldr	r2, [pc, #164]	@ (800b358 <prvAddCurrentTaskToDelayedList+0xdc>)
 800b2b4:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b2bc:	d110      	bne.n	800b2e0 <prvAddCurrentTaskToDelayedList+0x64>
 800b2be:	683b      	ldr	r3, [r7, #0]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d00d      	beq.n	800b2e0 <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 800b2c4:	4b23      	ldr	r3, [pc, #140]	@ (800b354 <prvAddCurrentTaskToDelayedList+0xd8>)
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	211b      	movs	r1, #27
 800b2ca:	4618      	mov	r0, r3
 800b2cc:	f002 fd28 	bl	800dd20 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b2d0:	4b20      	ldr	r3, [pc, #128]	@ (800b354 <prvAddCurrentTaskToDelayedList+0xd8>)
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	3304      	adds	r3, #4
 800b2d6:	4619      	mov	r1, r3
 800b2d8:	4820      	ldr	r0, [pc, #128]	@ (800b35c <prvAddCurrentTaskToDelayedList+0xe0>)
 800b2da:	f7fd fcb4 	bl	8008c46 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 800b2de:	e032      	b.n	800b346 <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 800b2e0:	68fa      	ldr	r2, [r7, #12]
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	4413      	add	r3, r2
 800b2e6:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b2e8:	4b1a      	ldr	r3, [pc, #104]	@ (800b354 <prvAddCurrentTaskToDelayedList+0xd8>)
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	68ba      	ldr	r2, [r7, #8]
 800b2ee:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 800b2f0:	68ba      	ldr	r2, [r7, #8]
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	429a      	cmp	r2, r3
 800b2f6:	d20f      	bcs.n	800b318 <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 800b2f8:	4b16      	ldr	r3, [pc, #88]	@ (800b354 <prvAddCurrentTaskToDelayedList+0xd8>)
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	2104      	movs	r1, #4
 800b2fe:	4618      	mov	r0, r3
 800b300:	f002 fd0e 	bl	800dd20 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b304:	4b16      	ldr	r3, [pc, #88]	@ (800b360 <prvAddCurrentTaskToDelayedList+0xe4>)
 800b306:	681a      	ldr	r2, [r3, #0]
 800b308:	4b12      	ldr	r3, [pc, #72]	@ (800b354 <prvAddCurrentTaskToDelayedList+0xd8>)
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	3304      	adds	r3, #4
 800b30e:	4619      	mov	r1, r3
 800b310:	4610      	mov	r0, r2
 800b312:	f7fd fcbc 	bl	8008c8e <vListInsert>
}
 800b316:	e016      	b.n	800b346 <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 800b318:	4b0e      	ldr	r3, [pc, #56]	@ (800b354 <prvAddCurrentTaskToDelayedList+0xd8>)
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	2104      	movs	r1, #4
 800b31e:	4618      	mov	r0, r3
 800b320:	f002 fcfe 	bl	800dd20 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b324:	4b0f      	ldr	r3, [pc, #60]	@ (800b364 <prvAddCurrentTaskToDelayedList+0xe8>)
 800b326:	681a      	ldr	r2, [r3, #0]
 800b328:	4b0a      	ldr	r3, [pc, #40]	@ (800b354 <prvAddCurrentTaskToDelayedList+0xd8>)
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	3304      	adds	r3, #4
 800b32e:	4619      	mov	r1, r3
 800b330:	4610      	mov	r0, r2
 800b332:	f7fd fcac 	bl	8008c8e <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 800b336:	4b0c      	ldr	r3, [pc, #48]	@ (800b368 <prvAddCurrentTaskToDelayedList+0xec>)
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	68ba      	ldr	r2, [r7, #8]
 800b33c:	429a      	cmp	r2, r3
 800b33e:	d202      	bcs.n	800b346 <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 800b340:	4a09      	ldr	r2, [pc, #36]	@ (800b368 <prvAddCurrentTaskToDelayedList+0xec>)
 800b342:	68bb      	ldr	r3, [r7, #8]
 800b344:	6013      	str	r3, [r2, #0]
}
 800b346:	bf00      	nop
 800b348:	3710      	adds	r7, #16
 800b34a:	46bd      	mov	sp, r7
 800b34c:	bd80      	pop	{r7, pc}
 800b34e:	bf00      	nop
 800b350:	20001738 	.word	0x20001738
 800b354:	2000165c 	.word	0x2000165c
 800b358:	2000173c 	.word	0x2000173c
 800b35c:	20001720 	.word	0x20001720
 800b360:	200016f0 	.word	0x200016f0
 800b364:	200016ec 	.word	0x200016ec
 800b368:	20001754 	.word	0x20001754

0800b36c <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 800b36c:	b580      	push	{r7, lr}
 800b36e:	b084      	sub	sp, #16
 800b370:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 800b372:	2300      	movs	r3, #0
 800b374:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800b376:	f000 fb3f 	bl	800b9f8 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800b37a:	4b12      	ldr	r3, [pc, #72]	@ (800b3c4 <xTimerCreateTimerTask+0x58>)
 800b37c:	681b      	ldr	r3, [r3, #0]
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d00b      	beq.n	800b39a <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 800b382:	4b11      	ldr	r3, [pc, #68]	@ (800b3c8 <xTimerCreateTimerTask+0x5c>)
 800b384:	9301      	str	r3, [sp, #4]
 800b386:	2302      	movs	r3, #2
 800b388:	9300      	str	r3, [sp, #0]
 800b38a:	2300      	movs	r3, #0
 800b38c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800b390:	490e      	ldr	r1, [pc, #56]	@ (800b3cc <xTimerCreateTimerTask+0x60>)
 800b392:	480f      	ldr	r0, [pc, #60]	@ (800b3d0 <xTimerCreateTimerTask+0x64>)
 800b394:	f7fe fc98 	bl	8009cc8 <xTaskCreate>
 800b398:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d10b      	bne.n	800b3b8 <xTimerCreateTimerTask+0x4c>
        __asm volatile
 800b3a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3a4:	f383 8811 	msr	BASEPRI, r3
 800b3a8:	f3bf 8f6f 	isb	sy
 800b3ac:	f3bf 8f4f 	dsb	sy
 800b3b0:	603b      	str	r3, [r7, #0]
    }
 800b3b2:	bf00      	nop
 800b3b4:	bf00      	nop
 800b3b6:	e7fd      	b.n	800b3b4 <xTimerCreateTimerTask+0x48>
        return xReturn;
 800b3b8:	687b      	ldr	r3, [r7, #4]
    }
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	3708      	adds	r7, #8
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	bd80      	pop	{r7, pc}
 800b3c2:	bf00      	nop
 800b3c4:	20001790 	.word	0x20001790
 800b3c8:	20001794 	.word	0x20001794
 800b3cc:	0800fa78 	.word	0x0800fa78
 800b3d0:	0800b5c9 	.word	0x0800b5c9

0800b3d4 <xTimerCreate>:
        TimerHandle_t xTimerCreate( const char * const pcTimerName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                                    const TickType_t xTimerPeriodInTicks,
                                    const UBaseType_t uxAutoReload,
                                    void * const pvTimerID,
                                    TimerCallbackFunction_t pxCallbackFunction )
        {
 800b3d4:	b580      	push	{r7, lr}
 800b3d6:	b088      	sub	sp, #32
 800b3d8:	af02      	add	r7, sp, #8
 800b3da:	60f8      	str	r0, [r7, #12]
 800b3dc:	60b9      	str	r1, [r7, #8]
 800b3de:	607a      	str	r2, [r7, #4]
 800b3e0:	603b      	str	r3, [r7, #0]
            Timer_t * pxNewTimer;

            pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800b3e2:	202c      	movs	r0, #44	@ 0x2c
 800b3e4:	f000 fe44 	bl	800c070 <pvPortMalloc>
 800b3e8:	6178      	str	r0, [r7, #20]

            if( pxNewTimer != NULL )
 800b3ea:	697b      	ldr	r3, [r7, #20]
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d00d      	beq.n	800b40c <xTimerCreate+0x38>
            {
                /* Status is thus far zero as the timer is not created statically
                 * and has not been started.  The auto-reload bit may get set in
                 * prvInitialiseNewTimer. */
                pxNewTimer->ucStatus = 0x00;
 800b3f0:	697b      	ldr	r3, [r7, #20]
 800b3f2:	2200      	movs	r2, #0
 800b3f4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800b3f8:	697b      	ldr	r3, [r7, #20]
 800b3fa:	9301      	str	r3, [sp, #4]
 800b3fc:	6a3b      	ldr	r3, [r7, #32]
 800b3fe:	9300      	str	r3, [sp, #0]
 800b400:	683b      	ldr	r3, [r7, #0]
 800b402:	687a      	ldr	r2, [r7, #4]
 800b404:	68b9      	ldr	r1, [r7, #8]
 800b406:	68f8      	ldr	r0, [r7, #12]
 800b408:	f000 f805 	bl	800b416 <prvInitialiseNewTimer>
            }

            return pxNewTimer;
 800b40c:	697b      	ldr	r3, [r7, #20]
        }
 800b40e:	4618      	mov	r0, r3
 800b410:	3718      	adds	r7, #24
 800b412:	46bd      	mov	sp, r7
 800b414:	bd80      	pop	{r7, pc}

0800b416 <prvInitialiseNewTimer>:
                                       const TickType_t xTimerPeriodInTicks,
                                       const UBaseType_t uxAutoReload,
                                       void * const pvTimerID,
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer )
    {
 800b416:	b580      	push	{r7, lr}
 800b418:	b086      	sub	sp, #24
 800b41a:	af00      	add	r7, sp, #0
 800b41c:	60f8      	str	r0, [r7, #12]
 800b41e:	60b9      	str	r1, [r7, #8]
 800b420:	607a      	str	r2, [r7, #4]
 800b422:	603b      	str	r3, [r7, #0]
        /* 0 is not a valid value for xTimerPeriodInTicks. */
        configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800b424:	68bb      	ldr	r3, [r7, #8]
 800b426:	2b00      	cmp	r3, #0
 800b428:	d10b      	bne.n	800b442 <prvInitialiseNewTimer+0x2c>
        __asm volatile
 800b42a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b42e:	f383 8811 	msr	BASEPRI, r3
 800b432:	f3bf 8f6f 	isb	sy
 800b436:	f3bf 8f4f 	dsb	sy
 800b43a:	617b      	str	r3, [r7, #20]
    }
 800b43c:	bf00      	nop
 800b43e:	bf00      	nop
 800b440:	e7fd      	b.n	800b43e <prvInitialiseNewTimer+0x28>

        if( pxNewTimer != NULL )
 800b442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b444:	2b00      	cmp	r3, #0
 800b446:	d01e      	beq.n	800b486 <prvInitialiseNewTimer+0x70>
        {
            /* Ensure the infrastructure used by the timer service task has been
             * created/initialised. */
            prvCheckForValidListAndQueue();
 800b448:	f000 fad6 	bl	800b9f8 <prvCheckForValidListAndQueue>

            /* Initialise the timer structure members using the function
             * parameters. */
            pxNewTimer->pcTimerName = pcTimerName;
 800b44c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b44e:	68fa      	ldr	r2, [r7, #12]
 800b450:	601a      	str	r2, [r3, #0]
            pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800b452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b454:	68ba      	ldr	r2, [r7, #8]
 800b456:	619a      	str	r2, [r3, #24]
            pxNewTimer->pvTimerID = pvTimerID;
 800b458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b45a:	683a      	ldr	r2, [r7, #0]
 800b45c:	61da      	str	r2, [r3, #28]
            pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800b45e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b460:	6a3a      	ldr	r2, [r7, #32]
 800b462:	621a      	str	r2, [r3, #32]
            vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800b464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b466:	3304      	adds	r3, #4
 800b468:	4618      	mov	r0, r3
 800b46a:	f7fd fbdf 	bl	8008c2c <vListInitialiseItem>

            if( uxAutoReload != pdFALSE )
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	2b00      	cmp	r3, #0
 800b472:	d008      	beq.n	800b486 <prvInitialiseNewTimer+0x70>
            {
                pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800b474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b476:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b47a:	f043 0304 	orr.w	r3, r3, #4
 800b47e:	b2da      	uxtb	r2, r3
 800b480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b482:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
            }

            traceTIMER_CREATE( pxNewTimer );
        }
    }
 800b486:	bf00      	nop
 800b488:	3718      	adds	r7, #24
 800b48a:	46bd      	mov	sp, r7
 800b48c:	bd80      	pop	{r7, pc}
	...

0800b490 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 800b490:	b580      	push	{r7, lr}
 800b492:	b08a      	sub	sp, #40	@ 0x28
 800b494:	af00      	add	r7, sp, #0
 800b496:	60f8      	str	r0, [r7, #12]
 800b498:	60b9      	str	r1, [r7, #8]
 800b49a:	607a      	str	r2, [r7, #4]
 800b49c:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 800b49e:	2300      	movs	r3, #0
 800b4a0:	627b      	str	r3, [r7, #36]	@ 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d10b      	bne.n	800b4c0 <xTimerGenericCommand+0x30>
        __asm volatile
 800b4a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4ac:	f383 8811 	msr	BASEPRI, r3
 800b4b0:	f3bf 8f6f 	isb	sy
 800b4b4:	f3bf 8f4f 	dsb	sy
 800b4b8:	623b      	str	r3, [r7, #32]
    }
 800b4ba:	bf00      	nop
 800b4bc:	bf00      	nop
 800b4be:	e7fd      	b.n	800b4bc <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 800b4c0:	4b19      	ldr	r3, [pc, #100]	@ (800b528 <xTimerGenericCommand+0x98>)
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d02a      	beq.n	800b51e <xTimerGenericCommand+0x8e>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 800b4c8:	68bb      	ldr	r3, [r7, #8]
 800b4ca:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b4d4:	68bb      	ldr	r3, [r7, #8]
 800b4d6:	2b05      	cmp	r3, #5
 800b4d8:	dc18      	bgt.n	800b50c <xTimerGenericCommand+0x7c>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b4da:	f7ff fa55 	bl	800a988 <xTaskGetSchedulerState>
 800b4de:	4603      	mov	r3, r0
 800b4e0:	2b02      	cmp	r3, #2
 800b4e2:	d109      	bne.n	800b4f8 <xTimerGenericCommand+0x68>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b4e4:	4b10      	ldr	r3, [pc, #64]	@ (800b528 <xTimerGenericCommand+0x98>)
 800b4e6:	6818      	ldr	r0, [r3, #0]
 800b4e8:	f107 0114 	add.w	r1, r7, #20
 800b4ec:	2300      	movs	r3, #0
 800b4ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b4f0:	f7fd fd26 	bl	8008f40 <xQueueGenericSend>
 800b4f4:	6278      	str	r0, [r7, #36]	@ 0x24
 800b4f6:	e012      	b.n	800b51e <xTimerGenericCommand+0x8e>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b4f8:	4b0b      	ldr	r3, [pc, #44]	@ (800b528 <xTimerGenericCommand+0x98>)
 800b4fa:	6818      	ldr	r0, [r3, #0]
 800b4fc:	f107 0114 	add.w	r1, r7, #20
 800b500:	2300      	movs	r3, #0
 800b502:	2200      	movs	r2, #0
 800b504:	f7fd fd1c 	bl	8008f40 <xQueueGenericSend>
 800b508:	6278      	str	r0, [r7, #36]	@ 0x24
 800b50a:	e008      	b.n	800b51e <xTimerGenericCommand+0x8e>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b50c:	4b06      	ldr	r3, [pc, #24]	@ (800b528 <xTimerGenericCommand+0x98>)
 800b50e:	6818      	ldr	r0, [r3, #0]
 800b510:	f107 0114 	add.w	r1, r7, #20
 800b514:	2300      	movs	r3, #0
 800b516:	683a      	ldr	r2, [r7, #0]
 800b518:	f7fd fe3c 	bl	8009194 <xQueueGenericSendFromISR>
 800b51c:	6278      	str	r0, [r7, #36]	@ 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800b51e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 800b520:	4618      	mov	r0, r3
 800b522:	3728      	adds	r7, #40	@ 0x28
 800b524:	46bd      	mov	sp, r7
 800b526:	bd80      	pop	{r7, pc}
 800b528:	20001790 	.word	0x20001790

0800b52c <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 800b52c:	b580      	push	{r7, lr}
 800b52e:	b088      	sub	sp, #32
 800b530:	af02      	add	r7, sp, #8
 800b532:	6078      	str	r0, [r7, #4]
 800b534:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b536:	4b23      	ldr	r3, [pc, #140]	@ (800b5c4 <prvProcessExpiredTimer+0x98>)
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	68db      	ldr	r3, [r3, #12]
 800b53c:	68db      	ldr	r3, [r3, #12]
 800b53e:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b540:	697b      	ldr	r3, [r7, #20]
 800b542:	3304      	adds	r3, #4
 800b544:	4618      	mov	r0, r3
 800b546:	f7fd fbdb 	bl	8008d00 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b54a:	697b      	ldr	r3, [r7, #20]
 800b54c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b550:	f003 0304 	and.w	r3, r3, #4
 800b554:	2b00      	cmp	r3, #0
 800b556:	d023      	beq.n	800b5a0 <prvProcessExpiredTimer+0x74>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b558:	697b      	ldr	r3, [r7, #20]
 800b55a:	699a      	ldr	r2, [r3, #24]
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	18d1      	adds	r1, r2, r3
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	683a      	ldr	r2, [r7, #0]
 800b564:	6978      	ldr	r0, [r7, #20]
 800b566:	f000 f8d5 	bl	800b714 <prvInsertTimerInActiveList>
 800b56a:	4603      	mov	r3, r0
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d020      	beq.n	800b5b2 <prvProcessExpiredTimer+0x86>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b570:	2300      	movs	r3, #0
 800b572:	9300      	str	r3, [sp, #0]
 800b574:	2300      	movs	r3, #0
 800b576:	687a      	ldr	r2, [r7, #4]
 800b578:	2100      	movs	r1, #0
 800b57a:	6978      	ldr	r0, [r7, #20]
 800b57c:	f7ff ff88 	bl	800b490 <xTimerGenericCommand>
 800b580:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 800b582:	693b      	ldr	r3, [r7, #16]
 800b584:	2b00      	cmp	r3, #0
 800b586:	d114      	bne.n	800b5b2 <prvProcessExpiredTimer+0x86>
        __asm volatile
 800b588:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b58c:	f383 8811 	msr	BASEPRI, r3
 800b590:	f3bf 8f6f 	isb	sy
 800b594:	f3bf 8f4f 	dsb	sy
 800b598:	60fb      	str	r3, [r7, #12]
    }
 800b59a:	bf00      	nop
 800b59c:	bf00      	nop
 800b59e:	e7fd      	b.n	800b59c <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b5a0:	697b      	ldr	r3, [r7, #20]
 800b5a2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b5a6:	f023 0301 	bic.w	r3, r3, #1
 800b5aa:	b2da      	uxtb	r2, r3
 800b5ac:	697b      	ldr	r3, [r7, #20]
 800b5ae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b5b2:	697b      	ldr	r3, [r7, #20]
 800b5b4:	6a1b      	ldr	r3, [r3, #32]
 800b5b6:	6978      	ldr	r0, [r7, #20]
 800b5b8:	4798      	blx	r3
    }
 800b5ba:	bf00      	nop
 800b5bc:	3718      	adds	r7, #24
 800b5be:	46bd      	mov	sp, r7
 800b5c0:	bd80      	pop	{r7, pc}
 800b5c2:	bf00      	nop
 800b5c4:	20001788 	.word	0x20001788

0800b5c8 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 800b5c8:	b580      	push	{r7, lr}
 800b5ca:	b084      	sub	sp, #16
 800b5cc:	af00      	add	r7, sp, #0
 800b5ce:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b5d0:	f107 0308 	add.w	r3, r7, #8
 800b5d4:	4618      	mov	r0, r3
 800b5d6:	f000 f859 	bl	800b68c <prvGetNextExpireTime>
 800b5da:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b5dc:	68bb      	ldr	r3, [r7, #8]
 800b5de:	4619      	mov	r1, r3
 800b5e0:	68f8      	ldr	r0, [r7, #12]
 800b5e2:	f000 f805 	bl	800b5f0 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800b5e6:	f000 f8d7 	bl	800b798 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b5ea:	bf00      	nop
 800b5ec:	e7f0      	b.n	800b5d0 <prvTimerTask+0x8>
	...

0800b5f0 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 800b5f0:	b580      	push	{r7, lr}
 800b5f2:	b084      	sub	sp, #16
 800b5f4:	af00      	add	r7, sp, #0
 800b5f6:	6078      	str	r0, [r7, #4]
 800b5f8:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800b5fa:	f7fe fd2b 	bl	800a054 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b5fe:	f107 0308 	add.w	r3, r7, #8
 800b602:	4618      	mov	r0, r3
 800b604:	f000 f866 	bl	800b6d4 <prvSampleTimeNow>
 800b608:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800b60a:	68bb      	ldr	r3, [r7, #8]
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d130      	bne.n	800b672 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b610:	683b      	ldr	r3, [r7, #0]
 800b612:	2b00      	cmp	r3, #0
 800b614:	d10a      	bne.n	800b62c <prvProcessTimerOrBlockTask+0x3c>
 800b616:	687a      	ldr	r2, [r7, #4]
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	429a      	cmp	r2, r3
 800b61c:	d806      	bhi.n	800b62c <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800b61e:	f7fe fd27 	bl	800a070 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b622:	68f9      	ldr	r1, [r7, #12]
 800b624:	6878      	ldr	r0, [r7, #4]
 800b626:	f7ff ff81 	bl	800b52c <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800b62a:	e024      	b.n	800b676 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 800b62c:	683b      	ldr	r3, [r7, #0]
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d008      	beq.n	800b644 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b632:	4b13      	ldr	r3, [pc, #76]	@ (800b680 <prvProcessTimerOrBlockTask+0x90>)
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d101      	bne.n	800b640 <prvProcessTimerOrBlockTask+0x50>
 800b63c:	2301      	movs	r3, #1
 800b63e:	e000      	b.n	800b642 <prvProcessTimerOrBlockTask+0x52>
 800b640:	2300      	movs	r3, #0
 800b642:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b644:	4b0f      	ldr	r3, [pc, #60]	@ (800b684 <prvProcessTimerOrBlockTask+0x94>)
 800b646:	6818      	ldr	r0, [r3, #0]
 800b648:	687a      	ldr	r2, [r7, #4]
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	1ad3      	subs	r3, r2, r3
 800b64e:	683a      	ldr	r2, [r7, #0]
 800b650:	4619      	mov	r1, r3
 800b652:	f7fe fb05 	bl	8009c60 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800b656:	f7fe fd0b 	bl	800a070 <xTaskResumeAll>
 800b65a:	4603      	mov	r3, r0
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d10a      	bne.n	800b676 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 800b660:	4b09      	ldr	r3, [pc, #36]	@ (800b688 <prvProcessTimerOrBlockTask+0x98>)
 800b662:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b666:	601a      	str	r2, [r3, #0]
 800b668:	f3bf 8f4f 	dsb	sy
 800b66c:	f3bf 8f6f 	isb	sy
    }
 800b670:	e001      	b.n	800b676 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800b672:	f7fe fcfd 	bl	800a070 <xTaskResumeAll>
    }
 800b676:	bf00      	nop
 800b678:	3710      	adds	r7, #16
 800b67a:	46bd      	mov	sp, r7
 800b67c:	bd80      	pop	{r7, pc}
 800b67e:	bf00      	nop
 800b680:	2000178c 	.word	0x2000178c
 800b684:	20001790 	.word	0x20001790
 800b688:	e000ed04 	.word	0xe000ed04

0800b68c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 800b68c:	b480      	push	{r7}
 800b68e:	b085      	sub	sp, #20
 800b690:	af00      	add	r7, sp, #0
 800b692:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b694:	4b0e      	ldr	r3, [pc, #56]	@ (800b6d0 <prvGetNextExpireTime+0x44>)
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d101      	bne.n	800b6a2 <prvGetNextExpireTime+0x16>
 800b69e:	2201      	movs	r2, #1
 800b6a0:	e000      	b.n	800b6a4 <prvGetNextExpireTime+0x18>
 800b6a2:	2200      	movs	r2, #0
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d105      	bne.n	800b6bc <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b6b0:	4b07      	ldr	r3, [pc, #28]	@ (800b6d0 <prvGetNextExpireTime+0x44>)
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	68db      	ldr	r3, [r3, #12]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	60fb      	str	r3, [r7, #12]
 800b6ba:	e001      	b.n	800b6c0 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 800b6bc:	2300      	movs	r3, #0
 800b6be:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 800b6c0:	68fb      	ldr	r3, [r7, #12]
    }
 800b6c2:	4618      	mov	r0, r3
 800b6c4:	3714      	adds	r7, #20
 800b6c6:	46bd      	mov	sp, r7
 800b6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6cc:	4770      	bx	lr
 800b6ce:	bf00      	nop
 800b6d0:	20001788 	.word	0x20001788

0800b6d4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 800b6d4:	b580      	push	{r7, lr}
 800b6d6:	b084      	sub	sp, #16
 800b6d8:	af00      	add	r7, sp, #0
 800b6da:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 800b6dc:	f7fe fd6a 	bl	800a1b4 <xTaskGetTickCount>
 800b6e0:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800b6e2:	4b0b      	ldr	r3, [pc, #44]	@ (800b710 <prvSampleTimeNow+0x3c>)
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	68fa      	ldr	r2, [r7, #12]
 800b6e8:	429a      	cmp	r2, r3
 800b6ea:	d205      	bcs.n	800b6f8 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 800b6ec:	f000 f91e 	bl	800b92c <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	2201      	movs	r2, #1
 800b6f4:	601a      	str	r2, [r3, #0]
 800b6f6:	e002      	b.n	800b6fe <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	2200      	movs	r2, #0
 800b6fc:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800b6fe:	4a04      	ldr	r2, [pc, #16]	@ (800b710 <prvSampleTimeNow+0x3c>)
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 800b704:	68fb      	ldr	r3, [r7, #12]
    }
 800b706:	4618      	mov	r0, r3
 800b708:	3710      	adds	r7, #16
 800b70a:	46bd      	mov	sp, r7
 800b70c:	bd80      	pop	{r7, pc}
 800b70e:	bf00      	nop
 800b710:	20001798 	.word	0x20001798

0800b714 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800b714:	b580      	push	{r7, lr}
 800b716:	b086      	sub	sp, #24
 800b718:	af00      	add	r7, sp, #0
 800b71a:	60f8      	str	r0, [r7, #12]
 800b71c:	60b9      	str	r1, [r7, #8]
 800b71e:	607a      	str	r2, [r7, #4]
 800b720:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800b722:	2300      	movs	r3, #0
 800b724:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	68ba      	ldr	r2, [r7, #8]
 800b72a:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	68fa      	ldr	r2, [r7, #12]
 800b730:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800b732:	68ba      	ldr	r2, [r7, #8]
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	429a      	cmp	r2, r3
 800b738:	d812      	bhi.n	800b760 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b73a:	687a      	ldr	r2, [r7, #4]
 800b73c:	683b      	ldr	r3, [r7, #0]
 800b73e:	1ad2      	subs	r2, r2, r3
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	699b      	ldr	r3, [r3, #24]
 800b744:	429a      	cmp	r2, r3
 800b746:	d302      	bcc.n	800b74e <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 800b748:	2301      	movs	r3, #1
 800b74a:	617b      	str	r3, [r7, #20]
 800b74c:	e01b      	b.n	800b786 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b74e:	4b10      	ldr	r3, [pc, #64]	@ (800b790 <prvInsertTimerInActiveList+0x7c>)
 800b750:	681a      	ldr	r2, [r3, #0]
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	3304      	adds	r3, #4
 800b756:	4619      	mov	r1, r3
 800b758:	4610      	mov	r0, r2
 800b75a:	f7fd fa98 	bl	8008c8e <vListInsert>
 800b75e:	e012      	b.n	800b786 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b760:	687a      	ldr	r2, [r7, #4]
 800b762:	683b      	ldr	r3, [r7, #0]
 800b764:	429a      	cmp	r2, r3
 800b766:	d206      	bcs.n	800b776 <prvInsertTimerInActiveList+0x62>
 800b768:	68ba      	ldr	r2, [r7, #8]
 800b76a:	683b      	ldr	r3, [r7, #0]
 800b76c:	429a      	cmp	r2, r3
 800b76e:	d302      	bcc.n	800b776 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 800b770:	2301      	movs	r3, #1
 800b772:	617b      	str	r3, [r7, #20]
 800b774:	e007      	b.n	800b786 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b776:	4b07      	ldr	r3, [pc, #28]	@ (800b794 <prvInsertTimerInActiveList+0x80>)
 800b778:	681a      	ldr	r2, [r3, #0]
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	3304      	adds	r3, #4
 800b77e:	4619      	mov	r1, r3
 800b780:	4610      	mov	r0, r2
 800b782:	f7fd fa84 	bl	8008c8e <vListInsert>
            }
        }

        return xProcessTimerNow;
 800b786:	697b      	ldr	r3, [r7, #20]
    }
 800b788:	4618      	mov	r0, r3
 800b78a:	3718      	adds	r7, #24
 800b78c:	46bd      	mov	sp, r7
 800b78e:	bd80      	pop	{r7, pc}
 800b790:	2000178c 	.word	0x2000178c
 800b794:	20001788 	.word	0x20001788

0800b798 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 800b798:	b580      	push	{r7, lr}
 800b79a:	b08c      	sub	sp, #48	@ 0x30
 800b79c:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b79e:	e0b2      	b.n	800b906 <prvProcessReceivedCommands+0x16e>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b7a0:	68bb      	ldr	r3, [r7, #8]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	f2c0 80af 	blt.w	800b906 <prvProcessReceivedCommands+0x16e>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b7a8:	693b      	ldr	r3, [r7, #16]
 800b7aa:	627b      	str	r3, [r7, #36]	@ 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b7ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7ae:	695b      	ldr	r3, [r3, #20]
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d004      	beq.n	800b7be <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b7b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7b6:	3304      	adds	r3, #4
 800b7b8:	4618      	mov	r0, r3
 800b7ba:	f7fd faa1 	bl	8008d00 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b7be:	1d3b      	adds	r3, r7, #4
 800b7c0:	4618      	mov	r0, r3
 800b7c2:	f7ff ff87 	bl	800b6d4 <prvSampleTimeNow>
 800b7c6:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 800b7c8:	68bb      	ldr	r3, [r7, #8]
 800b7ca:	2b09      	cmp	r3, #9
 800b7cc:	f200 8098 	bhi.w	800b900 <prvProcessReceivedCommands+0x168>
 800b7d0:	a201      	add	r2, pc, #4	@ (adr r2, 800b7d8 <prvProcessReceivedCommands+0x40>)
 800b7d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7d6:	bf00      	nop
 800b7d8:	0800b801 	.word	0x0800b801
 800b7dc:	0800b801 	.word	0x0800b801
 800b7e0:	0800b801 	.word	0x0800b801
 800b7e4:	0800b877 	.word	0x0800b877
 800b7e8:	0800b88b 	.word	0x0800b88b
 800b7ec:	0800b8d7 	.word	0x0800b8d7
 800b7f0:	0800b801 	.word	0x0800b801
 800b7f4:	0800b801 	.word	0x0800b801
 800b7f8:	0800b877 	.word	0x0800b877
 800b7fc:	0800b88b 	.word	0x0800b88b
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b802:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b806:	f043 0301 	orr.w	r3, r3, #1
 800b80a:	b2da      	uxtb	r2, r3
 800b80c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b80e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b812:	68fa      	ldr	r2, [r7, #12]
 800b814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b816:	699b      	ldr	r3, [r3, #24]
 800b818:	18d1      	adds	r1, r2, r3
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	6a3a      	ldr	r2, [r7, #32]
 800b81e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b820:	f7ff ff78 	bl	800b714 <prvInsertTimerInActiveList>
 800b824:	4603      	mov	r3, r0
 800b826:	2b00      	cmp	r3, #0
 800b828:	d06c      	beq.n	800b904 <prvProcessReceivedCommands+0x16c>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b82a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b82c:	6a1b      	ldr	r3, [r3, #32]
 800b82e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b830:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b834:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b838:	f003 0304 	and.w	r3, r3, #4
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d061      	beq.n	800b904 <prvProcessReceivedCommands+0x16c>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b840:	68fa      	ldr	r2, [r7, #12]
 800b842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b844:	699b      	ldr	r3, [r3, #24]
 800b846:	441a      	add	r2, r3
 800b848:	2300      	movs	r3, #0
 800b84a:	9300      	str	r3, [sp, #0]
 800b84c:	2300      	movs	r3, #0
 800b84e:	2100      	movs	r1, #0
 800b850:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b852:	f7ff fe1d 	bl	800b490 <xTimerGenericCommand>
 800b856:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 800b858:	69fb      	ldr	r3, [r7, #28]
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d152      	bne.n	800b904 <prvProcessReceivedCommands+0x16c>
        __asm volatile
 800b85e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b862:	f383 8811 	msr	BASEPRI, r3
 800b866:	f3bf 8f6f 	isb	sy
 800b86a:	f3bf 8f4f 	dsb	sy
 800b86e:	61bb      	str	r3, [r7, #24]
    }
 800b870:	bf00      	nop
 800b872:	bf00      	nop
 800b874:	e7fd      	b.n	800b872 <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b878:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b87c:	f023 0301 	bic.w	r3, r3, #1
 800b880:	b2da      	uxtb	r2, r3
 800b882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b884:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 800b888:	e03d      	b.n	800b906 <prvProcessReceivedCommands+0x16e>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b88a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b88c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b890:	f043 0301 	orr.w	r3, r3, #1
 800b894:	b2da      	uxtb	r2, r3
 800b896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b898:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b89c:	68fa      	ldr	r2, [r7, #12]
 800b89e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8a0:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b8a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8a4:	699b      	ldr	r3, [r3, #24]
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d10b      	bne.n	800b8c2 <prvProcessReceivedCommands+0x12a>
        __asm volatile
 800b8aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8ae:	f383 8811 	msr	BASEPRI, r3
 800b8b2:	f3bf 8f6f 	isb	sy
 800b8b6:	f3bf 8f4f 	dsb	sy
 800b8ba:	617b      	str	r3, [r7, #20]
    }
 800b8bc:	bf00      	nop
 800b8be:	bf00      	nop
 800b8c0:	e7fd      	b.n	800b8be <prvProcessReceivedCommands+0x126>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b8c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8c4:	699a      	ldr	r2, [r3, #24]
 800b8c6:	6a3b      	ldr	r3, [r7, #32]
 800b8c8:	18d1      	adds	r1, r2, r3
 800b8ca:	6a3b      	ldr	r3, [r7, #32]
 800b8cc:	6a3a      	ldr	r2, [r7, #32]
 800b8ce:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b8d0:	f7ff ff20 	bl	800b714 <prvInsertTimerInActiveList>
                        break;
 800b8d4:	e017      	b.n	800b906 <prvProcessReceivedCommands+0x16e>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b8d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b8dc:	f003 0302 	and.w	r3, r3, #2
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d103      	bne.n	800b8ec <prvProcessReceivedCommands+0x154>
                                {
                                    vPortFree( pxTimer );
 800b8e4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b8e6:	f000 fca5 	bl	800c234 <vPortFree>
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800b8ea:	e00c      	b.n	800b906 <prvProcessReceivedCommands+0x16e>
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b8ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b8f2:	f023 0301 	bic.w	r3, r3, #1
 800b8f6:	b2da      	uxtb	r2, r3
 800b8f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8fa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 800b8fe:	e002      	b.n	800b906 <prvProcessReceivedCommands+0x16e>

                    default:
                        /* Don't expect to get here. */
                        break;
 800b900:	bf00      	nop
 800b902:	e000      	b.n	800b906 <prvProcessReceivedCommands+0x16e>
                        break;
 800b904:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b906:	4b08      	ldr	r3, [pc, #32]	@ (800b928 <prvProcessReceivedCommands+0x190>)
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	f107 0108 	add.w	r1, r7, #8
 800b90e:	2200      	movs	r2, #0
 800b910:	4618      	mov	r0, r3
 800b912:	f7fd fd01 	bl	8009318 <xQueueReceive>
 800b916:	4603      	mov	r3, r0
 800b918:	2b00      	cmp	r3, #0
 800b91a:	f47f af41 	bne.w	800b7a0 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 800b91e:	bf00      	nop
 800b920:	bf00      	nop
 800b922:	3728      	adds	r7, #40	@ 0x28
 800b924:	46bd      	mov	sp, r7
 800b926:	bd80      	pop	{r7, pc}
 800b928:	20001790 	.word	0x20001790

0800b92c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 800b92c:	b580      	push	{r7, lr}
 800b92e:	b088      	sub	sp, #32
 800b930:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b932:	e049      	b.n	800b9c8 <prvSwitchTimerLists+0x9c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b934:	4b2e      	ldr	r3, [pc, #184]	@ (800b9f0 <prvSwitchTimerLists+0xc4>)
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	68db      	ldr	r3, [r3, #12]
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b93e:	4b2c      	ldr	r3, [pc, #176]	@ (800b9f0 <prvSwitchTimerLists+0xc4>)
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	68db      	ldr	r3, [r3, #12]
 800b944:	68db      	ldr	r3, [r3, #12]
 800b946:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	3304      	adds	r3, #4
 800b94c:	4618      	mov	r0, r3
 800b94e:	f7fd f9d7 	bl	8008d00 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	6a1b      	ldr	r3, [r3, #32]
 800b956:	68f8      	ldr	r0, [r7, #12]
 800b958:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b960:	f003 0304 	and.w	r3, r3, #4
 800b964:	2b00      	cmp	r3, #0
 800b966:	d02f      	beq.n	800b9c8 <prvSwitchTimerLists+0x9c>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	699b      	ldr	r3, [r3, #24]
 800b96c:	693a      	ldr	r2, [r7, #16]
 800b96e:	4413      	add	r3, r2
 800b970:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 800b972:	68ba      	ldr	r2, [r7, #8]
 800b974:	693b      	ldr	r3, [r7, #16]
 800b976:	429a      	cmp	r2, r3
 800b978:	d90e      	bls.n	800b998 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	68ba      	ldr	r2, [r7, #8]
 800b97e:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	68fa      	ldr	r2, [r7, #12]
 800b984:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b986:	4b1a      	ldr	r3, [pc, #104]	@ (800b9f0 <prvSwitchTimerLists+0xc4>)
 800b988:	681a      	ldr	r2, [r3, #0]
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	3304      	adds	r3, #4
 800b98e:	4619      	mov	r1, r3
 800b990:	4610      	mov	r0, r2
 800b992:	f7fd f97c 	bl	8008c8e <vListInsert>
 800b996:	e017      	b.n	800b9c8 <prvSwitchTimerLists+0x9c>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b998:	2300      	movs	r3, #0
 800b99a:	9300      	str	r3, [sp, #0]
 800b99c:	2300      	movs	r3, #0
 800b99e:	693a      	ldr	r2, [r7, #16]
 800b9a0:	2100      	movs	r1, #0
 800b9a2:	68f8      	ldr	r0, [r7, #12]
 800b9a4:	f7ff fd74 	bl	800b490 <xTimerGenericCommand>
 800b9a8:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d10b      	bne.n	800b9c8 <prvSwitchTimerLists+0x9c>
        __asm volatile
 800b9b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9b4:	f383 8811 	msr	BASEPRI, r3
 800b9b8:	f3bf 8f6f 	isb	sy
 800b9bc:	f3bf 8f4f 	dsb	sy
 800b9c0:	603b      	str	r3, [r7, #0]
    }
 800b9c2:	bf00      	nop
 800b9c4:	bf00      	nop
 800b9c6:	e7fd      	b.n	800b9c4 <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b9c8:	4b09      	ldr	r3, [pc, #36]	@ (800b9f0 <prvSwitchTimerLists+0xc4>)
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d1b0      	bne.n	800b934 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 800b9d2:	4b07      	ldr	r3, [pc, #28]	@ (800b9f0 <prvSwitchTimerLists+0xc4>)
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 800b9d8:	4b06      	ldr	r3, [pc, #24]	@ (800b9f4 <prvSwitchTimerLists+0xc8>)
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	4a04      	ldr	r2, [pc, #16]	@ (800b9f0 <prvSwitchTimerLists+0xc4>)
 800b9de:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 800b9e0:	4a04      	ldr	r2, [pc, #16]	@ (800b9f4 <prvSwitchTimerLists+0xc8>)
 800b9e2:	697b      	ldr	r3, [r7, #20]
 800b9e4:	6013      	str	r3, [r2, #0]
    }
 800b9e6:	bf00      	nop
 800b9e8:	3718      	adds	r7, #24
 800b9ea:	46bd      	mov	sp, r7
 800b9ec:	bd80      	pop	{r7, pc}
 800b9ee:	bf00      	nop
 800b9f0:	20001788 	.word	0x20001788
 800b9f4:	2000178c 	.word	0x2000178c

0800b9f8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 800b9f8:	b580      	push	{r7, lr}
 800b9fa:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 800b9fc:	f000 fa06 	bl	800be0c <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 800ba00:	4b12      	ldr	r3, [pc, #72]	@ (800ba4c <prvCheckForValidListAndQueue+0x54>)
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d11d      	bne.n	800ba44 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 800ba08:	4811      	ldr	r0, [pc, #68]	@ (800ba50 <prvCheckForValidListAndQueue+0x58>)
 800ba0a:	f7fd f8ef 	bl	8008bec <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800ba0e:	4811      	ldr	r0, [pc, #68]	@ (800ba54 <prvCheckForValidListAndQueue+0x5c>)
 800ba10:	f7fd f8ec 	bl	8008bec <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 800ba14:	4b10      	ldr	r3, [pc, #64]	@ (800ba58 <prvCheckForValidListAndQueue+0x60>)
 800ba16:	4a0e      	ldr	r2, [pc, #56]	@ (800ba50 <prvCheckForValidListAndQueue+0x58>)
 800ba18:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800ba1a:	4b10      	ldr	r3, [pc, #64]	@ (800ba5c <prvCheckForValidListAndQueue+0x64>)
 800ba1c:	4a0d      	ldr	r2, [pc, #52]	@ (800ba54 <prvCheckForValidListAndQueue+0x5c>)
 800ba1e:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 800ba20:	2200      	movs	r2, #0
 800ba22:	210c      	movs	r1, #12
 800ba24:	200a      	movs	r0, #10
 800ba26:	f7fd f9ff 	bl	8008e28 <xQueueGenericCreate>
 800ba2a:	4603      	mov	r3, r0
 800ba2c:	4a07      	ldr	r2, [pc, #28]	@ (800ba4c <prvCheckForValidListAndQueue+0x54>)
 800ba2e:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 800ba30:	4b06      	ldr	r3, [pc, #24]	@ (800ba4c <prvCheckForValidListAndQueue+0x54>)
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d005      	beq.n	800ba44 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ba38:	4b04      	ldr	r3, [pc, #16]	@ (800ba4c <prvCheckForValidListAndQueue+0x54>)
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	4908      	ldr	r1, [pc, #32]	@ (800ba60 <prvCheckForValidListAndQueue+0x68>)
 800ba3e:	4618      	mov	r0, r3
 800ba40:	f7fe f8dc 	bl	8009bfc <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800ba44:	f000 fa14 	bl	800be70 <vPortExitCritical>
    }
 800ba48:	bf00      	nop
 800ba4a:	bd80      	pop	{r7, pc}
 800ba4c:	20001790 	.word	0x20001790
 800ba50:	20001760 	.word	0x20001760
 800ba54:	20001774 	.word	0x20001774
 800ba58:	20001788 	.word	0x20001788
 800ba5c:	2000178c 	.word	0x2000178c
 800ba60:	0800fa80 	.word	0x0800fa80

0800ba64 <pvTimerGetTimerID>:
        return xReturn;
    } /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

    void * pvTimerGetTimerID( const TimerHandle_t xTimer )
    {
 800ba64:	b580      	push	{r7, lr}
 800ba66:	b086      	sub	sp, #24
 800ba68:	af00      	add	r7, sp, #0
 800ba6a:	6078      	str	r0, [r7, #4]
        Timer_t * const pxTimer = xTimer;
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	617b      	str	r3, [r7, #20]
        void * pvReturn;

        configASSERT( xTimer );
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d10b      	bne.n	800ba8e <pvTimerGetTimerID+0x2a>
        __asm volatile
 800ba76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba7a:	f383 8811 	msr	BASEPRI, r3
 800ba7e:	f3bf 8f6f 	isb	sy
 800ba82:	f3bf 8f4f 	dsb	sy
 800ba86:	60fb      	str	r3, [r7, #12]
    }
 800ba88:	bf00      	nop
 800ba8a:	bf00      	nop
 800ba8c:	e7fd      	b.n	800ba8a <pvTimerGetTimerID+0x26>

        taskENTER_CRITICAL();
 800ba8e:	f000 f9bd 	bl	800be0c <vPortEnterCritical>
        {
            pvReturn = pxTimer->pvTimerID;
 800ba92:	697b      	ldr	r3, [r7, #20]
 800ba94:	69db      	ldr	r3, [r3, #28]
 800ba96:	613b      	str	r3, [r7, #16]
        }
        taskEXIT_CRITICAL();
 800ba98:	f000 f9ea 	bl	800be70 <vPortExitCritical>

        return pvReturn;
 800ba9c:	693b      	ldr	r3, [r7, #16]
    }
 800ba9e:	4618      	mov	r0, r3
 800baa0:	3718      	adds	r7, #24
 800baa2:	46bd      	mov	sp, r7
 800baa4:	bd80      	pop	{r7, pc}
	...

0800baa8 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 800baa8:	b480      	push	{r7}
 800baaa:	b085      	sub	sp, #20
 800baac:	af00      	add	r7, sp, #0
 800baae:	60f8      	str	r0, [r7, #12]
 800bab0:	60b9      	str	r1, [r7, #8]
 800bab2:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	3b04      	subs	r3, #4
 800bab8:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800bac0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	3b04      	subs	r3, #4
 800bac6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 800bac8:	68bb      	ldr	r3, [r7, #8]
 800baca:	f023 0201 	bic.w	r2, r3, #1
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	3b04      	subs	r3, #4
 800bad6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 800bad8:	4a0c      	ldr	r2, [pc, #48]	@ (800bb0c <pxPortInitialiseStack+0x64>)
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	3b14      	subs	r3, #20
 800bae2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 800bae4:	687a      	ldr	r2, [r7, #4]
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	3b04      	subs	r3, #4
 800baee:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	f06f 0202 	mvn.w	r2, #2
 800baf6:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	3b20      	subs	r3, #32
 800bafc:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800bafe:	68fb      	ldr	r3, [r7, #12]
}
 800bb00:	4618      	mov	r0, r3
 800bb02:	3714      	adds	r7, #20
 800bb04:	46bd      	mov	sp, r7
 800bb06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb0a:	4770      	bx	lr
 800bb0c:	0800bb11 	.word	0x0800bb11

0800bb10 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800bb10:	b480      	push	{r7}
 800bb12:	b085      	sub	sp, #20
 800bb14:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 800bb16:	2300      	movs	r3, #0
 800bb18:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800bb1a:	4b13      	ldr	r3, [pc, #76]	@ (800bb68 <prvTaskExitError+0x58>)
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800bb22:	d00b      	beq.n	800bb3c <prvTaskExitError+0x2c>
        __asm volatile
 800bb24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb28:	f383 8811 	msr	BASEPRI, r3
 800bb2c:	f3bf 8f6f 	isb	sy
 800bb30:	f3bf 8f4f 	dsb	sy
 800bb34:	60fb      	str	r3, [r7, #12]
    }
 800bb36:	bf00      	nop
 800bb38:	bf00      	nop
 800bb3a:	e7fd      	b.n	800bb38 <prvTaskExitError+0x28>
        __asm volatile
 800bb3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb40:	f383 8811 	msr	BASEPRI, r3
 800bb44:	f3bf 8f6f 	isb	sy
 800bb48:	f3bf 8f4f 	dsb	sy
 800bb4c:	60bb      	str	r3, [r7, #8]
    }
 800bb4e:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800bb50:	bf00      	nop
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d0fc      	beq.n	800bb52 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800bb58:	bf00      	nop
 800bb5a:	bf00      	nop
 800bb5c:	3714      	adds	r7, #20
 800bb5e:	46bd      	mov	sp, r7
 800bb60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb64:	4770      	bx	lr
 800bb66:	bf00      	nop
 800bb68:	200000b4 	.word	0x200000b4
 800bb6c:	00000000 	.word	0x00000000

0800bb70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 800bb70:	4b07      	ldr	r3, [pc, #28]	@ (800bb90 <pxCurrentTCBConst2>)
 800bb72:	6819      	ldr	r1, [r3, #0]
 800bb74:	6808      	ldr	r0, [r1, #0]
 800bb76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb7a:	f380 8809 	msr	PSP, r0
 800bb7e:	f3bf 8f6f 	isb	sy
 800bb82:	f04f 0000 	mov.w	r0, #0
 800bb86:	f380 8811 	msr	BASEPRI, r0
 800bb8a:	4770      	bx	lr
 800bb8c:	f3af 8000 	nop.w

0800bb90 <pxCurrentTCBConst2>:
 800bb90:	2000165c 	.word	0x2000165c
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 800bb94:	bf00      	nop
 800bb96:	bf00      	nop

0800bb98 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 800bb98:	4808      	ldr	r0, [pc, #32]	@ (800bbbc <prvPortStartFirstTask+0x24>)
 800bb9a:	6800      	ldr	r0, [r0, #0]
 800bb9c:	6800      	ldr	r0, [r0, #0]
 800bb9e:	f380 8808 	msr	MSP, r0
 800bba2:	f04f 0000 	mov.w	r0, #0
 800bba6:	f380 8814 	msr	CONTROL, r0
 800bbaa:	b662      	cpsie	i
 800bbac:	b661      	cpsie	f
 800bbae:	f3bf 8f4f 	dsb	sy
 800bbb2:	f3bf 8f6f 	isb	sy
 800bbb6:	df00      	svc	0
 800bbb8:	bf00      	nop
 800bbba:	0000      	.short	0x0000
 800bbbc:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 800bbc0:	bf00      	nop
 800bbc2:	bf00      	nop

0800bbc4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bbc4:	b580      	push	{r7, lr}
 800bbc6:	b086      	sub	sp, #24
 800bbc8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800bbca:	4b47      	ldr	r3, [pc, #284]	@ (800bce8 <xPortStartScheduler+0x124>)
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	4a47      	ldr	r2, [pc, #284]	@ (800bcec <xPortStartScheduler+0x128>)
 800bbd0:	4293      	cmp	r3, r2
 800bbd2:	d10b      	bne.n	800bbec <xPortStartScheduler+0x28>
        __asm volatile
 800bbd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbd8:	f383 8811 	msr	BASEPRI, r3
 800bbdc:	f3bf 8f6f 	isb	sy
 800bbe0:	f3bf 8f4f 	dsb	sy
 800bbe4:	613b      	str	r3, [r7, #16]
    }
 800bbe6:	bf00      	nop
 800bbe8:	bf00      	nop
 800bbea:	e7fd      	b.n	800bbe8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800bbec:	4b3e      	ldr	r3, [pc, #248]	@ (800bce8 <xPortStartScheduler+0x124>)
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	4a3f      	ldr	r2, [pc, #252]	@ (800bcf0 <xPortStartScheduler+0x12c>)
 800bbf2:	4293      	cmp	r3, r2
 800bbf4:	d10b      	bne.n	800bc0e <xPortStartScheduler+0x4a>
        __asm volatile
 800bbf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbfa:	f383 8811 	msr	BASEPRI, r3
 800bbfe:	f3bf 8f6f 	isb	sy
 800bc02:	f3bf 8f4f 	dsb	sy
 800bc06:	60fb      	str	r3, [r7, #12]
    }
 800bc08:	bf00      	nop
 800bc0a:	bf00      	nop
 800bc0c:	e7fd      	b.n	800bc0a <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800bc0e:	4b39      	ldr	r3, [pc, #228]	@ (800bcf4 <xPortStartScheduler+0x130>)
 800bc10:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bc12:	697b      	ldr	r3, [r7, #20]
 800bc14:	781b      	ldrb	r3, [r3, #0]
 800bc16:	b2db      	uxtb	r3, r3
 800bc18:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bc1a:	697b      	ldr	r3, [r7, #20]
 800bc1c:	22ff      	movs	r2, #255	@ 0xff
 800bc1e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800bc20:	697b      	ldr	r3, [r7, #20]
 800bc22:	781b      	ldrb	r3, [r3, #0]
 800bc24:	b2db      	uxtb	r3, r3
 800bc26:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800bc28:	78fb      	ldrb	r3, [r7, #3]
 800bc2a:	b2db      	uxtb	r3, r3
 800bc2c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800bc30:	b2da      	uxtb	r2, r3
 800bc32:	4b31      	ldr	r3, [pc, #196]	@ (800bcf8 <xPortStartScheduler+0x134>)
 800bc34:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800bc36:	4b31      	ldr	r3, [pc, #196]	@ (800bcfc <xPortStartScheduler+0x138>)
 800bc38:	2207      	movs	r2, #7
 800bc3a:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bc3c:	e009      	b.n	800bc52 <xPortStartScheduler+0x8e>
            {
                ulMaxPRIGROUPValue--;
 800bc3e:	4b2f      	ldr	r3, [pc, #188]	@ (800bcfc <xPortStartScheduler+0x138>)
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	3b01      	subs	r3, #1
 800bc44:	4a2d      	ldr	r2, [pc, #180]	@ (800bcfc <xPortStartScheduler+0x138>)
 800bc46:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bc48:	78fb      	ldrb	r3, [r7, #3]
 800bc4a:	b2db      	uxtb	r3, r3
 800bc4c:	005b      	lsls	r3, r3, #1
 800bc4e:	b2db      	uxtb	r3, r3
 800bc50:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bc52:	78fb      	ldrb	r3, [r7, #3]
 800bc54:	b2db      	uxtb	r3, r3
 800bc56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bc5a:	2b80      	cmp	r3, #128	@ 0x80
 800bc5c:	d0ef      	beq.n	800bc3e <xPortStartScheduler+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800bc5e:	4b27      	ldr	r3, [pc, #156]	@ (800bcfc <xPortStartScheduler+0x138>)
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	f1c3 0307 	rsb	r3, r3, #7
 800bc66:	2b04      	cmp	r3, #4
 800bc68:	d00b      	beq.n	800bc82 <xPortStartScheduler+0xbe>
        __asm volatile
 800bc6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc6e:	f383 8811 	msr	BASEPRI, r3
 800bc72:	f3bf 8f6f 	isb	sy
 800bc76:	f3bf 8f4f 	dsb	sy
 800bc7a:	60bb      	str	r3, [r7, #8]
    }
 800bc7c:	bf00      	nop
 800bc7e:	bf00      	nop
 800bc80:	e7fd      	b.n	800bc7e <xPortStartScheduler+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800bc82:	4b1e      	ldr	r3, [pc, #120]	@ (800bcfc <xPortStartScheduler+0x138>)
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	021b      	lsls	r3, r3, #8
 800bc88:	4a1c      	ldr	r2, [pc, #112]	@ (800bcfc <xPortStartScheduler+0x138>)
 800bc8a:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bc8c:	4b1b      	ldr	r3, [pc, #108]	@ (800bcfc <xPortStartScheduler+0x138>)
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800bc94:	4a19      	ldr	r2, [pc, #100]	@ (800bcfc <xPortStartScheduler+0x138>)
 800bc96:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	b2da      	uxtb	r2, r3
 800bc9c:	697b      	ldr	r3, [r7, #20]
 800bc9e:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800bca0:	4b17      	ldr	r3, [pc, #92]	@ (800bd00 <xPortStartScheduler+0x13c>)
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	4a16      	ldr	r2, [pc, #88]	@ (800bd00 <xPortStartScheduler+0x13c>)
 800bca6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800bcaa:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800bcac:	4b14      	ldr	r3, [pc, #80]	@ (800bd00 <xPortStartScheduler+0x13c>)
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	4a13      	ldr	r2, [pc, #76]	@ (800bd00 <xPortStartScheduler+0x13c>)
 800bcb2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800bcb6:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800bcb8:	f000 f968 	bl	800bf8c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800bcbc:	4b11      	ldr	r3, [pc, #68]	@ (800bd04 <xPortStartScheduler+0x140>)
 800bcbe:	2200      	movs	r2, #0
 800bcc0:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800bcc2:	f000 f987 	bl	800bfd4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800bcc6:	4b10      	ldr	r3, [pc, #64]	@ (800bd08 <xPortStartScheduler+0x144>)
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	4a0f      	ldr	r2, [pc, #60]	@ (800bd08 <xPortStartScheduler+0x144>)
 800bccc:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800bcd0:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800bcd2:	f7ff ff61 	bl	800bb98 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 800bcd6:	f7fe fb4d 	bl	800a374 <vTaskSwitchContext>
    prvTaskExitError();
 800bcda:	f7ff ff19 	bl	800bb10 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800bcde:	2300      	movs	r3, #0
}
 800bce0:	4618      	mov	r0, r3
 800bce2:	3718      	adds	r7, #24
 800bce4:	46bd      	mov	sp, r7
 800bce6:	bd80      	pop	{r7, pc}
 800bce8:	e000ed00 	.word	0xe000ed00
 800bcec:	410fc271 	.word	0x410fc271
 800bcf0:	410fc270 	.word	0x410fc270
 800bcf4:	e000e400 	.word	0xe000e400
 800bcf8:	2000179c 	.word	0x2000179c
 800bcfc:	200017a0 	.word	0x200017a0
 800bd00:	e000ed20 	.word	0xe000ed20
 800bd04:	200000b4 	.word	0x200000b4
 800bd08:	e000ef34 	.word	0xe000ef34

0800bd0c <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 800bd0c:	b480      	push	{r7}
 800bd0e:	b087      	sub	sp, #28
 800bd10:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800bd12:	4b38      	ldr	r3, [pc, #224]	@ (800bdf4 <vInitPrioGroupValue+0xe8>)
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	4a38      	ldr	r2, [pc, #224]	@ (800bdf8 <vInitPrioGroupValue+0xec>)
 800bd18:	4293      	cmp	r3, r2
 800bd1a:	d10b      	bne.n	800bd34 <vInitPrioGroupValue+0x28>
        __asm volatile
 800bd1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd20:	f383 8811 	msr	BASEPRI, r3
 800bd24:	f3bf 8f6f 	isb	sy
 800bd28:	f3bf 8f4f 	dsb	sy
 800bd2c:	613b      	str	r3, [r7, #16]
    }
 800bd2e:	bf00      	nop
 800bd30:	bf00      	nop
 800bd32:	e7fd      	b.n	800bd30 <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800bd34:	4b2f      	ldr	r3, [pc, #188]	@ (800bdf4 <vInitPrioGroupValue+0xe8>)
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	4a30      	ldr	r2, [pc, #192]	@ (800bdfc <vInitPrioGroupValue+0xf0>)
 800bd3a:	4293      	cmp	r3, r2
 800bd3c:	d10b      	bne.n	800bd56 <vInitPrioGroupValue+0x4a>
        __asm volatile
 800bd3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd42:	f383 8811 	msr	BASEPRI, r3
 800bd46:	f3bf 8f6f 	isb	sy
 800bd4a:	f3bf 8f4f 	dsb	sy
 800bd4e:	60fb      	str	r3, [r7, #12]
    }
 800bd50:	bf00      	nop
 800bd52:	bf00      	nop
 800bd54:	e7fd      	b.n	800bd52 <vInitPrioGroupValue+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800bd56:	4b2a      	ldr	r3, [pc, #168]	@ (800be00 <vInitPrioGroupValue+0xf4>)
 800bd58:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bd5a:	697b      	ldr	r3, [r7, #20]
 800bd5c:	781b      	ldrb	r3, [r3, #0]
 800bd5e:	b2db      	uxtb	r3, r3
 800bd60:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bd62:	697b      	ldr	r3, [r7, #20]
 800bd64:	22ff      	movs	r2, #255	@ 0xff
 800bd66:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800bd68:	697b      	ldr	r3, [r7, #20]
 800bd6a:	781b      	ldrb	r3, [r3, #0]
 800bd6c:	b2db      	uxtb	r3, r3
 800bd6e:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800bd70:	78fb      	ldrb	r3, [r7, #3]
 800bd72:	b2db      	uxtb	r3, r3
 800bd74:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800bd78:	b2da      	uxtb	r2, r3
 800bd7a:	4b22      	ldr	r3, [pc, #136]	@ (800be04 <vInitPrioGroupValue+0xf8>)
 800bd7c:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800bd7e:	4b22      	ldr	r3, [pc, #136]	@ (800be08 <vInitPrioGroupValue+0xfc>)
 800bd80:	2207      	movs	r2, #7
 800bd82:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bd84:	e009      	b.n	800bd9a <vInitPrioGroupValue+0x8e>
            {
                ulMaxPRIGROUPValue--;
 800bd86:	4b20      	ldr	r3, [pc, #128]	@ (800be08 <vInitPrioGroupValue+0xfc>)
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	3b01      	subs	r3, #1
 800bd8c:	4a1e      	ldr	r2, [pc, #120]	@ (800be08 <vInitPrioGroupValue+0xfc>)
 800bd8e:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bd90:	78fb      	ldrb	r3, [r7, #3]
 800bd92:	b2db      	uxtb	r3, r3
 800bd94:	005b      	lsls	r3, r3, #1
 800bd96:	b2db      	uxtb	r3, r3
 800bd98:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bd9a:	78fb      	ldrb	r3, [r7, #3]
 800bd9c:	b2db      	uxtb	r3, r3
 800bd9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bda2:	2b80      	cmp	r3, #128	@ 0x80
 800bda4:	d0ef      	beq.n	800bd86 <vInitPrioGroupValue+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800bda6:	4b18      	ldr	r3, [pc, #96]	@ (800be08 <vInitPrioGroupValue+0xfc>)
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	f1c3 0307 	rsb	r3, r3, #7
 800bdae:	2b04      	cmp	r3, #4
 800bdb0:	d00b      	beq.n	800bdca <vInitPrioGroupValue+0xbe>
        __asm volatile
 800bdb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdb6:	f383 8811 	msr	BASEPRI, r3
 800bdba:	f3bf 8f6f 	isb	sy
 800bdbe:	f3bf 8f4f 	dsb	sy
 800bdc2:	60bb      	str	r3, [r7, #8]
    }
 800bdc4:	bf00      	nop
 800bdc6:	bf00      	nop
 800bdc8:	e7fd      	b.n	800bdc6 <vInitPrioGroupValue+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800bdca:	4b0f      	ldr	r3, [pc, #60]	@ (800be08 <vInitPrioGroupValue+0xfc>)
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	021b      	lsls	r3, r3, #8
 800bdd0:	4a0d      	ldr	r2, [pc, #52]	@ (800be08 <vInitPrioGroupValue+0xfc>)
 800bdd2:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bdd4:	4b0c      	ldr	r3, [pc, #48]	@ (800be08 <vInitPrioGroupValue+0xfc>)
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800bddc:	4a0a      	ldr	r2, [pc, #40]	@ (800be08 <vInitPrioGroupValue+0xfc>)
 800bdde:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	b2da      	uxtb	r2, r3
 800bde4:	697b      	ldr	r3, [r7, #20]
 800bde6:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 800bde8:	bf00      	nop
 800bdea:	371c      	adds	r7, #28
 800bdec:	46bd      	mov	sp, r7
 800bdee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdf2:	4770      	bx	lr
 800bdf4:	e000ed00 	.word	0xe000ed00
 800bdf8:	410fc271 	.word	0x410fc271
 800bdfc:	410fc270 	.word	0x410fc270
 800be00:	e000e400 	.word	0xe000e400
 800be04:	2000179c 	.word	0x2000179c
 800be08:	200017a0 	.word	0x200017a0

0800be0c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800be0c:	b480      	push	{r7}
 800be0e:	b083      	sub	sp, #12
 800be10:	af00      	add	r7, sp, #0
        __asm volatile
 800be12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be16:	f383 8811 	msr	BASEPRI, r3
 800be1a:	f3bf 8f6f 	isb	sy
 800be1e:	f3bf 8f4f 	dsb	sy
 800be22:	607b      	str	r3, [r7, #4]
    }
 800be24:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800be26:	4b10      	ldr	r3, [pc, #64]	@ (800be68 <vPortEnterCritical+0x5c>)
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	3301      	adds	r3, #1
 800be2c:	4a0e      	ldr	r2, [pc, #56]	@ (800be68 <vPortEnterCritical+0x5c>)
 800be2e:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 800be30:	4b0d      	ldr	r3, [pc, #52]	@ (800be68 <vPortEnterCritical+0x5c>)
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	2b01      	cmp	r3, #1
 800be36:	d110      	bne.n	800be5a <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800be38:	4b0c      	ldr	r3, [pc, #48]	@ (800be6c <vPortEnterCritical+0x60>)
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	b2db      	uxtb	r3, r3
 800be3e:	2b00      	cmp	r3, #0
 800be40:	d00b      	beq.n	800be5a <vPortEnterCritical+0x4e>
        __asm volatile
 800be42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be46:	f383 8811 	msr	BASEPRI, r3
 800be4a:	f3bf 8f6f 	isb	sy
 800be4e:	f3bf 8f4f 	dsb	sy
 800be52:	603b      	str	r3, [r7, #0]
    }
 800be54:	bf00      	nop
 800be56:	bf00      	nop
 800be58:	e7fd      	b.n	800be56 <vPortEnterCritical+0x4a>
    }
}
 800be5a:	bf00      	nop
 800be5c:	370c      	adds	r7, #12
 800be5e:	46bd      	mov	sp, r7
 800be60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be64:	4770      	bx	lr
 800be66:	bf00      	nop
 800be68:	200000b4 	.word	0x200000b4
 800be6c:	e000ed04 	.word	0xe000ed04

0800be70 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800be70:	b480      	push	{r7}
 800be72:	b083      	sub	sp, #12
 800be74:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800be76:	4b12      	ldr	r3, [pc, #72]	@ (800bec0 <vPortExitCritical+0x50>)
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d10b      	bne.n	800be96 <vPortExitCritical+0x26>
        __asm volatile
 800be7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be82:	f383 8811 	msr	BASEPRI, r3
 800be86:	f3bf 8f6f 	isb	sy
 800be8a:	f3bf 8f4f 	dsb	sy
 800be8e:	607b      	str	r3, [r7, #4]
    }
 800be90:	bf00      	nop
 800be92:	bf00      	nop
 800be94:	e7fd      	b.n	800be92 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 800be96:	4b0a      	ldr	r3, [pc, #40]	@ (800bec0 <vPortExitCritical+0x50>)
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	3b01      	subs	r3, #1
 800be9c:	4a08      	ldr	r2, [pc, #32]	@ (800bec0 <vPortExitCritical+0x50>)
 800be9e:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 800bea0:	4b07      	ldr	r3, [pc, #28]	@ (800bec0 <vPortExitCritical+0x50>)
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d105      	bne.n	800beb4 <vPortExitCritical+0x44>
 800bea8:	2300      	movs	r3, #0
 800beaa:	603b      	str	r3, [r7, #0]
        __asm volatile
 800beac:	683b      	ldr	r3, [r7, #0]
 800beae:	f383 8811 	msr	BASEPRI, r3
    }
 800beb2:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800beb4:	bf00      	nop
 800beb6:	370c      	adds	r7, #12
 800beb8:	46bd      	mov	sp, r7
 800beba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bebe:	4770      	bx	lr
 800bec0:	200000b4 	.word	0x200000b4
	...

0800bed0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 800bed0:	f3ef 8009 	mrs	r0, PSP
 800bed4:	f3bf 8f6f 	isb	sy
 800bed8:	4b15      	ldr	r3, [pc, #84]	@ (800bf30 <pxCurrentTCBConst>)
 800beda:	681a      	ldr	r2, [r3, #0]
 800bedc:	f01e 0f10 	tst.w	lr, #16
 800bee0:	bf08      	it	eq
 800bee2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bee6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800beea:	6010      	str	r0, [r2, #0]
 800beec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bef0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800bef4:	f380 8811 	msr	BASEPRI, r0
 800bef8:	f3bf 8f4f 	dsb	sy
 800befc:	f3bf 8f6f 	isb	sy
 800bf00:	f7fe fa38 	bl	800a374 <vTaskSwitchContext>
 800bf04:	f04f 0000 	mov.w	r0, #0
 800bf08:	f380 8811 	msr	BASEPRI, r0
 800bf0c:	bc09      	pop	{r0, r3}
 800bf0e:	6819      	ldr	r1, [r3, #0]
 800bf10:	6808      	ldr	r0, [r1, #0]
 800bf12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf16:	f01e 0f10 	tst.w	lr, #16
 800bf1a:	bf08      	it	eq
 800bf1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bf20:	f380 8809 	msr	PSP, r0
 800bf24:	f3bf 8f6f 	isb	sy
 800bf28:	4770      	bx	lr
 800bf2a:	bf00      	nop
 800bf2c:	f3af 8000 	nop.w

0800bf30 <pxCurrentTCBConst>:
 800bf30:	2000165c 	.word	0x2000165c
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 800bf34:	bf00      	nop
 800bf36:	bf00      	nop

0800bf38 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bf38:	b580      	push	{r7, lr}
 800bf3a:	b082      	sub	sp, #8
 800bf3c:	af00      	add	r7, sp, #0
        __asm volatile
 800bf3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf42:	f383 8811 	msr	BASEPRI, r3
 800bf46:	f3bf 8f6f 	isb	sy
 800bf4a:	f3bf 8f4f 	dsb	sy
 800bf4e:	607b      	str	r3, [r7, #4]
    }
 800bf50:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 800bf52:	f001 fd89 	bl	800da68 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 800bf56:	f7fe f94f 	bl	800a1f8 <xTaskIncrementTick>
 800bf5a:	4603      	mov	r3, r0
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d006      	beq.n	800bf6e <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 800bf60:	f001 fde0 	bl	800db24 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bf64:	4b08      	ldr	r3, [pc, #32]	@ (800bf88 <SysTick_Handler+0x50>)
 800bf66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bf6a:	601a      	str	r2, [r3, #0]
 800bf6c:	e001      	b.n	800bf72 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 800bf6e:	f001 fdbd 	bl	800daec <SEGGER_SYSVIEW_RecordExitISR>
 800bf72:	2300      	movs	r3, #0
 800bf74:	603b      	str	r3, [r7, #0]
        __asm volatile
 800bf76:	683b      	ldr	r3, [r7, #0]
 800bf78:	f383 8811 	msr	BASEPRI, r3
    }
 800bf7c:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 800bf7e:	bf00      	nop
 800bf80:	3708      	adds	r7, #8
 800bf82:	46bd      	mov	sp, r7
 800bf84:	bd80      	pop	{r7, pc}
 800bf86:	bf00      	nop
 800bf88:	e000ed04 	.word	0xe000ed04

0800bf8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800bf8c:	b480      	push	{r7}
 800bf8e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bf90:	4b0b      	ldr	r3, [pc, #44]	@ (800bfc0 <vPortSetupTimerInterrupt+0x34>)
 800bf92:	2200      	movs	r2, #0
 800bf94:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bf96:	4b0b      	ldr	r3, [pc, #44]	@ (800bfc4 <vPortSetupTimerInterrupt+0x38>)
 800bf98:	2200      	movs	r2, #0
 800bf9a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bf9c:	4b0a      	ldr	r3, [pc, #40]	@ (800bfc8 <vPortSetupTimerInterrupt+0x3c>)
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	4a0a      	ldr	r2, [pc, #40]	@ (800bfcc <vPortSetupTimerInterrupt+0x40>)
 800bfa2:	fba2 2303 	umull	r2, r3, r2, r3
 800bfa6:	099b      	lsrs	r3, r3, #6
 800bfa8:	4a09      	ldr	r2, [pc, #36]	@ (800bfd0 <vPortSetupTimerInterrupt+0x44>)
 800bfaa:	3b01      	subs	r3, #1
 800bfac:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800bfae:	4b04      	ldr	r3, [pc, #16]	@ (800bfc0 <vPortSetupTimerInterrupt+0x34>)
 800bfb0:	2207      	movs	r2, #7
 800bfb2:	601a      	str	r2, [r3, #0]
}
 800bfb4:	bf00      	nop
 800bfb6:	46bd      	mov	sp, r7
 800bfb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfbc:	4770      	bx	lr
 800bfbe:	bf00      	nop
 800bfc0:	e000e010 	.word	0xe000e010
 800bfc4:	e000e018 	.word	0xe000e018
 800bfc8:	200000a4 	.word	0x200000a4
 800bfcc:	10624dd3 	.word	0x10624dd3
 800bfd0:	e000e014 	.word	0xe000e014

0800bfd4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 800bfd4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800bfe4 <vPortEnableVFP+0x10>
 800bfd8:	6801      	ldr	r1, [r0, #0]
 800bfda:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800bfde:	6001      	str	r1, [r0, #0]
 800bfe0:	4770      	bx	lr
 800bfe2:	0000      	.short	0x0000
 800bfe4:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 800bfe8:	bf00      	nop
 800bfea:	bf00      	nop

0800bfec <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800bfec:	b480      	push	{r7}
 800bfee:	b085      	sub	sp, #20
 800bff0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 800bff2:	f3ef 8305 	mrs	r3, IPSR
 800bff6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	2b0f      	cmp	r3, #15
 800bffc:	d915      	bls.n	800c02a <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800bffe:	4a18      	ldr	r2, [pc, #96]	@ (800c060 <vPortValidateInterruptPriority+0x74>)
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	4413      	add	r3, r2
 800c004:	781b      	ldrb	r3, [r3, #0]
 800c006:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c008:	4b16      	ldr	r3, [pc, #88]	@ (800c064 <vPortValidateInterruptPriority+0x78>)
 800c00a:	781b      	ldrb	r3, [r3, #0]
 800c00c:	7afa      	ldrb	r2, [r7, #11]
 800c00e:	429a      	cmp	r2, r3
 800c010:	d20b      	bcs.n	800c02a <vPortValidateInterruptPriority+0x3e>
        __asm volatile
 800c012:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c016:	f383 8811 	msr	BASEPRI, r3
 800c01a:	f3bf 8f6f 	isb	sy
 800c01e:	f3bf 8f4f 	dsb	sy
 800c022:	607b      	str	r3, [r7, #4]
    }
 800c024:	bf00      	nop
 800c026:	bf00      	nop
 800c028:	e7fd      	b.n	800c026 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c02a:	4b0f      	ldr	r3, [pc, #60]	@ (800c068 <vPortValidateInterruptPriority+0x7c>)
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c032:	4b0e      	ldr	r3, [pc, #56]	@ (800c06c <vPortValidateInterruptPriority+0x80>)
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	429a      	cmp	r2, r3
 800c038:	d90b      	bls.n	800c052 <vPortValidateInterruptPriority+0x66>
        __asm volatile
 800c03a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c03e:	f383 8811 	msr	BASEPRI, r3
 800c042:	f3bf 8f6f 	isb	sy
 800c046:	f3bf 8f4f 	dsb	sy
 800c04a:	603b      	str	r3, [r7, #0]
    }
 800c04c:	bf00      	nop
 800c04e:	bf00      	nop
 800c050:	e7fd      	b.n	800c04e <vPortValidateInterruptPriority+0x62>
    }
 800c052:	bf00      	nop
 800c054:	3714      	adds	r7, #20
 800c056:	46bd      	mov	sp, r7
 800c058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c05c:	4770      	bx	lr
 800c05e:	bf00      	nop
 800c060:	e000e3f0 	.word	0xe000e3f0
 800c064:	2000179c 	.word	0x2000179c
 800c068:	e000ed0c 	.word	0xe000ed0c
 800c06c:	200017a0 	.word	0x200017a0

0800c070 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800c070:	b580      	push	{r7, lr}
 800c072:	b08a      	sub	sp, #40	@ 0x28
 800c074:	af00      	add	r7, sp, #0
 800c076:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 800c078:	2300      	movs	r3, #0
 800c07a:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 800c07c:	f7fd ffea 	bl	800a054 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800c080:	4b66      	ldr	r3, [pc, #408]	@ (800c21c <pvPortMalloc+0x1ac>)
 800c082:	681b      	ldr	r3, [r3, #0]
 800c084:	2b00      	cmp	r3, #0
 800c086:	d101      	bne.n	800c08c <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 800c088:	f000 f938 	bl	800c2fc <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c08c:	4b64      	ldr	r3, [pc, #400]	@ (800c220 <pvPortMalloc+0x1b0>)
 800c08e:	681a      	ldr	r2, [r3, #0]
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	4013      	ands	r3, r2
 800c094:	2b00      	cmp	r3, #0
 800c096:	f040 80a9 	bne.w	800c1ec <pvPortMalloc+0x17c>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d02e      	beq.n	800c0fe <pvPortMalloc+0x8e>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 800c0a0:	2208      	movs	r2, #8
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 800c0a6:	687a      	ldr	r2, [r7, #4]
 800c0a8:	429a      	cmp	r2, r3
 800c0aa:	d228      	bcs.n	800c0fe <pvPortMalloc+0x8e>
            {
                xWantedSize += xHeapStructSize;
 800c0ac:	2208      	movs	r2, #8
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	4413      	add	r3, r2
 800c0b2:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	f003 0307 	and.w	r3, r3, #7
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d022      	beq.n	800c104 <pvPortMalloc+0x94>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	f023 0307 	bic.w	r3, r3, #7
 800c0c4:	3308      	adds	r3, #8
 800c0c6:	687a      	ldr	r2, [r7, #4]
 800c0c8:	429a      	cmp	r2, r3
 800c0ca:	d215      	bcs.n	800c0f8 <pvPortMalloc+0x88>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	f023 0307 	bic.w	r3, r3, #7
 800c0d2:	3308      	adds	r3, #8
 800c0d4:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	f003 0307 	and.w	r3, r3, #7
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d011      	beq.n	800c104 <pvPortMalloc+0x94>
        __asm volatile
 800c0e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0e4:	f383 8811 	msr	BASEPRI, r3
 800c0e8:	f3bf 8f6f 	isb	sy
 800c0ec:	f3bf 8f4f 	dsb	sy
 800c0f0:	617b      	str	r3, [r7, #20]
    }
 800c0f2:	bf00      	nop
 800c0f4:	bf00      	nop
 800c0f6:	e7fd      	b.n	800c0f4 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 800c0f8:	2300      	movs	r3, #0
 800c0fa:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c0fc:	e002      	b.n	800c104 <pvPortMalloc+0x94>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 800c0fe:	2300      	movs	r3, #0
 800c100:	607b      	str	r3, [r7, #4]
 800c102:	e000      	b.n	800c106 <pvPortMalloc+0x96>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c104:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d06f      	beq.n	800c1ec <pvPortMalloc+0x17c>
 800c10c:	4b45      	ldr	r3, [pc, #276]	@ (800c224 <pvPortMalloc+0x1b4>)
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	687a      	ldr	r2, [r7, #4]
 800c112:	429a      	cmp	r2, r3
 800c114:	d86a      	bhi.n	800c1ec <pvPortMalloc+0x17c>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 800c116:	4b44      	ldr	r3, [pc, #272]	@ (800c228 <pvPortMalloc+0x1b8>)
 800c118:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800c11a:	4b43      	ldr	r3, [pc, #268]	@ (800c228 <pvPortMalloc+0x1b8>)
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c120:	e004      	b.n	800c12c <pvPortMalloc+0xbc>
                {
                    pxPreviousBlock = pxBlock;
 800c122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c124:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 800c126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c12c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c12e:	685b      	ldr	r3, [r3, #4]
 800c130:	687a      	ldr	r2, [r7, #4]
 800c132:	429a      	cmp	r2, r3
 800c134:	d903      	bls.n	800c13e <pvPortMalloc+0xce>
 800c136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d1f1      	bne.n	800c122 <pvPortMalloc+0xb2>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800c13e:	4b37      	ldr	r3, [pc, #220]	@ (800c21c <pvPortMalloc+0x1ac>)
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c144:	429a      	cmp	r2, r3
 800c146:	d051      	beq.n	800c1ec <pvPortMalloc+0x17c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c148:	6a3b      	ldr	r3, [r7, #32]
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	2208      	movs	r2, #8
 800c14e:	4413      	add	r3, r2
 800c150:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c154:	681a      	ldr	r2, [r3, #0]
 800c156:	6a3b      	ldr	r3, [r7, #32]
 800c158:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c15a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c15c:	685a      	ldr	r2, [r3, #4]
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	1ad2      	subs	r2, r2, r3
 800c162:	2308      	movs	r3, #8
 800c164:	005b      	lsls	r3, r3, #1
 800c166:	429a      	cmp	r2, r3
 800c168:	d920      	bls.n	800c1ac <pvPortMalloc+0x13c>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c16a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	4413      	add	r3, r2
 800c170:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c172:	69bb      	ldr	r3, [r7, #24]
 800c174:	f003 0307 	and.w	r3, r3, #7
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d00b      	beq.n	800c194 <pvPortMalloc+0x124>
        __asm volatile
 800c17c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c180:	f383 8811 	msr	BASEPRI, r3
 800c184:	f3bf 8f6f 	isb	sy
 800c188:	f3bf 8f4f 	dsb	sy
 800c18c:	613b      	str	r3, [r7, #16]
    }
 800c18e:	bf00      	nop
 800c190:	bf00      	nop
 800c192:	e7fd      	b.n	800c190 <pvPortMalloc+0x120>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c196:	685a      	ldr	r2, [r3, #4]
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	1ad2      	subs	r2, r2, r3
 800c19c:	69bb      	ldr	r3, [r7, #24]
 800c19e:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 800c1a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1a2:	687a      	ldr	r2, [r7, #4]
 800c1a4:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c1a6:	69b8      	ldr	r0, [r7, #24]
 800c1a8:	f000 f90a 	bl	800c3c0 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c1ac:	4b1d      	ldr	r3, [pc, #116]	@ (800c224 <pvPortMalloc+0x1b4>)
 800c1ae:	681a      	ldr	r2, [r3, #0]
 800c1b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1b2:	685b      	ldr	r3, [r3, #4]
 800c1b4:	1ad3      	subs	r3, r2, r3
 800c1b6:	4a1b      	ldr	r2, [pc, #108]	@ (800c224 <pvPortMalloc+0x1b4>)
 800c1b8:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c1ba:	4b1a      	ldr	r3, [pc, #104]	@ (800c224 <pvPortMalloc+0x1b4>)
 800c1bc:	681a      	ldr	r2, [r3, #0]
 800c1be:	4b1b      	ldr	r3, [pc, #108]	@ (800c22c <pvPortMalloc+0x1bc>)
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	429a      	cmp	r2, r3
 800c1c4:	d203      	bcs.n	800c1ce <pvPortMalloc+0x15e>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c1c6:	4b17      	ldr	r3, [pc, #92]	@ (800c224 <pvPortMalloc+0x1b4>)
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	4a18      	ldr	r2, [pc, #96]	@ (800c22c <pvPortMalloc+0x1bc>)
 800c1cc:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c1ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1d0:	685a      	ldr	r2, [r3, #4]
 800c1d2:	4b13      	ldr	r3, [pc, #76]	@ (800c220 <pvPortMalloc+0x1b0>)
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	431a      	orrs	r2, r3
 800c1d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1da:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800c1dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1de:	2200      	movs	r2, #0
 800c1e0:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800c1e2:	4b13      	ldr	r3, [pc, #76]	@ (800c230 <pvPortMalloc+0x1c0>)
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	3301      	adds	r3, #1
 800c1e8:	4a11      	ldr	r2, [pc, #68]	@ (800c230 <pvPortMalloc+0x1c0>)
 800c1ea:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800c1ec:	f7fd ff40 	bl	800a070 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c1f0:	69fb      	ldr	r3, [r7, #28]
 800c1f2:	f003 0307 	and.w	r3, r3, #7
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d00b      	beq.n	800c212 <pvPortMalloc+0x1a2>
        __asm volatile
 800c1fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1fe:	f383 8811 	msr	BASEPRI, r3
 800c202:	f3bf 8f6f 	isb	sy
 800c206:	f3bf 8f4f 	dsb	sy
 800c20a:	60fb      	str	r3, [r7, #12]
    }
 800c20c:	bf00      	nop
 800c20e:	bf00      	nop
 800c210:	e7fd      	b.n	800c20e <pvPortMalloc+0x19e>
    return pvReturn;
 800c212:	69fb      	ldr	r3, [r7, #28]
}
 800c214:	4618      	mov	r0, r3
 800c216:	3728      	adds	r7, #40	@ 0x28
 800c218:	46bd      	mov	sp, r7
 800c21a:	bd80      	pop	{r7, pc}
 800c21c:	2001a7ac 	.word	0x2001a7ac
 800c220:	2001a7c0 	.word	0x2001a7c0
 800c224:	2001a7b0 	.word	0x2001a7b0
 800c228:	2001a7a4 	.word	0x2001a7a4
 800c22c:	2001a7b4 	.word	0x2001a7b4
 800c230:	2001a7b8 	.word	0x2001a7b8

0800c234 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800c234:	b580      	push	{r7, lr}
 800c236:	b086      	sub	sp, #24
 800c238:	af00      	add	r7, sp, #0
 800c23a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	2b00      	cmp	r3, #0
 800c244:	d04f      	beq.n	800c2e6 <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800c246:	2308      	movs	r3, #8
 800c248:	425b      	negs	r3, r3
 800c24a:	697a      	ldr	r2, [r7, #20]
 800c24c:	4413      	add	r3, r2
 800c24e:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 800c250:	697b      	ldr	r3, [r7, #20]
 800c252:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c254:	693b      	ldr	r3, [r7, #16]
 800c256:	685a      	ldr	r2, [r3, #4]
 800c258:	4b25      	ldr	r3, [pc, #148]	@ (800c2f0 <vPortFree+0xbc>)
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	4013      	ands	r3, r2
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d10b      	bne.n	800c27a <vPortFree+0x46>
        __asm volatile
 800c262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c266:	f383 8811 	msr	BASEPRI, r3
 800c26a:	f3bf 8f6f 	isb	sy
 800c26e:	f3bf 8f4f 	dsb	sy
 800c272:	60fb      	str	r3, [r7, #12]
    }
 800c274:	bf00      	nop
 800c276:	bf00      	nop
 800c278:	e7fd      	b.n	800c276 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c27a:	693b      	ldr	r3, [r7, #16]
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	2b00      	cmp	r3, #0
 800c280:	d00b      	beq.n	800c29a <vPortFree+0x66>
        __asm volatile
 800c282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c286:	f383 8811 	msr	BASEPRI, r3
 800c28a:	f3bf 8f6f 	isb	sy
 800c28e:	f3bf 8f4f 	dsb	sy
 800c292:	60bb      	str	r3, [r7, #8]
    }
 800c294:	bf00      	nop
 800c296:	bf00      	nop
 800c298:	e7fd      	b.n	800c296 <vPortFree+0x62>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c29a:	693b      	ldr	r3, [r7, #16]
 800c29c:	685a      	ldr	r2, [r3, #4]
 800c29e:	4b14      	ldr	r3, [pc, #80]	@ (800c2f0 <vPortFree+0xbc>)
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	4013      	ands	r3, r2
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d01e      	beq.n	800c2e6 <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800c2a8:	693b      	ldr	r3, [r7, #16]
 800c2aa:	681b      	ldr	r3, [r3, #0]
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d11a      	bne.n	800c2e6 <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c2b0:	693b      	ldr	r3, [r7, #16]
 800c2b2:	685a      	ldr	r2, [r3, #4]
 800c2b4:	4b0e      	ldr	r3, [pc, #56]	@ (800c2f0 <vPortFree+0xbc>)
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	43db      	mvns	r3, r3
 800c2ba:	401a      	ands	r2, r3
 800c2bc:	693b      	ldr	r3, [r7, #16]
 800c2be:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 800c2c0:	f7fd fec8 	bl	800a054 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 800c2c4:	693b      	ldr	r3, [r7, #16]
 800c2c6:	685a      	ldr	r2, [r3, #4]
 800c2c8:	4b0a      	ldr	r3, [pc, #40]	@ (800c2f4 <vPortFree+0xc0>)
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	4413      	add	r3, r2
 800c2ce:	4a09      	ldr	r2, [pc, #36]	@ (800c2f4 <vPortFree+0xc0>)
 800c2d0:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c2d2:	6938      	ldr	r0, [r7, #16]
 800c2d4:	f000 f874 	bl	800c3c0 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800c2d8:	4b07      	ldr	r3, [pc, #28]	@ (800c2f8 <vPortFree+0xc4>)
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	3301      	adds	r3, #1
 800c2de:	4a06      	ldr	r2, [pc, #24]	@ (800c2f8 <vPortFree+0xc4>)
 800c2e0:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 800c2e2:	f7fd fec5 	bl	800a070 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800c2e6:	bf00      	nop
 800c2e8:	3718      	adds	r7, #24
 800c2ea:	46bd      	mov	sp, r7
 800c2ec:	bd80      	pop	{r7, pc}
 800c2ee:	bf00      	nop
 800c2f0:	2001a7c0 	.word	0x2001a7c0
 800c2f4:	2001a7b0 	.word	0x2001a7b0
 800c2f8:	2001a7bc 	.word	0x2001a7bc

0800c2fc <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800c2fc:	b480      	push	{r7}
 800c2fe:	b085      	sub	sp, #20
 800c300:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c302:	f44f 33c8 	mov.w	r3, #102400	@ 0x19000
 800c306:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 800c308:	4b27      	ldr	r3, [pc, #156]	@ (800c3a8 <prvHeapInit+0xac>)
 800c30a:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	f003 0307 	and.w	r3, r3, #7
 800c312:	2b00      	cmp	r3, #0
 800c314:	d00c      	beq.n	800c330 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	3307      	adds	r3, #7
 800c31a:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	f023 0307 	bic.w	r3, r3, #7
 800c322:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c324:	68ba      	ldr	r2, [r7, #8]
 800c326:	68fb      	ldr	r3, [r7, #12]
 800c328:	1ad3      	subs	r3, r2, r3
 800c32a:	4a1f      	ldr	r2, [pc, #124]	@ (800c3a8 <prvHeapInit+0xac>)
 800c32c:	4413      	add	r3, r2
 800c32e:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c334:	4a1d      	ldr	r2, [pc, #116]	@ (800c3ac <prvHeapInit+0xb0>)
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800c33a:	4b1c      	ldr	r3, [pc, #112]	@ (800c3ac <prvHeapInit+0xb0>)
 800c33c:	2200      	movs	r2, #0
 800c33e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	68ba      	ldr	r2, [r7, #8]
 800c344:	4413      	add	r3, r2
 800c346:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 800c348:	2208      	movs	r2, #8
 800c34a:	68fb      	ldr	r3, [r7, #12]
 800c34c:	1a9b      	subs	r3, r3, r2
 800c34e:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	f023 0307 	bic.w	r3, r3, #7
 800c356:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	4a15      	ldr	r2, [pc, #84]	@ (800c3b0 <prvHeapInit+0xb4>)
 800c35c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800c35e:	4b14      	ldr	r3, [pc, #80]	@ (800c3b0 <prvHeapInit+0xb4>)
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	2200      	movs	r2, #0
 800c364:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800c366:	4b12      	ldr	r3, [pc, #72]	@ (800c3b0 <prvHeapInit+0xb4>)
 800c368:	681b      	ldr	r3, [r3, #0]
 800c36a:	2200      	movs	r2, #0
 800c36c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c372:	683b      	ldr	r3, [r7, #0]
 800c374:	68fa      	ldr	r2, [r7, #12]
 800c376:	1ad2      	subs	r2, r2, r3
 800c378:	683b      	ldr	r3, [r7, #0]
 800c37a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c37c:	4b0c      	ldr	r3, [pc, #48]	@ (800c3b0 <prvHeapInit+0xb4>)
 800c37e:	681a      	ldr	r2, [r3, #0]
 800c380:	683b      	ldr	r3, [r7, #0]
 800c382:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c384:	683b      	ldr	r3, [r7, #0]
 800c386:	685b      	ldr	r3, [r3, #4]
 800c388:	4a0a      	ldr	r2, [pc, #40]	@ (800c3b4 <prvHeapInit+0xb8>)
 800c38a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c38c:	683b      	ldr	r3, [r7, #0]
 800c38e:	685b      	ldr	r3, [r3, #4]
 800c390:	4a09      	ldr	r2, [pc, #36]	@ (800c3b8 <prvHeapInit+0xbc>)
 800c392:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c394:	4b09      	ldr	r3, [pc, #36]	@ (800c3bc <prvHeapInit+0xc0>)
 800c396:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c39a:	601a      	str	r2, [r3, #0]
}
 800c39c:	bf00      	nop
 800c39e:	3714      	adds	r7, #20
 800c3a0:	46bd      	mov	sp, r7
 800c3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a6:	4770      	bx	lr
 800c3a8:	200017a4 	.word	0x200017a4
 800c3ac:	2001a7a4 	.word	0x2001a7a4
 800c3b0:	2001a7ac 	.word	0x2001a7ac
 800c3b4:	2001a7b4 	.word	0x2001a7b4
 800c3b8:	2001a7b0 	.word	0x2001a7b0
 800c3bc:	2001a7c0 	.word	0x2001a7c0

0800c3c0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 800c3c0:	b480      	push	{r7}
 800c3c2:	b085      	sub	sp, #20
 800c3c4:	af00      	add	r7, sp, #0
 800c3c6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c3c8:	4b28      	ldr	r3, [pc, #160]	@ (800c46c <prvInsertBlockIntoFreeList+0xac>)
 800c3ca:	60fb      	str	r3, [r7, #12]
 800c3cc:	e002      	b.n	800c3d4 <prvInsertBlockIntoFreeList+0x14>
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	60fb      	str	r3, [r7, #12]
 800c3d4:	68fb      	ldr	r3, [r7, #12]
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	687a      	ldr	r2, [r7, #4]
 800c3da:	429a      	cmp	r2, r3
 800c3dc:	d8f7      	bhi.n	800c3ce <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	685b      	ldr	r3, [r3, #4]
 800c3e6:	68ba      	ldr	r2, [r7, #8]
 800c3e8:	4413      	add	r3, r2
 800c3ea:	687a      	ldr	r2, [r7, #4]
 800c3ec:	429a      	cmp	r2, r3
 800c3ee:	d108      	bne.n	800c402 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	685a      	ldr	r2, [r3, #4]
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	685b      	ldr	r3, [r3, #4]
 800c3f8:	441a      	add	r2, r3
 800c3fa:	68fb      	ldr	r3, [r7, #12]
 800c3fc:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	685b      	ldr	r3, [r3, #4]
 800c40a:	68ba      	ldr	r2, [r7, #8]
 800c40c:	441a      	add	r2, r3
 800c40e:	68fb      	ldr	r3, [r7, #12]
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	429a      	cmp	r2, r3
 800c414:	d118      	bne.n	800c448 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	681a      	ldr	r2, [r3, #0]
 800c41a:	4b15      	ldr	r3, [pc, #84]	@ (800c470 <prvInsertBlockIntoFreeList+0xb0>)
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	429a      	cmp	r2, r3
 800c420:	d00d      	beq.n	800c43e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	685a      	ldr	r2, [r3, #4]
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	685b      	ldr	r3, [r3, #4]
 800c42c:	441a      	add	r2, r3
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	681a      	ldr	r2, [r3, #0]
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	601a      	str	r2, [r3, #0]
 800c43c:	e008      	b.n	800c450 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c43e:	4b0c      	ldr	r3, [pc, #48]	@ (800c470 <prvInsertBlockIntoFreeList+0xb0>)
 800c440:	681a      	ldr	r2, [r3, #0]
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	601a      	str	r2, [r3, #0]
 800c446:	e003      	b.n	800c450 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	681a      	ldr	r2, [r3, #0]
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 800c450:	68fa      	ldr	r2, [r7, #12]
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	429a      	cmp	r2, r3
 800c456:	d002      	beq.n	800c45e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	687a      	ldr	r2, [r7, #4]
 800c45c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800c45e:	bf00      	nop
 800c460:	3714      	adds	r7, #20
 800c462:	46bd      	mov	sp, r7
 800c464:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c468:	4770      	bx	lr
 800c46a:	bf00      	nop
 800c46c:	2001a7a4 	.word	0x2001a7a4
 800c470:	2001a7ac 	.word	0x2001a7ac

0800c474 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 800c474:	b580      	push	{r7, lr}
 800c476:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 800c478:	4803      	ldr	r0, [pc, #12]	@ (800c488 <_cbSendSystemDesc+0x14>)
 800c47a:	f001 fa9f 	bl	800d9bc <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 800c47e:	4803      	ldr	r0, [pc, #12]	@ (800c48c <_cbSendSystemDesc+0x18>)
 800c480:	f001 fa9c 	bl	800d9bc <SEGGER_SYSVIEW_SendSysDesc>
}
 800c484:	bf00      	nop
 800c486:	bd80      	pop	{r7, pc}
 800c488:	0800fa88 	.word	0x0800fa88
 800c48c:	0800fac8 	.word	0x0800fac8

0800c490 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 800c490:	b580      	push	{r7, lr}
 800c492:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 800c494:	4b06      	ldr	r3, [pc, #24]	@ (800c4b0 <SEGGER_SYSVIEW_Conf+0x20>)
 800c496:	6818      	ldr	r0, [r3, #0]
 800c498:	4b05      	ldr	r3, [pc, #20]	@ (800c4b0 <SEGGER_SYSVIEW_Conf+0x20>)
 800c49a:	6819      	ldr	r1, [r3, #0]
 800c49c:	4b05      	ldr	r3, [pc, #20]	@ (800c4b4 <SEGGER_SYSVIEW_Conf+0x24>)
 800c49e:	4a06      	ldr	r2, [pc, #24]	@ (800c4b8 <SEGGER_SYSVIEW_Conf+0x28>)
 800c4a0:	f000 fd5c 	bl	800cf5c <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 800c4a4:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 800c4a8:	f000 fd9c 	bl	800cfe4 <SEGGER_SYSVIEW_SetRAMBase>
}
 800c4ac:	bf00      	nop
 800c4ae:	bd80      	pop	{r7, pc}
 800c4b0:	200000a4 	.word	0x200000a4
 800c4b4:	0800c475 	.word	0x0800c475
 800c4b8:	0800fb64 	.word	0x0800fb64

0800c4bc <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 800c4bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c4be:	b085      	sub	sp, #20
 800c4c0:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 800c4c2:	2300      	movs	r3, #0
 800c4c4:	607b      	str	r3, [r7, #4]
 800c4c6:	e033      	b.n	800c530 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 800c4c8:	491e      	ldr	r1, [pc, #120]	@ (800c544 <_cbSendTaskList+0x88>)
 800c4ca:	687a      	ldr	r2, [r7, #4]
 800c4cc:	4613      	mov	r3, r2
 800c4ce:	009b      	lsls	r3, r3, #2
 800c4d0:	4413      	add	r3, r2
 800c4d2:	009b      	lsls	r3, r3, #2
 800c4d4:	440b      	add	r3, r1
 800c4d6:	6818      	ldr	r0, [r3, #0]
 800c4d8:	491a      	ldr	r1, [pc, #104]	@ (800c544 <_cbSendTaskList+0x88>)
 800c4da:	687a      	ldr	r2, [r7, #4]
 800c4dc:	4613      	mov	r3, r2
 800c4de:	009b      	lsls	r3, r3, #2
 800c4e0:	4413      	add	r3, r2
 800c4e2:	009b      	lsls	r3, r3, #2
 800c4e4:	440b      	add	r3, r1
 800c4e6:	3304      	adds	r3, #4
 800c4e8:	6819      	ldr	r1, [r3, #0]
 800c4ea:	4c16      	ldr	r4, [pc, #88]	@ (800c544 <_cbSendTaskList+0x88>)
 800c4ec:	687a      	ldr	r2, [r7, #4]
 800c4ee:	4613      	mov	r3, r2
 800c4f0:	009b      	lsls	r3, r3, #2
 800c4f2:	4413      	add	r3, r2
 800c4f4:	009b      	lsls	r3, r3, #2
 800c4f6:	4423      	add	r3, r4
 800c4f8:	3308      	adds	r3, #8
 800c4fa:	681c      	ldr	r4, [r3, #0]
 800c4fc:	4d11      	ldr	r5, [pc, #68]	@ (800c544 <_cbSendTaskList+0x88>)
 800c4fe:	687a      	ldr	r2, [r7, #4]
 800c500:	4613      	mov	r3, r2
 800c502:	009b      	lsls	r3, r3, #2
 800c504:	4413      	add	r3, r2
 800c506:	009b      	lsls	r3, r3, #2
 800c508:	442b      	add	r3, r5
 800c50a:	330c      	adds	r3, #12
 800c50c:	681d      	ldr	r5, [r3, #0]
 800c50e:	4e0d      	ldr	r6, [pc, #52]	@ (800c544 <_cbSendTaskList+0x88>)
 800c510:	687a      	ldr	r2, [r7, #4]
 800c512:	4613      	mov	r3, r2
 800c514:	009b      	lsls	r3, r3, #2
 800c516:	4413      	add	r3, r2
 800c518:	009b      	lsls	r3, r3, #2
 800c51a:	4433      	add	r3, r6
 800c51c:	3310      	adds	r3, #16
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	9300      	str	r3, [sp, #0]
 800c522:	462b      	mov	r3, r5
 800c524:	4622      	mov	r2, r4
 800c526:	f000 f8bd 	bl	800c6a4 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	3301      	adds	r3, #1
 800c52e:	607b      	str	r3, [r7, #4]
 800c530:	4b05      	ldr	r3, [pc, #20]	@ (800c548 <_cbSendTaskList+0x8c>)
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	687a      	ldr	r2, [r7, #4]
 800c536:	429a      	cmp	r2, r3
 800c538:	d3c6      	bcc.n	800c4c8 <_cbSendTaskList+0xc>
  }
}
 800c53a:	bf00      	nop
 800c53c:	bf00      	nop
 800c53e:	370c      	adds	r7, #12
 800c540:	46bd      	mov	sp, r7
 800c542:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c544:	2001a7c4 	.word	0x2001a7c4
 800c548:	2001a864 	.word	0x2001a864

0800c54c <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 800c54c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c550:	b082      	sub	sp, #8
 800c552:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 800c554:	f7fd fe3e 	bl	800a1d4 <xTaskGetTickCountFromISR>
 800c558:	4603      	mov	r3, r0
 800c55a:	2200      	movs	r2, #0
 800c55c:	469a      	mov	sl, r3
 800c55e:	4693      	mov	fp, r2
 800c560:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 800c564:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c568:	4602      	mov	r2, r0
 800c56a:	460b      	mov	r3, r1
 800c56c:	f04f 0a00 	mov.w	sl, #0
 800c570:	f04f 0b00 	mov.w	fp, #0
 800c574:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 800c578:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 800c57c:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 800c580:	4652      	mov	r2, sl
 800c582:	465b      	mov	r3, fp
 800c584:	1a14      	subs	r4, r2, r0
 800c586:	eb63 0501 	sbc.w	r5, r3, r1
 800c58a:	f04f 0200 	mov.w	r2, #0
 800c58e:	f04f 0300 	mov.w	r3, #0
 800c592:	00ab      	lsls	r3, r5, #2
 800c594:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800c598:	00a2      	lsls	r2, r4, #2
 800c59a:	4614      	mov	r4, r2
 800c59c:	461d      	mov	r5, r3
 800c59e:	eb14 0800 	adds.w	r8, r4, r0
 800c5a2:	eb45 0901 	adc.w	r9, r5, r1
 800c5a6:	f04f 0200 	mov.w	r2, #0
 800c5aa:	f04f 0300 	mov.w	r3, #0
 800c5ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c5b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c5b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c5ba:	4690      	mov	r8, r2
 800c5bc:	4699      	mov	r9, r3
 800c5be:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 800c5c2:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 800c5c6:	4610      	mov	r0, r2
 800c5c8:	4619      	mov	r1, r3
 800c5ca:	3708      	adds	r7, #8
 800c5cc:	46bd      	mov	sp, r7
 800c5ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

0800c5d4 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 800c5d4:	b580      	push	{r7, lr}
 800c5d6:	b086      	sub	sp, #24
 800c5d8:	af02      	add	r7, sp, #8
 800c5da:	60f8      	str	r0, [r7, #12]
 800c5dc:	60b9      	str	r1, [r7, #8]
 800c5de:	607a      	str	r2, [r7, #4]
 800c5e0:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 800c5e2:	2205      	movs	r2, #5
 800c5e4:	492b      	ldr	r1, [pc, #172]	@ (800c694 <SYSVIEW_AddTask+0xc0>)
 800c5e6:	68b8      	ldr	r0, [r7, #8]
 800c5e8:	f001 fd6c 	bl	800e0c4 <memcmp>
 800c5ec:	4603      	mov	r3, r0
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d04b      	beq.n	800c68a <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 800c5f2:	4b29      	ldr	r3, [pc, #164]	@ (800c698 <SYSVIEW_AddTask+0xc4>)
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	2b07      	cmp	r3, #7
 800c5f8:	d903      	bls.n	800c602 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800c5fa:	4828      	ldr	r0, [pc, #160]	@ (800c69c <SYSVIEW_AddTask+0xc8>)
 800c5fc:	f001 fce6 	bl	800dfcc <SEGGER_SYSVIEW_Warn>
    return;
 800c600:	e044      	b.n	800c68c <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 800c602:	4b25      	ldr	r3, [pc, #148]	@ (800c698 <SYSVIEW_AddTask+0xc4>)
 800c604:	681a      	ldr	r2, [r3, #0]
 800c606:	4926      	ldr	r1, [pc, #152]	@ (800c6a0 <SYSVIEW_AddTask+0xcc>)
 800c608:	4613      	mov	r3, r2
 800c60a:	009b      	lsls	r3, r3, #2
 800c60c:	4413      	add	r3, r2
 800c60e:	009b      	lsls	r3, r3, #2
 800c610:	440b      	add	r3, r1
 800c612:	68fa      	ldr	r2, [r7, #12]
 800c614:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 800c616:	4b20      	ldr	r3, [pc, #128]	@ (800c698 <SYSVIEW_AddTask+0xc4>)
 800c618:	681a      	ldr	r2, [r3, #0]
 800c61a:	4921      	ldr	r1, [pc, #132]	@ (800c6a0 <SYSVIEW_AddTask+0xcc>)
 800c61c:	4613      	mov	r3, r2
 800c61e:	009b      	lsls	r3, r3, #2
 800c620:	4413      	add	r3, r2
 800c622:	009b      	lsls	r3, r3, #2
 800c624:	440b      	add	r3, r1
 800c626:	3304      	adds	r3, #4
 800c628:	68ba      	ldr	r2, [r7, #8]
 800c62a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 800c62c:	4b1a      	ldr	r3, [pc, #104]	@ (800c698 <SYSVIEW_AddTask+0xc4>)
 800c62e:	681a      	ldr	r2, [r3, #0]
 800c630:	491b      	ldr	r1, [pc, #108]	@ (800c6a0 <SYSVIEW_AddTask+0xcc>)
 800c632:	4613      	mov	r3, r2
 800c634:	009b      	lsls	r3, r3, #2
 800c636:	4413      	add	r3, r2
 800c638:	009b      	lsls	r3, r3, #2
 800c63a:	440b      	add	r3, r1
 800c63c:	3308      	adds	r3, #8
 800c63e:	687a      	ldr	r2, [r7, #4]
 800c640:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 800c642:	4b15      	ldr	r3, [pc, #84]	@ (800c698 <SYSVIEW_AddTask+0xc4>)
 800c644:	681a      	ldr	r2, [r3, #0]
 800c646:	4916      	ldr	r1, [pc, #88]	@ (800c6a0 <SYSVIEW_AddTask+0xcc>)
 800c648:	4613      	mov	r3, r2
 800c64a:	009b      	lsls	r3, r3, #2
 800c64c:	4413      	add	r3, r2
 800c64e:	009b      	lsls	r3, r3, #2
 800c650:	440b      	add	r3, r1
 800c652:	330c      	adds	r3, #12
 800c654:	683a      	ldr	r2, [r7, #0]
 800c656:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 800c658:	4b0f      	ldr	r3, [pc, #60]	@ (800c698 <SYSVIEW_AddTask+0xc4>)
 800c65a:	681a      	ldr	r2, [r3, #0]
 800c65c:	4910      	ldr	r1, [pc, #64]	@ (800c6a0 <SYSVIEW_AddTask+0xcc>)
 800c65e:	4613      	mov	r3, r2
 800c660:	009b      	lsls	r3, r3, #2
 800c662:	4413      	add	r3, r2
 800c664:	009b      	lsls	r3, r3, #2
 800c666:	440b      	add	r3, r1
 800c668:	3310      	adds	r3, #16
 800c66a:	69ba      	ldr	r2, [r7, #24]
 800c66c:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 800c66e:	4b0a      	ldr	r3, [pc, #40]	@ (800c698 <SYSVIEW_AddTask+0xc4>)
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	3301      	adds	r3, #1
 800c674:	4a08      	ldr	r2, [pc, #32]	@ (800c698 <SYSVIEW_AddTask+0xc4>)
 800c676:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 800c678:	69bb      	ldr	r3, [r7, #24]
 800c67a:	9300      	str	r3, [sp, #0]
 800c67c:	683b      	ldr	r3, [r7, #0]
 800c67e:	687a      	ldr	r2, [r7, #4]
 800c680:	68b9      	ldr	r1, [r7, #8]
 800c682:	68f8      	ldr	r0, [r7, #12]
 800c684:	f000 f80e 	bl	800c6a4 <SYSVIEW_SendTaskInfo>
 800c688:	e000      	b.n	800c68c <SYSVIEW_AddTask+0xb8>
    return;
 800c68a:	bf00      	nop

}
 800c68c:	3710      	adds	r7, #16
 800c68e:	46bd      	mov	sp, r7
 800c690:	bd80      	pop	{r7, pc}
 800c692:	bf00      	nop
 800c694:	0800fad8 	.word	0x0800fad8
 800c698:	2001a864 	.word	0x2001a864
 800c69c:	0800fae0 	.word	0x0800fae0
 800c6a0:	2001a7c4 	.word	0x2001a7c4

0800c6a4 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 800c6a4:	b580      	push	{r7, lr}
 800c6a6:	b08a      	sub	sp, #40	@ 0x28
 800c6a8:	af00      	add	r7, sp, #0
 800c6aa:	60f8      	str	r0, [r7, #12]
 800c6ac:	60b9      	str	r1, [r7, #8]
 800c6ae:	607a      	str	r2, [r7, #4]
 800c6b0:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 800c6b2:	f107 0314 	add.w	r3, r7, #20
 800c6b6:	2214      	movs	r2, #20
 800c6b8:	2100      	movs	r1, #0
 800c6ba:	4618      	mov	r0, r3
 800c6bc:	f001 fd12 	bl	800e0e4 <memset>
  TaskInfo.TaskID     = TaskID;
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 800c6c4:	68bb      	ldr	r3, [r7, #8]
 800c6c6:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 800c6cc:	683b      	ldr	r3, [r7, #0]
 800c6ce:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 800c6d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c6d2:	627b      	str	r3, [r7, #36]	@ 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 800c6d4:	f107 0314 	add.w	r3, r7, #20
 800c6d8:	4618      	mov	r0, r3
 800c6da:	f001 f877 	bl	800d7cc <SEGGER_SYSVIEW_SendTaskInfo>
}
 800c6de:	bf00      	nop
 800c6e0:	3728      	adds	r7, #40	@ 0x28
 800c6e2:	46bd      	mov	sp, r7
 800c6e4:	bd80      	pop	{r7, pc}
	...

0800c6e8 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 800c6e8:	b580      	push	{r7, lr}
 800c6ea:	b082      	sub	sp, #8
 800c6ec:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 800c6ee:	4b26      	ldr	r3, [pc, #152]	@ (800c788 <_DoInit+0xa0>)
 800c6f0:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 800c6f2:	22a8      	movs	r2, #168	@ 0xa8
 800c6f4:	2100      	movs	r1, #0
 800c6f6:	6838      	ldr	r0, [r7, #0]
 800c6f8:	f001 fcf4 	bl	800e0e4 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 800c6fc:	683b      	ldr	r3, [r7, #0]
 800c6fe:	2203      	movs	r2, #3
 800c700:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 800c702:	683b      	ldr	r3, [r7, #0]
 800c704:	2203      	movs	r2, #3
 800c706:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 800c708:	683b      	ldr	r3, [r7, #0]
 800c70a:	4a20      	ldr	r2, [pc, #128]	@ (800c78c <_DoInit+0xa4>)
 800c70c:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 800c70e:	683b      	ldr	r3, [r7, #0]
 800c710:	4a1f      	ldr	r2, [pc, #124]	@ (800c790 <_DoInit+0xa8>)
 800c712:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 800c714:	683b      	ldr	r3, [r7, #0]
 800c716:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800c71a:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 800c71c:	683b      	ldr	r3, [r7, #0]
 800c71e:	2200      	movs	r2, #0
 800c720:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 800c722:	683b      	ldr	r3, [r7, #0]
 800c724:	2200      	movs	r2, #0
 800c726:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800c728:	683b      	ldr	r3, [r7, #0]
 800c72a:	2200      	movs	r2, #0
 800c72c:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 800c72e:	683b      	ldr	r3, [r7, #0]
 800c730:	4a16      	ldr	r2, [pc, #88]	@ (800c78c <_DoInit+0xa4>)
 800c732:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 800c734:	683b      	ldr	r3, [r7, #0]
 800c736:	4a17      	ldr	r2, [pc, #92]	@ (800c794 <_DoInit+0xac>)
 800c738:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 800c73a:	683b      	ldr	r3, [r7, #0]
 800c73c:	2210      	movs	r2, #16
 800c73e:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 800c740:	683b      	ldr	r3, [r7, #0]
 800c742:	2200      	movs	r2, #0
 800c744:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 800c746:	683b      	ldr	r3, [r7, #0]
 800c748:	2200      	movs	r2, #0
 800c74a:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800c74c:	683b      	ldr	r3, [r7, #0]
 800c74e:	2200      	movs	r2, #0
 800c750:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800c752:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 800c756:	2300      	movs	r3, #0
 800c758:	607b      	str	r3, [r7, #4]
 800c75a:	e00c      	b.n	800c776 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	f1c3 030f 	rsb	r3, r3, #15
 800c762:	4a0d      	ldr	r2, [pc, #52]	@ (800c798 <_DoInit+0xb0>)
 800c764:	5cd1      	ldrb	r1, [r2, r3]
 800c766:	683a      	ldr	r2, [r7, #0]
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	4413      	add	r3, r2
 800c76c:	460a      	mov	r2, r1
 800c76e:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	3301      	adds	r3, #1
 800c774:	607b      	str	r3, [r7, #4]
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	2b0f      	cmp	r3, #15
 800c77a:	d9ef      	bls.n	800c75c <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800c77c:	f3bf 8f5f 	dmb	sy
}
 800c780:	bf00      	nop
 800c782:	3708      	adds	r7, #8
 800c784:	46bd      	mov	sp, r7
 800c786:	bd80      	pop	{r7, pc}
 800c788:	2001a868 	.word	0x2001a868
 800c78c:	0800fb30 	.word	0x0800fb30
 800c790:	2001a910 	.word	0x2001a910
 800c794:	2001ad10 	.word	0x2001ad10
 800c798:	0800fb6c 	.word	0x0800fb6c

0800c79c <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 800c79c:	b580      	push	{r7, lr}
 800c79e:	b08c      	sub	sp, #48	@ 0x30
 800c7a0:	af00      	add	r7, sp, #0
 800c7a2:	60f8      	str	r0, [r7, #12]
 800c7a4:	60b9      	str	r1, [r7, #8]
 800c7a6:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 800c7a8:	4b3e      	ldr	r3, [pc, #248]	@ (800c8a4 <SEGGER_RTT_ReadNoLock+0x108>)
 800c7aa:	623b      	str	r3, [r7, #32]
 800c7ac:	6a3b      	ldr	r3, [r7, #32]
 800c7ae:	781b      	ldrb	r3, [r3, #0]
 800c7b0:	b2db      	uxtb	r3, r3
 800c7b2:	2b53      	cmp	r3, #83	@ 0x53
 800c7b4:	d001      	beq.n	800c7ba <SEGGER_RTT_ReadNoLock+0x1e>
 800c7b6:	f7ff ff97 	bl	800c6e8 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800c7ba:	68fa      	ldr	r2, [r7, #12]
 800c7bc:	4613      	mov	r3, r2
 800c7be:	005b      	lsls	r3, r3, #1
 800c7c0:	4413      	add	r3, r2
 800c7c2:	00db      	lsls	r3, r3, #3
 800c7c4:	3360      	adds	r3, #96	@ 0x60
 800c7c6:	4a37      	ldr	r2, [pc, #220]	@ (800c8a4 <SEGGER_RTT_ReadNoLock+0x108>)
 800c7c8:	4413      	add	r3, r2
 800c7ca:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 800c7cc:	68bb      	ldr	r3, [r7, #8]
 800c7ce:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 800c7d0:	69fb      	ldr	r3, [r7, #28]
 800c7d2:	691b      	ldr	r3, [r3, #16]
 800c7d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 800c7d6:	69fb      	ldr	r3, [r7, #28]
 800c7d8:	68db      	ldr	r3, [r3, #12]
 800c7da:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 800c7dc:	2300      	movs	r3, #0
 800c7de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 800c7e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c7e2:	69bb      	ldr	r3, [r7, #24]
 800c7e4:	429a      	cmp	r2, r3
 800c7e6:	d92b      	bls.n	800c840 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 800c7e8:	69fb      	ldr	r3, [r7, #28]
 800c7ea:	689a      	ldr	r2, [r3, #8]
 800c7ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7ee:	1ad3      	subs	r3, r2, r3
 800c7f0:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800c7f2:	697a      	ldr	r2, [r7, #20]
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	4293      	cmp	r3, r2
 800c7f8:	bf28      	it	cs
 800c7fa:	4613      	movcs	r3, r2
 800c7fc:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800c7fe:	69fb      	ldr	r3, [r7, #28]
 800c800:	685a      	ldr	r2, [r3, #4]
 800c802:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c804:	4413      	add	r3, r2
 800c806:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800c808:	697a      	ldr	r2, [r7, #20]
 800c80a:	6939      	ldr	r1, [r7, #16]
 800c80c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c80e:	f001 fc9d 	bl	800e14c <memcpy>
    NumBytesRead += NumBytesRem;
 800c812:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c814:	697b      	ldr	r3, [r7, #20]
 800c816:	4413      	add	r3, r2
 800c818:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 800c81a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c81c:	697b      	ldr	r3, [r7, #20]
 800c81e:	4413      	add	r3, r2
 800c820:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800c822:	687a      	ldr	r2, [r7, #4]
 800c824:	697b      	ldr	r3, [r7, #20]
 800c826:	1ad3      	subs	r3, r2, r3
 800c828:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800c82a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c82c:	697b      	ldr	r3, [r7, #20]
 800c82e:	4413      	add	r3, r2
 800c830:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800c832:	69fb      	ldr	r3, [r7, #28]
 800c834:	689b      	ldr	r3, [r3, #8]
 800c836:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c838:	429a      	cmp	r2, r3
 800c83a:	d101      	bne.n	800c840 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 800c83c:	2300      	movs	r3, #0
 800c83e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 800c840:	69ba      	ldr	r2, [r7, #24]
 800c842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c844:	1ad3      	subs	r3, r2, r3
 800c846:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 800c848:	697a      	ldr	r2, [r7, #20]
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	4293      	cmp	r3, r2
 800c84e:	bf28      	it	cs
 800c850:	4613      	movcs	r3, r2
 800c852:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 800c854:	697b      	ldr	r3, [r7, #20]
 800c856:	2b00      	cmp	r3, #0
 800c858:	d019      	beq.n	800c88e <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800c85a:	69fb      	ldr	r3, [r7, #28]
 800c85c:	685a      	ldr	r2, [r3, #4]
 800c85e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c860:	4413      	add	r3, r2
 800c862:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800c864:	697a      	ldr	r2, [r7, #20]
 800c866:	6939      	ldr	r1, [r7, #16]
 800c868:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c86a:	f001 fc6f 	bl	800e14c <memcpy>
    NumBytesRead += NumBytesRem;
 800c86e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c870:	697b      	ldr	r3, [r7, #20]
 800c872:	4413      	add	r3, r2
 800c874:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 800c876:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c878:	697b      	ldr	r3, [r7, #20]
 800c87a:	4413      	add	r3, r2
 800c87c:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800c87e:	687a      	ldr	r2, [r7, #4]
 800c880:	697b      	ldr	r3, [r7, #20]
 800c882:	1ad3      	subs	r3, r2, r3
 800c884:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800c886:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c888:	697b      	ldr	r3, [r7, #20]
 800c88a:	4413      	add	r3, r2
 800c88c:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 800c88e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c890:	2b00      	cmp	r3, #0
 800c892:	d002      	beq.n	800c89a <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 800c894:	69fb      	ldr	r3, [r7, #28]
 800c896:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c898:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800c89a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800c89c:	4618      	mov	r0, r3
 800c89e:	3730      	adds	r7, #48	@ 0x30
 800c8a0:	46bd      	mov	sp, r7
 800c8a2:	bd80      	pop	{r7, pc}
 800c8a4:	2001a868 	.word	0x2001a868

0800c8a8 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800c8a8:	b580      	push	{r7, lr}
 800c8aa:	b088      	sub	sp, #32
 800c8ac:	af00      	add	r7, sp, #0
 800c8ae:	60f8      	str	r0, [r7, #12]
 800c8b0:	60b9      	str	r1, [r7, #8]
 800c8b2:	607a      	str	r2, [r7, #4]
 800c8b4:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 800c8b6:	4b3d      	ldr	r3, [pc, #244]	@ (800c9ac <SEGGER_RTT_AllocUpBuffer+0x104>)
 800c8b8:	61bb      	str	r3, [r7, #24]
 800c8ba:	69bb      	ldr	r3, [r7, #24]
 800c8bc:	781b      	ldrb	r3, [r3, #0]
 800c8be:	b2db      	uxtb	r3, r3
 800c8c0:	2b53      	cmp	r3, #83	@ 0x53
 800c8c2:	d001      	beq.n	800c8c8 <SEGGER_RTT_AllocUpBuffer+0x20>
 800c8c4:	f7ff ff10 	bl	800c6e8 <_DoInit>
  SEGGER_RTT_LOCK();
 800c8c8:	f3ef 8311 	mrs	r3, BASEPRI
 800c8cc:	f04f 0120 	mov.w	r1, #32
 800c8d0:	f381 8811 	msr	BASEPRI, r1
 800c8d4:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800c8d6:	4b35      	ldr	r3, [pc, #212]	@ (800c9ac <SEGGER_RTT_AllocUpBuffer+0x104>)
 800c8d8:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 800c8da:	2300      	movs	r3, #0
 800c8dc:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 800c8de:	6939      	ldr	r1, [r7, #16]
 800c8e0:	69fb      	ldr	r3, [r7, #28]
 800c8e2:	1c5a      	adds	r2, r3, #1
 800c8e4:	4613      	mov	r3, r2
 800c8e6:	005b      	lsls	r3, r3, #1
 800c8e8:	4413      	add	r3, r2
 800c8ea:	00db      	lsls	r3, r3, #3
 800c8ec:	440b      	add	r3, r1
 800c8ee:	3304      	adds	r3, #4
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d008      	beq.n	800c908 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 800c8f6:	69fb      	ldr	r3, [r7, #28]
 800c8f8:	3301      	adds	r3, #1
 800c8fa:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 800c8fc:	693b      	ldr	r3, [r7, #16]
 800c8fe:	691b      	ldr	r3, [r3, #16]
 800c900:	69fa      	ldr	r2, [r7, #28]
 800c902:	429a      	cmp	r2, r3
 800c904:	dbeb      	blt.n	800c8de <SEGGER_RTT_AllocUpBuffer+0x36>
 800c906:	e000      	b.n	800c90a <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 800c908:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 800c90a:	693b      	ldr	r3, [r7, #16]
 800c90c:	691b      	ldr	r3, [r3, #16]
 800c90e:	69fa      	ldr	r2, [r7, #28]
 800c910:	429a      	cmp	r2, r3
 800c912:	da3f      	bge.n	800c994 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 800c914:	6939      	ldr	r1, [r7, #16]
 800c916:	69fb      	ldr	r3, [r7, #28]
 800c918:	1c5a      	adds	r2, r3, #1
 800c91a:	4613      	mov	r3, r2
 800c91c:	005b      	lsls	r3, r3, #1
 800c91e:	4413      	add	r3, r2
 800c920:	00db      	lsls	r3, r3, #3
 800c922:	440b      	add	r3, r1
 800c924:	68fa      	ldr	r2, [r7, #12]
 800c926:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 800c928:	6939      	ldr	r1, [r7, #16]
 800c92a:	69fb      	ldr	r3, [r7, #28]
 800c92c:	1c5a      	adds	r2, r3, #1
 800c92e:	4613      	mov	r3, r2
 800c930:	005b      	lsls	r3, r3, #1
 800c932:	4413      	add	r3, r2
 800c934:	00db      	lsls	r3, r3, #3
 800c936:	440b      	add	r3, r1
 800c938:	3304      	adds	r3, #4
 800c93a:	68ba      	ldr	r2, [r7, #8]
 800c93c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 800c93e:	6939      	ldr	r1, [r7, #16]
 800c940:	69fa      	ldr	r2, [r7, #28]
 800c942:	4613      	mov	r3, r2
 800c944:	005b      	lsls	r3, r3, #1
 800c946:	4413      	add	r3, r2
 800c948:	00db      	lsls	r3, r3, #3
 800c94a:	440b      	add	r3, r1
 800c94c:	3320      	adds	r3, #32
 800c94e:	687a      	ldr	r2, [r7, #4]
 800c950:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 800c952:	6939      	ldr	r1, [r7, #16]
 800c954:	69fa      	ldr	r2, [r7, #28]
 800c956:	4613      	mov	r3, r2
 800c958:	005b      	lsls	r3, r3, #1
 800c95a:	4413      	add	r3, r2
 800c95c:	00db      	lsls	r3, r3, #3
 800c95e:	440b      	add	r3, r1
 800c960:	3328      	adds	r3, #40	@ 0x28
 800c962:	2200      	movs	r2, #0
 800c964:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 800c966:	6939      	ldr	r1, [r7, #16]
 800c968:	69fa      	ldr	r2, [r7, #28]
 800c96a:	4613      	mov	r3, r2
 800c96c:	005b      	lsls	r3, r3, #1
 800c96e:	4413      	add	r3, r2
 800c970:	00db      	lsls	r3, r3, #3
 800c972:	440b      	add	r3, r1
 800c974:	3324      	adds	r3, #36	@ 0x24
 800c976:	2200      	movs	r2, #0
 800c978:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 800c97a:	6939      	ldr	r1, [r7, #16]
 800c97c:	69fa      	ldr	r2, [r7, #28]
 800c97e:	4613      	mov	r3, r2
 800c980:	005b      	lsls	r3, r3, #1
 800c982:	4413      	add	r3, r2
 800c984:	00db      	lsls	r3, r3, #3
 800c986:	440b      	add	r3, r1
 800c988:	332c      	adds	r3, #44	@ 0x2c
 800c98a:	683a      	ldr	r2, [r7, #0]
 800c98c:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800c98e:	f3bf 8f5f 	dmb	sy
 800c992:	e002      	b.n	800c99a <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 800c994:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c998:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 800c99a:	697b      	ldr	r3, [r7, #20]
 800c99c:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 800c9a0:	69fb      	ldr	r3, [r7, #28]
}
 800c9a2:	4618      	mov	r0, r3
 800c9a4:	3720      	adds	r7, #32
 800c9a6:	46bd      	mov	sp, r7
 800c9a8:	bd80      	pop	{r7, pc}
 800c9aa:	bf00      	nop
 800c9ac:	2001a868 	.word	0x2001a868

0800c9b0 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800c9b0:	b580      	push	{r7, lr}
 800c9b2:	b08a      	sub	sp, #40	@ 0x28
 800c9b4:	af00      	add	r7, sp, #0
 800c9b6:	60f8      	str	r0, [r7, #12]
 800c9b8:	60b9      	str	r1, [r7, #8]
 800c9ba:	607a      	str	r2, [r7, #4]
 800c9bc:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 800c9be:	4b21      	ldr	r3, [pc, #132]	@ (800ca44 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800c9c0:	623b      	str	r3, [r7, #32]
 800c9c2:	6a3b      	ldr	r3, [r7, #32]
 800c9c4:	781b      	ldrb	r3, [r3, #0]
 800c9c6:	b2db      	uxtb	r3, r3
 800c9c8:	2b53      	cmp	r3, #83	@ 0x53
 800c9ca:	d001      	beq.n	800c9d0 <SEGGER_RTT_ConfigDownBuffer+0x20>
 800c9cc:	f7ff fe8c 	bl	800c6e8 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800c9d0:	4b1c      	ldr	r3, [pc, #112]	@ (800ca44 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800c9d2:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 800c9d4:	68fb      	ldr	r3, [r7, #12]
 800c9d6:	2b02      	cmp	r3, #2
 800c9d8:	d82c      	bhi.n	800ca34 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 800c9da:	f3ef 8311 	mrs	r3, BASEPRI
 800c9de:	f04f 0120 	mov.w	r1, #32
 800c9e2:	f381 8811 	msr	BASEPRI, r1
 800c9e6:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 800c9e8:	68fa      	ldr	r2, [r7, #12]
 800c9ea:	4613      	mov	r3, r2
 800c9ec:	005b      	lsls	r3, r3, #1
 800c9ee:	4413      	add	r3, r2
 800c9f0:	00db      	lsls	r3, r3, #3
 800c9f2:	3360      	adds	r3, #96	@ 0x60
 800c9f4:	69fa      	ldr	r2, [r7, #28]
 800c9f6:	4413      	add	r3, r2
 800c9f8:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 800c9fa:	68fb      	ldr	r3, [r7, #12]
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	d00e      	beq.n	800ca1e <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 800ca00:	697b      	ldr	r3, [r7, #20]
 800ca02:	68ba      	ldr	r2, [r7, #8]
 800ca04:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 800ca06:	697b      	ldr	r3, [r7, #20]
 800ca08:	687a      	ldr	r2, [r7, #4]
 800ca0a:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 800ca0c:	697b      	ldr	r3, [r7, #20]
 800ca0e:	683a      	ldr	r2, [r7, #0]
 800ca10:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 800ca12:	697b      	ldr	r3, [r7, #20]
 800ca14:	2200      	movs	r2, #0
 800ca16:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 800ca18:	697b      	ldr	r3, [r7, #20]
 800ca1a:	2200      	movs	r2, #0
 800ca1c:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 800ca1e:	697b      	ldr	r3, [r7, #20]
 800ca20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ca22:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800ca24:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 800ca28:	69bb      	ldr	r3, [r7, #24]
 800ca2a:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800ca2e:	2300      	movs	r3, #0
 800ca30:	627b      	str	r3, [r7, #36]	@ 0x24
 800ca32:	e002      	b.n	800ca3a <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 800ca34:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ca38:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 800ca3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ca3c:	4618      	mov	r0, r3
 800ca3e:	3728      	adds	r7, #40	@ 0x28
 800ca40:	46bd      	mov	sp, r7
 800ca42:	bd80      	pop	{r7, pc}
 800ca44:	2001a868 	.word	0x2001a868

0800ca48 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 800ca48:	b480      	push	{r7}
 800ca4a:	b087      	sub	sp, #28
 800ca4c:	af00      	add	r7, sp, #0
 800ca4e:	60f8      	str	r0, [r7, #12]
 800ca50:	60b9      	str	r1, [r7, #8]
 800ca52:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  sStart = pText; // Remember start of string.
 800ca54:	68bb      	ldr	r3, [r7, #8]
 800ca56:	617b      	str	r3, [r7, #20]
  //
  // Save space to store count byte(s).
  //
  pLen = pPayload++;
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	1c5a      	adds	r2, r3, #1
 800ca5c:	60fa      	str	r2, [r7, #12]
 800ca5e:	613b      	str	r3, [r7, #16]
  pPayload += 2;
#endif
  //
  // Limit string to maximum length and copy into payload buffer.
  //
  if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	2b80      	cmp	r3, #128	@ 0x80
 800ca64:	d90a      	bls.n	800ca7c <_EncodeStr+0x34>
    Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 800ca66:	2380      	movs	r3, #128	@ 0x80
 800ca68:	607b      	str	r3, [r7, #4]
  }
  while ((Limit-- > 0) && (*pText != '\0')) {
 800ca6a:	e007      	b.n	800ca7c <_EncodeStr+0x34>
    *pPayload++ = *pText++;
 800ca6c:	68ba      	ldr	r2, [r7, #8]
 800ca6e:	1c53      	adds	r3, r2, #1
 800ca70:	60bb      	str	r3, [r7, #8]
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	1c59      	adds	r1, r3, #1
 800ca76:	60f9      	str	r1, [r7, #12]
 800ca78:	7812      	ldrb	r2, [r2, #0]
 800ca7a:	701a      	strb	r2, [r3, #0]
  while ((Limit-- > 0) && (*pText != '\0')) {
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	1e5a      	subs	r2, r3, #1
 800ca80:	607a      	str	r2, [r7, #4]
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d003      	beq.n	800ca8e <_EncodeStr+0x46>
 800ca86:	68bb      	ldr	r3, [r7, #8]
 800ca88:	781b      	ldrb	r3, [r3, #0]
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d1ee      	bne.n	800ca6c <_EncodeStr+0x24>
  Limit = (unsigned int)(pText - sStart);
  *pLen++ = (U8)255;
  *pLen++ = (U8)((Limit >> 8) & 255);
  *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
  *pLen = (U8)(pText - sStart);
 800ca8e:	68ba      	ldr	r2, [r7, #8]
 800ca90:	697b      	ldr	r3, [r7, #20]
 800ca92:	1ad3      	subs	r3, r2, r3
 800ca94:	b2da      	uxtb	r2, r3
 800ca96:	693b      	ldr	r3, [r7, #16]
 800ca98:	701a      	strb	r2, [r3, #0]
#endif
  //
  return pPayload;
 800ca9a:	68fb      	ldr	r3, [r7, #12]
}
 800ca9c:	4618      	mov	r0, r3
 800ca9e:	371c      	adds	r7, #28
 800caa0:	46bd      	mov	sp, r7
 800caa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caa6:	4770      	bx	lr

0800caa8 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 800caa8:	b480      	push	{r7}
 800caaa:	b083      	sub	sp, #12
 800caac:	af00      	add	r7, sp, #0
 800caae:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	3307      	adds	r3, #7
}
 800cab4:	4618      	mov	r0, r3
 800cab6:	370c      	adds	r7, #12
 800cab8:	46bd      	mov	sp, r7
 800caba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cabe:	4770      	bx	lr

0800cac0 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 800cac0:	b580      	push	{r7, lr}
 800cac2:	b082      	sub	sp, #8
 800cac4:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800cac6:	4b34      	ldr	r3, [pc, #208]	@ (800cb98 <_HandleIncomingPacket+0xd8>)
 800cac8:	7e1b      	ldrb	r3, [r3, #24]
 800caca:	4618      	mov	r0, r3
 800cacc:	1cfb      	adds	r3, r7, #3
 800cace:	2201      	movs	r2, #1
 800cad0:	4619      	mov	r1, r3
 800cad2:	f7ff fe63 	bl	800c79c <SEGGER_RTT_ReadNoLock>
 800cad6:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d057      	beq.n	800cb8e <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 800cade:	78fb      	ldrb	r3, [r7, #3]
 800cae0:	2b80      	cmp	r3, #128	@ 0x80
 800cae2:	d031      	beq.n	800cb48 <_HandleIncomingPacket+0x88>
 800cae4:	2b80      	cmp	r3, #128	@ 0x80
 800cae6:	dc40      	bgt.n	800cb6a <_HandleIncomingPacket+0xaa>
 800cae8:	2b07      	cmp	r3, #7
 800caea:	dc15      	bgt.n	800cb18 <_HandleIncomingPacket+0x58>
 800caec:	2b00      	cmp	r3, #0
 800caee:	dd3c      	ble.n	800cb6a <_HandleIncomingPacket+0xaa>
 800caf0:	3b01      	subs	r3, #1
 800caf2:	2b06      	cmp	r3, #6
 800caf4:	d839      	bhi.n	800cb6a <_HandleIncomingPacket+0xaa>
 800caf6:	a201      	add	r2, pc, #4	@ (adr r2, 800cafc <_HandleIncomingPacket+0x3c>)
 800caf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cafc:	0800cb1f 	.word	0x0800cb1f
 800cb00:	0800cb25 	.word	0x0800cb25
 800cb04:	0800cb2b 	.word	0x0800cb2b
 800cb08:	0800cb31 	.word	0x0800cb31
 800cb0c:	0800cb37 	.word	0x0800cb37
 800cb10:	0800cb3d 	.word	0x0800cb3d
 800cb14:	0800cb43 	.word	0x0800cb43
 800cb18:	2b7f      	cmp	r3, #127	@ 0x7f
 800cb1a:	d033      	beq.n	800cb84 <_HandleIncomingPacket+0xc4>
 800cb1c:	e025      	b.n	800cb6a <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800cb1e:	f000 fcdb 	bl	800d4d8 <SEGGER_SYSVIEW_Start>
      break;
 800cb22:	e034      	b.n	800cb8e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 800cb24:	f000 fd92 	bl	800d64c <SEGGER_SYSVIEW_Stop>
      break;
 800cb28:	e031      	b.n	800cb8e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 800cb2a:	f000 ff6b 	bl	800da04 <SEGGER_SYSVIEW_RecordSystime>
      break;
 800cb2e:	e02e      	b.n	800cb8e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 800cb30:	f000 ff30 	bl	800d994 <SEGGER_SYSVIEW_SendTaskList>
      break;
 800cb34:	e02b      	b.n	800cb8e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 800cb36:	f000 fdaf 	bl	800d698 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 800cb3a:	e028      	b.n	800cb8e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 800cb3c:	f001 fa08 	bl	800df50 <SEGGER_SYSVIEW_SendNumModules>
      break;
 800cb40:	e025      	b.n	800cb8e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 800cb42:	f001 f9e7 	bl	800df14 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 800cb46:	e022      	b.n	800cb8e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800cb48:	4b13      	ldr	r3, [pc, #76]	@ (800cb98 <_HandleIncomingPacket+0xd8>)
 800cb4a:	7e1b      	ldrb	r3, [r3, #24]
 800cb4c:	4618      	mov	r0, r3
 800cb4e:	1cfb      	adds	r3, r7, #3
 800cb50:	2201      	movs	r2, #1
 800cb52:	4619      	mov	r1, r3
 800cb54:	f7ff fe22 	bl	800c79c <SEGGER_RTT_ReadNoLock>
 800cb58:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d013      	beq.n	800cb88 <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 800cb60:	78fb      	ldrb	r3, [r7, #3]
 800cb62:	4618      	mov	r0, r3
 800cb64:	f001 f94c 	bl	800de00 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 800cb68:	e00e      	b.n	800cb88 <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 800cb6a:	78fb      	ldrb	r3, [r7, #3]
 800cb6c:	b25b      	sxtb	r3, r3
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	da0c      	bge.n	800cb8c <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800cb72:	4b09      	ldr	r3, [pc, #36]	@ (800cb98 <_HandleIncomingPacket+0xd8>)
 800cb74:	7e1b      	ldrb	r3, [r3, #24]
 800cb76:	4618      	mov	r0, r3
 800cb78:	1cfb      	adds	r3, r7, #3
 800cb7a:	2201      	movs	r2, #1
 800cb7c:	4619      	mov	r1, r3
 800cb7e:	f7ff fe0d 	bl	800c79c <SEGGER_RTT_ReadNoLock>
      }
      break;
 800cb82:	e003      	b.n	800cb8c <_HandleIncomingPacket+0xcc>
      break;
 800cb84:	bf00      	nop
 800cb86:	e002      	b.n	800cb8e <_HandleIncomingPacket+0xce>
      break;
 800cb88:	bf00      	nop
 800cb8a:	e000      	b.n	800cb8e <_HandleIncomingPacket+0xce>
      break;
 800cb8c:	bf00      	nop
    }
  }
}
 800cb8e:	bf00      	nop
 800cb90:	3708      	adds	r7, #8
 800cb92:	46bd      	mov	sp, r7
 800cb94:	bd80      	pop	{r7, pc}
 800cb96:	bf00      	nop
 800cb98:	2001bd28 	.word	0x2001bd28

0800cb9c <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 800cb9c:	b580      	push	{r7, lr}
 800cb9e:	b08c      	sub	sp, #48	@ 0x30
 800cba0:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 800cba2:	2301      	movs	r3, #1
 800cba4:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 800cba6:	1d3b      	adds	r3, r7, #4
 800cba8:	3301      	adds	r3, #1
 800cbaa:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 800cbac:	69fb      	ldr	r3, [r7, #28]
 800cbae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cbb0:	4b31      	ldr	r3, [pc, #196]	@ (800cc78 <_TrySendOverflowPacket+0xdc>)
 800cbb2:	695b      	ldr	r3, [r3, #20]
 800cbb4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cbb6:	e00b      	b.n	800cbd0 <_TrySendOverflowPacket+0x34>
 800cbb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbba:	b2da      	uxtb	r2, r3
 800cbbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cbbe:	1c59      	adds	r1, r3, #1
 800cbc0:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800cbc2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800cbc6:	b2d2      	uxtb	r2, r2
 800cbc8:	701a      	strb	r2, [r3, #0]
 800cbca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbcc:	09db      	lsrs	r3, r3, #7
 800cbce:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cbd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbd2:	2b7f      	cmp	r3, #127	@ 0x7f
 800cbd4:	d8f0      	bhi.n	800cbb8 <_TrySendOverflowPacket+0x1c>
 800cbd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cbd8:	1c5a      	adds	r2, r3, #1
 800cbda:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800cbdc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cbde:	b2d2      	uxtb	r2, r2
 800cbe0:	701a      	strb	r2, [r3, #0]
 800cbe2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cbe4:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800cbe6:	4b25      	ldr	r3, [pc, #148]	@ (800cc7c <_TrySendOverflowPacket+0xe0>)
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800cbec:	4b22      	ldr	r3, [pc, #136]	@ (800cc78 <_TrySendOverflowPacket+0xdc>)
 800cbee:	68db      	ldr	r3, [r3, #12]
 800cbf0:	69ba      	ldr	r2, [r7, #24]
 800cbf2:	1ad3      	subs	r3, r2, r3
 800cbf4:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800cbf6:	69fb      	ldr	r3, [r7, #28]
 800cbf8:	627b      	str	r3, [r7, #36]	@ 0x24
 800cbfa:	697b      	ldr	r3, [r7, #20]
 800cbfc:	623b      	str	r3, [r7, #32]
 800cbfe:	e00b      	b.n	800cc18 <_TrySendOverflowPacket+0x7c>
 800cc00:	6a3b      	ldr	r3, [r7, #32]
 800cc02:	b2da      	uxtb	r2, r3
 800cc04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc06:	1c59      	adds	r1, r3, #1
 800cc08:	6279      	str	r1, [r7, #36]	@ 0x24
 800cc0a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800cc0e:	b2d2      	uxtb	r2, r2
 800cc10:	701a      	strb	r2, [r3, #0]
 800cc12:	6a3b      	ldr	r3, [r7, #32]
 800cc14:	09db      	lsrs	r3, r3, #7
 800cc16:	623b      	str	r3, [r7, #32]
 800cc18:	6a3b      	ldr	r3, [r7, #32]
 800cc1a:	2b7f      	cmp	r3, #127	@ 0x7f
 800cc1c:	d8f0      	bhi.n	800cc00 <_TrySendOverflowPacket+0x64>
 800cc1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc20:	1c5a      	adds	r2, r3, #1
 800cc22:	627a      	str	r2, [r7, #36]	@ 0x24
 800cc24:	6a3a      	ldr	r2, [r7, #32]
 800cc26:	b2d2      	uxtb	r2, r2
 800cc28:	701a      	strb	r2, [r3, #0]
 800cc2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc2c:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 800cc2e:	4b12      	ldr	r3, [pc, #72]	@ (800cc78 <_TrySendOverflowPacket+0xdc>)
 800cc30:	785b      	ldrb	r3, [r3, #1]
 800cc32:	4618      	mov	r0, r3
 800cc34:	1d3b      	adds	r3, r7, #4
 800cc36:	69fa      	ldr	r2, [r7, #28]
 800cc38:	1ad3      	subs	r3, r2, r3
 800cc3a:	461a      	mov	r2, r3
 800cc3c:	1d3b      	adds	r3, r7, #4
 800cc3e:	4619      	mov	r1, r3
 800cc40:	f7f3 fac6 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800cc44:	4603      	mov	r3, r0
 800cc46:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 800cc48:	693b      	ldr	r3, [r7, #16]
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d009      	beq.n	800cc62 <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800cc4e:	4a0a      	ldr	r2, [pc, #40]	@ (800cc78 <_TrySendOverflowPacket+0xdc>)
 800cc50:	69bb      	ldr	r3, [r7, #24]
 800cc52:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 800cc54:	4b08      	ldr	r3, [pc, #32]	@ (800cc78 <_TrySendOverflowPacket+0xdc>)
 800cc56:	781b      	ldrb	r3, [r3, #0]
 800cc58:	3b01      	subs	r3, #1
 800cc5a:	b2da      	uxtb	r2, r3
 800cc5c:	4b06      	ldr	r3, [pc, #24]	@ (800cc78 <_TrySendOverflowPacket+0xdc>)
 800cc5e:	701a      	strb	r2, [r3, #0]
 800cc60:	e004      	b.n	800cc6c <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800cc62:	4b05      	ldr	r3, [pc, #20]	@ (800cc78 <_TrySendOverflowPacket+0xdc>)
 800cc64:	695b      	ldr	r3, [r3, #20]
 800cc66:	3301      	adds	r3, #1
 800cc68:	4a03      	ldr	r2, [pc, #12]	@ (800cc78 <_TrySendOverflowPacket+0xdc>)
 800cc6a:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 800cc6c:	693b      	ldr	r3, [r7, #16]
}
 800cc6e:	4618      	mov	r0, r3
 800cc70:	3730      	adds	r7, #48	@ 0x30
 800cc72:	46bd      	mov	sp, r7
 800cc74:	bd80      	pop	{r7, pc}
 800cc76:	bf00      	nop
 800cc78:	2001bd28 	.word	0x2001bd28
 800cc7c:	e0001004 	.word	0xe0001004

0800cc80 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 800cc80:	b580      	push	{r7, lr}
 800cc82:	b08a      	sub	sp, #40	@ 0x28
 800cc84:	af00      	add	r7, sp, #0
 800cc86:	60f8      	str	r0, [r7, #12]
 800cc88:	60b9      	str	r1, [r7, #8]
 800cc8a:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 800cc8c:	4b98      	ldr	r3, [pc, #608]	@ (800cef0 <_SendPacket+0x270>)
 800cc8e:	781b      	ldrb	r3, [r3, #0]
 800cc90:	2b01      	cmp	r3, #1
 800cc92:	d010      	beq.n	800ccb6 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 800cc94:	4b96      	ldr	r3, [pc, #600]	@ (800cef0 <_SendPacket+0x270>)
 800cc96:	781b      	ldrb	r3, [r3, #0]
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	f000 812d 	beq.w	800cef8 <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800cc9e:	4b94      	ldr	r3, [pc, #592]	@ (800cef0 <_SendPacket+0x270>)
 800cca0:	781b      	ldrb	r3, [r3, #0]
 800cca2:	2b02      	cmp	r3, #2
 800cca4:	d109      	bne.n	800ccba <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 800cca6:	f7ff ff79 	bl	800cb9c <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 800ccaa:	4b91      	ldr	r3, [pc, #580]	@ (800cef0 <_SendPacket+0x270>)
 800ccac:	781b      	ldrb	r3, [r3, #0]
 800ccae:	2b01      	cmp	r3, #1
 800ccb0:	f040 8124 	bne.w	800cefc <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 800ccb4:	e001      	b.n	800ccba <_SendPacket+0x3a>
    goto Send;
 800ccb6:	bf00      	nop
 800ccb8:	e000      	b.n	800ccbc <_SendPacket+0x3c>
Send:
 800ccba:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	2b1f      	cmp	r3, #31
 800ccc0:	d809      	bhi.n	800ccd6 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800ccc2:	4b8b      	ldr	r3, [pc, #556]	@ (800cef0 <_SendPacket+0x270>)
 800ccc4:	69da      	ldr	r2, [r3, #28]
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	fa22 f303 	lsr.w	r3, r2, r3
 800cccc:	f003 0301 	and.w	r3, r3, #1
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	f040 8115 	bne.w	800cf00 <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	2b17      	cmp	r3, #23
 800ccda:	d807      	bhi.n	800ccec <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 800ccdc:	68fb      	ldr	r3, [r7, #12]
 800ccde:	3b01      	subs	r3, #1
 800cce0:	60fb      	str	r3, [r7, #12]
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	b2da      	uxtb	r2, r3
 800cce6:	68fb      	ldr	r3, [r7, #12]
 800cce8:	701a      	strb	r2, [r3, #0]
 800ccea:	e0c4      	b.n	800ce76 <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 800ccec:	68ba      	ldr	r2, [r7, #8]
 800ccee:	68fb      	ldr	r3, [r7, #12]
 800ccf0:	1ad3      	subs	r3, r2, r3
 800ccf2:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 800ccf4:	69fb      	ldr	r3, [r7, #28]
 800ccf6:	2b7f      	cmp	r3, #127	@ 0x7f
 800ccf8:	d912      	bls.n	800cd20 <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 800ccfa:	69fb      	ldr	r3, [r7, #28]
 800ccfc:	09da      	lsrs	r2, r3, #7
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	3b01      	subs	r3, #1
 800cd02:	60fb      	str	r3, [r7, #12]
 800cd04:	b2d2      	uxtb	r2, r2
 800cd06:	68fb      	ldr	r3, [r7, #12]
 800cd08:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 800cd0a:	69fb      	ldr	r3, [r7, #28]
 800cd0c:	b2db      	uxtb	r3, r3
 800cd0e:	68fa      	ldr	r2, [r7, #12]
 800cd10:	3a01      	subs	r2, #1
 800cd12:	60fa      	str	r2, [r7, #12]
 800cd14:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cd18:	b2da      	uxtb	r2, r3
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	701a      	strb	r2, [r3, #0]
 800cd1e:	e006      	b.n	800cd2e <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 800cd20:	68fb      	ldr	r3, [r7, #12]
 800cd22:	3b01      	subs	r3, #1
 800cd24:	60fb      	str	r3, [r7, #12]
 800cd26:	69fb      	ldr	r3, [r7, #28]
 800cd28:	b2da      	uxtb	r2, r3
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	2b7e      	cmp	r3, #126	@ 0x7e
 800cd32:	d807      	bhi.n	800cd44 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	3b01      	subs	r3, #1
 800cd38:	60fb      	str	r3, [r7, #12]
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	b2da      	uxtb	r2, r3
 800cd3e:	68fb      	ldr	r3, [r7, #12]
 800cd40:	701a      	strb	r2, [r3, #0]
 800cd42:	e098      	b.n	800ce76 <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cd4a:	d212      	bcs.n	800cd72 <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	09da      	lsrs	r2, r3, #7
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	3b01      	subs	r3, #1
 800cd54:	60fb      	str	r3, [r7, #12]
 800cd56:	b2d2      	uxtb	r2, r2
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	b2db      	uxtb	r3, r3
 800cd60:	68fa      	ldr	r2, [r7, #12]
 800cd62:	3a01      	subs	r2, #1
 800cd64:	60fa      	str	r2, [r7, #12]
 800cd66:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cd6a:	b2da      	uxtb	r2, r3
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	701a      	strb	r2, [r3, #0]
 800cd70:	e081      	b.n	800ce76 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cd78:	d21d      	bcs.n	800cdb6 <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	0b9a      	lsrs	r2, r3, #14
 800cd7e:	68fb      	ldr	r3, [r7, #12]
 800cd80:	3b01      	subs	r3, #1
 800cd82:	60fb      	str	r3, [r7, #12]
 800cd84:	b2d2      	uxtb	r2, r2
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	09db      	lsrs	r3, r3, #7
 800cd8e:	b2db      	uxtb	r3, r3
 800cd90:	68fa      	ldr	r2, [r7, #12]
 800cd92:	3a01      	subs	r2, #1
 800cd94:	60fa      	str	r2, [r7, #12]
 800cd96:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cd9a:	b2da      	uxtb	r2, r3
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	b2db      	uxtb	r3, r3
 800cda4:	68fa      	ldr	r2, [r7, #12]
 800cda6:	3a01      	subs	r2, #1
 800cda8:	60fa      	str	r2, [r7, #12]
 800cdaa:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cdae:	b2da      	uxtb	r2, r3
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	701a      	strb	r2, [r3, #0]
 800cdb4:	e05f      	b.n	800ce76 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cdbc:	d228      	bcs.n	800ce10 <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	0d5a      	lsrs	r2, r3, #21
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	3b01      	subs	r3, #1
 800cdc6:	60fb      	str	r3, [r7, #12]
 800cdc8:	b2d2      	uxtb	r2, r2
 800cdca:	68fb      	ldr	r3, [r7, #12]
 800cdcc:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	0b9b      	lsrs	r3, r3, #14
 800cdd2:	b2db      	uxtb	r3, r3
 800cdd4:	68fa      	ldr	r2, [r7, #12]
 800cdd6:	3a01      	subs	r2, #1
 800cdd8:	60fa      	str	r2, [r7, #12]
 800cdda:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cdde:	b2da      	uxtb	r2, r3
 800cde0:	68fb      	ldr	r3, [r7, #12]
 800cde2:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	09db      	lsrs	r3, r3, #7
 800cde8:	b2db      	uxtb	r3, r3
 800cdea:	68fa      	ldr	r2, [r7, #12]
 800cdec:	3a01      	subs	r2, #1
 800cdee:	60fa      	str	r2, [r7, #12]
 800cdf0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cdf4:	b2da      	uxtb	r2, r3
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	b2db      	uxtb	r3, r3
 800cdfe:	68fa      	ldr	r2, [r7, #12]
 800ce00:	3a01      	subs	r2, #1
 800ce02:	60fa      	str	r2, [r7, #12]
 800ce04:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ce08:	b2da      	uxtb	r2, r3
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	701a      	strb	r2, [r3, #0]
 800ce0e:	e032      	b.n	800ce76 <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	0f1a      	lsrs	r2, r3, #28
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	3b01      	subs	r3, #1
 800ce18:	60fb      	str	r3, [r7, #12]
 800ce1a:	b2d2      	uxtb	r2, r2
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	0d5b      	lsrs	r3, r3, #21
 800ce24:	b2db      	uxtb	r3, r3
 800ce26:	68fa      	ldr	r2, [r7, #12]
 800ce28:	3a01      	subs	r2, #1
 800ce2a:	60fa      	str	r2, [r7, #12]
 800ce2c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ce30:	b2da      	uxtb	r2, r3
 800ce32:	68fb      	ldr	r3, [r7, #12]
 800ce34:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	0b9b      	lsrs	r3, r3, #14
 800ce3a:	b2db      	uxtb	r3, r3
 800ce3c:	68fa      	ldr	r2, [r7, #12]
 800ce3e:	3a01      	subs	r2, #1
 800ce40:	60fa      	str	r2, [r7, #12]
 800ce42:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ce46:	b2da      	uxtb	r2, r3
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	09db      	lsrs	r3, r3, #7
 800ce50:	b2db      	uxtb	r3, r3
 800ce52:	68fa      	ldr	r2, [r7, #12]
 800ce54:	3a01      	subs	r2, #1
 800ce56:	60fa      	str	r2, [r7, #12]
 800ce58:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ce5c:	b2da      	uxtb	r2, r3
 800ce5e:	68fb      	ldr	r3, [r7, #12]
 800ce60:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	b2db      	uxtb	r3, r3
 800ce66:	68fa      	ldr	r2, [r7, #12]
 800ce68:	3a01      	subs	r2, #1
 800ce6a:	60fa      	str	r2, [r7, #12]
 800ce6c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ce70:	b2da      	uxtb	r2, r3
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800ce76:	4b1f      	ldr	r3, [pc, #124]	@ (800cef4 <_SendPacket+0x274>)
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800ce7c:	4b1c      	ldr	r3, [pc, #112]	@ (800cef0 <_SendPacket+0x270>)
 800ce7e:	68db      	ldr	r3, [r3, #12]
 800ce80:	69ba      	ldr	r2, [r7, #24]
 800ce82:	1ad3      	subs	r3, r2, r3
 800ce84:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 800ce86:	68bb      	ldr	r3, [r7, #8]
 800ce88:	627b      	str	r3, [r7, #36]	@ 0x24
 800ce8a:	697b      	ldr	r3, [r7, #20]
 800ce8c:	623b      	str	r3, [r7, #32]
 800ce8e:	e00b      	b.n	800cea8 <_SendPacket+0x228>
 800ce90:	6a3b      	ldr	r3, [r7, #32]
 800ce92:	b2da      	uxtb	r2, r3
 800ce94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce96:	1c59      	adds	r1, r3, #1
 800ce98:	6279      	str	r1, [r7, #36]	@ 0x24
 800ce9a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800ce9e:	b2d2      	uxtb	r2, r2
 800cea0:	701a      	strb	r2, [r3, #0]
 800cea2:	6a3b      	ldr	r3, [r7, #32]
 800cea4:	09db      	lsrs	r3, r3, #7
 800cea6:	623b      	str	r3, [r7, #32]
 800cea8:	6a3b      	ldr	r3, [r7, #32]
 800ceaa:	2b7f      	cmp	r3, #127	@ 0x7f
 800ceac:	d8f0      	bhi.n	800ce90 <_SendPacket+0x210>
 800ceae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ceb0:	1c5a      	adds	r2, r3, #1
 800ceb2:	627a      	str	r2, [r7, #36]	@ 0x24
 800ceb4:	6a3a      	ldr	r2, [r7, #32]
 800ceb6:	b2d2      	uxtb	r2, r2
 800ceb8:	701a      	strb	r2, [r3, #0]
 800ceba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cebc:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 800cebe:	4b0c      	ldr	r3, [pc, #48]	@ (800cef0 <_SendPacket+0x270>)
 800cec0:	785b      	ldrb	r3, [r3, #1]
 800cec2:	4618      	mov	r0, r3
 800cec4:	68ba      	ldr	r2, [r7, #8]
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	1ad3      	subs	r3, r2, r3
 800ceca:	461a      	mov	r2, r3
 800cecc:	68f9      	ldr	r1, [r7, #12]
 800cece:	f7f3 f97f 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800ced2:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 800ced4:	693b      	ldr	r3, [r7, #16]
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d003      	beq.n	800cee2 <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800ceda:	4a05      	ldr	r2, [pc, #20]	@ (800cef0 <_SendPacket+0x270>)
 800cedc:	69bb      	ldr	r3, [r7, #24]
 800cede:	60d3      	str	r3, [r2, #12]
 800cee0:	e00f      	b.n	800cf02 <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 800cee2:	4b03      	ldr	r3, [pc, #12]	@ (800cef0 <_SendPacket+0x270>)
 800cee4:	781b      	ldrb	r3, [r3, #0]
 800cee6:	3301      	adds	r3, #1
 800cee8:	b2da      	uxtb	r2, r3
 800ceea:	4b01      	ldr	r3, [pc, #4]	@ (800cef0 <_SendPacket+0x270>)
 800ceec:	701a      	strb	r2, [r3, #0]
 800ceee:	e008      	b.n	800cf02 <_SendPacket+0x282>
 800cef0:	2001bd28 	.word	0x2001bd28
 800cef4:	e0001004 	.word	0xe0001004
    goto SendDone;
 800cef8:	bf00      	nop
 800cefa:	e002      	b.n	800cf02 <_SendPacket+0x282>
      goto SendDone;
 800cefc:	bf00      	nop
 800cefe:	e000      	b.n	800cf02 <_SendPacket+0x282>
      goto SendDone;
 800cf00:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800cf02:	4b14      	ldr	r3, [pc, #80]	@ (800cf54 <_SendPacket+0x2d4>)
 800cf04:	7e1b      	ldrb	r3, [r3, #24]
 800cf06:	4619      	mov	r1, r3
 800cf08:	4a13      	ldr	r2, [pc, #76]	@ (800cf58 <_SendPacket+0x2d8>)
 800cf0a:	460b      	mov	r3, r1
 800cf0c:	005b      	lsls	r3, r3, #1
 800cf0e:	440b      	add	r3, r1
 800cf10:	00db      	lsls	r3, r3, #3
 800cf12:	4413      	add	r3, r2
 800cf14:	336c      	adds	r3, #108	@ 0x6c
 800cf16:	681a      	ldr	r2, [r3, #0]
 800cf18:	4b0e      	ldr	r3, [pc, #56]	@ (800cf54 <_SendPacket+0x2d4>)
 800cf1a:	7e1b      	ldrb	r3, [r3, #24]
 800cf1c:	4618      	mov	r0, r3
 800cf1e:	490e      	ldr	r1, [pc, #56]	@ (800cf58 <_SendPacket+0x2d8>)
 800cf20:	4603      	mov	r3, r0
 800cf22:	005b      	lsls	r3, r3, #1
 800cf24:	4403      	add	r3, r0
 800cf26:	00db      	lsls	r3, r3, #3
 800cf28:	440b      	add	r3, r1
 800cf2a:	3370      	adds	r3, #112	@ 0x70
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	429a      	cmp	r2, r3
 800cf30:	d00b      	beq.n	800cf4a <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800cf32:	4b08      	ldr	r3, [pc, #32]	@ (800cf54 <_SendPacket+0x2d4>)
 800cf34:	789b      	ldrb	r3, [r3, #2]
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d107      	bne.n	800cf4a <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800cf3a:	4b06      	ldr	r3, [pc, #24]	@ (800cf54 <_SendPacket+0x2d4>)
 800cf3c:	2201      	movs	r2, #1
 800cf3e:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 800cf40:	f7ff fdbe 	bl	800cac0 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 800cf44:	4b03      	ldr	r3, [pc, #12]	@ (800cf54 <_SendPacket+0x2d4>)
 800cf46:	2200      	movs	r2, #0
 800cf48:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800cf4a:	bf00      	nop
 800cf4c:	3728      	adds	r7, #40	@ 0x28
 800cf4e:	46bd      	mov	sp, r7
 800cf50:	bd80      	pop	{r7, pc}
 800cf52:	bf00      	nop
 800cf54:	2001bd28 	.word	0x2001bd28
 800cf58:	2001a868 	.word	0x2001a868

0800cf5c <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 800cf5c:	b580      	push	{r7, lr}
 800cf5e:	b086      	sub	sp, #24
 800cf60:	af02      	add	r7, sp, #8
 800cf62:	60f8      	str	r0, [r7, #12]
 800cf64:	60b9      	str	r1, [r7, #8]
 800cf66:	607a      	str	r2, [r7, #4]
 800cf68:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800cf6a:	2300      	movs	r3, #0
 800cf6c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800cf70:	4917      	ldr	r1, [pc, #92]	@ (800cfd0 <SEGGER_SYSVIEW_Init+0x74>)
 800cf72:	4818      	ldr	r0, [pc, #96]	@ (800cfd4 <SEGGER_SYSVIEW_Init+0x78>)
 800cf74:	f7ff fc98 	bl	800c8a8 <SEGGER_RTT_AllocUpBuffer>
 800cf78:	4603      	mov	r3, r0
 800cf7a:	b2da      	uxtb	r2, r3
 800cf7c:	4b16      	ldr	r3, [pc, #88]	@ (800cfd8 <SEGGER_SYSVIEW_Init+0x7c>)
 800cf7e:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 800cf80:	4b15      	ldr	r3, [pc, #84]	@ (800cfd8 <SEGGER_SYSVIEW_Init+0x7c>)
 800cf82:	785a      	ldrb	r2, [r3, #1]
 800cf84:	4b14      	ldr	r3, [pc, #80]	@ (800cfd8 <SEGGER_SYSVIEW_Init+0x7c>)
 800cf86:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800cf88:	4b13      	ldr	r3, [pc, #76]	@ (800cfd8 <SEGGER_SYSVIEW_Init+0x7c>)
 800cf8a:	7e1b      	ldrb	r3, [r3, #24]
 800cf8c:	4618      	mov	r0, r3
 800cf8e:	2300      	movs	r3, #0
 800cf90:	9300      	str	r3, [sp, #0]
 800cf92:	2308      	movs	r3, #8
 800cf94:	4a11      	ldr	r2, [pc, #68]	@ (800cfdc <SEGGER_SYSVIEW_Init+0x80>)
 800cf96:	490f      	ldr	r1, [pc, #60]	@ (800cfd4 <SEGGER_SYSVIEW_Init+0x78>)
 800cf98:	f7ff fd0a 	bl	800c9b0 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 800cf9c:	4b0e      	ldr	r3, [pc, #56]	@ (800cfd8 <SEGGER_SYSVIEW_Init+0x7c>)
 800cf9e:	2200      	movs	r2, #0
 800cfa0:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800cfa2:	4b0f      	ldr	r3, [pc, #60]	@ (800cfe0 <SEGGER_SYSVIEW_Init+0x84>)
 800cfa4:	681b      	ldr	r3, [r3, #0]
 800cfa6:	4a0c      	ldr	r2, [pc, #48]	@ (800cfd8 <SEGGER_SYSVIEW_Init+0x7c>)
 800cfa8:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 800cfaa:	4a0b      	ldr	r2, [pc, #44]	@ (800cfd8 <SEGGER_SYSVIEW_Init+0x7c>)
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 800cfb0:	4a09      	ldr	r2, [pc, #36]	@ (800cfd8 <SEGGER_SYSVIEW_Init+0x7c>)
 800cfb2:	68fb      	ldr	r3, [r7, #12]
 800cfb4:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 800cfb6:	4a08      	ldr	r2, [pc, #32]	@ (800cfd8 <SEGGER_SYSVIEW_Init+0x7c>)
 800cfb8:	68bb      	ldr	r3, [r7, #8]
 800cfba:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 800cfbc:	4a06      	ldr	r2, [pc, #24]	@ (800cfd8 <SEGGER_SYSVIEW_Init+0x7c>)
 800cfbe:	683b      	ldr	r3, [r7, #0]
 800cfc0:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 800cfc2:	4b05      	ldr	r3, [pc, #20]	@ (800cfd8 <SEGGER_SYSVIEW_Init+0x7c>)
 800cfc4:	2200      	movs	r2, #0
 800cfc6:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 800cfc8:	bf00      	nop
 800cfca:	3710      	adds	r7, #16
 800cfcc:	46bd      	mov	sp, r7
 800cfce:	bd80      	pop	{r7, pc}
 800cfd0:	2001ad20 	.word	0x2001ad20
 800cfd4:	0800fb44 	.word	0x0800fb44
 800cfd8:	2001bd28 	.word	0x2001bd28
 800cfdc:	2001bd20 	.word	0x2001bd20
 800cfe0:	e0001004 	.word	0xe0001004

0800cfe4 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 800cfe4:	b480      	push	{r7}
 800cfe6:	b083      	sub	sp, #12
 800cfe8:	af00      	add	r7, sp, #0
 800cfea:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 800cfec:	4a04      	ldr	r2, [pc, #16]	@ (800d000 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	6113      	str	r3, [r2, #16]
}
 800cff2:	bf00      	nop
 800cff4:	370c      	adds	r7, #12
 800cff6:	46bd      	mov	sp, r7
 800cff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cffc:	4770      	bx	lr
 800cffe:	bf00      	nop
 800d000:	2001bd28 	.word	0x2001bd28

0800d004 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 800d004:	b580      	push	{r7, lr}
 800d006:	b084      	sub	sp, #16
 800d008:	af00      	add	r7, sp, #0
 800d00a:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800d00c:	f3ef 8311 	mrs	r3, BASEPRI
 800d010:	f04f 0120 	mov.w	r1, #32
 800d014:	f381 8811 	msr	BASEPRI, r1
 800d018:	60fb      	str	r3, [r7, #12]
 800d01a:	4808      	ldr	r0, [pc, #32]	@ (800d03c <SEGGER_SYSVIEW_RecordVoid+0x38>)
 800d01c:	f7ff fd44 	bl	800caa8 <_PreparePacket>
 800d020:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 800d022:	687a      	ldr	r2, [r7, #4]
 800d024:	68b9      	ldr	r1, [r7, #8]
 800d026:	68b8      	ldr	r0, [r7, #8]
 800d028:	f7ff fe2a 	bl	800cc80 <_SendPacket>
  RECORD_END();
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	f383 8811 	msr	BASEPRI, r3
}
 800d032:	bf00      	nop
 800d034:	3710      	adds	r7, #16
 800d036:	46bd      	mov	sp, r7
 800d038:	bd80      	pop	{r7, pc}
 800d03a:	bf00      	nop
 800d03c:	2001bd58 	.word	0x2001bd58

0800d040 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 800d040:	b580      	push	{r7, lr}
 800d042:	b088      	sub	sp, #32
 800d044:	af00      	add	r7, sp, #0
 800d046:	6078      	str	r0, [r7, #4]
 800d048:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800d04a:	f3ef 8311 	mrs	r3, BASEPRI
 800d04e:	f04f 0120 	mov.w	r1, #32
 800d052:	f381 8811 	msr	BASEPRI, r1
 800d056:	617b      	str	r3, [r7, #20]
 800d058:	4816      	ldr	r0, [pc, #88]	@ (800d0b4 <SEGGER_SYSVIEW_RecordU32+0x74>)
 800d05a:	f7ff fd25 	bl	800caa8 <_PreparePacket>
 800d05e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800d060:	693b      	ldr	r3, [r7, #16]
 800d062:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	61fb      	str	r3, [r7, #28]
 800d068:	683b      	ldr	r3, [r7, #0]
 800d06a:	61bb      	str	r3, [r7, #24]
 800d06c:	e00b      	b.n	800d086 <SEGGER_SYSVIEW_RecordU32+0x46>
 800d06e:	69bb      	ldr	r3, [r7, #24]
 800d070:	b2da      	uxtb	r2, r3
 800d072:	69fb      	ldr	r3, [r7, #28]
 800d074:	1c59      	adds	r1, r3, #1
 800d076:	61f9      	str	r1, [r7, #28]
 800d078:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d07c:	b2d2      	uxtb	r2, r2
 800d07e:	701a      	strb	r2, [r3, #0]
 800d080:	69bb      	ldr	r3, [r7, #24]
 800d082:	09db      	lsrs	r3, r3, #7
 800d084:	61bb      	str	r3, [r7, #24]
 800d086:	69bb      	ldr	r3, [r7, #24]
 800d088:	2b7f      	cmp	r3, #127	@ 0x7f
 800d08a:	d8f0      	bhi.n	800d06e <SEGGER_SYSVIEW_RecordU32+0x2e>
 800d08c:	69fb      	ldr	r3, [r7, #28]
 800d08e:	1c5a      	adds	r2, r3, #1
 800d090:	61fa      	str	r2, [r7, #28]
 800d092:	69ba      	ldr	r2, [r7, #24]
 800d094:	b2d2      	uxtb	r2, r2
 800d096:	701a      	strb	r2, [r3, #0]
 800d098:	69fb      	ldr	r3, [r7, #28]
 800d09a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800d09c:	687a      	ldr	r2, [r7, #4]
 800d09e:	68f9      	ldr	r1, [r7, #12]
 800d0a0:	6938      	ldr	r0, [r7, #16]
 800d0a2:	f7ff fded 	bl	800cc80 <_SendPacket>
  RECORD_END();
 800d0a6:	697b      	ldr	r3, [r7, #20]
 800d0a8:	f383 8811 	msr	BASEPRI, r3
}
 800d0ac:	bf00      	nop
 800d0ae:	3720      	adds	r7, #32
 800d0b0:	46bd      	mov	sp, r7
 800d0b2:	bd80      	pop	{r7, pc}
 800d0b4:	2001bd58 	.word	0x2001bd58

0800d0b8 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 800d0b8:	b580      	push	{r7, lr}
 800d0ba:	b08c      	sub	sp, #48	@ 0x30
 800d0bc:	af00      	add	r7, sp, #0
 800d0be:	60f8      	str	r0, [r7, #12]
 800d0c0:	60b9      	str	r1, [r7, #8]
 800d0c2:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800d0c4:	f3ef 8311 	mrs	r3, BASEPRI
 800d0c8:	f04f 0120 	mov.w	r1, #32
 800d0cc:	f381 8811 	msr	BASEPRI, r1
 800d0d0:	61fb      	str	r3, [r7, #28]
 800d0d2:	4825      	ldr	r0, [pc, #148]	@ (800d168 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 800d0d4:	f7ff fce8 	bl	800caa8 <_PreparePacket>
 800d0d8:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800d0da:	69bb      	ldr	r3, [r7, #24]
 800d0dc:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800d0de:	697b      	ldr	r3, [r7, #20]
 800d0e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d0e2:	68bb      	ldr	r3, [r7, #8]
 800d0e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d0e6:	e00b      	b.n	800d100 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 800d0e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0ea:	b2da      	uxtb	r2, r3
 800d0ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0ee:	1c59      	adds	r1, r3, #1
 800d0f0:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800d0f2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d0f6:	b2d2      	uxtb	r2, r2
 800d0f8:	701a      	strb	r2, [r3, #0]
 800d0fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0fc:	09db      	lsrs	r3, r3, #7
 800d0fe:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d102:	2b7f      	cmp	r3, #127	@ 0x7f
 800d104:	d8f0      	bhi.n	800d0e8 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800d106:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d108:	1c5a      	adds	r2, r3, #1
 800d10a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d10c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d10e:	b2d2      	uxtb	r2, r2
 800d110:	701a      	strb	r2, [r3, #0]
 800d112:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d114:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800d116:	697b      	ldr	r3, [r7, #20]
 800d118:	627b      	str	r3, [r7, #36]	@ 0x24
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	623b      	str	r3, [r7, #32]
 800d11e:	e00b      	b.n	800d138 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 800d120:	6a3b      	ldr	r3, [r7, #32]
 800d122:	b2da      	uxtb	r2, r3
 800d124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d126:	1c59      	adds	r1, r3, #1
 800d128:	6279      	str	r1, [r7, #36]	@ 0x24
 800d12a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d12e:	b2d2      	uxtb	r2, r2
 800d130:	701a      	strb	r2, [r3, #0]
 800d132:	6a3b      	ldr	r3, [r7, #32]
 800d134:	09db      	lsrs	r3, r3, #7
 800d136:	623b      	str	r3, [r7, #32]
 800d138:	6a3b      	ldr	r3, [r7, #32]
 800d13a:	2b7f      	cmp	r3, #127	@ 0x7f
 800d13c:	d8f0      	bhi.n	800d120 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800d13e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d140:	1c5a      	adds	r2, r3, #1
 800d142:	627a      	str	r2, [r7, #36]	@ 0x24
 800d144:	6a3a      	ldr	r2, [r7, #32]
 800d146:	b2d2      	uxtb	r2, r2
 800d148:	701a      	strb	r2, [r3, #0]
 800d14a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d14c:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800d14e:	68fa      	ldr	r2, [r7, #12]
 800d150:	6979      	ldr	r1, [r7, #20]
 800d152:	69b8      	ldr	r0, [r7, #24]
 800d154:	f7ff fd94 	bl	800cc80 <_SendPacket>
  RECORD_END();
 800d158:	69fb      	ldr	r3, [r7, #28]
 800d15a:	f383 8811 	msr	BASEPRI, r3
}
 800d15e:	bf00      	nop
 800d160:	3730      	adds	r7, #48	@ 0x30
 800d162:	46bd      	mov	sp, r7
 800d164:	bd80      	pop	{r7, pc}
 800d166:	bf00      	nop
 800d168:	2001bd58 	.word	0x2001bd58

0800d16c <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 800d16c:	b580      	push	{r7, lr}
 800d16e:	b08e      	sub	sp, #56	@ 0x38
 800d170:	af00      	add	r7, sp, #0
 800d172:	60f8      	str	r0, [r7, #12]
 800d174:	60b9      	str	r1, [r7, #8]
 800d176:	607a      	str	r2, [r7, #4]
 800d178:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 800d17a:	f3ef 8311 	mrs	r3, BASEPRI
 800d17e:	f04f 0120 	mov.w	r1, #32
 800d182:	f381 8811 	msr	BASEPRI, r1
 800d186:	61fb      	str	r3, [r7, #28]
 800d188:	4832      	ldr	r0, [pc, #200]	@ (800d254 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 800d18a:	f7ff fc8d 	bl	800caa8 <_PreparePacket>
 800d18e:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800d190:	69bb      	ldr	r3, [r7, #24]
 800d192:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800d194:	697b      	ldr	r3, [r7, #20]
 800d196:	637b      	str	r3, [r7, #52]	@ 0x34
 800d198:	68bb      	ldr	r3, [r7, #8]
 800d19a:	633b      	str	r3, [r7, #48]	@ 0x30
 800d19c:	e00b      	b.n	800d1b6 <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 800d19e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1a0:	b2da      	uxtb	r2, r3
 800d1a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1a4:	1c59      	adds	r1, r3, #1
 800d1a6:	6379      	str	r1, [r7, #52]	@ 0x34
 800d1a8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d1ac:	b2d2      	uxtb	r2, r2
 800d1ae:	701a      	strb	r2, [r3, #0]
 800d1b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1b2:	09db      	lsrs	r3, r3, #7
 800d1b4:	633b      	str	r3, [r7, #48]	@ 0x30
 800d1b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1b8:	2b7f      	cmp	r3, #127	@ 0x7f
 800d1ba:	d8f0      	bhi.n	800d19e <SEGGER_SYSVIEW_RecordU32x3+0x32>
 800d1bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1be:	1c5a      	adds	r2, r3, #1
 800d1c0:	637a      	str	r2, [r7, #52]	@ 0x34
 800d1c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d1c4:	b2d2      	uxtb	r2, r2
 800d1c6:	701a      	strb	r2, [r3, #0]
 800d1c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1ca:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800d1cc:	697b      	ldr	r3, [r7, #20]
 800d1ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d1d4:	e00b      	b.n	800d1ee <SEGGER_SYSVIEW_RecordU32x3+0x82>
 800d1d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1d8:	b2da      	uxtb	r2, r3
 800d1da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1dc:	1c59      	adds	r1, r3, #1
 800d1de:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800d1e0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d1e4:	b2d2      	uxtb	r2, r2
 800d1e6:	701a      	strb	r2, [r3, #0]
 800d1e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1ea:	09db      	lsrs	r3, r3, #7
 800d1ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d1ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1f0:	2b7f      	cmp	r3, #127	@ 0x7f
 800d1f2:	d8f0      	bhi.n	800d1d6 <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 800d1f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1f6:	1c5a      	adds	r2, r3, #1
 800d1f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d1fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d1fc:	b2d2      	uxtb	r2, r2
 800d1fe:	701a      	strb	r2, [r3, #0]
 800d200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d202:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 800d204:	697b      	ldr	r3, [r7, #20]
 800d206:	627b      	str	r3, [r7, #36]	@ 0x24
 800d208:	683b      	ldr	r3, [r7, #0]
 800d20a:	623b      	str	r3, [r7, #32]
 800d20c:	e00b      	b.n	800d226 <SEGGER_SYSVIEW_RecordU32x3+0xba>
 800d20e:	6a3b      	ldr	r3, [r7, #32]
 800d210:	b2da      	uxtb	r2, r3
 800d212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d214:	1c59      	adds	r1, r3, #1
 800d216:	6279      	str	r1, [r7, #36]	@ 0x24
 800d218:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d21c:	b2d2      	uxtb	r2, r2
 800d21e:	701a      	strb	r2, [r3, #0]
 800d220:	6a3b      	ldr	r3, [r7, #32]
 800d222:	09db      	lsrs	r3, r3, #7
 800d224:	623b      	str	r3, [r7, #32]
 800d226:	6a3b      	ldr	r3, [r7, #32]
 800d228:	2b7f      	cmp	r3, #127	@ 0x7f
 800d22a:	d8f0      	bhi.n	800d20e <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 800d22c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d22e:	1c5a      	adds	r2, r3, #1
 800d230:	627a      	str	r2, [r7, #36]	@ 0x24
 800d232:	6a3a      	ldr	r2, [r7, #32]
 800d234:	b2d2      	uxtb	r2, r2
 800d236:	701a      	strb	r2, [r3, #0]
 800d238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d23a:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800d23c:	68fa      	ldr	r2, [r7, #12]
 800d23e:	6979      	ldr	r1, [r7, #20]
 800d240:	69b8      	ldr	r0, [r7, #24]
 800d242:	f7ff fd1d 	bl	800cc80 <_SendPacket>
  RECORD_END();
 800d246:	69fb      	ldr	r3, [r7, #28]
 800d248:	f383 8811 	msr	BASEPRI, r3
}
 800d24c:	bf00      	nop
 800d24e:	3738      	adds	r7, #56	@ 0x38
 800d250:	46bd      	mov	sp, r7
 800d252:	bd80      	pop	{r7, pc}
 800d254:	2001bd58 	.word	0x2001bd58

0800d258 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 800d258:	b580      	push	{r7, lr}
 800d25a:	b090      	sub	sp, #64	@ 0x40
 800d25c:	af00      	add	r7, sp, #0
 800d25e:	60f8      	str	r0, [r7, #12]
 800d260:	60b9      	str	r1, [r7, #8]
 800d262:	607a      	str	r2, [r7, #4]
 800d264:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800d266:	f3ef 8311 	mrs	r3, BASEPRI
 800d26a:	f04f 0120 	mov.w	r1, #32
 800d26e:	f381 8811 	msr	BASEPRI, r1
 800d272:	61fb      	str	r3, [r7, #28]
 800d274:	4840      	ldr	r0, [pc, #256]	@ (800d378 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 800d276:	f7ff fc17 	bl	800caa8 <_PreparePacket>
 800d27a:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800d27c:	69bb      	ldr	r3, [r7, #24]
 800d27e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800d280:	697b      	ldr	r3, [r7, #20]
 800d282:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d284:	68bb      	ldr	r3, [r7, #8]
 800d286:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d288:	e00b      	b.n	800d2a2 <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 800d28a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d28c:	b2da      	uxtb	r2, r3
 800d28e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d290:	1c59      	adds	r1, r3, #1
 800d292:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800d294:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d298:	b2d2      	uxtb	r2, r2
 800d29a:	701a      	strb	r2, [r3, #0]
 800d29c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d29e:	09db      	lsrs	r3, r3, #7
 800d2a0:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d2a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d2a4:	2b7f      	cmp	r3, #127	@ 0x7f
 800d2a6:	d8f0      	bhi.n	800d28a <SEGGER_SYSVIEW_RecordU32x4+0x32>
 800d2a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d2aa:	1c5a      	adds	r2, r3, #1
 800d2ac:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800d2ae:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d2b0:	b2d2      	uxtb	r2, r2
 800d2b2:	701a      	strb	r2, [r3, #0]
 800d2b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d2b6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800d2b8:	697b      	ldr	r3, [r7, #20]
 800d2ba:	637b      	str	r3, [r7, #52]	@ 0x34
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	633b      	str	r3, [r7, #48]	@ 0x30
 800d2c0:	e00b      	b.n	800d2da <SEGGER_SYSVIEW_RecordU32x4+0x82>
 800d2c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2c4:	b2da      	uxtb	r2, r3
 800d2c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d2c8:	1c59      	adds	r1, r3, #1
 800d2ca:	6379      	str	r1, [r7, #52]	@ 0x34
 800d2cc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d2d0:	b2d2      	uxtb	r2, r2
 800d2d2:	701a      	strb	r2, [r3, #0]
 800d2d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2d6:	09db      	lsrs	r3, r3, #7
 800d2d8:	633b      	str	r3, [r7, #48]	@ 0x30
 800d2da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2dc:	2b7f      	cmp	r3, #127	@ 0x7f
 800d2de:	d8f0      	bhi.n	800d2c2 <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 800d2e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d2e2:	1c5a      	adds	r2, r3, #1
 800d2e4:	637a      	str	r2, [r7, #52]	@ 0x34
 800d2e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d2e8:	b2d2      	uxtb	r2, r2
 800d2ea:	701a      	strb	r2, [r3, #0]
 800d2ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d2ee:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 800d2f0:	697b      	ldr	r3, [r7, #20]
 800d2f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d2f4:	683b      	ldr	r3, [r7, #0]
 800d2f6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d2f8:	e00b      	b.n	800d312 <SEGGER_SYSVIEW_RecordU32x4+0xba>
 800d2fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2fc:	b2da      	uxtb	r2, r3
 800d2fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d300:	1c59      	adds	r1, r3, #1
 800d302:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800d304:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d308:	b2d2      	uxtb	r2, r2
 800d30a:	701a      	strb	r2, [r3, #0]
 800d30c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d30e:	09db      	lsrs	r3, r3, #7
 800d310:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d312:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d314:	2b7f      	cmp	r3, #127	@ 0x7f
 800d316:	d8f0      	bhi.n	800d2fa <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 800d318:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d31a:	1c5a      	adds	r2, r3, #1
 800d31c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d31e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d320:	b2d2      	uxtb	r2, r2
 800d322:	701a      	strb	r2, [r3, #0]
 800d324:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d326:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 800d328:	697b      	ldr	r3, [r7, #20]
 800d32a:	627b      	str	r3, [r7, #36]	@ 0x24
 800d32c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d32e:	623b      	str	r3, [r7, #32]
 800d330:	e00b      	b.n	800d34a <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 800d332:	6a3b      	ldr	r3, [r7, #32]
 800d334:	b2da      	uxtb	r2, r3
 800d336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d338:	1c59      	adds	r1, r3, #1
 800d33a:	6279      	str	r1, [r7, #36]	@ 0x24
 800d33c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d340:	b2d2      	uxtb	r2, r2
 800d342:	701a      	strb	r2, [r3, #0]
 800d344:	6a3b      	ldr	r3, [r7, #32]
 800d346:	09db      	lsrs	r3, r3, #7
 800d348:	623b      	str	r3, [r7, #32]
 800d34a:	6a3b      	ldr	r3, [r7, #32]
 800d34c:	2b7f      	cmp	r3, #127	@ 0x7f
 800d34e:	d8f0      	bhi.n	800d332 <SEGGER_SYSVIEW_RecordU32x4+0xda>
 800d350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d352:	1c5a      	adds	r2, r3, #1
 800d354:	627a      	str	r2, [r7, #36]	@ 0x24
 800d356:	6a3a      	ldr	r2, [r7, #32]
 800d358:	b2d2      	uxtb	r2, r2
 800d35a:	701a      	strb	r2, [r3, #0]
 800d35c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d35e:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800d360:	68fa      	ldr	r2, [r7, #12]
 800d362:	6979      	ldr	r1, [r7, #20]
 800d364:	69b8      	ldr	r0, [r7, #24]
 800d366:	f7ff fc8b 	bl	800cc80 <_SendPacket>
  RECORD_END();
 800d36a:	69fb      	ldr	r3, [r7, #28]
 800d36c:	f383 8811 	msr	BASEPRI, r3
}
 800d370:	bf00      	nop
 800d372:	3740      	adds	r7, #64	@ 0x40
 800d374:	46bd      	mov	sp, r7
 800d376:	bd80      	pop	{r7, pc}
 800d378:	2001bd58 	.word	0x2001bd58

0800d37c <SEGGER_SYSVIEW_RecordU32x5>:
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*    Para4   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x5(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3, U32 Para4) {
 800d37c:	b580      	push	{r7, lr}
 800d37e:	b092      	sub	sp, #72	@ 0x48
 800d380:	af00      	add	r7, sp, #0
 800d382:	60f8      	str	r0, [r7, #12]
 800d384:	60b9      	str	r1, [r7, #8]
 800d386:	607a      	str	r2, [r7, #4]
 800d388:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 5 * SEGGER_SYSVIEW_QUANTA_U32);
 800d38a:	f3ef 8311 	mrs	r3, BASEPRI
 800d38e:	f04f 0120 	mov.w	r1, #32
 800d392:	f381 8811 	msr	BASEPRI, r1
 800d396:	61fb      	str	r3, [r7, #28]
 800d398:	484e      	ldr	r0, [pc, #312]	@ (800d4d4 <SEGGER_SYSVIEW_RecordU32x5+0x158>)
 800d39a:	f7ff fb85 	bl	800caa8 <_PreparePacket>
 800d39e:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800d3a0:	69bb      	ldr	r3, [r7, #24]
 800d3a2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800d3a4:	697b      	ldr	r3, [r7, #20]
 800d3a6:	647b      	str	r3, [r7, #68]	@ 0x44
 800d3a8:	68bb      	ldr	r3, [r7, #8]
 800d3aa:	643b      	str	r3, [r7, #64]	@ 0x40
 800d3ac:	e00b      	b.n	800d3c6 <SEGGER_SYSVIEW_RecordU32x5+0x4a>
 800d3ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d3b0:	b2da      	uxtb	r2, r3
 800d3b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d3b4:	1c59      	adds	r1, r3, #1
 800d3b6:	6479      	str	r1, [r7, #68]	@ 0x44
 800d3b8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d3bc:	b2d2      	uxtb	r2, r2
 800d3be:	701a      	strb	r2, [r3, #0]
 800d3c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d3c2:	09db      	lsrs	r3, r3, #7
 800d3c4:	643b      	str	r3, [r7, #64]	@ 0x40
 800d3c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d3c8:	2b7f      	cmp	r3, #127	@ 0x7f
 800d3ca:	d8f0      	bhi.n	800d3ae <SEGGER_SYSVIEW_RecordU32x5+0x32>
 800d3cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d3ce:	1c5a      	adds	r2, r3, #1
 800d3d0:	647a      	str	r2, [r7, #68]	@ 0x44
 800d3d2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d3d4:	b2d2      	uxtb	r2, r2
 800d3d6:	701a      	strb	r2, [r3, #0]
 800d3d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d3da:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800d3dc:	697b      	ldr	r3, [r7, #20]
 800d3de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d3e4:	e00b      	b.n	800d3fe <SEGGER_SYSVIEW_RecordU32x5+0x82>
 800d3e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3e8:	b2da      	uxtb	r2, r3
 800d3ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d3ec:	1c59      	adds	r1, r3, #1
 800d3ee:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800d3f0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d3f4:	b2d2      	uxtb	r2, r2
 800d3f6:	701a      	strb	r2, [r3, #0]
 800d3f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3fa:	09db      	lsrs	r3, r3, #7
 800d3fc:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d3fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d400:	2b7f      	cmp	r3, #127	@ 0x7f
 800d402:	d8f0      	bhi.n	800d3e6 <SEGGER_SYSVIEW_RecordU32x5+0x6a>
 800d404:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d406:	1c5a      	adds	r2, r3, #1
 800d408:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800d40a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d40c:	b2d2      	uxtb	r2, r2
 800d40e:	701a      	strb	r2, [r3, #0]
 800d410:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d412:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 800d414:	697b      	ldr	r3, [r7, #20]
 800d416:	637b      	str	r3, [r7, #52]	@ 0x34
 800d418:	683b      	ldr	r3, [r7, #0]
 800d41a:	633b      	str	r3, [r7, #48]	@ 0x30
 800d41c:	e00b      	b.n	800d436 <SEGGER_SYSVIEW_RecordU32x5+0xba>
 800d41e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d420:	b2da      	uxtb	r2, r3
 800d422:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d424:	1c59      	adds	r1, r3, #1
 800d426:	6379      	str	r1, [r7, #52]	@ 0x34
 800d428:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d42c:	b2d2      	uxtb	r2, r2
 800d42e:	701a      	strb	r2, [r3, #0]
 800d430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d432:	09db      	lsrs	r3, r3, #7
 800d434:	633b      	str	r3, [r7, #48]	@ 0x30
 800d436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d438:	2b7f      	cmp	r3, #127	@ 0x7f
 800d43a:	d8f0      	bhi.n	800d41e <SEGGER_SYSVIEW_RecordU32x5+0xa2>
 800d43c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d43e:	1c5a      	adds	r2, r3, #1
 800d440:	637a      	str	r2, [r7, #52]	@ 0x34
 800d442:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d444:	b2d2      	uxtb	r2, r2
 800d446:	701a      	strb	r2, [r3, #0]
 800d448:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d44a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 800d44c:	697b      	ldr	r3, [r7, #20]
 800d44e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d450:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d452:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d454:	e00b      	b.n	800d46e <SEGGER_SYSVIEW_RecordU32x5+0xf2>
 800d456:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d458:	b2da      	uxtb	r2, r3
 800d45a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d45c:	1c59      	adds	r1, r3, #1
 800d45e:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800d460:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d464:	b2d2      	uxtb	r2, r2
 800d466:	701a      	strb	r2, [r3, #0]
 800d468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d46a:	09db      	lsrs	r3, r3, #7
 800d46c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d46e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d470:	2b7f      	cmp	r3, #127	@ 0x7f
 800d472:	d8f0      	bhi.n	800d456 <SEGGER_SYSVIEW_RecordU32x5+0xda>
 800d474:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d476:	1c5a      	adds	r2, r3, #1
 800d478:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d47a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d47c:	b2d2      	uxtb	r2, r2
 800d47e:	701a      	strb	r2, [r3, #0]
 800d480:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d482:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para4);
 800d484:	697b      	ldr	r3, [r7, #20]
 800d486:	627b      	str	r3, [r7, #36]	@ 0x24
 800d488:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d48a:	623b      	str	r3, [r7, #32]
 800d48c:	e00b      	b.n	800d4a6 <SEGGER_SYSVIEW_RecordU32x5+0x12a>
 800d48e:	6a3b      	ldr	r3, [r7, #32]
 800d490:	b2da      	uxtb	r2, r3
 800d492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d494:	1c59      	adds	r1, r3, #1
 800d496:	6279      	str	r1, [r7, #36]	@ 0x24
 800d498:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d49c:	b2d2      	uxtb	r2, r2
 800d49e:	701a      	strb	r2, [r3, #0]
 800d4a0:	6a3b      	ldr	r3, [r7, #32]
 800d4a2:	09db      	lsrs	r3, r3, #7
 800d4a4:	623b      	str	r3, [r7, #32]
 800d4a6:	6a3b      	ldr	r3, [r7, #32]
 800d4a8:	2b7f      	cmp	r3, #127	@ 0x7f
 800d4aa:	d8f0      	bhi.n	800d48e <SEGGER_SYSVIEW_RecordU32x5+0x112>
 800d4ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4ae:	1c5a      	adds	r2, r3, #1
 800d4b0:	627a      	str	r2, [r7, #36]	@ 0x24
 800d4b2:	6a3a      	ldr	r2, [r7, #32]
 800d4b4:	b2d2      	uxtb	r2, r2
 800d4b6:	701a      	strb	r2, [r3, #0]
 800d4b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4ba:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800d4bc:	68fa      	ldr	r2, [r7, #12]
 800d4be:	6979      	ldr	r1, [r7, #20]
 800d4c0:	69b8      	ldr	r0, [r7, #24]
 800d4c2:	f7ff fbdd 	bl	800cc80 <_SendPacket>
  RECORD_END();
 800d4c6:	69fb      	ldr	r3, [r7, #28]
 800d4c8:	f383 8811 	msr	BASEPRI, r3
}
 800d4cc:	bf00      	nop
 800d4ce:	3748      	adds	r7, #72	@ 0x48
 800d4d0:	46bd      	mov	sp, r7
 800d4d2:	bd80      	pop	{r7, pc}
 800d4d4:	2001bd58 	.word	0x2001bd58

0800d4d8 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 800d4d8:	b580      	push	{r7, lr}
 800d4da:	b08c      	sub	sp, #48	@ 0x30
 800d4dc:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 800d4de:	4b58      	ldr	r3, [pc, #352]	@ (800d640 <SEGGER_SYSVIEW_Start+0x168>)
 800d4e0:	2201      	movs	r2, #1
 800d4e2:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 800d4e4:	f3ef 8311 	mrs	r3, BASEPRI
 800d4e8:	f04f 0120 	mov.w	r1, #32
 800d4ec:	f381 8811 	msr	BASEPRI, r1
 800d4f0:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 800d4f2:	4b53      	ldr	r3, [pc, #332]	@ (800d640 <SEGGER_SYSVIEW_Start+0x168>)
 800d4f4:	785b      	ldrb	r3, [r3, #1]
 800d4f6:	220a      	movs	r2, #10
 800d4f8:	4952      	ldr	r1, [pc, #328]	@ (800d644 <SEGGER_SYSVIEW_Start+0x16c>)
 800d4fa:	4618      	mov	r0, r3
 800d4fc:	f7f2 fe68 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800d506:	200a      	movs	r0, #10
 800d508:	f7ff fd7c 	bl	800d004 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800d50c:	f3ef 8311 	mrs	r3, BASEPRI
 800d510:	f04f 0120 	mov.w	r1, #32
 800d514:	f381 8811 	msr	BASEPRI, r1
 800d518:	60bb      	str	r3, [r7, #8]
 800d51a:	484b      	ldr	r0, [pc, #300]	@ (800d648 <SEGGER_SYSVIEW_Start+0x170>)
 800d51c:	f7ff fac4 	bl	800caa8 <_PreparePacket>
 800d520:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800d526:	683b      	ldr	r3, [r7, #0]
 800d528:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d52a:	4b45      	ldr	r3, [pc, #276]	@ (800d640 <SEGGER_SYSVIEW_Start+0x168>)
 800d52c:	685b      	ldr	r3, [r3, #4]
 800d52e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d530:	e00b      	b.n	800d54a <SEGGER_SYSVIEW_Start+0x72>
 800d532:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d534:	b2da      	uxtb	r2, r3
 800d536:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d538:	1c59      	adds	r1, r3, #1
 800d53a:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800d53c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d540:	b2d2      	uxtb	r2, r2
 800d542:	701a      	strb	r2, [r3, #0]
 800d544:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d546:	09db      	lsrs	r3, r3, #7
 800d548:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d54a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d54c:	2b7f      	cmp	r3, #127	@ 0x7f
 800d54e:	d8f0      	bhi.n	800d532 <SEGGER_SYSVIEW_Start+0x5a>
 800d550:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d552:	1c5a      	adds	r2, r3, #1
 800d554:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d556:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d558:	b2d2      	uxtb	r2, r2
 800d55a:	701a      	strb	r2, [r3, #0]
 800d55c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d55e:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800d560:	683b      	ldr	r3, [r7, #0]
 800d562:	627b      	str	r3, [r7, #36]	@ 0x24
 800d564:	4b36      	ldr	r3, [pc, #216]	@ (800d640 <SEGGER_SYSVIEW_Start+0x168>)
 800d566:	689b      	ldr	r3, [r3, #8]
 800d568:	623b      	str	r3, [r7, #32]
 800d56a:	e00b      	b.n	800d584 <SEGGER_SYSVIEW_Start+0xac>
 800d56c:	6a3b      	ldr	r3, [r7, #32]
 800d56e:	b2da      	uxtb	r2, r3
 800d570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d572:	1c59      	adds	r1, r3, #1
 800d574:	6279      	str	r1, [r7, #36]	@ 0x24
 800d576:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d57a:	b2d2      	uxtb	r2, r2
 800d57c:	701a      	strb	r2, [r3, #0]
 800d57e:	6a3b      	ldr	r3, [r7, #32]
 800d580:	09db      	lsrs	r3, r3, #7
 800d582:	623b      	str	r3, [r7, #32]
 800d584:	6a3b      	ldr	r3, [r7, #32]
 800d586:	2b7f      	cmp	r3, #127	@ 0x7f
 800d588:	d8f0      	bhi.n	800d56c <SEGGER_SYSVIEW_Start+0x94>
 800d58a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d58c:	1c5a      	adds	r2, r3, #1
 800d58e:	627a      	str	r2, [r7, #36]	@ 0x24
 800d590:	6a3a      	ldr	r2, [r7, #32]
 800d592:	b2d2      	uxtb	r2, r2
 800d594:	701a      	strb	r2, [r3, #0]
 800d596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d598:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800d59a:	683b      	ldr	r3, [r7, #0]
 800d59c:	61fb      	str	r3, [r7, #28]
 800d59e:	4b28      	ldr	r3, [pc, #160]	@ (800d640 <SEGGER_SYSVIEW_Start+0x168>)
 800d5a0:	691b      	ldr	r3, [r3, #16]
 800d5a2:	61bb      	str	r3, [r7, #24]
 800d5a4:	e00b      	b.n	800d5be <SEGGER_SYSVIEW_Start+0xe6>
 800d5a6:	69bb      	ldr	r3, [r7, #24]
 800d5a8:	b2da      	uxtb	r2, r3
 800d5aa:	69fb      	ldr	r3, [r7, #28]
 800d5ac:	1c59      	adds	r1, r3, #1
 800d5ae:	61f9      	str	r1, [r7, #28]
 800d5b0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d5b4:	b2d2      	uxtb	r2, r2
 800d5b6:	701a      	strb	r2, [r3, #0]
 800d5b8:	69bb      	ldr	r3, [r7, #24]
 800d5ba:	09db      	lsrs	r3, r3, #7
 800d5bc:	61bb      	str	r3, [r7, #24]
 800d5be:	69bb      	ldr	r3, [r7, #24]
 800d5c0:	2b7f      	cmp	r3, #127	@ 0x7f
 800d5c2:	d8f0      	bhi.n	800d5a6 <SEGGER_SYSVIEW_Start+0xce>
 800d5c4:	69fb      	ldr	r3, [r7, #28]
 800d5c6:	1c5a      	adds	r2, r3, #1
 800d5c8:	61fa      	str	r2, [r7, #28]
 800d5ca:	69ba      	ldr	r2, [r7, #24]
 800d5cc:	b2d2      	uxtb	r2, r2
 800d5ce:	701a      	strb	r2, [r3, #0]
 800d5d0:	69fb      	ldr	r3, [r7, #28]
 800d5d2:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800d5d4:	683b      	ldr	r3, [r7, #0]
 800d5d6:	617b      	str	r3, [r7, #20]
 800d5d8:	2300      	movs	r3, #0
 800d5da:	613b      	str	r3, [r7, #16]
 800d5dc:	e00b      	b.n	800d5f6 <SEGGER_SYSVIEW_Start+0x11e>
 800d5de:	693b      	ldr	r3, [r7, #16]
 800d5e0:	b2da      	uxtb	r2, r3
 800d5e2:	697b      	ldr	r3, [r7, #20]
 800d5e4:	1c59      	adds	r1, r3, #1
 800d5e6:	6179      	str	r1, [r7, #20]
 800d5e8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d5ec:	b2d2      	uxtb	r2, r2
 800d5ee:	701a      	strb	r2, [r3, #0]
 800d5f0:	693b      	ldr	r3, [r7, #16]
 800d5f2:	09db      	lsrs	r3, r3, #7
 800d5f4:	613b      	str	r3, [r7, #16]
 800d5f6:	693b      	ldr	r3, [r7, #16]
 800d5f8:	2b7f      	cmp	r3, #127	@ 0x7f
 800d5fa:	d8f0      	bhi.n	800d5de <SEGGER_SYSVIEW_Start+0x106>
 800d5fc:	697b      	ldr	r3, [r7, #20]
 800d5fe:	1c5a      	adds	r2, r3, #1
 800d600:	617a      	str	r2, [r7, #20]
 800d602:	693a      	ldr	r2, [r7, #16]
 800d604:	b2d2      	uxtb	r2, r2
 800d606:	701a      	strb	r2, [r3, #0]
 800d608:	697b      	ldr	r3, [r7, #20]
 800d60a:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800d60c:	2218      	movs	r2, #24
 800d60e:	6839      	ldr	r1, [r7, #0]
 800d610:	6878      	ldr	r0, [r7, #4]
 800d612:	f7ff fb35 	bl	800cc80 <_SendPacket>
      RECORD_END();
 800d616:	68bb      	ldr	r3, [r7, #8]
 800d618:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 800d61c:	4b08      	ldr	r3, [pc, #32]	@ (800d640 <SEGGER_SYSVIEW_Start+0x168>)
 800d61e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d620:	2b00      	cmp	r3, #0
 800d622:	d002      	beq.n	800d62a <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 800d624:	4b06      	ldr	r3, [pc, #24]	@ (800d640 <SEGGER_SYSVIEW_Start+0x168>)
 800d626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d628:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800d62a:	f000 f9eb 	bl	800da04 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800d62e:	f000 f9b1 	bl	800d994 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800d632:	f000 fc8d 	bl	800df50 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800d636:	bf00      	nop
 800d638:	3730      	adds	r7, #48	@ 0x30
 800d63a:	46bd      	mov	sp, r7
 800d63c:	bd80      	pop	{r7, pc}
 800d63e:	bf00      	nop
 800d640:	2001bd28 	.word	0x2001bd28
 800d644:	0800fb80 	.word	0x0800fb80
 800d648:	2001bd58 	.word	0x2001bd58

0800d64c <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 800d64c:	b580      	push	{r7, lr}
 800d64e:	b082      	sub	sp, #8
 800d650:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800d652:	f3ef 8311 	mrs	r3, BASEPRI
 800d656:	f04f 0120 	mov.w	r1, #32
 800d65a:	f381 8811 	msr	BASEPRI, r1
 800d65e:	607b      	str	r3, [r7, #4]
 800d660:	480b      	ldr	r0, [pc, #44]	@ (800d690 <SEGGER_SYSVIEW_Stop+0x44>)
 800d662:	f7ff fa21 	bl	800caa8 <_PreparePacket>
 800d666:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 800d668:	4b0a      	ldr	r3, [pc, #40]	@ (800d694 <SEGGER_SYSVIEW_Stop+0x48>)
 800d66a:	781b      	ldrb	r3, [r3, #0]
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d007      	beq.n	800d680 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 800d670:	220b      	movs	r2, #11
 800d672:	6839      	ldr	r1, [r7, #0]
 800d674:	6838      	ldr	r0, [r7, #0]
 800d676:	f7ff fb03 	bl	800cc80 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800d67a:	4b06      	ldr	r3, [pc, #24]	@ (800d694 <SEGGER_SYSVIEW_Stop+0x48>)
 800d67c:	2200      	movs	r2, #0
 800d67e:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	f383 8811 	msr	BASEPRI, r3
}
 800d686:	bf00      	nop
 800d688:	3708      	adds	r7, #8
 800d68a:	46bd      	mov	sp, r7
 800d68c:	bd80      	pop	{r7, pc}
 800d68e:	bf00      	nop
 800d690:	2001bd58 	.word	0x2001bd58
 800d694:	2001bd28 	.word	0x2001bd28

0800d698 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 800d698:	b580      	push	{r7, lr}
 800d69a:	b08c      	sub	sp, #48	@ 0x30
 800d69c:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800d69e:	f3ef 8311 	mrs	r3, BASEPRI
 800d6a2:	f04f 0120 	mov.w	r1, #32
 800d6a6:	f381 8811 	msr	BASEPRI, r1
 800d6aa:	60fb      	str	r3, [r7, #12]
 800d6ac:	4845      	ldr	r0, [pc, #276]	@ (800d7c4 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800d6ae:	f7ff f9fb 	bl	800caa8 <_PreparePacket>
 800d6b2:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800d6b4:	68bb      	ldr	r3, [r7, #8]
 800d6b6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d6bc:	4b42      	ldr	r3, [pc, #264]	@ (800d7c8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800d6be:	685b      	ldr	r3, [r3, #4]
 800d6c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d6c2:	e00b      	b.n	800d6dc <SEGGER_SYSVIEW_GetSysDesc+0x44>
 800d6c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6c6:	b2da      	uxtb	r2, r3
 800d6c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6ca:	1c59      	adds	r1, r3, #1
 800d6cc:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800d6ce:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d6d2:	b2d2      	uxtb	r2, r2
 800d6d4:	701a      	strb	r2, [r3, #0]
 800d6d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6d8:	09db      	lsrs	r3, r3, #7
 800d6da:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d6dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6de:	2b7f      	cmp	r3, #127	@ 0x7f
 800d6e0:	d8f0      	bhi.n	800d6c4 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 800d6e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6e4:	1c5a      	adds	r2, r3, #1
 800d6e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d6e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d6ea:	b2d2      	uxtb	r2, r2
 800d6ec:	701a      	strb	r2, [r3, #0]
 800d6ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6f0:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	627b      	str	r3, [r7, #36]	@ 0x24
 800d6f6:	4b34      	ldr	r3, [pc, #208]	@ (800d7c8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800d6f8:	689b      	ldr	r3, [r3, #8]
 800d6fa:	623b      	str	r3, [r7, #32]
 800d6fc:	e00b      	b.n	800d716 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 800d6fe:	6a3b      	ldr	r3, [r7, #32]
 800d700:	b2da      	uxtb	r2, r3
 800d702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d704:	1c59      	adds	r1, r3, #1
 800d706:	6279      	str	r1, [r7, #36]	@ 0x24
 800d708:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d70c:	b2d2      	uxtb	r2, r2
 800d70e:	701a      	strb	r2, [r3, #0]
 800d710:	6a3b      	ldr	r3, [r7, #32]
 800d712:	09db      	lsrs	r3, r3, #7
 800d714:	623b      	str	r3, [r7, #32]
 800d716:	6a3b      	ldr	r3, [r7, #32]
 800d718:	2b7f      	cmp	r3, #127	@ 0x7f
 800d71a:	d8f0      	bhi.n	800d6fe <SEGGER_SYSVIEW_GetSysDesc+0x66>
 800d71c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d71e:	1c5a      	adds	r2, r3, #1
 800d720:	627a      	str	r2, [r7, #36]	@ 0x24
 800d722:	6a3a      	ldr	r2, [r7, #32]
 800d724:	b2d2      	uxtb	r2, r2
 800d726:	701a      	strb	r2, [r3, #0]
 800d728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d72a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	61fb      	str	r3, [r7, #28]
 800d730:	4b25      	ldr	r3, [pc, #148]	@ (800d7c8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800d732:	691b      	ldr	r3, [r3, #16]
 800d734:	61bb      	str	r3, [r7, #24]
 800d736:	e00b      	b.n	800d750 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800d738:	69bb      	ldr	r3, [r7, #24]
 800d73a:	b2da      	uxtb	r2, r3
 800d73c:	69fb      	ldr	r3, [r7, #28]
 800d73e:	1c59      	adds	r1, r3, #1
 800d740:	61f9      	str	r1, [r7, #28]
 800d742:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d746:	b2d2      	uxtb	r2, r2
 800d748:	701a      	strb	r2, [r3, #0]
 800d74a:	69bb      	ldr	r3, [r7, #24]
 800d74c:	09db      	lsrs	r3, r3, #7
 800d74e:	61bb      	str	r3, [r7, #24]
 800d750:	69bb      	ldr	r3, [r7, #24]
 800d752:	2b7f      	cmp	r3, #127	@ 0x7f
 800d754:	d8f0      	bhi.n	800d738 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800d756:	69fb      	ldr	r3, [r7, #28]
 800d758:	1c5a      	adds	r2, r3, #1
 800d75a:	61fa      	str	r2, [r7, #28]
 800d75c:	69ba      	ldr	r2, [r7, #24]
 800d75e:	b2d2      	uxtb	r2, r2
 800d760:	701a      	strb	r2, [r3, #0]
 800d762:	69fb      	ldr	r3, [r7, #28]
 800d764:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	617b      	str	r3, [r7, #20]
 800d76a:	2300      	movs	r3, #0
 800d76c:	613b      	str	r3, [r7, #16]
 800d76e:	e00b      	b.n	800d788 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 800d770:	693b      	ldr	r3, [r7, #16]
 800d772:	b2da      	uxtb	r2, r3
 800d774:	697b      	ldr	r3, [r7, #20]
 800d776:	1c59      	adds	r1, r3, #1
 800d778:	6179      	str	r1, [r7, #20]
 800d77a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d77e:	b2d2      	uxtb	r2, r2
 800d780:	701a      	strb	r2, [r3, #0]
 800d782:	693b      	ldr	r3, [r7, #16]
 800d784:	09db      	lsrs	r3, r3, #7
 800d786:	613b      	str	r3, [r7, #16]
 800d788:	693b      	ldr	r3, [r7, #16]
 800d78a:	2b7f      	cmp	r3, #127	@ 0x7f
 800d78c:	d8f0      	bhi.n	800d770 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800d78e:	697b      	ldr	r3, [r7, #20]
 800d790:	1c5a      	adds	r2, r3, #1
 800d792:	617a      	str	r2, [r7, #20]
 800d794:	693a      	ldr	r2, [r7, #16]
 800d796:	b2d2      	uxtb	r2, r2
 800d798:	701a      	strb	r2, [r3, #0]
 800d79a:	697b      	ldr	r3, [r7, #20]
 800d79c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800d79e:	2218      	movs	r2, #24
 800d7a0:	6879      	ldr	r1, [r7, #4]
 800d7a2:	68b8      	ldr	r0, [r7, #8]
 800d7a4:	f7ff fa6c 	bl	800cc80 <_SendPacket>
  RECORD_END();
 800d7a8:	68fb      	ldr	r3, [r7, #12]
 800d7aa:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800d7ae:	4b06      	ldr	r3, [pc, #24]	@ (800d7c8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800d7b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d002      	beq.n	800d7bc <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800d7b6:	4b04      	ldr	r3, [pc, #16]	@ (800d7c8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800d7b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d7ba:	4798      	blx	r3
  }
}
 800d7bc:	bf00      	nop
 800d7be:	3730      	adds	r7, #48	@ 0x30
 800d7c0:	46bd      	mov	sp, r7
 800d7c2:	bd80      	pop	{r7, pc}
 800d7c4:	2001bd58 	.word	0x2001bd58
 800d7c8:	2001bd28 	.word	0x2001bd28

0800d7cc <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 800d7cc:	b580      	push	{r7, lr}
 800d7ce:	b092      	sub	sp, #72	@ 0x48
 800d7d0:	af00      	add	r7, sp, #0
 800d7d2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 800d7d4:	f3ef 8311 	mrs	r3, BASEPRI
 800d7d8:	f04f 0120 	mov.w	r1, #32
 800d7dc:	f381 8811 	msr	BASEPRI, r1
 800d7e0:	617b      	str	r3, [r7, #20]
 800d7e2:	486a      	ldr	r0, [pc, #424]	@ (800d98c <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 800d7e4:	f7ff f960 	bl	800caa8 <_PreparePacket>
 800d7e8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800d7ea:	693b      	ldr	r3, [r7, #16]
 800d7ec:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800d7ee:	68fb      	ldr	r3, [r7, #12]
 800d7f0:	647b      	str	r3, [r7, #68]	@ 0x44
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	681a      	ldr	r2, [r3, #0]
 800d7f6:	4b66      	ldr	r3, [pc, #408]	@ (800d990 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800d7f8:	691b      	ldr	r3, [r3, #16]
 800d7fa:	1ad3      	subs	r3, r2, r3
 800d7fc:	643b      	str	r3, [r7, #64]	@ 0x40
 800d7fe:	e00b      	b.n	800d818 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 800d800:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d802:	b2da      	uxtb	r2, r3
 800d804:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d806:	1c59      	adds	r1, r3, #1
 800d808:	6479      	str	r1, [r7, #68]	@ 0x44
 800d80a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d80e:	b2d2      	uxtb	r2, r2
 800d810:	701a      	strb	r2, [r3, #0]
 800d812:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d814:	09db      	lsrs	r3, r3, #7
 800d816:	643b      	str	r3, [r7, #64]	@ 0x40
 800d818:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d81a:	2b7f      	cmp	r3, #127	@ 0x7f
 800d81c:	d8f0      	bhi.n	800d800 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 800d81e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d820:	1c5a      	adds	r2, r3, #1
 800d822:	647a      	str	r2, [r7, #68]	@ 0x44
 800d824:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d826:	b2d2      	uxtb	r2, r2
 800d828:	701a      	strb	r2, [r3, #0]
 800d82a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d82c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	689b      	ldr	r3, [r3, #8]
 800d836:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d838:	e00b      	b.n	800d852 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800d83a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d83c:	b2da      	uxtb	r2, r3
 800d83e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d840:	1c59      	adds	r1, r3, #1
 800d842:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800d844:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d848:	b2d2      	uxtb	r2, r2
 800d84a:	701a      	strb	r2, [r3, #0]
 800d84c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d84e:	09db      	lsrs	r3, r3, #7
 800d850:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d854:	2b7f      	cmp	r3, #127	@ 0x7f
 800d856:	d8f0      	bhi.n	800d83a <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 800d858:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d85a:	1c5a      	adds	r2, r3, #1
 800d85c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800d85e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d860:	b2d2      	uxtb	r2, r2
 800d862:	701a      	strb	r2, [r3, #0]
 800d864:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d866:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	685b      	ldr	r3, [r3, #4]
 800d86c:	2220      	movs	r2, #32
 800d86e:	4619      	mov	r1, r3
 800d870:	68f8      	ldr	r0, [r7, #12]
 800d872:	f7ff f8e9 	bl	800ca48 <_EncodeStr>
 800d876:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 800d878:	2209      	movs	r2, #9
 800d87a:	68f9      	ldr	r1, [r7, #12]
 800d87c:	6938      	ldr	r0, [r7, #16]
 800d87e:	f7ff f9ff 	bl	800cc80 <_SendPacket>
  //
  pPayload = pPayloadStart;
 800d882:	693b      	ldr	r3, [r7, #16]
 800d884:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	637b      	str	r3, [r7, #52]	@ 0x34
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	681a      	ldr	r2, [r3, #0]
 800d88e:	4b40      	ldr	r3, [pc, #256]	@ (800d990 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800d890:	691b      	ldr	r3, [r3, #16]
 800d892:	1ad3      	subs	r3, r2, r3
 800d894:	633b      	str	r3, [r7, #48]	@ 0x30
 800d896:	e00b      	b.n	800d8b0 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 800d898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d89a:	b2da      	uxtb	r2, r3
 800d89c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d89e:	1c59      	adds	r1, r3, #1
 800d8a0:	6379      	str	r1, [r7, #52]	@ 0x34
 800d8a2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d8a6:	b2d2      	uxtb	r2, r2
 800d8a8:	701a      	strb	r2, [r3, #0]
 800d8aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8ac:	09db      	lsrs	r3, r3, #7
 800d8ae:	633b      	str	r3, [r7, #48]	@ 0x30
 800d8b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8b2:	2b7f      	cmp	r3, #127	@ 0x7f
 800d8b4:	d8f0      	bhi.n	800d898 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800d8b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d8b8:	1c5a      	adds	r2, r3, #1
 800d8ba:	637a      	str	r2, [r7, #52]	@ 0x34
 800d8bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d8be:	b2d2      	uxtb	r2, r2
 800d8c0:	701a      	strb	r2, [r3, #0]
 800d8c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d8c4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800d8c6:	68fb      	ldr	r3, [r7, #12]
 800d8c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	68db      	ldr	r3, [r3, #12]
 800d8ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d8d0:	e00b      	b.n	800d8ea <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 800d8d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8d4:	b2da      	uxtb	r2, r3
 800d8d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8d8:	1c59      	adds	r1, r3, #1
 800d8da:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800d8dc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d8e0:	b2d2      	uxtb	r2, r2
 800d8e2:	701a      	strb	r2, [r3, #0]
 800d8e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8e6:	09db      	lsrs	r3, r3, #7
 800d8e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d8ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8ec:	2b7f      	cmp	r3, #127	@ 0x7f
 800d8ee:	d8f0      	bhi.n	800d8d2 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 800d8f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8f2:	1c5a      	adds	r2, r3, #1
 800d8f4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d8f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d8f8:	b2d2      	uxtb	r2, r2
 800d8fa:	701a      	strb	r2, [r3, #0]
 800d8fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8fe:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 800d900:	68fb      	ldr	r3, [r7, #12]
 800d902:	627b      	str	r3, [r7, #36]	@ 0x24
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	691b      	ldr	r3, [r3, #16]
 800d908:	623b      	str	r3, [r7, #32]
 800d90a:	e00b      	b.n	800d924 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 800d90c:	6a3b      	ldr	r3, [r7, #32]
 800d90e:	b2da      	uxtb	r2, r3
 800d910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d912:	1c59      	adds	r1, r3, #1
 800d914:	6279      	str	r1, [r7, #36]	@ 0x24
 800d916:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d91a:	b2d2      	uxtb	r2, r2
 800d91c:	701a      	strb	r2, [r3, #0]
 800d91e:	6a3b      	ldr	r3, [r7, #32]
 800d920:	09db      	lsrs	r3, r3, #7
 800d922:	623b      	str	r3, [r7, #32]
 800d924:	6a3b      	ldr	r3, [r7, #32]
 800d926:	2b7f      	cmp	r3, #127	@ 0x7f
 800d928:	d8f0      	bhi.n	800d90c <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800d92a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d92c:	1c5a      	adds	r2, r3, #1
 800d92e:	627a      	str	r2, [r7, #36]	@ 0x24
 800d930:	6a3a      	ldr	r2, [r7, #32]
 800d932:	b2d2      	uxtb	r2, r2
 800d934:	701a      	strb	r2, [r3, #0]
 800d936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d938:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	61fb      	str	r3, [r7, #28]
 800d93e:	2300      	movs	r3, #0
 800d940:	61bb      	str	r3, [r7, #24]
 800d942:	e00b      	b.n	800d95c <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 800d944:	69bb      	ldr	r3, [r7, #24]
 800d946:	b2da      	uxtb	r2, r3
 800d948:	69fb      	ldr	r3, [r7, #28]
 800d94a:	1c59      	adds	r1, r3, #1
 800d94c:	61f9      	str	r1, [r7, #28]
 800d94e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d952:	b2d2      	uxtb	r2, r2
 800d954:	701a      	strb	r2, [r3, #0]
 800d956:	69bb      	ldr	r3, [r7, #24]
 800d958:	09db      	lsrs	r3, r3, #7
 800d95a:	61bb      	str	r3, [r7, #24]
 800d95c:	69bb      	ldr	r3, [r7, #24]
 800d95e:	2b7f      	cmp	r3, #127	@ 0x7f
 800d960:	d8f0      	bhi.n	800d944 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 800d962:	69fb      	ldr	r3, [r7, #28]
 800d964:	1c5a      	adds	r2, r3, #1
 800d966:	61fa      	str	r2, [r7, #28]
 800d968:	69ba      	ldr	r2, [r7, #24]
 800d96a:	b2d2      	uxtb	r2, r2
 800d96c:	701a      	strb	r2, [r3, #0]
 800d96e:	69fb      	ldr	r3, [r7, #28]
 800d970:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800d972:	2215      	movs	r2, #21
 800d974:	68f9      	ldr	r1, [r7, #12]
 800d976:	6938      	ldr	r0, [r7, #16]
 800d978:	f7ff f982 	bl	800cc80 <_SendPacket>
  RECORD_END();
 800d97c:	697b      	ldr	r3, [r7, #20]
 800d97e:	f383 8811 	msr	BASEPRI, r3
}
 800d982:	bf00      	nop
 800d984:	3748      	adds	r7, #72	@ 0x48
 800d986:	46bd      	mov	sp, r7
 800d988:	bd80      	pop	{r7, pc}
 800d98a:	bf00      	nop
 800d98c:	2001bd58 	.word	0x2001bd58
 800d990:	2001bd28 	.word	0x2001bd28

0800d994 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 800d994:	b580      	push	{r7, lr}
 800d996:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800d998:	4b07      	ldr	r3, [pc, #28]	@ (800d9b8 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800d99a:	6a1b      	ldr	r3, [r3, #32]
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	d008      	beq.n	800d9b2 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 800d9a0:	4b05      	ldr	r3, [pc, #20]	@ (800d9b8 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800d9a2:	6a1b      	ldr	r3, [r3, #32]
 800d9a4:	685b      	ldr	r3, [r3, #4]
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d003      	beq.n	800d9b2 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800d9aa:	4b03      	ldr	r3, [pc, #12]	@ (800d9b8 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800d9ac:	6a1b      	ldr	r3, [r3, #32]
 800d9ae:	685b      	ldr	r3, [r3, #4]
 800d9b0:	4798      	blx	r3
  }
}
 800d9b2:	bf00      	nop
 800d9b4:	bd80      	pop	{r7, pc}
 800d9b6:	bf00      	nop
 800d9b8:	2001bd28 	.word	0x2001bd28

0800d9bc <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 800d9bc:	b580      	push	{r7, lr}
 800d9be:	b086      	sub	sp, #24
 800d9c0:	af00      	add	r7, sp, #0
 800d9c2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800d9c4:	f3ef 8311 	mrs	r3, BASEPRI
 800d9c8:	f04f 0120 	mov.w	r1, #32
 800d9cc:	f381 8811 	msr	BASEPRI, r1
 800d9d0:	617b      	str	r3, [r7, #20]
 800d9d2:	480b      	ldr	r0, [pc, #44]	@ (800da00 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 800d9d4:	f7ff f868 	bl	800caa8 <_PreparePacket>
 800d9d8:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800d9da:	2280      	movs	r2, #128	@ 0x80
 800d9dc:	6879      	ldr	r1, [r7, #4]
 800d9de:	6938      	ldr	r0, [r7, #16]
 800d9e0:	f7ff f832 	bl	800ca48 <_EncodeStr>
 800d9e4:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800d9e6:	220e      	movs	r2, #14
 800d9e8:	68f9      	ldr	r1, [r7, #12]
 800d9ea:	6938      	ldr	r0, [r7, #16]
 800d9ec:	f7ff f948 	bl	800cc80 <_SendPacket>
  RECORD_END();
 800d9f0:	697b      	ldr	r3, [r7, #20]
 800d9f2:	f383 8811 	msr	BASEPRI, r3
}
 800d9f6:	bf00      	nop
 800d9f8:	3718      	adds	r7, #24
 800d9fa:	46bd      	mov	sp, r7
 800d9fc:	bd80      	pop	{r7, pc}
 800d9fe:	bf00      	nop
 800da00:	2001bd58 	.word	0x2001bd58

0800da04 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 800da04:	b590      	push	{r4, r7, lr}
 800da06:	b083      	sub	sp, #12
 800da08:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800da0a:	4b15      	ldr	r3, [pc, #84]	@ (800da60 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800da0c:	6a1b      	ldr	r3, [r3, #32]
 800da0e:	2b00      	cmp	r3, #0
 800da10:	d01a      	beq.n	800da48 <SEGGER_SYSVIEW_RecordSystime+0x44>
 800da12:	4b13      	ldr	r3, [pc, #76]	@ (800da60 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800da14:	6a1b      	ldr	r3, [r3, #32]
 800da16:	681b      	ldr	r3, [r3, #0]
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d015      	beq.n	800da48 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 800da1c:	4b10      	ldr	r3, [pc, #64]	@ (800da60 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800da1e:	6a1b      	ldr	r3, [r3, #32]
 800da20:	681b      	ldr	r3, [r3, #0]
 800da22:	4798      	blx	r3
 800da24:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800da28:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800da2a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800da2e:	f04f 0200 	mov.w	r2, #0
 800da32:	f04f 0300 	mov.w	r3, #0
 800da36:	000a      	movs	r2, r1
 800da38:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800da3a:	4613      	mov	r3, r2
 800da3c:	461a      	mov	r2, r3
 800da3e:	4621      	mov	r1, r4
 800da40:	200d      	movs	r0, #13
 800da42:	f7ff fb39 	bl	800d0b8 <SEGGER_SYSVIEW_RecordU32x2>
 800da46:	e006      	b.n	800da56 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800da48:	4b06      	ldr	r3, [pc, #24]	@ (800da64 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	4619      	mov	r1, r3
 800da4e:	200c      	movs	r0, #12
 800da50:	f7ff faf6 	bl	800d040 <SEGGER_SYSVIEW_RecordU32>
  }
}
 800da54:	bf00      	nop
 800da56:	bf00      	nop
 800da58:	370c      	adds	r7, #12
 800da5a:	46bd      	mov	sp, r7
 800da5c:	bd90      	pop	{r4, r7, pc}
 800da5e:	bf00      	nop
 800da60:	2001bd28 	.word	0x2001bd28
 800da64:	e0001004 	.word	0xe0001004

0800da68 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 800da68:	b580      	push	{r7, lr}
 800da6a:	b086      	sub	sp, #24
 800da6c:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800da6e:	f3ef 8311 	mrs	r3, BASEPRI
 800da72:	f04f 0120 	mov.w	r1, #32
 800da76:	f381 8811 	msr	BASEPRI, r1
 800da7a:	60fb      	str	r3, [r7, #12]
 800da7c:	4819      	ldr	r0, [pc, #100]	@ (800dae4 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 800da7e:	f7ff f813 	bl	800caa8 <_PreparePacket>
 800da82:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800da84:	68bb      	ldr	r3, [r7, #8]
 800da86:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 800da88:	4b17      	ldr	r3, [pc, #92]	@ (800dae8 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800da90:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	617b      	str	r3, [r7, #20]
 800da96:	683b      	ldr	r3, [r7, #0]
 800da98:	613b      	str	r3, [r7, #16]
 800da9a:	e00b      	b.n	800dab4 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 800da9c:	693b      	ldr	r3, [r7, #16]
 800da9e:	b2da      	uxtb	r2, r3
 800daa0:	697b      	ldr	r3, [r7, #20]
 800daa2:	1c59      	adds	r1, r3, #1
 800daa4:	6179      	str	r1, [r7, #20]
 800daa6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800daaa:	b2d2      	uxtb	r2, r2
 800daac:	701a      	strb	r2, [r3, #0]
 800daae:	693b      	ldr	r3, [r7, #16]
 800dab0:	09db      	lsrs	r3, r3, #7
 800dab2:	613b      	str	r3, [r7, #16]
 800dab4:	693b      	ldr	r3, [r7, #16]
 800dab6:	2b7f      	cmp	r3, #127	@ 0x7f
 800dab8:	d8f0      	bhi.n	800da9c <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800daba:	697b      	ldr	r3, [r7, #20]
 800dabc:	1c5a      	adds	r2, r3, #1
 800dabe:	617a      	str	r2, [r7, #20]
 800dac0:	693a      	ldr	r2, [r7, #16]
 800dac2:	b2d2      	uxtb	r2, r2
 800dac4:	701a      	strb	r2, [r3, #0]
 800dac6:	697b      	ldr	r3, [r7, #20]
 800dac8:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800daca:	2202      	movs	r2, #2
 800dacc:	6879      	ldr	r1, [r7, #4]
 800dace:	68b8      	ldr	r0, [r7, #8]
 800dad0:	f7ff f8d6 	bl	800cc80 <_SendPacket>
  RECORD_END();
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	f383 8811 	msr	BASEPRI, r3
}
 800dada:	bf00      	nop
 800dadc:	3718      	adds	r7, #24
 800dade:	46bd      	mov	sp, r7
 800dae0:	bd80      	pop	{r7, pc}
 800dae2:	bf00      	nop
 800dae4:	2001bd58 	.word	0x2001bd58
 800dae8:	e000ed04 	.word	0xe000ed04

0800daec <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 800daec:	b580      	push	{r7, lr}
 800daee:	b082      	sub	sp, #8
 800daf0:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800daf2:	f3ef 8311 	mrs	r3, BASEPRI
 800daf6:	f04f 0120 	mov.w	r1, #32
 800dafa:	f381 8811 	msr	BASEPRI, r1
 800dafe:	607b      	str	r3, [r7, #4]
 800db00:	4807      	ldr	r0, [pc, #28]	@ (800db20 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 800db02:	f7fe ffd1 	bl	800caa8 <_PreparePacket>
 800db06:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 800db08:	2203      	movs	r2, #3
 800db0a:	6839      	ldr	r1, [r7, #0]
 800db0c:	6838      	ldr	r0, [r7, #0]
 800db0e:	f7ff f8b7 	bl	800cc80 <_SendPacket>
  RECORD_END();
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	f383 8811 	msr	BASEPRI, r3
}
 800db18:	bf00      	nop
 800db1a:	3708      	adds	r7, #8
 800db1c:	46bd      	mov	sp, r7
 800db1e:	bd80      	pop	{r7, pc}
 800db20:	2001bd58 	.word	0x2001bd58

0800db24 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 800db24:	b580      	push	{r7, lr}
 800db26:	b082      	sub	sp, #8
 800db28:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800db2a:	f3ef 8311 	mrs	r3, BASEPRI
 800db2e:	f04f 0120 	mov.w	r1, #32
 800db32:	f381 8811 	msr	BASEPRI, r1
 800db36:	607b      	str	r3, [r7, #4]
 800db38:	4807      	ldr	r0, [pc, #28]	@ (800db58 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 800db3a:	f7fe ffb5 	bl	800caa8 <_PreparePacket>
 800db3e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 800db40:	2212      	movs	r2, #18
 800db42:	6839      	ldr	r1, [r7, #0]
 800db44:	6838      	ldr	r0, [r7, #0]
 800db46:	f7ff f89b 	bl	800cc80 <_SendPacket>
  RECORD_END();
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	f383 8811 	msr	BASEPRI, r3
}
 800db50:	bf00      	nop
 800db52:	3708      	adds	r7, #8
 800db54:	46bd      	mov	sp, r7
 800db56:	bd80      	pop	{r7, pc}
 800db58:	2001bd58 	.word	0x2001bd58

0800db5c <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 800db5c:	b580      	push	{r7, lr}
 800db5e:	b082      	sub	sp, #8
 800db60:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800db62:	f3ef 8311 	mrs	r3, BASEPRI
 800db66:	f04f 0120 	mov.w	r1, #32
 800db6a:	f381 8811 	msr	BASEPRI, r1
 800db6e:	607b      	str	r3, [r7, #4]
 800db70:	4807      	ldr	r0, [pc, #28]	@ (800db90 <SEGGER_SYSVIEW_OnIdle+0x34>)
 800db72:	f7fe ff99 	bl	800caa8 <_PreparePacket>
 800db76:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 800db78:	2211      	movs	r2, #17
 800db7a:	6839      	ldr	r1, [r7, #0]
 800db7c:	6838      	ldr	r0, [r7, #0]
 800db7e:	f7ff f87f 	bl	800cc80 <_SendPacket>
  RECORD_END();
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	f383 8811 	msr	BASEPRI, r3
}
 800db88:	bf00      	nop
 800db8a:	3708      	adds	r7, #8
 800db8c:	46bd      	mov	sp, r7
 800db8e:	bd80      	pop	{r7, pc}
 800db90:	2001bd58 	.word	0x2001bd58

0800db94 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 800db94:	b580      	push	{r7, lr}
 800db96:	b088      	sub	sp, #32
 800db98:	af00      	add	r7, sp, #0
 800db9a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800db9c:	f3ef 8311 	mrs	r3, BASEPRI
 800dba0:	f04f 0120 	mov.w	r1, #32
 800dba4:	f381 8811 	msr	BASEPRI, r1
 800dba8:	617b      	str	r3, [r7, #20]
 800dbaa:	4819      	ldr	r0, [pc, #100]	@ (800dc10 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 800dbac:	f7fe ff7c 	bl	800caa8 <_PreparePacket>
 800dbb0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800dbb2:	693b      	ldr	r3, [r7, #16]
 800dbb4:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800dbb6:	4b17      	ldr	r3, [pc, #92]	@ (800dc14 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 800dbb8:	691b      	ldr	r3, [r3, #16]
 800dbba:	687a      	ldr	r2, [r7, #4]
 800dbbc:	1ad3      	subs	r3, r2, r3
 800dbbe:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800dbc0:	68fb      	ldr	r3, [r7, #12]
 800dbc2:	61fb      	str	r3, [r7, #28]
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	61bb      	str	r3, [r7, #24]
 800dbc8:	e00b      	b.n	800dbe2 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 800dbca:	69bb      	ldr	r3, [r7, #24]
 800dbcc:	b2da      	uxtb	r2, r3
 800dbce:	69fb      	ldr	r3, [r7, #28]
 800dbd0:	1c59      	adds	r1, r3, #1
 800dbd2:	61f9      	str	r1, [r7, #28]
 800dbd4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dbd8:	b2d2      	uxtb	r2, r2
 800dbda:	701a      	strb	r2, [r3, #0]
 800dbdc:	69bb      	ldr	r3, [r7, #24]
 800dbde:	09db      	lsrs	r3, r3, #7
 800dbe0:	61bb      	str	r3, [r7, #24]
 800dbe2:	69bb      	ldr	r3, [r7, #24]
 800dbe4:	2b7f      	cmp	r3, #127	@ 0x7f
 800dbe6:	d8f0      	bhi.n	800dbca <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 800dbe8:	69fb      	ldr	r3, [r7, #28]
 800dbea:	1c5a      	adds	r2, r3, #1
 800dbec:	61fa      	str	r2, [r7, #28]
 800dbee:	69ba      	ldr	r2, [r7, #24]
 800dbf0:	b2d2      	uxtb	r2, r2
 800dbf2:	701a      	strb	r2, [r3, #0]
 800dbf4:	69fb      	ldr	r3, [r7, #28]
 800dbf6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 800dbf8:	2208      	movs	r2, #8
 800dbfa:	68f9      	ldr	r1, [r7, #12]
 800dbfc:	6938      	ldr	r0, [r7, #16]
 800dbfe:	f7ff f83f 	bl	800cc80 <_SendPacket>
  RECORD_END();
 800dc02:	697b      	ldr	r3, [r7, #20]
 800dc04:	f383 8811 	msr	BASEPRI, r3
}
 800dc08:	bf00      	nop
 800dc0a:	3720      	adds	r7, #32
 800dc0c:	46bd      	mov	sp, r7
 800dc0e:	bd80      	pop	{r7, pc}
 800dc10:	2001bd58 	.word	0x2001bd58
 800dc14:	2001bd28 	.word	0x2001bd28

0800dc18 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 800dc18:	b580      	push	{r7, lr}
 800dc1a:	b088      	sub	sp, #32
 800dc1c:	af00      	add	r7, sp, #0
 800dc1e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800dc20:	f3ef 8311 	mrs	r3, BASEPRI
 800dc24:	f04f 0120 	mov.w	r1, #32
 800dc28:	f381 8811 	msr	BASEPRI, r1
 800dc2c:	617b      	str	r3, [r7, #20]
 800dc2e:	4819      	ldr	r0, [pc, #100]	@ (800dc94 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 800dc30:	f7fe ff3a 	bl	800caa8 <_PreparePacket>
 800dc34:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800dc36:	693b      	ldr	r3, [r7, #16]
 800dc38:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800dc3a:	4b17      	ldr	r3, [pc, #92]	@ (800dc98 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 800dc3c:	691b      	ldr	r3, [r3, #16]
 800dc3e:	687a      	ldr	r2, [r7, #4]
 800dc40:	1ad3      	subs	r3, r2, r3
 800dc42:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800dc44:	68fb      	ldr	r3, [r7, #12]
 800dc46:	61fb      	str	r3, [r7, #28]
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	61bb      	str	r3, [r7, #24]
 800dc4c:	e00b      	b.n	800dc66 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 800dc4e:	69bb      	ldr	r3, [r7, #24]
 800dc50:	b2da      	uxtb	r2, r3
 800dc52:	69fb      	ldr	r3, [r7, #28]
 800dc54:	1c59      	adds	r1, r3, #1
 800dc56:	61f9      	str	r1, [r7, #28]
 800dc58:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dc5c:	b2d2      	uxtb	r2, r2
 800dc5e:	701a      	strb	r2, [r3, #0]
 800dc60:	69bb      	ldr	r3, [r7, #24]
 800dc62:	09db      	lsrs	r3, r3, #7
 800dc64:	61bb      	str	r3, [r7, #24]
 800dc66:	69bb      	ldr	r3, [r7, #24]
 800dc68:	2b7f      	cmp	r3, #127	@ 0x7f
 800dc6a:	d8f0      	bhi.n	800dc4e <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 800dc6c:	69fb      	ldr	r3, [r7, #28]
 800dc6e:	1c5a      	adds	r2, r3, #1
 800dc70:	61fa      	str	r2, [r7, #28]
 800dc72:	69ba      	ldr	r2, [r7, #24]
 800dc74:	b2d2      	uxtb	r2, r2
 800dc76:	701a      	strb	r2, [r3, #0]
 800dc78:	69fb      	ldr	r3, [r7, #28]
 800dc7a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 800dc7c:	2204      	movs	r2, #4
 800dc7e:	68f9      	ldr	r1, [r7, #12]
 800dc80:	6938      	ldr	r0, [r7, #16]
 800dc82:	f7fe fffd 	bl	800cc80 <_SendPacket>
  RECORD_END();
 800dc86:	697b      	ldr	r3, [r7, #20]
 800dc88:	f383 8811 	msr	BASEPRI, r3
}
 800dc8c:	bf00      	nop
 800dc8e:	3720      	adds	r7, #32
 800dc90:	46bd      	mov	sp, r7
 800dc92:	bd80      	pop	{r7, pc}
 800dc94:	2001bd58 	.word	0x2001bd58
 800dc98:	2001bd28 	.word	0x2001bd28

0800dc9c <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 800dc9c:	b580      	push	{r7, lr}
 800dc9e:	b088      	sub	sp, #32
 800dca0:	af00      	add	r7, sp, #0
 800dca2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800dca4:	f3ef 8311 	mrs	r3, BASEPRI
 800dca8:	f04f 0120 	mov.w	r1, #32
 800dcac:	f381 8811 	msr	BASEPRI, r1
 800dcb0:	617b      	str	r3, [r7, #20]
 800dcb2:	4819      	ldr	r0, [pc, #100]	@ (800dd18 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 800dcb4:	f7fe fef8 	bl	800caa8 <_PreparePacket>
 800dcb8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800dcba:	693b      	ldr	r3, [r7, #16]
 800dcbc:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800dcbe:	4b17      	ldr	r3, [pc, #92]	@ (800dd1c <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 800dcc0:	691b      	ldr	r3, [r3, #16]
 800dcc2:	687a      	ldr	r2, [r7, #4]
 800dcc4:	1ad3      	subs	r3, r2, r3
 800dcc6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800dcc8:	68fb      	ldr	r3, [r7, #12]
 800dcca:	61fb      	str	r3, [r7, #28]
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	61bb      	str	r3, [r7, #24]
 800dcd0:	e00b      	b.n	800dcea <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800dcd2:	69bb      	ldr	r3, [r7, #24]
 800dcd4:	b2da      	uxtb	r2, r3
 800dcd6:	69fb      	ldr	r3, [r7, #28]
 800dcd8:	1c59      	adds	r1, r3, #1
 800dcda:	61f9      	str	r1, [r7, #28]
 800dcdc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dce0:	b2d2      	uxtb	r2, r2
 800dce2:	701a      	strb	r2, [r3, #0]
 800dce4:	69bb      	ldr	r3, [r7, #24]
 800dce6:	09db      	lsrs	r3, r3, #7
 800dce8:	61bb      	str	r3, [r7, #24]
 800dcea:	69bb      	ldr	r3, [r7, #24]
 800dcec:	2b7f      	cmp	r3, #127	@ 0x7f
 800dcee:	d8f0      	bhi.n	800dcd2 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 800dcf0:	69fb      	ldr	r3, [r7, #28]
 800dcf2:	1c5a      	adds	r2, r3, #1
 800dcf4:	61fa      	str	r2, [r7, #28]
 800dcf6:	69ba      	ldr	r2, [r7, #24]
 800dcf8:	b2d2      	uxtb	r2, r2
 800dcfa:	701a      	strb	r2, [r3, #0]
 800dcfc:	69fb      	ldr	r3, [r7, #28]
 800dcfe:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 800dd00:	2206      	movs	r2, #6
 800dd02:	68f9      	ldr	r1, [r7, #12]
 800dd04:	6938      	ldr	r0, [r7, #16]
 800dd06:	f7fe ffbb 	bl	800cc80 <_SendPacket>
  RECORD_END();
 800dd0a:	697b      	ldr	r3, [r7, #20]
 800dd0c:	f383 8811 	msr	BASEPRI, r3
}
 800dd10:	bf00      	nop
 800dd12:	3720      	adds	r7, #32
 800dd14:	46bd      	mov	sp, r7
 800dd16:	bd80      	pop	{r7, pc}
 800dd18:	2001bd58 	.word	0x2001bd58
 800dd1c:	2001bd28 	.word	0x2001bd28

0800dd20 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 800dd20:	b580      	push	{r7, lr}
 800dd22:	b08a      	sub	sp, #40	@ 0x28
 800dd24:	af00      	add	r7, sp, #0
 800dd26:	6078      	str	r0, [r7, #4]
 800dd28:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800dd2a:	f3ef 8311 	mrs	r3, BASEPRI
 800dd2e:	f04f 0120 	mov.w	r1, #32
 800dd32:	f381 8811 	msr	BASEPRI, r1
 800dd36:	617b      	str	r3, [r7, #20]
 800dd38:	4827      	ldr	r0, [pc, #156]	@ (800ddd8 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 800dd3a:	f7fe feb5 	bl	800caa8 <_PreparePacket>
 800dd3e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800dd40:	693b      	ldr	r3, [r7, #16]
 800dd42:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800dd44:	4b25      	ldr	r3, [pc, #148]	@ (800dddc <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 800dd46:	691b      	ldr	r3, [r3, #16]
 800dd48:	687a      	ldr	r2, [r7, #4]
 800dd4a:	1ad3      	subs	r3, r2, r3
 800dd4c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800dd4e:	68fb      	ldr	r3, [r7, #12]
 800dd50:	627b      	str	r3, [r7, #36]	@ 0x24
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	623b      	str	r3, [r7, #32]
 800dd56:	e00b      	b.n	800dd70 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 800dd58:	6a3b      	ldr	r3, [r7, #32]
 800dd5a:	b2da      	uxtb	r2, r3
 800dd5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd5e:	1c59      	adds	r1, r3, #1
 800dd60:	6279      	str	r1, [r7, #36]	@ 0x24
 800dd62:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dd66:	b2d2      	uxtb	r2, r2
 800dd68:	701a      	strb	r2, [r3, #0]
 800dd6a:	6a3b      	ldr	r3, [r7, #32]
 800dd6c:	09db      	lsrs	r3, r3, #7
 800dd6e:	623b      	str	r3, [r7, #32]
 800dd70:	6a3b      	ldr	r3, [r7, #32]
 800dd72:	2b7f      	cmp	r3, #127	@ 0x7f
 800dd74:	d8f0      	bhi.n	800dd58 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 800dd76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd78:	1c5a      	adds	r2, r3, #1
 800dd7a:	627a      	str	r2, [r7, #36]	@ 0x24
 800dd7c:	6a3a      	ldr	r2, [r7, #32]
 800dd7e:	b2d2      	uxtb	r2, r2
 800dd80:	701a      	strb	r2, [r3, #0]
 800dd82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd84:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 800dd86:	68fb      	ldr	r3, [r7, #12]
 800dd88:	61fb      	str	r3, [r7, #28]
 800dd8a:	683b      	ldr	r3, [r7, #0]
 800dd8c:	61bb      	str	r3, [r7, #24]
 800dd8e:	e00b      	b.n	800dda8 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 800dd90:	69bb      	ldr	r3, [r7, #24]
 800dd92:	b2da      	uxtb	r2, r3
 800dd94:	69fb      	ldr	r3, [r7, #28]
 800dd96:	1c59      	adds	r1, r3, #1
 800dd98:	61f9      	str	r1, [r7, #28]
 800dd9a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dd9e:	b2d2      	uxtb	r2, r2
 800dda0:	701a      	strb	r2, [r3, #0]
 800dda2:	69bb      	ldr	r3, [r7, #24]
 800dda4:	09db      	lsrs	r3, r3, #7
 800dda6:	61bb      	str	r3, [r7, #24]
 800dda8:	69bb      	ldr	r3, [r7, #24]
 800ddaa:	2b7f      	cmp	r3, #127	@ 0x7f
 800ddac:	d8f0      	bhi.n	800dd90 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 800ddae:	69fb      	ldr	r3, [r7, #28]
 800ddb0:	1c5a      	adds	r2, r3, #1
 800ddb2:	61fa      	str	r2, [r7, #28]
 800ddb4:	69ba      	ldr	r2, [r7, #24]
 800ddb6:	b2d2      	uxtb	r2, r2
 800ddb8:	701a      	strb	r2, [r3, #0]
 800ddba:	69fb      	ldr	r3, [r7, #28]
 800ddbc:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 800ddbe:	2207      	movs	r2, #7
 800ddc0:	68f9      	ldr	r1, [r7, #12]
 800ddc2:	6938      	ldr	r0, [r7, #16]
 800ddc4:	f7fe ff5c 	bl	800cc80 <_SendPacket>
  RECORD_END();
 800ddc8:	697b      	ldr	r3, [r7, #20]
 800ddca:	f383 8811 	msr	BASEPRI, r3
}
 800ddce:	bf00      	nop
 800ddd0:	3728      	adds	r7, #40	@ 0x28
 800ddd2:	46bd      	mov	sp, r7
 800ddd4:	bd80      	pop	{r7, pc}
 800ddd6:	bf00      	nop
 800ddd8:	2001bd58 	.word	0x2001bd58
 800dddc:	2001bd28 	.word	0x2001bd28

0800dde0 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 800dde0:	b480      	push	{r7}
 800dde2:	b083      	sub	sp, #12
 800dde4:	af00      	add	r7, sp, #0
 800dde6:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 800dde8:	4b04      	ldr	r3, [pc, #16]	@ (800ddfc <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 800ddea:	691b      	ldr	r3, [r3, #16]
 800ddec:	687a      	ldr	r2, [r7, #4]
 800ddee:	1ad3      	subs	r3, r2, r3
}
 800ddf0:	4618      	mov	r0, r3
 800ddf2:	370c      	adds	r7, #12
 800ddf4:	46bd      	mov	sp, r7
 800ddf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddfa:	4770      	bx	lr
 800ddfc:	2001bd28 	.word	0x2001bd28

0800de00 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 800de00:	b580      	push	{r7, lr}
 800de02:	b08c      	sub	sp, #48	@ 0x30
 800de04:	af00      	add	r7, sp, #0
 800de06:	4603      	mov	r3, r0
 800de08:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800de0a:	4b40      	ldr	r3, [pc, #256]	@ (800df0c <SEGGER_SYSVIEW_SendModule+0x10c>)
 800de0c:	681b      	ldr	r3, [r3, #0]
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d077      	beq.n	800df02 <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 800de12:	4b3e      	ldr	r3, [pc, #248]	@ (800df0c <SEGGER_SYSVIEW_SendModule+0x10c>)
 800de14:	681b      	ldr	r3, [r3, #0]
 800de16:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 800de18:	2300      	movs	r3, #0
 800de1a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800de1c:	e008      	b.n	800de30 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800de1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de20:	691b      	ldr	r3, [r3, #16]
 800de22:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 800de24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de26:	2b00      	cmp	r3, #0
 800de28:	d007      	beq.n	800de3a <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800de2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de2c:	3301      	adds	r3, #1
 800de2e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800de30:	79fb      	ldrb	r3, [r7, #7]
 800de32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800de34:	429a      	cmp	r2, r3
 800de36:	d3f2      	bcc.n	800de1e <SEGGER_SYSVIEW_SendModule+0x1e>
 800de38:	e000      	b.n	800de3c <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800de3a:	bf00      	nop
      }
    }
    if (pModule != 0) {
 800de3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de3e:	2b00      	cmp	r3, #0
 800de40:	d055      	beq.n	800deee <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800de42:	f3ef 8311 	mrs	r3, BASEPRI
 800de46:	f04f 0120 	mov.w	r1, #32
 800de4a:	f381 8811 	msr	BASEPRI, r1
 800de4e:	617b      	str	r3, [r7, #20]
 800de50:	482f      	ldr	r0, [pc, #188]	@ (800df10 <SEGGER_SYSVIEW_SendModule+0x110>)
 800de52:	f7fe fe29 	bl	800caa8 <_PreparePacket>
 800de56:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 800de58:	693b      	ldr	r3, [r7, #16]
 800de5a:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 800de5c:	68fb      	ldr	r3, [r7, #12]
 800de5e:	627b      	str	r3, [r7, #36]	@ 0x24
 800de60:	79fb      	ldrb	r3, [r7, #7]
 800de62:	623b      	str	r3, [r7, #32]
 800de64:	e00b      	b.n	800de7e <SEGGER_SYSVIEW_SendModule+0x7e>
 800de66:	6a3b      	ldr	r3, [r7, #32]
 800de68:	b2da      	uxtb	r2, r3
 800de6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de6c:	1c59      	adds	r1, r3, #1
 800de6e:	6279      	str	r1, [r7, #36]	@ 0x24
 800de70:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800de74:	b2d2      	uxtb	r2, r2
 800de76:	701a      	strb	r2, [r3, #0]
 800de78:	6a3b      	ldr	r3, [r7, #32]
 800de7a:	09db      	lsrs	r3, r3, #7
 800de7c:	623b      	str	r3, [r7, #32]
 800de7e:	6a3b      	ldr	r3, [r7, #32]
 800de80:	2b7f      	cmp	r3, #127	@ 0x7f
 800de82:	d8f0      	bhi.n	800de66 <SEGGER_SYSVIEW_SendModule+0x66>
 800de84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de86:	1c5a      	adds	r2, r3, #1
 800de88:	627a      	str	r2, [r7, #36]	@ 0x24
 800de8a:	6a3a      	ldr	r2, [r7, #32]
 800de8c:	b2d2      	uxtb	r2, r2
 800de8e:	701a      	strb	r2, [r3, #0]
 800de90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de92:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 800de94:	68fb      	ldr	r3, [r7, #12]
 800de96:	61fb      	str	r3, [r7, #28]
 800de98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de9a:	689b      	ldr	r3, [r3, #8]
 800de9c:	61bb      	str	r3, [r7, #24]
 800de9e:	e00b      	b.n	800deb8 <SEGGER_SYSVIEW_SendModule+0xb8>
 800dea0:	69bb      	ldr	r3, [r7, #24]
 800dea2:	b2da      	uxtb	r2, r3
 800dea4:	69fb      	ldr	r3, [r7, #28]
 800dea6:	1c59      	adds	r1, r3, #1
 800dea8:	61f9      	str	r1, [r7, #28]
 800deaa:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800deae:	b2d2      	uxtb	r2, r2
 800deb0:	701a      	strb	r2, [r3, #0]
 800deb2:	69bb      	ldr	r3, [r7, #24]
 800deb4:	09db      	lsrs	r3, r3, #7
 800deb6:	61bb      	str	r3, [r7, #24]
 800deb8:	69bb      	ldr	r3, [r7, #24]
 800deba:	2b7f      	cmp	r3, #127	@ 0x7f
 800debc:	d8f0      	bhi.n	800dea0 <SEGGER_SYSVIEW_SendModule+0xa0>
 800debe:	69fb      	ldr	r3, [r7, #28]
 800dec0:	1c5a      	adds	r2, r3, #1
 800dec2:	61fa      	str	r2, [r7, #28]
 800dec4:	69ba      	ldr	r2, [r7, #24]
 800dec6:	b2d2      	uxtb	r2, r2
 800dec8:	701a      	strb	r2, [r3, #0]
 800deca:	69fb      	ldr	r3, [r7, #28]
 800decc:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800dece:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ded0:	681b      	ldr	r3, [r3, #0]
 800ded2:	2280      	movs	r2, #128	@ 0x80
 800ded4:	4619      	mov	r1, r3
 800ded6:	68f8      	ldr	r0, [r7, #12]
 800ded8:	f7fe fdb6 	bl	800ca48 <_EncodeStr>
 800dedc:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800dede:	2216      	movs	r2, #22
 800dee0:	68f9      	ldr	r1, [r7, #12]
 800dee2:	6938      	ldr	r0, [r7, #16]
 800dee4:	f7fe fecc 	bl	800cc80 <_SendPacket>
      RECORD_END();
 800dee8:	697b      	ldr	r3, [r7, #20]
 800deea:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 800deee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800def0:	2b00      	cmp	r3, #0
 800def2:	d006      	beq.n	800df02 <SEGGER_SYSVIEW_SendModule+0x102>
 800def4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800def6:	68db      	ldr	r3, [r3, #12]
 800def8:	2b00      	cmp	r3, #0
 800defa:	d002      	beq.n	800df02 <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 800defc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800defe:	68db      	ldr	r3, [r3, #12]
 800df00:	4798      	blx	r3
    }
  }
}
 800df02:	bf00      	nop
 800df04:	3730      	adds	r7, #48	@ 0x30
 800df06:	46bd      	mov	sp, r7
 800df08:	bd80      	pop	{r7, pc}
 800df0a:	bf00      	nop
 800df0c:	2001bd50 	.word	0x2001bd50
 800df10:	2001bd58 	.word	0x2001bd58

0800df14 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 800df14:	b580      	push	{r7, lr}
 800df16:	b082      	sub	sp, #8
 800df18:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800df1a:	4b0c      	ldr	r3, [pc, #48]	@ (800df4c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800df1c:	681b      	ldr	r3, [r3, #0]
 800df1e:	2b00      	cmp	r3, #0
 800df20:	d00f      	beq.n	800df42 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800df22:	4b0a      	ldr	r3, [pc, #40]	@ (800df4c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800df24:	681b      	ldr	r3, [r3, #0]
 800df26:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	68db      	ldr	r3, [r3, #12]
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	d002      	beq.n	800df36 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	68db      	ldr	r3, [r3, #12]
 800df34:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	691b      	ldr	r3, [r3, #16]
 800df3a:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	2b00      	cmp	r3, #0
 800df40:	d1f2      	bne.n	800df28 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800df42:	bf00      	nop
 800df44:	3708      	adds	r7, #8
 800df46:	46bd      	mov	sp, r7
 800df48:	bd80      	pop	{r7, pc}
 800df4a:	bf00      	nop
 800df4c:	2001bd50 	.word	0x2001bd50

0800df50 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 800df50:	b580      	push	{r7, lr}
 800df52:	b086      	sub	sp, #24
 800df54:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800df56:	f3ef 8311 	mrs	r3, BASEPRI
 800df5a:	f04f 0120 	mov.w	r1, #32
 800df5e:	f381 8811 	msr	BASEPRI, r1
 800df62:	60fb      	str	r3, [r7, #12]
 800df64:	4817      	ldr	r0, [pc, #92]	@ (800dfc4 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800df66:	f7fe fd9f 	bl	800caa8 <_PreparePacket>
 800df6a:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800df6c:	68bb      	ldr	r3, [r7, #8]
 800df6e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	617b      	str	r3, [r7, #20]
 800df74:	4b14      	ldr	r3, [pc, #80]	@ (800dfc8 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800df76:	781b      	ldrb	r3, [r3, #0]
 800df78:	613b      	str	r3, [r7, #16]
 800df7a:	e00b      	b.n	800df94 <SEGGER_SYSVIEW_SendNumModules+0x44>
 800df7c:	693b      	ldr	r3, [r7, #16]
 800df7e:	b2da      	uxtb	r2, r3
 800df80:	697b      	ldr	r3, [r7, #20]
 800df82:	1c59      	adds	r1, r3, #1
 800df84:	6179      	str	r1, [r7, #20]
 800df86:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800df8a:	b2d2      	uxtb	r2, r2
 800df8c:	701a      	strb	r2, [r3, #0]
 800df8e:	693b      	ldr	r3, [r7, #16]
 800df90:	09db      	lsrs	r3, r3, #7
 800df92:	613b      	str	r3, [r7, #16]
 800df94:	693b      	ldr	r3, [r7, #16]
 800df96:	2b7f      	cmp	r3, #127	@ 0x7f
 800df98:	d8f0      	bhi.n	800df7c <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800df9a:	697b      	ldr	r3, [r7, #20]
 800df9c:	1c5a      	adds	r2, r3, #1
 800df9e:	617a      	str	r2, [r7, #20]
 800dfa0:	693a      	ldr	r2, [r7, #16]
 800dfa2:	b2d2      	uxtb	r2, r2
 800dfa4:	701a      	strb	r2, [r3, #0]
 800dfa6:	697b      	ldr	r3, [r7, #20]
 800dfa8:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800dfaa:	221b      	movs	r2, #27
 800dfac:	6879      	ldr	r1, [r7, #4]
 800dfae:	68b8      	ldr	r0, [r7, #8]
 800dfb0:	f7fe fe66 	bl	800cc80 <_SendPacket>
  RECORD_END();
 800dfb4:	68fb      	ldr	r3, [r7, #12]
 800dfb6:	f383 8811 	msr	BASEPRI, r3
}
 800dfba:	bf00      	nop
 800dfbc:	3718      	adds	r7, #24
 800dfbe:	46bd      	mov	sp, r7
 800dfc0:	bd80      	pop	{r7, pc}
 800dfc2:	bf00      	nop
 800dfc4:	2001bd58 	.word	0x2001bd58
 800dfc8:	2001bd54 	.word	0x2001bd54

0800dfcc <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 800dfcc:	b580      	push	{r7, lr}
 800dfce:	b08a      	sub	sp, #40	@ 0x28
 800dfd0:	af00      	add	r7, sp, #0
 800dfd2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800dfd4:	f3ef 8311 	mrs	r3, BASEPRI
 800dfd8:	f04f 0120 	mov.w	r1, #32
 800dfdc:	f381 8811 	msr	BASEPRI, r1
 800dfe0:	617b      	str	r3, [r7, #20]
 800dfe2:	4827      	ldr	r0, [pc, #156]	@ (800e080 <SEGGER_SYSVIEW_Warn+0xb4>)
 800dfe4:	f7fe fd60 	bl	800caa8 <_PreparePacket>
 800dfe8:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800dfea:	2280      	movs	r2, #128	@ 0x80
 800dfec:	6879      	ldr	r1, [r7, #4]
 800dfee:	6938      	ldr	r0, [r7, #16]
 800dff0:	f7fe fd2a 	bl	800ca48 <_EncodeStr>
 800dff4:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800dff6:	68fb      	ldr	r3, [r7, #12]
 800dff8:	627b      	str	r3, [r7, #36]	@ 0x24
 800dffa:	2301      	movs	r3, #1
 800dffc:	623b      	str	r3, [r7, #32]
 800dffe:	e00b      	b.n	800e018 <SEGGER_SYSVIEW_Warn+0x4c>
 800e000:	6a3b      	ldr	r3, [r7, #32]
 800e002:	b2da      	uxtb	r2, r3
 800e004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e006:	1c59      	adds	r1, r3, #1
 800e008:	6279      	str	r1, [r7, #36]	@ 0x24
 800e00a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e00e:	b2d2      	uxtb	r2, r2
 800e010:	701a      	strb	r2, [r3, #0]
 800e012:	6a3b      	ldr	r3, [r7, #32]
 800e014:	09db      	lsrs	r3, r3, #7
 800e016:	623b      	str	r3, [r7, #32]
 800e018:	6a3b      	ldr	r3, [r7, #32]
 800e01a:	2b7f      	cmp	r3, #127	@ 0x7f
 800e01c:	d8f0      	bhi.n	800e000 <SEGGER_SYSVIEW_Warn+0x34>
 800e01e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e020:	1c5a      	adds	r2, r3, #1
 800e022:	627a      	str	r2, [r7, #36]	@ 0x24
 800e024:	6a3a      	ldr	r2, [r7, #32]
 800e026:	b2d2      	uxtb	r2, r2
 800e028:	701a      	strb	r2, [r3, #0]
 800e02a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e02c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800e02e:	68fb      	ldr	r3, [r7, #12]
 800e030:	61fb      	str	r3, [r7, #28]
 800e032:	2300      	movs	r3, #0
 800e034:	61bb      	str	r3, [r7, #24]
 800e036:	e00b      	b.n	800e050 <SEGGER_SYSVIEW_Warn+0x84>
 800e038:	69bb      	ldr	r3, [r7, #24]
 800e03a:	b2da      	uxtb	r2, r3
 800e03c:	69fb      	ldr	r3, [r7, #28]
 800e03e:	1c59      	adds	r1, r3, #1
 800e040:	61f9      	str	r1, [r7, #28]
 800e042:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e046:	b2d2      	uxtb	r2, r2
 800e048:	701a      	strb	r2, [r3, #0]
 800e04a:	69bb      	ldr	r3, [r7, #24]
 800e04c:	09db      	lsrs	r3, r3, #7
 800e04e:	61bb      	str	r3, [r7, #24]
 800e050:	69bb      	ldr	r3, [r7, #24]
 800e052:	2b7f      	cmp	r3, #127	@ 0x7f
 800e054:	d8f0      	bhi.n	800e038 <SEGGER_SYSVIEW_Warn+0x6c>
 800e056:	69fb      	ldr	r3, [r7, #28]
 800e058:	1c5a      	adds	r2, r3, #1
 800e05a:	61fa      	str	r2, [r7, #28]
 800e05c:	69ba      	ldr	r2, [r7, #24]
 800e05e:	b2d2      	uxtb	r2, r2
 800e060:	701a      	strb	r2, [r3, #0]
 800e062:	69fb      	ldr	r3, [r7, #28]
 800e064:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800e066:	221a      	movs	r2, #26
 800e068:	68f9      	ldr	r1, [r7, #12]
 800e06a:	6938      	ldr	r0, [r7, #16]
 800e06c:	f7fe fe08 	bl	800cc80 <_SendPacket>
  RECORD_END();
 800e070:	697b      	ldr	r3, [r7, #20]
 800e072:	f383 8811 	msr	BASEPRI, r3
}
 800e076:	bf00      	nop
 800e078:	3728      	adds	r7, #40	@ 0x28
 800e07a:	46bd      	mov	sp, r7
 800e07c:	bd80      	pop	{r7, pc}
 800e07e:	bf00      	nop
 800e080:	2001bd58 	.word	0x2001bd58

0800e084 <siprintf>:
 800e084:	b40e      	push	{r1, r2, r3}
 800e086:	b500      	push	{lr}
 800e088:	b09c      	sub	sp, #112	@ 0x70
 800e08a:	ab1d      	add	r3, sp, #116	@ 0x74
 800e08c:	9002      	str	r0, [sp, #8]
 800e08e:	9006      	str	r0, [sp, #24]
 800e090:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e094:	4809      	ldr	r0, [pc, #36]	@ (800e0bc <siprintf+0x38>)
 800e096:	9107      	str	r1, [sp, #28]
 800e098:	9104      	str	r1, [sp, #16]
 800e09a:	4909      	ldr	r1, [pc, #36]	@ (800e0c0 <siprintf+0x3c>)
 800e09c:	f853 2b04 	ldr.w	r2, [r3], #4
 800e0a0:	9105      	str	r1, [sp, #20]
 800e0a2:	6800      	ldr	r0, [r0, #0]
 800e0a4:	9301      	str	r3, [sp, #4]
 800e0a6:	a902      	add	r1, sp, #8
 800e0a8:	f000 f9b2 	bl	800e410 <_svfiprintf_r>
 800e0ac:	9b02      	ldr	r3, [sp, #8]
 800e0ae:	2200      	movs	r2, #0
 800e0b0:	701a      	strb	r2, [r3, #0]
 800e0b2:	b01c      	add	sp, #112	@ 0x70
 800e0b4:	f85d eb04 	ldr.w	lr, [sp], #4
 800e0b8:	b003      	add	sp, #12
 800e0ba:	4770      	bx	lr
 800e0bc:	200000b8 	.word	0x200000b8
 800e0c0:	ffff0208 	.word	0xffff0208

0800e0c4 <memcmp>:
 800e0c4:	b510      	push	{r4, lr}
 800e0c6:	3901      	subs	r1, #1
 800e0c8:	4402      	add	r2, r0
 800e0ca:	4290      	cmp	r0, r2
 800e0cc:	d101      	bne.n	800e0d2 <memcmp+0xe>
 800e0ce:	2000      	movs	r0, #0
 800e0d0:	e005      	b.n	800e0de <memcmp+0x1a>
 800e0d2:	7803      	ldrb	r3, [r0, #0]
 800e0d4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e0d8:	42a3      	cmp	r3, r4
 800e0da:	d001      	beq.n	800e0e0 <memcmp+0x1c>
 800e0dc:	1b18      	subs	r0, r3, r4
 800e0de:	bd10      	pop	{r4, pc}
 800e0e0:	3001      	adds	r0, #1
 800e0e2:	e7f2      	b.n	800e0ca <memcmp+0x6>

0800e0e4 <memset>:
 800e0e4:	4402      	add	r2, r0
 800e0e6:	4603      	mov	r3, r0
 800e0e8:	4293      	cmp	r3, r2
 800e0ea:	d100      	bne.n	800e0ee <memset+0xa>
 800e0ec:	4770      	bx	lr
 800e0ee:	f803 1b01 	strb.w	r1, [r3], #1
 800e0f2:	e7f9      	b.n	800e0e8 <memset+0x4>

0800e0f4 <__errno>:
 800e0f4:	4b01      	ldr	r3, [pc, #4]	@ (800e0fc <__errno+0x8>)
 800e0f6:	6818      	ldr	r0, [r3, #0]
 800e0f8:	4770      	bx	lr
 800e0fa:	bf00      	nop
 800e0fc:	200000b8 	.word	0x200000b8

0800e100 <__libc_init_array>:
 800e100:	b570      	push	{r4, r5, r6, lr}
 800e102:	4d0d      	ldr	r5, [pc, #52]	@ (800e138 <__libc_init_array+0x38>)
 800e104:	4c0d      	ldr	r4, [pc, #52]	@ (800e13c <__libc_init_array+0x3c>)
 800e106:	1b64      	subs	r4, r4, r5
 800e108:	10a4      	asrs	r4, r4, #2
 800e10a:	2600      	movs	r6, #0
 800e10c:	42a6      	cmp	r6, r4
 800e10e:	d109      	bne.n	800e124 <__libc_init_array+0x24>
 800e110:	4d0b      	ldr	r5, [pc, #44]	@ (800e140 <__libc_init_array+0x40>)
 800e112:	4c0c      	ldr	r4, [pc, #48]	@ (800e144 <__libc_init_array+0x44>)
 800e114:	f000 fd6c 	bl	800ebf0 <_init>
 800e118:	1b64      	subs	r4, r4, r5
 800e11a:	10a4      	asrs	r4, r4, #2
 800e11c:	2600      	movs	r6, #0
 800e11e:	42a6      	cmp	r6, r4
 800e120:	d105      	bne.n	800e12e <__libc_init_array+0x2e>
 800e122:	bd70      	pop	{r4, r5, r6, pc}
 800e124:	f855 3b04 	ldr.w	r3, [r5], #4
 800e128:	4798      	blx	r3
 800e12a:	3601      	adds	r6, #1
 800e12c:	e7ee      	b.n	800e10c <__libc_init_array+0xc>
 800e12e:	f855 3b04 	ldr.w	r3, [r5], #4
 800e132:	4798      	blx	r3
 800e134:	3601      	adds	r6, #1
 800e136:	e7f2      	b.n	800e11e <__libc_init_array+0x1e>
 800e138:	0800fcc8 	.word	0x0800fcc8
 800e13c:	0800fcc8 	.word	0x0800fcc8
 800e140:	0800fcc8 	.word	0x0800fcc8
 800e144:	0800fccc 	.word	0x0800fccc

0800e148 <__retarget_lock_acquire_recursive>:
 800e148:	4770      	bx	lr

0800e14a <__retarget_lock_release_recursive>:
 800e14a:	4770      	bx	lr

0800e14c <memcpy>:
 800e14c:	440a      	add	r2, r1
 800e14e:	4291      	cmp	r1, r2
 800e150:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800e154:	d100      	bne.n	800e158 <memcpy+0xc>
 800e156:	4770      	bx	lr
 800e158:	b510      	push	{r4, lr}
 800e15a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e15e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e162:	4291      	cmp	r1, r2
 800e164:	d1f9      	bne.n	800e15a <memcpy+0xe>
 800e166:	bd10      	pop	{r4, pc}

0800e168 <_free_r>:
 800e168:	b538      	push	{r3, r4, r5, lr}
 800e16a:	4605      	mov	r5, r0
 800e16c:	2900      	cmp	r1, #0
 800e16e:	d041      	beq.n	800e1f4 <_free_r+0x8c>
 800e170:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e174:	1f0c      	subs	r4, r1, #4
 800e176:	2b00      	cmp	r3, #0
 800e178:	bfb8      	it	lt
 800e17a:	18e4      	addlt	r4, r4, r3
 800e17c:	f000 f8e0 	bl	800e340 <__malloc_lock>
 800e180:	4a1d      	ldr	r2, [pc, #116]	@ (800e1f8 <_free_r+0x90>)
 800e182:	6813      	ldr	r3, [r2, #0]
 800e184:	b933      	cbnz	r3, 800e194 <_free_r+0x2c>
 800e186:	6063      	str	r3, [r4, #4]
 800e188:	6014      	str	r4, [r2, #0]
 800e18a:	4628      	mov	r0, r5
 800e18c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e190:	f000 b8dc 	b.w	800e34c <__malloc_unlock>
 800e194:	42a3      	cmp	r3, r4
 800e196:	d908      	bls.n	800e1aa <_free_r+0x42>
 800e198:	6820      	ldr	r0, [r4, #0]
 800e19a:	1821      	adds	r1, r4, r0
 800e19c:	428b      	cmp	r3, r1
 800e19e:	bf01      	itttt	eq
 800e1a0:	6819      	ldreq	r1, [r3, #0]
 800e1a2:	685b      	ldreq	r3, [r3, #4]
 800e1a4:	1809      	addeq	r1, r1, r0
 800e1a6:	6021      	streq	r1, [r4, #0]
 800e1a8:	e7ed      	b.n	800e186 <_free_r+0x1e>
 800e1aa:	461a      	mov	r2, r3
 800e1ac:	685b      	ldr	r3, [r3, #4]
 800e1ae:	b10b      	cbz	r3, 800e1b4 <_free_r+0x4c>
 800e1b0:	42a3      	cmp	r3, r4
 800e1b2:	d9fa      	bls.n	800e1aa <_free_r+0x42>
 800e1b4:	6811      	ldr	r1, [r2, #0]
 800e1b6:	1850      	adds	r0, r2, r1
 800e1b8:	42a0      	cmp	r0, r4
 800e1ba:	d10b      	bne.n	800e1d4 <_free_r+0x6c>
 800e1bc:	6820      	ldr	r0, [r4, #0]
 800e1be:	4401      	add	r1, r0
 800e1c0:	1850      	adds	r0, r2, r1
 800e1c2:	4283      	cmp	r3, r0
 800e1c4:	6011      	str	r1, [r2, #0]
 800e1c6:	d1e0      	bne.n	800e18a <_free_r+0x22>
 800e1c8:	6818      	ldr	r0, [r3, #0]
 800e1ca:	685b      	ldr	r3, [r3, #4]
 800e1cc:	6053      	str	r3, [r2, #4]
 800e1ce:	4408      	add	r0, r1
 800e1d0:	6010      	str	r0, [r2, #0]
 800e1d2:	e7da      	b.n	800e18a <_free_r+0x22>
 800e1d4:	d902      	bls.n	800e1dc <_free_r+0x74>
 800e1d6:	230c      	movs	r3, #12
 800e1d8:	602b      	str	r3, [r5, #0]
 800e1da:	e7d6      	b.n	800e18a <_free_r+0x22>
 800e1dc:	6820      	ldr	r0, [r4, #0]
 800e1de:	1821      	adds	r1, r4, r0
 800e1e0:	428b      	cmp	r3, r1
 800e1e2:	bf04      	itt	eq
 800e1e4:	6819      	ldreq	r1, [r3, #0]
 800e1e6:	685b      	ldreq	r3, [r3, #4]
 800e1e8:	6063      	str	r3, [r4, #4]
 800e1ea:	bf04      	itt	eq
 800e1ec:	1809      	addeq	r1, r1, r0
 800e1ee:	6021      	streq	r1, [r4, #0]
 800e1f0:	6054      	str	r4, [r2, #4]
 800e1f2:	e7ca      	b.n	800e18a <_free_r+0x22>
 800e1f4:	bd38      	pop	{r3, r4, r5, pc}
 800e1f6:	bf00      	nop
 800e1f8:	2001bf80 	.word	0x2001bf80

0800e1fc <sbrk_aligned>:
 800e1fc:	b570      	push	{r4, r5, r6, lr}
 800e1fe:	4e0f      	ldr	r6, [pc, #60]	@ (800e23c <sbrk_aligned+0x40>)
 800e200:	460c      	mov	r4, r1
 800e202:	6831      	ldr	r1, [r6, #0]
 800e204:	4605      	mov	r5, r0
 800e206:	b911      	cbnz	r1, 800e20e <sbrk_aligned+0x12>
 800e208:	f000 fba6 	bl	800e958 <_sbrk_r>
 800e20c:	6030      	str	r0, [r6, #0]
 800e20e:	4621      	mov	r1, r4
 800e210:	4628      	mov	r0, r5
 800e212:	f000 fba1 	bl	800e958 <_sbrk_r>
 800e216:	1c43      	adds	r3, r0, #1
 800e218:	d103      	bne.n	800e222 <sbrk_aligned+0x26>
 800e21a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800e21e:	4620      	mov	r0, r4
 800e220:	bd70      	pop	{r4, r5, r6, pc}
 800e222:	1cc4      	adds	r4, r0, #3
 800e224:	f024 0403 	bic.w	r4, r4, #3
 800e228:	42a0      	cmp	r0, r4
 800e22a:	d0f8      	beq.n	800e21e <sbrk_aligned+0x22>
 800e22c:	1a21      	subs	r1, r4, r0
 800e22e:	4628      	mov	r0, r5
 800e230:	f000 fb92 	bl	800e958 <_sbrk_r>
 800e234:	3001      	adds	r0, #1
 800e236:	d1f2      	bne.n	800e21e <sbrk_aligned+0x22>
 800e238:	e7ef      	b.n	800e21a <sbrk_aligned+0x1e>
 800e23a:	bf00      	nop
 800e23c:	2001bf7c 	.word	0x2001bf7c

0800e240 <_malloc_r>:
 800e240:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e244:	1ccd      	adds	r5, r1, #3
 800e246:	f025 0503 	bic.w	r5, r5, #3
 800e24a:	3508      	adds	r5, #8
 800e24c:	2d0c      	cmp	r5, #12
 800e24e:	bf38      	it	cc
 800e250:	250c      	movcc	r5, #12
 800e252:	2d00      	cmp	r5, #0
 800e254:	4606      	mov	r6, r0
 800e256:	db01      	blt.n	800e25c <_malloc_r+0x1c>
 800e258:	42a9      	cmp	r1, r5
 800e25a:	d904      	bls.n	800e266 <_malloc_r+0x26>
 800e25c:	230c      	movs	r3, #12
 800e25e:	6033      	str	r3, [r6, #0]
 800e260:	2000      	movs	r0, #0
 800e262:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e266:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e33c <_malloc_r+0xfc>
 800e26a:	f000 f869 	bl	800e340 <__malloc_lock>
 800e26e:	f8d8 3000 	ldr.w	r3, [r8]
 800e272:	461c      	mov	r4, r3
 800e274:	bb44      	cbnz	r4, 800e2c8 <_malloc_r+0x88>
 800e276:	4629      	mov	r1, r5
 800e278:	4630      	mov	r0, r6
 800e27a:	f7ff ffbf 	bl	800e1fc <sbrk_aligned>
 800e27e:	1c43      	adds	r3, r0, #1
 800e280:	4604      	mov	r4, r0
 800e282:	d158      	bne.n	800e336 <_malloc_r+0xf6>
 800e284:	f8d8 4000 	ldr.w	r4, [r8]
 800e288:	4627      	mov	r7, r4
 800e28a:	2f00      	cmp	r7, #0
 800e28c:	d143      	bne.n	800e316 <_malloc_r+0xd6>
 800e28e:	2c00      	cmp	r4, #0
 800e290:	d04b      	beq.n	800e32a <_malloc_r+0xea>
 800e292:	6823      	ldr	r3, [r4, #0]
 800e294:	4639      	mov	r1, r7
 800e296:	4630      	mov	r0, r6
 800e298:	eb04 0903 	add.w	r9, r4, r3
 800e29c:	f000 fb5c 	bl	800e958 <_sbrk_r>
 800e2a0:	4581      	cmp	r9, r0
 800e2a2:	d142      	bne.n	800e32a <_malloc_r+0xea>
 800e2a4:	6821      	ldr	r1, [r4, #0]
 800e2a6:	1a6d      	subs	r5, r5, r1
 800e2a8:	4629      	mov	r1, r5
 800e2aa:	4630      	mov	r0, r6
 800e2ac:	f7ff ffa6 	bl	800e1fc <sbrk_aligned>
 800e2b0:	3001      	adds	r0, #1
 800e2b2:	d03a      	beq.n	800e32a <_malloc_r+0xea>
 800e2b4:	6823      	ldr	r3, [r4, #0]
 800e2b6:	442b      	add	r3, r5
 800e2b8:	6023      	str	r3, [r4, #0]
 800e2ba:	f8d8 3000 	ldr.w	r3, [r8]
 800e2be:	685a      	ldr	r2, [r3, #4]
 800e2c0:	bb62      	cbnz	r2, 800e31c <_malloc_r+0xdc>
 800e2c2:	f8c8 7000 	str.w	r7, [r8]
 800e2c6:	e00f      	b.n	800e2e8 <_malloc_r+0xa8>
 800e2c8:	6822      	ldr	r2, [r4, #0]
 800e2ca:	1b52      	subs	r2, r2, r5
 800e2cc:	d420      	bmi.n	800e310 <_malloc_r+0xd0>
 800e2ce:	2a0b      	cmp	r2, #11
 800e2d0:	d917      	bls.n	800e302 <_malloc_r+0xc2>
 800e2d2:	1961      	adds	r1, r4, r5
 800e2d4:	42a3      	cmp	r3, r4
 800e2d6:	6025      	str	r5, [r4, #0]
 800e2d8:	bf18      	it	ne
 800e2da:	6059      	strne	r1, [r3, #4]
 800e2dc:	6863      	ldr	r3, [r4, #4]
 800e2de:	bf08      	it	eq
 800e2e0:	f8c8 1000 	streq.w	r1, [r8]
 800e2e4:	5162      	str	r2, [r4, r5]
 800e2e6:	604b      	str	r3, [r1, #4]
 800e2e8:	4630      	mov	r0, r6
 800e2ea:	f000 f82f 	bl	800e34c <__malloc_unlock>
 800e2ee:	f104 000b 	add.w	r0, r4, #11
 800e2f2:	1d23      	adds	r3, r4, #4
 800e2f4:	f020 0007 	bic.w	r0, r0, #7
 800e2f8:	1ac2      	subs	r2, r0, r3
 800e2fa:	bf1c      	itt	ne
 800e2fc:	1a1b      	subne	r3, r3, r0
 800e2fe:	50a3      	strne	r3, [r4, r2]
 800e300:	e7af      	b.n	800e262 <_malloc_r+0x22>
 800e302:	6862      	ldr	r2, [r4, #4]
 800e304:	42a3      	cmp	r3, r4
 800e306:	bf0c      	ite	eq
 800e308:	f8c8 2000 	streq.w	r2, [r8]
 800e30c:	605a      	strne	r2, [r3, #4]
 800e30e:	e7eb      	b.n	800e2e8 <_malloc_r+0xa8>
 800e310:	4623      	mov	r3, r4
 800e312:	6864      	ldr	r4, [r4, #4]
 800e314:	e7ae      	b.n	800e274 <_malloc_r+0x34>
 800e316:	463c      	mov	r4, r7
 800e318:	687f      	ldr	r7, [r7, #4]
 800e31a:	e7b6      	b.n	800e28a <_malloc_r+0x4a>
 800e31c:	461a      	mov	r2, r3
 800e31e:	685b      	ldr	r3, [r3, #4]
 800e320:	42a3      	cmp	r3, r4
 800e322:	d1fb      	bne.n	800e31c <_malloc_r+0xdc>
 800e324:	2300      	movs	r3, #0
 800e326:	6053      	str	r3, [r2, #4]
 800e328:	e7de      	b.n	800e2e8 <_malloc_r+0xa8>
 800e32a:	230c      	movs	r3, #12
 800e32c:	6033      	str	r3, [r6, #0]
 800e32e:	4630      	mov	r0, r6
 800e330:	f000 f80c 	bl	800e34c <__malloc_unlock>
 800e334:	e794      	b.n	800e260 <_malloc_r+0x20>
 800e336:	6005      	str	r5, [r0, #0]
 800e338:	e7d6      	b.n	800e2e8 <_malloc_r+0xa8>
 800e33a:	bf00      	nop
 800e33c:	2001bf80 	.word	0x2001bf80

0800e340 <__malloc_lock>:
 800e340:	4801      	ldr	r0, [pc, #4]	@ (800e348 <__malloc_lock+0x8>)
 800e342:	f7ff bf01 	b.w	800e148 <__retarget_lock_acquire_recursive>
 800e346:	bf00      	nop
 800e348:	2001bf78 	.word	0x2001bf78

0800e34c <__malloc_unlock>:
 800e34c:	4801      	ldr	r0, [pc, #4]	@ (800e354 <__malloc_unlock+0x8>)
 800e34e:	f7ff befc 	b.w	800e14a <__retarget_lock_release_recursive>
 800e352:	bf00      	nop
 800e354:	2001bf78 	.word	0x2001bf78

0800e358 <__ssputs_r>:
 800e358:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e35c:	688e      	ldr	r6, [r1, #8]
 800e35e:	461f      	mov	r7, r3
 800e360:	42be      	cmp	r6, r7
 800e362:	680b      	ldr	r3, [r1, #0]
 800e364:	4682      	mov	sl, r0
 800e366:	460c      	mov	r4, r1
 800e368:	4690      	mov	r8, r2
 800e36a:	d82d      	bhi.n	800e3c8 <__ssputs_r+0x70>
 800e36c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e370:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e374:	d026      	beq.n	800e3c4 <__ssputs_r+0x6c>
 800e376:	6965      	ldr	r5, [r4, #20]
 800e378:	6909      	ldr	r1, [r1, #16]
 800e37a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e37e:	eba3 0901 	sub.w	r9, r3, r1
 800e382:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e386:	1c7b      	adds	r3, r7, #1
 800e388:	444b      	add	r3, r9
 800e38a:	106d      	asrs	r5, r5, #1
 800e38c:	429d      	cmp	r5, r3
 800e38e:	bf38      	it	cc
 800e390:	461d      	movcc	r5, r3
 800e392:	0553      	lsls	r3, r2, #21
 800e394:	d527      	bpl.n	800e3e6 <__ssputs_r+0x8e>
 800e396:	4629      	mov	r1, r5
 800e398:	f7ff ff52 	bl	800e240 <_malloc_r>
 800e39c:	4606      	mov	r6, r0
 800e39e:	b360      	cbz	r0, 800e3fa <__ssputs_r+0xa2>
 800e3a0:	6921      	ldr	r1, [r4, #16]
 800e3a2:	464a      	mov	r2, r9
 800e3a4:	f7ff fed2 	bl	800e14c <memcpy>
 800e3a8:	89a3      	ldrh	r3, [r4, #12]
 800e3aa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e3ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e3b2:	81a3      	strh	r3, [r4, #12]
 800e3b4:	6126      	str	r6, [r4, #16]
 800e3b6:	6165      	str	r5, [r4, #20]
 800e3b8:	444e      	add	r6, r9
 800e3ba:	eba5 0509 	sub.w	r5, r5, r9
 800e3be:	6026      	str	r6, [r4, #0]
 800e3c0:	60a5      	str	r5, [r4, #8]
 800e3c2:	463e      	mov	r6, r7
 800e3c4:	42be      	cmp	r6, r7
 800e3c6:	d900      	bls.n	800e3ca <__ssputs_r+0x72>
 800e3c8:	463e      	mov	r6, r7
 800e3ca:	6820      	ldr	r0, [r4, #0]
 800e3cc:	4632      	mov	r2, r6
 800e3ce:	4641      	mov	r1, r8
 800e3d0:	f000 faa8 	bl	800e924 <memmove>
 800e3d4:	68a3      	ldr	r3, [r4, #8]
 800e3d6:	1b9b      	subs	r3, r3, r6
 800e3d8:	60a3      	str	r3, [r4, #8]
 800e3da:	6823      	ldr	r3, [r4, #0]
 800e3dc:	4433      	add	r3, r6
 800e3de:	6023      	str	r3, [r4, #0]
 800e3e0:	2000      	movs	r0, #0
 800e3e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3e6:	462a      	mov	r2, r5
 800e3e8:	f000 fac6 	bl	800e978 <_realloc_r>
 800e3ec:	4606      	mov	r6, r0
 800e3ee:	2800      	cmp	r0, #0
 800e3f0:	d1e0      	bne.n	800e3b4 <__ssputs_r+0x5c>
 800e3f2:	6921      	ldr	r1, [r4, #16]
 800e3f4:	4650      	mov	r0, sl
 800e3f6:	f7ff feb7 	bl	800e168 <_free_r>
 800e3fa:	230c      	movs	r3, #12
 800e3fc:	f8ca 3000 	str.w	r3, [sl]
 800e400:	89a3      	ldrh	r3, [r4, #12]
 800e402:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e406:	81a3      	strh	r3, [r4, #12]
 800e408:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e40c:	e7e9      	b.n	800e3e2 <__ssputs_r+0x8a>
	...

0800e410 <_svfiprintf_r>:
 800e410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e414:	4698      	mov	r8, r3
 800e416:	898b      	ldrh	r3, [r1, #12]
 800e418:	061b      	lsls	r3, r3, #24
 800e41a:	b09d      	sub	sp, #116	@ 0x74
 800e41c:	4607      	mov	r7, r0
 800e41e:	460d      	mov	r5, r1
 800e420:	4614      	mov	r4, r2
 800e422:	d510      	bpl.n	800e446 <_svfiprintf_r+0x36>
 800e424:	690b      	ldr	r3, [r1, #16]
 800e426:	b973      	cbnz	r3, 800e446 <_svfiprintf_r+0x36>
 800e428:	2140      	movs	r1, #64	@ 0x40
 800e42a:	f7ff ff09 	bl	800e240 <_malloc_r>
 800e42e:	6028      	str	r0, [r5, #0]
 800e430:	6128      	str	r0, [r5, #16]
 800e432:	b930      	cbnz	r0, 800e442 <_svfiprintf_r+0x32>
 800e434:	230c      	movs	r3, #12
 800e436:	603b      	str	r3, [r7, #0]
 800e438:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e43c:	b01d      	add	sp, #116	@ 0x74
 800e43e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e442:	2340      	movs	r3, #64	@ 0x40
 800e444:	616b      	str	r3, [r5, #20]
 800e446:	2300      	movs	r3, #0
 800e448:	9309      	str	r3, [sp, #36]	@ 0x24
 800e44a:	2320      	movs	r3, #32
 800e44c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e450:	f8cd 800c 	str.w	r8, [sp, #12]
 800e454:	2330      	movs	r3, #48	@ 0x30
 800e456:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e5f4 <_svfiprintf_r+0x1e4>
 800e45a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e45e:	f04f 0901 	mov.w	r9, #1
 800e462:	4623      	mov	r3, r4
 800e464:	469a      	mov	sl, r3
 800e466:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e46a:	b10a      	cbz	r2, 800e470 <_svfiprintf_r+0x60>
 800e46c:	2a25      	cmp	r2, #37	@ 0x25
 800e46e:	d1f9      	bne.n	800e464 <_svfiprintf_r+0x54>
 800e470:	ebba 0b04 	subs.w	fp, sl, r4
 800e474:	d00b      	beq.n	800e48e <_svfiprintf_r+0x7e>
 800e476:	465b      	mov	r3, fp
 800e478:	4622      	mov	r2, r4
 800e47a:	4629      	mov	r1, r5
 800e47c:	4638      	mov	r0, r7
 800e47e:	f7ff ff6b 	bl	800e358 <__ssputs_r>
 800e482:	3001      	adds	r0, #1
 800e484:	f000 80a7 	beq.w	800e5d6 <_svfiprintf_r+0x1c6>
 800e488:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e48a:	445a      	add	r2, fp
 800e48c:	9209      	str	r2, [sp, #36]	@ 0x24
 800e48e:	f89a 3000 	ldrb.w	r3, [sl]
 800e492:	2b00      	cmp	r3, #0
 800e494:	f000 809f 	beq.w	800e5d6 <_svfiprintf_r+0x1c6>
 800e498:	2300      	movs	r3, #0
 800e49a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e49e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e4a2:	f10a 0a01 	add.w	sl, sl, #1
 800e4a6:	9304      	str	r3, [sp, #16]
 800e4a8:	9307      	str	r3, [sp, #28]
 800e4aa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e4ae:	931a      	str	r3, [sp, #104]	@ 0x68
 800e4b0:	4654      	mov	r4, sl
 800e4b2:	2205      	movs	r2, #5
 800e4b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e4b8:	484e      	ldr	r0, [pc, #312]	@ (800e5f4 <_svfiprintf_r+0x1e4>)
 800e4ba:	f7f1 fee9 	bl	8000290 <memchr>
 800e4be:	9a04      	ldr	r2, [sp, #16]
 800e4c0:	b9d8      	cbnz	r0, 800e4fa <_svfiprintf_r+0xea>
 800e4c2:	06d0      	lsls	r0, r2, #27
 800e4c4:	bf44      	itt	mi
 800e4c6:	2320      	movmi	r3, #32
 800e4c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e4cc:	0711      	lsls	r1, r2, #28
 800e4ce:	bf44      	itt	mi
 800e4d0:	232b      	movmi	r3, #43	@ 0x2b
 800e4d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e4d6:	f89a 3000 	ldrb.w	r3, [sl]
 800e4da:	2b2a      	cmp	r3, #42	@ 0x2a
 800e4dc:	d015      	beq.n	800e50a <_svfiprintf_r+0xfa>
 800e4de:	9a07      	ldr	r2, [sp, #28]
 800e4e0:	4654      	mov	r4, sl
 800e4e2:	2000      	movs	r0, #0
 800e4e4:	f04f 0c0a 	mov.w	ip, #10
 800e4e8:	4621      	mov	r1, r4
 800e4ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e4ee:	3b30      	subs	r3, #48	@ 0x30
 800e4f0:	2b09      	cmp	r3, #9
 800e4f2:	d94b      	bls.n	800e58c <_svfiprintf_r+0x17c>
 800e4f4:	b1b0      	cbz	r0, 800e524 <_svfiprintf_r+0x114>
 800e4f6:	9207      	str	r2, [sp, #28]
 800e4f8:	e014      	b.n	800e524 <_svfiprintf_r+0x114>
 800e4fa:	eba0 0308 	sub.w	r3, r0, r8
 800e4fe:	fa09 f303 	lsl.w	r3, r9, r3
 800e502:	4313      	orrs	r3, r2
 800e504:	9304      	str	r3, [sp, #16]
 800e506:	46a2      	mov	sl, r4
 800e508:	e7d2      	b.n	800e4b0 <_svfiprintf_r+0xa0>
 800e50a:	9b03      	ldr	r3, [sp, #12]
 800e50c:	1d19      	adds	r1, r3, #4
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	9103      	str	r1, [sp, #12]
 800e512:	2b00      	cmp	r3, #0
 800e514:	bfbb      	ittet	lt
 800e516:	425b      	neglt	r3, r3
 800e518:	f042 0202 	orrlt.w	r2, r2, #2
 800e51c:	9307      	strge	r3, [sp, #28]
 800e51e:	9307      	strlt	r3, [sp, #28]
 800e520:	bfb8      	it	lt
 800e522:	9204      	strlt	r2, [sp, #16]
 800e524:	7823      	ldrb	r3, [r4, #0]
 800e526:	2b2e      	cmp	r3, #46	@ 0x2e
 800e528:	d10a      	bne.n	800e540 <_svfiprintf_r+0x130>
 800e52a:	7863      	ldrb	r3, [r4, #1]
 800e52c:	2b2a      	cmp	r3, #42	@ 0x2a
 800e52e:	d132      	bne.n	800e596 <_svfiprintf_r+0x186>
 800e530:	9b03      	ldr	r3, [sp, #12]
 800e532:	1d1a      	adds	r2, r3, #4
 800e534:	681b      	ldr	r3, [r3, #0]
 800e536:	9203      	str	r2, [sp, #12]
 800e538:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e53c:	3402      	adds	r4, #2
 800e53e:	9305      	str	r3, [sp, #20]
 800e540:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e604 <_svfiprintf_r+0x1f4>
 800e544:	7821      	ldrb	r1, [r4, #0]
 800e546:	2203      	movs	r2, #3
 800e548:	4650      	mov	r0, sl
 800e54a:	f7f1 fea1 	bl	8000290 <memchr>
 800e54e:	b138      	cbz	r0, 800e560 <_svfiprintf_r+0x150>
 800e550:	9b04      	ldr	r3, [sp, #16]
 800e552:	eba0 000a 	sub.w	r0, r0, sl
 800e556:	2240      	movs	r2, #64	@ 0x40
 800e558:	4082      	lsls	r2, r0
 800e55a:	4313      	orrs	r3, r2
 800e55c:	3401      	adds	r4, #1
 800e55e:	9304      	str	r3, [sp, #16]
 800e560:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e564:	4824      	ldr	r0, [pc, #144]	@ (800e5f8 <_svfiprintf_r+0x1e8>)
 800e566:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e56a:	2206      	movs	r2, #6
 800e56c:	f7f1 fe90 	bl	8000290 <memchr>
 800e570:	2800      	cmp	r0, #0
 800e572:	d036      	beq.n	800e5e2 <_svfiprintf_r+0x1d2>
 800e574:	4b21      	ldr	r3, [pc, #132]	@ (800e5fc <_svfiprintf_r+0x1ec>)
 800e576:	bb1b      	cbnz	r3, 800e5c0 <_svfiprintf_r+0x1b0>
 800e578:	9b03      	ldr	r3, [sp, #12]
 800e57a:	3307      	adds	r3, #7
 800e57c:	f023 0307 	bic.w	r3, r3, #7
 800e580:	3308      	adds	r3, #8
 800e582:	9303      	str	r3, [sp, #12]
 800e584:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e586:	4433      	add	r3, r6
 800e588:	9309      	str	r3, [sp, #36]	@ 0x24
 800e58a:	e76a      	b.n	800e462 <_svfiprintf_r+0x52>
 800e58c:	fb0c 3202 	mla	r2, ip, r2, r3
 800e590:	460c      	mov	r4, r1
 800e592:	2001      	movs	r0, #1
 800e594:	e7a8      	b.n	800e4e8 <_svfiprintf_r+0xd8>
 800e596:	2300      	movs	r3, #0
 800e598:	3401      	adds	r4, #1
 800e59a:	9305      	str	r3, [sp, #20]
 800e59c:	4619      	mov	r1, r3
 800e59e:	f04f 0c0a 	mov.w	ip, #10
 800e5a2:	4620      	mov	r0, r4
 800e5a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e5a8:	3a30      	subs	r2, #48	@ 0x30
 800e5aa:	2a09      	cmp	r2, #9
 800e5ac:	d903      	bls.n	800e5b6 <_svfiprintf_r+0x1a6>
 800e5ae:	2b00      	cmp	r3, #0
 800e5b0:	d0c6      	beq.n	800e540 <_svfiprintf_r+0x130>
 800e5b2:	9105      	str	r1, [sp, #20]
 800e5b4:	e7c4      	b.n	800e540 <_svfiprintf_r+0x130>
 800e5b6:	fb0c 2101 	mla	r1, ip, r1, r2
 800e5ba:	4604      	mov	r4, r0
 800e5bc:	2301      	movs	r3, #1
 800e5be:	e7f0      	b.n	800e5a2 <_svfiprintf_r+0x192>
 800e5c0:	ab03      	add	r3, sp, #12
 800e5c2:	9300      	str	r3, [sp, #0]
 800e5c4:	462a      	mov	r2, r5
 800e5c6:	4b0e      	ldr	r3, [pc, #56]	@ (800e600 <_svfiprintf_r+0x1f0>)
 800e5c8:	a904      	add	r1, sp, #16
 800e5ca:	4638      	mov	r0, r7
 800e5cc:	f3af 8000 	nop.w
 800e5d0:	1c42      	adds	r2, r0, #1
 800e5d2:	4606      	mov	r6, r0
 800e5d4:	d1d6      	bne.n	800e584 <_svfiprintf_r+0x174>
 800e5d6:	89ab      	ldrh	r3, [r5, #12]
 800e5d8:	065b      	lsls	r3, r3, #25
 800e5da:	f53f af2d 	bmi.w	800e438 <_svfiprintf_r+0x28>
 800e5de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e5e0:	e72c      	b.n	800e43c <_svfiprintf_r+0x2c>
 800e5e2:	ab03      	add	r3, sp, #12
 800e5e4:	9300      	str	r3, [sp, #0]
 800e5e6:	462a      	mov	r2, r5
 800e5e8:	4b05      	ldr	r3, [pc, #20]	@ (800e600 <_svfiprintf_r+0x1f0>)
 800e5ea:	a904      	add	r1, sp, #16
 800e5ec:	4638      	mov	r0, r7
 800e5ee:	f000 f879 	bl	800e6e4 <_printf_i>
 800e5f2:	e7ed      	b.n	800e5d0 <_svfiprintf_r+0x1c0>
 800e5f4:	0800fc8b 	.word	0x0800fc8b
 800e5f8:	0800fc95 	.word	0x0800fc95
 800e5fc:	00000000 	.word	0x00000000
 800e600:	0800e359 	.word	0x0800e359
 800e604:	0800fc91 	.word	0x0800fc91

0800e608 <_printf_common>:
 800e608:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e60c:	4616      	mov	r6, r2
 800e60e:	4698      	mov	r8, r3
 800e610:	688a      	ldr	r2, [r1, #8]
 800e612:	690b      	ldr	r3, [r1, #16]
 800e614:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e618:	4293      	cmp	r3, r2
 800e61a:	bfb8      	it	lt
 800e61c:	4613      	movlt	r3, r2
 800e61e:	6033      	str	r3, [r6, #0]
 800e620:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e624:	4607      	mov	r7, r0
 800e626:	460c      	mov	r4, r1
 800e628:	b10a      	cbz	r2, 800e62e <_printf_common+0x26>
 800e62a:	3301      	adds	r3, #1
 800e62c:	6033      	str	r3, [r6, #0]
 800e62e:	6823      	ldr	r3, [r4, #0]
 800e630:	0699      	lsls	r1, r3, #26
 800e632:	bf42      	ittt	mi
 800e634:	6833      	ldrmi	r3, [r6, #0]
 800e636:	3302      	addmi	r3, #2
 800e638:	6033      	strmi	r3, [r6, #0]
 800e63a:	6825      	ldr	r5, [r4, #0]
 800e63c:	f015 0506 	ands.w	r5, r5, #6
 800e640:	d106      	bne.n	800e650 <_printf_common+0x48>
 800e642:	f104 0a19 	add.w	sl, r4, #25
 800e646:	68e3      	ldr	r3, [r4, #12]
 800e648:	6832      	ldr	r2, [r6, #0]
 800e64a:	1a9b      	subs	r3, r3, r2
 800e64c:	42ab      	cmp	r3, r5
 800e64e:	dc26      	bgt.n	800e69e <_printf_common+0x96>
 800e650:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e654:	6822      	ldr	r2, [r4, #0]
 800e656:	3b00      	subs	r3, #0
 800e658:	bf18      	it	ne
 800e65a:	2301      	movne	r3, #1
 800e65c:	0692      	lsls	r2, r2, #26
 800e65e:	d42b      	bmi.n	800e6b8 <_printf_common+0xb0>
 800e660:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e664:	4641      	mov	r1, r8
 800e666:	4638      	mov	r0, r7
 800e668:	47c8      	blx	r9
 800e66a:	3001      	adds	r0, #1
 800e66c:	d01e      	beq.n	800e6ac <_printf_common+0xa4>
 800e66e:	6823      	ldr	r3, [r4, #0]
 800e670:	6922      	ldr	r2, [r4, #16]
 800e672:	f003 0306 	and.w	r3, r3, #6
 800e676:	2b04      	cmp	r3, #4
 800e678:	bf02      	ittt	eq
 800e67a:	68e5      	ldreq	r5, [r4, #12]
 800e67c:	6833      	ldreq	r3, [r6, #0]
 800e67e:	1aed      	subeq	r5, r5, r3
 800e680:	68a3      	ldr	r3, [r4, #8]
 800e682:	bf0c      	ite	eq
 800e684:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e688:	2500      	movne	r5, #0
 800e68a:	4293      	cmp	r3, r2
 800e68c:	bfc4      	itt	gt
 800e68e:	1a9b      	subgt	r3, r3, r2
 800e690:	18ed      	addgt	r5, r5, r3
 800e692:	2600      	movs	r6, #0
 800e694:	341a      	adds	r4, #26
 800e696:	42b5      	cmp	r5, r6
 800e698:	d11a      	bne.n	800e6d0 <_printf_common+0xc8>
 800e69a:	2000      	movs	r0, #0
 800e69c:	e008      	b.n	800e6b0 <_printf_common+0xa8>
 800e69e:	2301      	movs	r3, #1
 800e6a0:	4652      	mov	r2, sl
 800e6a2:	4641      	mov	r1, r8
 800e6a4:	4638      	mov	r0, r7
 800e6a6:	47c8      	blx	r9
 800e6a8:	3001      	adds	r0, #1
 800e6aa:	d103      	bne.n	800e6b4 <_printf_common+0xac>
 800e6ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e6b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e6b4:	3501      	adds	r5, #1
 800e6b6:	e7c6      	b.n	800e646 <_printf_common+0x3e>
 800e6b8:	18e1      	adds	r1, r4, r3
 800e6ba:	1c5a      	adds	r2, r3, #1
 800e6bc:	2030      	movs	r0, #48	@ 0x30
 800e6be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e6c2:	4422      	add	r2, r4
 800e6c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e6c8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e6cc:	3302      	adds	r3, #2
 800e6ce:	e7c7      	b.n	800e660 <_printf_common+0x58>
 800e6d0:	2301      	movs	r3, #1
 800e6d2:	4622      	mov	r2, r4
 800e6d4:	4641      	mov	r1, r8
 800e6d6:	4638      	mov	r0, r7
 800e6d8:	47c8      	blx	r9
 800e6da:	3001      	adds	r0, #1
 800e6dc:	d0e6      	beq.n	800e6ac <_printf_common+0xa4>
 800e6de:	3601      	adds	r6, #1
 800e6e0:	e7d9      	b.n	800e696 <_printf_common+0x8e>
	...

0800e6e4 <_printf_i>:
 800e6e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e6e8:	7e0f      	ldrb	r7, [r1, #24]
 800e6ea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e6ec:	2f78      	cmp	r7, #120	@ 0x78
 800e6ee:	4691      	mov	r9, r2
 800e6f0:	4680      	mov	r8, r0
 800e6f2:	460c      	mov	r4, r1
 800e6f4:	469a      	mov	sl, r3
 800e6f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e6fa:	d807      	bhi.n	800e70c <_printf_i+0x28>
 800e6fc:	2f62      	cmp	r7, #98	@ 0x62
 800e6fe:	d80a      	bhi.n	800e716 <_printf_i+0x32>
 800e700:	2f00      	cmp	r7, #0
 800e702:	f000 80d2 	beq.w	800e8aa <_printf_i+0x1c6>
 800e706:	2f58      	cmp	r7, #88	@ 0x58
 800e708:	f000 80b9 	beq.w	800e87e <_printf_i+0x19a>
 800e70c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e710:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e714:	e03a      	b.n	800e78c <_printf_i+0xa8>
 800e716:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e71a:	2b15      	cmp	r3, #21
 800e71c:	d8f6      	bhi.n	800e70c <_printf_i+0x28>
 800e71e:	a101      	add	r1, pc, #4	@ (adr r1, 800e724 <_printf_i+0x40>)
 800e720:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e724:	0800e77d 	.word	0x0800e77d
 800e728:	0800e791 	.word	0x0800e791
 800e72c:	0800e70d 	.word	0x0800e70d
 800e730:	0800e70d 	.word	0x0800e70d
 800e734:	0800e70d 	.word	0x0800e70d
 800e738:	0800e70d 	.word	0x0800e70d
 800e73c:	0800e791 	.word	0x0800e791
 800e740:	0800e70d 	.word	0x0800e70d
 800e744:	0800e70d 	.word	0x0800e70d
 800e748:	0800e70d 	.word	0x0800e70d
 800e74c:	0800e70d 	.word	0x0800e70d
 800e750:	0800e891 	.word	0x0800e891
 800e754:	0800e7bb 	.word	0x0800e7bb
 800e758:	0800e84b 	.word	0x0800e84b
 800e75c:	0800e70d 	.word	0x0800e70d
 800e760:	0800e70d 	.word	0x0800e70d
 800e764:	0800e8b3 	.word	0x0800e8b3
 800e768:	0800e70d 	.word	0x0800e70d
 800e76c:	0800e7bb 	.word	0x0800e7bb
 800e770:	0800e70d 	.word	0x0800e70d
 800e774:	0800e70d 	.word	0x0800e70d
 800e778:	0800e853 	.word	0x0800e853
 800e77c:	6833      	ldr	r3, [r6, #0]
 800e77e:	1d1a      	adds	r2, r3, #4
 800e780:	681b      	ldr	r3, [r3, #0]
 800e782:	6032      	str	r2, [r6, #0]
 800e784:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e788:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e78c:	2301      	movs	r3, #1
 800e78e:	e09d      	b.n	800e8cc <_printf_i+0x1e8>
 800e790:	6833      	ldr	r3, [r6, #0]
 800e792:	6820      	ldr	r0, [r4, #0]
 800e794:	1d19      	adds	r1, r3, #4
 800e796:	6031      	str	r1, [r6, #0]
 800e798:	0606      	lsls	r6, r0, #24
 800e79a:	d501      	bpl.n	800e7a0 <_printf_i+0xbc>
 800e79c:	681d      	ldr	r5, [r3, #0]
 800e79e:	e003      	b.n	800e7a8 <_printf_i+0xc4>
 800e7a0:	0645      	lsls	r5, r0, #25
 800e7a2:	d5fb      	bpl.n	800e79c <_printf_i+0xb8>
 800e7a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e7a8:	2d00      	cmp	r5, #0
 800e7aa:	da03      	bge.n	800e7b4 <_printf_i+0xd0>
 800e7ac:	232d      	movs	r3, #45	@ 0x2d
 800e7ae:	426d      	negs	r5, r5
 800e7b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e7b4:	4859      	ldr	r0, [pc, #356]	@ (800e91c <_printf_i+0x238>)
 800e7b6:	230a      	movs	r3, #10
 800e7b8:	e011      	b.n	800e7de <_printf_i+0xfa>
 800e7ba:	6821      	ldr	r1, [r4, #0]
 800e7bc:	6833      	ldr	r3, [r6, #0]
 800e7be:	0608      	lsls	r0, r1, #24
 800e7c0:	f853 5b04 	ldr.w	r5, [r3], #4
 800e7c4:	d402      	bmi.n	800e7cc <_printf_i+0xe8>
 800e7c6:	0649      	lsls	r1, r1, #25
 800e7c8:	bf48      	it	mi
 800e7ca:	b2ad      	uxthmi	r5, r5
 800e7cc:	2f6f      	cmp	r7, #111	@ 0x6f
 800e7ce:	4853      	ldr	r0, [pc, #332]	@ (800e91c <_printf_i+0x238>)
 800e7d0:	6033      	str	r3, [r6, #0]
 800e7d2:	bf14      	ite	ne
 800e7d4:	230a      	movne	r3, #10
 800e7d6:	2308      	moveq	r3, #8
 800e7d8:	2100      	movs	r1, #0
 800e7da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e7de:	6866      	ldr	r6, [r4, #4]
 800e7e0:	60a6      	str	r6, [r4, #8]
 800e7e2:	2e00      	cmp	r6, #0
 800e7e4:	bfa2      	ittt	ge
 800e7e6:	6821      	ldrge	r1, [r4, #0]
 800e7e8:	f021 0104 	bicge.w	r1, r1, #4
 800e7ec:	6021      	strge	r1, [r4, #0]
 800e7ee:	b90d      	cbnz	r5, 800e7f4 <_printf_i+0x110>
 800e7f0:	2e00      	cmp	r6, #0
 800e7f2:	d04b      	beq.n	800e88c <_printf_i+0x1a8>
 800e7f4:	4616      	mov	r6, r2
 800e7f6:	fbb5 f1f3 	udiv	r1, r5, r3
 800e7fa:	fb03 5711 	mls	r7, r3, r1, r5
 800e7fe:	5dc7      	ldrb	r7, [r0, r7]
 800e800:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e804:	462f      	mov	r7, r5
 800e806:	42bb      	cmp	r3, r7
 800e808:	460d      	mov	r5, r1
 800e80a:	d9f4      	bls.n	800e7f6 <_printf_i+0x112>
 800e80c:	2b08      	cmp	r3, #8
 800e80e:	d10b      	bne.n	800e828 <_printf_i+0x144>
 800e810:	6823      	ldr	r3, [r4, #0]
 800e812:	07df      	lsls	r7, r3, #31
 800e814:	d508      	bpl.n	800e828 <_printf_i+0x144>
 800e816:	6923      	ldr	r3, [r4, #16]
 800e818:	6861      	ldr	r1, [r4, #4]
 800e81a:	4299      	cmp	r1, r3
 800e81c:	bfde      	ittt	le
 800e81e:	2330      	movle	r3, #48	@ 0x30
 800e820:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e824:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800e828:	1b92      	subs	r2, r2, r6
 800e82a:	6122      	str	r2, [r4, #16]
 800e82c:	f8cd a000 	str.w	sl, [sp]
 800e830:	464b      	mov	r3, r9
 800e832:	aa03      	add	r2, sp, #12
 800e834:	4621      	mov	r1, r4
 800e836:	4640      	mov	r0, r8
 800e838:	f7ff fee6 	bl	800e608 <_printf_common>
 800e83c:	3001      	adds	r0, #1
 800e83e:	d14a      	bne.n	800e8d6 <_printf_i+0x1f2>
 800e840:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e844:	b004      	add	sp, #16
 800e846:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e84a:	6823      	ldr	r3, [r4, #0]
 800e84c:	f043 0320 	orr.w	r3, r3, #32
 800e850:	6023      	str	r3, [r4, #0]
 800e852:	4833      	ldr	r0, [pc, #204]	@ (800e920 <_printf_i+0x23c>)
 800e854:	2778      	movs	r7, #120	@ 0x78
 800e856:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e85a:	6823      	ldr	r3, [r4, #0]
 800e85c:	6831      	ldr	r1, [r6, #0]
 800e85e:	061f      	lsls	r7, r3, #24
 800e860:	f851 5b04 	ldr.w	r5, [r1], #4
 800e864:	d402      	bmi.n	800e86c <_printf_i+0x188>
 800e866:	065f      	lsls	r7, r3, #25
 800e868:	bf48      	it	mi
 800e86a:	b2ad      	uxthmi	r5, r5
 800e86c:	6031      	str	r1, [r6, #0]
 800e86e:	07d9      	lsls	r1, r3, #31
 800e870:	bf44      	itt	mi
 800e872:	f043 0320 	orrmi.w	r3, r3, #32
 800e876:	6023      	strmi	r3, [r4, #0]
 800e878:	b11d      	cbz	r5, 800e882 <_printf_i+0x19e>
 800e87a:	2310      	movs	r3, #16
 800e87c:	e7ac      	b.n	800e7d8 <_printf_i+0xf4>
 800e87e:	4827      	ldr	r0, [pc, #156]	@ (800e91c <_printf_i+0x238>)
 800e880:	e7e9      	b.n	800e856 <_printf_i+0x172>
 800e882:	6823      	ldr	r3, [r4, #0]
 800e884:	f023 0320 	bic.w	r3, r3, #32
 800e888:	6023      	str	r3, [r4, #0]
 800e88a:	e7f6      	b.n	800e87a <_printf_i+0x196>
 800e88c:	4616      	mov	r6, r2
 800e88e:	e7bd      	b.n	800e80c <_printf_i+0x128>
 800e890:	6833      	ldr	r3, [r6, #0]
 800e892:	6825      	ldr	r5, [r4, #0]
 800e894:	6961      	ldr	r1, [r4, #20]
 800e896:	1d18      	adds	r0, r3, #4
 800e898:	6030      	str	r0, [r6, #0]
 800e89a:	062e      	lsls	r6, r5, #24
 800e89c:	681b      	ldr	r3, [r3, #0]
 800e89e:	d501      	bpl.n	800e8a4 <_printf_i+0x1c0>
 800e8a0:	6019      	str	r1, [r3, #0]
 800e8a2:	e002      	b.n	800e8aa <_printf_i+0x1c6>
 800e8a4:	0668      	lsls	r0, r5, #25
 800e8a6:	d5fb      	bpl.n	800e8a0 <_printf_i+0x1bc>
 800e8a8:	8019      	strh	r1, [r3, #0]
 800e8aa:	2300      	movs	r3, #0
 800e8ac:	6123      	str	r3, [r4, #16]
 800e8ae:	4616      	mov	r6, r2
 800e8b0:	e7bc      	b.n	800e82c <_printf_i+0x148>
 800e8b2:	6833      	ldr	r3, [r6, #0]
 800e8b4:	1d1a      	adds	r2, r3, #4
 800e8b6:	6032      	str	r2, [r6, #0]
 800e8b8:	681e      	ldr	r6, [r3, #0]
 800e8ba:	6862      	ldr	r2, [r4, #4]
 800e8bc:	2100      	movs	r1, #0
 800e8be:	4630      	mov	r0, r6
 800e8c0:	f7f1 fce6 	bl	8000290 <memchr>
 800e8c4:	b108      	cbz	r0, 800e8ca <_printf_i+0x1e6>
 800e8c6:	1b80      	subs	r0, r0, r6
 800e8c8:	6060      	str	r0, [r4, #4]
 800e8ca:	6863      	ldr	r3, [r4, #4]
 800e8cc:	6123      	str	r3, [r4, #16]
 800e8ce:	2300      	movs	r3, #0
 800e8d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e8d4:	e7aa      	b.n	800e82c <_printf_i+0x148>
 800e8d6:	6923      	ldr	r3, [r4, #16]
 800e8d8:	4632      	mov	r2, r6
 800e8da:	4649      	mov	r1, r9
 800e8dc:	4640      	mov	r0, r8
 800e8de:	47d0      	blx	sl
 800e8e0:	3001      	adds	r0, #1
 800e8e2:	d0ad      	beq.n	800e840 <_printf_i+0x15c>
 800e8e4:	6823      	ldr	r3, [r4, #0]
 800e8e6:	079b      	lsls	r3, r3, #30
 800e8e8:	d413      	bmi.n	800e912 <_printf_i+0x22e>
 800e8ea:	68e0      	ldr	r0, [r4, #12]
 800e8ec:	9b03      	ldr	r3, [sp, #12]
 800e8ee:	4298      	cmp	r0, r3
 800e8f0:	bfb8      	it	lt
 800e8f2:	4618      	movlt	r0, r3
 800e8f4:	e7a6      	b.n	800e844 <_printf_i+0x160>
 800e8f6:	2301      	movs	r3, #1
 800e8f8:	4632      	mov	r2, r6
 800e8fa:	4649      	mov	r1, r9
 800e8fc:	4640      	mov	r0, r8
 800e8fe:	47d0      	blx	sl
 800e900:	3001      	adds	r0, #1
 800e902:	d09d      	beq.n	800e840 <_printf_i+0x15c>
 800e904:	3501      	adds	r5, #1
 800e906:	68e3      	ldr	r3, [r4, #12]
 800e908:	9903      	ldr	r1, [sp, #12]
 800e90a:	1a5b      	subs	r3, r3, r1
 800e90c:	42ab      	cmp	r3, r5
 800e90e:	dcf2      	bgt.n	800e8f6 <_printf_i+0x212>
 800e910:	e7eb      	b.n	800e8ea <_printf_i+0x206>
 800e912:	2500      	movs	r5, #0
 800e914:	f104 0619 	add.w	r6, r4, #25
 800e918:	e7f5      	b.n	800e906 <_printf_i+0x222>
 800e91a:	bf00      	nop
 800e91c:	0800fc9c 	.word	0x0800fc9c
 800e920:	0800fcad 	.word	0x0800fcad

0800e924 <memmove>:
 800e924:	4288      	cmp	r0, r1
 800e926:	b510      	push	{r4, lr}
 800e928:	eb01 0402 	add.w	r4, r1, r2
 800e92c:	d902      	bls.n	800e934 <memmove+0x10>
 800e92e:	4284      	cmp	r4, r0
 800e930:	4623      	mov	r3, r4
 800e932:	d807      	bhi.n	800e944 <memmove+0x20>
 800e934:	1e43      	subs	r3, r0, #1
 800e936:	42a1      	cmp	r1, r4
 800e938:	d008      	beq.n	800e94c <memmove+0x28>
 800e93a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e93e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e942:	e7f8      	b.n	800e936 <memmove+0x12>
 800e944:	4402      	add	r2, r0
 800e946:	4601      	mov	r1, r0
 800e948:	428a      	cmp	r2, r1
 800e94a:	d100      	bne.n	800e94e <memmove+0x2a>
 800e94c:	bd10      	pop	{r4, pc}
 800e94e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e952:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e956:	e7f7      	b.n	800e948 <memmove+0x24>

0800e958 <_sbrk_r>:
 800e958:	b538      	push	{r3, r4, r5, lr}
 800e95a:	4d06      	ldr	r5, [pc, #24]	@ (800e974 <_sbrk_r+0x1c>)
 800e95c:	2300      	movs	r3, #0
 800e95e:	4604      	mov	r4, r0
 800e960:	4608      	mov	r0, r1
 800e962:	602b      	str	r3, [r5, #0]
 800e964:	f7f5 fc26 	bl	80041b4 <_sbrk>
 800e968:	1c43      	adds	r3, r0, #1
 800e96a:	d102      	bne.n	800e972 <_sbrk_r+0x1a>
 800e96c:	682b      	ldr	r3, [r5, #0]
 800e96e:	b103      	cbz	r3, 800e972 <_sbrk_r+0x1a>
 800e970:	6023      	str	r3, [r4, #0]
 800e972:	bd38      	pop	{r3, r4, r5, pc}
 800e974:	2001bf74 	.word	0x2001bf74

0800e978 <_realloc_r>:
 800e978:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e97c:	4680      	mov	r8, r0
 800e97e:	4615      	mov	r5, r2
 800e980:	460c      	mov	r4, r1
 800e982:	b921      	cbnz	r1, 800e98e <_realloc_r+0x16>
 800e984:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e988:	4611      	mov	r1, r2
 800e98a:	f7ff bc59 	b.w	800e240 <_malloc_r>
 800e98e:	b92a      	cbnz	r2, 800e99c <_realloc_r+0x24>
 800e990:	f7ff fbea 	bl	800e168 <_free_r>
 800e994:	2400      	movs	r4, #0
 800e996:	4620      	mov	r0, r4
 800e998:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e99c:	f000 f81a 	bl	800e9d4 <_malloc_usable_size_r>
 800e9a0:	4285      	cmp	r5, r0
 800e9a2:	4606      	mov	r6, r0
 800e9a4:	d802      	bhi.n	800e9ac <_realloc_r+0x34>
 800e9a6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800e9aa:	d8f4      	bhi.n	800e996 <_realloc_r+0x1e>
 800e9ac:	4629      	mov	r1, r5
 800e9ae:	4640      	mov	r0, r8
 800e9b0:	f7ff fc46 	bl	800e240 <_malloc_r>
 800e9b4:	4607      	mov	r7, r0
 800e9b6:	2800      	cmp	r0, #0
 800e9b8:	d0ec      	beq.n	800e994 <_realloc_r+0x1c>
 800e9ba:	42b5      	cmp	r5, r6
 800e9bc:	462a      	mov	r2, r5
 800e9be:	4621      	mov	r1, r4
 800e9c0:	bf28      	it	cs
 800e9c2:	4632      	movcs	r2, r6
 800e9c4:	f7ff fbc2 	bl	800e14c <memcpy>
 800e9c8:	4621      	mov	r1, r4
 800e9ca:	4640      	mov	r0, r8
 800e9cc:	f7ff fbcc 	bl	800e168 <_free_r>
 800e9d0:	463c      	mov	r4, r7
 800e9d2:	e7e0      	b.n	800e996 <_realloc_r+0x1e>

0800e9d4 <_malloc_usable_size_r>:
 800e9d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e9d8:	1f18      	subs	r0, r3, #4
 800e9da:	2b00      	cmp	r3, #0
 800e9dc:	bfbc      	itt	lt
 800e9de:	580b      	ldrlt	r3, [r1, r0]
 800e9e0:	18c0      	addlt	r0, r0, r3
 800e9e2:	4770      	bx	lr

0800e9e4 <sqrt>:
 800e9e4:	b538      	push	{r3, r4, r5, lr}
 800e9e6:	ed2d 8b02 	vpush	{d8}
 800e9ea:	ec55 4b10 	vmov	r4, r5, d0
 800e9ee:	f000 f825 	bl	800ea3c <__ieee754_sqrt>
 800e9f2:	4622      	mov	r2, r4
 800e9f4:	462b      	mov	r3, r5
 800e9f6:	4620      	mov	r0, r4
 800e9f8:	4629      	mov	r1, r5
 800e9fa:	eeb0 8a40 	vmov.f32	s16, s0
 800e9fe:	eef0 8a60 	vmov.f32	s17, s1
 800ea02:	f7f2 f8eb 	bl	8000bdc <__aeabi_dcmpun>
 800ea06:	b990      	cbnz	r0, 800ea2e <sqrt+0x4a>
 800ea08:	2200      	movs	r2, #0
 800ea0a:	2300      	movs	r3, #0
 800ea0c:	4620      	mov	r0, r4
 800ea0e:	4629      	mov	r1, r5
 800ea10:	f7f2 f8bc 	bl	8000b8c <__aeabi_dcmplt>
 800ea14:	b158      	cbz	r0, 800ea2e <sqrt+0x4a>
 800ea16:	f7ff fb6d 	bl	800e0f4 <__errno>
 800ea1a:	2321      	movs	r3, #33	@ 0x21
 800ea1c:	6003      	str	r3, [r0, #0]
 800ea1e:	2200      	movs	r2, #0
 800ea20:	2300      	movs	r3, #0
 800ea22:	4610      	mov	r0, r2
 800ea24:	4619      	mov	r1, r3
 800ea26:	f7f1 ff69 	bl	80008fc <__aeabi_ddiv>
 800ea2a:	ec41 0b18 	vmov	d8, r0, r1
 800ea2e:	eeb0 0a48 	vmov.f32	s0, s16
 800ea32:	eef0 0a68 	vmov.f32	s1, s17
 800ea36:	ecbd 8b02 	vpop	{d8}
 800ea3a:	bd38      	pop	{r3, r4, r5, pc}

0800ea3c <__ieee754_sqrt>:
 800ea3c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea40:	4a68      	ldr	r2, [pc, #416]	@ (800ebe4 <__ieee754_sqrt+0x1a8>)
 800ea42:	ec55 4b10 	vmov	r4, r5, d0
 800ea46:	43aa      	bics	r2, r5
 800ea48:	462b      	mov	r3, r5
 800ea4a:	4621      	mov	r1, r4
 800ea4c:	d110      	bne.n	800ea70 <__ieee754_sqrt+0x34>
 800ea4e:	4622      	mov	r2, r4
 800ea50:	4620      	mov	r0, r4
 800ea52:	4629      	mov	r1, r5
 800ea54:	f7f1 fe28 	bl	80006a8 <__aeabi_dmul>
 800ea58:	4602      	mov	r2, r0
 800ea5a:	460b      	mov	r3, r1
 800ea5c:	4620      	mov	r0, r4
 800ea5e:	4629      	mov	r1, r5
 800ea60:	f7f1 fc6c 	bl	800033c <__adddf3>
 800ea64:	4604      	mov	r4, r0
 800ea66:	460d      	mov	r5, r1
 800ea68:	ec45 4b10 	vmov	d0, r4, r5
 800ea6c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea70:	2d00      	cmp	r5, #0
 800ea72:	dc0e      	bgt.n	800ea92 <__ieee754_sqrt+0x56>
 800ea74:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800ea78:	4322      	orrs	r2, r4
 800ea7a:	d0f5      	beq.n	800ea68 <__ieee754_sqrt+0x2c>
 800ea7c:	b19d      	cbz	r5, 800eaa6 <__ieee754_sqrt+0x6a>
 800ea7e:	4622      	mov	r2, r4
 800ea80:	4620      	mov	r0, r4
 800ea82:	4629      	mov	r1, r5
 800ea84:	f7f1 fc58 	bl	8000338 <__aeabi_dsub>
 800ea88:	4602      	mov	r2, r0
 800ea8a:	460b      	mov	r3, r1
 800ea8c:	f7f1 ff36 	bl	80008fc <__aeabi_ddiv>
 800ea90:	e7e8      	b.n	800ea64 <__ieee754_sqrt+0x28>
 800ea92:	152a      	asrs	r2, r5, #20
 800ea94:	d115      	bne.n	800eac2 <__ieee754_sqrt+0x86>
 800ea96:	2000      	movs	r0, #0
 800ea98:	e009      	b.n	800eaae <__ieee754_sqrt+0x72>
 800ea9a:	0acb      	lsrs	r3, r1, #11
 800ea9c:	3a15      	subs	r2, #21
 800ea9e:	0549      	lsls	r1, r1, #21
 800eaa0:	2b00      	cmp	r3, #0
 800eaa2:	d0fa      	beq.n	800ea9a <__ieee754_sqrt+0x5e>
 800eaa4:	e7f7      	b.n	800ea96 <__ieee754_sqrt+0x5a>
 800eaa6:	462a      	mov	r2, r5
 800eaa8:	e7fa      	b.n	800eaa0 <__ieee754_sqrt+0x64>
 800eaaa:	005b      	lsls	r3, r3, #1
 800eaac:	3001      	adds	r0, #1
 800eaae:	02dc      	lsls	r4, r3, #11
 800eab0:	d5fb      	bpl.n	800eaaa <__ieee754_sqrt+0x6e>
 800eab2:	1e44      	subs	r4, r0, #1
 800eab4:	1b12      	subs	r2, r2, r4
 800eab6:	f1c0 0420 	rsb	r4, r0, #32
 800eaba:	fa21 f404 	lsr.w	r4, r1, r4
 800eabe:	4323      	orrs	r3, r4
 800eac0:	4081      	lsls	r1, r0
 800eac2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800eac6:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800eaca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800eace:	07d2      	lsls	r2, r2, #31
 800ead0:	bf5c      	itt	pl
 800ead2:	005b      	lslpl	r3, r3, #1
 800ead4:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800ead8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800eadc:	bf58      	it	pl
 800eade:	0049      	lslpl	r1, r1, #1
 800eae0:	2600      	movs	r6, #0
 800eae2:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800eae6:	106d      	asrs	r5, r5, #1
 800eae8:	0049      	lsls	r1, r1, #1
 800eaea:	2016      	movs	r0, #22
 800eaec:	4632      	mov	r2, r6
 800eaee:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800eaf2:	1917      	adds	r7, r2, r4
 800eaf4:	429f      	cmp	r7, r3
 800eaf6:	bfde      	ittt	le
 800eaf8:	193a      	addle	r2, r7, r4
 800eafa:	1bdb      	suble	r3, r3, r7
 800eafc:	1936      	addle	r6, r6, r4
 800eafe:	0fcf      	lsrs	r7, r1, #31
 800eb00:	3801      	subs	r0, #1
 800eb02:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800eb06:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800eb0a:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800eb0e:	d1f0      	bne.n	800eaf2 <__ieee754_sqrt+0xb6>
 800eb10:	4604      	mov	r4, r0
 800eb12:	2720      	movs	r7, #32
 800eb14:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800eb18:	429a      	cmp	r2, r3
 800eb1a:	eb00 0e0c 	add.w	lr, r0, ip
 800eb1e:	db02      	blt.n	800eb26 <__ieee754_sqrt+0xea>
 800eb20:	d113      	bne.n	800eb4a <__ieee754_sqrt+0x10e>
 800eb22:	458e      	cmp	lr, r1
 800eb24:	d811      	bhi.n	800eb4a <__ieee754_sqrt+0x10e>
 800eb26:	f1be 0f00 	cmp.w	lr, #0
 800eb2a:	eb0e 000c 	add.w	r0, lr, ip
 800eb2e:	da42      	bge.n	800ebb6 <__ieee754_sqrt+0x17a>
 800eb30:	2800      	cmp	r0, #0
 800eb32:	db40      	blt.n	800ebb6 <__ieee754_sqrt+0x17a>
 800eb34:	f102 0801 	add.w	r8, r2, #1
 800eb38:	1a9b      	subs	r3, r3, r2
 800eb3a:	458e      	cmp	lr, r1
 800eb3c:	bf88      	it	hi
 800eb3e:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 800eb42:	eba1 010e 	sub.w	r1, r1, lr
 800eb46:	4464      	add	r4, ip
 800eb48:	4642      	mov	r2, r8
 800eb4a:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800eb4e:	3f01      	subs	r7, #1
 800eb50:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800eb54:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800eb58:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800eb5c:	d1dc      	bne.n	800eb18 <__ieee754_sqrt+0xdc>
 800eb5e:	4319      	orrs	r1, r3
 800eb60:	d01b      	beq.n	800eb9a <__ieee754_sqrt+0x15e>
 800eb62:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800ebe8 <__ieee754_sqrt+0x1ac>
 800eb66:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800ebec <__ieee754_sqrt+0x1b0>
 800eb6a:	e9da 0100 	ldrd	r0, r1, [sl]
 800eb6e:	e9db 2300 	ldrd	r2, r3, [fp]
 800eb72:	f7f1 fbe1 	bl	8000338 <__aeabi_dsub>
 800eb76:	e9da 8900 	ldrd	r8, r9, [sl]
 800eb7a:	4602      	mov	r2, r0
 800eb7c:	460b      	mov	r3, r1
 800eb7e:	4640      	mov	r0, r8
 800eb80:	4649      	mov	r1, r9
 800eb82:	f7f2 f80d 	bl	8000ba0 <__aeabi_dcmple>
 800eb86:	b140      	cbz	r0, 800eb9a <__ieee754_sqrt+0x15e>
 800eb88:	f1b4 3fff 	cmp.w	r4, #4294967295	@ 0xffffffff
 800eb8c:	e9da 0100 	ldrd	r0, r1, [sl]
 800eb90:	e9db 2300 	ldrd	r2, r3, [fp]
 800eb94:	d111      	bne.n	800ebba <__ieee754_sqrt+0x17e>
 800eb96:	3601      	adds	r6, #1
 800eb98:	463c      	mov	r4, r7
 800eb9a:	1072      	asrs	r2, r6, #1
 800eb9c:	0863      	lsrs	r3, r4, #1
 800eb9e:	07f1      	lsls	r1, r6, #31
 800eba0:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800eba4:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800eba8:	bf48      	it	mi
 800ebaa:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800ebae:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800ebb2:	4618      	mov	r0, r3
 800ebb4:	e756      	b.n	800ea64 <__ieee754_sqrt+0x28>
 800ebb6:	4690      	mov	r8, r2
 800ebb8:	e7be      	b.n	800eb38 <__ieee754_sqrt+0xfc>
 800ebba:	f7f1 fbbf 	bl	800033c <__adddf3>
 800ebbe:	e9da 8900 	ldrd	r8, r9, [sl]
 800ebc2:	4602      	mov	r2, r0
 800ebc4:	460b      	mov	r3, r1
 800ebc6:	4640      	mov	r0, r8
 800ebc8:	4649      	mov	r1, r9
 800ebca:	f7f1 ffdf 	bl	8000b8c <__aeabi_dcmplt>
 800ebce:	b120      	cbz	r0, 800ebda <__ieee754_sqrt+0x19e>
 800ebd0:	1ca0      	adds	r0, r4, #2
 800ebd2:	bf08      	it	eq
 800ebd4:	3601      	addeq	r6, #1
 800ebd6:	3402      	adds	r4, #2
 800ebd8:	e7df      	b.n	800eb9a <__ieee754_sqrt+0x15e>
 800ebda:	1c63      	adds	r3, r4, #1
 800ebdc:	f023 0401 	bic.w	r4, r3, #1
 800ebe0:	e7db      	b.n	800eb9a <__ieee754_sqrt+0x15e>
 800ebe2:	bf00      	nop
 800ebe4:	7ff00000 	.word	0x7ff00000
 800ebe8:	20000110 	.word	0x20000110
 800ebec:	20000108 	.word	0x20000108

0800ebf0 <_init>:
 800ebf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ebf2:	bf00      	nop
 800ebf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ebf6:	bc08      	pop	{r3}
 800ebf8:	469e      	mov	lr, r3
 800ebfa:	4770      	bx	lr

0800ebfc <_fini>:
 800ebfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ebfe:	bf00      	nop
 800ec00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ec02:	bc08      	pop	{r3}
 800ec04:	469e      	mov	lr, r3
 800ec06:	4770      	bx	lr
