INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Crina/Documents/Smart_seif_verilog/Smart_seif_verilog.srcs/sources_1/new/safe_box_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module safe_box_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Crina/Documents/Smart_seif_verilog/Smart_seif_verilog.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
