// Seed: 2385304012
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  assign module_1.id_13 = 0;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_7;
  logic id_8;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd31
) (
    output supply1 id_0,
    input supply1 id_1,
    input wor id_2,
    input tri0 _id_3,
    input wor id_4,
    input wor id_5,
    output tri id_6,
    output tri1 id_7,
    input uwire id_8,
    input supply1 id_9,
    input tri0 id_10,
    output wor id_11,
    output wor id_12[id_3 : -1 'h0],
    output supply0 id_13,
    input supply0 id_14,
    input tri id_15,
    input tri0 id_16,
    input tri0 id_17,
    input wire id_18,
    output wand id_19,
    output wand id_20
);
  assign id_19 = -1'd0 + 1;
  wire id_22;
  ;
  wire  id_23;
  logic id_24 = "";
  module_0 modCall_1 (
      id_22,
      id_23,
      id_23,
      id_22,
      id_22,
      id_23
  );
endmodule
