#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Oct 14 09:29:45 2025
# Process ID: 1540
# Current directory: D:/vivado/ExtSign
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9804 D:\vivado\ExtSign\ExtSign.xpr
# Log file: D:/vivado/ExtSign/vivado.log
# Journal file: D:/vivado/ExtSign\vivado.jou
# Running On: LENOVO8305, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 4, Host memory: 17010 MB
#-----------------------------------------------------------
start_gui
open_project D:/vivado/ExtSign/ExtSign.xpr
file mkdir D:/vivado/ExtSign/ExtSign.srcs/sources_1/new
close [ open D:/vivado/ExtSign/ExtSign.srcs/sources_1/new/ExtSig.vhd w ]
add_files D:/vivado/ExtSign/ExtSign.srcs/sources_1/new/ExtSig.vhd
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
add_files -fileset constrs_1 -norecurse D:/vivado/ExtSign/Basys-3-Master.xdc
import_files -fileset constrs_1 D:/vivado/ExtSign/Basys-3-Master.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_project
create_project Mux2_1 D:/vivado/Mux2_1 -part xc7a35tcpg236-1
set_property target_language VHDL [current_project]
file mkdir D:/vivado/Mux2_1/Mux2_1.srcs/sources_1/new
close [ open D:/vivado/Mux2_1/Mux2_1.srcs/sources_1/new/Mux2_1.vhd w ]
add_files D:/vivado/Mux2_1/Mux2_1.srcs/sources_1/new/Mux2_1.vhd
update_compile_order -fileset sources_1
