// Seed: 3370442260
module module_0 (
    input supply1 id_0,
    output supply0 id_1
    , id_6,
    input supply0 id_2,
    input supply1 id_3,
    input wor id_4
);
  logic [7:0] id_7;
  wire id_8;
  assign id_7[1'b0==1] = id_6;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input wor id_2,
    input supply0 id_3,
    input tri id_4,
    output supply1 id_5
);
  tri0 id_7 = 1'b0;
  tri1 id_8;
  module_0(
      id_2, id_5, id_4, id_1, id_3
  );
  assign id_8 = id_2;
endmodule
