#Build: Synplify Pro J-2015.03M-3, Build 048R, May 14 2015
#install: C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3
#OS: Windows 8 6.2
#Hostname: SCOTT-PC

#Implementation: synthesis

Synopsys HDL Compiler, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys Verilog Compiler, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\umr_capim.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_pipes.svh"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\smartgen\CLK_1MHZ\CLK_1MHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_100KHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_10HZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_1KHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_address_traversal.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_buffer.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\reset_pulse.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\test_harness_geiger_stack.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\timestamp.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\write_address_traversal.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\sram_test\sram_test.v"
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module sram_test
@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v":2810:7:2810:9|Synthesizing module PLL

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v":260:7:260:12|Synthesizing module PLLINT

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v":1229:7:1229:9|Synthesizing module GND

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v":2051:7:2051:9|Synthesizing module VCC

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\smartgen\CLK_1MHZ\CLK_1MHZ.v":5:7:5:14|Synthesizing module CLK_1MHZ

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_1KHZ.v":13:7:13:25|Synthesizing module clock_div_1MHZ_1KHZ

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_10HZ.v":13:7:13:25|Synthesizing module clock_div_1MHZ_10HZ

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_100KHZ.v":13:7:13:27|Synthesizing module clock_div_1MHZ_100KHZ

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":13:7:13:24|Synthesizing module geig_data_handling

@W: CL265 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":47:0:47:5|Pruning bit 1 of shift_reg[1:0] -- not in use ...

@W: CL113 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Feedback mux created for signal ID_GEIG[7:0].
@W: CL250 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|All reachable assignments to ID_GEIG[7] assign 0, register removed by optimization
@W: CL251 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|All reachable assignments to ID_GEIG[6] assign 1, register removed by optimization
@W: CL250 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|All reachable assignments to ID_GEIG[5:3] assign 0, register removed by optimization
@W: CL251 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|All reachable assignments to ID_GEIG[2:0] assign 1, register removed by optimization
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[3] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[4] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[5] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[7] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[48] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[50] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[52] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[54] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[56] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[58] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[60] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[62] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[64] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[66] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[68] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[70] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[72] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[74] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[76] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[78] to a constant 0
@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 78 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 76 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 74 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 72 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 70 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 68 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 66 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 64 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 62 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 60 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 58 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 56 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 54 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 52 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 50 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 48 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 7 of G_DATA_STACK[79:0] 

@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bits 5 to 3 of G_DATA_STACK[79:0] 

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v":22:7:22:23|Synthesizing module memory_controller

@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v":87:0:87:5|Optimizing register bit num_cycles[1] to a constant 0
@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v":87:0:87:5|Pruning register bit 1 of num_cycles[2:0] 

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_address_traversal.v":27:7:27:28|Synthesizing module read_address_traversal

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_buffer.v":21:7:21:17|Synthesizing module read_buffer

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\reset_pulse.v":21:7:21:17|Synthesizing module reset_pulse

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":21:7:21:20|Synthesizing module sram_interface

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":21:7:21:19|Synthesizing module sram_test_sim

@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|All reachable assignments to bit 1 of mag_data[79:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|All reachable assignments to bit 4 of mag_data[79:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|All reachable assignments to bit 5 of mag_data[79:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|All reachable assignments to bit 7 of mag_data[79:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|All reachable assignments to bit 32 of mag_data[79:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|All reachable assignments to bit 34 of mag_data[79:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|All reachable assignments to bit 35 of mag_data[79:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|All reachable assignments to bit 36 of mag_data[79:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|All reachable assignments to bit 38 of mag_data[79:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|All reachable assignments to bit 40 of mag_data[79:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|All reachable assignments to bit 42 of mag_data[79:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|All reachable assignments to bit 44 of mag_data[79:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|All reachable assignments to bit 46 of mag_data[79:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|All reachable assignments to bit 48 of mag_data[79:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|All reachable assignments to bit 50 of mag_data[79:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|All reachable assignments to bit 52 of mag_data[79:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|All reachable assignments to bit 54 of mag_data[79:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|All reachable assignments to bit 56 of mag_data[79:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|All reachable assignments to bit 58 of mag_data[79:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|All reachable assignments to bit 60 of mag_data[79:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|All reachable assignments to bit 62 of mag_data[79:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|All reachable assignments to bit 64 of mag_data[79:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|All reachable assignments to bit 66 of mag_data[79:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|All reachable assignments to bit 68 of mag_data[79:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|All reachable assignments to bit 70 of mag_data[79:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|All reachable assignments to bit 72 of mag_data[79:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|All reachable assignments to bit 74 of mag_data[79:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|All reachable assignments to bit 76 of mag_data[79:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|All reachable assignments to bit 78 of mag_data[79:0] assign 0, register removed by optimization.
@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|Pruning register bits 79 to 57 of mag_data[79:29] 

@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|Pruning register bits 32 to 30 of mag_data[79:29] 

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\test_harness_geiger_stack.v":16:7:16:31|Synthesizing module test_harness_geiger_stack

@W: CL169 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\test_harness_geiger_stack.v":41:0:41:5|Pruning register counter[2:0] 

@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\test_harness_geiger_stack.v":41:0:41:5|Feedback mux created for signal data_prev[79:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\test_harness_geiger_stack.v":41:0:41:5|Feedback mux created for signal data_buffer[79:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\timestamp.v":13:7:13:15|Synthesizing module timestamp

@W: CS142 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\timestamp.v":13:33:13:41|Range of port TIMESTAMP in port declaration and body are different.
@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\write_address_traversal.v":22:7:22:29|Synthesizing module write_address_traversal

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\sram_test\sram_test.v":9:7:9:15|Synthesizing module sram_test

@W: CL168 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\sram_test\sram_test.v":500:26:500:52|Pruning instance test_harness_geiger_stack_0 -- not in use ...

@W: CL168 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\sram_test\sram_test.v":329:20:329:40|Pruning instance clock_div_1MHZ_1KHZ_0 -- not in use ...

@W: CL138 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|Removing register 'next_byte' because it is only assigned 0 or its original value.
@W: CL169 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v":51:0:51:5|Pruning register next_count[4:0] 

@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":142:0:142:5|Optimizing register bit read_counter[2] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":142:0:142:5|Optimizing register bit read_counter[3] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":142:0:142:5|Optimizing register bit write_counter[1] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":142:0:142:5|Optimizing register bit write_counter[2] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":142:0:142:5|Optimizing register bit write_counter[3] to a constant 0
@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":142:0:142:5|Pruning register bits 3 to 1 of write_counter[3:0] 

@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":142:0:142:5|Pruning register bits 3 to 2 of read_counter[3:0] 

@N: CL201 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_buffer.v":66:0:66:5|Trying to extract state machine for register init_stage
Extracted state machine for register init_stage
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bits 2 to 1 of G_DATA_STACK[2:0] 


At c_ver Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 83MB peak: 169MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri Mar 11 11:09:41 2016

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Mar 11 11:09:44 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:02s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:06s realtime, 0h:00m:02s cputime
# Fri Mar 11 11:09:44 2016

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Mar 11 11:09:45 2016

###########################################################]
Pre-mapping Report

Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\sram_test_scck.rpt 
Printing clock  summary report in "C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\sram_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 112MB)



@S |Clock Summary
*****************

Start                                            Requested     Requested     Clock        Clock              
Clock                                            Frequency     Period        Type         Group              
-------------------------------------------------------------------------------------------------------------
CLK_1MHZ|GLA_inferred_clock                      100.0 MHz     10.000        inferred     Inferred_clkgroup_5
clock_div_1MHZ_10HZ|clk_out_inferred_clock       100.0 MHz     10.000        inferred     Inferred_clkgroup_1
clock_div_1MHZ_100KHZ|clk_out_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_3
memory_controller|next_read_inferred_clock       100.0 MHz     10.000        inferred     Inferred_clkgroup_2
memory_controller|next_write_inferred_clock      100.0 MHz     10.000        inferred     Inferred_clkgroup_0
reset_pulse|CLK_OUT_48MHZ_inferred_clock         100.0 MHz     10.000        inferred     Inferred_clkgroup_4
=============================================================================================================

@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\write_address_traversal.v":36:0:36:5|Found inferred clock memory_controller|next_write_inferred_clock which controls 19 sequential elements including write_address_traversal_0.address[17:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock which controls 118 sequential elements including geig_data_handling_0.min_counter[9:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_address_traversal.v":41:0:41:5|Found inferred clock memory_controller|next_read_inferred_clock which controls 19 sequential elements including read_address_traversal_0.address[17:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":47:0:47:5|Found inferred clock clock_div_1MHZ_100KHZ|clk_out_inferred_clock which controls 17 sequential elements including geig_data_handling_0.geig_counts[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock which controls 563 sequential elements including memory_controller_0.write_count[2:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_10hz.v":22:0:22:5|Found inferred clock CLK_1MHZ|GLA_inferred_clock which controls 36 sequential elements including clock_div_1MHZ_10HZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\sram_test.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 112MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Mar 11 11:09:48 2016

###########################################################]
Map & Optimize Report

Synopsys Microsemi Technology Mapper, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)


Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[79],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[77]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[77],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[75]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[75],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[73]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[73],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[71]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[71],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[69]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[69],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[67]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[67],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[65]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[65],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[63]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[63],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[61]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[61],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[59]
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Removing sequential instance num_cycles[2] of view:PrimLib.dffre(prim) in hierarchy view:work.memory_controller(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Boundary register num_cycles[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 112MB)

@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_10hz.v":31:19:31:28|Found 17-bit incrementor, 'un5_counter[16:0]'
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_100khz.v":30:19:30:28|Found 17-bit incrementor, 'un5_counter[16:0]'
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":47:0:47:5|Found counter in view:work.geig_data_handling(verilog) inst geig_counts[15:0]
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":33:20:33:33|Found 10-bit incrementor, 'un2_min_counter[9:0]'
@N: MF179 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":176:8:176:30|Found 3 bit by 3 bit '<' comparator, 'cmd_out12'
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[3] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[4] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[5] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[7] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[48] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[50] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[52] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[54] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[56] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[58] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[60] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[62] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[64] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[66] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[68] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[70] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[72] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[74] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[76] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[78] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[1] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[4] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[5] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[7] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[32] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[34] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[35] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[36] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[38] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[40] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[42] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[44] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[46] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[48] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[50] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[52] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[54] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[56] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[58] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[60] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[62] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[64] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[66] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[68] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[70] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[72] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[74] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[76] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[78] reduced to a combinational gate by constant propagation
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[78] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[76] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[74] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[72] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[70] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[68] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[66] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[64] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[62] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[60] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[58] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[56] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[54] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[52] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[50] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[48] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[46] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[44] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[42] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[40] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[38] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[36] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[35] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[34] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[32] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[7] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[5] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[4] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[1] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[78] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[76] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[74] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[72] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[70] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[68] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[66] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[64] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[62] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[60] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[58] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[56] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[54] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[52] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[50] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[48] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[7] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[5] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[4] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[3] is always 0, optimizing ...
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_address_traversal.v":41:0:41:5|Found counter in view:work.read_address_traversal(verilog) inst address[17:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Found counter in view:work.read_buffer(verilog) inst init_wait[8:0]
Encoding state machine init_stage[2:0] (view:work.read_buffer(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.byte_out[0] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.byte_out[1] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.byte_out[2] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.byte_out[3] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.byte_out[4] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.byte_out[5] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.byte_out[6] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.byte_out[7] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.position[0] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.position[1] reduced to a combinational gate by constant propagation
@N: BN115 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":50:21:50:31|Removing instance un1_position_2 of view:VhdlGenLib.ADD__const_cin_w2_0(fbk) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[8] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[9] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[10] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[11] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[12] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[13] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[14] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[15] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[0] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[1] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[2] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[3] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[4] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[5] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[6] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[7] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[15] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[14] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[13] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[12] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[11] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[10] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[9] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[8] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[7] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[6] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[5] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[4] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[3] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[2] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[1] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[0] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\timestamp.v":19:0:19:5|Found counter in view:work.timestamp(verilog) inst TIMESTAMP[23:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\write_address_traversal.v":36:0:36:5|Found counter in view:work.write_address_traversal(verilog) inst address[17:0]

Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 131MB peak: 131MB)

@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":142:0:142:5|Removing sequential instance sram_interface_0.dread[0] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":142:0:142:5|Removing sequential instance sram_interface_0.dread[1] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":142:0:142:5|Removing sequential instance sram_interface_0.dread[2] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":142:0:142:5|Removing sequential instance sram_interface_0.dread[3] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":142:0:142:5|Removing sequential instance sram_interface_0.dread[4] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":142:0:142:5|Removing sequential instance sram_interface_0.dread[5] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":142:0:142:5|Removing sequential instance sram_interface_0.dread[6] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":142:0:142:5|Removing sequential instance sram_interface_0.dread[7] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":142:0:142:5|Removing sequential instance sram_interface_0.dread[8] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":142:0:142:5|Removing sequential instance sram_interface_0.dread[9] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":142:0:142:5|Removing sequential instance sram_interface_0.dread[10] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":142:0:142:5|Removing sequential instance sram_interface_0.dread[11] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":142:0:142:5|Removing sequential instance sram_interface_0.dread[12] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":142:0:142:5|Removing sequential instance sram_interface_0.dread[13] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":142:0:142:5|Removing sequential instance sram_interface_0.dread[14] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":142:0:142:5|Removing sequential instance sram_interface_0.dread[15] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 121MB peak: 131MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 120MB peak: 131MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 121MB peak: 131MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:06s; Memory used current: 125MB peak: 131MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:06s; Memory used current: 124MB peak: 131MB)


Finished preparing to map (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:06s; Memory used current: 125MB peak: 131MB)


Finished technology mapping (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:06s; Memory used current: 130MB peak: 132MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                         Fanout, notes                   
-----------------------------------------------------------------------------------
reset_pulse_0.RESET / Y                            561 : 560 asynchronous set/reset
geig_data_handling_0.G_DATA_STACK_1[0] / Q         43                              
sram_test_sim_0.mag_data[29] / Q                   56                              
memory_controller_0.write_count_0_sqmuxa_1 / Y     84                              
memory_controller_0.m103 / Y                       78                              
memory_controller_0.m4_0 / Y                       53                              
memory_controller_0.m100 / Y                       80                              
memory_controller_0.un1_GEIG_DATA_NE / Y           121                             
memory_controller_0.un1_MAG_DATA_NE / Y            110                             
geig_data_handling_0.m8 / Y                        41                              
===================================================================================

@N: FP130 |Promoting Net reset_pulse_0_CLK_OUT_48MHZ on CLKINT  reset_pulse_0.CLK_OUT_48MHZ_inferred_clock 
@N: FP130 |Promoting Net clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT on CLKINT  clock_div_1MHZ_10HZ_0.clk_out_inferred_clock 
@N: FP130 |Promoting Net memory_controller_0_NEXT_WRITE on CLKINT  memory_controller_0.next_write_inferred_clock 
@N: FP130 |Promoting Net memory_controller_0_NEXT_READ on CLKINT  memory_controller_0.next_read_inferred_clock 
@N: FP130 |Promoting Net clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT on CLKINT  clock_div_1MHZ_100KHZ_0.clk_out_inferred_clock 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:06s; Memory used current: 130MB peak: 132MB)

Replicating Combinational Instance geig_data_handling_0.m8, fanout 41 segments 2
Replicating Combinational Instance memory_controller_0.un1_MAG_DATA_NE, fanout 110 segments 5
Replicating Combinational Instance memory_controller_0.un1_GEIG_DATA_NE, fanout 121 segments 6
Replicating Combinational Instance memory_controller_0.m100, fanout 80 segments 4
Replicating Combinational Instance memory_controller_0.m4_0, fanout 53 segments 3
Replicating Combinational Instance memory_controller_0.m103, fanout 78 segments 4
Replicating Combinational Instance memory_controller_0.write_count_0_sqmuxa_1, fanout 84 segments 4
Replicating Sequential Instance sram_test_sim_0.mag_data[29], fanout 56 segments 3
Replicating Sequential Instance geig_data_handling_0.G_DATA_STACK_1[0], fanout 43 segments 2
Replicating Combinational Instance reset_pulse_0.RESET, fanout 564 segments 24
Buffering RESET_IN_L8_c, fanout 25 segments 2
Buffering CLK_48MHZ_c, fanout 25 segments 2

Added 2 Buffers
Added 47 Cells via replication
	Added 3 Sequential Cells via replication
	Added 44 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:06s; Memory used current: 130MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
6 gated/generated clock tree(s) driving 563 clock pin(s) of sequential element(s)
0 instances converted, 563 sequential instances remain driven by gated/generated clocks

==================================================================================================================== Gated/Generated Clocks ====================================================================================================================
Clock Tree ID     Driving Element                     Drive Element Type     Fanout     Sample Instance                           Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       clock_div_1MHZ_10HZ_0.clk_out       DFN1P0                 104        timestamp_0.TIMESTAMP[23]                 No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0002       CLK_1MHZ_0.Core                     PLL                    36         clock_div_1MHZ_100KHZ_0.counter[16]       Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       memory_controller_0.next_read       DFN1E1C0               19         read_address_traversal_0.chip_select      No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0004       memory_controller_0.next_write      DFN1E1C0               19         write_address_traversal_0.chip_select     No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0005       clock_div_1MHZ_100KHZ_0.clk_out     DFN1P0                 17         geig_data_handling_0.geig_counts[15]      No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0006       reset_pulse_0.CLK_OUT_48MHZ         NOR2B                  368        sram_interface_0.read_counter[1]          No clocks found on inputs                                                                                                     
================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:07s; Memory used current: 127MB peak: 132MB)

Writing Analyst data base C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\synwork\sram_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:07s; Memory used current: 128MB peak: 132MB)

Writing EDIF Netlist and constraint files
J-2015.03M-3

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:07s; Memory used current: 129MB peak: 132MB)


Start final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:07s; Memory used current: 129MB peak: 132MB)

@W: MT420 |Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:reset_pulse_0.CLK_OUT_48MHZ"

@W: MT420 |Found inferred clock memory_controller|next_read_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:memory_controller_0.next_read"

@W: MT420 |Found inferred clock memory_controller|next_write_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:memory_controller_0.next_write"

@W: MT420 |Found inferred clock clock_div_1MHZ_100KHZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_100KHZ_0.clk_out"

@W: MT420 |Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_10HZ_0.clk_out"

@W: MT420 |Found inferred clock CLK_1MHZ|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CLK_1MHZ_0.GLA"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri Mar 11 11:09:58 2016
#


Top view:               sram_test
Library name:           pa3l
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.14, P = 1.26, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        pa3l
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -8.735

                                                 Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                   Frequency     Frequency     Period        Period        Slack      Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------------
CLK_1MHZ|GLA_inferred_clock                      100.0 MHz     128.8 MHz     10.000        7.763         2.237      inferred     Inferred_clkgroup_5
clock_div_1MHZ_10HZ|clk_out_inferred_clock       100.0 MHz     84.8 MHz      10.000        11.787        -1.787     inferred     Inferred_clkgroup_1
clock_div_1MHZ_100KHZ|clk_out_inferred_clock     100.0 MHz     85.5 MHz      10.000        11.696        -1.696     inferred     Inferred_clkgroup_3
memory_controller|next_read_inferred_clock       100.0 MHz     94.5 MHz      10.000        10.580        -0.580     inferred     Inferred_clkgroup_2
memory_controller|next_write_inferred_clock      100.0 MHz     106.8 MHz     10.000        9.362         0.638      inferred     Inferred_clkgroup_0
reset_pulse|CLK_OUT_48MHZ_inferred_clock         100.0 MHz     52.8 MHz      10.000        18.938        -8.735     inferred     Inferred_clkgroup_4
====================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                      Ending                                        |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
memory_controller|next_write_inferred_clock   memory_controller|next_write_inferred_clock   |  10.000      0.638   |  No paths    -      |  No paths    -       |  No paths    -     
memory_controller|next_write_inferred_clock   reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    clock_div_1MHZ_10HZ|clk_out_inferred_clock    |  10.000      -1.787  |  No paths    -      |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    clock_div_1MHZ_100KHZ|clk_out_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
memory_controller|next_read_inferred_clock    memory_controller|next_read_inferred_clock    |  10.000      -0.580  |  No paths    -      |  No paths    -       |  No paths    -     
memory_controller|next_read_inferred_clock    reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
clock_div_1MHZ_100KHZ|clk_out_inferred_clock  clock_div_1MHZ_10HZ|clk_out_inferred_clock    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
clock_div_1MHZ_100KHZ|clk_out_inferred_clock  clock_div_1MHZ_100KHZ|clk_out_inferred_clock  |  10.000      -1.696  |  No paths    -      |  No paths    -       |  No paths    -     
reset_pulse|CLK_OUT_48MHZ_inferred_clock      reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  10.000      -8.735  |  10.000      0.857  |  5.000       -3.618  |  5.000       -4.469
CLK_1MHZ|GLA_inferred_clock                   CLK_1MHZ|GLA_inferred_clock                   |  10.000      2.237   |  No paths    -      |  No paths    -       |  No paths    -     
=====================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK_1MHZ|GLA_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                          Arrival          
Instance                               Reference                       Type       Pin     Net            Time        Slack
                                       Clock                                                                              
--------------------------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[1]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[1]     0.797       2.237
clock_div_1MHZ_10HZ_0.counter[2]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[2]     0.797       2.269
clock_div_1MHZ_10HZ_0.counter[4]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[4]     0.797       2.331
clock_div_1MHZ_10HZ_0.counter[5]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[5]     0.797       2.363
clock_div_1MHZ_10HZ_0.counter[0]       CLK_1MHZ|GLA_inferred_clock     DFN1P0     Q       counter[0]     0.628       2.363
clock_div_1MHZ_10HZ_0.counter[3]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[3]     0.797       2.381
clock_div_1MHZ_100KHZ_0.counter[1]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[1]     0.797       2.724
clock_div_1MHZ_100KHZ_0.counter[2]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[2]     0.797       2.756
clock_div_1MHZ_100KHZ_0.counter[0]     CLK_1MHZ|GLA_inferred_clock     DFN1P0     Q       counter[0]     0.797       2.773
clock_div_1MHZ_100KHZ_0.counter[3]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[3]     0.797       2.775
==========================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                             Required          
Instance                                Reference                       Type       Pin     Net               Time         Slack
                                        Clock                                                                                  
-------------------------------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[14]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       counter_3[14]     9.417        2.237
clock_div_1MHZ_10HZ_0.counter[15]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       counter_3[15]     9.417        2.237
clock_div_1MHZ_10HZ_0.clk_out           CLK_1MHZ|GLA_inferred_clock     DFN1P0     D       clk_out_RNO       9.417        2.640
clock_div_1MHZ_10HZ_0.counter[12]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       I_35              9.417        2.724
clock_div_1MHZ_100KHZ_0.counter[12]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       I_35_0            9.417        2.724
clock_div_1MHZ_100KHZ_0.clk_out         CLK_1MHZ|GLA_inferred_clock     DFN1P0     D       clk_out_RNO_0     9.417        2.775
clock_div_1MHZ_10HZ_0.counter[9]        CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       counter_3[9]      9.417        2.812
clock_div_1MHZ_100KHZ_0.counter[11]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       I_32_0            9.417        2.901
clock_div_1MHZ_10HZ_0.counter[11]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       I_32              9.417        2.901
clock_div_1MHZ_10HZ_0.counter[13]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       I_37              9.417        2.901
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      7.180
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.237

    Number of logic level(s):                5
    Starting point:                          clock_div_1MHZ_10HZ_0.counter[1] / Q
    Ending point:                            clock_div_1MHZ_10HZ_0.counter[14] / D
    The start point is clocked by            CLK_1MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_1MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[1]           DFN1C0     Q        Out     0.797     0.797       -         
counter[1]                                 Net        -        -       0.927     -           5         
clock_div_1MHZ_10HZ_0.un5_counter.I_10     AND3       B        In      -         1.724       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_10     AND3       Y        Out     0.656     2.380       -         
DWACT_FINC_E[0]                            Net        -        -       1.106     -           7         
clock_div_1MHZ_10HZ_0.un5_counter.I_30     AND3       A        In      -         3.487       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_30     AND3       Y        Out     0.502     3.989       -         
DWACT_FINC_E[6]                            Net        -        -       1.032     -           6         
clock_div_1MHZ_10HZ_0.un5_counter.I_39     AND3       A        In      -         5.021       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_39     AND3       Y        Out     0.502     5.522       -         
N_4                                        Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.un5_counter.I_40     XOR2       A        In      -         5.755       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_40     XOR2       Y        Out     0.528     6.284       -         
I_40                                       Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.counter_RNO[14]      AOI1B      C        In      -         6.517       -         
clock_div_1MHZ_10HZ_0.counter_RNO[14]      AOI1B      Y        Out     0.430     6.947       -         
counter_3[14]                              Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.counter[14]          DFN1C0     D        In      -         7.180       -         
=======================================================================================================
Total path delay (propagation time + setup) of 7.763 is 3.998(51.5%) logic and 3.765(48.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_div_1MHZ_10HZ|clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                                                        Arrival           
Instance                      Reference                                      Type       Pin     Net                           Time        Slack 
                              Clock                                                                                                             
------------------------------------------------------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[1]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[1]      0.797       -1.787
timestamp_0.TIMESTAMP[2]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[2]      0.797       -1.755
timestamp_0.TIMESTAMP[0]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[0]      0.797       -1.737
timestamp_0.TIMESTAMP[8]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[8]      0.797       -0.833
timestamp_0.TIMESTAMP[7]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[7]      0.797       -0.815
timestamp_0.TIMESTAMP[12]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[12]     0.797       -0.694
timestamp_0.TIMESTAMP[9]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[9]      0.797       -0.606
timestamp_0.TIMESTAMP[13]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[13]     0.797       -0.587
timestamp_0.TIMESTAMP[4]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[4]      0.797       -0.514
timestamp_0.TIMESTAMP[3]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[3]      0.797       -0.392
================================================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                            Required           
Instance                      Reference                                      Type       Pin     Net               Time         Slack 
                              Clock                                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[21]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n21     9.417        -1.787
timestamp_0.TIMESTAMP[20]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n20     9.417        -1.418
timestamp_0.TIMESTAMP[19]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n19     9.417        -0.897
timestamp_0.TIMESTAMP[13]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n13     9.417        -0.597
timestamp_0.TIMESTAMP[18]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n18     9.417        -0.546
timestamp_0.TIMESTAMP[17]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n17     9.417        -0.177
timestamp_0.TIMESTAMP[12]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n12     9.417        -0.076
timestamp_0.TIMESTAMP[16]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n16     9.417        0.343 
timestamp_0.TIMESTAMP[11]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n11     9.417        0.760 
timestamp_0.TIMESTAMP[10]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n10     9.417        1.175 
=====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.204
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.787

    Number of logic level(s):                8
    Starting point:                          timestamp_0.TIMESTAMP[1] / Q
    Ending point:                            timestamp_0.TIMESTAMP[21] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[1]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[1]               Net        -        -       0.927     -           5         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      B        In      -         1.724       -         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      Y        Out     0.656     2.380       -         
TIMESTAMP_c2                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      B        In      -         2.965       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      Y        Out     0.656     3.621       -         
TIMESTAMP_c4                           Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      C        In      -         4.479       -         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      Y        Out     0.694     5.173       -         
TIMESTAMP_c13                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      A        In      -         5.757       -         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      Y        Out     0.556     6.314       -         
TIMESTAMP_c14                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      A        In      -         6.898       -         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      Y        Out     0.556     7.455       -         
TIMESTAMP_c15                          Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNI14H24[16]     NOR3C      B        In      -         8.313       -         
timestamp_0.TIMESTAMP_RNI14H24[16]     NOR3C      Y        Out     0.656     8.969       -         
TIMESTAMP_c18                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNO_0[21]        NOR3C      B        In      -         9.553       -         
timestamp_0.TIMESTAMP_RNO_0[21]        NOR3C      Y        Out     0.656     10.209      -         
TIMESTAMP_c20                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP_RNO[21]          XOR2       A        In      -         10.443      -         
timestamp_0.TIMESTAMP_RNO[21]          XOR2       Y        Out     0.528     10.971      -         
TIMESTAMP_n21                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[21]              DFN1C0     D        In      -         11.204      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.787 is 6.338(53.8%) logic and 5.448(46.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.172
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.755

    Number of logic level(s):                8
    Starting point:                          timestamp_0.TIMESTAMP[2] / Q
    Ending point:                            timestamp_0.TIMESTAMP[21] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[2]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[2]               Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      C        In      -         1.655       -         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      Y        Out     0.694     2.349       -         
TIMESTAMP_c2                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      B        In      -         2.933       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      Y        Out     0.656     3.589       -         
TIMESTAMP_c4                           Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      C        In      -         4.447       -         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      Y        Out     0.694     5.141       -         
TIMESTAMP_c13                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      A        In      -         5.726       -         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      Y        Out     0.556     6.282       -         
TIMESTAMP_c14                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      A        In      -         6.867       -         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      Y        Out     0.556     7.423       -         
TIMESTAMP_c15                          Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNI14H24[16]     NOR3C      B        In      -         8.281       -         
timestamp_0.TIMESTAMP_RNI14H24[16]     NOR3C      Y        Out     0.656     8.937       -         
TIMESTAMP_c18                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNO_0[21]        NOR3C      B        In      -         9.522       -         
timestamp_0.TIMESTAMP_RNO_0[21]        NOR3C      Y        Out     0.656     10.178      -         
TIMESTAMP_c20                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP_RNO[21]          XOR2       A        In      -         10.411      -         
timestamp_0.TIMESTAMP_RNO[21]          XOR2       Y        Out     0.528     10.939      -         
TIMESTAMP_n21                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[21]              DFN1C0     D        In      -         11.172      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.755 is 6.376(54.2%) logic and 5.379(45.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.154
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.737

    Number of logic level(s):                8
    Starting point:                          timestamp_0.TIMESTAMP[0] / Q
    Ending point:                            timestamp_0.TIMESTAMP[21] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[0]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[0]               Net        -        -       1.032     -           6         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      A        In      -         1.829       -         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      Y        Out     0.502     2.331       -         
TIMESTAMP_c2                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      B        In      -         2.915       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      Y        Out     0.656     3.571       -         
TIMESTAMP_c4                           Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      C        In      -         4.430       -         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      Y        Out     0.694     5.123       -         
TIMESTAMP_c13                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      A        In      -         5.708       -         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      Y        Out     0.556     6.264       -         
TIMESTAMP_c14                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      A        In      -         6.849       -         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      Y        Out     0.556     7.405       -         
TIMESTAMP_c15                          Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNI14H24[16]     NOR3C      B        In      -         8.263       -         
timestamp_0.TIMESTAMP_RNI14H24[16]     NOR3C      Y        Out     0.656     8.919       -         
TIMESTAMP_c18                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNO_0[21]        NOR3C      B        In      -         9.504       -         
timestamp_0.TIMESTAMP_RNO_0[21]        NOR3C      Y        Out     0.656     10.160      -         
TIMESTAMP_c20                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP_RNO[21]          XOR2       A        In      -         10.393      -         
timestamp_0.TIMESTAMP_RNO[21]          XOR2       Y        Out     0.528     10.921      -         
TIMESTAMP_n21                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[21]              DFN1C0     D        In      -         11.154      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.737 is 6.184(52.7%) logic and 5.553(47.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.835
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.418

    Number of logic level(s):                7
    Starting point:                          timestamp_0.TIMESTAMP[1] / Q
    Ending point:                            timestamp_0.TIMESTAMP[20] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[1]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[1]               Net        -        -       0.927     -           5         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      B        In      -         1.724       -         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      Y        Out     0.656     2.380       -         
TIMESTAMP_c2                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      B        In      -         2.965       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      Y        Out     0.656     3.621       -         
TIMESTAMP_c4                           Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      C        In      -         4.479       -         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      Y        Out     0.694     5.173       -         
TIMESTAMP_c13                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      A        In      -         5.757       -         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      Y        Out     0.556     6.314       -         
TIMESTAMP_c14                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      A        In      -         6.898       -         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      Y        Out     0.556     7.455       -         
TIMESTAMP_c15                          Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNI14H24[16]     NOR3C      B        In      -         8.313       -         
timestamp_0.TIMESTAMP_RNI14H24[16]     NOR3C      Y        Out     0.656     8.969       -         
TIMESTAMP_c18                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNO[20]          AX1C       B        In      -         9.553       -         
timestamp_0.TIMESTAMP_RNO[20]          AX1C       Y        Out     1.049     10.602      -         
TIMESTAMP_n20                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[20]              DFN1C0     D        In      -         10.835      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.418 is 6.203(54.3%) logic and 5.215(45.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.804
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.386

    Number of logic level(s):                7
    Starting point:                          timestamp_0.TIMESTAMP[2] / Q
    Ending point:                            timestamp_0.TIMESTAMP[20] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[2]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[2]               Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      C        In      -         1.655       -         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      Y        Out     0.694     2.349       -         
TIMESTAMP_c2                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      B        In      -         2.933       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      Y        Out     0.656     3.589       -         
TIMESTAMP_c4                           Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      C        In      -         4.447       -         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      Y        Out     0.694     5.141       -         
TIMESTAMP_c13                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      A        In      -         5.726       -         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      Y        Out     0.556     6.282       -         
TIMESTAMP_c14                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      A        In      -         6.867       -         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      Y        Out     0.556     7.423       -         
TIMESTAMP_c15                          Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNI14H24[16]     NOR3C      B        In      -         8.281       -         
timestamp_0.TIMESTAMP_RNI14H24[16]     NOR3C      Y        Out     0.656     8.937       -         
TIMESTAMP_c18                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNO[20]          AX1C       B        In      -         9.522       -         
timestamp_0.TIMESTAMP_RNO[20]          AX1C       Y        Out     1.049     10.571      -         
TIMESTAMP_n20                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[20]              DFN1C0     D        In      -         10.804      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.386 is 6.241(54.8%) logic and 5.146(45.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_div_1MHZ_100KHZ|clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                                                                 Arrival           
Instance                                Reference                                        Type         Pin     Net                Time        Slack 
                                        Clock                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[2]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[2]     0.797       -1.696
geig_data_handling_0.geig_counts[3]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[3]     0.797       -1.545
geig_data_handling_0.geig_counts[0]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[0]     0.797       -1.153
geig_data_handling_0.geig_counts[1]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[1]     0.797       -0.757
geig_data_handling_0.geig_counts[5]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[5]     0.797       -0.546
geig_data_handling_0.geig_counts[4]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[4]     0.797       -0.464
geig_data_handling_0.geig_counts[6]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[6]     0.797       -0.150
geig_data_handling_0.geig_counts[7]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[7]     0.797       1.490 
geig_data_handling_0.geig_counts[8]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[8]     0.797       1.690 
geig_data_handling_0.geig_counts[9]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[9]     0.797       2.086 
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                  Required           
Instance                                 Reference                                        Type         Pin     Net                 Time         Slack 
                                         Clock                                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[13]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n13     9.417        -1.696
geig_data_handling_0.geig_counts[14]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n14     9.455        -1.563
geig_data_handling_0.geig_counts[15]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n15     9.417        -1.273
geig_data_handling_0.geig_counts[12]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n12     9.455        -0.673
geig_data_handling_0.geig_counts[11]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n11     9.455        0.741 
geig_data_handling_0.geig_counts[10]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n10     9.455        1.577 
geig_data_handling_0.geig_counts[9]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n9      9.455        1.746 
geig_data_handling_0.geig_counts[8]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n8      9.455        2.535 
geig_data_handling_0.geig_counts[5]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n5      9.417        3.590 
geig_data_handling_0.geig_counts[7]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n7      9.455        3.676 
======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.113
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.696

    Number of logic level(s):                9
    Starting point:                          geig_data_handling_0.geig_counts[2] / Q
    Ending point:                            geig_data_handling_0.geig_counts[13] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[2]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[2]                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNIFA4A[3]       NOR2B        A        In      -         1.655       -         
geig_data_handling_0.geig_counts_RNIFA4A[3]       NOR2B        Y        Out     0.556     2.212       -         
geig_counts_c3_out                                Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI8H6F[4]       NOR2B        B        In      -         2.491       -         
geig_data_handling_0.geig_counts_RNI8H6F[4]       NOR2B        Y        Out     0.679     3.170       -         
geig_counts_c4_0                                  Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR3C        B        In      -         3.754       -         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR3C        Y        Out     0.656     4.410       -         
geig_counts_c6                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        A        In      -         4.690       -         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        Y        Out     0.556     5.247       -         
geig_counts_c7                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        B        In      -         5.831       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.679     6.510       -         
geig_counts_c9                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        A        In      -         6.789       -         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        Y        Out     0.556     7.346       -         
geig_counts_c10                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         7.625       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     8.182       -         
geig_counts_c11                                   Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNO_0[13]        AX1C         B        In      -         9.040       -         
geig_data_handling_0.geig_counts_RNO_0[13]        AX1C         Y        Out     1.049     10.089      -         
geig_counts_n13_tz                                Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts_RNO[13]          NOR2A        A        In      -         10.322      -         
geig_data_handling_0.geig_counts_RNO[13]          NOR2A        Y        Out     0.558     10.880      -         
geig_counts_n13                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[13]              DFN1E1C0     D        In      -         11.113      -         
================================================================================================================
Total path delay (propagation time + setup) of 11.696 is 7.226(61.8%) logic and 4.470(38.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.545
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      11.018
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.563

    Number of logic level(s):                9
    Starting point:                          geig_data_handling_0.geig_counts[2] / Q
    Ending point:                            geig_data_handling_0.geig_counts[14] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[2]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[2]                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNIFA4A[3]       NOR2B        A        In      -         1.655       -         
geig_data_handling_0.geig_counts_RNIFA4A[3]       NOR2B        Y        Out     0.556     2.212       -         
geig_counts_c3_out                                Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI8H6F[4]       NOR2B        B        In      -         2.491       -         
geig_data_handling_0.geig_counts_RNI8H6F[4]       NOR2B        Y        Out     0.679     3.170       -         
geig_counts_c4_0                                  Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR3C        B        In      -         3.754       -         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR3C        Y        Out     0.656     4.410       -         
geig_counts_c6                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        A        In      -         4.690       -         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        Y        Out     0.556     5.247       -         
geig_counts_c7                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        B        In      -         5.831       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.679     6.510       -         
geig_counts_c9                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        A        In      -         6.789       -         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        Y        Out     0.556     7.346       -         
geig_counts_c10                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         7.625       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     8.182       -         
geig_counts_c11                                   Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNO_0[14]        NOR3C        B        In      -         9.040       -         
geig_data_handling_0.geig_counts_RNO_0[14]        NOR3C        Y        Out     0.656     9.696       -         
geig_counts_c13                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts_RNO[14]          XA1B         A        In      -         9.929       -         
geig_data_handling_0.geig_counts_RNO[14]          XA1B         Y        Out     0.855     10.784      -         
geig_counts_n14                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[14]              DFN1E1C0     D        In      -         11.018      -         
================================================================================================================
Total path delay (propagation time + setup) of 11.563 is 7.092(61.3%) logic and 4.470(38.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.545

    Number of logic level(s):                9
    Starting point:                          geig_data_handling_0.geig_counts[3] / Q
    Ending point:                            geig_data_handling_0.geig_counts[13] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[3]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[3]                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIFA4A[3]       NOR2B        B        In      -         1.382       -         
geig_data_handling_0.geig_counts_RNIFA4A[3]       NOR2B        Y        Out     0.679     2.060       -         
geig_counts_c3_out                                Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI8H6F[4]       NOR2B        B        In      -         2.340       -         
geig_data_handling_0.geig_counts_RNI8H6F[4]       NOR2B        Y        Out     0.679     3.019       -         
geig_counts_c4_0                                  Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR3C        B        In      -         3.603       -         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR3C        Y        Out     0.656     4.259       -         
geig_counts_c6                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        A        In      -         4.539       -         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        Y        Out     0.556     5.095       -         
geig_counts_c7                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        B        In      -         5.680       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.679     6.358       -         
geig_counts_c9                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        A        In      -         6.638       -         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        Y        Out     0.556     7.194       -         
geig_counts_c10                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         7.474       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     8.031       -         
geig_counts_c11                                   Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNO_0[13]        AX1C         B        In      -         8.889       -         
geig_data_handling_0.geig_counts_RNO_0[13]        AX1C         Y        Out     1.049     9.938       -         
geig_counts_n13_tz                                Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts_RNO[13]          NOR2A        A        In      -         10.171      -         
geig_data_handling_0.geig_counts_RNO[13]          NOR2A        Y        Out     0.558     10.729      -         
geig_counts_n13                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[13]              DFN1E1C0     D        In      -         10.962      -         
================================================================================================================
Total path delay (propagation time + setup) of 11.545 is 7.348(63.6%) logic and 4.197(36.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.545
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      10.866
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.411

    Number of logic level(s):                9
    Starting point:                          geig_data_handling_0.geig_counts[3] / Q
    Ending point:                            geig_data_handling_0.geig_counts[14] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[3]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[3]                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIFA4A[3]       NOR2B        B        In      -         1.382       -         
geig_data_handling_0.geig_counts_RNIFA4A[3]       NOR2B        Y        Out     0.679     2.060       -         
geig_counts_c3_out                                Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI8H6F[4]       NOR2B        B        In      -         2.340       -         
geig_data_handling_0.geig_counts_RNI8H6F[4]       NOR2B        Y        Out     0.679     3.019       -         
geig_counts_c4_0                                  Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR3C        B        In      -         3.603       -         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR3C        Y        Out     0.656     4.259       -         
geig_counts_c6                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        A        In      -         4.539       -         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        Y        Out     0.556     5.095       -         
geig_counts_c7                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        B        In      -         5.680       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.679     6.358       -         
geig_counts_c9                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        A        In      -         6.638       -         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        Y        Out     0.556     7.194       -         
geig_counts_c10                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         7.474       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     8.031       -         
geig_counts_c11                                   Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNO_0[14]        NOR3C        B        In      -         8.889       -         
geig_data_handling_0.geig_counts_RNO_0[14]        NOR3C        Y        Out     0.656     9.545       -         
geig_counts_c13                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts_RNO[14]          XA1B         A        In      -         9.778       -         
geig_data_handling_0.geig_counts_RNO[14]          XA1B         Y        Out     0.855     10.633      -         
geig_counts_n14                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[14]              DFN1E1C0     D        In      -         10.866      -         
================================================================================================================
Total path delay (propagation time + setup) of 11.411 is 7.214(63.2%) logic and 4.197(36.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.690
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.273

    Number of logic level(s):                9
    Starting point:                          geig_data_handling_0.geig_counts[2] / Q
    Ending point:                            geig_data_handling_0.geig_counts[15] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[2]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[2]                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNIFA4A[3]       NOR2B        A        In      -         1.655       -         
geig_data_handling_0.geig_counts_RNIFA4A[3]       NOR2B        Y        Out     0.556     2.212       -         
geig_counts_c3_out                                Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI8H6F[4]       NOR2B        B        In      -         2.491       -         
geig_data_handling_0.geig_counts_RNI8H6F[4]       NOR2B        Y        Out     0.679     3.170       -         
geig_counts_c4_0                                  Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR3C        B        In      -         3.754       -         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR3C        Y        Out     0.656     4.410       -         
geig_counts_c6                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        A        In      -         4.690       -         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        Y        Out     0.556     5.247       -         
geig_counts_c7                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        B        In      -         5.831       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.679     6.510       -         
geig_counts_c9                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        A        In      -         6.789       -         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        Y        Out     0.556     7.346       -         
geig_counts_c10                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         7.625       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     8.182       -         
geig_counts_c11                                   Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNO_0[15]        NOR3C        B        In      -         9.040       -         
geig_data_handling_0.geig_counts_RNO_0[15]        NOR3C        Y        Out     0.656     9.696       -         
N_80                                              Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts_RNO[15]          AX1          C        In      -         9.929       -         
geig_data_handling_0.geig_counts_RNO[15]          AX1          Y        Out     0.528     10.457      -         
geig_counts_n15                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[15]              DFN1E1C0     D        In      -         10.690      -         
================================================================================================================
Total path delay (propagation time + setup) of 11.273 is 6.803(60.3%) logic and 4.470(39.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: memory_controller|next_read_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                                                                           Arrival           
Instance                                 Reference                                      Type         Pin     Net                                            Time        Slack 
                                         Clock                                                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[0]      0.628       -0.580
read_address_traversal_0.address[1]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[1]      0.628       -0.481
read_address_traversal_0.address[2]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[2]      0.628       0.681 
read_address_traversal_0.address[9]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[9]      0.628       1.036 
read_address_traversal_0.address[10]     memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[10]     0.628       1.150 
read_address_traversal_0.address[3]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[3]      0.628       1.168 
read_address_traversal_0.address[4]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[4]      0.628       1.242 
read_address_traversal_0.address[6]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[6]      0.628       1.349 
read_address_traversal_0.address[5]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[5]      0.628       1.380 
read_address_traversal_0.address[8]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[8]      0.628       2.096 
==============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                Required           
Instance                                 Reference                                      Type         Pin     Net                 Time         Slack 
                                         Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[10]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_29                9.342        -0.580
read_address_traversal_0.address[9]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_28                9.342        0.352 
read_address_traversal_0.chip_select     memory_controller|next_read_inferred_clock     DFN1C0       D       chip_select_RNO     9.417        1.036 
read_address_traversal_0.address[17]     memory_controller|next_read_inferred_clock     DFN1C0       D       address_n17         9.380        1.214 
read_address_traversal_0.address[8]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_27                9.342        1.331 
read_address_traversal_0.address[7]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_26                9.342        2.310 
read_address_traversal_0.address[16]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_35                9.342        2.483 
read_address_traversal_0.address[6]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_25                9.342        3.289 
read_address_traversal_0.address[14]     memory_controller|next_read_inferred_clock     DFN1C0       D       address_n14         9.417        3.306 
read_address_traversal_0.address[5]      memory_controller|next_read_inferred_clock     DFN1C0       D       N_41_i              9.417        3.511 
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.580

    Number of logic level(s):                8
    Starting point:                          read_address_traversal_0.address[0] / Q
    Ending point:                            read_address_traversal_0.address[10] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]              DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[0]        Net          -        -       0.927     -           5         
read_address_traversal_0.address_RNIV23L[1]      OR2B         B        In      -         1.555       -         
read_address_traversal_0.address_RNIV23L[1]      OR2B         Y        Out     0.558     2.114       -         
N_21                                             Net          -        -       0.585     -           3         
read_address_traversal_0.address_RNI0MKV[2]      OR2A         B        In      -         2.698       -         
read_address_traversal_0.address_RNI0MKV[2]      OR2A         Y        Out     0.699     3.397       -         
N_22                                             Net          -        -       0.585     -           3         
read_address_traversal_0.address_RNI5VNK1[4]     OR3B         C        In      -         3.982       -         
read_address_traversal_0.address_RNI5VNK1[4]     OR3B         Y        Out     0.812     4.794       -         
N_24                                             Net          -        -       0.280     -           2         
read_address_traversal_0.address_RNI9L9V1[5]     OR2A         B        In      -         5.074       -         
read_address_traversal_0.address_RNI9L9V1[5]     OR2A         Y        Out     0.699     5.773       -         
N_25                                             Net          -        -       0.280     -           2         
read_address_traversal_0.address_RNIECR92[6]     OR2A         B        In      -         6.053       -         
read_address_traversal_0.address_RNIECR92[6]     OR2A         Y        Out     0.699     6.752       -         
N_26                                             Net          -        -       0.280     -           2         
read_address_traversal_0.address_RNIK4DK2[7]     OR2A         B        In      -         7.032       -         
read_address_traversal_0.address_RNIK4DK2[7]     OR2A         Y        Out     0.699     7.731       -         
N_27                                             Net          -        -       0.280     -           2         
read_address_traversal_0.address_RNIRTUU2[8]     OR2A         B        In      -         8.011       -         
read_address_traversal_0.address_RNIRTUU2[8]     OR2A         Y        Out     0.699     8.710       -         
N_28                                             Net          -        -       0.280     -           2         
read_address_traversal_0.address_RNO_0[10]       OR2A         B        In      -         8.990       -         
read_address_traversal_0.address_RNO_0[10]       OR2A         Y        Out     0.699     9.689       -         
N_29                                             Net          -        -       0.233     -           1         
read_address_traversal_0.address[10]             DFN1E0C0     E        In      -         9.922       -         
===============================================================================================================
Total path delay (propagation time + setup) of 10.580 is 6.852(64.8%) logic and 3.728(35.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.823
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.481

    Number of logic level(s):                8
    Starting point:                          read_address_traversal_0.address[1] / Q
    Ending point:                            read_address_traversal_0.address[10] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[1]              DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[1]        Net          -        -       0.858     -           4         
read_address_traversal_0.address_RNIV23L[1]      OR2B         A        In      -         1.486       -         
read_address_traversal_0.address_RNIV23L[1]      OR2B         Y        Out     0.528     2.014       -         
N_21                                             Net          -        -       0.585     -           3         
read_address_traversal_0.address_RNI0MKV[2]      OR2A         B        In      -         2.599       -         
read_address_traversal_0.address_RNI0MKV[2]      OR2A         Y        Out     0.699     3.298       -         
N_22                                             Net          -        -       0.585     -           3         
read_address_traversal_0.address_RNI5VNK1[4]     OR3B         C        In      -         3.883       -         
read_address_traversal_0.address_RNI5VNK1[4]     OR3B         Y        Out     0.812     4.695       -         
N_24                                             Net          -        -       0.280     -           2         
read_address_traversal_0.address_RNI9L9V1[5]     OR2A         B        In      -         4.974       -         
read_address_traversal_0.address_RNI9L9V1[5]     OR2A         Y        Out     0.699     5.674       -         
N_25                                             Net          -        -       0.280     -           2         
read_address_traversal_0.address_RNIECR92[6]     OR2A         B        In      -         5.953       -         
read_address_traversal_0.address_RNIECR92[6]     OR2A         Y        Out     0.699     6.653       -         
N_26                                             Net          -        -       0.280     -           2         
read_address_traversal_0.address_RNIK4DK2[7]     OR2A         B        In      -         6.932       -         
read_address_traversal_0.address_RNIK4DK2[7]     OR2A         Y        Out     0.699     7.632       -         
N_27                                             Net          -        -       0.280     -           2         
read_address_traversal_0.address_RNIRTUU2[8]     OR2A         B        In      -         7.911       -         
read_address_traversal_0.address_RNIRTUU2[8]     OR2A         Y        Out     0.699     8.611       -         
N_28                                             Net          -        -       0.280     -           2         
read_address_traversal_0.address_RNO_0[10]       OR2A         B        In      -         8.890       -         
read_address_traversal_0.address_RNO_0[10]       OR2A         Y        Out     0.699     9.590       -         
N_29                                             Net          -        -       0.233     -           1         
read_address_traversal_0.address[10]             DFN1E0C0     E        In      -         9.823       -         
===============================================================================================================
Total path delay (propagation time + setup) of 10.481 is 6.822(65.1%) logic and 3.659(34.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      8.990
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.352

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.address[0] / Q
    Ending point:                            read_address_traversal_0.address[9] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]              DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[0]        Net          -        -       0.927     -           5         
read_address_traversal_0.address_RNIV23L[1]      OR2B         B        In      -         1.555       -         
read_address_traversal_0.address_RNIV23L[1]      OR2B         Y        Out     0.558     2.114       -         
N_21                                             Net          -        -       0.585     -           3         
read_address_traversal_0.address_RNI0MKV[2]      OR2A         B        In      -         2.698       -         
read_address_traversal_0.address_RNI0MKV[2]      OR2A         Y        Out     0.699     3.397       -         
N_22                                             Net          -        -       0.585     -           3         
read_address_traversal_0.address_RNI5VNK1[4]     OR3B         C        In      -         3.982       -         
read_address_traversal_0.address_RNI5VNK1[4]     OR3B         Y        Out     0.812     4.794       -         
N_24                                             Net          -        -       0.280     -           2         
read_address_traversal_0.address_RNI9L9V1[5]     OR2A         B        In      -         5.074       -         
read_address_traversal_0.address_RNI9L9V1[5]     OR2A         Y        Out     0.699     5.773       -         
N_25                                             Net          -        -       0.280     -           2         
read_address_traversal_0.address_RNIECR92[6]     OR2A         B        In      -         6.053       -         
read_address_traversal_0.address_RNIECR92[6]     OR2A         Y        Out     0.699     6.752       -         
N_26                                             Net          -        -       0.280     -           2         
read_address_traversal_0.address_RNIK4DK2[7]     OR2A         B        In      -         7.032       -         
read_address_traversal_0.address_RNIK4DK2[7]     OR2A         Y        Out     0.699     7.731       -         
N_27                                             Net          -        -       0.280     -           2         
read_address_traversal_0.address_RNIRTUU2[8]     OR2A         B        In      -         8.011       -         
read_address_traversal_0.address_RNIRTUU2[8]     OR2A         Y        Out     0.699     8.710       -         
N_28                                             Net          -        -       0.280     -           2         
read_address_traversal_0.address[9]              DFN1E0C0     E        In      -         8.990       -         
===============================================================================================================
Total path delay (propagation time + setup) of 9.648 is 6.153(63.8%) logic and 3.495(36.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      8.890
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.452

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.address[1] / Q
    Ending point:                            read_address_traversal_0.address[9] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[1]              DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[1]        Net          -        -       0.858     -           4         
read_address_traversal_0.address_RNIV23L[1]      OR2B         A        In      -         1.486       -         
read_address_traversal_0.address_RNIV23L[1]      OR2B         Y        Out     0.528     2.014       -         
N_21                                             Net          -        -       0.585     -           3         
read_address_traversal_0.address_RNI0MKV[2]      OR2A         B        In      -         2.599       -         
read_address_traversal_0.address_RNI0MKV[2]      OR2A         Y        Out     0.699     3.298       -         
N_22                                             Net          -        -       0.585     -           3         
read_address_traversal_0.address_RNI5VNK1[4]     OR3B         C        In      -         3.883       -         
read_address_traversal_0.address_RNI5VNK1[4]     OR3B         Y        Out     0.812     4.695       -         
N_24                                             Net          -        -       0.280     -           2         
read_address_traversal_0.address_RNI9L9V1[5]     OR2A         B        In      -         4.974       -         
read_address_traversal_0.address_RNI9L9V1[5]     OR2A         Y        Out     0.699     5.674       -         
N_25                                             Net          -        -       0.280     -           2         
read_address_traversal_0.address_RNIECR92[6]     OR2A         B        In      -         5.953       -         
read_address_traversal_0.address_RNIECR92[6]     OR2A         Y        Out     0.699     6.653       -         
N_26                                             Net          -        -       0.280     -           2         
read_address_traversal_0.address_RNIK4DK2[7]     OR2A         B        In      -         6.932       -         
read_address_traversal_0.address_RNIK4DK2[7]     OR2A         Y        Out     0.699     7.632       -         
N_27                                             Net          -        -       0.280     -           2         
read_address_traversal_0.address_RNIRTUU2[8]     OR2A         B        In      -         7.911       -         
read_address_traversal_0.address_RNIRTUU2[8]     OR2A         Y        Out     0.699     8.611       -         
N_28                                             Net          -        -       0.280     -           2         
read_address_traversal_0.address[9]              DFN1E0C0     E        In      -         8.890       -         
===============================================================================================================
Total path delay (propagation time + setup) of 9.548 is 6.123(64.1%) logic and 3.426(35.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      8.661
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.681

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.address[2] / Q
    Ending point:                            read_address_traversal_0.address[10] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[2]              DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[2]        Net          -        -       0.927     -           5         
read_address_traversal_0.address_RNI0MKV[2]      OR2A         A        In      -         1.555       -         
read_address_traversal_0.address_RNI0MKV[2]      OR2A         Y        Out     0.581     2.136       -         
N_22                                             Net          -        -       0.585     -           3         
read_address_traversal_0.address_RNI5VNK1[4]     OR3B         C        In      -         2.721       -         
read_address_traversal_0.address_RNI5VNK1[4]     OR3B         Y        Out     0.812     3.533       -         
N_24                                             Net          -        -       0.280     -           2         
read_address_traversal_0.address_RNI9L9V1[5]     OR2A         B        In      -         3.812       -         
read_address_traversal_0.address_RNI9L9V1[5]     OR2A         Y        Out     0.699     4.512       -         
N_25                                             Net          -        -       0.280     -           2         
read_address_traversal_0.address_RNIECR92[6]     OR2A         B        In      -         4.791       -         
read_address_traversal_0.address_RNIECR92[6]     OR2A         Y        Out     0.699     5.491       -         
N_26                                             Net          -        -       0.280     -           2         
read_address_traversal_0.address_RNIK4DK2[7]     OR2A         B        In      -         5.770       -         
read_address_traversal_0.address_RNIK4DK2[7]     OR2A         Y        Out     0.699     6.470       -         
N_27                                             Net          -        -       0.280     -           2         
read_address_traversal_0.address_RNIRTUU2[8]     OR2A         B        In      -         6.749       -         
read_address_traversal_0.address_RNIRTUU2[8]     OR2A         Y        Out     0.699     7.449       -         
N_28                                             Net          -        -       0.280     -           2         
read_address_traversal_0.address_RNO_0[10]       OR2A         B        In      -         7.728       -         
read_address_traversal_0.address_RNO_0[10]       OR2A         Y        Out     0.699     8.428       -         
N_29                                             Net          -        -       0.233     -           1         
read_address_traversal_0.address[10]             DFN1E0C0     E        In      -         8.661       -         
===============================================================================================================
Total path delay (propagation time + setup) of 9.319 is 6.175(66.3%) logic and 3.144(33.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: memory_controller|next_write_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                                                             Arrival          
Instance                                  Reference                                       Type         Pin     Net                                             Time        Slack
                                          Clock                                                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[0]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[0]      0.628       0.638
write_address_traversal_0.address[1]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[1]      0.628       0.738
write_address_traversal_0.address[7]      memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[7]      0.628       1.404
write_address_traversal_0.address[3]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[3]      0.628       1.595
write_address_traversal_0.address[11]     memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[11]     0.628       1.629
write_address_traversal_0.address[10]     memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[10]     0.628       1.631
write_address_traversal_0.address[4]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[4]      0.628       1.639
write_address_traversal_0.address[2]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[2]      0.628       2.138
write_address_traversal_0.address[5]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[5]      0.628       2.448
write_address_traversal_0.address[9]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[9]      0.628       2.477
================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                                   Required          
Instance                                  Reference                                       Type         Pin     Net                   Time         Slack
                                          Clock                                                                                                        
-------------------------------------------------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[15]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_34                  9.342        0.638
write_address_traversal_0.address[8]      memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_27                  9.342        0.762
write_address_traversal_0.chip_select     memory_controller|next_write_inferred_clock     DFN1C0       D       chip_select_RNO_0     9.380        1.241
write_address_traversal_0.address[17]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n17           9.417        1.339
write_address_traversal_0.address[14]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_33                  9.342        1.571
write_address_traversal_0.address[7]      memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_26                  9.342        1.694
write_address_traversal_0.address[16]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n16           9.417        2.171
write_address_traversal_0.address[12]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n12           9.417        2.179
write_address_traversal_0.address[13]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_32                  9.342        2.550
write_address_traversal_0.address[6]      memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_25                  9.342        2.673
=======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      8.704
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.638

    Number of logic level(s):                6
    Starting point:                          write_address_traversal_0.address[0] / Q
    Ending point:                            write_address_traversal_0.address[15] / E
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[0]              DFN1C0       Q        Out     0.628     0.628       -         
write_address_traversal_0_W_ADDRESS_OUT[0]        Net          -        -       0.927     -           5         
read_buffer_0.init_stage_ns_i_a2_0_o2[1]          OR2B         B        In      -         1.555       -         
read_buffer_0.init_stage_ns_i_a2_0_o2[1]          OR2B         Y        Out     0.558     2.114       -         
N_8                                               Net          -        -       0.927     -           5         
write_address_traversal_0.address_RNIDR53[2]      OR2A         B        In      -         3.041       -         
write_address_traversal_0.address_RNIDR53[2]      OR2A         Y        Out     0.699     3.740       -         
N_22                                              Net          -        -       0.858     -           4         
write_address_traversal_0.address_RNIOPIG[8]      NOR3B        C        In      -         4.598       -         
write_address_traversal_0.address_RNIOPIG[8]      NOR3B        Y        Out     0.528     5.127       -         
address_N_13_mux                                  Net          -        -       0.858     -           4         
write_address_traversal_0.address_RNIPTHJ[12]     OR2B         A        In      -         5.985       -         
write_address_traversal_0.address_RNIPTHJ[12]     OR2B         Y        Out     0.528     6.513       -         
N_32                                              Net          -        -       0.280     -           2         
write_address_traversal_0.address_RNIR2HM[13]     OR2A         B        In      -         6.793       -         
write_address_traversal_0.address_RNIR2HM[13]     OR2A         Y        Out     0.699     7.492       -         
N_33                                              Net          -        -       0.280     -           2         
write_address_traversal_0.address_RNO_0[15]       OR2A         B        In      -         7.771       -         
write_address_traversal_0.address_RNO_0[15]       OR2A         Y        Out     0.699     8.471       -         
N_34                                              Net          -        -       0.233     -           1         
write_address_traversal_0.address[15]             DFN1E0C0     E        In      -         8.704       -         
================================================================================================================
Total path delay (propagation time + setup) of 9.362 is 4.998(53.4%) logic and 4.364(46.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: reset_pulse|CLK_OUT_48MHZ_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                          Arrival           
Instance                              Reference                                    Type       Pin     Net               Time        Slack 
                                      Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[19]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[19]     0.797       -8.735
memory_controller_0.geig_prev[0]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[6]      0.797       -8.635
memory_controller_0.geig_prev[43]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[43]     0.797       -8.590
memory_controller_0.geig_prev[23]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[23]     0.797       -8.584
memory_controller_0.geig_prev[45]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[45]     0.797       -8.472
memory_controller_0.geig_prev[37]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[37]     0.797       -8.468
memory_controller_0.geig_prev[11]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[11]     0.797       -8.427
memory_controller_0.geig_prev[20]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[20]     0.797       -8.421
memory_controller_0.geig_prev[44]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[44]     0.797       -8.295
memory_controller_0.geig_prev[24]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[24]     0.797       -8.270
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                                Required           
Instance                               Reference                                    Type         Pin     Net                   Time         Slack 
                                       Clock                                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------------------
memory_controller_0.busy_hold          reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E0C0     E       un1_next_write8_3     9.530        -8.735
memory_controller_0.schedule[5]        reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[5]        9.417        -8.724
memory_controller_0.schedule_1[2]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[2]        9.417        -8.724
memory_controller_0.schedule_1[3]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[3]        9.417        -8.724
memory_controller_0.schedule_2[0]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[0]        9.417        -8.724
memory_controller_0.schedule_2[1]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[1]        9.417        -8.724
memory_controller_0.schedule_2[4]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[4]        9.417        -8.724
memory_controller_0.schedule_0[6]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[6]        9.380        -8.661
memory_controller_0.schedule_0[7]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[7]        9.380        -8.661
memory_controller_0.write_count[2]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       write_count_6[2]      9.417        -8.056
==================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.470
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.530

    - Propagation time:                      18.265
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.735

    Number of logic level(s):                13
    Starting point:                          memory_controller_0.geig_prev[19] / Q
    Ending point:                            memory_controller_0.busy_hold / E
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[19]               DFN1C0       Q        Out     0.797     0.797       -         
geig_prev[19]                                   Net          -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIGRS1[19]       XOR2         A        In      -         1.030       -         
memory_controller_0.geig_prev_RNIGRS1[19]       XOR2         Y        Out     0.442     1.472       -         
un1_GEIG_DATA_19                                Net          -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIG8R3[20]       XO1          C        In      -         1.705       -         
memory_controller_0.geig_prev_RNIG8R3[20]       XO1          Y        Out     0.530     2.235       -         
un1_GEIG_DATA_NE_37_1                           Net          -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIM8O7[20]       OR3          C        In      -         2.468       -         
memory_controller_0.geig_prev_RNIM8O7[20]       OR3          Y        Out     0.812     3.280       -         
un1_GEIG_DATA_NE_37_8                           Net          -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI22BF[16]       OR3          C        In      -         3.513       -         
memory_controller_0.geig_prev_RNI22BF[16]       OR3          Y        Out     0.812     4.325       -         
un1_GEIG_DATA_NE_37_12                          Net          -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIO43V[16]       OR2          B        In      -         4.559       -         
memory_controller_0.geig_prev_RNIO43V[16]       OR2          Y        Out     0.699     5.258       -         
un1_GEIG_DATA_NE_37                             Net          -        -       1.288     -           11        
memory_controller_0.schedule_1_RNIN0BE1[2]      NOR2         B        In      -         6.545       -         
memory_controller_0.schedule_1_RNIN0BE1[2]      NOR2         Y        Out     0.699     7.245       -         
m107_e_a0_0                                     Net          -        -       0.585     -           3         
memory_controller_0.schedule_1_RNIQMV74[2]      OA1C         A        In      -         7.829       -         
memory_controller_0.schedule_1_RNIQMV74[2]      OA1C         Y        Out     0.688     8.517       -         
schedule_9[0]                                   Net          -        -       0.927     -           5         
memory_controller_0.schedule_1_RNI8DF1P[2]      NOR2A        B        In      -         9.445       -         
memory_controller_0.schedule_1_RNI8DF1P[2]      NOR2A        Y        Out     0.440     9.885       -         
schedule_0_sqmuxa_1                             Net          -        -       0.585     -           3         
memory_controller_0.schedule_RNIVJM711[5]       OA1B         C        In      -         10.469      -         
memory_controller_0.schedule_RNIVJM711[5]       OA1B         Y        Out     0.526     10.996      -         
schedule_3_0[0]                                 Net          -        -       0.233     -           1         
memory_controller_0.schedule_RNIS9VIQ2[5]       OR2          B        In      -         11.229      -         
memory_controller_0.schedule_RNIS9VIQ2[5]       OR2          Y        Out     0.699     11.928      -         
schedule_21[0]                                  Net          -        -       1.188     -           8         
memory_controller_0.schedule_1_RNIME5PU3[3]     NOR2B        B        In      -         13.116      -         
memory_controller_0.schedule_1_RNIME5PU3[3]     NOR2B        Y        Out     0.679     13.795      -         
address_out_1_sqmuxa                            Net          -        -       0.927     -           5         
memory_controller_0.busy_hold_RNI3OG6T4_0       OA1          A        In      -         14.722      -         
memory_controller_0.busy_hold_RNI3OG6T4_0       OA1          Y        Out     0.791     15.514      -         
un1_next_write8_1                               Net          -        -       1.706     -           20        
memory_controller_0.busy_hold_RNO               NOR3         C        In      -         17.220      -         
memory_controller_0.busy_hold_RNO               NOR3         Y        Out     0.812     18.032      -         
un1_next_write8_3                               Net          -        -       0.233     -           1         
memory_controller_0.busy_hold                   DFN1E0C0     E        In      -         18.265      -         
==============================================================================================================
Total path delay (propagation time + setup) of 18.735 is 9.897(52.8%) logic and 8.838(47.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      18.142
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.724

    Number of logic level(s):                14
    Starting point:                          memory_controller_0.geig_prev[19] / Q
    Ending point:                            memory_controller_0.schedule_1[2] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                            Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[19]               DFN1C0     Q        Out     0.797     0.797       -         
geig_prev[19]                                   Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIGRS1[19]       XOR2       A        In      -         1.030       -         
memory_controller_0.geig_prev_RNIGRS1[19]       XOR2       Y        Out     0.442     1.472       -         
un1_GEIG_DATA_19                                Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIG8R3[20]       XO1        C        In      -         1.705       -         
memory_controller_0.geig_prev_RNIG8R3[20]       XO1        Y        Out     0.530     2.235       -         
un1_GEIG_DATA_NE_37_1                           Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIM8O7[20]       OR3        C        In      -         2.468       -         
memory_controller_0.geig_prev_RNIM8O7[20]       OR3        Y        Out     0.812     3.280       -         
un1_GEIG_DATA_NE_37_8                           Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI22BF[16]       OR3        C        In      -         3.513       -         
memory_controller_0.geig_prev_RNI22BF[16]       OR3        Y        Out     0.812     4.325       -         
un1_GEIG_DATA_NE_37_12                          Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIO43V[16]       OR2        B        In      -         4.559       -         
memory_controller_0.geig_prev_RNIO43V[16]       OR2        Y        Out     0.699     5.258       -         
un1_GEIG_DATA_NE_37                             Net        -        -       1.288     -           11        
memory_controller_0.schedule_1_RNIN0BE1[2]      NOR2       B        In      -         6.545       -         
memory_controller_0.schedule_1_RNIN0BE1[2]      NOR2       Y        Out     0.699     7.245       -         
m107_e_a0_0                                     Net        -        -       0.585     -           3         
memory_controller_0.schedule_1_RNIQMV74[2]      OA1C       A        In      -         7.829       -         
memory_controller_0.schedule_1_RNIQMV74[2]      OA1C       Y        Out     0.688     8.517       -         
schedule_9[0]                                   Net        -        -       0.927     -           5         
memory_controller_0.schedule_1_RNI8DF1P[2]      NOR2A      B        In      -         9.445       -         
memory_controller_0.schedule_1_RNI8DF1P[2]      NOR2A      Y        Out     0.440     9.885       -         
schedule_0_sqmuxa_1                             Net        -        -       0.585     -           3         
memory_controller_0.schedule_RNIVJM711[5]       OA1B       C        In      -         10.469      -         
memory_controller_0.schedule_RNIVJM711[5]       OA1B       Y        Out     0.526     10.996      -         
schedule_3_0[0]                                 Net        -        -       0.233     -           1         
memory_controller_0.schedule_RNIS9VIQ2[5]       OR2        B        In      -         11.229      -         
memory_controller_0.schedule_RNIS9VIQ2[5]       OR2        Y        Out     0.699     11.928      -         
schedule_21[0]                                  Net        -        -       1.188     -           8         
memory_controller_0.schedule_1_RNIME5PU3[3]     NOR2B      B        In      -         13.116      -         
memory_controller_0.schedule_1_RNIME5PU3[3]     NOR2B      Y        Out     0.679     13.795      -         
address_out_1_sqmuxa                            Net        -        -       0.927     -           5         
memory_controller_0.busy_hold_RNIR1P7V3         NOR2A      A        In      -         14.722      -         
memory_controller_0.busy_hold_RNIR1P7V3         NOR2A      Y        Out     0.679     15.401      -         
schedule_1_sqmuxa_3                             Net        -        -       0.233     -           1         
memory_controller_0.busy_hold_RNI5V9V8C         OA1B       C        In      -         15.634      -         
memory_controller_0.busy_hold_RNI5V9V8C         OA1B       Y        Out     0.568     16.202      -         
un1_N_3_mux                                     Net        -        -       1.188     -           8         
memory_controller_0.schedule_1_RNO[2]           MX2        S        In      -         17.390      -         
memory_controller_0.schedule_1_RNO[2]           MX2        Y        Out     0.519     17.909      -         
schedule_29[2]                                  Net        -        -       0.233     -           1         
memory_controller_0.schedule_1[2]               DFN1C0     D        In      -         18.142      -         
============================================================================================================
Total path delay (propagation time + setup) of 18.724 is 10.172(54.3%) logic and 8.553(45.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      18.142
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.724

    Number of logic level(s):                14
    Starting point:                          memory_controller_0.geig_prev[19] / Q
    Ending point:                            memory_controller_0.schedule[5] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                            Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[19]               DFN1C0     Q        Out     0.797     0.797       -         
geig_prev[19]                                   Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIGRS1[19]       XOR2       A        In      -         1.030       -         
memory_controller_0.geig_prev_RNIGRS1[19]       XOR2       Y        Out     0.442     1.472       -         
un1_GEIG_DATA_19                                Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIG8R3[20]       XO1        C        In      -         1.705       -         
memory_controller_0.geig_prev_RNIG8R3[20]       XO1        Y        Out     0.530     2.235       -         
un1_GEIG_DATA_NE_37_1                           Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIM8O7[20]       OR3        C        In      -         2.468       -         
memory_controller_0.geig_prev_RNIM8O7[20]       OR3        Y        Out     0.812     3.280       -         
un1_GEIG_DATA_NE_37_8                           Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI22BF[16]       OR3        C        In      -         3.513       -         
memory_controller_0.geig_prev_RNI22BF[16]       OR3        Y        Out     0.812     4.325       -         
un1_GEIG_DATA_NE_37_12                          Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIO43V[16]       OR2        B        In      -         4.559       -         
memory_controller_0.geig_prev_RNIO43V[16]       OR2        Y        Out     0.699     5.258       -         
un1_GEIG_DATA_NE_37                             Net        -        -       1.288     -           11        
memory_controller_0.schedule_1_RNIN0BE1[2]      NOR2       B        In      -         6.545       -         
memory_controller_0.schedule_1_RNIN0BE1[2]      NOR2       Y        Out     0.699     7.245       -         
m107_e_a0_0                                     Net        -        -       0.585     -           3         
memory_controller_0.schedule_1_RNIQMV74[2]      OA1C       A        In      -         7.829       -         
memory_controller_0.schedule_1_RNIQMV74[2]      OA1C       Y        Out     0.688     8.517       -         
schedule_9[0]                                   Net        -        -       0.927     -           5         
memory_controller_0.schedule_1_RNI8DF1P[2]      NOR2A      B        In      -         9.445       -         
memory_controller_0.schedule_1_RNI8DF1P[2]      NOR2A      Y        Out     0.440     9.885       -         
schedule_0_sqmuxa_1                             Net        -        -       0.585     -           3         
memory_controller_0.schedule_RNIVJM711[5]       OA1B       C        In      -         10.469      -         
memory_controller_0.schedule_RNIVJM711[5]       OA1B       Y        Out     0.526     10.996      -         
schedule_3_0[0]                                 Net        -        -       0.233     -           1         
memory_controller_0.schedule_RNIS9VIQ2[5]       OR2        B        In      -         11.229      -         
memory_controller_0.schedule_RNIS9VIQ2[5]       OR2        Y        Out     0.699     11.928      -         
schedule_21[0]                                  Net        -        -       1.188     -           8         
memory_controller_0.schedule_1_RNIME5PU3[3]     NOR2B      B        In      -         13.116      -         
memory_controller_0.schedule_1_RNIME5PU3[3]     NOR2B      Y        Out     0.679     13.795      -         
address_out_1_sqmuxa                            Net        -        -       0.927     -           5         
memory_controller_0.busy_hold_RNIR1P7V3         NOR2A      A        In      -         14.722      -         
memory_controller_0.busy_hold_RNIR1P7V3         NOR2A      Y        Out     0.679     15.401      -         
schedule_1_sqmuxa_3                             Net        -        -       0.233     -           1         
memory_controller_0.busy_hold_RNI5V9V8C         OA1B       C        In      -         15.634      -         
memory_controller_0.busy_hold_RNI5V9V8C         OA1B       Y        Out     0.568     16.202      -         
un1_N_3_mux                                     Net        -        -       1.188     -           8         
memory_controller_0.schedule_RNO[5]             MX2        S        In      -         17.390      -         
memory_controller_0.schedule_RNO[5]             MX2        Y        Out     0.519     17.909      -         
schedule_29[5]                                  Net        -        -       0.233     -           1         
memory_controller_0.schedule[5]                 DFN1C0     D        In      -         18.142      -         
============================================================================================================
Total path delay (propagation time + setup) of 18.724 is 10.172(54.3%) logic and 8.553(45.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      18.142
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.724

    Number of logic level(s):                14
    Starting point:                          memory_controller_0.geig_prev[19] / Q
    Ending point:                            memory_controller_0.schedule_2[4] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                            Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[19]               DFN1C0     Q        Out     0.797     0.797       -         
geig_prev[19]                                   Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIGRS1[19]       XOR2       A        In      -         1.030       -         
memory_controller_0.geig_prev_RNIGRS1[19]       XOR2       Y        Out     0.442     1.472       -         
un1_GEIG_DATA_19                                Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIG8R3[20]       XO1        C        In      -         1.705       -         
memory_controller_0.geig_prev_RNIG8R3[20]       XO1        Y        Out     0.530     2.235       -         
un1_GEIG_DATA_NE_37_1                           Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIM8O7[20]       OR3        C        In      -         2.468       -         
memory_controller_0.geig_prev_RNIM8O7[20]       OR3        Y        Out     0.812     3.280       -         
un1_GEIG_DATA_NE_37_8                           Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI22BF[16]       OR3        C        In      -         3.513       -         
memory_controller_0.geig_prev_RNI22BF[16]       OR3        Y        Out     0.812     4.325       -         
un1_GEIG_DATA_NE_37_12                          Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIO43V[16]       OR2        B        In      -         4.559       -         
memory_controller_0.geig_prev_RNIO43V[16]       OR2        Y        Out     0.699     5.258       -         
un1_GEIG_DATA_NE_37                             Net        -        -       1.288     -           11        
memory_controller_0.schedule_1_RNIN0BE1[2]      NOR2       B        In      -         6.545       -         
memory_controller_0.schedule_1_RNIN0BE1[2]      NOR2       Y        Out     0.699     7.245       -         
m107_e_a0_0                                     Net        -        -       0.585     -           3         
memory_controller_0.schedule_1_RNIQMV74[2]      OA1C       A        In      -         7.829       -         
memory_controller_0.schedule_1_RNIQMV74[2]      OA1C       Y        Out     0.688     8.517       -         
schedule_9[0]                                   Net        -        -       0.927     -           5         
memory_controller_0.schedule_1_RNI8DF1P[2]      NOR2A      B        In      -         9.445       -         
memory_controller_0.schedule_1_RNI8DF1P[2]      NOR2A      Y        Out     0.440     9.885       -         
schedule_0_sqmuxa_1                             Net        -        -       0.585     -           3         
memory_controller_0.schedule_RNIVJM711[5]       OA1B       C        In      -         10.469      -         
memory_controller_0.schedule_RNIVJM711[5]       OA1B       Y        Out     0.526     10.996      -         
schedule_3_0[0]                                 Net        -        -       0.233     -           1         
memory_controller_0.schedule_RNIS9VIQ2[5]       OR2        B        In      -         11.229      -         
memory_controller_0.schedule_RNIS9VIQ2[5]       OR2        Y        Out     0.699     11.928      -         
schedule_21[0]                                  Net        -        -       1.188     -           8         
memory_controller_0.schedule_1_RNIME5PU3[3]     NOR2B      B        In      -         13.116      -         
memory_controller_0.schedule_1_RNIME5PU3[3]     NOR2B      Y        Out     0.679     13.795      -         
address_out_1_sqmuxa                            Net        -        -       0.927     -           5         
memory_controller_0.busy_hold_RNIR1P7V3         NOR2A      A        In      -         14.722      -         
memory_controller_0.busy_hold_RNIR1P7V3         NOR2A      Y        Out     0.679     15.401      -         
schedule_1_sqmuxa_3                             Net        -        -       0.233     -           1         
memory_controller_0.busy_hold_RNI5V9V8C         OA1B       C        In      -         15.634      -         
memory_controller_0.busy_hold_RNI5V9V8C         OA1B       Y        Out     0.568     16.202      -         
un1_N_3_mux                                     Net        -        -       1.188     -           8         
memory_controller_0.schedule_2_RNO[4]           MX2        S        In      -         17.390      -         
memory_controller_0.schedule_2_RNO[4]           MX2        Y        Out     0.519     17.909      -         
schedule_29[4]                                  Net        -        -       0.233     -           1         
memory_controller_0.schedule_2[4]               DFN1C0     D        In      -         18.142      -         
============================================================================================================
Total path delay (propagation time + setup) of 18.724 is 10.172(54.3%) logic and 8.553(45.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      18.142
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.724

    Number of logic level(s):                14
    Starting point:                          memory_controller_0.geig_prev[19] / Q
    Ending point:                            memory_controller_0.schedule_1[3] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                            Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[19]               DFN1C0     Q        Out     0.797     0.797       -         
geig_prev[19]                                   Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIGRS1[19]       XOR2       A        In      -         1.030       -         
memory_controller_0.geig_prev_RNIGRS1[19]       XOR2       Y        Out     0.442     1.472       -         
un1_GEIG_DATA_19                                Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIG8R3[20]       XO1        C        In      -         1.705       -         
memory_controller_0.geig_prev_RNIG8R3[20]       XO1        Y        Out     0.530     2.235       -         
un1_GEIG_DATA_NE_37_1                           Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIM8O7[20]       OR3        C        In      -         2.468       -         
memory_controller_0.geig_prev_RNIM8O7[20]       OR3        Y        Out     0.812     3.280       -         
un1_GEIG_DATA_NE_37_8                           Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI22BF[16]       OR3        C        In      -         3.513       -         
memory_controller_0.geig_prev_RNI22BF[16]       OR3        Y        Out     0.812     4.325       -         
un1_GEIG_DATA_NE_37_12                          Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIO43V[16]       OR2        B        In      -         4.559       -         
memory_controller_0.geig_prev_RNIO43V[16]       OR2        Y        Out     0.699     5.258       -         
un1_GEIG_DATA_NE_37                             Net        -        -       1.288     -           11        
memory_controller_0.schedule_1_RNIN0BE1[2]      NOR2       B        In      -         6.545       -         
memory_controller_0.schedule_1_RNIN0BE1[2]      NOR2       Y        Out     0.699     7.245       -         
m107_e_a0_0                                     Net        -        -       0.585     -           3         
memory_controller_0.schedule_1_RNIQMV74[2]      OA1C       A        In      -         7.829       -         
memory_controller_0.schedule_1_RNIQMV74[2]      OA1C       Y        Out     0.688     8.517       -         
schedule_9[0]                                   Net        -        -       0.927     -           5         
memory_controller_0.schedule_1_RNI8DF1P[2]      NOR2A      B        In      -         9.445       -         
memory_controller_0.schedule_1_RNI8DF1P[2]      NOR2A      Y        Out     0.440     9.885       -         
schedule_0_sqmuxa_1                             Net        -        -       0.585     -           3         
memory_controller_0.schedule_RNIVJM711[5]       OA1B       C        In      -         10.469      -         
memory_controller_0.schedule_RNIVJM711[5]       OA1B       Y        Out     0.526     10.996      -         
schedule_3_0[0]                                 Net        -        -       0.233     -           1         
memory_controller_0.schedule_RNIS9VIQ2[5]       OR2        B        In      -         11.229      -         
memory_controller_0.schedule_RNIS9VIQ2[5]       OR2        Y        Out     0.699     11.928      -         
schedule_21[0]                                  Net        -        -       1.188     -           8         
memory_controller_0.schedule_1_RNIME5PU3[3]     NOR2B      B        In      -         13.116      -         
memory_controller_0.schedule_1_RNIME5PU3[3]     NOR2B      Y        Out     0.679     13.795      -         
address_out_1_sqmuxa                            Net        -        -       0.927     -           5         
memory_controller_0.busy_hold_RNIR1P7V3         NOR2A      A        In      -         14.722      -         
memory_controller_0.busy_hold_RNIR1P7V3         NOR2A      Y        Out     0.679     15.401      -         
schedule_1_sqmuxa_3                             Net        -        -       0.233     -           1         
memory_controller_0.busy_hold_RNI5V9V8C         OA1B       C        In      -         15.634      -         
memory_controller_0.busy_hold_RNI5V9V8C         OA1B       Y        Out     0.568     16.202      -         
un1_N_3_mux                                     Net        -        -       1.188     -           8         
memory_controller_0.schedule_1_RNO[3]           MX2        S        In      -         17.390      -         
memory_controller_0.schedule_1_RNO[3]           MX2        Y        Out     0.519     17.909      -         
schedule_29[3]                                  Net        -        -       0.233     -           1         
memory_controller_0.schedule_1[3]               DFN1C0     D        In      -         18.142      -         
============================================================================================================
Total path delay (propagation time + setup) of 18.724 is 10.172(54.3%) logic and 8.553(45.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:07s; Memory used current: 129MB peak: 132MB)


Finished timing report (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:07s; Memory used current: 129MB peak: 132MB)

--------------------------------------------------------------------------------
Target Part: M1A3P1000L_FBGA484_STD
Report for cell sram_test.verilog
  Core Cell usage:
              cell count     area count*area
              AND2    12      1.0       12.0
             AND2A     1      1.0        1.0
              AND3    44      1.0       44.0
               AO1    15      1.0       15.0
              AO1A    11      1.0       11.0
              AO1B     1      1.0        1.0
              AO1D     2      1.0        2.0
              AOI1     1      1.0        1.0
             AOI1A     1      1.0        1.0
             AOI1B    11      1.0       11.0
               AX1     6      1.0        6.0
              AX1C    18      1.0       18.0
             AXOI3     1      1.0        1.0
              BUFF     2      1.0        2.0
            CLKINT     5      0.0        0.0
               GND    13      0.0        0.0
               INV    28      1.0       28.0
               MX2   300      1.0      300.0
              MX2A     7      1.0        7.0
              MX2B    10      1.0       10.0
              MX2C     6      1.0        6.0
              NOR2    36      1.0       36.0
             NOR2A    86      1.0       86.0
             NOR2B    68      1.0       68.0
              NOR3     5      1.0        5.0
             NOR3A    16      1.0       16.0
             NOR3B    17      1.0       17.0
             NOR3C    41      1.0       41.0
               OA1     7      1.0        7.0
              OA1A     4      1.0        4.0
              OA1B     5      1.0        5.0
              OA1C     4      1.0        4.0
              OAI1     1      1.0        1.0
               OR2    43      1.0       43.0
              OR2A    24      1.0       24.0
              OR2B     5      1.0        5.0
               OR3    27      1.0       27.0
              OR3A     1      1.0        1.0
              OR3B     4      1.0        4.0
              OR3C     2      1.0        2.0
               PLL     1      0.0        0.0
            PLLINT     1      0.0        0.0
               VCC    13      0.0        0.0
              XA1B     9      1.0        9.0
             XAI1A     7      1.0        7.0
             XNOR2    18      1.0       18.0
               XO1    24      1.0       24.0
              XOR2   114      1.0      114.0


            DFN0C0     5      1.0        5.0
          DFN0E0C0    20      1.0       20.0
          DFN0E0P0     4      1.0        4.0
          DFN0E1C0    17      1.0       17.0
            DFN1C0   227      1.0      227.0
          DFN1E0C0    20      1.0       20.0
          DFN1E1C0   260      1.0      260.0
          DFN1E1P0     2      1.0        2.0
            DFN1P0     8      1.0        8.0
                   -----          ----------
             TOTAL  1641              1608.0


  IO Cell usage:
              cell count
             INBUF     2
            OUTBUF    33
           TRIBUFF    16
                   -----
             TOTAL    51


Core Cells         : 1608 of 24576 (7%)
IO Cells           : 51

  RAM/ROM Usage Summary
Block Rams : 0 of 32 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:07s; Memory used current: 54MB peak: 132MB)

Process took 0h:00m:10s realtime, 0h:00m:07s cputime
# Fri Mar 11 11:09:58 2016

###########################################################]
