****************************************
Report : design
Design : FPALU
Version: P-2019.03-SP2
Date   : Sun Dec  5 02:50:52 2021
****************************************

Design Attribute                         Value
---------------------------------------------------------------------------
Operating Conditions:
  analysis_type                          on_chip_variation
  operating_condition_min_name           tt_1p2v_25c
  process_min                            1
  temperature_min                        25
  voltage_min                            1.2
  tree_type_min                          balanced_case

  operating_condition_max_name           tt_1p2v_25c
  process_max                            1
  temperature_max                        25
  voltage_max                            1.2
  tree_type_max                          balanced_case

Wire Load:                               (use report_wire_load for more information)
  wire_load_mode                         top
  wire_load_model_max                    --
  wire_load_model_min                    --
  wire_load_selection_group_max          --
  wire_load_selection_group_min          --
  wire_load_min_block_size               0

Design Rules:
  max_capacitance                        --
  min_capacitance                        --
  max_fanout                             --
  max_transition                         --
  static_integrity                       --
  dynamic_integrity                      --
  max_area                               --

Timing Ranges:
  early_factor                           --
  late_factor                            --

Pin Input Delays:
None specified.

Pin Output Delays:
None specified.
Fast Analysis:                           disabled

1
****************************************
Report : reference
Design : FPALU
Version: P-2019.03-SP2
Date   : Sun Dec  5 02:50:52 2021
****************************************


Attributes:
    b - black-box (unknown)
    h - hierarchical
    n - noncombinational
    u - contains unmapped logic
    A - abstracted timing model
    E - extracted timing model
    S - Stamp timing model
    Q - Quick timing model (QTM)

Reference          Library       Unit Area   Count    Total Area   Attributes
--------------------------------------------------------------------------------
ADDHXLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   17.28     1          17.28      
AND3X1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     2          17.28      
AO21XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     40        345.60      
AO22XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     78        786.24      
AOI211XLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     20        172.80      
AOI21X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     40        288.00      
AOI221XLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     42        483.84      
AOI222XLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   12.96     9         116.64      
AOI22X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     135      1166.40      
AOI2BB1XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     9          77.76      
AOI2BB2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     3          30.24      
AOI31XLTS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     5          43.20      
AOI32X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     2          20.16      
CLKAND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     14        100.80      
CLKBUFX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     74        426.24      
CLKINVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    4.32     24        103.68      
CMPR32X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   31.68     79       2502.72      
DFFQX1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   24.48     244      5973.12      n
EDFFX1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   34.56     132      4561.92      n
INVX1TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    4.32     5          21.60      
INVX2TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    4.32     492      2125.44      
INVXLTS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    4.32     2           8.64      
MXI2XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     2          23.04      
NAND2BX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     2          14.40      
NAND2BXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     7          50.40      
NAND2X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     61        351.36      
NAND2XLTS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     1           5.76      
NAND3X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     3          21.60      
NAND3XLTS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     7          50.40      
NAND4BXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     1          10.08      
NAND4XLTS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     3          25.92      
NOR2BX1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     9          64.80      
NOR2X1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     14         80.64      
NOR2XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     47        270.72      
NOR3XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     2          14.40      
NOR4XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     8          69.12      
OA21XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     2          17.28      
OA22X1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     2          20.16      
OAI211XLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     6          51.84      
OAI21XLTS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     75        540.00      
OAI221XLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     47        541.44      
OAI222X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   14.40     2          28.80      
OAI22X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     40        345.60      
OAI2BB1X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     6          51.84      
OAI2BB2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     6          60.48      
OAI31X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     4          34.56      
OR2X1TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     4          28.80      
OR3X1TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     1           8.64      
OR4X1TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     2          20.16      
OR4X2TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     3          30.24      
TLATXLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   15.84     23        364.32      n
XNOR2X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     15        172.80      
XOR2X1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     2          23.04      
XOR2XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     8          92.16      
--------------------------------------------------------------------------------
Total 54 references                                   22874.40
1
****************************************
Report : constraint
Design : FPALU
Version: P-2019.03-SP2
Date   : Sun Dec  5 02:50:52 2021
****************************************

                                                   Weighted
    Group (max_delay/setup)      Cost     Weight     Cost
    -----------------------------------------------------
    clk                          0.00      1.00      0.00
    -----------------------------------------------------
    max_delay/setup                                  0.00

                                                   Weighted
    Group (min_delay/hold)       Cost     Weight     Cost
    -----------------------------------------------------
    clk                          0.00      1.00      0.00
    -----------------------------------------------------
    min_delay/hold                                   0.00

    Constraint                                       Cost
    -----------------------------------------------------
    max_delay/setup                                  0.00  (MET)
    min_delay/hold                                   0.00  (MET)
    sequential_clock_pulse_width                     0.00  (MET)
    sequential_clock_min_period                      0.00  (MET)
    max_capacitance                                  0.00  (MET)
    max_transition                                   0.00  (MET)

1
****************************************
Report : constraint
	-all_violators
	-path slack_only
Design : FPALU
Version: P-2019.03-SP2
Date   : Sun Dec  5 02:50:52 2021
****************************************




1
****************************************
Report : timing
	-path_type full
	-delay_type min_max
	-max_paths 1
	-sort_by slack
Design : FPALU
Version: P-2019.03-SP2
Date   : Sun Dec  5 02:50:52 2021
****************************************


  Startpoint: din_uni_a_sgn
               (input port clocked by clk)
  Endpoint: s2_sa_r_reg
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  input external delay                   0.0500     0.0500 f
  din_uni_a_sgn (in)                     0.0248     0.0748 f
  s2_sa_r_reg/D (DFFQX1TS)               0.0000     0.0748 f
  data arrival time                                 0.0748

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock reconvergence pessimism          0.0000     0.0000
  s2_sa_r_reg/CK (DFFQX1TS)                         0.0000 r
  library hold time                     -0.0152    -0.0152
  data required time                               -0.0152
  ---------------------------------------------------------------
  data required time                               -0.0152
  data arrival time                                -0.0748
  ---------------------------------------------------------------
  slack (MET)                                       0.0900



  Startpoint: s2_br4_pp_r_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  s2_br4_pp_r_reg_2_/CK (EDFFX1TS)                      0.0000     0.0000 r
  s2_br4_pp_r_reg_2_/Q (EDFFX1TS)                       0.5872     0.5872 f
  U2005/Y (AOI2BB1XLTS)                                 0.4599     1.0471 f
  intadd_0_U16/CO (CMPR32X2TS)                          0.6881     1.7352 f
  intadd_0_U15/CO (CMPR32X2TS)                          0.4733     2.2085 f
  intadd_0_U14/CO (CMPR32X2TS)                          0.4732     2.6817 f
  intadd_0_U13/CO (CMPR32X2TS)                          0.4733     3.1549 f
  intadd_0_U12/CO (CMPR32X2TS)                          0.4733     3.6282 f
  intadd_0_U11/CO (CMPR32X2TS)                          0.4733     4.1014 f
  intadd_0_U10/CO (CMPR32X2TS)                          0.4733     4.5747 f
  intadd_0_U9/CO (CMPR32X2TS)                           0.4733     5.0480 f
  intadd_0_U8/CO (CMPR32X2TS)                           0.4733     5.5212 f
  intadd_0_U7/CO (CMPR32X2TS)                           0.4733     5.9945 f
  intadd_0_U6/CO (CMPR32X2TS)                           0.4733     6.4677 f
  intadd_0_U5/CO (CMPR32X2TS)                           0.4733     6.9410 f
  intadd_0_U4/CO (CMPR32X2TS)                           0.4733     7.4142 f
  intadd_0_U3/CO (CMPR32X2TS)                           0.4732     7.8874 f
  intadd_0_U2/S (CMPR32X2TS)                            0.4817     8.3691 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)                         0.0000     8.3691 f
  data arrival time                                                8.3691

  clock clk (rise edge)                               662.0000   662.0000
  clock network delay (ideal)                           0.0000   662.0000
  clock reconvergence pessimism                         0.0000   662.0000
  s3_ps0_r_reg_16_/CK (DFFQX1TS)                                 662.0000 r
  library setup time                                   -0.3386   661.6614
  data required time                                             661.6614
  ------------------------------------------------------------------------------
  data required time                                             661.6614
  data arrival time                                               -8.3691
  ------------------------------------------------------------------------------
  slack (MET)                                                    653.2923


1
****************************************
Report : Switching Activity
	
Design : FPALU
Version: P-2019.03-SP2
Date   : Sun Dec  5 02:50:53 2021
****************************************

 Switching Activity Overview Statistics for "FPALU"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             2024(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      2024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     61(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      61
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        404(100.00%)      0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      404
Combinational     1559(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1559
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Static Probability Overview Statistics for "FPALU"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             2024(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      2024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     61(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      61
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        404(100.00%)      0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      404
Combinational     1559(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1559
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
1
****************************************
Report : Switching Activity
	-list_not_annotated
Design : FPALU
Version: P-2019.03-SP2
Date   : Sun Dec  5 02:50:53 2021
****************************************

 Switching Activity Overview Statistics for "FPALU"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             2024(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      2024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     61(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      61
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        404(100.00%)      0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      404
Combinational     1559(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1559
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Static Probability Overview Statistics for "FPALU"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             2024(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      2024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     61(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      61
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        404(100.00%)      0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      404
Combinational     1559(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1559
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


List of nonannotated nets :
1
****************************************
Report : Time Based Power
	-verbose
Design : FPALU
Version: P-2019.03-SP2
Date   : Sun Dec  5 02:50:54 2021
****************************************

Sampling Interval: 1 ns

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)


Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

<no wire load model is set>

Power-specific unit information :
    Voltage Units = 1 V
    Capacitance Units = 1 pf
    Time Units = 1 ns
    Dynamic Power Units = 1 W
    Leakage Power Units = 1 W



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network           1.100e-05    0.0000    0.0000 1.100e-05 (44.17%)  i
register                4.190e-06 5.195e-07 1.367e-08 4.723e-06 (18.97%)  
combinational           5.353e-06 3.438e-06 1.274e-08 8.803e-06 (35.36%)  
sequential              3.105e-07 6.048e-08 5.672e-10 3.715e-07 ( 1.49%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 4.018e-06   (16.14%)
  Cell Internal Power  = 2.085e-05   (83.75%)
  Cell Leakage Power   = 2.698e-08   ( 0.11%)
                         ---------
Total Power            = 2.490e-05  (100.00%)

X Transition Power     = 1.997e-08
Glitching Power        =    0.0000

Peak Power             = 5.891e-03
Peak Time              =     76130

1
****************************************
Report : Time Based Power
	-hierarchy
Design : FPALU
Version: P-2019.03-SP2
Date   : Sun Dec  5 02:50:54 2021
****************************************



                                      Int      Switch   Leak      Total
Hierarchy                             Power    Power    Power     Power    %
--------------------------------------------------------------------------------
FPALU                                 2.09e-05 4.02e-06 2.70e-08  2.49e-05 100.0


                                      Peak     Peak            Glitch   X-tran
Hierarchy                             Power    Time            Power    Power
--------------------------------------------------------------------------------
FPALU                                 5.89e-03   76130-76131      0.000 2.00e-08
1
