{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 17 15:26:15 2022 " "Info: Processing started: Thu Feb 17 15:26:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CONTRLA -c CONTRLA " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CONTRLA -c CONTRLA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contrla.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file contrla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTRLA-trans " "Info: Found design unit 1: CONTRLA-trans" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CONTRLA " "Info: Found entity 1: CONTRLA" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CONTRLA " "Info: Elaborating entity \"CONTRLA\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "compout CONTRLA.vhd(255) " "Warning (10492): VHDL Process Statement warning at CONTRLA.vhd(255): signal \"compout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "compout CONTRLA.vhd(297) " "Warning (10492): VHDL Process Statement warning at CONTRLA.vhd(297): signal \"compout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "compout CONTRLA.vhd(339) " "Warning (10492): VHDL Process Statement warning at CONTRLA.vhd(339): signal \"compout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "addrRegRd GND " "Warning (13410): Pin \"addrRegRd\" is stuck at GND" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "compSel\[0\] GND " "Warning (13410): Pin \"compSel\[0\]\" is stuck at GND" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "opRegRd GND " "Warning (13410): Pin \"opRegRd\" is stuck at GND" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Warning: Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrReg\[6\] " "Warning (15610): No output dependent on input pin \"instrReg\[6\]\"" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrReg\[7\] " "Warning (15610): No output dependent on input pin \"instrReg\[7\]\"" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrReg\[8\] " "Warning (15610): No output dependent on input pin \"instrReg\[8\]\"" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrReg\[9\] " "Warning (15610): No output dependent on input pin \"instrReg\[9\]\"" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrReg\[10\] " "Warning (15610): No output dependent on input pin \"instrReg\[10\]\"" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "184 " "Info: Implemented 184 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Info: Implemented 26 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "139 " "Info: Implemented 139 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4447 " "Info: Peak virtual memory: 4447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 17 15:26:16 2022 " "Info: Processing ended: Thu Feb 17 15:26:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
