INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Half_Adder/Half_Adder.srcs/sources_1/new/Half_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Half_Adder/Half_Adder.srcs/sim_1/new/Half_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Half_Adder/Half_Adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
