OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO CTS-0049] Characterization buffer is: BUFx4_ASAP7_75t_R.
[INFO CTS-0039] Number of created patterns = 12240.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           34          1           12          
[WARNING CTS-0043] 1632 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 10668.
[INFO CTS-0047]     Number of keys in characterization LUT: 1452.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 79 sinks.
[WARNING CTS-0041] Net "net122" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net121" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net120" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net119" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net118" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net117" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net116" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net115" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net114" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net113" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net112" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net111" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net110" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net109" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net108" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net107" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net106" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net105" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net104" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net103" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net102" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net101" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net100" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net99" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net98" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net97" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net96" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net95" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net94" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net93" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net92" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net91" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net90" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net89" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net88" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net87" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net86" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net85" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net84" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net83" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net82" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net81" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net80" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net79" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net78" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net77" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net76" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net75" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net74" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net73" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net72" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net71" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net70" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net69" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net68" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net67" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net66" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net65" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net64" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net63" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net62" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net61" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net60" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net59" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net58" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net57" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net56" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net55" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net54" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net53" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net52" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net51" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net50" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net49" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net48" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net47" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net46" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net45" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net44" has 1 sinks. Skipping...
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 79.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1350  dbu (1 um).
[INFO CTS-0021]  Distance between buffers: 22 units (60 um).
[INFO CTS-0023]  Original sink region: [(3103, 1620), (15274, 15390)].
[INFO CTS-0024]  Normalized sink region: [(2.29852, 1.2), (11.3141, 11.4)].
[INFO CTS-0025]     Width:  9.0156.
[INFO CTS-0026]     Height: 10.2000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 40
    Sub-region size: 9.0156 X 5.1000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 12 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 2 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 20
    Sub-region size: 4.5078 X 5.1000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 12 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 2 delay: 1
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 10
    Sub-region size: 4.5078 X 2.5500
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 10704 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 26 sinks, 2 sinks closer to other cluster.
 Out of 18 sinks, 2 sinks closer to other cluster.
 Out of 17 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 79.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 8:1, 9:2, 10:2, 11:1, 15:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 79
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 19.06 um
[INFO CTS-0102]  Path depth 2 - 2

==========================================================================
cts pre-repair check_setup
--------------------------------------------------------------------------

==========================================================================
cts pre-repair report_tns
--------------------------------------------------------------------------
tns -2204.50

==========================================================================
cts pre-repair report_wns
--------------------------------------------------------------------------
wns -76.79

==========================================================================
cts pre-repair report_worst_slack
--------------------------------------------------------------------------
worst slack -76.79

==========================================================================
cts pre-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_1083_/CLK v
  72.82
_1140_/CLK v
  79.09      0.00      -6.27


==========================================================================
cts pre-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rxd (input port clocked by clk)
Endpoint: _1141_ (falling edge-triggered flip-flop clocked by clk')
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         60.00   60.00 ^ input external delay
     1    0.69    0.00    0.00   60.00 ^ rxd (in)
                                         rxd (net)
                  0.04    0.01   60.01 ^ input19/A (BUFx2_ASAP7_75t_R)
     1    0.57    6.97   13.29   73.30 ^ input19/Y (BUFx2_ASAP7_75t_R)
                                         net19 (net)
                  6.97    0.01   73.31 ^ _1025_/B (OR2x2_ASAP7_75t_R)
     1    0.66    7.55   16.71   90.01 ^ _1025_/Y (OR2x2_ASAP7_75t_R)
                                         _0183_ (net)
                  7.55    0.01   90.03 ^ _1141_/D (DFFLQNx1_ASAP7_75t_R)
                                 90.03   data arrival time

                          0.00    0.00   clock clk' (fall edge)
                          0.00    0.00   clock source latency
     1    1.86    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.65    0.21    0.21 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
     8    7.17   23.10   27.49   27.70 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 23.11    0.30   28.00 ^ clkbuf_3_2__f_clk/A (BUFx4_ASAP7_75t_R)
    15   11.16   31.95   39.73   67.73 ^ clkbuf_3_2__f_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_2__leaf_clk (net)
                 31.97    0.51   68.24 ^ _0622__12/A (INVx1_ASAP7_75t_R)
     1    0.51   11.14   10.84   79.08 v _0622__12/Y (INVx1_ASAP7_75t_R)
                                         net55 (net)
                 11.14    0.00   79.09 v _1141_/CLK (DFFLQNx1_ASAP7_75t_R)
                          0.00   79.09   clock reconvergence pessimism
                         12.29   91.38   library hold time
                                 91.38   data required time
-----------------------------------------------------------------------------
                                 91.38   data required time
                                -90.03   data arrival time
-----------------------------------------------------------------------------
                                 -1.35   slack (VIOLATED)



==========================================================================
cts pre-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _1101_ (falling edge-triggered flip-flop clocked by clk')
Endpoint: _1074_ (falling edge-triggered flip-flop clocked by clk')
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk' (fall edge)
                          0.00    0.00   clock source latency
     1    1.86    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.65    0.21    0.21 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
     8    7.17   23.10   27.49   27.70 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 23.11    0.31   28.01 ^ clkbuf_3_0__f_clk/A (BUFx4_ASAP7_75t_R)
     9    7.00   22.69   35.13   63.14 ^ clkbuf_3_0__f_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_0__leaf_clk (net)
                 22.69    0.17   63.31 ^ _29_52/A (INVx1_ASAP7_75t_R)
     1    0.51    9.48    9.55   72.86 v _29_52/Y (INVx1_ASAP7_75t_R)
                                         net95 (net)
                  9.48    0.00   72.86 v _1101_/CLK (DFFLQNx1_ASAP7_75t_R)
     7    6.20   57.08   80.37  153.23 v _1101_/QN (DFFLQNx1_ASAP7_75t_R)
                                         _0578_ (net)
                 57.08    0.07  153.30 v _1070_/A (HAxp5_ASAP7_75t_R)
    13   11.12  164.40   94.29  247.58 ^ _1070_/CON (HAxp5_ASAP7_75t_R)
                                         _0003_ (net)
                164.40    0.11  247.69 ^ _0656_/A (OR2x2_ASAP7_75t_R)
     2    1.61   16.12   50.19  297.88 ^ _0656_/Y (OR2x2_ASAP7_75t_R)
                                         _0217_ (net)
                 16.12    0.02  297.90 ^ _0658_/A2 (AO21x2_ASAP7_75t_R)
    12    8.98   46.26   40.07  337.97 ^ _0658_/Y (AO21x2_ASAP7_75t_R)
                                         _0219_ (net)
                 46.26    0.07  338.04 ^ _0659_/D (AND4x1_ASAP7_75t_R)
     1    0.57   14.20   34.41  372.45 ^ _0659_/Y (AND4x1_ASAP7_75t_R)
                                         _0220_ (net)
                 14.20    0.02  372.47 ^ _0662_/B (OA211x2_ASAP7_75t_R)
     8    9.83   52.46   48.70  421.17 ^ _0662_/Y (OA211x2_ASAP7_75t_R)
                                         _0223_ (net)
                 52.46    0.11  421.28 ^ _0672_/A2 (OAI22x1_ASAP7_75t_R)
     1    0.65   19.22   18.21  439.48 v _0672_/Y (OAI22x1_ASAP7_75t_R)
                                         _0116_ (net)
                 19.22    0.01  439.49 v _1074_/D (DFFLQNx1_ASAP7_75t_R)
                                439.49   data arrival time

                        300.00  300.00   clock clk' (fall edge)
                          0.00  300.00   clock source latency
     1    1.86    0.00    0.00  300.00 ^ clk (in)
                                         clk (net)
                  0.65    0.21  300.21 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
     8    7.17   23.10   27.49  327.70 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 23.11    0.28  327.98 ^ clkbuf_3_3__f_clk/A (BUFx4_ASAP7_75t_R)
    11    8.24   25.47   36.54  364.52 ^ clkbuf_3_3__f_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_3__leaf_clk (net)
                 25.48    0.10  364.62 ^ _79/A (INVx1_ASAP7_75t_R)
     1    0.51    9.98    9.94  374.56 v _79/Y (INVx1_ASAP7_75t_R)
                                         net122 (net)
                  9.98    0.00  374.56 v _1074_/CLK (DFFLQNx1_ASAP7_75t_R)
                          0.00  374.56   clock reconvergence pessimism
                        -11.85  362.71   library setup time
                                362.71   data required time
-----------------------------------------------------------------------------
                                362.71   data required time
                               -439.49   data arrival time
-----------------------------------------------------------------------------
                                -76.79   slack (VIOLATED)



==========================================================================
cts pre-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _1101_ (falling edge-triggered flip-flop clocked by clk')
Endpoint: _1074_ (falling edge-triggered flip-flop clocked by clk')
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk' (fall edge)
                          0.00    0.00   clock source latency
     1    1.86    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.65    0.21    0.21 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
     8    7.17   23.10   27.49   27.70 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 23.11    0.31   28.01 ^ clkbuf_3_0__f_clk/A (BUFx4_ASAP7_75t_R)
     9    7.00   22.69   35.13   63.14 ^ clkbuf_3_0__f_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_0__leaf_clk (net)
                 22.69    0.17   63.31 ^ _29_52/A (INVx1_ASAP7_75t_R)
     1    0.51    9.48    9.55   72.86 v _29_52/Y (INVx1_ASAP7_75t_R)
                                         net95 (net)
                  9.48    0.00   72.86 v _1101_/CLK (DFFLQNx1_ASAP7_75t_R)
     7    6.20   57.08   80.37  153.23 v _1101_/QN (DFFLQNx1_ASAP7_75t_R)
                                         _0578_ (net)
                 57.08    0.07  153.30 v _1070_/A (HAxp5_ASAP7_75t_R)
    13   11.12  164.40   94.29  247.58 ^ _1070_/CON (HAxp5_ASAP7_75t_R)
                                         _0003_ (net)
                164.40    0.11  247.69 ^ _0656_/A (OR2x2_ASAP7_75t_R)
     2    1.61   16.12   50.19  297.88 ^ _0656_/Y (OR2x2_ASAP7_75t_R)
                                         _0217_ (net)
                 16.12    0.02  297.90 ^ _0658_/A2 (AO21x2_ASAP7_75t_R)
    12    8.98   46.26   40.07  337.97 ^ _0658_/Y (AO21x2_ASAP7_75t_R)
                                         _0219_ (net)
                 46.26    0.07  338.04 ^ _0659_/D (AND4x1_ASAP7_75t_R)
     1    0.57   14.20   34.41  372.45 ^ _0659_/Y (AND4x1_ASAP7_75t_R)
                                         _0220_ (net)
                 14.20    0.02  372.47 ^ _0662_/B (OA211x2_ASAP7_75t_R)
     8    9.83   52.46   48.70  421.17 ^ _0662_/Y (OA211x2_ASAP7_75t_R)
                                         _0223_ (net)
                 52.46    0.11  421.28 ^ _0672_/A2 (OAI22x1_ASAP7_75t_R)
     1    0.65   19.22   18.21  439.48 v _0672_/Y (OAI22x1_ASAP7_75t_R)
                                         _0116_ (net)
                 19.22    0.01  439.49 v _1074_/D (DFFLQNx1_ASAP7_75t_R)
                                439.49   data arrival time

                        300.00  300.00   clock clk' (fall edge)
                          0.00  300.00   clock source latency
     1    1.86    0.00    0.00  300.00 ^ clk (in)
                                         clk (net)
                  0.65    0.21  300.21 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
     8    7.17   23.10   27.49  327.70 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 23.11    0.28  327.98 ^ clkbuf_3_3__f_clk/A (BUFx4_ASAP7_75t_R)
    11    8.24   25.47   36.54  364.52 ^ clkbuf_3_3__f_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_3__leaf_clk (net)
                 25.48    0.10  364.62 ^ _79/A (INVx1_ASAP7_75t_R)
     1    0.51    9.98    9.94  374.56 v _79/Y (INVx1_ASAP7_75t_R)
                                         net122 (net)
                  9.98    0.00  374.56 v _1074_/CLK (DFFLQNx1_ASAP7_75t_R)
                          0.00  374.56   clock reconvergence pessimism
                        -11.85  362.71   library setup time
                                362.71   data required time
-----------------------------------------------------------------------------
                                362.71   data required time
                               -439.49   data arrival time
-----------------------------------------------------------------------------
                                -76.79   slack (VIOLATED)



==========================================================================
cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts pre-repair max_slew_check_slack
--------------------------------------------------------------------------
155.59352111816406

==========================================================================
cts pre-repair max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts pre-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4862

==========================================================================
cts pre-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_capacitance_check_slack
--------------------------------------------------------------------------
11.83314323425293

==========================================================================
cts pre-repair max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
cts pre-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.5136

==========================================================================
cts pre-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts pre-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts pre-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts pre-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 45

==========================================================================
cts pre-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
cts pre-repair critical path delay
--------------------------------------------------------------------------
439.4931

==========================================================================
cts pre-repair critical path slack
--------------------------------------------------------------------------
-76.7854

==========================================================================
cts pre-repair slack div critical path delay
--------------------------------------------------------------------------
-17.471355

==========================================================================
cts pre-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.01e-04   1.07e-04   1.84e-08   6.08e-04  31.5%
Combinational          6.61e-04   6.60e-04   7.62e-08   1.32e-03  68.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.16e-03   7.67e-04   9.45e-08   1.93e-03 100.0%
                          60.2%      39.8%       0.0%

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 83 u^2 38% utilization.

[INFO RSZ-0058] Using max wire length 192um.

==========================================================================
cts post-repair check_setup
--------------------------------------------------------------------------

==========================================================================
cts post-repair report_tns
--------------------------------------------------------------------------
tns -2204.50

==========================================================================
cts post-repair report_wns
--------------------------------------------------------------------------
wns -76.79

==========================================================================
cts post-repair report_worst_slack
--------------------------------------------------------------------------
worst slack -76.79

==========================================================================
cts post-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_1083_/CLK v
  72.82
_1140_/CLK v
  79.09      0.00      -6.27


==========================================================================
cts post-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rxd (input port clocked by clk)
Endpoint: _1141_ (falling edge-triggered flip-flop clocked by clk')
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         60.00   60.00 ^ input external delay
     1    0.69    0.00    0.00   60.00 ^ rxd (in)
                                         rxd (net)
                  0.04    0.01   60.01 ^ input19/A (BUFx2_ASAP7_75t_R)
     1    0.57    6.97   13.29   73.30 ^ input19/Y (BUFx2_ASAP7_75t_R)
                                         net19 (net)
                  6.97    0.01   73.31 ^ _1025_/B (OR2x2_ASAP7_75t_R)
     1    0.66    7.55   16.71   90.01 ^ _1025_/Y (OR2x2_ASAP7_75t_R)
                                         _0183_ (net)
                  7.55    0.01   90.03 ^ _1141_/D (DFFLQNx1_ASAP7_75t_R)
                                 90.03   data arrival time

                          0.00    0.00   clock clk' (fall edge)
                          0.00    0.00   clock source latency
     1    1.86    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.65    0.21    0.21 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
     8    7.17   23.10   27.49   27.70 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 23.11    0.30   28.00 ^ clkbuf_3_2__f_clk/A (BUFx4_ASAP7_75t_R)
    15   11.16   31.95   39.73   67.73 ^ clkbuf_3_2__f_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_2__leaf_clk (net)
                 31.97    0.51   68.24 ^ _0622__12/A (INVx1_ASAP7_75t_R)
     1    0.51   11.14   10.84   79.08 v _0622__12/Y (INVx1_ASAP7_75t_R)
                                         net55 (net)
                 11.14    0.00   79.09 v _1141_/CLK (DFFLQNx1_ASAP7_75t_R)
                          0.00   79.09   clock reconvergence pessimism
                         12.29   91.38   library hold time
                                 91.38   data required time
-----------------------------------------------------------------------------
                                 91.38   data required time
                                -90.03   data arrival time
-----------------------------------------------------------------------------
                                 -1.35   slack (VIOLATED)



==========================================================================
cts post-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _1101_ (falling edge-triggered flip-flop clocked by clk')
Endpoint: _1074_ (falling edge-triggered flip-flop clocked by clk')
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk' (fall edge)
                          0.00    0.00   clock source latency
     1    1.86    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.65    0.21    0.21 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
     8    7.17   23.10   27.49   27.70 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 23.11    0.31   28.01 ^ clkbuf_3_0__f_clk/A (BUFx4_ASAP7_75t_R)
     9    7.00   22.69   35.13   63.14 ^ clkbuf_3_0__f_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_0__leaf_clk (net)
                 22.69    0.17   63.31 ^ _29_52/A (INVx1_ASAP7_75t_R)
     1    0.51    9.48    9.55   72.86 v _29_52/Y (INVx1_ASAP7_75t_R)
                                         net95 (net)
                  9.48    0.00   72.86 v _1101_/CLK (DFFLQNx1_ASAP7_75t_R)
     7    6.20   57.08   80.37  153.23 v _1101_/QN (DFFLQNx1_ASAP7_75t_R)
                                         _0578_ (net)
                 57.08    0.07  153.30 v _1070_/A (HAxp5_ASAP7_75t_R)
    13   11.12  164.40   94.29  247.58 ^ _1070_/CON (HAxp5_ASAP7_75t_R)
                                         _0003_ (net)
                164.40    0.11  247.69 ^ _0656_/A (OR2x2_ASAP7_75t_R)
     2    1.61   16.12   50.19  297.88 ^ _0656_/Y (OR2x2_ASAP7_75t_R)
                                         _0217_ (net)
                 16.12    0.02  297.90 ^ _0658_/A2 (AO21x2_ASAP7_75t_R)
    12    8.98   46.26   40.07  337.97 ^ _0658_/Y (AO21x2_ASAP7_75t_R)
                                         _0219_ (net)
                 46.26    0.07  338.04 ^ _0659_/D (AND4x1_ASAP7_75t_R)
     1    0.57   14.20   34.41  372.45 ^ _0659_/Y (AND4x1_ASAP7_75t_R)
                                         _0220_ (net)
                 14.20    0.02  372.47 ^ _0662_/B (OA211x2_ASAP7_75t_R)
     8    9.83   52.46   48.70  421.17 ^ _0662_/Y (OA211x2_ASAP7_75t_R)
                                         _0223_ (net)
                 52.46    0.11  421.28 ^ _0672_/A2 (OAI22x1_ASAP7_75t_R)
     1    0.65   19.22   18.21  439.48 v _0672_/Y (OAI22x1_ASAP7_75t_R)
                                         _0116_ (net)
                 19.22    0.01  439.49 v _1074_/D (DFFLQNx1_ASAP7_75t_R)
                                439.49   data arrival time

                        300.00  300.00   clock clk' (fall edge)
                          0.00  300.00   clock source latency
     1    1.86    0.00    0.00  300.00 ^ clk (in)
                                         clk (net)
                  0.65    0.21  300.21 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
     8    7.17   23.10   27.49  327.70 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 23.11    0.28  327.98 ^ clkbuf_3_3__f_clk/A (BUFx4_ASAP7_75t_R)
    11    8.24   25.47   36.54  364.52 ^ clkbuf_3_3__f_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_3__leaf_clk (net)
                 25.48    0.10  364.62 ^ _79/A (INVx1_ASAP7_75t_R)
     1    0.51    9.98    9.94  374.56 v _79/Y (INVx1_ASAP7_75t_R)
                                         net122 (net)
                  9.98    0.00  374.56 v _1074_/CLK (DFFLQNx1_ASAP7_75t_R)
                          0.00  374.56   clock reconvergence pessimism
                        -11.85  362.71   library setup time
                                362.71   data required time
-----------------------------------------------------------------------------
                                362.71   data required time
                               -439.49   data arrival time
-----------------------------------------------------------------------------
                                -76.79   slack (VIOLATED)



==========================================================================
cts post-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _1101_ (falling edge-triggered flip-flop clocked by clk')
Endpoint: _1074_ (falling edge-triggered flip-flop clocked by clk')
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk' (fall edge)
                          0.00    0.00   clock source latency
     1    1.86    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.65    0.21    0.21 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
     8    7.17   23.10   27.49   27.70 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 23.11    0.31   28.01 ^ clkbuf_3_0__f_clk/A (BUFx4_ASAP7_75t_R)
     9    7.00   22.69   35.13   63.14 ^ clkbuf_3_0__f_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_0__leaf_clk (net)
                 22.69    0.17   63.31 ^ _29_52/A (INVx1_ASAP7_75t_R)
     1    0.51    9.48    9.55   72.86 v _29_52/Y (INVx1_ASAP7_75t_R)
                                         net95 (net)
                  9.48    0.00   72.86 v _1101_/CLK (DFFLQNx1_ASAP7_75t_R)
     7    6.20   57.08   80.37  153.23 v _1101_/QN (DFFLQNx1_ASAP7_75t_R)
                                         _0578_ (net)
                 57.08    0.07  153.30 v _1070_/A (HAxp5_ASAP7_75t_R)
    13   11.12  164.40   94.29  247.58 ^ _1070_/CON (HAxp5_ASAP7_75t_R)
                                         _0003_ (net)
                164.40    0.11  247.69 ^ _0656_/A (OR2x2_ASAP7_75t_R)
     2    1.61   16.12   50.19  297.88 ^ _0656_/Y (OR2x2_ASAP7_75t_R)
                                         _0217_ (net)
                 16.12    0.02  297.90 ^ _0658_/A2 (AO21x2_ASAP7_75t_R)
    12    8.98   46.26   40.07  337.97 ^ _0658_/Y (AO21x2_ASAP7_75t_R)
                                         _0219_ (net)
                 46.26    0.07  338.04 ^ _0659_/D (AND4x1_ASAP7_75t_R)
     1    0.57   14.20   34.41  372.45 ^ _0659_/Y (AND4x1_ASAP7_75t_R)
                                         _0220_ (net)
                 14.20    0.02  372.47 ^ _0662_/B (OA211x2_ASAP7_75t_R)
     8    9.83   52.46   48.70  421.17 ^ _0662_/Y (OA211x2_ASAP7_75t_R)
                                         _0223_ (net)
                 52.46    0.11  421.28 ^ _0672_/A2 (OAI22x1_ASAP7_75t_R)
     1    0.65   19.22   18.21  439.48 v _0672_/Y (OAI22x1_ASAP7_75t_R)
                                         _0116_ (net)
                 19.22    0.01  439.49 v _1074_/D (DFFLQNx1_ASAP7_75t_R)
                                439.49   data arrival time

                        300.00  300.00   clock clk' (fall edge)
                          0.00  300.00   clock source latency
     1    1.86    0.00    0.00  300.00 ^ clk (in)
                                         clk (net)
                  0.65    0.21  300.21 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
     8    7.17   23.10   27.49  327.70 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 23.11    0.28  327.98 ^ clkbuf_3_3__f_clk/A (BUFx4_ASAP7_75t_R)
    11    8.24   25.47   36.54  364.52 ^ clkbuf_3_3__f_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_3__leaf_clk (net)
                 25.48    0.10  364.62 ^ _79/A (INVx1_ASAP7_75t_R)
     1    0.51    9.98    9.94  374.56 v _79/Y (INVx1_ASAP7_75t_R)
                                         net122 (net)
                  9.98    0.00  374.56 v _1074_/CLK (DFFLQNx1_ASAP7_75t_R)
                          0.00  374.56   clock reconvergence pessimism
                        -11.85  362.71   library setup time
                                362.71   data required time
-----------------------------------------------------------------------------
                                362.71   data required time
                               -439.49   data arrival time
-----------------------------------------------------------------------------
                                -76.79   slack (VIOLATED)



==========================================================================
cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts post-repair max_slew_check_slack
--------------------------------------------------------------------------
155.59352111816406

==========================================================================
cts post-repair max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts post-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4862

==========================================================================
cts post-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_capacitance_check_slack
--------------------------------------------------------------------------
11.83314323425293

==========================================================================
cts post-repair max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
cts post-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.5136

==========================================================================
cts post-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts post-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts post-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts post-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 45

==========================================================================
cts post-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
cts post-repair critical path delay
--------------------------------------------------------------------------
439.4931

==========================================================================
cts post-repair critical path slack
--------------------------------------------------------------------------
-76.7854

==========================================================================
cts post-repair slack div critical path delay
--------------------------------------------------------------------------
-17.471355

==========================================================================
cts post-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.01e-04   1.07e-04   1.84e-08   6.08e-04  31.5%
Combinational          6.61e-04   6.60e-04   7.62e-08   1.32e-03  68.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.16e-03   7.67e-04   9.45e-08   1.93e-03 100.0%
                          60.2%      39.8%       0.0%

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 83 u^2 38% utilization.

Placement Analysis
---------------------------------
total displacement         39.3 u
average displacement        0.1 u
max displacement            1.2 u
original HPWL            1106.0 u
legalized HPWL           1204.4 u
delta HPWL                    9 %

Repair setup and hold violations...
TNS end percent 100
[INFO RSZ-0094] Found 45 endpoints with setup violations.
[INFO RSZ-0045] Inserted 31 buffers, 1 to split loads.
[INFO RSZ-0041] Resized 27 instances.
[INFO RSZ-0043] Swapped pins on 3 instances.
[INFO RSZ-0049] Cloned 1 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
[INFO RSZ-0046] Found 1 endpoints with hold violations.
[INFO RSZ-0032] Inserted 1 hold buffers.
Error: cts.tcl, 110 couldn't execute "eqy": no such file or directory
Command exited with non-zero status 1
Elapsed time: 0:02.99[h:]min:sec. CPU time: user 2.93 sys 0.05 (99%). Peak memory: 205412KB.
