<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="CommandRefTopic" />
<meta name="DC.Title" content="mem load" />
<meta name="abstract" content="Updates the simulation memory contents of a specified instance." />
<meta name="description" content="Updates the simulation memory contents of a specified instance." />
<meta name="prodname" content="Questa SIM Command Reference Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-07-02" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_ref" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.4" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM Command Reference Manual" />
<meta name="CSHelp" content="no" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.030,doc.type.documentation.ref,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="idc295ce4e-4348-4d93-ac0e-0d5ae9520620" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>mem load</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="mem load" />
<meta name="attributes" content="product.version.2020.4,sort.order.030,doc.type.documentation.ref,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="syn-arg" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">mem load</h1>
<div class="body refbody CommandRefBody-Var1"><div class="abstract CommandRefAbstract"><span class="shortdesc">Updates
the simulation memory contents of a specified instance.</span>
</div>
<div class="section Usages"><h2 class="title Subheading sectiontitle">Syntax</h2><div class="section UsageSet"><p class="lines UsageLine">mem load {<a class="xref fm:HeadingOnly" href="#idc295ce4e-4348-4d93-ac0e-0d5ae9520620__id0b2dee9c-e7d8-498b-8dc9-47ad9027e494">‑infile &lt;infile&gt;</a> | <a class="xref fm:HeadingOnly" href="#idc295ce4e-4348-4d93-ac0e-0d5ae9520620__idcefacc2f-87e0-47ff-a9a5-50eed0290f87">‑filldata &lt;data_word&gt;</a> [<a class="xref fm:HeadingOnly" href="#idc295ce4e-4348-4d93-ac0e-0d5ae9520620__id0b2dee9c-e7d8-498b-8dc9-47ad9027e494">‑infile &lt;infile&gt;</a>]} [<a class="xref fm:HeadingOnly" href="#idc295ce4e-4348-4d93-ac0e-0d5ae9520620__idbd6a0186-d762-4ce2-bd96-cfd71736d090">‑endaddress &lt;end&gt;</a>]<br />
[<a class="xref fm:HeadingOnly" href="#idc295ce4e-4348-4d93-ac0e-0d5ae9520620__id348a8435-62b8-4fe1-a219-01478f1c4f9f">‑fillradix &lt;radix_type&gt;</a>] [<a class="xref fm:HeadingOnly" href="#idc295ce4e-4348-4d93-ac0e-0d5ae9520620__id81629d3b-d0ec-4f6a-8280-e8f14a735684">‑filltype {dec | inc | rand | value}</a>] [<a class="xref fm:HeadingOnly" href="#idc295ce4e-4348-4d93-ac0e-0d5ae9520620__id667f0e27-1db3-4831-8912-f9ed75266775">‑format [bin | hex | mti]</a>]<br />
[<a class="xref fm:HeadingOnly" href="#idc295ce4e-4348-4d93-ac0e-0d5ae9520620__id90fd5912-a816-448c-b985-8a7086883933">&lt;path&gt;</a>] [<a class="xref fm:HeadingOnly" href="#idc295ce4e-4348-4d93-ac0e-0d5ae9520620__id6c5db486-86e4-4a47-b7d5-717819d63088">‑skip &lt;Nwords&gt;</a>] [<a class="xref fm:HeadingOnly" href="#idc295ce4e-4348-4d93-ac0e-0d5ae9520620__id97ad7a36-aa55-42d7-a1ad-5ae39942c272">‑startaddress &lt;st&gt;</a>] [<a class="xref fm:HeadingOnly" href="#idc295ce4e-4348-4d93-ac0e-0d5ae9520620__idee24764c-e1e2-4ec3-b1bf-2de4b1ae35cb">‑truncate</a>] </p>
</div>
</div>
<div class="section Descriptions"><h2 class="title Subheading sectiontitle">Description</h2><p class="p">A relocatable memory file is one that has
been saved without address information. You can load a relocatable
memory file into the instance of a memory core by specifying an
address range on the mem load command line. If you do not specify
an address range (starting and ending address), the memory is loaded
starting at the first location.</p>
<p class="p">You can upload contents either from a memory data file, a memory
pattern, or both. If you specify both, the pattern is applied only
to memory locations not contained in the file. </p>
<p class="p">The order
in which the data is placed into the memory depends on the format
specified by the ‑format option. If you choose bin or hex format,
the memory is filled low to high, to be compatible with $readmem
commands. This is in contrast to the default MTI format, which fills the
memory according to the memory declaration, from left index to right
index.</p>
<p class="p">For Verilog
objects and VHDL integers and std_logic types: if the word width
in a file is wider than the word width of the memory, the leftmost
bits (msb) in the data words are ignored. To allow wide words, use
the -truncate option to ignore the msb bits that exceed the memory word
size. If the word width in the file is less than the width of the
memory, and the leftmost digit of the file data is not ’X’, then
the leftmost bits are zero filled. Otherwise, they are X‑filled.</p>
<p class="p">The type of
data required for the -filldata argument depends on the -filltype specified:</p>
<ul class="ul"><li class="li" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620__idabca5ec6-576e-4e38-88e3-0aab6bc6aeab"><p class="p">For fixed pattern
values, the fill pattern is repeatedly tiled to initialize the specified
memory block. The pattern can contain multiple word values for this
option.</p>
</li>
<li class="li" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620__id32e190aa-268d-4c25-9b54-c52169ab71ee"><p class="p">For incrementing
or decrementing patterns, each memory word is treated as an unsigned
quantity, and each successive memory location is filled in with
a value one higher or lower than the previous value. The initial
value must be specified. </p>
</li>
<li class="li" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620__id173bd71d-6dfa-4327-b11d-2d40d59c1ec1"><p class="p">For a random pattern,
a random data sequence is generated to fill in the memory values.
The data type in the sequence will match the type stored in the
memory. For std_logic and associated types, unsigned integer sequences
are generated. You can specify a seed value on the command line.
For any given seed, the generated sequence is identical.</p>
</li>
</ul>
<p class="p">The pattern
data is interpreted according to the default system radix setting.
However, you can override this setting with a standard Verilog-style
‘&lt;radix_char&gt;&lt;data&gt; specification.</p>
</div>
<div class="section Arguments"><h2 class="title Subheading sectiontitle">Arguments</h2><div class="section ArgumentSet" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620__id588ea571-c24f-4843-ae8a-7a21b3cb6cd5"><dl class="dl ArgumentList"><dt class="dt ArgumentName dlterm" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620__id0b2dee9c-e7d8-498b-8dc9-47ad9027e494">‑infile &lt;infile&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(required
unless the ‑filldata argument is used) Updates memory data from
the specified file.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620__id83d8811d-9c31-4143-a3a6-ede3f926c287"><p class="p Opt">&lt;infile&gt;
— The name of a memory file.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620__idbd6a0186-d762-4ce2-bd96-cfd71736d090">‑endaddress &lt;end&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the end address for a range of addresses to load.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620__id081838c8-c8df-4cf5-8550-4acb8003f112"><p class="p Opt">&lt;end&gt;
— Specified as any valid address in the memory.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620__id81629d3b-d0ec-4f6a-8280-e8f14a735684">‑filltype {dec | inc | rand | value}</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional,
use with the ‑filldata argument) Fills in memory addresses in an
algorithmic pattern, starting with the data word specified in ‑filldata. Specifying
a fill pattern without a file option fills the entire memory or
specified address range with the specified pattern. If you specify
both, the pattern applies only to memory locations not contained
in the file. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620__id490ef06d-af69-4913-9776-b420891bcf16"><p class="p Opt">dec — Decrement
each succeeding memory word by one digit.</p>
</li>
<li class="li ArgOption" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620__idbd96c216-3d9b-4354-b9af-9a661f4b29ba"><p class="p Opt">inc — Increment
each succeeding memory word by one digit.</p>
</li>
<li class="li ArgOption" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620__idef693d07-9c4b-4a9e-aeaa-d379c9a4bd27"><p class="p Opt">rand —
Randomly generate each succeeding memory word, starting with the
word specified by ‑filldata as the seed.</p>
</li>
<li class="li ArgOption" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620__id0e7367f8-5673-44c5-98c2-3417234c150b"><p class="p Opt">value —
Value (default) Substitute each memory word in the range with the
value specified in ‑filldata.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620__idcefacc2f-87e0-47ff-a9a5-50eed0290f87">‑filldata &lt;data_word&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(required
unless ‑infile is used) Specifies the data word to use to fill memory
addresses in the pattern specified by ‑filltype.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620__idf9126e6f-1c47-4f4b-a711-9287ce64b466"><p class="p Opt">&lt;data_word&gt;
— Specifies the data word. Must be in the same format specified
by the ‑fillradix switch. </p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620__id348a8435-62b8-4fe1-a219-01478f1c4f9f">‑fillradix &lt;radix_type&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional,
use with -filldata) Specifies the radix of the data specified by
the ‑filldata switch. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620__id20d11ffd-45e2-45a2-9669-06065324f962"><p class="p Opt">&lt;radix_type&gt;
— Valid entries (or any unique abbreviations) are: binary, decimal,
unsigned, octal, hex, symbolic, and default.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620__id667f0e27-1db3-4831-8912-f9ed75266775">‑format [bin | hex | mti]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional,
use with -infile) Specifies the format of the file to load. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620__id4247cdba-2e81-4969-af41-1b1ff11f6915"><p class="p Opt">bin — Specifies
binary data format.</p>
</li>
<li class="li ArgOption" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620__id5b086040-7246-45ed-9ef7-5c140ab4f47d"><p class="p Opt">hex — Specifies
hex format.</p>
</li>
<li class="li ArgOption" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620__ida689a7cf-2bb1-4428-8e82-ecfd25a6e664"><p class="p Opt">mti — MTI
format. (default).</p>
</li>
</ul>
<p class="p">The bin
and hex values are the standard Verilog hex and binary memory pattern
file formats. These can be used with Verilog memories, and with
VHDL memories composed of std_logic types.</p>
<p class="p">The MTI
memory data file format stores internal file address and data radix
settings within the file itself, so you do not need to specify these
settings on the mem load command line. If a format specified on
the command line and the format signature stored internally within
the file do not agree, the file cannot be loaded. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620__id90fd5912-a816-448c-b985-8a7086883933">&lt;path&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
The hierarchical path to the memory instance. If the memory instance
name is unique, you can use shorthand instance names. The default
is the current context, as shown in the Structure window.</p>
<p class="p">You can
specify memory address indexes in the instance name, also. If addresses
are specified both in the instance name and the file, only the intersection
of the two address ranges is populated with memory data. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620__id6c5db486-86e4-4a47-b7d5-717819d63088">‑skip &lt;Nwords&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the number of words to skip between each fill pattern
value. Used with ‑filltype and ‑filldata.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620__id4209d29e-faa7-44ab-b92d-c147ac373ad4"><p class="p Opt">&lt;Nwords&gt;
— Specified as an unsigned integer. </p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620__id97ad7a36-aa55-42d7-a1ad-5ae39942c272">‑startaddress &lt;st&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the start address for a range of addresses to load. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620__ide8d0546e-489e-4903-8a95-0157e3d7b8c9"><p class="p Opt">&lt;st&gt;
— Any valid address in the memory.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620__idee24764c-e1e2-4ec3-b1bf-2de4b1ae35cb">‑truncate</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Ignores any most significant bits (msb) in a memory word that exceed
the memory word size. By default, when memory word size is exceeded,
an error results.</p>
</dd>
</dl>
</div>
</div>
<div class="section Examples"><h2 class="title Subheading sectiontitle">Examples</h2><ul class="ul"><li class="li" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620__idddca8354-b073-4a3a-9f1d-d7fd2994d475"><p class="p">Load the
memory pattern from the file <span class="ph filepath italic">vals.mem</span> to
the memory instance /top/m/mem, filling the rest of the memory with
the fixed-value 1‘b0. </p>
<p class="lines ApplCommand">mem load -infile vals.mem -format bin -filltype value -filldata 1'b0  /top/m/mem</p>
<p class="p">When you enter
the mem display command on memory addresses 0 through 12, you see
the following:</p>
<pre class="pre codeblock leveled"><code>mem display -startaddress 0 -endaddress 12 /top/m/mem
#  0: 0000000000000000 0000000000000001 0000000000000010 0000000000000011
#  4: 0000000000000100 0000000000000101 0000000000000110 0000000000000111
#  8: 0000000000001000 0000000000001001 0000000000000000 0000000000000000
# 12: 0000000000000000
</code></pre></li>
<li class="li" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620__id078594b9-62b5-4551-bbd2-32be9780b98f"><p class="p">Load the
memory pattern from the file <span class="ph filepath italic">vals.mem</span> to the
memory instance /top/m/mru_mem, filling the rest of the memory with
the fixed-value 16'Hbeef.</p>
<p class="lines ApplCommand">mem load -infile vals.mem -format hex -st 0 -end 12 -filltype value -filldata 16'Hbeef <br />
   /top/m/mru_mem</p>
</li>
<li class="li" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620__id86a670d9-1d22-4f22-ac5c-33ac6fa38d7a"><p class="p">Load memory
instance /top/mem2 with two words of memory data using the Verilog
Hex format, skipping 3 words after each fill pattern sequence.</p>
<p class="lines ApplCommand">mem load -filltype value -filldata "16'hab 16'hcd" /top/mem2 ‑skip 3</p>
</li>
<li class="li" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620__id6b34df90-73cf-43ce-a013-d1c23d447e74"><p class="p">Load memory
instance /top/mem with zeros (0).</p>
<p class="lines ApplCommand">mem load -filldata 0 /top/mem </p>
</li>
<li class="li" id="idc295ce4e-4348-4d93-ac0e-0d5ae9520620__idf1bf861f-611d-4db8-886e-bebf1eba07ca"><p class="p">Truncate
the msb bits that exceed the maximum word size (specified in HDL
code).</p>
<p class="lines ApplCommand">mem load -format h -truncate -infile data_files/data.out /top/m_reg_inc/mem</p>
</li>
</ul>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCChap_CommandsAM_idbb60d8f2.html" title="This chapter describes Questa SIM commands, listed alphabetically from A through M, that you can enter either on the command line of the Main window or in a DO file. Some commands are automatically entered on the command line when you use the graphical user interface.">Commands (A - M)</a></div>
</div>

<div class="linklist linklist relinfo"><strong>Related Topics</strong><br />

<div><a class="link" href="../topics/Command_MemSave_id27cad00f.html#id27cad00f-c8be-4196-b575-24b4a1d82549__" title="Saves the contents of a memory instance to a file in any of the supported formats: Verilog binary, Verilog hex, and MTI memory pattern data.">mem save</a></div></div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_ref"
                DocTitle = "Questa® SIM Command Reference Manual"
                PageTitle = "mem load"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Command_MemLoad_idc295ce4e.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM Command Reference Manual, v2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>