#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Jul 20 11:23:21 2016
# Process ID: 19207
# Current directory: /net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.runs/synth_1
# Command line: vivado -log HoughFilter.vds -mode batch -messageDb vivado.pb -notrace -source HoughFilter.tcl
# Log file: /net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.runs/synth_1/HoughFilter.vds
# Journal file: /net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source HoughFilter.tcl -notrace
Command: synth_design -top HoughFilter -part xc7k480tffg901-2 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k480t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k480t'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -202 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1113.922 ; gain = 176.953 ; free physical = 11840 ; free virtual = 31074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'HoughFilter' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughFilter.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughFilter.vhd:33]
INFO: [Synth 8-638] synthesizing module 'HoughColumn' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:24]
	Parameter mbin bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'HoughCell' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughCell.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'HoughCell' (1#1) [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughCell.vhd:19]
INFO: [Synth 8-4471] merging register 'valid0_reg' into 'dspStub0_reg[valid]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:168]
INFO: [Synth 8-4471] merging register 'dspStub1_reg[valid]' into 'valid1_reg' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:175]
INFO: [Synth 8-4471] merging register 'dspStub_reg[valid]' into 'dspValid_reg' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'HoughColumn' (2#1) [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HoughColumn__parameterized0' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:24]
	Parameter mbin bound to: 6 - type: integer 
INFO: [Synth 8-4471] merging register 'valid0_reg' into 'dspStub0_reg[valid]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:168]
INFO: [Synth 8-4471] merging register 'dspStub1_reg[valid]' into 'valid1_reg' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:175]
INFO: [Synth 8-4471] merging register 'dspStub_reg[valid]' into 'dspValid_reg' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'HoughColumn__parameterized0' (2#1) [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HoughColumn__parameterized1' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:24]
	Parameter mbin bound to: 5 - type: integer 
INFO: [Synth 8-4471] merging register 'valid0_reg' into 'dspStub0_reg[valid]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:168]
INFO: [Synth 8-4471] merging register 'dspStub1_reg[valid]' into 'valid1_reg' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:175]
INFO: [Synth 8-4471] merging register 'dspStub_reg[valid]' into 'dspValid_reg' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'HoughColumn__parameterized1' (2#1) [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HoughColumn__parameterized2' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:24]
	Parameter mbin bound to: 4 - type: integer 
INFO: [Synth 8-4471] merging register 'valid0_reg' into 'dspStub0_reg[valid]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:168]
INFO: [Synth 8-4471] merging register 'dspStub1_reg[valid]' into 'valid1_reg' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:175]
INFO: [Synth 8-4471] merging register 'dspStub_reg[valid]' into 'dspValid_reg' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'HoughColumn__parameterized2' (2#1) [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HoughColumn__parameterized3' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:24]
	Parameter mbin bound to: 3 - type: integer 
INFO: [Synth 8-4471] merging register 'valid0_reg' into 'dspStub0_reg[valid]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:168]
INFO: [Synth 8-4471] merging register 'dspStub1_reg[valid]' into 'valid1_reg' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:175]
INFO: [Synth 8-4471] merging register 'dspStub_reg[valid]' into 'dspValid_reg' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'HoughColumn__parameterized3' (2#1) [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HoughColumn__parameterized4' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:24]
	Parameter mbin bound to: 2 - type: integer 
INFO: [Synth 8-4471] merging register 'valid0_reg' into 'dspStub0_reg[valid]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:168]
INFO: [Synth 8-4471] merging register 'dspStub1_reg[valid]' into 'valid1_reg' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:175]
INFO: [Synth 8-4471] merging register 'dspStub_reg[valid]' into 'dspValid_reg' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'HoughColumn__parameterized4' (2#1) [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HoughColumn__parameterized5' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:24]
	Parameter mbin bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'valid0_reg' into 'dspStub0_reg[valid]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:168]
INFO: [Synth 8-4471] merging register 'dspStub1_reg[valid]' into 'valid1_reg' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:175]
INFO: [Synth 8-4471] merging register 'dspStub_reg[valid]' into 'dspValid_reg' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'HoughColumn__parameterized5' (2#1) [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HoughColumn__parameterized6' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:24]
	Parameter mbin bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'valid0_reg' into 'dspStub0_reg[valid]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:168]
INFO: [Synth 8-4471] merging register 'dspStub1_reg[valid]' into 'valid1_reg' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:175]
INFO: [Synth 8-4471] merging register 'dspStub_reg[valid]' into 'dspValid_reg' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'HoughColumn__parameterized6' (2#1) [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HoughColumn__parameterized7' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:24]
	Parameter mbin bound to: -1 - type: integer 
INFO: [Synth 8-4471] merging register 'valid0_reg' into 'dspStub0_reg[valid]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:168]
INFO: [Synth 8-4471] merging register 'dspStub1_reg[valid]' into 'valid1_reg' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:175]
INFO: [Synth 8-4471] merging register 'dspStub_reg[valid]' into 'dspValid_reg' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'HoughColumn__parameterized7' (2#1) [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HoughColumn__parameterized8' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:24]
	Parameter mbin bound to: -2 - type: integer 
INFO: [Synth 8-4471] merging register 'valid0_reg' into 'dspStub0_reg[valid]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:168]
INFO: [Synth 8-4471] merging register 'dspStub1_reg[valid]' into 'valid1_reg' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:175]
INFO: [Synth 8-4471] merging register 'dspStub_reg[valid]' into 'dspValid_reg' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'HoughColumn__parameterized8' (2#1) [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HoughColumn__parameterized9' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:24]
	Parameter mbin bound to: -3 - type: integer 
INFO: [Synth 8-4471] merging register 'valid0_reg' into 'dspStub0_reg[valid]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:168]
INFO: [Synth 8-4471] merging register 'dspStub1_reg[valid]' into 'valid1_reg' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:175]
INFO: [Synth 8-4471] merging register 'dspStub_reg[valid]' into 'dspValid_reg' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'HoughColumn__parameterized9' (2#1) [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HoughColumn__parameterized10' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:24]
	Parameter mbin bound to: -4 - type: integer 
INFO: [Synth 8-4471] merging register 'valid0_reg' into 'dspStub0_reg[valid]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:168]
INFO: [Synth 8-4471] merging register 'dspStub1_reg[valid]' into 'valid1_reg' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:175]
INFO: [Synth 8-4471] merging register 'dspStub_reg[valid]' into 'dspValid_reg' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'HoughColumn__parameterized10' (2#1) [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HoughColumn__parameterized11' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:24]
	Parameter mbin bound to: -5 - type: integer 
INFO: [Synth 8-4471] merging register 'valid0_reg' into 'dspStub0_reg[valid]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:168]
INFO: [Synth 8-4471] merging register 'dspStub1_reg[valid]' into 'valid1_reg' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:175]
INFO: [Synth 8-4471] merging register 'dspStub_reg[valid]' into 'dspValid_reg' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'HoughColumn__parameterized11' (2#1) [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HoughColumn__parameterized12' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:24]
	Parameter mbin bound to: -6 - type: integer 
INFO: [Synth 8-4471] merging register 'valid0_reg' into 'dspStub0_reg[valid]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:168]
INFO: [Synth 8-4471] merging register 'dspStub1_reg[valid]' into 'valid1_reg' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:175]
INFO: [Synth 8-4471] merging register 'dspStub_reg[valid]' into 'dspValid_reg' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'HoughColumn__parameterized12' (2#1) [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HoughColumn__parameterized13' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:24]
	Parameter mbin bound to: -7 - type: integer 
INFO: [Synth 8-4471] merging register 'valid0_reg' into 'dspStub0_reg[valid]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:168]
INFO: [Synth 8-4471] merging register 'dspStub1_reg[valid]' into 'valid1_reg' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:175]
INFO: [Synth 8-4471] merging register 'dspStub_reg[valid]' into 'dspValid_reg' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'HoughColumn__parameterized13' (2#1) [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HoughColumn__parameterized14' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:24]
	Parameter mbin bound to: -8 - type: integer 
INFO: [Synth 8-4471] merging register 'valid0_reg' into 'dspStub0_reg[valid]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:168]
INFO: [Synth 8-4471] merging register 'dspStub1_reg[valid]' into 'valid1_reg' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:175]
INFO: [Synth 8-4471] merging register 'dspStub_reg[valid]' into 'dspValid_reg' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'HoughColumn__parameterized14' (2#1) [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'HoughFilter' (3#1) [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughFilter.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1202.312 ; gain = 265.344 ; free physical = 11749 ; free virtual = 30984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1202.312 ; gain = 265.344 ; free physical = 11749 ; free virtual = 30984
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k480tffg901-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/constrs_1/new/HoughFilter_constr.xdc]
WARNING: [Vivado 12-2489] -period contains time 3.333330 which will be rounded to 3.333 to ensure it is an integer multiple of 1 picosecond [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/constrs_1/new/HoughFilter_constr.xdc:1]
Finished Parsing XDC File [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/constrs_1/new/HoughFilter_constr.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1738.891 ; gain = 9.000 ; free physical = 11298 ; free virtual = 30534
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19223 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1738.891 ; gain = 801.922 ; free physical = 11295 ; free virtual = 30530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k480tffg901-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1738.891 ; gain = 801.922 ; free physical = 11295 ; free virtual = 30530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1738.891 ; gain = 801.922 ; free physical = 11295 ; free virtual = 30530
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'HoughColumn'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'HoughColumn__parameterized0'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'HoughColumn__parameterized1'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'HoughColumn__parameterized2'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'HoughColumn__parameterized3'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'HoughColumn__parameterized4'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'dspStub0_reg[r][9:0]' into 'dsp_rm0_reg[9:0]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:166]
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'HoughColumn__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'HoughColumn__parameterized6'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'HoughColumn__parameterized7'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'HoughColumn__parameterized8'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'HoughColumn__parameterized9'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'HoughColumn__parameterized10'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'HoughColumn__parameterized11'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'HoughColumn__parameterized12'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'HoughColumn__parameterized13'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'HoughColumn__parameterized14'
WARNING: [Synth 8-3936] Found unconnected internal register 'tempOutputRegister_reg' and it is trimmed from '32' to '31' bits. [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughFilter.vhd:98]
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "oStub[valid]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ColumnAddr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rAddr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "address" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              processing |                              001 |                              001
           waitfortracks |                              010 |                              011
               checkbins |                              011 |                              010
                 readout |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'HoughColumn'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              processing |                              001 |                              001
           waitfortracks |                              010 |                              011
               checkbins |                              011 |                              010
                 readout |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'HoughColumn__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              processing |                              001 |                              001
           waitfortracks |                              010 |                              011
               checkbins |                              011 |                              010
                 readout |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'HoughColumn__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              processing |                              001 |                              001
           waitfortracks |                              010 |                              011
               checkbins |                              011 |                              010
                 readout |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'HoughColumn__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              processing |                              001 |                              001
           waitfortracks |                              010 |                              011
               checkbins |                              011 |                              010
                 readout |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'HoughColumn__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              processing |                              001 |                              001
           waitfortracks |                              010 |                              011
               checkbins |                              011 |                              010
                 readout |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'HoughColumn__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              processing |                              001 |                              001
           waitfortracks |                              010 |                              011
               checkbins |                              011 |                              010
                 readout |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'HoughColumn__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              processing |                              001 |                              001
           waitfortracks |                              010 |                              011
               checkbins |                              011 |                              010
                 readout |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'HoughColumn__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              processing |                              001 |                              001
           waitfortracks |                              010 |                              011
               checkbins |                              011 |                              010
                 readout |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'HoughColumn__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              processing |                              001 |                              001
           waitfortracks |                              010 |                              011
               checkbins |                              011 |                              010
                 readout |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'HoughColumn__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              processing |                              001 |                              001
           waitfortracks |                              010 |                              011
               checkbins |                              011 |                              010
                 readout |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'HoughColumn__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              processing |                              001 |                              001
           waitfortracks |                              010 |                              011
               checkbins |                              011 |                              010
                 readout |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'HoughColumn__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              processing |                              001 |                              001
           waitfortracks |                              010 |                              011
               checkbins |                              011 |                              010
                 readout |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'HoughColumn__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              processing |                              001 |                              001
           waitfortracks |                              010 |                              011
               checkbins |                              011 |                              010
                 readout |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'HoughColumn__parameterized12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              processing |                              001 |                              001
           waitfortracks |                              010 |                              011
               checkbins |                              011 |                              010
                 readout |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'HoughColumn__parameterized13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              processing |                              001 |                              001
           waitfortracks |                              010 |                              011
               checkbins |                              011 |                              010
                 readout |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'HoughColumn__parameterized14'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1738.891 ; gain = 801.922 ; free physical = 11294 ; free virtual = 30530
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |HoughFilter__GB0 |           1|     33887|
|2     |HoughFilter__GB1 |           1|     22510|
|3     |HoughFilter__GB2 |           1|     22703|
|4     |HoughFilter__GB3 |           1|     22975|
|5     |HoughFilter__GB4 |           1|     34615|
|6     |HoughFilter__GB5 |           1|     33765|
|7     |HoughColumn      |           1|     11255|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 256   
	   7 Input     32 Bit       Adders := 256   
	   2 Input     14 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 529   
+---Registers : 
	               32 Bit    Registers := 544   
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	               14 Bit    Registers := 75    
	               13 Bit    Registers := 82    
	               11 Bit    Registers := 15    
	               10 Bit    Registers := 90    
	                8 Bit    Registers := 256   
	                5 Bit    Registers := 866   
	                4 Bit    Registers := 49    
	                3 Bit    Registers := 338   
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1508  
+---RAMs : 
	              896 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 768   
	   2 Input     16 Bit        Muxes := 32    
	   5 Input     16 Bit        Muxes := 16    
	   2 Input     14 Bit        Muxes := 32    
	   4 Input     13 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 512   
	   2 Input      5 Bit        Muxes := 73    
	   5 Input      5 Bit        Muxes := 33    
	   4 Input      5 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 17    
	   5 Input      3 Bit        Muxes := 31    
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 260   
	   5 Input      1 Bit        Muxes := 179   
	   4 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module HoughFilter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	              896 Bit         RAMs := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 57    
	   5 Input      5 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module HoughCell__241 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__242 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__243 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__244 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__245 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__246 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__247 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__248 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__249 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__250 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__251 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__252 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__253 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__254 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__255 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughColumn 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 5     
	               13 Bit    Registers := 5     
	               10 Bit    Registers := 6     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 11    
Module HoughCell__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughColumn__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 5     
	               13 Bit    Registers := 5     
	               10 Bit    Registers := 6     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 11    
Module HoughCell__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughColumn__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 5     
	               13 Bit    Registers := 5     
	               10 Bit    Registers := 6     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 11    
Module HoughCell__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughColumn__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 6     
	               13 Bit    Registers := 5     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 11    
Module HoughCell__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughColumn__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 5     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 11    
Module HoughCell__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughColumn__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 5     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 11    
Module HoughCell__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughColumn__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 5     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 11    
Module HoughCell__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughColumn__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 6     
	               13 Bit    Registers := 5     
	               10 Bit    Registers := 6     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 13    
Module HoughCell__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughColumn__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 5     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 11    
Module HoughCell__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughColumn__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 5     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 11    
Module HoughCell__177 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__178 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__179 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__180 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__181 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__182 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__183 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__184 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__185 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__186 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__187 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__188 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__189 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__190 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__191 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__192 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughColumn__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 5     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 11    
Module HoughCell__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__169 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__176 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughColumn__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 5     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 11    
Module HoughCell__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughColumn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 5     
	               13 Bit    Registers := 5     
	               10 Bit    Registers := 6     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 11    
Module HoughCell__225 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__226 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__227 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__228 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__229 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__230 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__231 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__232 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__233 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__234 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__235 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__236 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__237 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__238 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__239 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__240 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughColumn__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 5     
	               13 Bit    Registers := 5     
	               10 Bit    Registers := 6     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 11    
Module HoughCell__209 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__210 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__211 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__212 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__213 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__214 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__215 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__216 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__217 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__218 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__219 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__220 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__221 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__222 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__223 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__224 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughColumn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 5     
	               13 Bit    Registers := 5     
	               10 Bit    Registers := 6     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 11    
Module HoughCell__193 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__194 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__195 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__196 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__197 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__198 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__199 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__200 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__201 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__202 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__203 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__204 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__205 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__206 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__207 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughCell__208 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
Module HoughColumn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 5     
	               13 Bit    Registers := 5     
	               10 Bit    Registers := 6     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:160)
BRAMs: 1910 (col length: RAMB18 160 RAMB36 80)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1738.891 ; gain = 801.922 ; free physical = 11293 ; free virtual = 30529
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'stub_reg[r][9:0]' into 'stub_reg[r][9:0]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:85]
INFO: [Synth 8-4471] merging register 'dsp_phi_reg[13:0]' into 'dsp_phi_reg[13:0]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:163]
INFO: [Synth 8-4471] merging register 'stub_reg[r][9:0]' into 'stub_reg[r][9:0]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:85]
INFO: [Synth 8-4471] merging register 'dsp_phi_reg[13:0]' into 'dsp_phi_reg[13:0]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:163]
INFO: [Synth 8-4471] merging register 'dsp_phi_reg[13:0]' into 'dsp_phi_reg[13:0]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:163]
INFO: [Synth 8-4471] merging register 'dsp_phi_reg[13:0]' into 'dsp_phi_reg[13:0]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:163]
INFO: [Synth 8-4471] merging register 'dsp_phi_reg[13:0]' into 'dsp_phi_reg[13:0]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:163]
INFO: [Synth 8-4471] merging register 'dsp_phi_reg[13:0]' into 'dsp_phi_reg[13:0]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:163]
INFO: [Synth 8-5546] ROM "CellAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'dsp_phi_reg[13:0]' into 'dsp_phi_reg[13:0]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:163]
INFO: [Synth 8-4471] merging register 'dsp_phi_reg[13:0]' into 'dsp_phi_reg[13:0]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:163]
INFO: [Synth 8-4471] merging register 'dsp_phi_reg[13:0]' into 'dsp_phi_reg[13:0]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:163]
INFO: [Synth 8-4471] merging register 'dsp_phi_reg[13:0]' into 'dsp_phi_reg[13:0]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:163]
INFO: [Synth 8-4471] merging register 'stub_reg[r][9:0]' into 'stub_reg[r][9:0]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:85]
INFO: [Synth 8-4471] merging register 'dsp_phi_reg[13:0]' into 'dsp_phi_reg[13:0]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:163]
INFO: [Synth 8-4471] merging register 'stub_reg[r][9:0]' into 'stub_reg[r][9:0]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:85]
INFO: [Synth 8-4471] merging register 'dsp_phi_reg[13:0]' into 'dsp_phi_reg[13:0]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:163]
INFO: [Synth 8-4471] merging register 'stub_reg[r][9:0]' into 'stub_reg[r][9:0]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:85]
INFO: [Synth 8-4471] merging register 'dsp_phi_reg[13:0]' into 'dsp_phi_reg[13:0]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:163]
INFO: [Synth 8-4471] merging register 'stub_reg[r][9:0]' into 'stub_reg[r][9:0]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:85]
INFO: [Synth 8-4471] merging register 'dsp_phi_reg[13:0]' into 'dsp_phi_reg[13:0]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:163]
INFO: [Synth 8-4471] merging register 'stub_reg[r][9:0]' into 'stub_reg[r][9:0]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:85]
INFO: [Synth 8-4471] merging register 'dsp_phi_reg[13:0]' into 'dsp_phi_reg[13:0]' [/net/home/ppd/nlk16165/AM/AM-HoughFilter/AM-HoughFilter.srcs/sources_1/new/HoughColumn.vhd:163]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 1738.891 ; gain = 801.922 ; free physical = 9467 ; free virtual = 28704
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 1738.891 ; gain = 801.922 ; free physical = 9467 ; free virtual = 28704

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |HoughFilter__GB0 |           1|     33762|
|2     |HoughFilter__GB1 |           1|     22661|
|3     |HoughFilter__GB2 |           1|     22706|
|4     |HoughFilter__GB3 |           1|     23310|
|5     |HoughFilter__GB4 |           1|     35031|
|6     |HoughFilter__GB5 |           1|     33976|
|7     |HoughColumn      |           1|     11333|
+------+-----------------+------------+----------+
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM stubBuffer_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM stubBuffer_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM stubBuffer_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM stubBuffer_reg,trying to implement using LUTRAM
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+-----------------+----------------+-----------+----------------------+--------------+-------------------+
|Module Name      | RTL Object     | Inference | Size (Depth x Width) | Primitives   | Hierarchical Name | 
+-----------------+----------------+-----------+----------------------+--------------+-------------------+
|HoughFilter__GB4 | stubBuffer_reg | Implied   | 32 x 28              | RAM32M x 5   | ram__1            | 
+-----------------+----------------+-----------+----------------------+--------------+-------------------+

Note: The table above shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dsp_rm0_reg[10] ' (FD) to '\columns[7].Column /\dsp_rm0_reg[11] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dsp_phi_reg[0] ' (FD) to '\columns[7].Column /\dsp_rm1_reg[0] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dsp_rm1_reg[0] ' (FD) to '\columns[7].Column /\dsp_rm1_reg[1] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dspStub0_reg[phi][0] ' (FD) to '\columns[7].Column /\dsp_phi_reg[1] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dsp_rm1_reg[1] ' (FD) to '\columns[7].Column /\dsp_rm1_reg[2] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dspStub0_reg[phi][1] ' (FD) to '\columns[7].Column /\dsp_phi_reg[2] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dsp_rm1_reg[2] ' (FD) to '\columns[7].Column /\dsp_rm1_reg[3] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dspStub0_reg[phi][2] ' (FD) to '\columns[7].Column /\dsp_phi_reg[3] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dsp_rm1_reg[3] ' (FD) to '\columns[7].Column /\dsp_rm1_reg[4] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dspStub0_reg[phi][3] ' (FD) to '\columns[7].Column /\dsp_phi_reg[4] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dsp_rm1_reg[4] ' (FD) to '\columns[7].Column /\dsp_rm1_reg[5] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dspStub0_reg[phi][4] ' (FD) to '\columns[7].Column /\dsp_phi_reg[5] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dsp_rm1_reg[5] ' (FD) to '\columns[7].Column /\dsp_rm1_reg[6] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dspStub0_reg[phi][5] ' (FD) to '\columns[7].Column /\dsp_phi_reg[6] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dsp_rm1_reg[6] ' (FD) to '\columns[7].Column /\dsp_rm1_reg[7] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dspStub0_reg[phi][6] ' (FD) to '\columns[7].Column /\dsp_phi_reg[7] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dsp_rm1_reg[7] ' (FD) to '\columns[7].Column /\dsp_rm1_reg[8] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dspStub0_reg[phi][7] ' (FD) to '\columns[7].Column /\dsp_phi_reg[8] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dsp_rm1_reg[8] ' (FD) to '\columns[7].Column /\dsp_rm1_reg[9] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dspStub0_reg[phi][8] ' (FD) to '\columns[7].Column /\dsp_phi_reg[9] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dsp_rm1_reg[9] ' (FD) to '\columns[7].Column /\dsp_rm1_reg[10] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dspStub0_reg[phi][9] ' (FD) to '\columns[7].Column /\dsp_phi_reg[10] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dsp_rm1_reg[10] ' (FD) to '\columns[7].Column /\dsp_rm1_reg[11] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dspStub0_reg[phi][10] ' (FD) to '\columns[7].Column /\dsp_phi_reg[11] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dsp_rm1_reg[11] ' (FD) to '\columns[7].Column /\dsp_rm1_reg[12] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dspStub0_reg[phi][11] ' (FD) to '\columns[7].Column /\dsp_phi_reg[12] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dsp_rm1_reg[12] ' (FD) to '\columns[7].Column /\dsp_rm1_reg[13] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dspStub0_reg[phi][12] ' (FD) to '\columns[7].Column /\dsp_phi_reg[13] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\columns[7].Column /\dsp_rm1_reg[13] )
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dsp_rm0_reg[0] ' (FD) to '\columns[9].Column /\dsp_rm1_reg[1] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dsp_rm0_reg[1] ' (FD) to '\columns[9].Column /\dsp_rm1_reg[2] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dsp_rm0_reg[2] ' (FD) to '\columns[9].Column /\dsp_rm1_reg[3] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dsp_rm0_reg[3] ' (FD) to '\columns[9].Column /\dsp_rm1_reg[4] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dsp_rm0_reg[4] ' (FD) to '\columns[9].Column /\dsp_rm1_reg[5] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dsp_rm0_reg[5] ' (FD) to '\columns[9].Column /\dsp_rm1_reg[6] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dsp_rm0_reg[6] ' (FD) to '\columns[9].Column /\dsp_rm1_reg[7] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dsp_rm0_reg[7] ' (FD) to '\columns[9].Column /\dsp_rm1_reg[8] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dsp_rm0_reg[8] ' (FD) to '\columns[9].Column /\dsp_rm1_reg[9] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dsp_rm0_reg[9] ' (FD) to '\columns[9].Column /\dsp_rm1_reg[10] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dsp_phi_reg[0] ' (FD) to '\columns[9].Column /\dsp_rm1_reg[11] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dsp_rm1_reg[0] ' (FD) to '\columns[9].Column /\dsp_rm1_reg[11] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dspStub0_reg[phi][0] ' (FD) to '\columns[9].Column /\dsp_phi_reg[1] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dspStub0_reg[phi][1] ' (FD) to '\columns[9].Column /\dsp_phi_reg[2] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dspStub0_reg[phi][2] ' (FD) to '\columns[9].Column /\dsp_phi_reg[3] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dspStub0_reg[phi][3] ' (FD) to '\columns[9].Column /\dsp_phi_reg[4] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dspStub0_reg[phi][4] ' (FD) to '\columns[9].Column /\dsp_phi_reg[5] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dspStub0_reg[phi][5] ' (FD) to '\columns[9].Column /\dsp_phi_reg[6] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dspStub0_reg[phi][6] ' (FD) to '\columns[9].Column /\dsp_phi_reg[7] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dspStub0_reg[phi][7] ' (FD) to '\columns[9].Column /\dsp_phi_reg[8] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dspStub0_reg[phi][8] ' (FD) to '\columns[9].Column /\dsp_phi_reg[9] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dspStub0_reg[phi][9] ' (FD) to '\columns[9].Column /\dsp_phi_reg[10] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dspStub0_reg[phi][10] ' (FD) to '\columns[9].Column /\dsp_phi_reg[11] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\columns[9].Column /\dsp_rm1_reg[11] )
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dspStub0_reg[phi][11] ' (FD) to '\columns[9].Column /\dsp_phi_reg[12] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dspStub0_reg[phi][12] ' (FD) to '\columns[9].Column /\dsp_phi_reg[13] '
INFO: [Synth 8-3886] merging instance '\columns[10].Column /\dsp_rm0_reg[0] ' (FD) to '\columns[10].Column /\dsp_phi_reg[0] '
INFO: [Synth 8-3886] merging instance '\columns[10].Column /\dsp_rm0_reg[11] ' (FD) to '\columns[10].Column /\dsp_phi_reg[0] '
INFO: [Synth 8-3886] merging instance '\columns[10].Column /\dsp_rm0_reg[12] ' (FD) to '\columns[10].Column /\dsp_phi_reg[0] '
INFO: [Synth 8-3886] merging instance '\columns[10].Column /\dsp_rm0_reg[13] ' (FD) to '\columns[10].Column /\dsp_phi_reg[0] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\columns[10].Column /\dsp_phi_reg[0] )
INFO: [Synth 8-3886] merging instance '\columns[10].Column /\dspStub0_reg[phi][0] ' (FD) to '\columns[10].Column /\dsp_phi_reg[1] '
INFO: [Synth 8-3886] merging instance '\columns[10].Column /\dspStub0_reg[phi][1] ' (FD) to '\columns[10].Column /\dsp_phi_reg[2] '
INFO: [Synth 8-3886] merging instance '\columns[10].Column /\dspStub0_reg[phi][2] ' (FD) to '\columns[10].Column /\dsp_phi_reg[3] '
INFO: [Synth 8-3886] merging instance '\columns[10].Column /\dspStub0_reg[phi][3] ' (FD) to '\columns[10].Column /\dsp_phi_reg[4] '
INFO: [Synth 8-3886] merging instance '\columns[10].Column /\dspStub0_reg[phi][4] ' (FD) to '\columns[10].Column /\dsp_phi_reg[5] '
INFO: [Synth 8-3886] merging instance '\columns[10].Column /\dspStub0_reg[phi][5] ' (FD) to '\columns[10].Column /\dsp_phi_reg[6] '
INFO: [Synth 8-3886] merging instance '\columns[10].Column /\dspStub0_reg[phi][6] ' (FD) to '\columns[10].Column /\dsp_phi_reg[7] '
INFO: [Synth 8-3886] merging instance '\columns[10].Column /\dspStub0_reg[phi][7] ' (FD) to '\columns[10].Column /\dsp_phi_reg[8] '
INFO: [Synth 8-3886] merging instance '\columns[10].Column /\dspStub0_reg[phi][8] ' (FD) to '\columns[10].Column /\dsp_phi_reg[9] '
INFO: [Synth 8-3886] merging instance '\columns[10].Column /\dspStub0_reg[phi][9] ' (FD) to '\columns[10].Column /\dsp_phi_reg[10] '
INFO: [Synth 8-3886] merging instance '\columns[10].Column /\dspStub0_reg[phi][10] ' (FD) to '\columns[10].Column /\dsp_phi_reg[11] '
INFO: [Synth 8-3886] merging instance '\columns[10].Column /\dspStub0_reg[phi][11] ' (FD) to '\columns[10].Column /\dsp_phi_reg[12] '
INFO: [Synth 8-3886] merging instance '\columns[10].Column /\dspStub0_reg[phi][12] ' (FD) to '\columns[10].Column /\dsp_phi_reg[13] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dsp_cbin1_reg[6] ' (FD) to '\columns[7].Column /\dsp_cbin1_reg[7] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dsp_cbin0_reg[6] ' (FD) to '\columns[7].Column /\dsp_cbin0_reg[13] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dsp_cbin1_reg[7] ' (FD) to '\columns[7].Column /\dsp_cbin1_reg[8] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dsp_cbin0_reg[7] ' (FD) to '\columns[7].Column /\dsp_cbin0_reg[13] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dsp_cbin1_reg[8] ' (FD) to '\columns[7].Column /\dsp_cbin1_reg[9] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dsp_cbin0_reg[8] ' (FD) to '\columns[7].Column /\dsp_cbin0_reg[13] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dsp_cbin1_reg[9] ' (FD) to '\columns[7].Column /\dsp_cbin1_reg[10] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dsp_cbin0_reg[9] ' (FD) to '\columns[7].Column /\dsp_cbin0_reg[13] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dsp_cbin1_reg[10] ' (FD) to '\columns[7].Column /\dsp_cbin1_reg[11] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dsp_cbin0_reg[10] ' (FD) to '\columns[7].Column /\dsp_cbin0_reg[13] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dsp_cbin1_reg[11] ' (FD) to '\columns[7].Column /\dsp_cbin1_reg[12] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dsp_cbin0_reg[11] ' (FD) to '\columns[7].Column /\dsp_cbin0_reg[13] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dsp_cbin1_reg[12] ' (FD) to '\columns[7].Column /\dsp_cbin1_reg[13] '
INFO: [Synth 8-3886] merging instance '\columns[7].Column /\dsp_cbin0_reg[12] ' (FD) to '\columns[7].Column /\dsp_cbin0_reg[13] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dsp_cbin1_reg[6] ' (FD) to '\columns[9].Column /\dsp_cbin1_reg[7] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dsp_cbin0_reg[6] ' (FD) to '\columns[9].Column /\dsp_cbin0_reg[13] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dsp_cbin1_reg[7] ' (FD) to '\columns[9].Column /\dsp_cbin1_reg[8] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dsp_cbin0_reg[7] ' (FD) to '\columns[9].Column /\dsp_cbin0_reg[13] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dsp_cbin1_reg[8] ' (FD) to '\columns[9].Column /\dsp_cbin1_reg[9] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dsp_cbin0_reg[8] ' (FD) to '\columns[9].Column /\dsp_cbin0_reg[13] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dsp_cbin1_reg[9] ' (FD) to '\columns[9].Column /\dsp_cbin1_reg[10] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dsp_cbin0_reg[9] ' (FD) to '\columns[9].Column /\dsp_cbin0_reg[13] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dsp_cbin1_reg[10] ' (FD) to '\columns[9].Column /\dsp_cbin1_reg[11] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dsp_cbin0_reg[10] ' (FD) to '\columns[9].Column /\dsp_cbin0_reg[13] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dsp_cbin1_reg[11] ' (FD) to '\columns[9].Column /\dsp_cbin1_reg[12] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dsp_cbin0_reg[11] ' (FD) to '\columns[9].Column /\dsp_cbin0_reg[13] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dsp_cbin1_reg[12] ' (FD) to '\columns[9].Column /\dsp_cbin1_reg[13] '
INFO: [Synth 8-3886] merging instance '\columns[9].Column /\dsp_cbin0_reg[12] ' (FD) to '\columns[9].Column /\dsp_cbin0_reg[13] '
INFO: [Synth 8-3886] merging instance '\columns[10].Column /\dsp_cbin1_reg[6] ' (FD) to '\columns[10].Column /\dsp_cbin1_reg[7] '
INFO: [Synth 8-3886] merging instance '\columns[10].Column /\dsp_cbin0_reg[6] ' (FD) to '\columns[10].Column /\dsp_cbin0_reg[13] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (trackCand_reg) is unused and will be removed from module HoughCell__33.
WARNING: [Synth 8-3332] Sequential element (\reg_reg[31] ) is unused and will be removed from module HoughCell__33.
WARNING: [Synth 8-3332] Sequential element (\outputRegister_reg[31] ) is unused and will be removed from module HoughCell__33.
WARNING: [Synth 8-3332] Sequential element (\reg_reg[31] ) is unused and will be removed from module HoughCell__34.
WARNING: [Synth 8-3332] Sequential element (\outputRegister_reg[31] ) is unused and will be removed from module HoughCell__34.
WARNING: [Synth 8-3332] Sequential element (\reg_reg[31] ) is unused and will be removed from module HoughCell__35.
WARNING: [Synth 8-3332] Sequential element (\outputRegister_reg[31] ) is unused and will be removed from module HoughCell__35.
WARNING: [Synth 8-3332] Sequential element (\reg_reg[31] ) is unused and will be removed from module HoughCell__36.
WARNING: [Synth 8-3332] Sequential element (\outputRegister_reg[31] ) is unused and will be removed from module HoughCell__36.
WARNING: [Synth 8-3332] Sequential element (\reg_reg[31] ) is unused and will be removed from module HoughCell__37.
WARNING: [Synth 8-3332] Sequential element (\outputRegister_reg[31] ) is unused and will be removed from module HoughCell__37.
WARNING: [Synth 8-3332] Sequential element (\reg_reg[31] ) is unused and will be removed from module HoughCell__38.
WARNING: [Synth 8-3332] Sequential element (\outputRegister_reg[31] ) is unused and will be removed from module HoughCell__38.
WARNING: [Synth 8-3332] Sequential element (\reg_reg[31] ) is unused and will be removed from module HoughCell__39.
WARNING: [Synth 8-3332] Sequential element (\outputRegister_reg[31] ) is unused and will be removed from module HoughCell__39.
WARNING: [Synth 8-3332] Sequential element (\reg_reg[31] ) is unused and will be removed from module HoughCell__40.
WARNING: [Synth 8-3332] Sequential element (\outputRegister_reg[31] ) is unused and will be removed from module HoughCell__40.
WARNING: [Synth 8-3332] Sequential element (\reg_reg[31] ) is unused and will be removed from module HoughCell__41.
WARNING: [Synth 8-3332] Sequential element (\outputRegister_reg[31] ) is unused and will be removed from module HoughCell__41.
WARNING: [Synth 8-3332] Sequential element (\reg_reg[31] ) is unused and will be removed from module HoughCell__42.
WARNING: [Synth 8-3332] Sequential element (\outputRegister_reg[31] ) is unused and will be removed from module HoughCell__42.
WARNING: [Synth 8-3332] Sequential element (\reg_reg[31] ) is unused and will be removed from module HoughCell__43.
WARNING: [Synth 8-3332] Sequential element (\outputRegister_reg[31] ) is unused and will be removed from module HoughCell__43.
WARNING: [Synth 8-3332] Sequential element (\reg_reg[31] ) is unused and will be removed from module HoughCell__44.
WARNING: [Synth 8-3332] Sequential element (\outputRegister_reg[31] ) is unused and will be removed from module HoughCell__44.
WARNING: [Synth 8-3332] Sequential element (\reg_reg[31] ) is unused and will be removed from module HoughCell__45.
WARNING: [Synth 8-3332] Sequential element (\outputRegister_reg[31] ) is unused and will be removed from module HoughCell__45.
WARNING: [Synth 8-3332] Sequential element (\reg_reg[31] ) is unused and will be removed from module HoughCell__46.
WARNING: [Synth 8-3332] Sequential element (\outputRegister_reg[31] ) is unused and will be removed from module HoughCell__46.
WARNING: [Synth 8-3332] Sequential element (\reg_reg[31] ) is unused and will be removed from module HoughCell__47.
WARNING: [Synth 8-3332] Sequential element (\outputRegister_reg[31] ) is unused and will be removed from module HoughCell__47.
WARNING: [Synth 8-3332] Sequential element (trackCand_reg) is unused and will be removed from module HoughCell__48.
WARNING: [Synth 8-3332] Sequential element (\reg_reg[31] ) is unused and will be removed from module HoughCell__48.
WARNING: [Synth 8-3332] Sequential element (\outputRegister_reg[31] ) is unused and will be removed from module HoughCell__48.
WARNING: [Synth 8-3332] Sequential element (\dsp_rm1_reg[0] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dsp_cbin1_reg[12] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dsp_cbin1_reg[11] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dsp_cbin1_reg[10] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dsp_cbin1_reg[9] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dsp_cbin1_reg[8] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dsp_cbin1_reg[7] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dsp_cbin1_reg[6] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dsp_cbin0_reg[12] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dsp_cbin0_reg[11] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dsp_cbin0_reg[10] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dsp_cbin0_reg[9] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dsp_cbin0_reg[8] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dsp_cbin0_reg[7] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dsp_cbin0_reg[6] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dsp_cmax_reg[12] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dsp_cmax_reg[11] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dsp_cmax_reg[10] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dsp_cmax_reg[9] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dsp_cmax_reg[8] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dsp_cmax_reg[7] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dsp_cmax_reg[6] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dsp_cmin_reg[12] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dsp_cmin_reg[11] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dsp_cmin_reg[10] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dsp_cmin_reg[9] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dsp_cmin_reg[8] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dsp_cmin_reg[7] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dsp_cmin_reg[6] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\tempOutputRegister_reg[31] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\outputRegister_reg[31] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\tempCbin_reg[3] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\tempCbin_reg[2] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\tempCbin_reg[1] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\tempCbin_reg[0] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\cbin_reg[3] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\cbin_reg[2] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\cbin_reg[1] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\cbin_reg[0] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\stub_reg[EoF] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dspStub0_reg[EoF] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dspStub1_reg[EoF] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dspStub_reg[EoF] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\CellStub_reg[EoF] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dspStub0_reg[r][9] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dspStub0_reg[r][8] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dspStub0_reg[r][7] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dspStub0_reg[r][6] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dspStub0_reg[r][5] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dspStub0_reg[r][4] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dspStub0_reg[r][3] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dspStub0_reg[r][2] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dspStub0_reg[r][1] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dspStub0_reg[r][0] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dspStub1_reg[r][9] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dspStub1_reg[r][8] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dspStub1_reg[r][7] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dspStub1_reg[r][6] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dspStub1_reg[r][5] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dspStub1_reg[r][4] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dspStub1_reg[r][3] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dspStub1_reg[r][2] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dspStub1_reg[r][1] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dspStub1_reg[r][0] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dspStub_reg[r][9] ) is unused and will be removed from module HoughColumn__parameterized4.
WARNING: [Synth 8-3332] Sequential element (\dspStub_reg[r][8] ) is unused and will be removed from module HoughColumn__parameterized4.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\columns[4].Column /\dsp_phi_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\columns[6].Column /\dsp_phi_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\columns[3].Column /\dsp_rm1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\columns[8].Column /\dsp_phi_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\columns[2].Column /\dsp_phi_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\columns[5].Column /\dsp_rm1_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\columns[14].Column /\dsp_phi_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\columns[0].Column /\dsp_phi_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\columns[1].Column /\dsp_rm1_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\columns[11].Column /\dsp_rm1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\columns[12].Column /\dsp_phi_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\columns[13].Column /\dsp_rm1_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsp_rm1_reg[13] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:58 . Memory (MB): peak = 1738.891 ; gain = 801.922 ; free physical = 9301 ; free virtual = 28538
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:39 ; elapsed = 00:00:58 . Memory (MB): peak = 1738.891 ; gain = 801.922 ; free physical = 9301 ; free virtual = 28538

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |HoughFilter__GB0 |           1|     18057|
|2     |HoughFilter__GB1 |           1|     12096|
|3     |HoughFilter__GB2 |           1|     12128|
|4     |HoughFilter__GB3 |           1|     12677|
|5     |HoughFilter__GB4 |           1|     18750|
|6     |HoughFilter__GB5 |           1|     18163|
|7     |HoughColumn      |           1|      6203|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:01:04 . Memory (MB): peak = 1738.891 ; gain = 801.922 ; free physical = 9283 ; free virtual = 28520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:13 . Memory (MB): peak = 1785.641 ; gain = 848.672 ; free physical = 9213 ; free virtual = 28451
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |HoughFilter__GB0 |           1|     17766|
|2     |HoughFilter__GB1 |           1|     11902|
|3     |HoughFilter__GB3 |           1|     12468|
|4     |HoughFilter__GB5 |           1|     17872|
|5     |HoughColumn      |           1|      5998|
|6     |HoughFilter_GT0  |           1|     30393|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:27 . Memory (MB): peak = 1785.641 ; gain = 848.672 ; free physical = 9215 ; free virtual = 28453
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:07 ; elapsed = 00:01:27 . Memory (MB): peak = 1785.641 ; gain = 848.672 ; free physical = 9215 ; free virtual = 28453

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:07 ; elapsed = 00:01:27 . Memory (MB): peak = 1785.641 ; gain = 848.672 ; free physical = 9215 ; free virtual = 28453
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin \rows[15].Cell :\stub[EoF]  to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[15].Cell :\stub[r] [9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[15].Cell :\stub[r] [8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[15].Cell :\stub[r] [7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[15].Cell :\stub[r] [6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[15].Cell :\stub[r] [5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[15].Cell :\stub[r] [4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[15].Cell :\stub[r] [3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[15].Cell :\stub[r] [2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[15].Cell :\stub[r] [1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[15].Cell :\stub[r] [0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[15].Cell :\stub[phi] [12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[15].Cell :\stub[phi] [11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[15].Cell :\stub[phi] [10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[15].Cell :\stub[phi] [9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[15].Cell :\stub[phi] [8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[15].Cell :\stub[phi] [7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[15].Cell :\stub[phi] [6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[15].Cell :\stub[phi] [5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[15].Cell :\stub[phi] [4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[15].Cell :\stub[phi] [3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[15].Cell :\stub[phi] [2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[15].Cell :\stub[phi] [1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[15].Cell :\stub[phi] [0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[14].Cell :\stub[EoF]  to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[14].Cell :\stub[r] [9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[14].Cell :\stub[r] [8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[14].Cell :\stub[r] [7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[14].Cell :\stub[r] [6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[14].Cell :\stub[r] [5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[14].Cell :\stub[r] [4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[14].Cell :\stub[r] [3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[14].Cell :\stub[r] [2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[14].Cell :\stub[r] [1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[14].Cell :\stub[r] [0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[14].Cell :\stub[phi] [12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[14].Cell :\stub[phi] [11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[14].Cell :\stub[phi] [10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[14].Cell :\stub[phi] [9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[14].Cell :\stub[phi] [8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[14].Cell :\stub[phi] [7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[14].Cell :\stub[phi] [6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[14].Cell :\stub[phi] [5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[14].Cell :\stub[phi] [4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[14].Cell :\stub[phi] [3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[14].Cell :\stub[phi] [2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[14].Cell :\stub[phi] [1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[14].Cell :\stub[phi] [0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[13].Cell :\stub[EoF]  to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[13].Cell :\stub[r] [9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[13].Cell :\stub[r] [8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[13].Cell :\stub[r] [7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[13].Cell :\stub[r] [6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[13].Cell :\stub[r] [5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[13].Cell :\stub[r] [4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[13].Cell :\stub[r] [3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[13].Cell :\stub[r] [2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[13].Cell :\stub[r] [1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[13].Cell :\stub[r] [0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[13].Cell :\stub[phi] [12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[13].Cell :\stub[phi] [11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[13].Cell :\stub[phi] [10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[13].Cell :\stub[phi] [9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[13].Cell :\stub[phi] [8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[13].Cell :\stub[phi] [7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[13].Cell :\stub[phi] [6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[13].Cell :\stub[phi] [5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[13].Cell :\stub[phi] [4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[13].Cell :\stub[phi] [3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[13].Cell :\stub[phi] [2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[13].Cell :\stub[phi] [1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[13].Cell :\stub[phi] [0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[12].Cell :\stub[EoF]  to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[12].Cell :\stub[r] [9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[12].Cell :\stub[r] [8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[12].Cell :\stub[r] [7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[12].Cell :\stub[r] [6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[12].Cell :\stub[r] [5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[12].Cell :\stub[r] [4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[12].Cell :\stub[r] [3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[12].Cell :\stub[r] [2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[12].Cell :\stub[r] [1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[12].Cell :\stub[r] [0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[12].Cell :\stub[phi] [12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[12].Cell :\stub[phi] [11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[12].Cell :\stub[phi] [10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[12].Cell :\stub[phi] [9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[12].Cell :\stub[phi] [8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[12].Cell :\stub[phi] [7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[12].Cell :\stub[phi] [6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[12].Cell :\stub[phi] [5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[12].Cell :\stub[phi] [4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[12].Cell :\stub[phi] [3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[12].Cell :\stub[phi] [2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[12].Cell :\stub[phi] [1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[12].Cell :\stub[phi] [0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[11].Cell :\stub[EoF]  to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[11].Cell :\stub[r] [9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[11].Cell :\stub[r] [8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \rows[11].Cell :\stub[r] [7] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:29 . Memory (MB): peak = 1785.641 ; gain = 848.672 ; free physical = 9215 ; free virtual = 28452
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:29 . Memory (MB): peak = 1785.641 ; gain = 848.672 ; free physical = 9215 ; free virtual = 28452
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:33 . Memory (MB): peak = 1785.641 ; gain = 848.672 ; free physical = 9215 ; free virtual = 28452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|HoughColumn | dspAddr_reg[4]           | 3      | 80    | NO           | NO                 | YES               | 80     | 0       | 
|HoughColumn | dspValid_reg             | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|HoughColumn | CellStub_reg[layerId][2] | 5      | 48    | NO           | NO                 | YES               | 48     | 0       | 
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  1240|
|3     |LUT1   |  3294|
|4     |LUT2   |  4318|
|5     |LUT3   |  3864|
|6     |LUT4   |  3773|
|7     |LUT5   | 10096|
|8     |LUT6   |  3664|
|9     |MUXF7  |  1190|
|10    |MUXF8  |   595|
|11    |RAM32M |     5|
|12    |SRL16E |   144|
|13    |FDRE   | 26584|
|14    |IBUF   |    37|
|15    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+-----------------------------+------+
|      |Instance               |Module                       |Cells |
+------+-----------------------+-----------------------------+------+
|1     |top                    |                             | 58833|
|2     |  \columns[15].Column  |HoughColumn                  |  3620|
|3     |    \rows[15].Cell     |HoughCell__241               |   161|
|4     |    \rows[14].Cell     |HoughCell__242               |   164|
|5     |    \rows[13].Cell     |HoughCell__243               |   164|
|6     |    \rows[12].Cell     |HoughCell__244               |   164|
|7     |    \rows[11].Cell     |HoughCell__245               |   164|
|8     |    \rows[10].Cell     |HoughCell__246               |   164|
|9     |    \rows[9].Cell      |HoughCell__247               |   164|
|10    |    \rows[8].Cell      |HoughCell__248               |   164|
|11    |    \rows[7].Cell      |HoughCell__249               |   164|
|12    |    \rows[6].Cell      |HoughCell__250               |   164|
|13    |    \rows[5].Cell      |HoughCell__251               |   164|
|14    |    \rows[4].Cell      |HoughCell__252               |   164|
|15    |    \rows[3].Cell      |HoughCell__253               |   164|
|16    |    \rows[2].Cell      |HoughCell__254               |   164|
|17    |    \rows[1].Cell      |HoughCell__255               |   164|
|18    |    \rows[0].Cell      |HoughCell                    |   161|
|19    |  \columns[10].Column  |HoughColumn__parameterized4  |  3643|
|20    |    \rows[15].Cell     |HoughCell__33                |   161|
|21    |    \rows[14].Cell     |HoughCell__34                |   166|
|22    |    \rows[13].Cell     |HoughCell__35                |   166|
|23    |    \rows[12].Cell     |HoughCell__36                |   166|
|24    |    \rows[11].Cell     |HoughCell__37                |   166|
|25    |    \rows[10].Cell     |HoughCell__38                |   166|
|26    |    \rows[9].Cell      |HoughCell__39                |   166|
|27    |    \rows[8].Cell      |HoughCell__40                |   166|
|28    |    \rows[7].Cell      |HoughCell__41                |   166|
|29    |    \rows[6].Cell      |HoughCell__42                |   166|
|30    |    \rows[5].Cell      |HoughCell__43                |   166|
|31    |    \rows[4].Cell      |HoughCell__44                |   166|
|32    |    \rows[3].Cell      |HoughCell__45                |   166|
|33    |    \rows[2].Cell      |HoughCell__46                |   166|
|34    |    \rows[1].Cell      |HoughCell__47                |   166|
|35    |    \rows[0].Cell      |HoughCell__48                |   161|
|36    |  \columns[9].Column   |HoughColumn__parameterized5  |  3607|
|37    |    \rows[15].Cell     |HoughCell__17                |   161|
|38    |    \rows[14].Cell     |HoughCell__18                |   166|
|39    |    \rows[13].Cell     |HoughCell__19                |   166|
|40    |    \rows[12].Cell     |HoughCell__20                |   166|
|41    |    \rows[11].Cell     |HoughCell__21                |   166|
|42    |    \rows[10].Cell     |HoughCell__22                |   166|
|43    |    \rows[9].Cell      |HoughCell__23                |   166|
|44    |    \rows[8].Cell      |HoughCell__24                |   166|
|45    |    \rows[7].Cell      |HoughCell__25                |   166|
|46    |    \rows[6].Cell      |HoughCell__26                |   166|
|47    |    \rows[5].Cell      |HoughCell__27                |   166|
|48    |    \rows[4].Cell      |HoughCell__28                |   166|
|49    |    \rows[3].Cell      |HoughCell__29                |   166|
|50    |    \rows[2].Cell      |HoughCell__30                |   166|
|51    |    \rows[1].Cell      |HoughCell__31                |   166|
|52    |    \rows[0].Cell      |HoughCell__32                |   161|
|53    |  \columns[7].Column   |HoughColumn__parameterized7  |  3601|
|54    |    \rows[15].Cell     |HoughCell__1                 |   161|
|55    |    \rows[14].Cell     |HoughCell__2                 |   166|
|56    |    \rows[13].Cell     |HoughCell__3                 |   166|
|57    |    \rows[12].Cell     |HoughCell__4                 |   166|
|58    |    \rows[11].Cell     |HoughCell__5                 |   166|
|59    |    \rows[10].Cell     |HoughCell__6                 |   166|
|60    |    \rows[9].Cell      |HoughCell__7                 |   166|
|61    |    \rows[8].Cell      |HoughCell__8                 |   166|
|62    |    \rows[7].Cell      |HoughCell__9                 |   166|
|63    |    \rows[6].Cell      |HoughCell__10                |   166|
|64    |    \rows[5].Cell      |HoughCell__11                |   166|
|65    |    \rows[4].Cell      |HoughCell__12                |   166|
|66    |    \rows[3].Cell      |HoughCell__13                |   166|
|67    |    \rows[2].Cell      |HoughCell__14                |   166|
|68    |    \rows[1].Cell      |HoughCell__15                |   166|
|69    |    \rows[0].Cell      |HoughCell__16                |   161|
|70    |  \columns[6].Column   |HoughColumn__parameterized8  |  3620|
|71    |    \rows[15].Cell     |HoughCell__65                |   161|
|72    |    \rows[14].Cell     |HoughCell__66                |   166|
|73    |    \rows[13].Cell     |HoughCell__67                |   166|
|74    |    \rows[12].Cell     |HoughCell__68                |   166|
|75    |    \rows[11].Cell     |HoughCell__69                |   166|
|76    |    \rows[10].Cell     |HoughCell__70                |   166|
|77    |    \rows[9].Cell      |HoughCell__71                |   166|
|78    |    \rows[8].Cell      |HoughCell__72                |   166|
|79    |    \rows[7].Cell      |HoughCell__73                |   166|
|80    |    \rows[6].Cell      |HoughCell__74                |   166|
|81    |    \rows[5].Cell      |HoughCell__75                |   166|
|82    |    \rows[4].Cell      |HoughCell__76                |   166|
|83    |    \rows[3].Cell      |HoughCell__77                |   166|
|84    |    \rows[2].Cell      |HoughCell__78                |   166|
|85    |    \rows[1].Cell      |HoughCell__79                |   166|
|86    |    \rows[0].Cell      |HoughCell__80                |   161|
|87    |  \columns[4].Column   |HoughColumn__parameterized10 |  3649|
|88    |    \rows[15].Cell     |HoughCell__49                |   161|
|89    |    \rows[14].Cell     |HoughCell__50                |   166|
|90    |    \rows[13].Cell     |HoughCell__51                |   166|
|91    |    \rows[12].Cell     |HoughCell__52                |   166|
|92    |    \rows[11].Cell     |HoughCell__53                |   166|
|93    |    \rows[10].Cell     |HoughCell__54                |   166|
|94    |    \rows[9].Cell      |HoughCell__55                |   166|
|95    |    \rows[8].Cell      |HoughCell__56                |   166|
|96    |    \rows[7].Cell      |HoughCell__57                |   166|
|97    |    \rows[6].Cell      |HoughCell__58                |   166|
|98    |    \rows[5].Cell      |HoughCell__59                |   166|
|99    |    \rows[4].Cell      |HoughCell__60                |   166|
|100   |    \rows[3].Cell      |HoughCell__61                |   166|
|101   |    \rows[2].Cell      |HoughCell__62                |   166|
|102   |    \rows[1].Cell      |HoughCell__63                |   166|
|103   |    \rows[0].Cell      |HoughCell__64                |   161|
|104   |  \columns[2].Column   |HoughColumn__parameterized12 |  3688|
|105   |    \rows[15].Cell     |HoughCell__129               |   161|
|106   |    \rows[14].Cell     |HoughCell__130               |   166|
|107   |    \rows[13].Cell     |HoughCell__131               |   166|
|108   |    \rows[12].Cell     |HoughCell__132               |   166|
|109   |    \rows[11].Cell     |HoughCell__133               |   166|
|110   |    \rows[10].Cell     |HoughCell__134               |   166|
|111   |    \rows[9].Cell      |HoughCell__135               |   166|
|112   |    \rows[8].Cell      |HoughCell__136               |   166|
|113   |    \rows[7].Cell      |HoughCell__137               |   166|
|114   |    \rows[6].Cell      |HoughCell__138               |   166|
|115   |    \rows[5].Cell      |HoughCell__139               |   166|
|116   |    \rows[4].Cell      |HoughCell__140               |   166|
|117   |    \rows[3].Cell      |HoughCell__141               |   166|
|118   |    \rows[2].Cell      |HoughCell__142               |   166|
|119   |    \rows[1].Cell      |HoughCell__143               |   166|
|120   |    \rows[0].Cell      |HoughCell__144               |   161|
|121   |  \columns[5].Column   |HoughColumn__parameterized9  |  3652|
|122   |    \rows[15].Cell     |HoughCell__113               |   161|
|123   |    \rows[14].Cell     |HoughCell__114               |   166|
|124   |    \rows[13].Cell     |HoughCell__115               |   166|
|125   |    \rows[12].Cell     |HoughCell__116               |   166|
|126   |    \rows[11].Cell     |HoughCell__117               |   166|
|127   |    \rows[10].Cell     |HoughCell__118               |   166|
|128   |    \rows[9].Cell      |HoughCell__119               |   166|
|129   |    \rows[8].Cell      |HoughCell__120               |   166|
|130   |    \rows[7].Cell      |HoughCell__121               |   166|
|131   |    \rows[6].Cell      |HoughCell__122               |   166|
|132   |    \rows[5].Cell      |HoughCell__123               |   166|
|133   |    \rows[4].Cell      |HoughCell__124               |   166|
|134   |    \rows[3].Cell      |HoughCell__125               |   166|
|135   |    \rows[2].Cell      |HoughCell__126               |   166|
|136   |    \rows[1].Cell      |HoughCell__127               |   166|
|137   |    \rows[0].Cell      |HoughCell__128               |   161|
|138   |  \columns[11].Column  |HoughColumn__parameterized3  |  3642|
|139   |    \rows[15].Cell     |HoughCell__225               |   161|
|140   |    \rows[14].Cell     |HoughCell__226               |   166|
|141   |    \rows[13].Cell     |HoughCell__227               |   166|
|142   |    \rows[12].Cell     |HoughCell__228               |   166|
|143   |    \rows[11].Cell     |HoughCell__229               |   166|
|144   |    \rows[10].Cell     |HoughCell__230               |   166|
|145   |    \rows[9].Cell      |HoughCell__231               |   166|
|146   |    \rows[8].Cell      |HoughCell__232               |   166|
|147   |    \rows[7].Cell      |HoughCell__233               |   166|
|148   |    \rows[6].Cell      |HoughCell__234               |   166|
|149   |    \rows[5].Cell      |HoughCell__235               |   166|
|150   |    \rows[4].Cell      |HoughCell__236               |   166|
|151   |    \rows[3].Cell      |HoughCell__237               |   166|
|152   |    \rows[2].Cell      |HoughCell__238               |   166|
|153   |    \rows[1].Cell      |HoughCell__239               |   166|
|154   |    \rows[0].Cell      |HoughCell__240               |   161|
|155   |  \columns[12].Column  |HoughColumn__parameterized2  |  3650|
|156   |    \rows[15].Cell     |HoughCell__209               |   161|
|157   |    \rows[14].Cell     |HoughCell__210               |   166|
|158   |    \rows[13].Cell     |HoughCell__211               |   166|
|159   |    \rows[12].Cell     |HoughCell__212               |   166|
|160   |    \rows[11].Cell     |HoughCell__213               |   166|
|161   |    \rows[10].Cell     |HoughCell__214               |   166|
|162   |    \rows[9].Cell      |HoughCell__215               |   166|
|163   |    \rows[8].Cell      |HoughCell__216               |   166|
|164   |    \rows[7].Cell      |HoughCell__217               |   166|
|165   |    \rows[6].Cell      |HoughCell__218               |   166|
|166   |    \rows[5].Cell      |HoughCell__219               |   166|
|167   |    \rows[4].Cell      |HoughCell__220               |   166|
|168   |    \rows[3].Cell      |HoughCell__221               |   166|
|169   |    \rows[2].Cell      |HoughCell__222               |   166|
|170   |    \rows[1].Cell      |HoughCell__223               |   166|
|171   |    \rows[0].Cell      |HoughCell__224               |   161|
|172   |  \columns[13].Column  |HoughColumn__parameterized1  |  3668|
|173   |    \rows[15].Cell     |HoughCell__193               |   161|
|174   |    \rows[14].Cell     |HoughCell__194               |   166|
|175   |    \rows[13].Cell     |HoughCell__195               |   166|
|176   |    \rows[12].Cell     |HoughCell__196               |   166|
|177   |    \rows[11].Cell     |HoughCell__197               |   166|
|178   |    \rows[10].Cell     |HoughCell__198               |   166|
|179   |    \rows[9].Cell      |HoughCell__199               |   166|
|180   |    \rows[8].Cell      |HoughCell__200               |   166|
|181   |    \rows[7].Cell      |HoughCell__201               |   166|
|182   |    \rows[6].Cell      |HoughCell__202               |   166|
|183   |    \rows[5].Cell      |HoughCell__203               |   166|
|184   |    \rows[4].Cell      |HoughCell__204               |   166|
|185   |    \rows[3].Cell      |HoughCell__205               |   166|
|186   |    \rows[2].Cell      |HoughCell__206               |   166|
|187   |    \rows[1].Cell      |HoughCell__207               |   166|
|188   |    \rows[0].Cell      |HoughCell__208               |   161|
|189   |  \columns[3].Column   |HoughColumn__parameterized11 |  3668|
|190   |    \rows[15].Cell     |HoughCell__97                |   161|
|191   |    \rows[14].Cell     |HoughCell__98                |   166|
|192   |    \rows[13].Cell     |HoughCell__99                |   166|
|193   |    \rows[12].Cell     |HoughCell__100               |   166|
|194   |    \rows[11].Cell     |HoughCell__101               |   166|
|195   |    \rows[10].Cell     |HoughCell__102               |   166|
|196   |    \rows[9].Cell      |HoughCell__103               |   166|
|197   |    \rows[8].Cell      |HoughCell__104               |   166|
|198   |    \rows[7].Cell      |HoughCell__105               |   166|
|199   |    \rows[6].Cell      |HoughCell__106               |   166|
|200   |    \rows[5].Cell      |HoughCell__107               |   166|
|201   |    \rows[4].Cell      |HoughCell__108               |   166|
|202   |    \rows[3].Cell      |HoughCell__109               |   166|
|203   |    \rows[2].Cell      |HoughCell__110               |   166|
|204   |    \rows[1].Cell      |HoughCell__111               |   166|
|205   |    \rows[0].Cell      |HoughCell__112               |   161|
|206   |  \columns[1].Column   |HoughColumn__parameterized13 |  3669|
|207   |    \rows[15].Cell     |HoughCell__177               |   161|
|208   |    \rows[14].Cell     |HoughCell__178               |   166|
|209   |    \rows[13].Cell     |HoughCell__179               |   166|
|210   |    \rows[12].Cell     |HoughCell__180               |   166|
|211   |    \rows[11].Cell     |HoughCell__181               |   166|
|212   |    \rows[10].Cell     |HoughCell__182               |   166|
|213   |    \rows[9].Cell      |HoughCell__183               |   166|
|214   |    \rows[8].Cell      |HoughCell__184               |   166|
|215   |    \rows[7].Cell      |HoughCell__185               |   166|
|216   |    \rows[6].Cell      |HoughCell__186               |   166|
|217   |    \rows[5].Cell      |HoughCell__187               |   166|
|218   |    \rows[4].Cell      |HoughCell__188               |   166|
|219   |    \rows[3].Cell      |HoughCell__189               |   166|
|220   |    \rows[2].Cell      |HoughCell__190               |   166|
|221   |    \rows[1].Cell      |HoughCell__191               |   166|
|222   |    \rows[0].Cell      |HoughCell__192               |   161|
|223   |  \columns[0].Column   |HoughColumn__parameterized14 |  3646|
|224   |    \rows[15].Cell     |HoughCell__161               |   161|
|225   |    \rows[14].Cell     |HoughCell__162               |   166|
|226   |    \rows[13].Cell     |HoughCell__163               |   166|
|227   |    \rows[12].Cell     |HoughCell__164               |   166|
|228   |    \rows[11].Cell     |HoughCell__165               |   166|
|229   |    \rows[10].Cell     |HoughCell__166               |   166|
|230   |    \rows[9].Cell      |HoughCell__167               |   166|
|231   |    \rows[8].Cell      |HoughCell__168               |   166|
|232   |    \rows[7].Cell      |HoughCell__169               |   166|
|233   |    \rows[6].Cell      |HoughCell__170               |   166|
|234   |    \rows[5].Cell      |HoughCell__171               |   166|
|235   |    \rows[4].Cell      |HoughCell__172               |   166|
|236   |    \rows[3].Cell      |HoughCell__173               |   166|
|237   |    \rows[2].Cell      |HoughCell__174               |   166|
|238   |    \rows[1].Cell      |HoughCell__175               |   166|
|239   |    \rows[0].Cell      |HoughCell__176               |   161|
|240   |  \columns[14].Column  |HoughColumn__parameterized0  |  3673|
|241   |    \rows[15].Cell     |HoughCell__145               |   161|
|242   |    \rows[14].Cell     |HoughCell__146               |   166|
|243   |    \rows[13].Cell     |HoughCell__147               |   166|
|244   |    \rows[12].Cell     |HoughCell__148               |   166|
|245   |    \rows[11].Cell     |HoughCell__149               |   166|
|246   |    \rows[10].Cell     |HoughCell__150               |   166|
|247   |    \rows[9].Cell      |HoughCell__151               |   166|
|248   |    \rows[8].Cell      |HoughCell__152               |   166|
|249   |    \rows[7].Cell      |HoughCell__153               |   166|
|250   |    \rows[6].Cell      |HoughCell__154               |   166|
|251   |    \rows[5].Cell      |HoughCell__155               |   166|
|252   |    \rows[4].Cell      |HoughCell__156               |   166|
|253   |    \rows[3].Cell      |HoughCell__157               |   166|
|254   |    \rows[2].Cell      |HoughCell__158               |   166|
|255   |    \rows[1].Cell      |HoughCell__159               |   166|
|256   |    \rows[0].Cell      |HoughCell__160               |   161|
|257   |  \columns[8].Column   |HoughColumn__parameterized6  |  3588|
|258   |    \rows[15].Cell     |HoughCell__81                |   161|
|259   |    \rows[14].Cell     |HoughCell__82                |   166|
|260   |    \rows[13].Cell     |HoughCell__83                |   166|
|261   |    \rows[12].Cell     |HoughCell__84                |   166|
|262   |    \rows[11].Cell     |HoughCell__85                |   166|
|263   |    \rows[10].Cell     |HoughCell__86                |   166|
|264   |    \rows[9].Cell      |HoughCell__87                |   166|
|265   |    \rows[8].Cell      |HoughCell__88                |   166|
|266   |    \rows[7].Cell      |HoughCell__89                |   166|
|267   |    \rows[6].Cell      |HoughCell__90                |   166|
|268   |    \rows[5].Cell      |HoughCell__91                |   166|
|269   |    \rows[4].Cell      |HoughCell__92                |   166|
|270   |    \rows[3].Cell      |HoughCell__93                |   166|
|271   |    \rows[2].Cell      |HoughCell__94                |   166|
|272   |    \rows[1].Cell      |HoughCell__95                |   166|
|273   |    \rows[0].Cell      |HoughCell__96                |   161|
+------+-----------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:33 . Memory (MB): peak = 1785.641 ; gain = 848.672 ; free physical = 9215 ; free virtual = 28452
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7484 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:01:22 . Memory (MB): peak = 1789.539 ; gain = 202.031 ; free physical = 9215 ; free virtual = 28452
Synthesis Optimization Complete : Time (s): cpu = 00:01:13 ; elapsed = 00:01:33 . Memory (MB): peak = 1789.539 ; gain = 852.570 ; free physical = 9216 ; free virtual = 28453
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1282 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
360 Infos, 206 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:52 ; elapsed = 00:01:38 . Memory (MB): peak = 1855.652 ; gain = 847.344 ; free physical = 11218 ; free virtual = 30454
report_utilization: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1895.668 ; gain = 0.000 ; free physical = 11212 ; free virtual = 30454
INFO: [Common 17-206] Exiting Vivado at Wed Jul 20 11:25:10 2016...
