{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1456255953168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1456255953168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 23 11:32:32 2016 " "Processing started: Tue Feb 23 11:32:32 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1456255953168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255953168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Serial_IO -c Serial_IOTop " "Command: quartus_map --read_settings_files=on --write_settings_files=off Serial_IO -c Serial_IOTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255953168 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1456255954578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/astro/documents/ee371/lab3/sram/sramnios/sram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/astro/documents/ee371/lab3/sram/sramnios/sram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sRam " "Found entity 1: sRam" {  } { { "../Lab3/Sram/sRamNios/sRam.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab3/Sram/sRamNios/sRam.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/nios2_system.v 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/nios2_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system " "Found entity 1: nios2_system" {  } { { "Configuration/synthesis/nios2_system.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/nios2_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Configuration/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Configuration/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/nios2_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/nios2_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_irq_mapper " "Found entity 1: nios2_system_irq_mapper" {  } { { "Configuration/synthesis/submodules/nios2_system_irq_mapper.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0 " "Found entity 1: nios2_system_mm_interconnect_0" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios2_system_mm_interconnect_0_avalon_st_adapter" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file configuration/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Configuration/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974687 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Configuration/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios2_system_mm_interconnect_0_rsp_mux_001" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_mux " "Found entity 1: nios2_system_mm_interconnect_0_rsp_mux" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: nios2_system_mm_interconnect_0_rsp_demux_002" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_demux " "Found entity 1: nios2_system_mm_interconnect_0_rsp_demux" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios2_system_mm_interconnect_0_cmd_mux_002" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_mux " "Found entity 1: nios2_system_mm_interconnect_0_cmd_mux" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios2_system_mm_interconnect_0_cmd_demux_001" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_demux " "Found entity 1: nios2_system_mm_interconnect_0_cmd_demux" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Configuration/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file configuration/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Configuration/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974788 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Configuration/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Configuration/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Configuration/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1456255974813 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1456255974813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_router_004_default_decode" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974815 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_router_004 " "Found entity 2: nios2_system_mm_interconnect_0_router_004" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974815 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1456255974821 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1456255974821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_router_002_default_decode" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974822 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_router_002 " "Found entity 2: nios2_system_mm_interconnect_0_router_002" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974822 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1456255974828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1456255974828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_router_001_default_decode" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974829 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_router_001 " "Found entity 2: nios2_system_mm_interconnect_0_router_001" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1456255974835 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1456255974835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_router_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_router_default_decode" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974837 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_router " "Found entity 2: nios2_system_mm_interconnect_0_router" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Configuration/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Configuration/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Configuration/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Configuration/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Configuration/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/nios2_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/nios2_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_sysid " "Found entity 1: nios2_system_sysid" {  } { { "Configuration/synthesis/submodules/nios2_system_sysid.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/nios2_system_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/nios2_system_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_sys_clk_timer " "Found entity 1: nios2_system_sys_clk_timer" {  } { { "Configuration/synthesis/submodules/nios2_system_sys_clk_timer.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/nios2_system_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/nios2_system_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_onchip_mem " "Found entity 1: nios2_system_onchip_mem" {  } { { "Configuration/synthesis/submodules/nios2_system_onchip_mem.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/nios2_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file configuration/synthesis/submodules/nios2_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_jtag_uart_sim_scfifo_w " "Found entity 1: nios2_system_jtag_uart_sim_scfifo_w" {  } { { "Configuration/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974912 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_jtag_uart_scfifo_w " "Found entity 2: nios2_system_jtag_uart_scfifo_w" {  } { { "Configuration/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974912 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_jtag_uart_sim_scfifo_r " "Found entity 3: nios2_system_jtag_uart_sim_scfifo_r" {  } { { "Configuration/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974912 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_jtag_uart_scfifo_r " "Found entity 4: nios2_system_jtag_uart_scfifo_r" {  } { { "Configuration/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974912 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_system_jtag_uart " "Found entity 5: nios2_system_jtag_uart" {  } { { "Configuration/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/nios2_system_dataout_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/nios2_system_dataout_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_dataOut_pio " "Found entity 1: nios2_system_dataOut_pio" {  } { { "Configuration/synthesis/submodules/nios2_system_dataOut_pio.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_dataOut_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/nios2_system_datain_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/nios2_system_datain_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_dataIn_pio " "Found entity 1: nios2_system_dataIn_pio" {  } { { "Configuration/synthesis/submodules/nios2_system_dataIn_pio.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_dataIn_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255974948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255974948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/nios2_system_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file configuration/synthesis/submodules/nios2_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_ic_data_module " "Found entity 1: nios2_system_cpu_ic_data_module" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255975667 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_cpu_ic_tag_module " "Found entity 2: nios2_system_cpu_ic_tag_module" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255975667 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_cpu_register_bank_a_module " "Found entity 3: nios2_system_cpu_register_bank_a_module" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255975667 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_cpu_register_bank_b_module " "Found entity 4: nios2_system_cpu_register_bank_b_module" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255975667 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_system_cpu_nios2_oci_debug " "Found entity 5: nios2_system_cpu_nios2_oci_debug" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255975667 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2_system_cpu_ociram_sp_ram_module " "Found entity 6: nios2_system_cpu_ociram_sp_ram_module" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255975667 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2_system_cpu_nios2_ocimem " "Found entity 7: nios2_system_cpu_nios2_ocimem" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255975667 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2_system_cpu_nios2_avalon_reg " "Found entity 8: nios2_system_cpu_nios2_avalon_reg" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 677 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255975667 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2_system_cpu_nios2_oci_break " "Found entity 9: nios2_system_cpu_nios2_oci_break" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255975667 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2_system_cpu_nios2_oci_xbrk " "Found entity 10: nios2_system_cpu_nios2_oci_xbrk" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 1063 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255975667 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2_system_cpu_nios2_oci_dbrk " "Found entity 11: nios2_system_cpu_nios2_oci_dbrk" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 1271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255975667 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2_system_cpu_nios2_oci_itrace " "Found entity 12: nios2_system_cpu_nios2_oci_itrace" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 1459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255975667 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2_system_cpu_nios2_oci_td_mode " "Found entity 13: nios2_system_cpu_nios2_oci_td_mode" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 1830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255975667 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2_system_cpu_nios2_oci_dtrace " "Found entity 14: nios2_system_cpu_nios2_oci_dtrace" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 1897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255975667 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2_system_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: nios2_system_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 1991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255975667 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2_system_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: nios2_system_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 2062 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255975667 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2_system_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: nios2_system_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 2104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255975667 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2_system_cpu_nios2_oci_fifo " "Found entity 18: nios2_system_cpu_nios2_oci_fifo" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 2150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255975667 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2_system_cpu_nios2_oci_pib " "Found entity 19: nios2_system_cpu_nios2_oci_pib" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 2651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255975667 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2_system_cpu_nios2_oci_im " "Found entity 20: nios2_system_cpu_nios2_oci_im" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 2719 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255975667 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2_system_cpu_nios2_performance_monitors " "Found entity 21: nios2_system_cpu_nios2_performance_monitors" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 2835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255975667 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios2_system_cpu_nios2_oci " "Found entity 22: nios2_system_cpu_nios2_oci" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 2851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255975667 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios2_system_cpu " "Found entity 23: nios2_system_cpu" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 3420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255975667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255975667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/nios2_system_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/nios2_system_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_jtag_debug_module_sysclk " "Found entity 1: nios2_system_cpu_jtag_debug_module_sysclk" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255975676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255975676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/nios2_system_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/nios2_system_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_jtag_debug_module_tck " "Found entity 1: nios2_system_cpu_jtag_debug_module_tck" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255975684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255975684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/nios2_system_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/nios2_system_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_jtag_debug_module_wrapper " "Found entity 1: nios2_system_cpu_jtag_debug_module_wrapper" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255975692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255975692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/nios2_system_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/nios2_system_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_oci_test_bench " "Found entity 1: nios2_system_cpu_oci_test_bench" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu_oci_test_bench.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255975698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255975698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/nios2_system_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/nios2_system_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_test_bench " "Found entity 1: nios2_system_cpu_test_bench" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu_test_bench.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255975722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255975722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/nios2_system_chipselect_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/nios2_system_chipselect_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_chipSelect_pio " "Found entity 1: nios2_system_chipSelect_pio" {  } { { "Configuration/synthesis/submodules/nios2_system_chipSelect_pio.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_chipSelect_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255975742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255975742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/nios2_system_charrcvd_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/nios2_system_charrcvd_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_charRcvd_pio " "Found entity 1: nios2_system_charRcvd_pio" {  } { { "Configuration/synthesis/submodules/nios2_system_charRcvd_pio.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_charRcvd_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255975757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255975757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration/synthesis/submodules/nios2_system_address_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file configuration/synthesis/submodules/nios2_system_address_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_address_pio " "Found entity 1: nios2_system_address_pio" {  } { { "Configuration/synthesis/submodules/nios2_system_address_pio.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_address_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255975786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255975786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_iotop.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_iotop.v" { { "Info" "ISGN_ENTITY_NAME" "1 Serial_IOTop " "Found entity 1: Serial_IOTop" {  } { { "Serial_IOTop.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Serial_IOTop.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255975790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255975790 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable Serial_IOTop.v(42) " "Verilog HDL Implicit Net warning at Serial_IOTop.v(42): created implicit net for \"enable\"" {  } { { "Serial_IOTop.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Serial_IOTop.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255975790 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "chipSelect Serial_IOTop.v(43) " "Verilog HDL Implicit Net warning at Serial_IOTop.v(43): created implicit net for \"chipSelect\"" {  } { { "Serial_IOTop.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Serial_IOTop.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255975790 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "address Serial_IOTop.v(44) " "Verilog HDL Implicit Net warning at Serial_IOTop.v(44): created implicit net for \"address\"" {  } { { "Serial_IOTop.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Serial_IOTop.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255975790 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "readnWrite Serial_IOTop.v(45) " "Verilog HDL Implicit Net warning at Serial_IOTop.v(45): created implicit net for \"readnWrite\"" {  } { { "Serial_IOTop.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Serial_IOTop.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255975790 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_system_cpu.v(1798) " "Verilog HDL or VHDL warning at nios2_system_cpu.v(1798): conditional expression evaluates to a constant" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 1798 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1456255975817 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_system_cpu.v(1800) " "Verilog HDL or VHDL warning at nios2_system_cpu.v(1800): conditional expression evaluates to a constant" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 1800 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1456255975817 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_system_cpu.v(1956) " "Verilog HDL or VHDL warning at nios2_system_cpu.v(1956): conditional expression evaluates to a constant" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 1956 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1456255975818 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_system_cpu.v(2780) " "Verilog HDL or VHDL warning at nios2_system_cpu.v(2780): conditional expression evaluates to a constant" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 2780 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1456255975822 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Serial_IOTop.v(46) " "Verilog HDL Instantiation warning at Serial_IOTop.v(46): instance has no name" {  } { { "Serial_IOTop.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Serial_IOTop.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1456255975865 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Serial_IOTop.v(58) " "Verilog HDL Instantiation warning at Serial_IOTop.v(58): instance has no name" {  } { { "Serial_IOTop.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Serial_IOTop.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1456255975865 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Serial_IOTop " "Elaborating entity \"Serial_IOTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1456255976067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system nios2_system:comb_3 " "Elaborating entity \"nios2_system\" for hierarchy \"nios2_system:comb_3\"" {  } { { "Serial_IOTop.v" "comb_3" { Text "C:/Users/astro/Documents/EE371/Lab4/Serial_IOTop.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255976098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_address_pio nios2_system:comb_3\|nios2_system_address_pio:address_pio " "Elaborating entity \"nios2_system_address_pio\" for hierarchy \"nios2_system:comb_3\|nios2_system_address_pio:address_pio\"" {  } { { "Configuration/synthesis/nios2_system.v" "address_pio" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/nios2_system.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255976176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_charRcvd_pio nios2_system:comb_3\|nios2_system_charRcvd_pio:charrcvd_pio " "Elaborating entity \"nios2_system_charRcvd_pio\" for hierarchy \"nios2_system:comb_3\|nios2_system_charRcvd_pio:charrcvd_pio\"" {  } { { "Configuration/synthesis/nios2_system.v" "charrcvd_pio" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/nios2_system.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255976197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_chipSelect_pio nios2_system:comb_3\|nios2_system_chipSelect_pio:chipselect_pio " "Elaborating entity \"nios2_system_chipSelect_pio\" for hierarchy \"nios2_system:comb_3\|nios2_system_chipSelect_pio:chipselect_pio\"" {  } { { "Configuration/synthesis/nios2_system.v" "chipselect_pio" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/nios2_system.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255976221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu nios2_system:comb_3\|nios2_system_cpu:cpu " "Elaborating entity \"nios2_system_cpu\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\"" {  } { { "Configuration/synthesis/nios2_system.v" "cpu" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/nios2_system.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255976254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_test_bench nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_test_bench:the_nios2_system_cpu_test_bench " "Elaborating entity \"nios2_system_cpu_test_bench\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_test_bench:the_nios2_system_cpu_test_bench\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_test_bench" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 4850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255976656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_ic_data_module nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_data_module:nios2_system_cpu_ic_data " "Elaborating entity \"nios2_system_cpu_ic_data_module\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_data_module:nios2_system_cpu_ic_data\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "nios2_system_cpu_ic_data" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 5708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255976697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_data_module:nios2_system_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_data_module:nios2_system_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "the_altsyncram" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255976953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ekj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ekj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ekj1 " "Found entity 1: altsyncram_ekj1" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/altsyncram_ekj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255977126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255977126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ekj1 nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_data_module:nios2_system_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated " "Elaborating entity \"altsyncram_ekj1\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_data_module:nios2_system_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255977127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_ic_tag_module nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_tag_module:nios2_system_cpu_ic_tag " "Elaborating entity \"nios2_system_cpu_ic_tag_module\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_tag_module:nios2_system_cpu_ic_tag\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "nios2_system_cpu_ic_tag" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 5774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255977168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_tag_module:nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_tag_module:nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "the_altsyncram" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255977187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gjn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gjn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gjn1 " "Found entity 1: altsyncram_gjn1" {  } { { "db/altsyncram_gjn1.tdf" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/altsyncram_gjn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255977294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255977294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gjn1 nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_tag_module:nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_gjn1:auto_generated " "Elaborating entity \"altsyncram_gjn1\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_tag_module:nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_gjn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255977295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_register_bank_a_module nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_a_module:nios2_system_cpu_register_bank_a " "Elaborating entity \"nios2_system_cpu_register_bank_a_module\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_a_module:nios2_system_cpu_register_bank_a\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "nios2_system_cpu_register_bank_a" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 6317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255977385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_a_module:nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_a_module:nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "the_altsyncram" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255977412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jcn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jcn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jcn1 " "Found entity 1: altsyncram_jcn1" {  } { { "db/altsyncram_jcn1.tdf" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/altsyncram_jcn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255977508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255977508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jcn1 nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_a_module:nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_jcn1:auto_generated " "Elaborating entity \"altsyncram_jcn1\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_a_module:nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_jcn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255977508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_register_bank_b_module nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_b_module:nios2_system_cpu_register_bank_b " "Elaborating entity \"nios2_system_cpu_register_bank_b_module\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_b_module:nios2_system_cpu_register_bank_b\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "nios2_system_cpu_register_bank_b" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 6339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255977651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_b_module:nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_b_module:nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "the_altsyncram" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255977668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kcn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kcn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kcn1 " "Found entity 1: altsyncram_kcn1" {  } { { "db/altsyncram_kcn1.tdf" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/altsyncram_kcn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255977777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255977777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kcn1 nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_b_module:nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_kcn1:auto_generated " "Elaborating entity \"altsyncram_kcn1\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_b_module:nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_kcn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255977777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci " "Elaborating entity \"nios2_system_cpu_nios2_oci\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 6871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255977949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_debug nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_debug:the_nios2_system_cpu_nios2_oci_debug " "Elaborating entity \"nios2_system_cpu_nios2_oci_debug\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_debug:the_nios2_system_cpu_nios2_oci_debug\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_debug" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 3069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255978012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_debug:the_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_debug:the_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255978057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_ocimem nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_ocimem:the_nios2_system_cpu_nios2_ocimem " "Elaborating entity \"nios2_system_cpu_nios2_ocimem\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_ocimem:the_nios2_system_cpu_nios2_ocimem\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_ocimem" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 3089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255978084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_ociram_sp_ram_module nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_ocimem:the_nios2_system_cpu_nios2_ocimem\|nios2_system_cpu_ociram_sp_ram_module:nios2_system_cpu_ociram_sp_ram " "Elaborating entity \"nios2_system_cpu_ociram_sp_ram_module\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_ocimem:the_nios2_system_cpu_nios2_ocimem\|nios2_system_cpu_ociram_sp_ram_module:nios2_system_cpu_ociram_sp_ram\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "nios2_system_cpu_ociram_sp_ram" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255978127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_ocimem:the_nios2_system_cpu_nios2_ocimem\|nios2_system_cpu_ociram_sp_ram_module:nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_ocimem:the_nios2_system_cpu_nios2_ocimem\|nios2_system_cpu_ociram_sp_ram_module:nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "the_altsyncram" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255978184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j2f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j2f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j2f1 " "Found entity 1: altsyncram_j2f1" {  } { { "db/altsyncram_j2f1.tdf" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/altsyncram_j2f1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255978276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255978276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j2f1 nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_ocimem:the_nios2_system_cpu_nios2_ocimem\|nios2_system_cpu_ociram_sp_ram_module:nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_j2f1:auto_generated " "Elaborating entity \"altsyncram_j2f1\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_ocimem:the_nios2_system_cpu_nios2_ocimem\|nios2_system_cpu_ociram_sp_ram_module:nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_j2f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255978277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_avalon_reg nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_avalon_reg:the_nios2_system_cpu_nios2_avalon_reg " "Elaborating entity \"nios2_system_cpu_nios2_avalon_reg\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_avalon_reg:the_nios2_system_cpu_nios2_avalon_reg\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_avalon_reg" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 3108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255978441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_break nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_break:the_nios2_system_cpu_nios2_oci_break " "Elaborating entity \"nios2_system_cpu_nios2_oci_break\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_break:the_nios2_system_cpu_nios2_oci_break\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_break" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 3139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255978476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_xbrk nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_xbrk:the_nios2_system_cpu_nios2_oci_xbrk " "Elaborating entity \"nios2_system_cpu_nios2_oci_xbrk\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_xbrk:the_nios2_system_cpu_nios2_oci_xbrk\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_xbrk" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 3161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255978508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_dbrk nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_dbrk:the_nios2_system_cpu_nios2_oci_dbrk " "Elaborating entity \"nios2_system_cpu_nios2_oci_dbrk\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_dbrk:the_nios2_system_cpu_nios2_oci_dbrk\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_dbrk" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 3188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255978546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_itrace nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_itrace:the_nios2_system_cpu_nios2_oci_itrace " "Elaborating entity \"nios2_system_cpu_nios2_oci_itrace\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_itrace:the_nios2_system_cpu_nios2_oci_itrace\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_itrace" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 3228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255978577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_dtrace nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_dtrace:the_nios2_system_cpu_nios2_oci_dtrace " "Elaborating entity \"nios2_system_cpu_nios2_oci_dtrace\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_dtrace:the_nios2_system_cpu_nios2_oci_dtrace\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_dtrace" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 3243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255978608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_td_mode nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_dtrace:the_nios2_system_cpu_nios2_oci_dtrace\|nios2_system_cpu_nios2_oci_td_mode:nios2_system_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios2_system_cpu_nios2_oci_td_mode\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_dtrace:the_nios2_system_cpu_nios2_oci_dtrace\|nios2_system_cpu_nios2_oci_td_mode:nios2_system_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "nios2_system_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 1945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255978647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_fifo nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_fifo:the_nios2_system_cpu_nios2_oci_fifo " "Elaborating entity \"nios2_system_cpu_nios2_oci_fifo\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_fifo:the_nios2_system_cpu_nios2_oci_fifo\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_fifo" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 3262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255978677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_compute_input_tm_cnt nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_fifo:the_nios2_system_cpu_nios2_oci_fifo\|nios2_system_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_system_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios2_system_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_fifo:the_nios2_system_cpu_nios2_oci_fifo\|nios2_system_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_system_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 2276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255978738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_fifo_wrptr_inc nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_fifo:the_nios2_system_cpu_nios2_oci_fifo\|nios2_system_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_system_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios2_system_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_fifo:the_nios2_system_cpu_nios2_oci_fifo\|nios2_system_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_system_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 2285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255978777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_fifo_cnt_inc nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_fifo:the_nios2_system_cpu_nios2_oci_fifo\|nios2_system_cpu_nios2_oci_fifo_cnt_inc:the_nios2_system_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios2_system_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_fifo:the_nios2_system_cpu_nios2_oci_fifo\|nios2_system_cpu_nios2_oci_fifo_cnt_inc:the_nios2_system_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 2294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255978798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_oci_test_bench nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_fifo:the_nios2_system_cpu_nios2_oci_fifo\|nios2_system_cpu_oci_test_bench:the_nios2_system_cpu_oci_test_bench " "Elaborating entity \"nios2_system_cpu_oci_test_bench\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_fifo:the_nios2_system_cpu_nios2_oci_fifo\|nios2_system_cpu_oci_test_bench:the_nios2_system_cpu_oci_test_bench\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_oci_test_bench" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 2302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255978817 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "nios2_system_cpu_oci_test_bench " "Entity \"nios2_system_cpu_oci_test_bench\" contains only dangling pins" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_oci_test_bench" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 2302 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1456255978817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_pib nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_pib:the_nios2_system_cpu_nios2_oci_pib " "Elaborating entity \"nios2_system_cpu_nios2_oci_pib\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_pib:the_nios2_system_cpu_nios2_oci_pib\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_pib" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255978848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_im nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_im:the_nios2_system_cpu_nios2_oci_im " "Elaborating entity \"nios2_system_cpu_nios2_oci_im\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_im:the_nios2_system_cpu_nios2_oci_im\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_im" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 3293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255978898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_jtag_debug_module_wrapper nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper " "Elaborating entity \"nios2_system_cpu_jtag_debug_module_wrapper\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_jtag_debug_module_wrapper" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 3398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255978908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_jtag_debug_module_tck nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper\|nios2_system_cpu_jtag_debug_module_tck:the_nios2_system_cpu_jtag_debug_module_tck " "Elaborating entity \"nios2_system_cpu_jtag_debug_module_tck\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper\|nios2_system_cpu_jtag_debug_module_tck:the_nios2_system_cpu_jtag_debug_module_tck\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu_jtag_debug_module_wrapper.v" "the_nios2_system_cpu_jtag_debug_module_tck" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255978927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_jtag_debug_module_sysclk nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper\|nios2_system_cpu_jtag_debug_module_sysclk:the_nios2_system_cpu_jtag_debug_module_sysclk " "Elaborating entity \"nios2_system_cpu_jtag_debug_module_sysclk\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper\|nios2_system_cpu_jtag_debug_module_sysclk:the_nios2_system_cpu_jtag_debug_module_sysclk\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu_jtag_debug_module_wrapper.v" "the_nios2_system_cpu_jtag_debug_module_sysclk" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255978979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_jtag_debug_module_phy\"" {  } { { "Configuration/synthesis/submodules/nios2_system_cpu_jtag_debug_module_wrapper.v" "nios2_system_cpu_jtag_debug_module_phy" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255979042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255979058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255980028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2_system:comb_3\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255980197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_dataIn_pio nios2_system:comb_3\|nios2_system_dataIn_pio:datain_pio " "Elaborating entity \"nios2_system_dataIn_pio\" for hierarchy \"nios2_system:comb_3\|nios2_system_dataIn_pio:datain_pio\"" {  } { { "Configuration/synthesis/nios2_system.v" "datain_pio" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/nios2_system.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255980247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_dataOut_pio nios2_system:comb_3\|nios2_system_dataOut_pio:dataout_pio " "Elaborating entity \"nios2_system_dataOut_pio\" for hierarchy \"nios2_system:comb_3\|nios2_system_dataOut_pio:dataout_pio\"" {  } { { "Configuration/synthesis/nios2_system.v" "dataout_pio" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/nios2_system.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255980287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_jtag_uart nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart " "Elaborating entity \"nios2_system_jtag_uart\" for hierarchy \"nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\"" {  } { { "Configuration/synthesis/nios2_system.v" "jtag_uart" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/nios2_system.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255980312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_jtag_uart_scfifo_w nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w " "Elaborating entity \"nios2_system_jtag_uart_scfifo_w\" for hierarchy \"nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\"" {  } { { "Configuration/synthesis/submodules/nios2_system_jtag_uart.v" "the_nios2_system_jtag_uart_scfifo_w" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255980335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Configuration/synthesis/submodules/nios2_system_jtag_uart.v" "wfifo" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255980833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Configuration/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255980858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456255980859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456255980859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456255980859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456255980859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456255980859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456255980859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456255980859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456255980859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456255980859 ""}  } { { "Configuration/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1456255980859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255980970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255980970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255980972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255981133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255981133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/astro/Documents/EE371/Lab4/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255981134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255981170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255981170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/astro/Documents/EE371/Lab4/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255981172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255981276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255981276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/astro/Documents/EE371/Lab4/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255981277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255981374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255981374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/astro/Documents/EE371/Lab4/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255981376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255981465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255981465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/astro/Documents/EE371/Lab4/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255981466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_jtag_uart_scfifo_r nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r " "Elaborating entity \"nios2_system_jtag_uart_scfifo_r\" for hierarchy \"nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r\"" {  } { { "Configuration/synthesis/submodules/nios2_system_jtag_uart.v" "the_nios2_system_jtag_uart_scfifo_r" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255981483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "Configuration/synthesis/submodules/nios2_system_jtag_uart.v" "nios2_system_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255981833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "Configuration/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255981888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456255981888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456255981888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456255981888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456255981888 ""}  } { { "Configuration/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1456255981888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255981937 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "Configuration/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255981967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255982003 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios2_system:comb_3\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "Configuration/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255982018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_onchip_mem nios2_system:comb_3\|nios2_system_onchip_mem:onchip_mem " "Elaborating entity \"nios2_system_onchip_mem\" for hierarchy \"nios2_system:comb_3\|nios2_system_onchip_mem:onchip_mem\"" {  } { { "Configuration/synthesis/nios2_system.v" "onchip_mem" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/nios2_system.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255982026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:comb_3\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:comb_3\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "Configuration/synthesis/submodules/nios2_system_onchip_mem.v" "the_altsyncram" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_onchip_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255982057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:comb_3\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_system:comb_3\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "Configuration/synthesis/submodules/nios2_system_onchip_mem.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_onchip_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255982087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:comb_3\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_system:comb_3\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456255982087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_system_onchip_mem.hex " "Parameter \"init_file\" = \"nios2_system_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456255982087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456255982087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10240 " "Parameter \"maximum_depth\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456255982087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10240 " "Parameter \"numwords_a\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456255982087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456255982087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456255982087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456255982087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456255982087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456255982087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456255982087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456255982087 ""}  } { { "Configuration/synthesis/submodules/nios2_system_onchip_mem.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_onchip_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1456255982087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8bj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8bj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8bj1 " "Found entity 1: altsyncram_8bj1" {  } { { "db/altsyncram_8bj1.tdf" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/altsyncram_8bj1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255982157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255982157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8bj1 nios2_system:comb_3\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_8bj1:auto_generated " "Elaborating entity \"altsyncram_8bj1\" for hierarchy \"nios2_system:comb_3\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_8bj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255982157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255982735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255982735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la nios2_system:comb_3\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_8bj1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"nios2_system:comb_3\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_8bj1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_8bj1.tdf" "decode3" { Text "C:/Users/astro/Documents/EE371/Lab4/db/altsyncram_8bj1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255982736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255982832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255982832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb nios2_system:comb_3\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_8bj1:auto_generated\|mux_2hb:mux2 " "Elaborating entity \"mux_2hb\" for hierarchy \"nios2_system:comb_3\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_8bj1:auto_generated\|mux_2hb:mux2\"" {  } { { "db/altsyncram_8bj1.tdf" "mux2" { Text "C:/Users/astro/Documents/EE371/Lab4/db/altsyncram_8bj1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255982833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_sys_clk_timer nios2_system:comb_3\|nios2_system_sys_clk_timer:sys_clk_timer " "Elaborating entity \"nios2_system_sys_clk_timer\" for hierarchy \"nios2_system:comb_3\|nios2_system_sys_clk_timer:sys_clk_timer\"" {  } { { "Configuration/synthesis/nios2_system.v" "sys_clk_timer" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/nios2_system.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255982945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_sysid nios2_system:comb_3\|nios2_system_sysid:sysid " "Elaborating entity \"nios2_system_sysid\" for hierarchy \"nios2_system:comb_3\|nios2_system_sysid:sysid\"" {  } { { "Configuration/synthesis/nios2_system.v" "sysid" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/nios2_system.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255982979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0 nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios2_system_mm_interconnect_0\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Configuration/synthesis/nios2_system.v" "mm_interconnect_0" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/nios2_system.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255983008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255983870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255983897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255983937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255983967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255983997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255984144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255984210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" "led_pio_s1_translator" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255984254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255984359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255984407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255984436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Configuration/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255984479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255984523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_router nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router:router " "Elaborating entity \"nios2_system_mm_interconnect_0_router\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router:router\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" "router" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" 5174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255984852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_router_default_decode nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router:router\|nios2_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios2_system_mm_interconnect_0_router_default_decode\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router:router\|nios2_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255984949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_router_001 nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios2_system_mm_interconnect_0_router_001\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_001:router_001\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" "router_001" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" 5190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255984972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_router_001_default_decode nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_001:router_001\|nios2_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_001:router_001\|nios2_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255985073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_router_002 nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios2_system_mm_interconnect_0_router_002\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_002:router_002\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" 5206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255985222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_router_002_default_decode nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_002:router_002\|nios2_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_002:router_002\|nios2_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255985245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_router_004 nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios2_system_mm_interconnect_0_router_004\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_004:router_004\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" "router_004" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" 5238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255985269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_router_004_default_decode nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_004:router_004\|nios2_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios2_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_004:router_004\|nios2_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255985290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cpu_instruction_master_limiter" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" 5544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255985363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_cmd_demux nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios2_system_mm_interconnect_0_cmd_demux\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" 5669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255985406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_cmd_demux_001 nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios2_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" 5692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255985457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_cmd_mux nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios2_system_mm_interconnect_0_cmd_mux\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" 5709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255985485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_cmd_mux_002 nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"nios2_system_mm_interconnect_0_cmd_mux_002\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" 5749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255985497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255985547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Configuration/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255985571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_rsp_demux nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios2_system_mm_interconnect_0_rsp_demux\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" 6044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255985607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_rsp_demux_002 nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"nios2_system_mm_interconnect_0_rsp_demux_002\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" 6084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255985652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_rsp_mux nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios2_system_mm_interconnect_0_rsp_mux\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" 6487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255985717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255985917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Configuration/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255985935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_rsp_mux_001 nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios2_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" 6510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255985937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255985977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_avalon_st_adapter nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios2_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0.v" 6539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255986008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios2_system:comb_3\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255986017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_irq_mapper nios2_system:comb_3\|nios2_system_irq_mapper:irq_mapper " "Elaborating entity \"nios2_system_irq_mapper\" for hierarchy \"nios2_system:comb_3\|nios2_system_irq_mapper:irq_mapper\"" {  } { { "Configuration/synthesis/nios2_system.v" "irq_mapper" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/nios2_system.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255986112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_system:comb_3\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_system:comb_3\|altera_reset_controller:rst_controller\"" {  } { { "Configuration/synthesis/nios2_system.v" "rst_controller" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/nios2_system.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255986117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2_system:comb_3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2_system:comb_3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Configuration/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255986152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2_system:comb_3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2_system:comb_3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Configuration/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255986158 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "serial.v(93) " "Verilog HDL information at serial.v(93): always construct contains both blocking and non-blocking assignments" {  } { { "serial.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/serial.v" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1456255986211 ""}
{ "Warning" "WSGN_SEARCH_FILE" "serial.v 7 7 " "Using design file serial.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 serial " "Found entity 1: serial" {  } { { "serial.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/serial.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255986215 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock9600 " "Found entity 2: clock9600" {  } { { "serial.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/serial.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255986215 ""} { "Info" "ISGN_ENTITY_NAME" "3 buffer " "Found entity 3: buffer" {  } { { "serial.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/serial.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255986215 ""} { "Info" "ISGN_ENTITY_NAME" "4 shiftRegister10StoP " "Found entity 4: shiftRegister10StoP" {  } { { "serial.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/serial.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255986215 ""} { "Info" "ISGN_ENTITY_NAME" "5 shiftRegister10PtoS " "Found entity 5: shiftRegister10PtoS" {  } { { "serial.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/serial.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255986215 ""} { "Info" "ISGN_ENTITY_NAME" "6 counter " "Found entity 6: counter" {  } { { "serial.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/serial.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255986215 ""} { "Info" "ISGN_ENTITY_NAME" "7 startBitDetect " "Found entity 7: startBitDetect" {  } { { "serial.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/serial.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255986215 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1456255986215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial serial:comb_4 " "Elaborating entity \"serial\" for hierarchy \"serial:comb_4\"" {  } { { "Serial_IOTop.v" "comb_4" { Text "C:/Users/astro/Documents/EE371/Lab4/Serial_IOTop.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255986216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock9600 serial:comb_4\|clock9600:dataClk " "Elaborating entity \"clock9600\" for hierarchy \"serial:comb_4\|clock9600:dataClk\"" {  } { { "serial.v" "dataClk" { Text "C:/Users/astro/Documents/EE371/Lab4/serial.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255986232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer serial:comb_4\|buffer:a " "Elaborating entity \"buffer\" for hierarchy \"serial:comb_4\|buffer:a\"" {  } { { "serial.v" "a" { Text "C:/Users/astro/Documents/EE371/Lab4/serial.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255986250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegister10StoP serial:comb_4\|shiftRegister10StoP:rxShiftReg " "Elaborating entity \"shiftRegister10StoP\" for hierarchy \"serial:comb_4\|shiftRegister10StoP:rxShiftReg\"" {  } { { "serial.v" "rxShiftReg" { Text "C:/Users/astro/Documents/EE371/Lab4/serial.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255986257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegister10PtoS serial:comb_4\|shiftRegister10PtoS:txShiftReg " "Elaborating entity \"shiftRegister10PtoS\" for hierarchy \"serial:comb_4\|shiftRegister10PtoS:txShiftReg\"" {  } { { "serial.v" "txShiftReg" { Text "C:/Users/astro/Documents/EE371/Lab4/serial.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255986280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter serial:comb_4\|counter:txCounter " "Elaborating entity \"counter\" for hierarchy \"serial:comb_4\|counter:txCounter\"" {  } { { "serial.v" "txCounter" { Text "C:/Users/astro/Documents/EE371/Lab4/serial.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255986297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startBitDetect serial:comb_4\|startBitDetect:bitDet " "Elaborating entity \"startBitDetect\" for hierarchy \"serial:comb_4\|startBitDetect:bitDet\"" {  } { { "serial.v" "bitDet" { Text "C:/Users/astro/Documents/EE371/Lab4/serial.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255986311 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios2_system_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios2_system_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "Configuration/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_itrace" { Text "C:/Users/astro/Documents/EE371/Lab4/Configuration/synthesis/submodules/nios2_system_cpu.v" 3228 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1456255989487 "|Serial_IOTop|nios2_system:comb_3|nios2_system_cpu:cpu|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci|nios2_system_cpu_nios2_oci_itrace:the_nios2_system_cpu_nios2_oci_itrace"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0884.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0884.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0884 " "Found entity 1: altsyncram_0884" {  } { { "db/altsyncram_0884.tdf" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/altsyncram_0884.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255991811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255991811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255992067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255992067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9hb " "Found entity 1: mux_9hb" {  } { { "db/mux_9hb.tdf" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/mux_9hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255992176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255992176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_clc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_clc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_clc " "Found entity 1: mux_clc" {  } { { "db/mux_clc.tdf" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/mux_clc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255992518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255992518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255992687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255992687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_69i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_69i " "Found entity 1: cntr_69i" {  } { { "db/cntr_69i.tdf" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/cntr_69i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255992897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255992897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/cmpr_e9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255992978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255992978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_24j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_24j " "Found entity 1: cntr_24j" {  } { { "db/cntr_24j.tdf" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/cntr_24j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255993137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255993137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v8i " "Found entity 1: cntr_v8i" {  } { { "db/cntr_v8i.tdf" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/cntr_v8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255993298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255993298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255993380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255993380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255993515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255993515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456255993588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456255993588 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456255993978 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1456255994452 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.02.23.11:33:23 Progress: Loading sld75f1e813/alt_sld_fab_wrapper_hw.tcl " "2016.02.23.11:33:23 Progress: Loading sld75f1e813/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456256003519 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456256009177 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456256009729 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456256012698 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456256012752 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456256012817 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456256012915 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456256012946 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456256012946 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1456256013701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld75f1e813/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld75f1e813/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld75f1e813/alt_sld_fab.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/ip/sld75f1e813/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456256013922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456256013922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld75f1e813/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld75f1e813/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld75f1e813/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/ip/sld75f1e813/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456256014025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456256014025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld75f1e813/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld75f1e813/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld75f1e813/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/ip/sld75f1e813/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456256014027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456256014027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld75f1e813/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld75f1e813/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld75f1e813/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/ip/sld75f1e813/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456256014055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456256014055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld75f1e813/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld75f1e813/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld75f1e813/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/ip/sld75f1e813/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 203 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456256014127 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld75f1e813/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/ip/sld75f1e813/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456256014127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456256014127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld75f1e813/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld75f1e813/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld75f1e813/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/astro/Documents/EE371/Lab4/db/ip/sld75f1e813/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456256014157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456256014157 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1456256020821 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1456256020821 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1456256020936 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1456256020936 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1456256020936 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1456256020936 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1456256020936 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1456256020958 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[1\] serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[1\]~_emulated serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[1\]~1 " "Register \"serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[1\]\" is converted into an equivalent circuit using register \"serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[1\]~_emulated\" and latch \"serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[1\]~1\"" {  } { { "serial.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/serial.v" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1456256021237 "|Serial_IOTop|serial:comb_4|shiftRegister10PtoS:txShiftReg|store[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[2\] serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[2\]~_emulated serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[2\]~5 " "Register \"serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[2\]\" is converted into an equivalent circuit using register \"serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[2\]~_emulated\" and latch \"serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[2\]~5\"" {  } { { "serial.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/serial.v" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1456256021237 "|Serial_IOTop|serial:comb_4|shiftRegister10PtoS:txShiftReg|store[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[3\] serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[3\]~_emulated serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[3\]~9 " "Register \"serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[3\]\" is converted into an equivalent circuit using register \"serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[3\]~_emulated\" and latch \"serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[3\]~9\"" {  } { { "serial.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/serial.v" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1456256021237 "|Serial_IOTop|serial:comb_4|shiftRegister10PtoS:txShiftReg|store[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[4\] serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[4\]~_emulated serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[4\]~13 " "Register \"serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[4\]\" is converted into an equivalent circuit using register \"serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[4\]~_emulated\" and latch \"serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[4\]~13\"" {  } { { "serial.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/serial.v" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1456256021237 "|Serial_IOTop|serial:comb_4|shiftRegister10PtoS:txShiftReg|store[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[5\] serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[5\]~_emulated serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[5\]~17 " "Register \"serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[5\]\" is converted into an equivalent circuit using register \"serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[5\]~_emulated\" and latch \"serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[5\]~17\"" {  } { { "serial.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/serial.v" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1456256021237 "|Serial_IOTop|serial:comb_4|shiftRegister10PtoS:txShiftReg|store[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[6\] serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[6\]~_emulated serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[6\]~21 " "Register \"serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[6\]\" is converted into an equivalent circuit using register \"serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[6\]~_emulated\" and latch \"serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[6\]~21\"" {  } { { "serial.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/serial.v" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1456256021237 "|Serial_IOTop|serial:comb_4|shiftRegister10PtoS:txShiftReg|store[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[7\] serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[7\]~_emulated serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[7\]~25 " "Register \"serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[7\]\" is converted into an equivalent circuit using register \"serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[7\]~_emulated\" and latch \"serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[7\]~25\"" {  } { { "serial.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/serial.v" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1456256021237 "|Serial_IOTop|serial:comb_4|shiftRegister10PtoS:txShiftReg|store[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[8\] serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[8\]~_emulated serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[8\]~29 " "Register \"serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[8\]\" is converted into an equivalent circuit using register \"serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[8\]~_emulated\" and latch \"serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[8\]~29\"" {  } { { "serial.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/serial.v" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1456256021237 "|Serial_IOTop|serial:comb_4|shiftRegister10PtoS:txShiftReg|store[8]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1456256021237 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Serial_IOTop.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Serial_IOTop.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456256023457 "|Serial_IOTop|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Serial_IOTop.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Serial_IOTop.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456256023457 "|Serial_IOTop|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1456256023457 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456256023826 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "284 " "284 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1456256026044 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456256026457 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/astro/Documents/EE371/Lab4/output_files/Serial_IOTop.map.smsg " "Generated suppressed messages file C:/Users/astro/Documents/EE371/Lab4/output_files/Serial_IOTop.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456256027239 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 79 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 79 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1456256030476 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1456256030754 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456256030754 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Serial_IOTop.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Serial_IOTop.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456256031937 "|Serial_IOTop|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Serial_IOTop.v" "" { Text "C:/Users/astro/Documents/EE371/Lab4/Serial_IOTop.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456256031937 "|Serial_IOTop|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1456256031937 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4081 " "Implemented 4081 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1456256031956 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1456256031956 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3649 " "Implemented 3649 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1456256031956 ""} { "Info" "ICUT_CUT_TM_RAMS" "403 " "Implemented 403 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1456256031956 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1456256031956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1107 " "Peak virtual memory: 1107 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1456256032147 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 23 11:33:52 2016 " "Processing ended: Tue Feb 23 11:33:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1456256032147 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1456256032147 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:57 " "Total CPU time (on all processors): 00:01:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1456256032147 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1456256032147 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1456256044835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1456256044836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 23 11:34:02 2016 " "Processing started: Tue Feb 23 11:34:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1456256044836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1456256044836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Serial_IO -c Serial_IOTop " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Serial_IO -c Serial_IOTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1456256044836 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1456256045041 ""}
{ "Info" "0" "" "Project  = Serial_IO" {  } {  } 0 0 "Project  = Serial_IO" 0 0 "Fitter" 0 0 1456256045042 ""}
{ "Info" "0" "" "Revision = Serial_IOTop" {  } {  } 0 0 "Revision = Serial_IOTop" 0 0 "Fitter" 0 0 1456256045042 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1456256045586 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Serial_IOTop 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Serial_IOTop\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1456256045669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1456256045726 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1456256045726 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1456256046524 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1456256046536 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1456256047197 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1456256047496 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1456256062186 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 1669 global CLKCTRL_G5 " "CLK~inputCLKENA0 with 1669 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1456256062477 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 697 global CLKCTRL_G2 " "altera_internal_jtag~TCKUTAPCLKENA0 with 697 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1456256062477 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1456256062477 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1456256062477 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456256062477 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1456256062636 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1456256062654 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1456256062682 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1456256062714 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1456256062714 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1456256062731 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1456256064376 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1456256064393 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1456256064393 ""}
{ "Info" "ISTA_SDC_FOUND" "Configuration/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Configuration/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1456256064478 ""}
{ "Info" "ISTA_SDC_FOUND" "Configuration/synthesis/submodules/nios2_system_cpu.sdc " "Reading SDC File: 'Configuration/synthesis/submodules/nios2_system_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1456256064492 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "serial:comb_4\|clock9600:dataClk\|clockOut " "Node: serial:comb_4\|clock9600:dataClk\|clockOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial:comb_4\|counter:rxCounter\|count\[4\] serial:comb_4\|clock9600:dataClk\|clockOut " "Register serial:comb_4\|counter:rxCounter\|count\[4\] is being clocked by serial:comb_4\|clock9600:dataClk\|clockOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456256064533 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1456256064533 "|Serial_IOTop|serial:comb_4|clock9600:dataClk|clockOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "physRx " "Node: physRx was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial:comb_4\|startBitDetect:bitDet\|receiveEnable physRx " "Register serial:comb_4\|startBitDetect:bitDet\|receiveEnable is being clocked by physRx" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456256064533 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1456256064533 "|Serial_IOTop|physRx"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial:comb_4\|clock9600:dataClk\|clockOut CLK " "Register serial:comb_4\|clock9600:dataClk\|clockOut is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456256064533 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1456256064533 "|Serial_IOTop|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "serial:comb_4\|counter:rxCounter\|count\[0\] " "Node: serial:comb_4\|counter:rxCounter\|count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial:comb_4\|shiftRegister10StoP:rxShiftReg\|store\[3\] serial:comb_4\|counter:rxCounter\|count\[0\] " "Register serial:comb_4\|shiftRegister10StoP:rxShiftReg\|store\[3\] is being clocked by serial:comb_4\|counter:rxCounter\|count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456256064533 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1456256064533 "|Serial_IOTop|serial:comb_4|counter:rxCounter|count[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "serial:comb_4\|counter:txCounter\|count\[0\] " "Node: serial:comb_4\|counter:txCounter\|count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial:comb_4\|shiftRegister10PtoS:txShiftReg\|dataOut serial:comb_4\|counter:txCounter\|count\[0\] " "Register serial:comb_4\|shiftRegister10PtoS:txShiftReg\|dataOut is being clocked by serial:comb_4\|counter:txCounter\|count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456256064533 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1456256064533 "|Serial_IOTop|serial:comb_4|counter:txCounter|count[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios2_system:comb_3\|nios2_system_chipSelect_pio:load_pio\|data_out " "Node: nios2_system:comb_3\|nios2_system_chipSelect_pio:load_pio\|data_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[2\]~5 nios2_system:comb_3\|nios2_system_chipSelect_pio:load_pio\|data_out " "Latch serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[2\]~5 is being clocked by nios2_system:comb_3\|nios2_system_chipSelect_pio:load_pio\|data_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456256064533 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1456256064533 "|Serial_IOTop|nios2_system:comb_3|nios2_system_chipSelect_pio:load_pio|data_out"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1456256064621 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1456256064621 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1456256064637 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1456256064638 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1456256064638 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1456256064638 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1456256064638 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1456256065006 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1456256065029 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1456256065029 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456256065627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1456256075433 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1456256076586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:24 " "Fitter placement preparation operations ending: elapsed time is 00:00:24" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456256099613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1456256120655 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1456256128366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:29 " "Fitter placement operations ending: elapsed time is 00:00:29" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456256128366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1456256131392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X56_Y11 X66_Y22 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22" {  } { { "loc" "" { Generic "C:/Users/astro/Documents/EE371/Lab4/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22"} { { 12 { 0 ""} 56 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1456256149113 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1456256149113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1456256175281 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1456256175281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:35 " "Fitter routing operations ending: elapsed time is 00:00:35" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456256175288 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.56 " "Total time spent on timing analysis during the Fitter is 6.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1456256185668 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1456256186084 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1456256195084 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1456256195234 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1456256203369 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:31 " "Fitter post-fit operations ending: elapsed time is 00:00:31" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456256216984 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/astro/Documents/EE371/Lab4/output_files/Serial_IOTop.fit.smsg " "Generated suppressed messages file C:/Users/astro/Documents/EE371/Lab4/output_files/Serial_IOTop.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1456256218222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2359 " "Peak virtual memory: 2359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1456256221708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 23 11:37:01 2016 " "Processing ended: Tue Feb 23 11:37:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1456256221708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:59 " "Elapsed time: 00:02:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1456256221708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:58 " "Total CPU time (on all processors): 00:04:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1456256221708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1456256221708 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1456256232267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1456256232272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 23 11:37:12 2016 " "Processing started: Tue Feb 23 11:37:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1456256232272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1456256232272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Serial_IO -c Serial_IOTop " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Serial_IO -c Serial_IOTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1456256232272 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1456256248386 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1456256248387 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1456256248853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "959 " "Peak virtual memory: 959 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1456256252173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 23 11:37:32 2016 " "Processing ended: Tue Feb 23 11:37:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1456256252173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1456256252173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1456256252173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1456256252173 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1456256252958 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1456256261883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1456256261889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 23 11:37:41 2016 " "Processing started: Tue Feb 23 11:37:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1456256261889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256261889 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Serial_IO -c Serial_IOTop " "Command: quartus_sta Serial_IO -c Serial_IOTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256261889 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1456256262135 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256263460 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256263513 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256263513 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256264590 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1456256264904 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256264904 ""}
{ "Info" "ISTA_SDC_FOUND" "Configuration/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Configuration/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256265080 ""}
{ "Info" "ISTA_SDC_FOUND" "Configuration/synthesis/submodules/nios2_system_cpu.sdc " "Reading SDC File: 'Configuration/synthesis/submodules/nios2_system_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256265103 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "serial:comb_4\|clock9600:dataClk\|clockOut " "Node: serial:comb_4\|clock9600:dataClk\|clockOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial:comb_4\|counter:rxCounter\|count\[4\] serial:comb_4\|clock9600:dataClk\|clockOut " "Register serial:comb_4\|counter:rxCounter\|count\[4\] is being clocked by serial:comb_4\|clock9600:dataClk\|clockOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456256265155 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256265155 "|Serial_IOTop|serial:comb_4|clock9600:dataClk|clockOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial:comb_4\|clock9600:dataClk\|clockOut CLK " "Register serial:comb_4\|clock9600:dataClk\|clockOut is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456256265155 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256265155 "|Serial_IOTop|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "physRx " "Node: physRx was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial:comb_4\|startBitDetect:bitDet\|receiveEnable physRx " "Register serial:comb_4\|startBitDetect:bitDet\|receiveEnable is being clocked by physRx" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456256265155 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256265155 "|Serial_IOTop|physRx"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "serial:comb_4\|counter:rxCounter\|count\[0\] " "Node: serial:comb_4\|counter:rxCounter\|count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial:comb_4\|shiftRegister10StoP:rxShiftReg\|store\[7\] serial:comb_4\|counter:rxCounter\|count\[0\] " "Register serial:comb_4\|shiftRegister10StoP:rxShiftReg\|store\[7\] is being clocked by serial:comb_4\|counter:rxCounter\|count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456256265155 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256265155 "|Serial_IOTop|serial:comb_4|counter:rxCounter|count[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "serial:comb_4\|counter:txCounter\|count\[0\] " "Node: serial:comb_4\|counter:txCounter\|count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial:comb_4\|shiftRegister10PtoS:txShiftReg\|dataOut serial:comb_4\|counter:txCounter\|count\[0\] " "Register serial:comb_4\|shiftRegister10PtoS:txShiftReg\|dataOut is being clocked by serial:comb_4\|counter:txCounter\|count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456256265155 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256265155 "|Serial_IOTop|serial:comb_4|counter:txCounter|count[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios2_system:comb_3\|nios2_system_chipSelect_pio:load_pio\|data_out " "Node: nios2_system:comb_3\|nios2_system_chipSelect_pio:load_pio\|data_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[3\]~9 nios2_system:comb_3\|nios2_system_chipSelect_pio:load_pio\|data_out " "Latch serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[3\]~9 is being clocked by nios2_system:comb_3\|nios2_system_chipSelect_pio:load_pio\|data_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456256265156 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256265156 "|Serial_IOTop|nios2_system:comb_3|nios2_system_chipSelect_pio:load_pio|data_out"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256265247 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256265247 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1456256265286 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1456256265330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.081 " "Worst-case setup slack is 9.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256265558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256265558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.081               0.000 altera_reserved_tck  " "    9.081               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256265558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256265558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.476 " "Worst-case hold slack is 0.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256265591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256265591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.476               0.000 altera_reserved_tck  " "    0.476               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256265591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256265591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.040 " "Worst-case recovery slack is 13.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256265607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256265607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.040               0.000 altera_reserved_tck  " "   13.040               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256265607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256265607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.830 " "Worst-case removal slack is 0.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256265626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256265626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.830               0.000 altera_reserved_tck  " "    0.830               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256265626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256265626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.561 " "Worst-case minimum pulse width slack is 15.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256265635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256265635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.561               0.000 altera_reserved_tck  " "   15.561               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256265635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256265635 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256265808 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256265808 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256265808 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256265808 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256265808 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.353 ns " "Worst Case Available Settling Time: 62.353 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256265808 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256265808 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256265808 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256265808 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256265808 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256265808 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256265808 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1456256265818 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256265888 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256273870 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "serial:comb_4\|clock9600:dataClk\|clockOut " "Node: serial:comb_4\|clock9600:dataClk\|clockOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial:comb_4\|counter:rxCounter\|count\[4\] serial:comb_4\|clock9600:dataClk\|clockOut " "Register serial:comb_4\|counter:rxCounter\|count\[4\] is being clocked by serial:comb_4\|clock9600:dataClk\|clockOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456256274344 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256274344 "|Serial_IOTop|serial:comb_4|clock9600:dataClk|clockOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial:comb_4\|clock9600:dataClk\|clockOut CLK " "Register serial:comb_4\|clock9600:dataClk\|clockOut is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456256274344 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256274344 "|Serial_IOTop|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "physRx " "Node: physRx was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial:comb_4\|startBitDetect:bitDet\|receiveEnable physRx " "Register serial:comb_4\|startBitDetect:bitDet\|receiveEnable is being clocked by physRx" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456256274344 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256274344 "|Serial_IOTop|physRx"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "serial:comb_4\|counter:rxCounter\|count\[0\] " "Node: serial:comb_4\|counter:rxCounter\|count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial:comb_4\|shiftRegister10StoP:rxShiftReg\|store\[7\] serial:comb_4\|counter:rxCounter\|count\[0\] " "Register serial:comb_4\|shiftRegister10StoP:rxShiftReg\|store\[7\] is being clocked by serial:comb_4\|counter:rxCounter\|count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456256274344 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256274344 "|Serial_IOTop|serial:comb_4|counter:rxCounter|count[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "serial:comb_4\|counter:txCounter\|count\[0\] " "Node: serial:comb_4\|counter:txCounter\|count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial:comb_4\|shiftRegister10PtoS:txShiftReg\|dataOut serial:comb_4\|counter:txCounter\|count\[0\] " "Register serial:comb_4\|shiftRegister10PtoS:txShiftReg\|dataOut is being clocked by serial:comb_4\|counter:txCounter\|count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456256274344 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256274344 "|Serial_IOTop|serial:comb_4|counter:txCounter|count[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios2_system:comb_3\|nios2_system_chipSelect_pio:load_pio\|data_out " "Node: nios2_system:comb_3\|nios2_system_chipSelect_pio:load_pio\|data_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[3\]~9 nios2_system:comb_3\|nios2_system_chipSelect_pio:load_pio\|data_out " "Latch serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[3\]~9 is being clocked by nios2_system:comb_3\|nios2_system_chipSelect_pio:load_pio\|data_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456256274344 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256274344 "|Serial_IOTop|nios2_system:comb_3|nios2_system_chipSelect_pio:load_pio|data_out"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256274361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.256 " "Worst-case setup slack is 9.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256274484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256274484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.256               0.000 altera_reserved_tck  " "    9.256               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256274484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256274484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.487 " "Worst-case hold slack is 0.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256274528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256274528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.487               0.000 altera_reserved_tck  " "    0.487               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256274528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256274528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.138 " "Worst-case recovery slack is 13.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256274533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256274533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.138               0.000 altera_reserved_tck  " "   13.138               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256274533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256274533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.790 " "Worst-case removal slack is 0.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256274555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256274555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.790               0.000 altera_reserved_tck  " "    0.790               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256274555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256274555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.561 " "Worst-case minimum pulse width slack is 15.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256274562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256274562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.561               0.000 altera_reserved_tck  " "   15.561               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256274562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256274562 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256274693 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256274693 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256274693 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256274693 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256274693 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.498 ns " "Worst Case Available Settling Time: 62.498 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256274693 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256274693 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256274693 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256274693 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256274693 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256274693 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256274693 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1456256274693 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256274930 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256283933 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "serial:comb_4\|clock9600:dataClk\|clockOut " "Node: serial:comb_4\|clock9600:dataClk\|clockOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial:comb_4\|counter:rxCounter\|count\[4\] serial:comb_4\|clock9600:dataClk\|clockOut " "Register serial:comb_4\|counter:rxCounter\|count\[4\] is being clocked by serial:comb_4\|clock9600:dataClk\|clockOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456256284491 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256284491 "|Serial_IOTop|serial:comb_4|clock9600:dataClk|clockOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial:comb_4\|clock9600:dataClk\|clockOut CLK " "Register serial:comb_4\|clock9600:dataClk\|clockOut is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456256284491 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256284491 "|Serial_IOTop|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "physRx " "Node: physRx was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial:comb_4\|startBitDetect:bitDet\|receiveEnable physRx " "Register serial:comb_4\|startBitDetect:bitDet\|receiveEnable is being clocked by physRx" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456256284491 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256284491 "|Serial_IOTop|physRx"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "serial:comb_4\|counter:rxCounter\|count\[0\] " "Node: serial:comb_4\|counter:rxCounter\|count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial:comb_4\|shiftRegister10StoP:rxShiftReg\|store\[7\] serial:comb_4\|counter:rxCounter\|count\[0\] " "Register serial:comb_4\|shiftRegister10StoP:rxShiftReg\|store\[7\] is being clocked by serial:comb_4\|counter:rxCounter\|count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456256284491 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256284491 "|Serial_IOTop|serial:comb_4|counter:rxCounter|count[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "serial:comb_4\|counter:txCounter\|count\[0\] " "Node: serial:comb_4\|counter:txCounter\|count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial:comb_4\|shiftRegister10PtoS:txShiftReg\|dataOut serial:comb_4\|counter:txCounter\|count\[0\] " "Register serial:comb_4\|shiftRegister10PtoS:txShiftReg\|dataOut is being clocked by serial:comb_4\|counter:txCounter\|count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456256284491 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256284491 "|Serial_IOTop|serial:comb_4|counter:txCounter|count[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios2_system:comb_3\|nios2_system_chipSelect_pio:load_pio\|data_out " "Node: nios2_system:comb_3\|nios2_system_chipSelect_pio:load_pio\|data_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[3\]~9 nios2_system:comb_3\|nios2_system_chipSelect_pio:load_pio\|data_out " "Latch serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[3\]~9 is being clocked by nios2_system:comb_3\|nios2_system_chipSelect_pio:load_pio\|data_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456256284491 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256284491 "|Serial_IOTop|nios2_system:comb_3|nios2_system_chipSelect_pio:load_pio|data_out"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256284500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.071 " "Worst-case setup slack is 12.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256284553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256284553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.071               0.000 altera_reserved_tck  " "   12.071               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256284553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256284553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.250 " "Worst-case hold slack is 0.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256284573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256284573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 altera_reserved_tck  " "    0.250               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256284573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256284573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.573 " "Worst-case recovery slack is 14.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256284604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256284604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.573               0.000 altera_reserved_tck  " "   14.573               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256284604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256284604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.459 " "Worst-case removal slack is 0.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256284613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256284613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 altera_reserved_tck  " "    0.459               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256284613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256284613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.199 " "Worst-case minimum pulse width slack is 15.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256284613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256284613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.199               0.000 altera_reserved_tck  " "   15.199               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256284613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256284613 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256284767 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256284767 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256284767 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256284767 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256284767 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.838 ns " "Worst Case Available Settling Time: 63.838 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256284767 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256284767 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256284767 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256284767 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256284767 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256284767 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256284767 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1456256284773 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "serial:comb_4\|clock9600:dataClk\|clockOut " "Node: serial:comb_4\|clock9600:dataClk\|clockOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial:comb_4\|counter:rxCounter\|count\[4\] serial:comb_4\|clock9600:dataClk\|clockOut " "Register serial:comb_4\|counter:rxCounter\|count\[4\] is being clocked by serial:comb_4\|clock9600:dataClk\|clockOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456256285248 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256285248 "|Serial_IOTop|serial:comb_4|clock9600:dataClk|clockOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial:comb_4\|clock9600:dataClk\|clockOut CLK " "Register serial:comb_4\|clock9600:dataClk\|clockOut is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456256285248 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256285248 "|Serial_IOTop|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "physRx " "Node: physRx was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial:comb_4\|startBitDetect:bitDet\|receiveEnable physRx " "Register serial:comb_4\|startBitDetect:bitDet\|receiveEnable is being clocked by physRx" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456256285248 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256285248 "|Serial_IOTop|physRx"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "serial:comb_4\|counter:rxCounter\|count\[0\] " "Node: serial:comb_4\|counter:rxCounter\|count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial:comb_4\|shiftRegister10StoP:rxShiftReg\|store\[7\] serial:comb_4\|counter:rxCounter\|count\[0\] " "Register serial:comb_4\|shiftRegister10StoP:rxShiftReg\|store\[7\] is being clocked by serial:comb_4\|counter:rxCounter\|count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456256285248 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256285248 "|Serial_IOTop|serial:comb_4|counter:rxCounter|count[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "serial:comb_4\|counter:txCounter\|count\[0\] " "Node: serial:comb_4\|counter:txCounter\|count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial:comb_4\|shiftRegister10PtoS:txShiftReg\|dataOut serial:comb_4\|counter:txCounter\|count\[0\] " "Register serial:comb_4\|shiftRegister10PtoS:txShiftReg\|dataOut is being clocked by serial:comb_4\|counter:txCounter\|count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456256285248 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256285248 "|Serial_IOTop|serial:comb_4|counter:txCounter|count[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios2_system:comb_3\|nios2_system_chipSelect_pio:load_pio\|data_out " "Node: nios2_system:comb_3\|nios2_system_chipSelect_pio:load_pio\|data_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[3\]~9 nios2_system:comb_3\|nios2_system_chipSelect_pio:load_pio\|data_out " "Latch serial:comb_4\|shiftRegister10PtoS:txShiftReg\|store\[3\]~9 is being clocked by nios2_system:comb_3\|nios2_system_chipSelect_pio:load_pio\|data_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456256285248 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256285248 "|Serial_IOTop|nios2_system:comb_3|nios2_system_chipSelect_pio:load_pio|data_out"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256285253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.620 " "Worst-case setup slack is 12.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256285310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256285310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.620               0.000 altera_reserved_tck  " "   12.620               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256285310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256285310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.241 " "Worst-case hold slack is 0.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256285355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256285355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 altera_reserved_tck  " "    0.241               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256285355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256285355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.880 " "Worst-case recovery slack is 14.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256285383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256285383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.880               0.000 altera_reserved_tck  " "   14.880               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256285383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256285383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.415 " "Worst-case removal slack is 0.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256285399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256285399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 altera_reserved_tck  " "    0.415               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256285399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256285399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.197 " "Worst-case minimum pulse width slack is 15.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256285408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256285408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.197               0.000 altera_reserved_tck  " "   15.197               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456256285408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256285408 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256285539 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256285539 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256285539 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256285539 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256285539 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 64.111 ns " "Worst Case Available Settling Time: 64.111 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256285539 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256285539 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256285539 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256285539 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256285539 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456256285539 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256285539 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256287323 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256287323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 25 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1314 " "Peak virtual memory: 1314 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1456256287518 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 23 11:38:07 2016 " "Processing ended: Tue Feb 23 11:38:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1456256287518 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1456256287518 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1456256287518 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256287518 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 70 s " "Quartus Prime Full Compilation was successful. 0 errors, 70 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456256288569 ""}
