{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603854210519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603854210527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 28 08:33:30 2020 " "Processing started: Wed Oct 28 08:33:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603854210527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603854210527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_8bit -c alu_8bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_8bit -c alu_8bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603854210527 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603854210943 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603854210943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_8bit " "Found entity 1: sub_8bit" {  } { { "sub_8bit.v" "" { Text "D:/QuartusPrime_workspace/ALU_8bit/sub_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603854218129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603854218129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu8bit " "Found entity 1: alu8bit" {  } { { "alu8bit.v" "" { Text "D:/QuartusPrime_workspace/ALU_8bit/alu8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603854218130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603854218130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file add_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_8bit " "Found entity 1: add_8bit" {  } { { "add_8bit.v" "" { Text "D:/QuartusPrime_workspace/ALU_8bit/add_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603854218131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603854218131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file add_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_4bit " "Found entity 1: add_4bit" {  } { { "add_4bit.v" "" { Text "D:/QuartusPrime_workspace/ALU_8bit/add_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603854218132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603854218132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate4.v 1 1 " "Found 1 design units, including 1 entities, in source file or_gate4.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate4 " "Found entity 1: or_gate4" {  } { { "or_gate4.v" "" { Text "D:/QuartusPrime_workspace/ALU_8bit/or_gate4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603854218133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603854218133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate8.v 1 1 " "Found 1 design units, including 1 entities, in source file or_gate8.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate8 " "Found entity 1: or_gate8" {  } { { "or_gate8.v" "" { Text "D:/QuartusPrime_workspace/ALU_8bit/or_gate8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603854218134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603854218134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate4.v 1 1 " "Found 1 design units, including 1 entities, in source file and_gate4.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate4 " "Found entity 1: and_gate4" {  } { { "and_gate4.v" "" { Text "D:/QuartusPrime_workspace/ALU_8bit/and_gate4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603854218134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603854218134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate8.v 1 1 " "Found 1 design units, including 1 entities, in source file and_gate8.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate8 " "Found entity 1: and_gate8" {  } { { "and_gate8.v" "" { Text "D:/QuartusPrime_workspace/ALU_8bit/and_gate8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603854218135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603854218135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate4.v 1 1 " "Found 1 design units, including 1 entities, in source file not_gate4.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_gate4 " "Found entity 1: not_gate4" {  } { { "not_gate4.v" "" { Text "D:/QuartusPrime_workspace/ALU_8bit/not_gate4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603854218136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603854218136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate8.v 1 1 " "Found 1 design units, including 1 entities, in source file not_gate8.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_gate8 " "Found entity 1: not_gate8" {  } { { "not_gate8.v" "" { Text "D:/QuartusPrime_workspace/ALU_8bit/not_gate8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603854218137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603854218137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exor_gate4.v 1 1 " "Found 1 design units, including 1 entities, in source file exor_gate4.v" { { "Info" "ISGN_ENTITY_NAME" "1 exor_gate4 " "Found entity 1: exor_gate4" {  } { { "exor_gate4.v" "" { Text "D:/QuartusPrime_workspace/ALU_8bit/exor_gate4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603854218138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603854218138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exor_gate8.v 1 1 " "Found 1 design units, including 1 entities, in source file exor_gate8.v" { { "Info" "ISGN_ENTITY_NAME" "1 exor_gate8 " "Found entity 1: exor_gate8" {  } { { "exor_gate8.v" "" { Text "D:/QuartusPrime_workspace/ALU_8bit/exor_gate8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603854218138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603854218138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file inc_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 inc_8bit " "Found entity 1: inc_8bit" {  } { { "inc_8bit.v" "" { Text "D:/QuartusPrime_workspace/ALU_8bit/inc_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603854218139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603854218139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file dec_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec_8bit " "Found entity 1: dec_8bit" {  } { { "dec_8bit.v" "" { Text "D:/QuartusPrime_workspace/ALU_8bit/dec_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603854218140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603854218140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux38.v 1 1 " "Found 1 design units, including 1 entities, in source file mux38.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux38 " "Found entity 1: mux38" {  } { { "mux38.v" "" { Text "D:/QuartusPrime_workspace/ALU_8bit/mux38.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603854218141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603854218141 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "inc_8bit.v(11) " "Verilog HDL Instantiation warning at inc_8bit.v(11): instance has no name" {  } { { "inc_8bit.v" "" { Text "D:/QuartusPrime_workspace/ALU_8bit/inc_8bit.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603854218142 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu8bit " "Elaborating entity \"alu8bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603854218166 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_out alu8bit.v(39) " "Verilog HDL Always Construct warning at alu8bit.v(39): variable \"add_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu8bit.v" "" { Text "D:/QuartusPrime_workspace/ALU_8bit/alu8bit.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603854218188 "|alu8bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_cout alu8bit.v(40) " "Verilog HDL Always Construct warning at alu8bit.v(40): variable \"add_cout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu8bit.v" "" { Text "D:/QuartusPrime_workspace/ALU_8bit/alu8bit.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603854218188 "|alu8bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_out alu8bit.v(45) " "Verilog HDL Always Construct warning at alu8bit.v(45): variable \"sub_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu8bit.v" "" { Text "D:/QuartusPrime_workspace/ALU_8bit/alu8bit.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603854218188 "|alu8bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_cout alu8bit.v(46) " "Verilog HDL Always Construct warning at alu8bit.v(46): variable \"sub_cout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu8bit.v" "" { Text "D:/QuartusPrime_workspace/ALU_8bit/alu8bit.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603854218188 "|alu8bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inc_out alu8bit.v(51) " "Verilog HDL Always Construct warning at alu8bit.v(51): variable \"inc_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu8bit.v" "" { Text "D:/QuartusPrime_workspace/ALU_8bit/alu8bit.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603854218188 "|alu8bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inc_cout alu8bit.v(52) " "Verilog HDL Always Construct warning at alu8bit.v(52): variable \"inc_cout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu8bit.v" "" { Text "D:/QuartusPrime_workspace/ALU_8bit/alu8bit.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603854218188 "|alu8bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec_out alu8bit.v(57) " "Verilog HDL Always Construct warning at alu8bit.v(57): variable \"dec_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu8bit.v" "" { Text "D:/QuartusPrime_workspace/ALU_8bit/alu8bit.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603854218188 "|alu8bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec_cout alu8bit.v(58) " "Verilog HDL Always Construct warning at alu8bit.v(58): variable \"dec_cout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu8bit.v" "" { Text "D:/QuartusPrime_workspace/ALU_8bit/alu8bit.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603854218188 "|alu8bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "and_out alu8bit.v(77) " "Verilog HDL Always Construct warning at alu8bit.v(77): variable \"and_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu8bit.v" "" { Text "D:/QuartusPrime_workspace/ALU_8bit/alu8bit.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603854218188 "|alu8bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "or_out alu8bit.v(79) " "Verilog HDL Always Construct warning at alu8bit.v(79): variable \"or_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu8bit.v" "" { Text "D:/QuartusPrime_workspace/ALU_8bit/alu8bit.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603854218188 "|alu8bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "exor_out alu8bit.v(81) " "Verilog HDL Always Construct warning at alu8bit.v(81): variable \"exor_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu8bit.v" "" { Text "D:/QuartusPrime_workspace/ALU_8bit/alu8bit.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603854218188 "|alu8bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "not_out alu8bit.v(83) " "Verilog HDL Always Construct warning at alu8bit.v(83): variable \"not_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu8bit.v" "" { Text "D:/QuartusPrime_workspace/ALU_8bit/alu8bit.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603854218189 "|alu8bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cout alu8bit.v(29) " "Verilog HDL Always Construct warning at alu8bit.v(29): inferring latch(es) for variable \"cout\", which holds its previous value in one or more paths through the always construct" {  } { { "alu8bit.v" "" { Text "D:/QuartusPrime_workspace/ALU_8bit/alu8bit.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1603854218189 "|alu8bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout alu8bit.v(73) " "Inferred latch for \"cout\" at alu8bit.v(73)" {  } { { "alu8bit.v" "" { Text "D:/QuartusPrime_workspace/ALU_8bit/alu8bit.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603854218189 "|alu8bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_8bit add_8bit:add " "Elaborating entity \"add_8bit\" for hierarchy \"add_8bit:add\"" {  } { { "alu8bit.v" "add" { Text "D:/QuartusPrime_workspace/ALU_8bit/alu8bit.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603854218189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_4bit add_8bit:add\|add_4bit:add03 " "Elaborating entity \"add_4bit\" for hierarchy \"add_8bit:add\|add_4bit:add03\"" {  } { { "add_8bit.v" "add03" { Text "D:/QuartusPrime_workspace/ALU_8bit/add_8bit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603854218199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate4 add_8bit:add\|add_4bit:add03\|and_gate4:Cgen " "Elaborating entity \"and_gate4\" for hierarchy \"add_8bit:add\|add_4bit:add03\|and_gate4:Cgen\"" {  } { { "add_4bit.v" "Cgen" { Text "D:/QuartusPrime_workspace/ALU_8bit/add_4bit.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603854218212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exor_gate4 add_8bit:add\|add_4bit:add03\|exor_gate4:Cprop " "Elaborating entity \"exor_gate4\" for hierarchy \"add_8bit:add\|add_4bit:add03\|exor_gate4:Cprop\"" {  } { { "add_4bit.v" "Cprop" { Text "D:/QuartusPrime_workspace/ALU_8bit/add_4bit.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603854218227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_8bit sub_8bit:sub " "Elaborating entity \"sub_8bit\" for hierarchy \"sub_8bit:sub\"" {  } { { "alu8bit.v" "sub" { Text "D:/QuartusPrime_workspace/ALU_8bit/alu8bit.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603854218229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate8 sub_8bit:sub\|not_gate8:ones_comp " "Elaborating entity \"not_gate8\" for hierarchy \"sub_8bit:sub\|not_gate8:ones_comp\"" {  } { { "sub_8bit.v" "ones_comp" { Text "D:/QuartusPrime_workspace/ALU_8bit/sub_8bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603854218235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate4 sub_8bit:sub\|not_gate8:ones_comp\|not_gate4:n03 " "Elaborating entity \"not_gate4\" for hierarchy \"sub_8bit:sub\|not_gate8:ones_comp\|not_gate4:n03\"" {  } { { "not_gate8.v" "n03" { Text "D:/QuartusPrime_workspace/ALU_8bit/not_gate8.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603854218246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_8bit inc_8bit:inc " "Elaborating entity \"inc_8bit\" for hierarchy \"inc_8bit:inc\"" {  } { { "alu8bit.v" "inc" { Text "D:/QuartusPrime_workspace/ALU_8bit/alu8bit.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603854218260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_8bit dec_8bit:dec " "Elaborating entity \"dec_8bit\" for hierarchy \"dec_8bit:dec\"" {  } { { "alu8bit.v" "dec" { Text "D:/QuartusPrime_workspace/ALU_8bit/alu8bit.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603854218264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate8 and_gate8:and_gate " "Elaborating entity \"and_gate8\" for hierarchy \"and_gate8:and_gate\"" {  } { { "alu8bit.v" "and_gate" { Text "D:/QuartusPrime_workspace/ALU_8bit/alu8bit.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603854218268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate8 or_gate8:or_gate " "Elaborating entity \"or_gate8\" for hierarchy \"or_gate8:or_gate\"" {  } { { "alu8bit.v" "or_gate" { Text "D:/QuartusPrime_workspace/ALU_8bit/alu8bit.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603854218271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate4 or_gate8:or_gate\|or_gate4:or03 " "Elaborating entity \"or_gate4\" for hierarchy \"or_gate8:or_gate\|or_gate4:or03\"" {  } { { "or_gate8.v" "or03" { Text "D:/QuartusPrime_workspace/ALU_8bit/or_gate8.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603854218279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exor_gate8 exor_gate8:exor_gate " "Elaborating entity \"exor_gate8\" for hierarchy \"exor_gate8:exor_gate\"" {  } { { "alu8bit.v" "exor_gate" { Text "D:/QuartusPrime_workspace/ALU_8bit/alu8bit.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603854218293 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603854219043 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603854219382 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603854219382 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "en " "No output dependent on input pin \"en\"" {  } { { "alu8bit.v" "" { Text "D:/QuartusPrime_workspace/ALU_8bit/alu8bit.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603854219448 "|alu8bit|en"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1603854219448 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603854219448 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603854219448 ""} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Implemented 60 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603854219448 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603854219448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603854219482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 28 08:33:39 2020 " "Processing ended: Wed Oct 28 08:33:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603854219482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603854219482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603854219482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603854219482 ""}
