# Lightweight Machine Learning Methodology for Wirelength Prediction Using Pre-Routing Features

This repository presents a **lightweight machine learning framework** for **early wirelength prediction** in VLSI design.  
The approach leverages **pre-routing features** extracted from DEF/LEF files and applies **classical regression models** with ensemble techniques to estimate global wirelength before detailed routing.  

---

## ğŸš€ Key Highlights
- **DEF/LEF Parsing** â†’ Extracts essential design features such as *DieWidth, DieHeight, NumInstances, NumValidPins, NumNets*, etc.  
- **Feature Ablation Study** â†’ Identifies the most influential features contributing to wirelength estimation.  
- **Model Training** â†’ Implements lightweight regressors (KNeighbors, XGBoost, RandomForest) and ensemble methods.  
- **Resource-Efficient Deployment** â†’ Prioritizes small model size, low latency, and minimal RAM usage.  
- **Benchmarking** â†’ Validated on **ISPD 2018, ISPD 2019, and CircuitNet-N28** datasets.  

---

## ğŸ“Š Experimental Findings
- **Key Predictors**: DieWidth, NumInstances, NumValidPins, and DieHeight emerged as dominant features.  
- **Strong Performers**: KNeighbors, XGBoost, and RandomForest delivered the best results.  
- **Robustness**: An ensemble strategy combining these models further improved accuracy.  
- **Performance**: Achieved up to **RÂ² = 0.95** with compact models suitable for low-resource environments.  

---

## ğŸ–¼ï¸ Block Diagram

The overall workflow of the proposed methodology is illustrated below:
<img width="1447" height="717" alt="flow" src="https://github.com/user-attachments/assets/51ff0a42-aa15-452c-9911-41cdf208e4f2" />



**Workflow Description**:  
1. **Inputs** â†’ DEF/LEF files are parsed to obtain *pre-routing features*.  
2. **Feature Extraction** â†’ Collects design-level attributes before routing.  
3. **Modeling** â†’ Trains lightweight ML regressors (KNeighbors, XGBoost, RandomForest) and ensembles.  
4. **Output** â†’ Provides early wirelength estimation in the **Physical Design Flow**, enabling faster design space exploration and optimization.  

---
