Release 13.2 - Bitgen O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/Software/xilinx/13.2/ISE_DS/ISE/.
   "dlx_toplevel" is an NCD, version 3.2, device xc5vlx110t, package ff1136,
speed -1
Opened constraints file dlx_toplevel.pcf.

Wed Sep  6 21:30:46 2017

/Software/xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/bitgen -intstyle ise -w -g DebugBitstream:No -g Binary:no -g CRC:Enable -g ConfigRate:2 -g CclkPin:PullUp -g M0Pin:PullUp -g M1Pin:PullUp -g M2Pin:PullUp -g ProgPin:PullUp -g DonePin:PullUp -g InitPin:Pullup -g CsPin:Pullup -g DinPin:Pullup -g BusyPin:Pullup -g RdWrPin:Pullup -g HswapenPin:PullUp -g TckPin:PullUp -g TdiPin:PullUp -g TdoPin:PullUp -g TmsPin:PullUp -g UnusedPin:PullDown -g UserID:0xFFFFFFFF -g ConfigFallback:Enable -g SelectMAPAbort:Enable -g BPI_page_size:1 -g OverTempPowerDown:Disable -g USR_ACCESS:None -g JTAG_SysMon:Enable -g DCIUpdateMode:AsRequired -g StartUpClk:CClk -g DONE_cycle:4 -g GTS_cycle:5 -g GWE_cycle:6 -g LCK_cycle:NoWait -g Match_cycle:Auto -g Security:None -g DonePipe:No -g DriveDone:No -g Encrypt:No dlx_toplevel.ncd 

INFO:Bitgen:40 - Replacing "Auto" with "NoWait" for option "Match_cycle".  Most
   commonly, bitgen has determined and will use a specific value instead of the
   generic command-line value of "Auto".  Alternately, this message appears if
   the same option is specified multiple times on the command-line.  In this
   case, the option listed last will be used.
Summary of Bitgen Options:
+----------------------+----------------------+
| Option Name          | Current Setting      |
+----------------------+----------------------+
| Compress             | (Not Specified)*     |
+----------------------+----------------------+
| Readback             | (Not Specified)*     |
+----------------------+----------------------+
| CRC                  | Enable**             |
+----------------------+----------------------+
| DebugBitstream       | No**                 |
+----------------------+----------------------+
| ConfigRate           | 2**                  |
+----------------------+----------------------+
| StartupClk           | Cclk**               |
+----------------------+----------------------+
| CclkPin              | Pullup**             |
+----------------------+----------------------+
| DonePin              | Pullup**             |
+----------------------+----------------------+
| HswapenPin           | Pullup**             |
+----------------------+----------------------+
| M0Pin                | Pullup**             |
+----------------------+----------------------+
| M1Pin                | Pullup**             |
+----------------------+----------------------+
| M2Pin                | Pullup**             |
+----------------------+----------------------+
| ProgPin              | Pullup**             |
+----------------------+----------------------+
| InitPin              | Pullup**             |
+----------------------+----------------------+
| CsPin                | Pullup**             |
+----------------------+----------------------+
| DinPin               | Pullup**             |
+----------------------+----------------------+
| BusyPin              | Pullup**             |
+----------------------+----------------------+
| RdWrPin              | Pullup**             |
+----------------------+----------------------+
| TckPin               | Pullup**             |
+----------------------+----------------------+
| TdiPin               | Pullup**             |
+----------------------+----------------------+
| TdoPin               | Pullup**             |
+----------------------+----------------------+
| TmsPin               | Pullup**             |
+----------------------+----------------------+
| UnusedPin            | Pulldown**           |
+----------------------+----------------------+
| GWE_cycle            | 6**                  |
+----------------------+----------------------+
| GTS_cycle            | 5**                  |
+----------------------+----------------------+
| OverTempPowerDown    | Disable**            |
+----------------------+----------------------+
| LCK_cycle            | NoWait**             |
+----------------------+----------------------+
| Match_cycle          | NoWait               |
+----------------------+----------------------+
| DONE_cycle           | 4**                  |
+----------------------+----------------------+
| Persist              | No*                  |
+----------------------+----------------------+
| DriveDone            | No**                 |
+----------------------+----------------------+
| DonePipe             | No**                 |
+----------------------+----------------------+
| Security             | None**               |
+----------------------+----------------------+
| UserID               | 0xFFFFFFFF**         |
+----------------------+----------------------+
| ActiveReconfig       | No*                  |
+----------------------+----------------------+
| Partial              | (Not Specified)*     |
+----------------------+----------------------+
| Encrypt              | No**                 |
+----------------------+----------------------+
| Key0                 | pick*                |
+----------------------+----------------------+
| StartCBC             | pick*                |
+----------------------+----------------------+
| KeyFile              | (Not Specified)*     |
+----------------------+----------------------+
| DCIUpdateMode        | AsRequired**         |
+----------------------+----------------------+
| ConfigFallback       | Enable**             |
+----------------------+----------------------+
| SelectMAPAbort       | Enable**             |
+----------------------+----------------------+
| BPI_page_size        | 1**                  |
+----------------------+----------------------+
| BPI_1st_read_cycle   | 1*                   |
+----------------------+----------------------+
| JTAG_SysMon          | Enable**             |
+----------------------+----------------------+
| TIMER_CFG            | None*                |
+----------------------+----------------------+
| TIMER_USR            | None*                |
+----------------------+----------------------+
| USR_ACCESS           | None**               |
+----------------------+----------------------+
| IEEE1532             | No*                  |
+----------------------+----------------------+
| Binary               | No**                 |
+----------------------+----------------------+
 *  Default setting.
 ** The specified setting matches the default setting.

There were 0 CONFIG constraint(s) processed from dlx_toplevel.pcf.



INFO:Data2MEM:100 - BRAM 'BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X2Y2' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X2Y6' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X3Y5' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X2Y1' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X1Y8' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X2Y3' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X4Y0' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X3Y1' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X2Y0' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X2Y7' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X1Y1' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X1Y2' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X2Y5' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X3Y0' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X0Y1' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X1Y0' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[120].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X3Y11' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X2Y26' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X1Y26' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X4Y29' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X3Y9' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X4Y22' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X1Y7' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X3Y17' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X3Y4' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X1Y13' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X1Y16' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X1Y24' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X0Y14' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X0Y7' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X0Y29' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X0Y19' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[121].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X3Y25' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X1Y27' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X1Y29' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X4Y31' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X3Y10' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X3Y21' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X1Y5' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X3Y18' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X4Y5' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X2Y13' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X1Y15' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X2Y18' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X0Y13' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X1Y6' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X0Y31' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X1Y20' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[122].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X2Y25' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X2Y23' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X1Y30' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X3Y30' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X2Y8' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X3Y24' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X1Y12' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X3Y19' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X3Y3' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X3Y14' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X1Y17' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X1Y18' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X1Y9' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X1Y3' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X0Y25' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X1Y22' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X3Y15' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X2Y27' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X1Y28' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X3Y31' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X3Y7' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X3Y22' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X2Y9' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X3Y16' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X3Y2' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X2Y14' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X0Y18' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X2Y16' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X1Y10' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X0Y2' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X0Y26' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X0Y23' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X3Y26' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X2Y28' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X1Y25' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X4Y28' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X3Y8' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X4Y23' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X2Y12' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X3Y20' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X4Y4' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X3Y13' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X1Y14' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X2Y20' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X0Y10' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X0Y6' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X0Y28' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X0Y22' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[125].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X2Y24' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X2Y29' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[109].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X2Y30' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X4Y26' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X4Y7' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X3Y23' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X2Y4' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X4Y18' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X4Y3' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X2Y10' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X0Y15' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X2Y19' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X0Y9' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X0Y5' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X0Y27' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X0Y21' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[126].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X3Y27' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[118].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X3Y29' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X1Y23' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X4Y27' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X4Y6' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X4Y24' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X2Y15' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X4Y19' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X4Y1' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X3Y12' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X0Y17' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X2Y22' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X0Y12' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X0Y4' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X0Y30' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X0Y20' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[127].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X3Y28' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[119].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X2Y31' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X1Y19' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X4Y30' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X3Y6' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X4Y25' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X1Y11' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X2Y17' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X4Y2' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X2Y11' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X0Y16' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X2Y21' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X0Y11' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X0Y3' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X1Y31' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP' at 'RAMB36_X0Y24' location successfully updated with design data.

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@i80pdc.irf.uni-karlsruhe.de'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'27020@i80pdc.irf.uni-karlsruhe.de:1717@scclic2.scc.kit.edu:'.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - No license file was found.
       Please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "dlx_toplevel.bit".
Bitstream generation is complete.
