WARNING | 2018-04-08 20:48:45,065 | [34mangr.analyses.disassembly_utils[0m | [34mYour verison of capstone does not support MIPS instruction groups.[0m
WARNING | 2018-04-08 20:48:45,094 | [37mcle.elf[0m | [37mno segments identified in PT_LOAD[0m
WARNING | 2018-04-08 20:48:45,145 | [33mcle.loader[0m | [33mThe main binary is a position-independent executable. It is being loaded with a base address of 0x400000.[0m
<Arch AMD64 (LE)>
4194304
./instructions/vcvtdq2ps_xmm_xmm/vcvtdq2ps_xmm_xmm.o
IRSB {
   t0:Ity_V128 t1:Ity_I64 t2:Ity_I64 t3:Ity_I32 t4:Ity_I64 t5:Ity_I64 t6:Ity_I32 t7:Ity_I32 t8:Ity_I32 t9:Ity_I32 t10:Ity_F64 t11:Ity_F32 t12:Ity_F64 t13:Ity_F32 t14:Ity_F64 t15:Ity_F32 t16:Ity_F64 t17:Ity_F32 t18:Ity_I64 t19:Ity_I64 t20:Ity_I64 t21:Ity_I64

   00 | ------ IMark(0x400000, 4, 0) ------
   01 | t0 = GET:V128(xmm2)
   02 | t1 = GET:I64(sseround)
   03 | t2 = And64(t1,0x0000000000000003)
   04 | t3 = 64to32(t2)
   05 | t4 = V128HIto64(t0)
   06 | t5 = V128to64(t0)
   07 | t6 = 64to32(t5)
   08 | t7 = 64HIto32(t5)
   09 | t8 = 64to32(t4)
   10 | t9 = 64HIto32(t4)
   11 | t10 = I32StoF64(t9)
   12 | t11 = F64toF32(t3,t10)
   13 | PUT(268) = t11
   14 | t12 = I32StoF64(t8)
   15 | t13 = F64toF32(t3,t12)
   16 | PUT(264) = t13
   17 | t14 = I32StoF64(t7)
   18 | t15 = F64toF32(t3,t14)
   19 | PUT(260) = t15
   20 | t16 = I32StoF64(t6)
   21 | t17 = F64toF32(t3,t16)
   22 | PUT(ymm1) = t17
   23 | PUT(272) = 0
   24 | PUT(pc) = 0x0000000000400004
   25 | ------ IMark(0x400004, 1, 0) ------
   26 | t18 = GET:I64(rsp)
   27 | t19 = LDle:I64(t18)
   28 | t20 = Add64(t18,0x0000000000000008)
   29 | PUT(rsp) = t20
   30 | t21 = Sub64(t20,0x0000000000000080)
   31 | ====== AbiHint(0xt21, 128, t19) ======
   NEXT: PUT(rip) = t19; Ijk_Ret
}
