// Seed: 2745130783
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5[1 : {1{1}}],
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output logic [7:0] id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8, id_9;
endmodule
module module_1 #(
    parameter id_10 = 32'd51,
    parameter id_5  = 32'd90,
    parameter id_8  = 32'd2
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    _id_10,
    id_11[id_8 : 1],
    id_12,
    id_13,
    id_14,
    id_15[1'b0-id_5 : id_10],
    id_16,
    id_17
);
  inout wire id_17;
  output wire id_16;
  inout logic [7:0] id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  inout logic [7:0] id_11;
  inout wire _id_10;
  module_0 modCall_1 (
      id_7,
      id_12,
      id_4,
      id_9,
      id_15,
      id_12,
      id_2
  );
  output wire id_9;
  inout wire _id_8;
  output wire id_7;
  output wire id_6;
  output wire _id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_18, id_19;
endmodule
