Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Nov 30 17:35:42 2016
| Host         : DESKTOP-BGEPG26 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file gpsImode_wrapper_timing_summary_routed.rpt -rpx gpsImode_wrapper_timing_summary_routed.rpx
| Design       : gpsImode_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 43 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.765        0.000                      0                 5485        0.040        0.000                      0                 5485        4.020        0.000                       0                  2246  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.765        0.000                      0                 5353        0.040        0.000                      0                 5353        4.020        0.000                       0                  2246  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.867        0.000                      0                  132        1.223        0.000                      0                  132  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 1.550ns (23.166%)  route 5.141ns (76.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.737     3.031    gpsImode_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      1.426     4.457 r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[0]
                         net (fo=27, routed)          4.423     8.880    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_wstrb[0]
    SLICE_X63Y97         LUT5 (Prop_lut5_I4_O)        0.124     9.004 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4[7]_i_1/O
                         net (fo=8, routed)           0.718     9.722    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0
    SLICE_X63Y90         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.538    12.717    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y90         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X63Y90         FDRE (Setup_fdre_C_CE)      -0.205    12.487    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4_reg[0]
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                  2.765    

Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 1.550ns (23.166%)  route 5.141ns (76.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.737     3.031    gpsImode_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      1.426     4.457 r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[0]
                         net (fo=27, routed)          4.423     8.880    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_wstrb[0]
    SLICE_X63Y97         LUT5 (Prop_lut5_I4_O)        0.124     9.004 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4[7]_i_1/O
                         net (fo=8, routed)           0.718     9.722    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0
    SLICE_X63Y90         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.538    12.717    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y90         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4_reg[7]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X63Y90         FDRE (Setup_fdre_C_CE)      -0.205    12.487    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4_reg[7]
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                  2.765    

Slack (MET) :             2.780ns  (required time - arrival time)
  Source:                 gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 2.060ns (30.390%)  route 4.718ns (69.610%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 12.819 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.737     3.031    gpsImode_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.411     5.776    gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y91         LUT5 (Prop_lut5_I3_O)        0.124     5.900 r  gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           1.166     7.066    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X51Y91         LUT4 (Prop_lut4_I2_O)        0.152     7.218 f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=4, routed)           0.467     7.685    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg2_reg[0]_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I5_O)        0.326     8.011 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2/O
                         net (fo=4, routed)           1.145     9.156    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2_n_0
    SLICE_X52Y105        LUT2 (Prop_lut2_I0_O)        0.124     9.280 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_1/O
                         net (fo=8, routed)           0.529     9.809    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0
    SLICE_X52Y105        FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.640    12.819    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y105        FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[25]/C
                         clock pessimism              0.129    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X52Y105        FDRE (Setup_fdre_C_CE)      -0.205    12.589    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[25]
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                          -9.809    
  -------------------------------------------------------------------
                         slack                                  2.780    

Slack (MET) :             2.780ns  (required time - arrival time)
  Source:                 gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 2.060ns (30.390%)  route 4.718ns (69.610%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 12.819 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.737     3.031    gpsImode_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.411     5.776    gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y91         LUT5 (Prop_lut5_I3_O)        0.124     5.900 r  gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           1.166     7.066    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X51Y91         LUT4 (Prop_lut4_I2_O)        0.152     7.218 f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=4, routed)           0.467     7.685    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg2_reg[0]_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I5_O)        0.326     8.011 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2/O
                         net (fo=4, routed)           1.145     9.156    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2_n_0
    SLICE_X52Y105        LUT2 (Prop_lut2_I0_O)        0.124     9.280 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_1/O
                         net (fo=8, routed)           0.529     9.809    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0
    SLICE_X52Y105        FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.640    12.819    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y105        FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[27]/C
                         clock pessimism              0.129    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X52Y105        FDRE (Setup_fdre_C_CE)      -0.205    12.589    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[27]
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                          -9.809    
  -------------------------------------------------------------------
                         slack                                  2.780    

Slack (MET) :             2.780ns  (required time - arrival time)
  Source:                 gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 2.060ns (30.390%)  route 4.718ns (69.610%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 12.819 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.737     3.031    gpsImode_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.411     5.776    gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y91         LUT5 (Prop_lut5_I3_O)        0.124     5.900 r  gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           1.166     7.066    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X51Y91         LUT4 (Prop_lut4_I2_O)        0.152     7.218 f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=4, routed)           0.467     7.685    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg2_reg[0]_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I5_O)        0.326     8.011 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2/O
                         net (fo=4, routed)           1.145     9.156    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2_n_0
    SLICE_X52Y105        LUT2 (Prop_lut2_I0_O)        0.124     9.280 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_1/O
                         net (fo=8, routed)           0.529     9.809    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0
    SLICE_X52Y105        FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.640    12.819    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y105        FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[28]/C
                         clock pessimism              0.129    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X52Y105        FDRE (Setup_fdre_C_CE)      -0.205    12.589    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[28]
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                          -9.809    
  -------------------------------------------------------------------
                         slack                                  2.780    

Slack (MET) :             2.780ns  (required time - arrival time)
  Source:                 gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 2.060ns (30.390%)  route 4.718ns (69.610%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 12.819 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.737     3.031    gpsImode_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.411     5.776    gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y91         LUT5 (Prop_lut5_I3_O)        0.124     5.900 r  gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           1.166     7.066    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X51Y91         LUT4 (Prop_lut4_I2_O)        0.152     7.218 f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=4, routed)           0.467     7.685    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg2_reg[0]_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I5_O)        0.326     8.011 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2/O
                         net (fo=4, routed)           1.145     9.156    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2_n_0
    SLICE_X52Y105        LUT2 (Prop_lut2_I0_O)        0.124     9.280 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_1/O
                         net (fo=8, routed)           0.529     9.809    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0
    SLICE_X52Y105        FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.640    12.819    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y105        FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[29]/C
                         clock pessimism              0.129    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X52Y105        FDRE (Setup_fdre_C_CE)      -0.205    12.589    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[29]
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                          -9.809    
  -------------------------------------------------------------------
                         slack                                  2.780    

Slack (MET) :             2.780ns  (required time - arrival time)
  Source:                 gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 2.060ns (30.390%)  route 4.718ns (69.610%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 12.819 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.737     3.031    gpsImode_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.411     5.776    gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y91         LUT5 (Prop_lut5_I3_O)        0.124     5.900 r  gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           1.166     7.066    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X51Y91         LUT4 (Prop_lut4_I2_O)        0.152     7.218 f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=4, routed)           0.467     7.685    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg2_reg[0]_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I5_O)        0.326     8.011 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2/O
                         net (fo=4, routed)           1.145     9.156    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2_n_0
    SLICE_X52Y105        LUT2 (Prop_lut2_I0_O)        0.124     9.280 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_1/O
                         net (fo=8, routed)           0.529     9.809    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0
    SLICE_X52Y105        FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.640    12.819    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y105        FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[30]/C
                         clock pessimism              0.129    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X52Y105        FDRE (Setup_fdre_C_CE)      -0.205    12.589    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[30]
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                          -9.809    
  -------------------------------------------------------------------
                         slack                                  2.780    

Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 2.060ns (30.264%)  route 4.747ns (69.736%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.737     3.031    gpsImode_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.411     5.776    gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y91         LUT5 (Prop_lut5_I3_O)        0.124     5.900 r  gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           1.166     7.066    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X51Y91         LUT4 (Prop_lut4_I2_O)        0.152     7.218 f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=4, routed)           0.467     7.685    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg2_reg[0]_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I5_O)        0.326     8.011 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2/O
                         net (fo=4, routed)           0.993     9.003    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2_n_0
    SLICE_X53Y101        LUT2 (Prop_lut2_I0_O)        0.124     9.127 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[23]_i_1/O
                         net (fo=8, routed)           0.710     9.838    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0
    SLICE_X55Y101        FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.711    12.890    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y101        FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[21]/C
                         clock pessimism              0.129    13.019    
                         clock uncertainty           -0.154    12.865    
    SLICE_X55Y101        FDRE (Setup_fdre_C_CE)      -0.205    12.660    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[21]
  -------------------------------------------------------------------
                         required time                         12.660    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 2.060ns (30.264%)  route 4.747ns (69.736%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.737     3.031    gpsImode_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.411     5.776    gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y91         LUT5 (Prop_lut5_I3_O)        0.124     5.900 r  gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           1.166     7.066    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X51Y91         LUT4 (Prop_lut4_I2_O)        0.152     7.218 f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=4, routed)           0.467     7.685    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg2_reg[0]_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I5_O)        0.326     8.011 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2/O
                         net (fo=4, routed)           0.993     9.003    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2_n_0
    SLICE_X53Y101        LUT2 (Prop_lut2_I0_O)        0.124     9.127 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[23]_i_1/O
                         net (fo=8, routed)           0.710     9.838    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0
    SLICE_X55Y101        FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.711    12.890    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y101        FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[23]/C
                         clock pessimism              0.129    13.019    
                         clock uncertainty           -0.154    12.865    
    SLICE_X55Y101        FDRE (Setup_fdre_C_CE)      -0.205    12.660    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[23]
  -------------------------------------------------------------------
                         required time                         12.660    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.729ns  (logic 2.060ns (30.613%)  route 4.669ns (69.387%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 12.819 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.737     3.031    gpsImode_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.411     5.776    gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y91         LUT5 (Prop_lut5_I3_O)        0.124     5.900 r  gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           1.166     7.066    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X51Y91         LUT4 (Prop_lut4_I2_O)        0.152     7.218 f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=4, routed)           0.467     7.685    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg2_reg[0]_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I5_O)        0.326     8.011 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2/O
                         net (fo=4, routed)           1.145     9.156    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2_n_0
    SLICE_X52Y105        LUT2 (Prop_lut2_I0_O)        0.124     9.280 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_1/O
                         net (fo=8, routed)           0.480     9.760    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0
    SLICE_X52Y106        FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.640    12.819    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y106        FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[24]/C
                         clock pessimism              0.129    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X52Y106        FDRE (Setup_fdre_C_CE)      -0.205    12.589    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[24]
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                          -9.760    
  -------------------------------------------------------------------
                         slack                                  2.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.558     0.894    gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y93         FDRE                                         r  gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.115     1.150    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X32Y93         SRLC32E                                      r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.825     1.191    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y93         SRLC32E                                      r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.371ns (69.589%)  route 0.162ns (30.411%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.578     0.914    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y99         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.164     1.078 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[19]/Q
                         net (fo=3, routed)           0.161     1.239    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/time_counter_reg[19]
    SLICE_X58Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.284 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/time_counter[16]_i_2/O
                         net (fo=1, routed)           0.000     1.284    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/time_counter[16]_i_2_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.393 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/time_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.394    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/time_counter_reg[16]_i_1_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.447 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/time_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.447    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0_n_33
    SLICE_X58Y100        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.934     1.300    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y100        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[20]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X58Y100        FDCE (Hold_fdce_C_D)         0.134     1.399    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.384ns (70.313%)  route 0.162ns (29.687%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.578     0.914    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y99         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.164     1.078 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[19]/Q
                         net (fo=3, routed)           0.161     1.239    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/time_counter_reg[19]
    SLICE_X58Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.284 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/time_counter[16]_i_2/O
                         net (fo=1, routed)           0.000     1.284    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/time_counter[16]_i_2_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.393 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/time_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.394    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/time_counter_reg[16]_i_1_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.460 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/time_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.460    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0_n_31
    SLICE_X58Y100        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.934     1.300    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y100        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[22]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X58Y100        FDCE (Hold_fdce_C_D)         0.134     1.399    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.392ns (75.549%)  route 0.127ns (24.451%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.578     0.914    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y99         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDCE (Prop_fdce_C_Q)         0.141     1.055 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]/Q
                         net (fo=3, routed)           0.126     1.181    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.378 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.378    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]_i_1_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.432 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.432    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[16]_i_1_n_7
    SLICE_X57Y100        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.934     1.300    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y100        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[16]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X57Y100        FDCE (Hold_fdce_C_D)         0.105     1.370    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.403ns (76.056%)  route 0.127ns (23.944%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.578     0.914    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y99         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDCE (Prop_fdce_C_Q)         0.141     1.055 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]/Q
                         net (fo=3, routed)           0.126     1.181    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.378 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.378    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]_i_1_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.443 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.443    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[16]_i_1_n_5
    SLICE_X57Y100        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.934     1.300    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y100        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[18]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X57Y100        FDCE (Hold_fdce_C_D)         0.105     1.370    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 gpsImode_i/newGpsIp_0/inst/newGpsIp_v1_0_GPS_AXI_inst/gps_module/microsec_count/out_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/newGpsIp_0/inst/newGpsIp_v1_0_GPS_AXI_inst/gps_module/microsec_count/out_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.371ns (66.327%)  route 0.188ns (33.673%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.557     0.893    gpsImode_i/newGpsIp_0/inst/newGpsIp_v1_0_GPS_AXI_inst/gps_module/microsec_count/gps_axi_aclk
    SLICE_X38Y99         FDRE                                         r  gpsImode_i/newGpsIp_0/inst/newGpsIp_v1_0_GPS_AXI_inst/gps_module/microsec_count/out_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  gpsImode_i/newGpsIp_0/inst/newGpsIp_v1_0_GPS_AXI_inst/gps_module/microsec_count/out_reg_reg[12]/Q
                         net (fo=3, routed)           0.188     1.244    gpsImode_i/newGpsIp_0/inst/newGpsIp_v1_0_GPS_AXI_inst/gps_module/microsec_count/microsec_out[12]
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.398 r  gpsImode_i/newGpsIp_0/inst/newGpsIp_v1_0_GPS_AXI_inst/gps_module/microsec_count/out_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.399    gpsImode_i/newGpsIp_0/inst/newGpsIp_v1_0_GPS_AXI_inst/gps_module/microsec_count/out_reg0_carry__1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.452 r  gpsImode_i/newGpsIp_0/inst/newGpsIp_v1_0_GPS_AXI_inst/gps_module/microsec_count/out_reg0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.452    gpsImode_i/newGpsIp_0/inst/newGpsIp_v1_0_GPS_AXI_inst/gps_module/microsec_count/out_reg0_carry__2_n_7
    SLICE_X38Y100        FDRE                                         r  gpsImode_i/newGpsIp_0/inst/newGpsIp_v1_0_GPS_AXI_inst/gps_module/microsec_count/out_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.911     1.277    gpsImode_i/newGpsIp_0/inst/newGpsIp_v1_0_GPS_AXI_inst/gps_module/microsec_count/gps_axi_aclk
    SLICE_X38Y100        FDRE                                         r  gpsImode_i/newGpsIp_0/inst/newGpsIp_v1_0_GPS_AXI_inst/gps_module/microsec_count/out_reg_reg[13]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    gpsImode_i/newGpsIp_0/inst/newGpsIp_v1_0_GPS_AXI_inst/gps_module/microsec_count/out_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.407ns (71.513%)  route 0.162ns (28.487%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.578     0.914    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y99         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.164     1.078 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[19]/Q
                         net (fo=3, routed)           0.161     1.239    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/time_counter_reg[19]
    SLICE_X58Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.284 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/time_counter[16]_i_2/O
                         net (fo=1, routed)           0.000     1.284    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/time_counter[16]_i_2_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.393 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/time_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.394    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/time_counter_reg[16]_i_1_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.483 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/time_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.483    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0_n_32
    SLICE_X58Y100        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.934     1.300    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y100        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[21]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X58Y100        FDCE (Hold_fdce_C_D)         0.134     1.399    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.409ns (71.612%)  route 0.162ns (28.388%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.578     0.914    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y99         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.164     1.078 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[19]/Q
                         net (fo=3, routed)           0.161     1.239    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/time_counter_reg[19]
    SLICE_X58Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.284 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/time_counter[16]_i_2/O
                         net (fo=1, routed)           0.000     1.284    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/time_counter[16]_i_2_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.393 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/time_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.394    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/time_counter_reg[16]_i_1_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.485 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/time_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.485    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0_n_30
    SLICE_X58Y100        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.934     1.300    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y100        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[23]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X58Y100        FDCE (Hold_fdce_C_D)         0.134     1.399    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.411ns (71.711%)  route 0.162ns (28.289%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.578     0.914    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y99         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.164     1.078 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[19]/Q
                         net (fo=3, routed)           0.161     1.239    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/time_counter_reg[19]
    SLICE_X58Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.284 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/time_counter[16]_i_2/O
                         net (fo=1, routed)           0.000     1.284    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/time_counter[16]_i_2_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.393 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/time_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.394    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/time_counter_reg[16]_i_1_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.434 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/time_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.434    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/time_counter_reg[20]_i_1_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.487 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/time_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.487    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0_n_37
    SLICE_X58Y101        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.934     1.300    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y101        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[24]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X58Y101        FDCE (Hold_fdce_C_D)         0.134     1.399    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 gpsImode_i/newGpsIp_0/inst/newGpsIp_v1_0_GPS_AXI_inst/gps_module/microsec_count/out_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/newGpsIp_0/inst/newGpsIp_v1_0_GPS_AXI_inst/gps_module/microsec_count/out_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.384ns (67.092%)  route 0.188ns (32.908%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.557     0.893    gpsImode_i/newGpsIp_0/inst/newGpsIp_v1_0_GPS_AXI_inst/gps_module/microsec_count/gps_axi_aclk
    SLICE_X38Y99         FDRE                                         r  gpsImode_i/newGpsIp_0/inst/newGpsIp_v1_0_GPS_AXI_inst/gps_module/microsec_count/out_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  gpsImode_i/newGpsIp_0/inst/newGpsIp_v1_0_GPS_AXI_inst/gps_module/microsec_count/out_reg_reg[12]/Q
                         net (fo=3, routed)           0.188     1.244    gpsImode_i/newGpsIp_0/inst/newGpsIp_v1_0_GPS_AXI_inst/gps_module/microsec_count/microsec_out[12]
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.398 r  gpsImode_i/newGpsIp_0/inst/newGpsIp_v1_0_GPS_AXI_inst/gps_module/microsec_count/out_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.399    gpsImode_i/newGpsIp_0/inst/newGpsIp_v1_0_GPS_AXI_inst/gps_module/microsec_count/out_reg0_carry__1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.465 r  gpsImode_i/newGpsIp_0/inst/newGpsIp_v1_0_GPS_AXI_inst/gps_module/microsec_count/out_reg0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.465    gpsImode_i/newGpsIp_0/inst/newGpsIp_v1_0_GPS_AXI_inst/gps_module/microsec_count/out_reg0_carry__2_n_5
    SLICE_X38Y100        FDRE                                         r  gpsImode_i/newGpsIp_0/inst/newGpsIp_v1_0_GPS_AXI_inst/gps_module/microsec_count/out_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.911     1.277    gpsImode_i/newGpsIp_0/inst/newGpsIp_v1_0_GPS_AXI_inst/gps_module/microsec_count/gps_axi_aclk
    SLICE_X38Y100        FDRE                                         r  gpsImode_i/newGpsIp_0/inst/newGpsIp_v1_0_GPS_AXI_inst/gps_module/microsec_count/out_reg_reg[15]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    gpsImode_i/newGpsIp_0/inst/newGpsIp_v1_0_GPS_AXI_inst/gps_module/microsec_count/out_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y88    gpsImode_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y89    gpsImode_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y89    gpsImode_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y89    gpsImode_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X57Y96    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X57Y98    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X57Y98    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X57Y99    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X57Y99    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[13]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y104   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y104   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y103   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y103   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y95    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y95    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y95    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y95    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y95    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y105   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y105   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y105   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y105   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y86    gpsImode_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y86    gpsImode_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.867ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.663ns  (logic 0.580ns (8.704%)  route 6.083ns (91.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 12.892 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.638     2.932    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         2.212     5.600    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.724 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         3.872     9.595    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X64Y109        FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.713    12.892    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y109        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[19]/C
                         clock pessimism              0.129    13.021    
                         clock uncertainty           -0.154    12.867    
    SLICE_X64Y109        FDCE (Recov_fdce_C_CLR)     -0.405    12.462    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[19]
  -------------------------------------------------------------------
                         required time                         12.462    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  2.867    

Slack (MET) :             2.867ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.663ns  (logic 0.580ns (8.704%)  route 6.083ns (91.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 12.892 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.638     2.932    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         2.212     5.600    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.724 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         3.872     9.595    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X64Y109        FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.713    12.892    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y109        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[21]/C
                         clock pessimism              0.129    13.021    
                         clock uncertainty           -0.154    12.867    
    SLICE_X64Y109        FDCE (Recov_fdce_C_CLR)     -0.405    12.462    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[21]
  -------------------------------------------------------------------
                         required time                         12.462    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  2.867    

Slack (MET) :             2.867ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.663ns  (logic 0.580ns (8.704%)  route 6.083ns (91.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 12.892 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.638     2.932    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         2.212     5.600    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.724 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         3.872     9.595    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X64Y109        FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.713    12.892    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y109        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[24]/C
                         clock pessimism              0.129    13.021    
                         clock uncertainty           -0.154    12.867    
    SLICE_X64Y109        FDCE (Recov_fdce_C_CLR)     -0.405    12.462    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[24]
  -------------------------------------------------------------------
                         required time                         12.462    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  2.867    

Slack (MET) :             2.867ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.663ns  (logic 0.580ns (8.704%)  route 6.083ns (91.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 12.892 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.638     2.932    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         2.212     5.600    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.724 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         3.872     9.595    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X64Y109        FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.713    12.892    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y109        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[26]/C
                         clock pessimism              0.129    13.021    
                         clock uncertainty           -0.154    12.867    
    SLICE_X64Y109        FDCE (Recov_fdce_C_CLR)     -0.405    12.462    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[26]
  -------------------------------------------------------------------
                         required time                         12.462    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  2.867    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.659ns  (logic 0.580ns (8.710%)  route 6.079ns (91.290%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 12.892 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.638     2.932    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         2.212     5.600    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.724 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         3.867     9.591    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X65Y109        FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.713    12.892    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y109        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[14]/C
                         clock pessimism              0.129    13.021    
                         clock uncertainty           -0.154    12.867    
    SLICE_X65Y109        FDCE (Recov_fdce_C_CLR)     -0.405    12.462    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[14]
  -------------------------------------------------------------------
                         required time                         12.462    
                         arrival time                          -9.591    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.659ns  (logic 0.580ns (8.710%)  route 6.079ns (91.290%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 12.892 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.638     2.932    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         2.212     5.600    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.724 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         3.867     9.591    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X65Y109        FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.713    12.892    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y109        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[15]/C
                         clock pessimism              0.129    13.021    
                         clock uncertainty           -0.154    12.867    
    SLICE_X65Y109        FDCE (Recov_fdce_C_CLR)     -0.405    12.462    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[15]
  -------------------------------------------------------------------
                         required time                         12.462    
                         arrival time                          -9.591    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             3.100ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 0.580ns (9.017%)  route 5.852ns (90.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.638     2.932    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         2.212     5.600    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.724 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         3.640     9.364    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X64Y105        FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.715    12.894    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y105        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[4]/C
                         clock pessimism              0.129    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X64Y105        FDCE (Recov_fdce_C_CLR)     -0.405    12.464    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[4]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  3.100    

Slack (MET) :             3.100ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 0.580ns (9.017%)  route 5.852ns (90.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.638     2.932    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         2.212     5.600    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.724 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         3.640     9.364    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X64Y105        FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.715    12.894    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y105        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[5]/C
                         clock pessimism              0.129    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X64Y105        FDCE (Recov_fdce_C_CLR)     -0.405    12.464    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[5]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  3.100    

Slack (MET) :             3.114ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 0.580ns (8.920%)  route 5.922ns (91.080%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 12.892 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.638     2.932    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         2.212     5.600    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.724 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         3.710     9.434    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X62Y107        FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.713    12.892    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y107        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[27]/C
                         clock pessimism              0.129    13.021    
                         clock uncertainty           -0.154    12.867    
    SLICE_X62Y107        FDCE (Recov_fdce_C_CLR)     -0.319    12.548    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[27]
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  3.114    

Slack (MET) :             3.154ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 0.580ns (9.096%)  route 5.797ns (90.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 12.893 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.638     2.932    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         2.212     5.600    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.724 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         3.585     9.309    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X64Y107        FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        1.714    12.893    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y107        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[22]/C
                         clock pessimism              0.129    13.022    
                         clock uncertainty           -0.154    12.868    
    SLICE_X64Y107        FDCE (Recov_fdce_C_CLR)     -0.405    12.463    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[22]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  3.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/temp3_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.186ns (13.347%)  route 1.208ns (86.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.548     0.884    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         0.945     1.969    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.014 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         0.263     2.277    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X53Y85         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/temp3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.815     1.181    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/s00_axi_aclk
    SLICE_X53Y85         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/temp3_reg/C
                         clock pessimism             -0.035     1.146    
    SLICE_X53Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.054    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/temp3_reg
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/temp1_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.186ns (13.347%)  route 1.208ns (86.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.548     0.884    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         0.945     1.969    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.014 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         0.263     2.277    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X53Y85         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/temp1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.815     1.181    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/s00_axi_aclk
    SLICE_X53Y85         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/temp1_reg/C
                         clock pessimism             -0.035     1.146    
    SLICE_X53Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.054    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/temp1_reg
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/temp2_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.186ns (13.347%)  route 1.208ns (86.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.548     0.884    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         0.945     1.969    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.014 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         0.263     2.277    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X53Y85         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/temp2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.815     1.181    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/s00_axi_aclk
    SLICE_X53Y85         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/temp2_reg/C
                         clock pessimism             -0.035     1.146    
    SLICE_X53Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.054    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/temp3_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.186ns (13.347%)  route 1.208ns (86.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.548     0.884    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         0.945     1.969    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.014 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         0.263     2.277    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X53Y85         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/temp3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.815     1.181    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/s00_axi_aclk
    SLICE_X53Y85         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/temp3_reg/C
                         clock pessimism             -0.035     1.146    
    SLICE_X53Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.054    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/temp3_reg
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.228ns  (arrival time - required time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/temp1_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.186ns (13.306%)  route 1.212ns (86.694%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.548     0.884    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         0.945     1.969    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.014 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         0.267     2.281    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X52Y85         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/temp1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.815     1.181    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/s00_axi_aclk
    SLICE_X52Y85         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/temp1_reg/C
                         clock pessimism             -0.035     1.146    
    SLICE_X52Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.054    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/temp1_reg
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.228ns  (arrival time - required time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/temp2_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.186ns (13.306%)  route 1.212ns (86.694%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.548     0.884    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         0.945     1.969    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.014 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         0.267     2.281    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X52Y85         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/temp2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.815     1.181    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/s00_axi_aclk
    SLICE_X52Y85         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/temp2_reg/C
                         clock pessimism             -0.035     1.146    
    SLICE_X52Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.054    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.371ns  (arrival time - required time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop3__0/temp3_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.186ns (11.689%)  route 1.405ns (88.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.548     0.884    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         0.945     1.969    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.014 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         0.460     2.475    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop3__0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X54Y85         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop3__0/temp3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.840     1.206    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop3__0/s00_axi_aclk
    SLICE_X54Y85         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop3__0/temp3_reg/C
                         clock pessimism             -0.035     1.171    
    SLICE_X54Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.104    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop3__0/temp3_reg
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.371ns  (arrival time - required time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/temp1_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.186ns (11.689%)  route 1.405ns (88.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.548     0.884    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         0.945     1.969    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.014 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         0.460     2.475    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X54Y85         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/temp1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.840     1.206    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/s00_axi_aclk
    SLICE_X54Y85         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/temp1_reg/C
                         clock pessimism             -0.035     1.171    
    SLICE_X54Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.104    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/temp1_reg
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.371ns  (arrival time - required time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/temp2_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.186ns (11.689%)  route 1.405ns (88.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.548     0.884    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         0.945     1.969    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.014 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         0.460     2.475    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X54Y85         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/temp2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.840     1.206    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/s00_axi_aclk
    SLICE_X54Y85         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/temp2_reg/C
                         clock pessimism             -0.035     1.171    
    SLICE_X54Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.104    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.371ns  (arrival time - required time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/temp3_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.186ns (11.689%)  route 1.405ns (88.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.548     0.884    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         0.945     1.969    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.014 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         0.460     2.475    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X54Y85         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/temp3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2246, routed)        0.840     1.206    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/s00_axi_aclk
    SLICE_X54Y85         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/temp3_reg/C
                         clock pessimism             -0.035     1.171    
    SLICE_X54Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.104    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/temp3_reg
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  1.371    





