AArch64 S+rel+CSEL-rf-reg
{
0:X10=x; 1:X10=x;
0:X2=y; 1:X2=y;
}
P0            | P1                 ;
MOV W9,#1     | LDR W1, [X2]       ;
STR W9,[X10]  | CMP W1, #1         ;
MOV W11,#1    | CSEL W3, W4, W5, EQ;
STLR W11,[X2] | STR W3, [X10]      ;
exists(1:X1=1 /\ x=1)
