<!-- Compiled by morty-0.9.0 / 2025-05-20 12:01:15.818079210 +00:00 -->

<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_xbar</a></h1>
<div class="docblock">
<p>axi_xbar: Fully-connected AXI4+ATOP crossbar with an arbitrary number of slave and master ports.</p>
<p>See <code>doc/axi_xbar.md</code> for the documentation, including the definition of parameters and ports.</p>
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.Cfg" class="impl"><code class="in-band"><a href="#parameter.Cfg">Cfg</a><span class="type-annotation">: axi_pkg::xbar_cfg_t</span></code></h3><div class="docblock">
<p>Configuration struct for the crossbar see <code>axi_pkg</code> for fields and definitions.</p>
</div><h3 id="parameter.ATOPs" class="impl"><code class="in-band"><a href="#parameter.ATOPs">ATOPs</a><span class="type-annotation">: bit</span></code></h3><div class="docblock">
<p>Enable atomic operations support.</p>
</div><h3 id="parameter.Connectivity" class="impl"><code class="in-band"><a href="#parameter.Connectivity">Connectivity</a><span class="type-annotation">: bit [Cfg.NoSlvPorts-1:0][Cfg.NoMstPorts-1:0]</span></code></h3><div class="docblock">
<p>Connectivity matrix</p>
</div><h3 id="parameter.slv_aw_chan_t" class="impl"><code class="in-band"><a href="#parameter.slv_aw_chan_t">slv_aw_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>AXI4+ATOP AW channel struct type for the slave ports.</p>
</div><h3 id="parameter.mst_aw_chan_t" class="impl"><code class="in-band"><a href="#parameter.mst_aw_chan_t">mst_aw_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>AXI4+ATOP AW channel struct type for the master ports.</p>
</div><h3 id="parameter.w_chan_t" class="impl"><code class="in-band"><a href="#parameter.w_chan_t">w_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>AXI4+ATOP W channel struct type for all ports.</p>
</div><h3 id="parameter.slv_b_chan_t" class="impl"><code class="in-band"><a href="#parameter.slv_b_chan_t">slv_b_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>AXI4+ATOP B channel struct type for the slave ports.</p>
</div><h3 id="parameter.mst_b_chan_t" class="impl"><code class="in-band"><a href="#parameter.mst_b_chan_t">mst_b_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>AXI4+ATOP B channel struct type for the master ports.</p>
</div><h3 id="parameter.slv_ar_chan_t" class="impl"><code class="in-band"><a href="#parameter.slv_ar_chan_t">slv_ar_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>AXI4+ATOP AR channel struct type for the slave ports.</p>
</div><h3 id="parameter.mst_ar_chan_t" class="impl"><code class="in-band"><a href="#parameter.mst_ar_chan_t">mst_ar_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>AXI4+ATOP AR channel struct type for the master ports.</p>
</div><h3 id="parameter.slv_r_chan_t" class="impl"><code class="in-band"><a href="#parameter.slv_r_chan_t">slv_r_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>AXI4+ATOP R channel struct type for the slave ports.</p>
</div><h3 id="parameter.mst_r_chan_t" class="impl"><code class="in-band"><a href="#parameter.mst_r_chan_t">mst_r_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>AXI4+ATOP R channel struct type for the master ports.</p>
</div><h3 id="parameter.slv_req_t" class="impl"><code class="in-band"><a href="#parameter.slv_req_t">slv_req_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>AXI4+ATOP request struct type for the slave ports.</p>
</div><h3 id="parameter.slv_resp_t" class="impl"><code class="in-band"><a href="#parameter.slv_resp_t">slv_resp_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>AXI4+ATOP response struct type for the slave ports.</p>
</div><h3 id="parameter.mst_req_t" class="impl"><code class="in-band"><a href="#parameter.mst_req_t">mst_req_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>AXI4+ATOP request struct type for the master ports.</p>
</div><h3 id="parameter.mst_resp_t" class="impl"><code class="in-band"><a href="#parameter.mst_resp_t">mst_resp_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>AXI4+ATOP response struct type for the master ports</p>
</div><h3 id="parameter.rule_t" class="impl"><code class="in-band"><a href="#parameter.rule_t">rule_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>Address rule type for the address decoders from <code>common_cells:addr_decode</code>.</p>
<p>Example types are provided in <code>axi_pkg</code>.</p>
<p>Required struct fields:</p>
<pre><code>
typedef struct packed {

  int unsigned idx;

  axi_addr_t   start_addr;

  axi_addr_t   end_addr;

} rule_t;

</code></pre>
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band"><a href="#port.clk_i">clk_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>Clock, positive edge triggered.</p>
</div><h3 id="port.rst_ni" class="impl"><code class="in-band"><a href="#port.rst_ni">rst_ni</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>Asynchronous reset, active low.</p>
</div><h3 id="port.test_i" class="impl"><code class="in-band"><a href="#port.test_i">test_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>Testmode enable, active high.</p>
</div><h3 id="port.slv_ports_req_i" class="impl"><code class="in-band"><a href="#port.slv_ports_req_i">slv_ports_req_i</a><span class="type-annotation">: input  slv_req_t  [Cfg.NoSlvPorts-1:0]</span></code></h3><div class="docblock">
<p>AXI4+ATOP requests to the slave ports.</p>
</div><h3 id="port.slv_ports_resp_o" class="impl"><code class="in-band"><a href="#port.slv_ports_resp_o">slv_ports_resp_o</a><span class="type-annotation">: output slv_resp_t [Cfg.NoSlvPorts-1:0]</span></code></h3><div class="docblock">
<p>AXI4+ATOP responses of the slave ports.</p>
</div><h3 id="port.mst_ports_req_o" class="impl"><code class="in-band"><a href="#port.mst_ports_req_o">mst_ports_req_o</a><span class="type-annotation">: output mst_req_t  [Cfg.NoMstPorts-1:0]</span></code></h3><div class="docblock">
<p>AXI4+ATOP requests of the master ports.</p>
</div><h3 id="port.mst_ports_resp_i" class="impl"><code class="in-band"><a href="#port.mst_ports_resp_i">mst_ports_resp_i</a><span class="type-annotation">: input  mst_resp_t [Cfg.NoMstPorts-1:0]</span></code></h3><div class="docblock">
<p>AXI4+ATOP responses to the master ports.</p>
</div><h3 id="port.addr_map_i" class="impl"><code class="in-band"><a href="#port.addr_map_i">addr_map_i</a><span class="type-annotation">: input  rule_t     [Cfg.NoAddrRules-1:0]</span></code></h3><div class="docblock">
<p>Address map array input for the crossbar. This map is global for the whole module.</p>
<p>It is used for routing the transactions to the respective master ports.</p>
<p>Each master port can have multiple different rules.</p>
</div><h3 id="port.en_default_mst_port_i" class="impl"><code class="in-band"><a href="#port.en_default_mst_port_i">en_default_mst_port_i</a><span class="type-annotation">: input  logic      [Cfg.NoSlvPorts-1:0]</span></code></h3><div class="docblock">
<p>Enable default master port.</p>
</div><h3 id="port.default_mst_port_i" class="impl"><code class="in-band"><a href="#port.default_mst_port_i">default_mst_port_i</a><span class="type-annotation">: input  logic      [Cfg.NoSlvPorts-1:0][idx_width(Cfg.NoMstPorts)-1:0]</span></code></h3><div class="docblock">
<p>Enables a default master port for each slave port. When this is enabled unmapped</p>
<p>transactions get issued at the master port given by <code>default_mst_port_i</code>.</p>
<p>When not used, tie to <code>'0</code>.</p>
</div></section>
</body>
</html>
