Case Studies
============

Explore the collection of HyperQB case studies organized by thematic area. Jump directly to an overview or one of the featured
benchmarks using the cards below.


.. grid:: 2 2 2 1
   :gutter: 2

   .. grid-item-card:: Security
      :class-card: sd-shadow-sm

      - :doc:`Overview <security/index>`
      - :doc:`Symmetry: Bakery Algorithm (NuSMV) <security/symmetry>`
      - :doc:`Non-interference: Multi-threaded Programs (NuSMV) <security/non-interference>`
      - :doc:`Fairness: Non-Repudiation Protocols (NuSMV) <security/fairness>`
      - :doc:`Co-termination (NuSMV) <security/co-termination>`
      - :doc:`Deniability (NuSMV) <security/deniability>`
      - :doc:`Intransitive Non-interference (NuSMV) <security/intransitive-non-interference>`
      - :doc:`Termination-sensitive/-insensitive Non-interference (NuSMV) <security/termination-non-interference>`
      - :doc:`Nondeterministic Inputs and Transitions (NuSMV) <security/nondeterministic>`
      - :doc:`Generalized Non-interference: Banking Audit Logs (NuSMV) <security/gmni>`
      - :doc:`Concurrent Leakage Variants (NuSMV) <security/concleak>`
      - :doc:`Access-Controlled Database: Observational Equivalence (NuSMV) <security/acdb>`
      - :doc:`Declassification by Enforcement: Refinement Check (NuSMV) <security/dbe>`
      - :doc:`Compiler Optimisations: Security-Preserving Refinement (NuSMV) <security/compiler_opt>`
      - :doc:`Cache Timing Attack: Observational Determinism (NuSMV) <security/cache_attack>`
      - :doc:`LED Blinker Modules (Verilog) <security/verilog/led>`
      - :doc:`Observational Determinism: SPI Bus Secondary (Verilog) <security/verilog/spi>`
      - :doc:`Constant-Time Execution: Floating Point Unit (Verilog) <security/verilog/fpu2>`
      - :doc:`Alternating Bit Protocol (NuSMV, w/loops) <security/abp>`
      - :doc:`Translation Validation: Matrix Multiplication (NuSMV, w/loops) <security/mm>`
      - :doc:`Compiler Optimization: Common Branch Factorization  (NuSMV, w/loops) <security/cbf>`

   .. grid-item-card:: Concurrency
      :class-card: sd-shadow-sm

      - :doc:`Overview <concurrency/index>`
      - :doc:`Linearizability: SNARK (NuSMV) <concurrency/snark>`
      - :doc:`Linearizability: Explicit Memory Management ABA (NuSMV) <concurrency/emmaba>`
      - :doc:`Linearizability: Lazy List Set (NuSMV) <concurrency/lazy_list>`
      - :doc:`Linearizability: IQueue (NuSMV) <concurrency/iqueue>`
      - :doc:`Linearizability: Simple Queue (NuSMV) <concurrency/simple_queue>`
      - :doc:`Speculative Execution Defenses (NuSMV) <concurrency/specexec>`

   .. grid-item-card:: Planning
      :class-card: sd-shadow-sm

      - :doc:`Overview <planning/index>`
      - :doc:`Shortest Paths: Grid-World Planning (NuSMV) <planning/shortest_path>`
      - :doc:`Path Robustness: Grid-World Planning (NuSMV) <planning/robustness>`
      - :doc:`Robust Path Planning (NuSMV, w/loops) <planning/rp>`
      - :doc:`Plan Synthesis: Wolf–Goat–Cabbage (NuSMV, w/loops) <planning/gcw>`

   .. grid-item-card:: Synthesis
      :class-card: sd-shadow-sm

      - :doc:`Overview <synthesis/index>`
      - :doc:`Secrecy-preserving Refinement (NuSMV) <synthesis/secrecy>`
      - :doc:`LTL with Team Semantics (NuSMV) <synthesis/teamltl>`
      - :doc:`Synthesis for Mutation Testing (NuSMV) <synthesis/mutation>`

.. toctree::
   :hidden:

   security/index
   concurrency/index
   planning/index
   synthesis/index
