INFO: [HLS 200-10] Running 'D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Administrator' on host 'dereck' (Windows NT_amd64 version 6.1) on Thu Jul 30 01:30:37 +0800 2020
INFO: [HLS 200-10] In directory 'D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/axi_stream_no_side_channel_data'
INFO: [HLS 200-10] Opening project 'D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/axi_stream_no_side_channel_data/proj_axi_stream_no_side_channel_data'.
INFO: [HLS 200-10] Adding design file 'example.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'example_test.cpp' to the project
INFO: [HLS 200-10] Opening solution 'D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/axi_stream_no_side_channel_data/proj_axi_stream_no_side_channel_data/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.3333ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-2'
INFO: [HLS 200-10] Analyzing design file 'example.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 100.480 ; gain = 44.008
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 100.480 ; gain = 44.008
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 101.531 ; gain = 45.059
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 101.805 ; gain = 45.332
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 123.367 ; gain = 66.895
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 123.367 ; gain = 66.895
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.077 seconds; current allocated memory: 73.544 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.637 seconds; current allocated memory: 73.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 73.937 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 123.367 ; gain = 66.895
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 12.207 seconds; peak allocated memory: 73.937 MB.
