-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/model_pqt_2x2_w16a16/amc_cnn_16w16a_ptq_src_SinglePortRAM_generic_block8.vhd
-- Created: 2025-02-19 19:19:31
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_16w16a_ptq_src_SinglePortRAM_generic_block8
-- Source Path: model_pqt_2x2_w16a16/DUT HDL/Dense Layer 2/Dense Layer 2/Weight Storage 7/SinglePortRAM_generic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_16w16a_ptq_src_SinglePortRAM_generic_block8 IS
  GENERIC( AddrWidth                      : integer := 1;
           DataWidth                      : integer := 1
           );
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
        addr                              :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
        );
END amc_cnn_16w16a_ptq_src_SinglePortRAM_generic_block8;


ARCHITECTURE rtl OF amc_cnn_16w16a_ptq_src_SinglePortRAM_generic_block8 IS

  -- Local Type Definitions
  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);

  -- Signals
  SIGNAL ram                              : ram_type := (X"fbc5", X"5a85", X"ffbd", X"0189", X"d824", X"0021", X"0254", X"e4bb", X"d346", X"3484", X"3d2b", X"f89f", X"1129", X"e072",
                                                        X"2d37", X"ef03", X"f6c1", X"e3db", X"f973", X"ef3c", X"25cf", X"fa85", X"12a2", X"fb0f", X"e0a8", X"ebf2", X"1c5f", X"f994",
                                                        X"0efd", X"dff1", X"0aa9", X"e08d", X"fdaf", X"ecc5", X"08fe", X"f6d9", X"02d2", X"eed1", X"09d8", X"2f15", X"fab1", X"f302",
                                                        X"240f", X"ef7f", X"0c6e", X"e452", X"0245", X"f43b", X"f366", X"0126", X"0037", X"0a4e", X"f1f1", X"ef03", X"0b23", X"031a",
                                                        X"0471", X"052a", X"f9cb", X"fa99", X"05fe", X"fcda", X"f8c3", X"c722", X"dd82", X"c9a6", X"fb62", X"05a0", X"fc5e", X"08a7",
                                                        X"e21e", X"f62b", X"fa11", X"e2dd", X"09dc", X"075d", X"f310", X"f5c0", X"1e38", X"f83f", X"fac5", X"f3fe", X"031c", X"e7ac",
                                                        X"f3d7", X"df84", X"e844", X"ffd5", X"014f", X"1de6", X"fb15", X"c32f", X"4084", X"3660", X"f9ec", X"efb7", X"f504", X"fa4f",
                                                        X"f5dc", X"097e", X"ffff", X"ffae", X"fd87", X"0881", X"f13a", X"f0a8", X"ed43", X"f674", X"fd53", X"e1f5", X"f9ce", X"050c",
                                                        X"fefb", X"d811", X"00e8", X"07b3", X"0219", X"10ef", X"f229", X"080c", X"ede1", X"28ac", X"0b50", X"fc3f", X"2239", X"d8f6",
                                                        X"f436", X"1d44");
  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := X"1d44";
  SIGNAL addr_unsigned                    : unsigned(AddrWidth - 1 DOWNTO 0);  -- generic width

BEGIN
  addr_unsigned <= unsigned(addr);

  SinglePortRAM_generic_process: PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        IF we = '1' THEN
          ram(to_integer(addr_unsigned)) <= din;
          data_int <= din;
        ELSE
          data_int <= ram(to_integer(addr_unsigned));
        END IF;
      END IF;
    END IF;
  END PROCESS SinglePortRAM_generic_process;

  dout <= data_int;

END rtl;

