// Seed: 3423218765
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wand id_3;
  output wire id_2;
  inout wire id_1;
  assign module_1.id_4 = 0;
  logic id_7;
  ;
endmodule
module module_1 (
    output supply0 id_0,
    output wire id_1,
    output wire id_2,
    output supply1 id_3,
    input tri0 id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  final begin : LABEL_0
    assign id_2.id_4 = 1;
  end
endmodule
