Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr  5 05:07:28 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (51)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (51)
--------------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.872        0.000                      0                 1521        0.060        0.000                      0                 1521       54.305        0.000                       0                   559  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.872        0.000                      0                 1517        0.060        0.000                      0                 1517       54.305        0.000                       0                   559  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.999        0.000                      0                    4        1.007        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.438ns  (logic 60.628ns (58.613%)  route 42.810ns (41.387%))
  Logic Levels:           322  (CARRY4=286 LUT2=2 LUT3=26 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 116.011 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X46Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  sm/D_states_q_reg[5]/Q
                         net (fo=185, routed)         1.368     7.038    sm/D_states_q[5]
    SLICE_X56Y2          LUT2 (Prop_lut2_I0_O)        0.124     7.162 r  sm/D_states_q[4]_i_16/O
                         net (fo=4, routed)           1.150     8.312    sm/D_states_q[4]_i_16_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.436 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.633     9.069    sm/ram_reg_i_129_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I0_O)        0.124     9.193 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.335    10.527    L_reg/M_sm_ra1[1]
    SLICE_X52Y16         LUT6 (Prop_lut6_I2_O)        0.124    10.651 r  L_reg/D_registers_q[7][31]_i_123/O
                         net (fo=2, routed)           0.816    11.467    L_reg/D_registers_q[7][31]_i_123_n_0
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.150    11.617 r  L_reg/D_registers_q[7][31]_i_72/O
                         net (fo=50, routed)          0.813    12.430    sm/M_alum_a[31]
    SLICE_X49Y14         LUT2 (Prop_lut2_I1_O)        0.348    12.778 r  sm/D_registers_q[7][31]_i_227/O
                         net (fo=1, routed)           0.000    12.778    alum/S[0]
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.310 r  alum/D_registers_q_reg[7][31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.310    alum/D_registers_q_reg[7][31]_i_218_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.424 r  alum/D_registers_q_reg[7][31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.424    alum/D_registers_q_reg[7][31]_i_213_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.538 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.538    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.652 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.652    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.766 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.766    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.880    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.994 r  alum/D_registers_q_reg[7][31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    13.994    alum/D_registers_q_reg[7][31]_i_169_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.108 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.108    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.379 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.166    15.545    alum/temp_out0[31]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.373    15.918 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    15.918    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.468 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.468    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.582 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.582    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.696 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.696    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.810 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.810    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.924 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.924    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.038 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.038    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.152 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.152    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.266 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.266    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.423 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=37, routed)          1.302    18.724    alum/temp_out0[30]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    19.053 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    19.053    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.566 r  alum/D_registers_q_reg[7][29]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.566    alum/D_registers_q_reg[7][29]_i_87_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.683 r  alum/D_registers_q_reg[7][29]_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.683    alum/D_registers_q_reg[7][29]_i_82_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.800 r  alum/D_registers_q_reg[7][29]_i_74/CO[3]
                         net (fo=1, routed)           0.000    19.800    alum/D_registers_q_reg[7][29]_i_74_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.917 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.917    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.034 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.034    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.151 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.151    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.268 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.268    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.425 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=36, routed)          1.442    21.867    alum/temp_out0[29]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    22.199 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.199    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.749 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.749    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.863 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.863    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.977 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.977    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.091 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.091    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.205 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.205    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.319 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.319    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.433 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.433    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.547 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.547    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.704 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.974    24.678    alum/temp_out0[28]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    25.007 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    25.007    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.540 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.540    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.657 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.657    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.774 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.774    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.891 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.891    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.008 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.008    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.125 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.125    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.242 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.242    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.359 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.359    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.516 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.811    27.327    alum/temp_out0[27]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    27.659 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.659    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.209 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.209    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.323 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.323    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.437 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.437    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.551 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.551    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.665 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.665    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.779 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.779    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.893 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.893    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.007 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.007    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.164 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.277    30.440    alum/temp_out0[26]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    30.769 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.769    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.302 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.302    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.419 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.419    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.536 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.536    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.653 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.653    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.770 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.770    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.887 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.887    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.004 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.004    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.121 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.121    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.278 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.982    33.260    alum/temp_out0[25]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.332    33.592 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.592    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.142 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.142    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.256 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.256    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.370 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.370    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.484 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.484    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.598 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.598    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.712 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.712    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.826 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.826    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.940 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.940    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.097 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.009    36.106    alum/temp_out0[24]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.435 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.435    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.985 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.985    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.099 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.099    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.213 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.213    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.327 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.327    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.441 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.441    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.555 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.555    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.669 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.669    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.783 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.783    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.940 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.922    38.862    alum/temp_out0[23]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.191 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.191    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.741 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.741    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.855 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.855    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.969 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.969    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.083 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.083    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.197 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.197    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.311 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.311    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.425 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.425    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.539 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.539    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.696 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.919    41.615    alum/temp_out0[22]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    41.944 r  alum/D_registers_q[7][21]_i_62/O
                         net (fo=1, routed)           0.000    41.944    alum/D_registers_q[7][21]_i_62_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.477 r  alum/D_registers_q_reg[7][21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.477    alum/D_registers_q_reg[7][21]_i_55_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.594 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.594    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.711 r  alum/D_registers_q_reg[7][21]_i_45/CO[3]
                         net (fo=1, routed)           0.000    42.711    alum/D_registers_q_reg[7][21]_i_45_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.828 r  alum/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.828    alum/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.945 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.945    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.062 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.062    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.179 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.179    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.296 r  alum/D_registers_q_reg[7][21]_i_11/CO[3]
                         net (fo=1, routed)           0.009    43.305    alum/D_registers_q_reg[7][21]_i_11_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.462 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.987    44.449    alum/temp_out0[21]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.781 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.781    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.331 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.331    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.445 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.445    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.559 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.559    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.673 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.673    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.787 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.787    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.901 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.901    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.015 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.015    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.129 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.138    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.295 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.006    47.301    alum/temp_out0[20]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.630 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.630    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.163 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.163    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.280 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.280    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.397 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.397    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.514 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.514    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.631 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.631    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.748 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.748    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.865 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.865    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.982 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.991    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.148 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.898    50.046    alum/temp_out0[19]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.332    50.378 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.378    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.928 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.928    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.042 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.042    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.156 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.156    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.270 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.270    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.384 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.384    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.498 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.498    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.612 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.612    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.726 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.735    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.892 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.098    52.990    alum/temp_out0[18]
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.319 r  alum/D_registers_q[7][17]_i_48/O
                         net (fo=1, routed)           0.000    53.319    alum/D_registers_q[7][17]_i_48_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.869 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.869    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.983 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.983    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.097 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.097    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.211 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.211    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.325 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.325    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.439 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.439    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.553 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.553    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.710 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.252    55.962    alum/temp_out0[17]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.291 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.291    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.841 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.841    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.955 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.955    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.069 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.069    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.183 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.183    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.297 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.297    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.411 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.411    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.525 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.525    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.639 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.639    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.796 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.907    58.703    alum/temp_out0[16]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    59.032 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.032    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.582 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.582    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.696 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.696    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.810 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.810    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.924 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.924    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.038 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.038    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.152 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.152    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.266 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.266    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.380 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.380    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.537 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.900    61.437    alum/temp_out0[15]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.329    61.766 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.766    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.316 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.316    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.430 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.430    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.544 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.544    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.658 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.658    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.772 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.772    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.886 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.886    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.000 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.000    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.114 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.114    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.271 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.196    64.467    alum/temp_out0[14]
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.329    64.796 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.796    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.329 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.329    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.446 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.446    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.563 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.563    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.680 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.680    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.797 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.797    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.914 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.914    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.031 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.031    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.148 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.148    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.305 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.266    67.571    alum/temp_out0[13]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.332    67.903 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.903    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.453 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.453    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.567 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.567    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.681 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.681    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.795 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.795    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.909 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.909    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.023 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.023    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.137 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.137    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.251 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.251    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.408 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.717    70.125    alum/temp_out0[12]
    SLICE_X39Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.910 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.910    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.024 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.024    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.138 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.138    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.252 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.252    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.366 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.366    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.480 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.480    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.594 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.594    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.708 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.708    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.865 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.515    72.380    alum/temp_out0[11]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    72.709 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.709    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.259 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.259    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.373 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.009    73.382    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.496 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.496    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.610 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.610    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.724 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.724    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.838 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.838    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.952 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.952    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.066 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.066    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.223 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.449    75.672    alum/temp_out0[10]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    76.001 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.001    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.551 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.551    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.665 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.665    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.779 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.779    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.893 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.893    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.007 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.007    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.121 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.121    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.235 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.235    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.349 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.349    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.506 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.062    78.568    alum/temp_out0[9]
    SLICE_X44Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.353 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.353    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.467 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.467    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.581 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.581    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.695 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.695    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.809 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.809    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.923 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.923    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.037 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.037    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.151 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.151    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.308 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.973    81.281    alum/temp_out0[8]
    SLICE_X43Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.066 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.066    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.180 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.180    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.294 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.294    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.408 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.408    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.522 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.522    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.636 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.636    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.750 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.750    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.864 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.864    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.021 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.011    84.031    alum/temp_out0[7]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    84.360 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.360    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.893 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.893    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.010 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.010    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.127 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.127    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.244 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.244    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.361 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.361    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.478 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.478    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.595 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.595    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.712 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.712    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.869 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.886    86.755    alum/temp_out0[6]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.332    87.087 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.087    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.637 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.637    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.751 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.751    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.865 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.865    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.979 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.979    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.093 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.093    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.207 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.207    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.321 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.321    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.435 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.435    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.592 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.865    89.457    alum/temp_out0[5]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.329    89.786 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.786    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.336 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.336    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.450 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.450    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.564 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.564    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.678 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.678    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.792 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.792    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.906 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.906    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.020 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.020    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.134 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.134    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.291 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.137    92.428    alum/temp_out0[4]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.757 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.757    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.307 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.307    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.421 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.421    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.535 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.535    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.649 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.649    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.763 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.763    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.877 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.877    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.991 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.991    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.105 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.105    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.262 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.149    95.411    alum/temp_out0[3]
    SLICE_X32Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    96.196 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.196    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.310 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.310    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.424 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.424    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.538 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.538    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.652 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.652    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.766 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.766    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.880 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.880    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.994 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.994    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.151 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.976    98.127    alum/temp_out0[2]
    SLICE_X35Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.912 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.912    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.026 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.026    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.140 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.140    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.254 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.254    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.368 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.368    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.482 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.482    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.596 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.596    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.710 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.710    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.867 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.991   100.858    alum/temp_out0[1]
    SLICE_X30Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800   101.658 r  alum/D_registers_q_reg[7][0]_i_63/CO[3]
                         net (fo=1, routed)           0.000   101.658    alum/D_registers_q_reg[7][0]_i_63_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.775 r  alum/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000   101.775    alum/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.892 r  alum/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000   101.892    alum/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.009 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.009    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.126 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.126    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.243 r  alum/D_registers_q_reg[7][0]_i_36/CO[3]
                         net (fo=1, routed)           0.000   102.243    alum/D_registers_q_reg[7][0]_i_36_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.360 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.360    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.477 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   102.477    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.634 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.892   103.525    sm/temp_out0[0]
    SLICE_X41Y9          LUT5 (Prop_lut5_I4_O)        0.332   103.857 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   103.857    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y9          MUXF7 (Prop_muxf7_I0_O)      0.212   104.069 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.709   104.778    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.299   105.077 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.663   106.739    sm/M_alum_out[0]
    SLICE_X59Y3          LUT5 (Prop_lut5_I4_O)        0.152   106.891 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.661   107.553    sm/brams/override_address[0]
    SLICE_X58Y3          LUT4 (Prop_lut4_I2_O)        0.352   107.905 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.685   108.590    brams/bram2/ram_reg_1[0]
    RAMB18_X2Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.496   116.011    brams/bram2/clk_IBUF_BUFG
    RAMB18_X2Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.271    
                         clock uncertainty           -0.035   116.236    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   115.462    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.462    
                         arrival time                        -108.590    
  -------------------------------------------------------------------
                         slack                                  6.872    

Slack (MET) :             6.969ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.549ns  (logic 60.602ns (58.525%)  route 42.947ns (41.475%))
  Logic Levels:           322  (CARRY4=286 LUT2=2 LUT3=26 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 116.011 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X46Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  sm/D_states_q_reg[5]/Q
                         net (fo=185, routed)         1.368     7.038    sm/D_states_q[5]
    SLICE_X56Y2          LUT2 (Prop_lut2_I0_O)        0.124     7.162 r  sm/D_states_q[4]_i_16/O
                         net (fo=4, routed)           1.150     8.312    sm/D_states_q[4]_i_16_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.436 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.633     9.069    sm/ram_reg_i_129_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I0_O)        0.124     9.193 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.335    10.527    L_reg/M_sm_ra1[1]
    SLICE_X52Y16         LUT6 (Prop_lut6_I2_O)        0.124    10.651 r  L_reg/D_registers_q[7][31]_i_123/O
                         net (fo=2, routed)           0.816    11.467    L_reg/D_registers_q[7][31]_i_123_n_0
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.150    11.617 r  L_reg/D_registers_q[7][31]_i_72/O
                         net (fo=50, routed)          0.813    12.430    sm/M_alum_a[31]
    SLICE_X49Y14         LUT2 (Prop_lut2_I1_O)        0.348    12.778 r  sm/D_registers_q[7][31]_i_227/O
                         net (fo=1, routed)           0.000    12.778    alum/S[0]
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.310 r  alum/D_registers_q_reg[7][31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.310    alum/D_registers_q_reg[7][31]_i_218_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.424 r  alum/D_registers_q_reg[7][31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.424    alum/D_registers_q_reg[7][31]_i_213_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.538 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.538    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.652 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.652    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.766 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.766    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.880    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.994 r  alum/D_registers_q_reg[7][31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    13.994    alum/D_registers_q_reg[7][31]_i_169_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.108 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.108    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.379 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.166    15.545    alum/temp_out0[31]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.373    15.918 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    15.918    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.468 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.468    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.582 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.582    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.696 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.696    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.810 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.810    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.924 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.924    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.038 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.038    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.152 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.152    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.266 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.266    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.423 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=37, routed)          1.302    18.724    alum/temp_out0[30]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    19.053 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    19.053    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.566 r  alum/D_registers_q_reg[7][29]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.566    alum/D_registers_q_reg[7][29]_i_87_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.683 r  alum/D_registers_q_reg[7][29]_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.683    alum/D_registers_q_reg[7][29]_i_82_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.800 r  alum/D_registers_q_reg[7][29]_i_74/CO[3]
                         net (fo=1, routed)           0.000    19.800    alum/D_registers_q_reg[7][29]_i_74_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.917 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.917    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.034 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.034    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.151 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.151    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.268 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.268    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.425 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=36, routed)          1.442    21.867    alum/temp_out0[29]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    22.199 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.199    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.749 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.749    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.863 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.863    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.977 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.977    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.091 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.091    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.205 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.205    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.319 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.319    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.433 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.433    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.547 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.547    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.704 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.974    24.678    alum/temp_out0[28]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    25.007 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    25.007    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.540 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.540    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.657 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.657    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.774 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.774    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.891 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.891    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.008 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.008    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.125 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.125    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.242 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.242    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.359 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.359    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.516 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.811    27.327    alum/temp_out0[27]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    27.659 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.659    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.209 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.209    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.323 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.323    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.437 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.437    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.551 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.551    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.665 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.665    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.779 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.779    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.893 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.893    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.007 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.007    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.164 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.277    30.440    alum/temp_out0[26]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    30.769 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.769    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.302 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.302    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.419 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.419    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.536 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.536    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.653 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.653    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.770 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.770    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.887 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.887    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.004 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.004    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.121 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.121    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.278 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.982    33.260    alum/temp_out0[25]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.332    33.592 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.592    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.142 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.142    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.256 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.256    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.370 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.370    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.484 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.484    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.598 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.598    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.712 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.712    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.826 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.826    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.940 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.940    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.097 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.009    36.106    alum/temp_out0[24]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.435 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.435    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.985 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.985    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.099 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.099    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.213 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.213    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.327 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.327    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.441 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.441    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.555 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.555    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.669 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.669    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.783 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.783    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.940 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.922    38.862    alum/temp_out0[23]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.191 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.191    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.741 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.741    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.855 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.855    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.969 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.969    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.083 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.083    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.197 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.197    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.311 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.311    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.425 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.425    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.539 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.539    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.696 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.919    41.615    alum/temp_out0[22]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    41.944 r  alum/D_registers_q[7][21]_i_62/O
                         net (fo=1, routed)           0.000    41.944    alum/D_registers_q[7][21]_i_62_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.477 r  alum/D_registers_q_reg[7][21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.477    alum/D_registers_q_reg[7][21]_i_55_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.594 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.594    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.711 r  alum/D_registers_q_reg[7][21]_i_45/CO[3]
                         net (fo=1, routed)           0.000    42.711    alum/D_registers_q_reg[7][21]_i_45_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.828 r  alum/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.828    alum/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.945 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.945    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.062 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.062    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.179 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.179    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.296 r  alum/D_registers_q_reg[7][21]_i_11/CO[3]
                         net (fo=1, routed)           0.009    43.305    alum/D_registers_q_reg[7][21]_i_11_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.462 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.987    44.449    alum/temp_out0[21]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.781 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.781    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.331 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.331    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.445 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.445    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.559 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.559    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.673 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.673    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.787 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.787    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.901 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.901    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.015 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.015    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.129 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.138    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.295 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.006    47.301    alum/temp_out0[20]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.630 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.630    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.163 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.163    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.280 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.280    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.397 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.397    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.514 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.514    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.631 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.631    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.748 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.748    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.865 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.865    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.982 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.991    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.148 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.898    50.046    alum/temp_out0[19]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.332    50.378 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.378    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.928 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.928    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.042 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.042    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.156 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.156    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.270 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.270    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.384 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.384    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.498 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.498    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.612 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.612    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.726 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.735    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.892 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.098    52.990    alum/temp_out0[18]
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.319 r  alum/D_registers_q[7][17]_i_48/O
                         net (fo=1, routed)           0.000    53.319    alum/D_registers_q[7][17]_i_48_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.869 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.869    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.983 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.983    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.097 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.097    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.211 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.211    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.325 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.325    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.439 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.439    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.553 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.553    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.710 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.252    55.962    alum/temp_out0[17]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.291 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.291    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.841 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.841    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.955 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.955    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.069 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.069    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.183 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.183    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.297 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.297    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.411 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.411    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.525 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.525    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.639 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.639    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.796 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.907    58.703    alum/temp_out0[16]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    59.032 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.032    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.582 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.582    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.696 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.696    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.810 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.810    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.924 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.924    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.038 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.038    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.152 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.152    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.266 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.266    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.380 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.380    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.537 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.900    61.437    alum/temp_out0[15]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.329    61.766 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.766    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.316 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.316    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.430 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.430    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.544 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.544    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.658 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.658    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.772 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.772    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.886 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.886    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.000 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.000    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.114 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.114    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.271 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.196    64.467    alum/temp_out0[14]
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.329    64.796 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.796    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.329 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.329    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.446 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.446    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.563 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.563    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.680 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.680    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.797 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.797    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.914 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.914    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.031 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.031    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.148 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.148    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.305 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.266    67.571    alum/temp_out0[13]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.332    67.903 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.903    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.453 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.453    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.567 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.567    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.681 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.681    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.795 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.795    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.909 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.909    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.023 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.023    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.137 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.137    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.251 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.251    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.408 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.717    70.125    alum/temp_out0[12]
    SLICE_X39Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.910 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.910    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.024 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.024    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.138 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.138    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.252 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.252    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.366 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.366    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.480 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.480    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.594 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.594    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.708 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.708    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.865 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.515    72.380    alum/temp_out0[11]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    72.709 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.709    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.259 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.259    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.373 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.009    73.382    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.496 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.496    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.610 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.610    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.724 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.724    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.838 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.838    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.952 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.952    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.066 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.066    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.223 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.449    75.672    alum/temp_out0[10]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    76.001 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.001    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.551 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.551    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.665 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.665    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.779 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.779    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.893 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.893    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.007 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.007    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.121 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.121    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.235 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.235    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.349 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.349    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.506 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.062    78.568    alum/temp_out0[9]
    SLICE_X44Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.353 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.353    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.467 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.467    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.581 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.581    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.695 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.695    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.809 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.809    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.923 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.923    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.037 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.037    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.151 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.151    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.308 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.973    81.281    alum/temp_out0[8]
    SLICE_X43Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.066 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.066    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.180 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.180    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.294 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.294    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.408 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.408    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.522 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.522    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.636 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.636    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.750 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.750    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.864 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.864    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.021 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.011    84.031    alum/temp_out0[7]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    84.360 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.360    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.893 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.893    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.010 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.010    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.127 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.127    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.244 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.244    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.361 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.361    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.478 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.478    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.595 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.595    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.712 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.712    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.869 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.886    86.755    alum/temp_out0[6]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.332    87.087 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.087    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.637 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.637    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.751 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.751    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.865 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.865    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.979 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.979    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.093 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.093    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.207 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.207    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.321 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.321    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.435 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.435    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.592 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.865    89.457    alum/temp_out0[5]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.329    89.786 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.786    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.336 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.336    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.450 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.450    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.564 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.564    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.678 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.678    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.792 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.792    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.906 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.906    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.020 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.020    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.134 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.134    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.291 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.137    92.428    alum/temp_out0[4]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.757 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.757    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.307 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.307    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.421 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.421    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.535 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.535    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.649 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.649    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.763 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.763    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.877 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.877    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.991 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.991    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.105 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.105    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.262 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.149    95.411    alum/temp_out0[3]
    SLICE_X32Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    96.196 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.196    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.310 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.310    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.424 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.424    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.538 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.538    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.652 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.652    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.766 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.766    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.880 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.880    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.994 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.994    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.151 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.976    98.127    alum/temp_out0[2]
    SLICE_X35Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.912 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.912    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.026 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.026    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.140 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.140    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.254 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.254    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.368 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.368    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.482 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.482    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.596 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.596    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.710 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.710    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.867 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.991   100.858    alum/temp_out0[1]
    SLICE_X30Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800   101.658 r  alum/D_registers_q_reg[7][0]_i_63/CO[3]
                         net (fo=1, routed)           0.000   101.658    alum/D_registers_q_reg[7][0]_i_63_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.775 r  alum/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000   101.775    alum/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.892 r  alum/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000   101.892    alum/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.009 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.009    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.126 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.126    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.243 r  alum/D_registers_q_reg[7][0]_i_36/CO[3]
                         net (fo=1, routed)           0.000   102.243    alum/D_registers_q_reg[7][0]_i_36_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.360 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.360    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.477 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   102.477    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.634 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.892   103.525    sm/temp_out0[0]
    SLICE_X41Y9          LUT5 (Prop_lut5_I4_O)        0.332   103.857 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   103.857    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y9          MUXF7 (Prop_muxf7_I0_O)      0.212   104.069 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.709   104.778    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.299   105.077 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.663   106.739    sm/M_alum_out[0]
    SLICE_X59Y3          LUT5 (Prop_lut5_I4_O)        0.152   106.891 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.661   107.553    sm/brams/override_address[0]
    SLICE_X58Y3          LUT4 (Prop_lut4_I0_O)        0.326   107.879 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.821   108.700    brams/bram1/ADDRARDADDR[0]
    RAMB18_X2Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.496   116.011    brams/bram1/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.271    
                         clock uncertainty           -0.035   116.236    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.670    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.670    
                         arrival time                        -108.700    
  -------------------------------------------------------------------
                         slack                                  6.969    

Slack (MET) :             7.519ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.451ns  (logic 60.726ns (58.700%)  route 42.725ns (41.300%))
  Logic Levels:           323  (CARRY4=286 LUT2=2 LUT3=27 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X46Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  sm/D_states_q_reg[5]/Q
                         net (fo=185, routed)         1.368     7.038    sm/D_states_q[5]
    SLICE_X56Y2          LUT2 (Prop_lut2_I0_O)        0.124     7.162 r  sm/D_states_q[4]_i_16/O
                         net (fo=4, routed)           1.150     8.312    sm/D_states_q[4]_i_16_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.436 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.633     9.069    sm/ram_reg_i_129_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I0_O)        0.124     9.193 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.335    10.527    L_reg/M_sm_ra1[1]
    SLICE_X52Y16         LUT6 (Prop_lut6_I2_O)        0.124    10.651 r  L_reg/D_registers_q[7][31]_i_123/O
                         net (fo=2, routed)           0.816    11.467    L_reg/D_registers_q[7][31]_i_123_n_0
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.150    11.617 r  L_reg/D_registers_q[7][31]_i_72/O
                         net (fo=50, routed)          0.813    12.430    sm/M_alum_a[31]
    SLICE_X49Y14         LUT2 (Prop_lut2_I1_O)        0.348    12.778 r  sm/D_registers_q[7][31]_i_227/O
                         net (fo=1, routed)           0.000    12.778    alum/S[0]
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.310 r  alum/D_registers_q_reg[7][31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.310    alum/D_registers_q_reg[7][31]_i_218_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.424 r  alum/D_registers_q_reg[7][31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.424    alum/D_registers_q_reg[7][31]_i_213_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.538 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.538    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.652 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.652    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.766 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.766    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.880    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.994 r  alum/D_registers_q_reg[7][31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    13.994    alum/D_registers_q_reg[7][31]_i_169_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.108 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.108    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.379 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.166    15.545    alum/temp_out0[31]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.373    15.918 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    15.918    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.468 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.468    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.582 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.582    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.696 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.696    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.810 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.810    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.924 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.924    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.038 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.038    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.152 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.152    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.266 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.266    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.423 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=37, routed)          1.302    18.724    alum/temp_out0[30]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    19.053 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    19.053    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.566 r  alum/D_registers_q_reg[7][29]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.566    alum/D_registers_q_reg[7][29]_i_87_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.683 r  alum/D_registers_q_reg[7][29]_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.683    alum/D_registers_q_reg[7][29]_i_82_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.800 r  alum/D_registers_q_reg[7][29]_i_74/CO[3]
                         net (fo=1, routed)           0.000    19.800    alum/D_registers_q_reg[7][29]_i_74_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.917 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.917    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.034 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.034    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.151 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.151    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.268 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.268    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.425 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=36, routed)          1.442    21.867    alum/temp_out0[29]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    22.199 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.199    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.749 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.749    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.863 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.863    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.977 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.977    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.091 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.091    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.205 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.205    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.319 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.319    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.433 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.433    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.547 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.547    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.704 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.974    24.678    alum/temp_out0[28]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    25.007 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    25.007    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.540 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.540    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.657 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.657    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.774 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.774    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.891 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.891    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.008 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.008    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.125 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.125    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.242 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.242    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.359 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.359    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.516 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.811    27.327    alum/temp_out0[27]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    27.659 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.659    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.209 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.209    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.323 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.323    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.437 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.437    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.551 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.551    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.665 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.665    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.779 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.779    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.893 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.893    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.007 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.007    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.164 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.277    30.440    alum/temp_out0[26]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    30.769 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.769    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.302 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.302    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.419 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.419    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.536 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.536    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.653 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.653    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.770 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.770    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.887 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.887    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.004 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.004    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.121 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.121    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.278 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.982    33.260    alum/temp_out0[25]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.332    33.592 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.592    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.142 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.142    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.256 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.256    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.370 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.370    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.484 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.484    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.598 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.598    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.712 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.712    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.826 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.826    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.940 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.940    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.097 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.009    36.106    alum/temp_out0[24]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.435 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.435    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.985 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.985    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.099 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.099    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.213 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.213    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.327 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.327    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.441 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.441    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.555 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.555    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.669 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.669    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.783 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.783    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.940 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.922    38.862    alum/temp_out0[23]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.191 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.191    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.741 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.741    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.855 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.855    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.969 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.969    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.083 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.083    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.197 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.197    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.311 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.311    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.425 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.425    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.539 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.539    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.696 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.919    41.615    alum/temp_out0[22]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    41.944 r  alum/D_registers_q[7][21]_i_62/O
                         net (fo=1, routed)           0.000    41.944    alum/D_registers_q[7][21]_i_62_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.477 r  alum/D_registers_q_reg[7][21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.477    alum/D_registers_q_reg[7][21]_i_55_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.594 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.594    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.711 r  alum/D_registers_q_reg[7][21]_i_45/CO[3]
                         net (fo=1, routed)           0.000    42.711    alum/D_registers_q_reg[7][21]_i_45_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.828 r  alum/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.828    alum/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.945 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.945    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.062 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.062    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.179 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.179    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.296 r  alum/D_registers_q_reg[7][21]_i_11/CO[3]
                         net (fo=1, routed)           0.009    43.305    alum/D_registers_q_reg[7][21]_i_11_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.462 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.987    44.449    alum/temp_out0[21]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.781 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.781    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.331 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.331    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.445 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.445    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.559 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.559    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.673 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.673    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.787 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.787    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.901 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.901    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.015 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.015    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.129 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.138    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.295 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.006    47.301    alum/temp_out0[20]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.630 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.630    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.163 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.163    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.280 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.280    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.397 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.397    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.514 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.514    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.631 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.631    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.748 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.748    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.865 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.865    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.982 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.991    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.148 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.898    50.046    alum/temp_out0[19]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.332    50.378 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.378    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.928 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.928    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.042 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.042    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.156 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.156    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.270 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.270    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.384 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.384    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.498 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.498    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.612 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.612    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.726 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.735    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.892 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.098    52.990    alum/temp_out0[18]
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.319 r  alum/D_registers_q[7][17]_i_48/O
                         net (fo=1, routed)           0.000    53.319    alum/D_registers_q[7][17]_i_48_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.869 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.869    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.983 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.983    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.097 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.097    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.211 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.211    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.325 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.325    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.439 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.439    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.553 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.553    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.710 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.252    55.962    alum/temp_out0[17]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.291 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.291    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.841 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.841    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.955 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.955    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.069 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.069    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.183 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.183    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.297 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.297    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.411 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.411    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.525 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.525    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.639 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.639    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.796 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.907    58.703    alum/temp_out0[16]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    59.032 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.032    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.582 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.582    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.696 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.696    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.810 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.810    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.924 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.924    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.038 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.038    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.152 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.152    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.266 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.266    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.380 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.380    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.537 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.900    61.437    alum/temp_out0[15]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.329    61.766 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.766    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.316 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.316    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.430 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.430    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.544 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.544    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.658 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.658    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.772 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.772    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.886 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.886    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.000 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.000    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.114 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.114    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.271 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.196    64.467    alum/temp_out0[14]
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.329    64.796 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.796    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.329 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.329    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.446 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.446    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.563 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.563    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.680 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.680    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.797 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.797    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.914 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.914    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.031 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.031    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.148 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.148    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.305 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.266    67.571    alum/temp_out0[13]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.332    67.903 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.903    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.453 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.453    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.567 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.567    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.681 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.681    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.795 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.795    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.909 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.909    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.023 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.023    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.137 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.137    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.251 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.251    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.408 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.717    70.125    alum/temp_out0[12]
    SLICE_X39Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.910 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.910    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.024 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.024    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.138 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.138    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.252 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.252    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.366 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.366    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.480 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.480    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.594 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.594    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.708 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.708    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.865 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.515    72.380    alum/temp_out0[11]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    72.709 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.709    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.259 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.259    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.373 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.009    73.382    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.496 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.496    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.610 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.610    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.724 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.724    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.838 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.838    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.952 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.952    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.066 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.066    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.223 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.449    75.672    alum/temp_out0[10]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    76.001 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.001    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.551 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.551    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.665 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.665    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.779 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.779    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.893 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.893    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.007 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.007    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.121 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.121    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.235 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.235    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.349 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.349    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.506 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.062    78.568    alum/temp_out0[9]
    SLICE_X44Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.353 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.353    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.467 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.467    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.581 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.581    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.695 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.695    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.809 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.809    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.923 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.923    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.037 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.037    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.151 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.151    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.308 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.973    81.281    alum/temp_out0[8]
    SLICE_X43Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.066 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.066    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.180 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.180    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.294 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.294    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.408 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.408    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.522 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.522    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.636 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.636    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.750 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.750    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.864 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.864    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.021 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.011    84.031    alum/temp_out0[7]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    84.360 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.360    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.893 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.893    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.010 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.010    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.127 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.127    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.244 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.244    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.361 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.361    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.478 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.478    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.595 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.595    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.712 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.712    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.869 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.886    86.755    alum/temp_out0[6]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.332    87.087 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.087    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.637 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.637    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.751 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.751    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.865 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.865    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.979 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.979    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.093 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.093    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.207 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.207    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.321 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.321    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.435 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.435    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.592 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.865    89.457    alum/temp_out0[5]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.329    89.786 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.786    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.336 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.336    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.450 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.450    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.564 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.564    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.678 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.678    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.792 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.792    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.906 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.906    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.020 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.020    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.134 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.134    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.291 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.137    92.428    alum/temp_out0[4]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.757 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.757    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.307 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.307    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.421 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.421    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.535 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.535    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.649 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.649    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.763 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.763    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.877 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.877    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.991 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.991    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.105 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.105    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.262 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.149    95.411    alum/temp_out0[3]
    SLICE_X32Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    96.196 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.196    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.310 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.310    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.424 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.424    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.538 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.538    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.652 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.652    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.766 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.766    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.880 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.880    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.994 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.994    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.151 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.976    98.127    alum/temp_out0[2]
    SLICE_X35Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.912 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.912    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.026 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.026    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.140 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.140    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.254 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.254    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.368 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.368    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.482 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.482    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.596 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.596    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.710 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.710    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.867 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.991   100.858    alum/temp_out0[1]
    SLICE_X30Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800   101.658 r  alum/D_registers_q_reg[7][0]_i_63/CO[3]
                         net (fo=1, routed)           0.000   101.658    alum/D_registers_q_reg[7][0]_i_63_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.775 r  alum/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000   101.775    alum/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.892 r  alum/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000   101.892    alum/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.009 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.009    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.126 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.126    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.243 r  alum/D_registers_q_reg[7][0]_i_36/CO[3]
                         net (fo=1, routed)           0.000   102.243    alum/D_registers_q_reg[7][0]_i_36_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.360 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.360    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.477 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   102.477    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.634 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.892   103.525    sm/temp_out0[0]
    SLICE_X41Y9          LUT5 (Prop_lut5_I4_O)        0.332   103.857 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   103.857    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y9          MUXF7 (Prop_muxf7_I0_O)      0.212   104.069 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.709   104.778    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.299   105.077 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.363   106.440    sm/M_alum_out[0]
    SLICE_X42Y2          LUT3 (Prop_lut3_I0_O)        0.150   106.590 r  sm/D_states_q[3]_i_21/O
                         net (fo=1, routed)           0.452   107.042    sm/D_states_q[3]_i_21_n_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I0_O)        0.328   107.370 f  sm/D_states_q[3]_i_6/O
                         net (fo=3, routed)           0.539   107.910    sm/D_states_q[3]_i_6_n_0
    SLICE_X44Y2          LUT6 (Prop_lut6_I5_O)        0.124   108.034 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.569   108.603    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X44Y2          FDSE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.449   115.965    sm/clk_IBUF_BUFG
    SLICE_X44Y2          FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.273   116.238    
                         clock uncertainty           -0.035   116.203    
    SLICE_X44Y2          FDSE (Setup_fdse_C_D)       -0.081   116.122    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        116.122    
                         arrival time                        -108.603    
  -------------------------------------------------------------------
                         slack                                  7.519    

Slack (MET) :             7.525ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.449ns  (logic 60.496ns (58.479%)  route 42.953ns (41.521%))
  Logic Levels:           323  (CARRY4=286 LUT2=3 LUT3=26 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 115.968 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X46Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  sm/D_states_q_reg[5]/Q
                         net (fo=185, routed)         1.368     7.038    sm/D_states_q[5]
    SLICE_X56Y2          LUT2 (Prop_lut2_I0_O)        0.124     7.162 r  sm/D_states_q[4]_i_16/O
                         net (fo=4, routed)           1.150     8.312    sm/D_states_q[4]_i_16_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.436 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.633     9.069    sm/ram_reg_i_129_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I0_O)        0.124     9.193 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.335    10.527    L_reg/M_sm_ra1[1]
    SLICE_X52Y16         LUT6 (Prop_lut6_I2_O)        0.124    10.651 r  L_reg/D_registers_q[7][31]_i_123/O
                         net (fo=2, routed)           0.816    11.467    L_reg/D_registers_q[7][31]_i_123_n_0
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.150    11.617 r  L_reg/D_registers_q[7][31]_i_72/O
                         net (fo=50, routed)          0.813    12.430    sm/M_alum_a[31]
    SLICE_X49Y14         LUT2 (Prop_lut2_I1_O)        0.348    12.778 r  sm/D_registers_q[7][31]_i_227/O
                         net (fo=1, routed)           0.000    12.778    alum/S[0]
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.310 r  alum/D_registers_q_reg[7][31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.310    alum/D_registers_q_reg[7][31]_i_218_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.424 r  alum/D_registers_q_reg[7][31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.424    alum/D_registers_q_reg[7][31]_i_213_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.538 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.538    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.652 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.652    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.766 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.766    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.880    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.994 r  alum/D_registers_q_reg[7][31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    13.994    alum/D_registers_q_reg[7][31]_i_169_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.108 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.108    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.379 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.166    15.545    alum/temp_out0[31]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.373    15.918 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    15.918    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.468 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.468    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.582 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.582    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.696 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.696    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.810 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.810    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.924 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.924    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.038 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.038    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.152 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.152    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.266 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.266    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.423 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=37, routed)          1.302    18.724    alum/temp_out0[30]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    19.053 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    19.053    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.566 r  alum/D_registers_q_reg[7][29]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.566    alum/D_registers_q_reg[7][29]_i_87_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.683 r  alum/D_registers_q_reg[7][29]_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.683    alum/D_registers_q_reg[7][29]_i_82_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.800 r  alum/D_registers_q_reg[7][29]_i_74/CO[3]
                         net (fo=1, routed)           0.000    19.800    alum/D_registers_q_reg[7][29]_i_74_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.917 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.917    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.034 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.034    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.151 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.151    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.268 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.268    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.425 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=36, routed)          1.442    21.867    alum/temp_out0[29]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    22.199 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.199    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.749 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.749    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.863 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.863    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.977 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.977    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.091 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.091    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.205 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.205    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.319 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.319    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.433 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.433    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.547 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.547    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.704 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.974    24.678    alum/temp_out0[28]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    25.007 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    25.007    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.540 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.540    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.657 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.657    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.774 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.774    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.891 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.891    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.008 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.008    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.125 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.125    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.242 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.242    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.359 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.359    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.516 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.811    27.327    alum/temp_out0[27]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    27.659 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.659    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.209 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.209    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.323 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.323    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.437 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.437    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.551 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.551    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.665 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.665    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.779 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.779    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.893 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.893    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.007 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.007    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.164 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.277    30.440    alum/temp_out0[26]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    30.769 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.769    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.302 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.302    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.419 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.419    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.536 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.536    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.653 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.653    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.770 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.770    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.887 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.887    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.004 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.004    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.121 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.121    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.278 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.982    33.260    alum/temp_out0[25]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.332    33.592 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.592    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.142 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.142    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.256 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.256    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.370 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.370    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.484 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.484    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.598 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.598    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.712 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.712    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.826 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.826    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.940 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.940    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.097 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.009    36.106    alum/temp_out0[24]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.435 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.435    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.985 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.985    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.099 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.099    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.213 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.213    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.327 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.327    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.441 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.441    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.555 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.555    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.669 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.669    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.783 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.783    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.940 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.922    38.862    alum/temp_out0[23]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.191 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.191    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.741 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.741    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.855 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.855    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.969 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.969    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.083 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.083    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.197 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.197    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.311 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.311    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.425 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.425    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.539 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.539    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.696 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.919    41.615    alum/temp_out0[22]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    41.944 r  alum/D_registers_q[7][21]_i_62/O
                         net (fo=1, routed)           0.000    41.944    alum/D_registers_q[7][21]_i_62_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.477 r  alum/D_registers_q_reg[7][21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.477    alum/D_registers_q_reg[7][21]_i_55_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.594 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.594    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.711 r  alum/D_registers_q_reg[7][21]_i_45/CO[3]
                         net (fo=1, routed)           0.000    42.711    alum/D_registers_q_reg[7][21]_i_45_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.828 r  alum/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.828    alum/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.945 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.945    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.062 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.062    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.179 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.179    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.296 r  alum/D_registers_q_reg[7][21]_i_11/CO[3]
                         net (fo=1, routed)           0.009    43.305    alum/D_registers_q_reg[7][21]_i_11_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.462 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.987    44.449    alum/temp_out0[21]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.781 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.781    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.331 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.331    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.445 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.445    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.559 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.559    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.673 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.673    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.787 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.787    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.901 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.901    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.015 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.015    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.129 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.138    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.295 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.006    47.301    alum/temp_out0[20]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.630 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.630    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.163 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.163    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.280 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.280    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.397 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.397    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.514 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.514    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.631 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.631    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.748 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.748    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.865 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.865    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.982 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.991    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.148 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.898    50.046    alum/temp_out0[19]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.332    50.378 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.378    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.928 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.928    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.042 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.042    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.156 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.156    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.270 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.270    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.384 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.384    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.498 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.498    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.612 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.612    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.726 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.735    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.892 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.098    52.990    alum/temp_out0[18]
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.319 r  alum/D_registers_q[7][17]_i_48/O
                         net (fo=1, routed)           0.000    53.319    alum/D_registers_q[7][17]_i_48_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.869 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.869    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.983 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.983    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.097 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.097    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.211 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.211    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.325 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.325    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.439 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.439    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.553 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.553    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.710 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.252    55.962    alum/temp_out0[17]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.291 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.291    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.841 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.841    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.955 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.955    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.069 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.069    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.183 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.183    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.297 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.297    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.411 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.411    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.525 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.525    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.639 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.639    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.796 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.907    58.703    alum/temp_out0[16]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    59.032 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.032    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.582 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.582    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.696 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.696    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.810 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.810    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.924 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.924    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.038 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.038    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.152 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.152    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.266 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.266    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.380 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.380    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.537 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.900    61.437    alum/temp_out0[15]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.329    61.766 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.766    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.316 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.316    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.430 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.430    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.544 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.544    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.658 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.658    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.772 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.772    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.886 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.886    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.000 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.000    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.114 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.114    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.271 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.196    64.467    alum/temp_out0[14]
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.329    64.796 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.796    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.329 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.329    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.446 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.446    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.563 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.563    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.680 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.680    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.797 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.797    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.914 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.914    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.031 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.031    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.148 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.148    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.305 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.266    67.571    alum/temp_out0[13]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.332    67.903 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.903    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.453 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.453    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.567 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.567    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.681 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.681    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.795 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.795    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.909 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.909    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.023 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.023    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.137 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.137    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.251 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.251    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.408 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.717    70.125    alum/temp_out0[12]
    SLICE_X39Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.910 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.910    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.024 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.024    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.138 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.138    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.252 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.252    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.366 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.366    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.480 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.480    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.594 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.594    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.708 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.708    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.865 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.515    72.380    alum/temp_out0[11]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    72.709 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.709    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.259 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.259    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.373 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.009    73.382    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.496 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.496    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.610 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.610    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.724 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.724    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.838 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.838    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.952 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.952    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.066 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.066    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.223 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.449    75.672    alum/temp_out0[10]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    76.001 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.001    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.551 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.551    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.665 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.665    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.779 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.779    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.893 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.893    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.007 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.007    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.121 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.121    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.235 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.235    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.349 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.349    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.506 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.062    78.568    alum/temp_out0[9]
    SLICE_X44Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.353 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.353    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.467 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.467    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.581 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.581    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.695 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.695    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.809 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.809    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.923 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.923    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.037 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.037    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.151 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.151    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.308 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.973    81.281    alum/temp_out0[8]
    SLICE_X43Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.066 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.066    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.180 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.180    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.294 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.294    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.408 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.408    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.522 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.522    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.636 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.636    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.750 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.750    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.864 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.864    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.021 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.011    84.031    alum/temp_out0[7]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    84.360 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.360    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.893 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.893    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.010 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.010    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.127 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.127    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.244 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.244    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.361 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.361    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.478 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.478    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.595 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.595    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.712 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.712    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.869 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.886    86.755    alum/temp_out0[6]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.332    87.087 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.087    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.637 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.637    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.751 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.751    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.865 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.865    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.979 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.979    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.093 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.093    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.207 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.207    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.321 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.321    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.435 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.435    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.592 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.865    89.457    alum/temp_out0[5]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.329    89.786 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.786    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.336 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.336    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.450 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.450    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.564 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.564    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.678 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.678    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.792 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.792    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.906 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.906    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.020 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.020    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.134 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.134    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.291 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.137    92.428    alum/temp_out0[4]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.757 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.757    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.307 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.307    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.421 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.421    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.535 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.535    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.649 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.649    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.763 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.763    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.877 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.877    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.991 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.991    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.105 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.105    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.262 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.149    95.411    alum/temp_out0[3]
    SLICE_X32Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    96.196 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.196    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.310 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.310    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.424 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.424    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.538 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.538    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.652 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.652    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.766 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.766    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.880 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.880    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.994 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.994    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.151 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.976    98.127    alum/temp_out0[2]
    SLICE_X35Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.912 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.912    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.026 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.026    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.140 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.140    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.254 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.254    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.368 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.368    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.482 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.482    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.596 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.596    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.710 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.710    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.867 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.991   100.858    alum/temp_out0[1]
    SLICE_X30Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800   101.658 r  alum/D_registers_q_reg[7][0]_i_63/CO[3]
                         net (fo=1, routed)           0.000   101.658    alum/D_registers_q_reg[7][0]_i_63_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.775 r  alum/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000   101.775    alum/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.892 r  alum/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000   101.892    alum/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.009 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.009    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.126 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.126    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.243 r  alum/D_registers_q_reg[7][0]_i_36/CO[3]
                         net (fo=1, routed)           0.000   102.243    alum/D_registers_q_reg[7][0]_i_36_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.360 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.360    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.477 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   102.477    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.634 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.892   103.525    sm/temp_out0[0]
    SLICE_X41Y9          LUT5 (Prop_lut5_I4_O)        0.332   103.857 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   103.857    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y9          MUXF7 (Prop_muxf7_I0_O)      0.212   104.069 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.709   104.778    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.299   105.077 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.209   106.286    sm/M_alum_out[0]
    SLICE_X54Y0          LUT2 (Prop_lut2_I1_O)        0.124   106.410 f  sm/D_states_q[1]_i_9/O
                         net (fo=2, routed)           0.775   107.185    sm/D_states_q[1]_i_9_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I1_O)        0.124   107.309 r  sm/D_states_q[1]_i_2/O
                         net (fo=2, routed)           0.789   108.097    sm/D_states_q[1]_i_2_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I0_O)        0.124   108.221 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.379   108.600    sm/D_states_d__0[1]
    SLICE_X49Y2          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.452   115.968    sm/clk_IBUF_BUFG
    SLICE_X49Y2          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.259   116.227    
                         clock uncertainty           -0.035   116.192    
    SLICE_X49Y2          FDRE (Setup_fdre_C_D)       -0.067   116.125    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.125    
                         arrival time                        -108.601    
  -------------------------------------------------------------------
                         slack                                  7.525    

Slack (MET) :             7.702ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.258ns  (logic 60.496ns (58.587%)  route 42.762ns (41.413%))
  Logic Levels:           323  (CARRY4=286 LUT2=3 LUT3=26 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 115.968 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X46Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  sm/D_states_q_reg[5]/Q
                         net (fo=185, routed)         1.368     7.038    sm/D_states_q[5]
    SLICE_X56Y2          LUT2 (Prop_lut2_I0_O)        0.124     7.162 r  sm/D_states_q[4]_i_16/O
                         net (fo=4, routed)           1.150     8.312    sm/D_states_q[4]_i_16_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.436 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.633     9.069    sm/ram_reg_i_129_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I0_O)        0.124     9.193 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.335    10.527    L_reg/M_sm_ra1[1]
    SLICE_X52Y16         LUT6 (Prop_lut6_I2_O)        0.124    10.651 r  L_reg/D_registers_q[7][31]_i_123/O
                         net (fo=2, routed)           0.816    11.467    L_reg/D_registers_q[7][31]_i_123_n_0
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.150    11.617 r  L_reg/D_registers_q[7][31]_i_72/O
                         net (fo=50, routed)          0.813    12.430    sm/M_alum_a[31]
    SLICE_X49Y14         LUT2 (Prop_lut2_I1_O)        0.348    12.778 r  sm/D_registers_q[7][31]_i_227/O
                         net (fo=1, routed)           0.000    12.778    alum/S[0]
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.310 r  alum/D_registers_q_reg[7][31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.310    alum/D_registers_q_reg[7][31]_i_218_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.424 r  alum/D_registers_q_reg[7][31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.424    alum/D_registers_q_reg[7][31]_i_213_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.538 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.538    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.652 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.652    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.766 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.766    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.880    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.994 r  alum/D_registers_q_reg[7][31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    13.994    alum/D_registers_q_reg[7][31]_i_169_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.108 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.108    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.379 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.166    15.545    alum/temp_out0[31]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.373    15.918 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    15.918    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.468 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.468    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.582 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.582    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.696 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.696    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.810 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.810    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.924 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.924    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.038 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.038    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.152 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.152    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.266 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.266    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.423 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=37, routed)          1.302    18.724    alum/temp_out0[30]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    19.053 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    19.053    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.566 r  alum/D_registers_q_reg[7][29]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.566    alum/D_registers_q_reg[7][29]_i_87_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.683 r  alum/D_registers_q_reg[7][29]_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.683    alum/D_registers_q_reg[7][29]_i_82_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.800 r  alum/D_registers_q_reg[7][29]_i_74/CO[3]
                         net (fo=1, routed)           0.000    19.800    alum/D_registers_q_reg[7][29]_i_74_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.917 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.917    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.034 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.034    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.151 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.151    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.268 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.268    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.425 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=36, routed)          1.442    21.867    alum/temp_out0[29]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    22.199 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.199    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.749 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.749    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.863 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.863    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.977 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.977    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.091 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.091    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.205 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.205    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.319 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.319    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.433 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.433    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.547 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.547    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.704 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.974    24.678    alum/temp_out0[28]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    25.007 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    25.007    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.540 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.540    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.657 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.657    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.774 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.774    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.891 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.891    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.008 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.008    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.125 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.125    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.242 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.242    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.359 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.359    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.516 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.811    27.327    alum/temp_out0[27]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    27.659 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.659    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.209 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.209    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.323 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.323    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.437 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.437    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.551 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.551    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.665 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.665    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.779 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.779    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.893 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.893    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.007 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.007    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.164 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.277    30.440    alum/temp_out0[26]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    30.769 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.769    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.302 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.302    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.419 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.419    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.536 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.536    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.653 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.653    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.770 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.770    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.887 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.887    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.004 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.004    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.121 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.121    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.278 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.982    33.260    alum/temp_out0[25]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.332    33.592 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.592    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.142 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.142    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.256 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.256    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.370 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.370    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.484 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.484    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.598 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.598    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.712 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.712    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.826 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.826    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.940 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.940    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.097 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.009    36.106    alum/temp_out0[24]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.435 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.435    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.985 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.985    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.099 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.099    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.213 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.213    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.327 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.327    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.441 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.441    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.555 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.555    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.669 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.669    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.783 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.783    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.940 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.922    38.862    alum/temp_out0[23]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.191 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.191    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.741 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.741    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.855 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.855    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.969 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.969    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.083 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.083    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.197 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.197    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.311 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.311    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.425 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.425    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.539 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.539    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.696 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.919    41.615    alum/temp_out0[22]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    41.944 r  alum/D_registers_q[7][21]_i_62/O
                         net (fo=1, routed)           0.000    41.944    alum/D_registers_q[7][21]_i_62_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.477 r  alum/D_registers_q_reg[7][21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.477    alum/D_registers_q_reg[7][21]_i_55_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.594 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.594    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.711 r  alum/D_registers_q_reg[7][21]_i_45/CO[3]
                         net (fo=1, routed)           0.000    42.711    alum/D_registers_q_reg[7][21]_i_45_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.828 r  alum/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.828    alum/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.945 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.945    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.062 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.062    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.179 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.179    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.296 r  alum/D_registers_q_reg[7][21]_i_11/CO[3]
                         net (fo=1, routed)           0.009    43.305    alum/D_registers_q_reg[7][21]_i_11_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.462 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.987    44.449    alum/temp_out0[21]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.781 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.781    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.331 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.331    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.445 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.445    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.559 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.559    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.673 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.673    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.787 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.787    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.901 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.901    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.015 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.015    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.129 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.138    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.295 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.006    47.301    alum/temp_out0[20]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.630 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.630    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.163 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.163    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.280 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.280    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.397 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.397    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.514 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.514    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.631 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.631    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.748 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.748    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.865 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.865    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.982 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.991    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.148 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.898    50.046    alum/temp_out0[19]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.332    50.378 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.378    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.928 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.928    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.042 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.042    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.156 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.156    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.270 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.270    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.384 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.384    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.498 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.498    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.612 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.612    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.726 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.735    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.892 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.098    52.990    alum/temp_out0[18]
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.319 r  alum/D_registers_q[7][17]_i_48/O
                         net (fo=1, routed)           0.000    53.319    alum/D_registers_q[7][17]_i_48_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.869 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.869    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.983 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.983    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.097 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.097    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.211 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.211    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.325 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.325    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.439 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.439    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.553 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.553    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.710 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.252    55.962    alum/temp_out0[17]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.291 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.291    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.841 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.841    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.955 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.955    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.069 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.069    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.183 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.183    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.297 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.297    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.411 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.411    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.525 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.525    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.639 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.639    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.796 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.907    58.703    alum/temp_out0[16]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    59.032 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.032    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.582 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.582    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.696 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.696    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.810 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.810    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.924 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.924    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.038 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.038    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.152 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.152    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.266 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.266    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.380 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.380    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.537 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.900    61.437    alum/temp_out0[15]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.329    61.766 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.766    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.316 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.316    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.430 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.430    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.544 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.544    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.658 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.658    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.772 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.772    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.886 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.886    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.000 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.000    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.114 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.114    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.271 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.196    64.467    alum/temp_out0[14]
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.329    64.796 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.796    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.329 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.329    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.446 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.446    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.563 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.563    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.680 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.680    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.797 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.797    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.914 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.914    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.031 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.031    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.148 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.148    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.305 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.266    67.571    alum/temp_out0[13]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.332    67.903 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.903    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.453 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.453    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.567 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.567    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.681 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.681    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.795 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.795    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.909 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.909    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.023 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.023    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.137 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.137    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.251 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.251    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.408 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.717    70.125    alum/temp_out0[12]
    SLICE_X39Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.910 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.910    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.024 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.024    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.138 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.138    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.252 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.252    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.366 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.366    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.480 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.480    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.594 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.594    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.708 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.708    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.865 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.515    72.380    alum/temp_out0[11]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    72.709 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.709    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.259 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.259    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.373 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.009    73.382    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.496 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.496    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.610 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.610    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.724 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.724    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.838 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.838    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.952 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.952    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.066 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.066    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.223 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.449    75.672    alum/temp_out0[10]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    76.001 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.001    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.551 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.551    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.665 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.665    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.779 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.779    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.893 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.893    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.007 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.007    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.121 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.121    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.235 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.235    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.349 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.349    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.506 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.062    78.568    alum/temp_out0[9]
    SLICE_X44Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.353 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.353    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.467 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.467    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.581 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.581    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.695 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.695    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.809 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.809    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.923 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.923    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.037 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.037    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.151 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.151    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.308 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.973    81.281    alum/temp_out0[8]
    SLICE_X43Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.066 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.066    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.180 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.180    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.294 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.294    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.408 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.408    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.522 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.522    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.636 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.636    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.750 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.750    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.864 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.864    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.021 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.011    84.031    alum/temp_out0[7]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    84.360 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.360    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.893 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.893    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.010 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.010    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.127 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.127    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.244 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.244    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.361 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.361    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.478 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.478    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.595 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.595    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.712 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.712    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.869 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.886    86.755    alum/temp_out0[6]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.332    87.087 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.087    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.637 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.637    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.751 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.751    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.865 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.865    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.979 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.979    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.093 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.093    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.207 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.207    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.321 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.321    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.435 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.435    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.592 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.865    89.457    alum/temp_out0[5]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.329    89.786 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.786    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.336 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.336    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.450 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.450    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.564 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.564    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.678 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.678    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.792 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.792    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.906 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.906    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.020 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.020    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.134 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.134    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.291 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.137    92.428    alum/temp_out0[4]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.757 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.757    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.307 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.307    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.421 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.421    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.535 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.535    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.649 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.649    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.763 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.763    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.877 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.877    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.991 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.991    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.105 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.105    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.262 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.149    95.411    alum/temp_out0[3]
    SLICE_X32Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    96.196 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.196    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.310 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.310    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.424 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.424    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.538 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.538    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.652 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.652    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.766 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.766    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.880 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.880    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.994 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.994    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.151 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.976    98.127    alum/temp_out0[2]
    SLICE_X35Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.912 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.912    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.026 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.026    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.140 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.140    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.254 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.254    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.368 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.368    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.482 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.482    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.596 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.596    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.710 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.710    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.867 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.991   100.858    alum/temp_out0[1]
    SLICE_X30Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800   101.658 r  alum/D_registers_q_reg[7][0]_i_63/CO[3]
                         net (fo=1, routed)           0.000   101.658    alum/D_registers_q_reg[7][0]_i_63_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.775 r  alum/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000   101.775    alum/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.892 r  alum/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000   101.892    alum/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.009 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.009    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.126 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.126    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.243 r  alum/D_registers_q_reg[7][0]_i_36/CO[3]
                         net (fo=1, routed)           0.000   102.243    alum/D_registers_q_reg[7][0]_i_36_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.360 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.360    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.477 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   102.477    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.634 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.892   103.525    sm/temp_out0[0]
    SLICE_X41Y9          LUT5 (Prop_lut5_I4_O)        0.332   103.857 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   103.857    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y9          MUXF7 (Prop_muxf7_I0_O)      0.212   104.069 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.709   104.778    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.299   105.077 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.209   106.286    sm/M_alum_out[0]
    SLICE_X54Y0          LUT2 (Prop_lut2_I1_O)        0.124   106.410 r  sm/D_states_q[1]_i_9/O
                         net (fo=2, routed)           0.816   107.225    sm/D_states_q[1]_i_9_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I4_O)        0.124   107.349 r  sm/D_states_q[1]_i_4/O
                         net (fo=2, routed)           0.415   107.764    sm/D_states_q[1]_i_4_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I2_O)        0.124   107.888 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.521   108.409    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X49Y2          FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.452   115.968    sm/clk_IBUF_BUFG
    SLICE_X49Y2          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.259   116.227    
                         clock uncertainty           -0.035   116.192    
    SLICE_X49Y2          FDRE (Setup_fdre_C_D)       -0.081   116.111    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.111    
                         arrival time                        -108.410    
  -------------------------------------------------------------------
                         slack                                  7.702    

Slack (MET) :             7.761ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.224ns  (logic 60.732ns (58.835%)  route 42.492ns (41.165%))
  Logic Levels:           323  (CARRY4=286 LUT2=2 LUT3=26 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X46Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  sm/D_states_q_reg[5]/Q
                         net (fo=185, routed)         1.368     7.038    sm/D_states_q[5]
    SLICE_X56Y2          LUT2 (Prop_lut2_I0_O)        0.124     7.162 r  sm/D_states_q[4]_i_16/O
                         net (fo=4, routed)           1.150     8.312    sm/D_states_q[4]_i_16_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.436 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.633     9.069    sm/ram_reg_i_129_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I0_O)        0.124     9.193 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.335    10.527    L_reg/M_sm_ra1[1]
    SLICE_X52Y16         LUT6 (Prop_lut6_I2_O)        0.124    10.651 r  L_reg/D_registers_q[7][31]_i_123/O
                         net (fo=2, routed)           0.816    11.467    L_reg/D_registers_q[7][31]_i_123_n_0
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.150    11.617 r  L_reg/D_registers_q[7][31]_i_72/O
                         net (fo=50, routed)          0.813    12.430    sm/M_alum_a[31]
    SLICE_X49Y14         LUT2 (Prop_lut2_I1_O)        0.348    12.778 r  sm/D_registers_q[7][31]_i_227/O
                         net (fo=1, routed)           0.000    12.778    alum/S[0]
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.310 r  alum/D_registers_q_reg[7][31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.310    alum/D_registers_q_reg[7][31]_i_218_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.424 r  alum/D_registers_q_reg[7][31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.424    alum/D_registers_q_reg[7][31]_i_213_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.538 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.538    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.652 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.652    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.766 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.766    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.880    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.994 r  alum/D_registers_q_reg[7][31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    13.994    alum/D_registers_q_reg[7][31]_i_169_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.108 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.108    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.379 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.166    15.545    alum/temp_out0[31]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.373    15.918 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    15.918    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.468 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.468    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.582 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.582    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.696 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.696    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.810 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.810    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.924 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.924    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.038 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.038    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.152 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.152    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.266 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.266    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.423 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=37, routed)          1.302    18.724    alum/temp_out0[30]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    19.053 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    19.053    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.566 r  alum/D_registers_q_reg[7][29]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.566    alum/D_registers_q_reg[7][29]_i_87_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.683 r  alum/D_registers_q_reg[7][29]_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.683    alum/D_registers_q_reg[7][29]_i_82_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.800 r  alum/D_registers_q_reg[7][29]_i_74/CO[3]
                         net (fo=1, routed)           0.000    19.800    alum/D_registers_q_reg[7][29]_i_74_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.917 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.917    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.034 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.034    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.151 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.151    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.268 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.268    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.425 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=36, routed)          1.442    21.867    alum/temp_out0[29]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    22.199 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.199    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.749 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.749    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.863 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.863    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.977 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.977    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.091 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.091    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.205 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.205    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.319 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.319    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.433 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.433    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.547 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.547    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.704 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.974    24.678    alum/temp_out0[28]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    25.007 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    25.007    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.540 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.540    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.657 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.657    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.774 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.774    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.891 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.891    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.008 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.008    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.125 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.125    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.242 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.242    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.359 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.359    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.516 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.811    27.327    alum/temp_out0[27]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    27.659 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.659    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.209 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.209    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.323 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.323    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.437 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.437    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.551 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.551    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.665 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.665    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.779 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.779    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.893 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.893    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.007 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.007    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.164 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.277    30.440    alum/temp_out0[26]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    30.769 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.769    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.302 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.302    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.419 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.419    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.536 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.536    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.653 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.653    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.770 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.770    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.887 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.887    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.004 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.004    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.121 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.121    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.278 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.982    33.260    alum/temp_out0[25]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.332    33.592 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.592    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.142 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.142    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.256 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.256    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.370 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.370    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.484 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.484    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.598 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.598    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.712 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.712    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.826 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.826    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.940 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.940    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.097 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.009    36.106    alum/temp_out0[24]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.435 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.435    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.985 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.985    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.099 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.099    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.213 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.213    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.327 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.327    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.441 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.441    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.555 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.555    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.669 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.669    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.783 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.783    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.940 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.922    38.862    alum/temp_out0[23]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.191 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.191    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.741 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.741    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.855 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.855    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.969 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.969    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.083 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.083    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.197 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.197    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.311 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.311    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.425 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.425    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.539 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.539    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.696 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.919    41.615    alum/temp_out0[22]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    41.944 r  alum/D_registers_q[7][21]_i_62/O
                         net (fo=1, routed)           0.000    41.944    alum/D_registers_q[7][21]_i_62_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.477 r  alum/D_registers_q_reg[7][21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.477    alum/D_registers_q_reg[7][21]_i_55_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.594 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.594    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.711 r  alum/D_registers_q_reg[7][21]_i_45/CO[3]
                         net (fo=1, routed)           0.000    42.711    alum/D_registers_q_reg[7][21]_i_45_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.828 r  alum/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.828    alum/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.945 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.945    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.062 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.062    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.179 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.179    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.296 r  alum/D_registers_q_reg[7][21]_i_11/CO[3]
                         net (fo=1, routed)           0.009    43.305    alum/D_registers_q_reg[7][21]_i_11_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.462 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.987    44.449    alum/temp_out0[21]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.781 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.781    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.331 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.331    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.445 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.445    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.559 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.559    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.673 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.673    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.787 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.787    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.901 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.901    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.015 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.015    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.129 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.138    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.295 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.006    47.301    alum/temp_out0[20]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.630 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.630    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.163 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.163    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.280 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.280    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.397 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.397    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.514 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.514    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.631 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.631    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.748 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.748    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.865 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.865    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.982 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.991    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.148 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.898    50.046    alum/temp_out0[19]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.332    50.378 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.378    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.928 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.928    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.042 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.042    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.156 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.156    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.270 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.270    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.384 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.384    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.498 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.498    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.612 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.612    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.726 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.735    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.892 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.098    52.990    alum/temp_out0[18]
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.319 r  alum/D_registers_q[7][17]_i_48/O
                         net (fo=1, routed)           0.000    53.319    alum/D_registers_q[7][17]_i_48_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.869 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.869    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.983 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.983    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.097 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.097    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.211 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.211    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.325 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.325    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.439 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.439    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.553 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.553    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.710 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.252    55.962    alum/temp_out0[17]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.291 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.291    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.841 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.841    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.955 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.955    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.069 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.069    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.183 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.183    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.297 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.297    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.411 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.411    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.525 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.525    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.639 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.639    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.796 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.907    58.703    alum/temp_out0[16]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    59.032 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.032    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.582 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.582    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.696 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.696    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.810 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.810    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.924 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.924    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.038 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.038    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.152 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.152    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.266 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.266    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.380 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.380    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.537 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.900    61.437    alum/temp_out0[15]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.329    61.766 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.766    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.316 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.316    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.430 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.430    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.544 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.544    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.658 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.658    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.772 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.772    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.886 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.886    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.000 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.000    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.114 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.114    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.271 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.196    64.467    alum/temp_out0[14]
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.329    64.796 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.796    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.329 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.329    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.446 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.446    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.563 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.563    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.680 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.680    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.797 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.797    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.914 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.914    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.031 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.031    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.148 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.148    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.305 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.266    67.571    alum/temp_out0[13]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.332    67.903 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.903    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.453 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.453    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.567 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.567    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.681 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.681    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.795 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.795    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.909 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.909    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.023 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.023    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.137 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.137    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.251 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.251    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.408 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.717    70.125    alum/temp_out0[12]
    SLICE_X39Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.910 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.910    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.024 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.024    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.138 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.138    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.252 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.252    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.366 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.366    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.480 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.480    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.594 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.594    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.708 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.708    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.865 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.515    72.380    alum/temp_out0[11]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    72.709 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.709    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.259 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.259    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.373 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.009    73.382    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.496 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.496    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.610 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.610    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.724 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.724    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.838 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.838    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.952 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.952    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.066 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.066    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.223 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.449    75.672    alum/temp_out0[10]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    76.001 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.001    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.551 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.551    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.665 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.665    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.779 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.779    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.893 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.893    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.007 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.007    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.121 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.121    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.235 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.235    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.349 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.349    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.506 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.062    78.568    alum/temp_out0[9]
    SLICE_X44Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.353 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.353    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.467 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.467    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.581 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.581    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.695 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.695    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.809 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.809    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.923 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.923    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.037 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.037    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.151 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.151    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.308 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.973    81.281    alum/temp_out0[8]
    SLICE_X43Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.066 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.066    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.180 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.180    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.294 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.294    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.408 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.408    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.522 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.522    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.636 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.636    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.750 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.750    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.864 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.864    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.021 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.011    84.031    alum/temp_out0[7]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    84.360 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.360    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.893 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.893    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.010 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.010    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.127 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.127    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.244 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.244    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.361 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.361    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.478 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.478    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.595 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.595    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.712 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.712    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.869 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.886    86.755    alum/temp_out0[6]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.332    87.087 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.087    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.637 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.637    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.751 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.751    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.865 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.865    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.979 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.979    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.093 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.093    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.207 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.207    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.321 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.321    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.435 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.435    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.592 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.865    89.457    alum/temp_out0[5]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.329    89.786 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.786    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.336 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.336    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.450 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.450    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.564 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.564    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.678 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.678    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.792 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.792    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.906 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.906    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.020 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.020    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.134 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.134    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.291 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.137    92.428    alum/temp_out0[4]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.757 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.757    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.307 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.307    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.421 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.421    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.535 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.535    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.649 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.649    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.763 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.763    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.877 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.877    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.991 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.991    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.105 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.105    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.262 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.149    95.411    alum/temp_out0[3]
    SLICE_X32Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    96.196 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.196    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.310 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.310    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.424 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.424    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.538 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.538    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.652 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.652    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.766 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.766    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.880 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.880    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.994 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.994    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.151 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.976    98.127    alum/temp_out0[2]
    SLICE_X35Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.912 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.912    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.026 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.026    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.140 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.140    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.254 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.254    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.368 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.368    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.482 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.482    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.596 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.596    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.710 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.710    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.867 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.991   100.858    alum/temp_out0[1]
    SLICE_X30Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800   101.658 r  alum/D_registers_q_reg[7][0]_i_63/CO[3]
                         net (fo=1, routed)           0.000   101.658    alum/D_registers_q_reg[7][0]_i_63_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.775 r  alum/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000   101.775    alum/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.892 r  alum/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000   101.892    alum/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.009 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.009    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.126 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.126    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.243 r  alum/D_registers_q_reg[7][0]_i_36/CO[3]
                         net (fo=1, routed)           0.000   102.243    alum/D_registers_q_reg[7][0]_i_36_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.360 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.360    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.477 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   102.477    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.634 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.892   103.525    sm/temp_out0[0]
    SLICE_X41Y9          LUT5 (Prop_lut5_I4_O)        0.332   103.857 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   103.857    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y9          MUXF7 (Prop_muxf7_I0_O)      0.212   104.069 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.709   104.778    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.299   105.077 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.532   106.609    sm/M_alum_out[0]
    SLICE_X45Y1          LUT5 (Prop_lut5_I4_O)        0.152   106.761 f  sm/D_states_q[7]_i_9/O
                         net (fo=2, routed)           0.421   107.182    sm/D_states_q[7]_i_9_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I0_O)        0.332   107.514 r  sm/D_states_q[6]_i_3/O
                         net (fo=1, routed)           0.263   107.777    sm/D_states_q[6]_i_3_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I5_O)        0.124   107.901 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.474   108.375    sm/D_states_d__0[6]
    SLICE_X47Y2          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.449   115.965    sm/clk_IBUF_BUFG
    SLICE_X47Y2          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.273   116.238    
                         clock uncertainty           -0.035   116.203    
    SLICE_X47Y2          FDRE (Setup_fdre_C_D)       -0.067   116.136    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.136    
                         arrival time                        -108.375    
  -------------------------------------------------------------------
                         slack                                  7.761    

Slack (MET) :             7.778ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.191ns  (logic 60.496ns (58.625%)  route 42.695ns (41.375%))
  Logic Levels:           323  (CARRY4=286 LUT2=2 LUT3=26 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X46Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  sm/D_states_q_reg[5]/Q
                         net (fo=185, routed)         1.368     7.038    sm/D_states_q[5]
    SLICE_X56Y2          LUT2 (Prop_lut2_I0_O)        0.124     7.162 r  sm/D_states_q[4]_i_16/O
                         net (fo=4, routed)           1.150     8.312    sm/D_states_q[4]_i_16_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.436 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.633     9.069    sm/ram_reg_i_129_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I0_O)        0.124     9.193 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.335    10.527    L_reg/M_sm_ra1[1]
    SLICE_X52Y16         LUT6 (Prop_lut6_I2_O)        0.124    10.651 r  L_reg/D_registers_q[7][31]_i_123/O
                         net (fo=2, routed)           0.816    11.467    L_reg/D_registers_q[7][31]_i_123_n_0
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.150    11.617 r  L_reg/D_registers_q[7][31]_i_72/O
                         net (fo=50, routed)          0.813    12.430    sm/M_alum_a[31]
    SLICE_X49Y14         LUT2 (Prop_lut2_I1_O)        0.348    12.778 r  sm/D_registers_q[7][31]_i_227/O
                         net (fo=1, routed)           0.000    12.778    alum/S[0]
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.310 r  alum/D_registers_q_reg[7][31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.310    alum/D_registers_q_reg[7][31]_i_218_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.424 r  alum/D_registers_q_reg[7][31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.424    alum/D_registers_q_reg[7][31]_i_213_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.538 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.538    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.652 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.652    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.766 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.766    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.880    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.994 r  alum/D_registers_q_reg[7][31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    13.994    alum/D_registers_q_reg[7][31]_i_169_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.108 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.108    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.379 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.166    15.545    alum/temp_out0[31]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.373    15.918 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    15.918    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.468 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.468    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.582 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.582    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.696 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.696    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.810 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.810    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.924 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.924    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.038 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.038    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.152 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.152    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.266 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.266    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.423 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=37, routed)          1.302    18.724    alum/temp_out0[30]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    19.053 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    19.053    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.566 r  alum/D_registers_q_reg[7][29]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.566    alum/D_registers_q_reg[7][29]_i_87_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.683 r  alum/D_registers_q_reg[7][29]_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.683    alum/D_registers_q_reg[7][29]_i_82_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.800 r  alum/D_registers_q_reg[7][29]_i_74/CO[3]
                         net (fo=1, routed)           0.000    19.800    alum/D_registers_q_reg[7][29]_i_74_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.917 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.917    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.034 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.034    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.151 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.151    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.268 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.268    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.425 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=36, routed)          1.442    21.867    alum/temp_out0[29]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    22.199 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.199    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.749 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.749    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.863 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.863    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.977 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.977    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.091 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.091    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.205 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.205    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.319 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.319    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.433 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.433    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.547 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.547    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.704 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.974    24.678    alum/temp_out0[28]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    25.007 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    25.007    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.540 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.540    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.657 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.657    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.774 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.774    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.891 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.891    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.008 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.008    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.125 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.125    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.242 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.242    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.359 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.359    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.516 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.811    27.327    alum/temp_out0[27]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    27.659 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.659    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.209 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.209    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.323 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.323    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.437 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.437    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.551 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.551    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.665 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.665    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.779 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.779    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.893 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.893    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.007 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.007    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.164 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.277    30.440    alum/temp_out0[26]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    30.769 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.769    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.302 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.302    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.419 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.419    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.536 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.536    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.653 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.653    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.770 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.770    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.887 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.887    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.004 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.004    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.121 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.121    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.278 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.982    33.260    alum/temp_out0[25]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.332    33.592 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.592    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.142 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.142    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.256 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.256    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.370 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.370    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.484 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.484    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.598 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.598    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.712 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.712    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.826 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.826    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.940 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.940    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.097 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.009    36.106    alum/temp_out0[24]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.435 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.435    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.985 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.985    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.099 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.099    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.213 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.213    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.327 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.327    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.441 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.441    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.555 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.555    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.669 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.669    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.783 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.783    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.940 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.922    38.862    alum/temp_out0[23]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.191 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.191    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.741 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.741    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.855 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.855    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.969 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.969    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.083 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.083    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.197 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.197    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.311 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.311    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.425 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.425    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.539 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.539    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.696 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.919    41.615    alum/temp_out0[22]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    41.944 r  alum/D_registers_q[7][21]_i_62/O
                         net (fo=1, routed)           0.000    41.944    alum/D_registers_q[7][21]_i_62_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.477 r  alum/D_registers_q_reg[7][21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.477    alum/D_registers_q_reg[7][21]_i_55_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.594 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.594    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.711 r  alum/D_registers_q_reg[7][21]_i_45/CO[3]
                         net (fo=1, routed)           0.000    42.711    alum/D_registers_q_reg[7][21]_i_45_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.828 r  alum/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.828    alum/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.945 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.945    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.062 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.062    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.179 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.179    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.296 r  alum/D_registers_q_reg[7][21]_i_11/CO[3]
                         net (fo=1, routed)           0.009    43.305    alum/D_registers_q_reg[7][21]_i_11_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.462 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.987    44.449    alum/temp_out0[21]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.781 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.781    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.331 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.331    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.445 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.445    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.559 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.559    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.673 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.673    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.787 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.787    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.901 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.901    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.015 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.015    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.129 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.138    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.295 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.006    47.301    alum/temp_out0[20]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.630 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.630    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.163 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.163    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.280 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.280    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.397 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.397    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.514 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.514    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.631 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.631    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.748 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.748    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.865 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.865    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.982 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.991    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.148 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.898    50.046    alum/temp_out0[19]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.332    50.378 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.378    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.928 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.928    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.042 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.042    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.156 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.156    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.270 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.270    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.384 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.384    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.498 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.498    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.612 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.612    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.726 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.735    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.892 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.098    52.990    alum/temp_out0[18]
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.319 r  alum/D_registers_q[7][17]_i_48/O
                         net (fo=1, routed)           0.000    53.319    alum/D_registers_q[7][17]_i_48_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.869 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.869    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.983 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.983    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.097 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.097    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.211 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.211    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.325 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.325    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.439 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.439    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.553 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.553    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.710 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.252    55.962    alum/temp_out0[17]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.291 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.291    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.841 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.841    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.955 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.955    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.069 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.069    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.183 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.183    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.297 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.297    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.411 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.411    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.525 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.525    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.639 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.639    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.796 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.907    58.703    alum/temp_out0[16]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    59.032 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.032    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.582 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.582    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.696 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.696    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.810 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.810    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.924 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.924    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.038 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.038    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.152 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.152    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.266 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.266    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.380 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.380    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.537 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.900    61.437    alum/temp_out0[15]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.329    61.766 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.766    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.316 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.316    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.430 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.430    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.544 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.544    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.658 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.658    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.772 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.772    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.886 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.886    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.000 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.000    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.114 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.114    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.271 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.196    64.467    alum/temp_out0[14]
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.329    64.796 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.796    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.329 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.329    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.446 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.446    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.563 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.563    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.680 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.680    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.797 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.797    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.914 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.914    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.031 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.031    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.148 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.148    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.305 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.266    67.571    alum/temp_out0[13]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.332    67.903 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.903    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.453 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.453    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.567 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.567    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.681 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.681    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.795 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.795    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.909 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.909    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.023 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.023    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.137 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.137    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.251 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.251    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.408 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.717    70.125    alum/temp_out0[12]
    SLICE_X39Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.910 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.910    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.024 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.024    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.138 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.138    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.252 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.252    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.366 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.366    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.480 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.480    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.594 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.594    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.708 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.708    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.865 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.515    72.380    alum/temp_out0[11]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    72.709 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.709    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.259 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.259    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.373 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.009    73.382    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.496 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.496    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.610 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.610    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.724 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.724    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.838 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.838    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.952 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.952    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.066 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.066    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.223 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.449    75.672    alum/temp_out0[10]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    76.001 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.001    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.551 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.551    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.665 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.665    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.779 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.779    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.893 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.893    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.007 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.007    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.121 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.121    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.235 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.235    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.349 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.349    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.506 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.062    78.568    alum/temp_out0[9]
    SLICE_X44Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.353 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.353    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.467 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.467    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.581 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.581    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.695 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.695    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.809 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.809    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.923 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.923    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.037 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.037    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.151 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.151    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.308 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.973    81.281    alum/temp_out0[8]
    SLICE_X43Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.066 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.066    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.180 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.180    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.294 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.294    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.408 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.408    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.522 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.522    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.636 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.636    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.750 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.750    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.864 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.864    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.021 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.011    84.031    alum/temp_out0[7]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    84.360 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.360    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.893 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.893    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.010 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.010    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.127 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.127    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.244 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.244    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.361 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.361    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.478 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.478    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.595 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.595    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.712 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.712    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.869 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.886    86.755    alum/temp_out0[6]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.332    87.087 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.087    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.637 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.637    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.751 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.751    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.865 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.865    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.979 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.979    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.093 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.093    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.207 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.207    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.321 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.321    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.435 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.435    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.592 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.865    89.457    alum/temp_out0[5]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.329    89.786 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.786    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.336 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.336    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.450 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.450    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.564 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.564    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.678 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.678    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.792 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.792    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.906 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.906    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.020 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.020    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.134 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.134    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.291 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.137    92.428    alum/temp_out0[4]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.757 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.757    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.307 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.307    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.421 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.421    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.535 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.535    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.649 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.649    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.763 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.763    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.877 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.877    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.991 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.991    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.105 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.105    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.262 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.149    95.411    alum/temp_out0[3]
    SLICE_X32Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    96.196 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.196    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.310 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.310    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.424 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.424    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.538 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.538    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.652 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.652    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.766 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.766    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.880 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.880    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.994 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.994    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.151 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.976    98.127    alum/temp_out0[2]
    SLICE_X35Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.912 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.912    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.026 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.026    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.140 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.140    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.254 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.254    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.368 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.368    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.482 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.482    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.596 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.596    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.710 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.710    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.867 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.991   100.858    alum/temp_out0[1]
    SLICE_X30Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800   101.658 r  alum/D_registers_q_reg[7][0]_i_63/CO[3]
                         net (fo=1, routed)           0.000   101.658    alum/D_registers_q_reg[7][0]_i_63_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.775 r  alum/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000   101.775    alum/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.892 r  alum/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000   101.892    alum/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.009 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.009    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.126 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.126    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.243 r  alum/D_registers_q_reg[7][0]_i_36/CO[3]
                         net (fo=1, routed)           0.000   102.243    alum/D_registers_q_reg[7][0]_i_36_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.360 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.360    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.477 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   102.477    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.634 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.892   103.525    sm/temp_out0[0]
    SLICE_X41Y9          LUT5 (Prop_lut5_I4_O)        0.332   103.857 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   103.857    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y9          MUXF7 (Prop_muxf7_I0_O)      0.212   104.069 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.709   104.778    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.299   105.077 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.365   106.442    sm/M_alum_out[0]
    SLICE_X40Y1          LUT5 (Prop_lut5_I2_O)        0.124   106.566 f  sm/D_states_q[2]_i_23/O
                         net (fo=1, routed)           0.564   107.130    sm/D_states_q[2]_i_23_n_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I3_O)        0.124   107.254 r  sm/D_states_q[2]_i_7/O
                         net (fo=3, routed)           0.458   107.712    sm/D_states_q[2]_i_7_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I5_O)        0.124   107.836 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.506   108.342    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X41Y3          FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.447   115.963    sm/clk_IBUF_BUFG
    SLICE_X41Y3          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X41Y3          FDRE (Setup_fdre_C_D)       -0.067   116.120    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.120    
                         arrival time                        -108.342    
  -------------------------------------------------------------------
                         slack                                  7.778    

Slack (MET) :             7.890ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.115ns  (logic 60.726ns (58.892%)  route 42.389ns (41.108%))
  Logic Levels:           323  (CARRY4=286 LUT2=2 LUT3=27 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X46Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  sm/D_states_q_reg[5]/Q
                         net (fo=185, routed)         1.368     7.038    sm/D_states_q[5]
    SLICE_X56Y2          LUT2 (Prop_lut2_I0_O)        0.124     7.162 r  sm/D_states_q[4]_i_16/O
                         net (fo=4, routed)           1.150     8.312    sm/D_states_q[4]_i_16_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.436 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.633     9.069    sm/ram_reg_i_129_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I0_O)        0.124     9.193 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.335    10.527    L_reg/M_sm_ra1[1]
    SLICE_X52Y16         LUT6 (Prop_lut6_I2_O)        0.124    10.651 r  L_reg/D_registers_q[7][31]_i_123/O
                         net (fo=2, routed)           0.816    11.467    L_reg/D_registers_q[7][31]_i_123_n_0
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.150    11.617 r  L_reg/D_registers_q[7][31]_i_72/O
                         net (fo=50, routed)          0.813    12.430    sm/M_alum_a[31]
    SLICE_X49Y14         LUT2 (Prop_lut2_I1_O)        0.348    12.778 r  sm/D_registers_q[7][31]_i_227/O
                         net (fo=1, routed)           0.000    12.778    alum/S[0]
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.310 r  alum/D_registers_q_reg[7][31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.310    alum/D_registers_q_reg[7][31]_i_218_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.424 r  alum/D_registers_q_reg[7][31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.424    alum/D_registers_q_reg[7][31]_i_213_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.538 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.538    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.652 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.652    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.766 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.766    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.880    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.994 r  alum/D_registers_q_reg[7][31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    13.994    alum/D_registers_q_reg[7][31]_i_169_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.108 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.108    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.379 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.166    15.545    alum/temp_out0[31]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.373    15.918 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    15.918    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.468 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.468    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.582 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.582    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.696 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.696    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.810 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.810    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.924 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.924    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.038 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.038    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.152 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.152    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.266 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.266    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.423 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=37, routed)          1.302    18.724    alum/temp_out0[30]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    19.053 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    19.053    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.566 r  alum/D_registers_q_reg[7][29]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.566    alum/D_registers_q_reg[7][29]_i_87_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.683 r  alum/D_registers_q_reg[7][29]_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.683    alum/D_registers_q_reg[7][29]_i_82_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.800 r  alum/D_registers_q_reg[7][29]_i_74/CO[3]
                         net (fo=1, routed)           0.000    19.800    alum/D_registers_q_reg[7][29]_i_74_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.917 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.917    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.034 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.034    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.151 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.151    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.268 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.268    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.425 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=36, routed)          1.442    21.867    alum/temp_out0[29]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    22.199 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.199    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.749 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.749    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.863 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.863    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.977 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.977    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.091 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.091    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.205 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.205    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.319 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.319    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.433 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.433    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.547 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.547    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.704 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.974    24.678    alum/temp_out0[28]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    25.007 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    25.007    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.540 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.540    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.657 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.657    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.774 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.774    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.891 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.891    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.008 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.008    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.125 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.125    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.242 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.242    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.359 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.359    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.516 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.811    27.327    alum/temp_out0[27]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    27.659 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.659    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.209 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.209    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.323 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.323    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.437 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.437    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.551 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.551    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.665 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.665    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.779 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.779    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.893 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.893    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.007 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.007    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.164 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.277    30.440    alum/temp_out0[26]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    30.769 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.769    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.302 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.302    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.419 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.419    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.536 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.536    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.653 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.653    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.770 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.770    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.887 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.887    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.004 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.004    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.121 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.121    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.278 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.982    33.260    alum/temp_out0[25]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.332    33.592 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.592    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.142 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.142    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.256 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.256    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.370 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.370    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.484 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.484    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.598 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.598    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.712 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.712    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.826 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.826    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.940 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.940    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.097 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.009    36.106    alum/temp_out0[24]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.435 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.435    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.985 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.985    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.099 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.099    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.213 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.213    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.327 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.327    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.441 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.441    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.555 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.555    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.669 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.669    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.783 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.783    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.940 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.922    38.862    alum/temp_out0[23]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.191 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.191    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.741 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.741    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.855 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.855    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.969 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.969    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.083 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.083    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.197 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.197    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.311 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.311    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.425 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.425    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.539 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.539    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.696 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.919    41.615    alum/temp_out0[22]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    41.944 r  alum/D_registers_q[7][21]_i_62/O
                         net (fo=1, routed)           0.000    41.944    alum/D_registers_q[7][21]_i_62_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.477 r  alum/D_registers_q_reg[7][21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.477    alum/D_registers_q_reg[7][21]_i_55_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.594 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.594    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.711 r  alum/D_registers_q_reg[7][21]_i_45/CO[3]
                         net (fo=1, routed)           0.000    42.711    alum/D_registers_q_reg[7][21]_i_45_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.828 r  alum/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.828    alum/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.945 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.945    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.062 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.062    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.179 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.179    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.296 r  alum/D_registers_q_reg[7][21]_i_11/CO[3]
                         net (fo=1, routed)           0.009    43.305    alum/D_registers_q_reg[7][21]_i_11_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.462 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.987    44.449    alum/temp_out0[21]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.781 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.781    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.331 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.331    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.445 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.445    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.559 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.559    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.673 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.673    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.787 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.787    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.901 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.901    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.015 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.015    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.129 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.138    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.295 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.006    47.301    alum/temp_out0[20]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.630 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.630    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.163 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.163    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.280 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.280    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.397 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.397    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.514 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.514    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.631 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.631    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.748 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.748    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.865 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.865    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.982 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.991    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.148 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.898    50.046    alum/temp_out0[19]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.332    50.378 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.378    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.928 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.928    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.042 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.042    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.156 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.156    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.270 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.270    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.384 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.384    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.498 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.498    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.612 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.612    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.726 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.735    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.892 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.098    52.990    alum/temp_out0[18]
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.319 r  alum/D_registers_q[7][17]_i_48/O
                         net (fo=1, routed)           0.000    53.319    alum/D_registers_q[7][17]_i_48_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.869 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.869    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.983 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.983    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.097 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.097    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.211 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.211    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.325 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.325    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.439 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.439    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.553 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.553    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.710 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.252    55.962    alum/temp_out0[17]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.291 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.291    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.841 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.841    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.955 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.955    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.069 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.069    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.183 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.183    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.297 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.297    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.411 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.411    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.525 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.525    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.639 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.639    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.796 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.907    58.703    alum/temp_out0[16]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    59.032 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.032    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.582 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.582    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.696 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.696    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.810 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.810    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.924 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.924    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.038 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.038    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.152 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.152    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.266 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.266    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.380 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.380    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.537 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.900    61.437    alum/temp_out0[15]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.329    61.766 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.766    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.316 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.316    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.430 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.430    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.544 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.544    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.658 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.658    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.772 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.772    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.886 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.886    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.000 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.000    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.114 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.114    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.271 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.196    64.467    alum/temp_out0[14]
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.329    64.796 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.796    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.329 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.329    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.446 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.446    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.563 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.563    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.680 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.680    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.797 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.797    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.914 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.914    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.031 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.031    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.148 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.148    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.305 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.266    67.571    alum/temp_out0[13]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.332    67.903 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.903    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.453 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.453    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.567 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.567    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.681 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.681    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.795 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.795    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.909 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.909    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.023 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.023    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.137 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.137    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.251 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.251    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.408 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.717    70.125    alum/temp_out0[12]
    SLICE_X39Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.910 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.910    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.024 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.024    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.138 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.138    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.252 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.252    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.366 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.366    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.480 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.480    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.594 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.594    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.708 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.708    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.865 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.515    72.380    alum/temp_out0[11]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    72.709 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.709    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.259 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.259    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.373 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.009    73.382    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.496 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.496    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.610 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.610    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.724 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.724    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.838 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.838    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.952 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.952    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.066 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.066    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.223 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.449    75.672    alum/temp_out0[10]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    76.001 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.001    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.551 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.551    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.665 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.665    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.779 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.779    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.893 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.893    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.007 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.007    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.121 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.121    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.235 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.235    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.349 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.349    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.506 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.062    78.568    alum/temp_out0[9]
    SLICE_X44Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.353 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.353    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.467 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.467    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.581 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.581    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.695 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.695    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.809 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.809    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.923 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.923    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.037 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.037    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.151 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.151    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.308 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.973    81.281    alum/temp_out0[8]
    SLICE_X43Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.066 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.066    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.180 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.180    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.294 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.294    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.408 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.408    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.522 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.522    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.636 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.636    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.750 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.750    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.864 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.864    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.021 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.011    84.031    alum/temp_out0[7]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    84.360 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.360    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.893 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.893    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.010 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.010    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.127 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.127    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.244 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.244    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.361 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.361    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.478 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.478    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.595 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.595    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.712 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.712    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.869 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.886    86.755    alum/temp_out0[6]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.332    87.087 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.087    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.637 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.637    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.751 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.751    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.865 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.865    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.979 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.979    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.093 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.093    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.207 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.207    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.321 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.321    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.435 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.435    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.592 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.865    89.457    alum/temp_out0[5]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.329    89.786 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.786    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.336 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.336    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.450 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.450    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.564 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.564    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.678 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.678    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.792 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.792    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.906 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.906    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.020 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.020    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.134 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.134    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.291 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.137    92.428    alum/temp_out0[4]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.757 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.757    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.307 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.307    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.421 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.421    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.535 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.535    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.649 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.649    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.763 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.763    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.877 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.877    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.991 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.991    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.105 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.105    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.262 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.149    95.411    alum/temp_out0[3]
    SLICE_X32Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    96.196 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.196    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.310 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.310    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.424 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.424    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.538 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.538    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.652 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.652    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.766 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.766    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.880 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.880    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.994 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.994    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.151 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.976    98.127    alum/temp_out0[2]
    SLICE_X35Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.912 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.912    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.026 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.026    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.140 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.140    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.254 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.254    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.368 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.368    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.482 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.482    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.596 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.596    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.710 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.710    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.867 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.991   100.858    alum/temp_out0[1]
    SLICE_X30Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800   101.658 r  alum/D_registers_q_reg[7][0]_i_63/CO[3]
                         net (fo=1, routed)           0.000   101.658    alum/D_registers_q_reg[7][0]_i_63_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.775 r  alum/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000   101.775    alum/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.892 r  alum/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000   101.892    alum/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.009 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.009    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.126 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.126    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.243 r  alum/D_registers_q_reg[7][0]_i_36/CO[3]
                         net (fo=1, routed)           0.000   102.243    alum/D_registers_q_reg[7][0]_i_36_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.360 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.360    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.477 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   102.477    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.634 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.892   103.525    sm/temp_out0[0]
    SLICE_X41Y9          LUT5 (Prop_lut5_I4_O)        0.332   103.857 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   103.857    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y9          MUXF7 (Prop_muxf7_I0_O)      0.212   104.069 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.709   104.778    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.299   105.077 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.363   106.440    sm/M_alum_out[0]
    SLICE_X42Y2          LUT3 (Prop_lut3_I0_O)        0.150   106.590 r  sm/D_states_q[3]_i_21/O
                         net (fo=1, routed)           0.452   107.042    sm/D_states_q[3]_i_21_n_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I0_O)        0.328   107.370 f  sm/D_states_q[3]_i_6/O
                         net (fo=3, routed)           0.434   107.804    sm/D_states_q[3]_i_6_n_0
    SLICE_X44Y2          LUT6 (Prop_lut6_I5_O)        0.124   107.928 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.338   108.266    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X44Y2          FDSE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.449   115.965    sm/clk_IBUF_BUFG
    SLICE_X44Y2          FDSE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.273   116.238    
                         clock uncertainty           -0.035   116.203    
    SLICE_X44Y2          FDSE (Setup_fdse_C_D)       -0.047   116.156    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        116.156    
                         arrival time                        -108.266    
  -------------------------------------------------------------------
                         slack                                  7.890    

Slack (MET) :             7.914ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.059ns  (logic 60.496ns (58.700%)  route 42.563ns (41.300%))
  Logic Levels:           323  (CARRY4=286 LUT2=2 LUT3=26 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X46Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  sm/D_states_q_reg[5]/Q
                         net (fo=185, routed)         1.368     7.038    sm/D_states_q[5]
    SLICE_X56Y2          LUT2 (Prop_lut2_I0_O)        0.124     7.162 r  sm/D_states_q[4]_i_16/O
                         net (fo=4, routed)           1.150     8.312    sm/D_states_q[4]_i_16_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.436 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.633     9.069    sm/ram_reg_i_129_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I0_O)        0.124     9.193 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.335    10.527    L_reg/M_sm_ra1[1]
    SLICE_X52Y16         LUT6 (Prop_lut6_I2_O)        0.124    10.651 r  L_reg/D_registers_q[7][31]_i_123/O
                         net (fo=2, routed)           0.816    11.467    L_reg/D_registers_q[7][31]_i_123_n_0
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.150    11.617 r  L_reg/D_registers_q[7][31]_i_72/O
                         net (fo=50, routed)          0.813    12.430    sm/M_alum_a[31]
    SLICE_X49Y14         LUT2 (Prop_lut2_I1_O)        0.348    12.778 r  sm/D_registers_q[7][31]_i_227/O
                         net (fo=1, routed)           0.000    12.778    alum/S[0]
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.310 r  alum/D_registers_q_reg[7][31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.310    alum/D_registers_q_reg[7][31]_i_218_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.424 r  alum/D_registers_q_reg[7][31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.424    alum/D_registers_q_reg[7][31]_i_213_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.538 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.538    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.652 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.652    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.766 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.766    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.880    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.994 r  alum/D_registers_q_reg[7][31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    13.994    alum/D_registers_q_reg[7][31]_i_169_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.108 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.108    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.379 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.166    15.545    alum/temp_out0[31]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.373    15.918 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    15.918    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.468 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.468    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.582 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.582    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.696 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.696    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.810 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.810    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.924 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.924    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.038 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.038    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.152 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.152    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.266 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.266    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.423 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=37, routed)          1.302    18.724    alum/temp_out0[30]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    19.053 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    19.053    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.566 r  alum/D_registers_q_reg[7][29]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.566    alum/D_registers_q_reg[7][29]_i_87_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.683 r  alum/D_registers_q_reg[7][29]_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.683    alum/D_registers_q_reg[7][29]_i_82_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.800 r  alum/D_registers_q_reg[7][29]_i_74/CO[3]
                         net (fo=1, routed)           0.000    19.800    alum/D_registers_q_reg[7][29]_i_74_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.917 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.917    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.034 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.034    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.151 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.151    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.268 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.268    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.425 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=36, routed)          1.442    21.867    alum/temp_out0[29]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    22.199 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.199    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.749 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.749    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.863 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.863    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.977 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.977    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.091 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.091    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.205 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.205    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.319 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.319    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.433 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.433    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.547 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.547    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.704 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.974    24.678    alum/temp_out0[28]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    25.007 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    25.007    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.540 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.540    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.657 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.657    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.774 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.774    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.891 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.891    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.008 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.008    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.125 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.125    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.242 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.242    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.359 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.359    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.516 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.811    27.327    alum/temp_out0[27]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    27.659 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.659    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.209 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.209    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.323 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.323    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.437 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.437    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.551 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.551    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.665 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.665    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.779 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.779    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.893 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.893    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.007 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.007    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.164 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.277    30.440    alum/temp_out0[26]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    30.769 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.769    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.302 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.302    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.419 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.419    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.536 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.536    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.653 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.653    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.770 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.770    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.887 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.887    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.004 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.004    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.121 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.121    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.278 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.982    33.260    alum/temp_out0[25]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.332    33.592 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.592    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.142 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.142    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.256 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.256    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.370 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.370    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.484 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.484    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.598 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.598    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.712 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.712    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.826 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.826    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.940 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.940    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.097 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.009    36.106    alum/temp_out0[24]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.435 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.435    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.985 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.985    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.099 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.099    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.213 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.213    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.327 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.327    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.441 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.441    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.555 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.555    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.669 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.669    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.783 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.783    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.940 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.922    38.862    alum/temp_out0[23]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.191 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.191    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.741 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.741    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.855 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.855    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.969 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.969    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.083 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.083    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.197 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.197    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.311 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.311    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.425 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.425    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.539 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.539    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.696 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.919    41.615    alum/temp_out0[22]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    41.944 r  alum/D_registers_q[7][21]_i_62/O
                         net (fo=1, routed)           0.000    41.944    alum/D_registers_q[7][21]_i_62_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.477 r  alum/D_registers_q_reg[7][21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.477    alum/D_registers_q_reg[7][21]_i_55_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.594 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.594    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.711 r  alum/D_registers_q_reg[7][21]_i_45/CO[3]
                         net (fo=1, routed)           0.000    42.711    alum/D_registers_q_reg[7][21]_i_45_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.828 r  alum/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.828    alum/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.945 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.945    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.062 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.062    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.179 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.179    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.296 r  alum/D_registers_q_reg[7][21]_i_11/CO[3]
                         net (fo=1, routed)           0.009    43.305    alum/D_registers_q_reg[7][21]_i_11_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.462 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.987    44.449    alum/temp_out0[21]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.781 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.781    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.331 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.331    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.445 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.445    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.559 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.559    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.673 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.673    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.787 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.787    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.901 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.901    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.015 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.015    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.129 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.138    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.295 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.006    47.301    alum/temp_out0[20]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.630 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.630    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.163 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.163    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.280 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.280    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.397 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.397    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.514 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.514    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.631 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.631    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.748 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.748    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.865 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.865    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.982 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.991    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.148 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.898    50.046    alum/temp_out0[19]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.332    50.378 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.378    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.928 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.928    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.042 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.042    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.156 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.156    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.270 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.270    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.384 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.384    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.498 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.498    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.612 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.612    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.726 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.735    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.892 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.098    52.990    alum/temp_out0[18]
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.319 r  alum/D_registers_q[7][17]_i_48/O
                         net (fo=1, routed)           0.000    53.319    alum/D_registers_q[7][17]_i_48_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.869 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.869    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.983 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.983    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.097 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.097    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.211 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.211    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.325 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.325    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.439 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.439    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.553 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.553    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.710 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.252    55.962    alum/temp_out0[17]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.291 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.291    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.841 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.841    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.955 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.955    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.069 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.069    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.183 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.183    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.297 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.297    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.411 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.411    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.525 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.525    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.639 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.639    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.796 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.907    58.703    alum/temp_out0[16]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    59.032 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.032    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.582 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.582    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.696 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.696    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.810 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.810    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.924 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.924    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.038 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.038    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.152 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.152    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.266 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.266    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.380 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.380    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.537 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.900    61.437    alum/temp_out0[15]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.329    61.766 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.766    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.316 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.316    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.430 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.430    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.544 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.544    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.658 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.658    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.772 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.772    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.886 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.886    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.000 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.000    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.114 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.114    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.271 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.196    64.467    alum/temp_out0[14]
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.329    64.796 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.796    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.329 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.329    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.446 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.446    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.563 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.563    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.680 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.680    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.797 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.797    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.914 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.914    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.031 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.031    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.148 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.148    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.305 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.266    67.571    alum/temp_out0[13]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.332    67.903 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.903    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.453 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.453    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.567 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.567    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.681 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.681    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.795 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.795    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.909 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.909    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.023 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.023    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.137 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.137    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.251 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.251    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.408 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.717    70.125    alum/temp_out0[12]
    SLICE_X39Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.910 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.910    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.024 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.024    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.138 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.138    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.252 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.252    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.366 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.366    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.480 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.480    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.594 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.594    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.708 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.708    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.865 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.515    72.380    alum/temp_out0[11]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    72.709 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.709    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.259 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.259    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.373 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.009    73.382    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.496 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.496    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.610 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.610    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.724 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.724    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.838 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.838    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.952 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.952    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.066 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.066    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.223 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.449    75.672    alum/temp_out0[10]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    76.001 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.001    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.551 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.551    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.665 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.665    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.779 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.779    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.893 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.893    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.007 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.007    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.121 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.121    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.235 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.235    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.349 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.349    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.506 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.062    78.568    alum/temp_out0[9]
    SLICE_X44Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.353 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.353    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.467 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.467    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.581 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.581    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.695 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.695    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.809 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.809    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.923 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.923    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.037 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.037    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.151 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.151    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.308 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.973    81.281    alum/temp_out0[8]
    SLICE_X43Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.066 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.066    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.180 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.180    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.294 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.294    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.408 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.408    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.522 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.522    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.636 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.636    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.750 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.750    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.864 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.864    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.021 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.011    84.031    alum/temp_out0[7]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    84.360 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.360    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.893 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.893    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.010 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.010    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.127 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.127    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.244 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.244    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.361 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.361    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.478 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.478    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.595 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.595    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.712 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.712    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.869 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.886    86.755    alum/temp_out0[6]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.332    87.087 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.087    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.637 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.637    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.751 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.751    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.865 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.865    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.979 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.979    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.093 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.093    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.207 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.207    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.321 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.321    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.435 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.435    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.592 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.865    89.457    alum/temp_out0[5]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.329    89.786 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.786    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.336 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.336    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.450 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.450    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.564 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.564    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.678 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.678    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.792 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.792    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.906 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.906    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.020 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.020    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.134 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.134    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.291 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.137    92.428    alum/temp_out0[4]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.757 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.757    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.307 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.307    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.421 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.421    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.535 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.535    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.649 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.649    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.763 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.763    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.877 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.877    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.991 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.991    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.105 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.105    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.262 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.149    95.411    alum/temp_out0[3]
    SLICE_X32Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    96.196 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.196    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.310 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.310    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.424 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.424    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.538 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.538    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.652 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.652    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.766 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.766    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.880 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.880    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.994 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.994    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.151 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.976    98.127    alum/temp_out0[2]
    SLICE_X35Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.912 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.912    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.026 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.026    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.140 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.140    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.254 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.254    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.368 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.368    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.482 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.482    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.596 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.596    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.710 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.710    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.867 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.991   100.858    alum/temp_out0[1]
    SLICE_X30Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800   101.658 r  alum/D_registers_q_reg[7][0]_i_63/CO[3]
                         net (fo=1, routed)           0.000   101.658    alum/D_registers_q_reg[7][0]_i_63_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.775 r  alum/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000   101.775    alum/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.892 r  alum/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000   101.892    alum/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.009 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.009    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.126 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.126    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.243 r  alum/D_registers_q_reg[7][0]_i_36/CO[3]
                         net (fo=1, routed)           0.000   102.243    alum/D_registers_q_reg[7][0]_i_36_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.360 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.360    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.477 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   102.477    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.634 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.892   103.525    sm/temp_out0[0]
    SLICE_X41Y9          LUT5 (Prop_lut5_I4_O)        0.332   103.857 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   103.857    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y9          MUXF7 (Prop_muxf7_I0_O)      0.212   104.069 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.709   104.778    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.299   105.077 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.365   106.442    sm/M_alum_out[0]
    SLICE_X40Y1          LUT5 (Prop_lut5_I2_O)        0.124   106.566 f  sm/D_states_q[2]_i_23/O
                         net (fo=1, routed)           0.564   107.130    sm/D_states_q[2]_i_23_n_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I3_O)        0.124   107.254 r  sm/D_states_q[2]_i_7/O
                         net (fo=3, routed)           0.453   107.707    sm/D_states_q[2]_i_7_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I5_O)        0.124   107.831 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.379   108.210    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X41Y3          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.447   115.963    sm/clk_IBUF_BUFG
    SLICE_X41Y3          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X41Y3          FDRE (Setup_fdre_C_D)       -0.062   116.125    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.125    
                         arrival time                        -108.211    
  -------------------------------------------------------------------
                         slack                                  7.914    

Slack (MET) :             8.259ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.822ns  (logic 60.726ns (59.060%)  route 42.096ns (40.941%))
  Logic Levels:           323  (CARRY4=286 LUT2=2 LUT3=27 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X46Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  sm/D_states_q_reg[5]/Q
                         net (fo=185, routed)         1.368     7.038    sm/D_states_q[5]
    SLICE_X56Y2          LUT2 (Prop_lut2_I0_O)        0.124     7.162 r  sm/D_states_q[4]_i_16/O
                         net (fo=4, routed)           1.150     8.312    sm/D_states_q[4]_i_16_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.436 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.633     9.069    sm/ram_reg_i_129_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I0_O)        0.124     9.193 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.335    10.527    L_reg/M_sm_ra1[1]
    SLICE_X52Y16         LUT6 (Prop_lut6_I2_O)        0.124    10.651 r  L_reg/D_registers_q[7][31]_i_123/O
                         net (fo=2, routed)           0.816    11.467    L_reg/D_registers_q[7][31]_i_123_n_0
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.150    11.617 r  L_reg/D_registers_q[7][31]_i_72/O
                         net (fo=50, routed)          0.813    12.430    sm/M_alum_a[31]
    SLICE_X49Y14         LUT2 (Prop_lut2_I1_O)        0.348    12.778 r  sm/D_registers_q[7][31]_i_227/O
                         net (fo=1, routed)           0.000    12.778    alum/S[0]
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.310 r  alum/D_registers_q_reg[7][31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.310    alum/D_registers_q_reg[7][31]_i_218_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.424 r  alum/D_registers_q_reg[7][31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.424    alum/D_registers_q_reg[7][31]_i_213_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.538 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.538    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.652 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.652    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.766 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.766    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.880    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.994 r  alum/D_registers_q_reg[7][31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    13.994    alum/D_registers_q_reg[7][31]_i_169_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.108 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.108    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.379 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.166    15.545    alum/temp_out0[31]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.373    15.918 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    15.918    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.468 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.468    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.582 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.582    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.696 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.696    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.810 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.810    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.924 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.924    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.038 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.038    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.152 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.152    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.266 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.266    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.423 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=37, routed)          1.302    18.724    alum/temp_out0[30]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    19.053 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    19.053    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.566 r  alum/D_registers_q_reg[7][29]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.566    alum/D_registers_q_reg[7][29]_i_87_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.683 r  alum/D_registers_q_reg[7][29]_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.683    alum/D_registers_q_reg[7][29]_i_82_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.800 r  alum/D_registers_q_reg[7][29]_i_74/CO[3]
                         net (fo=1, routed)           0.000    19.800    alum/D_registers_q_reg[7][29]_i_74_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.917 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.917    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.034 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.034    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.151 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.151    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.268 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.268    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.425 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=36, routed)          1.442    21.867    alum/temp_out0[29]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    22.199 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.199    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.749 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.749    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.863 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.863    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.977 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.977    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.091 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.091    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.205 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.205    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.319 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.319    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.433 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.433    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.547 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.547    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.704 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.974    24.678    alum/temp_out0[28]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    25.007 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    25.007    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.540 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.540    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.657 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.657    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.774 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.774    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.891 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.891    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.008 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.008    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.125 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.125    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.242 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.242    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.359 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.359    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.516 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.811    27.327    alum/temp_out0[27]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    27.659 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.659    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.209 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.209    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.323 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.323    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.437 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.437    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.551 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.551    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.665 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.665    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.779 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.779    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.893 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.893    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.007 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.007    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.164 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.277    30.440    alum/temp_out0[26]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    30.769 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.769    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.302 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.302    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.419 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.419    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.536 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.536    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.653 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.653    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.770 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.770    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.887 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.887    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.004 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.004    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.121 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.121    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.278 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.982    33.260    alum/temp_out0[25]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.332    33.592 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.592    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.142 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.142    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.256 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.256    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.370 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.370    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.484 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.484    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.598 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.598    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.712 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.712    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.826 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.826    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.940 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.940    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.097 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.009    36.106    alum/temp_out0[24]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.435 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.435    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.985 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.985    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.099 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.099    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.213 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.213    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.327 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.327    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.441 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.441    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.555 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.555    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.669 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.669    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.783 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.783    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.940 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.922    38.862    alum/temp_out0[23]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.191 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.191    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.741 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.741    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.855 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.855    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.969 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.969    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.083 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.083    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.197 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.197    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.311 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.311    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.425 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.425    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.539 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.539    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.696 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.919    41.615    alum/temp_out0[22]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    41.944 r  alum/D_registers_q[7][21]_i_62/O
                         net (fo=1, routed)           0.000    41.944    alum/D_registers_q[7][21]_i_62_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.477 r  alum/D_registers_q_reg[7][21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.477    alum/D_registers_q_reg[7][21]_i_55_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.594 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.594    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.711 r  alum/D_registers_q_reg[7][21]_i_45/CO[3]
                         net (fo=1, routed)           0.000    42.711    alum/D_registers_q_reg[7][21]_i_45_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.828 r  alum/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.828    alum/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.945 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.945    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.062 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.062    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.179 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.179    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.296 r  alum/D_registers_q_reg[7][21]_i_11/CO[3]
                         net (fo=1, routed)           0.009    43.305    alum/D_registers_q_reg[7][21]_i_11_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.462 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.987    44.449    alum/temp_out0[21]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.781 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.781    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.331 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.331    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.445 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.445    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.559 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.559    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.673 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.673    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.787 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.787    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.901 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.901    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.015 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.015    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.129 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.138    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.295 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.006    47.301    alum/temp_out0[20]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.630 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.630    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.163 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.163    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.280 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.280    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.397 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.397    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.514 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.514    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.631 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.631    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.748 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.748    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.865 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.865    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.982 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.991    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.148 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.898    50.046    alum/temp_out0[19]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.332    50.378 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.378    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.928 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.928    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.042 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.042    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.156 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.156    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.270 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.270    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.384 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.384    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.498 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.498    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.612 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.612    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.726 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.735    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.892 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.098    52.990    alum/temp_out0[18]
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.319 r  alum/D_registers_q[7][17]_i_48/O
                         net (fo=1, routed)           0.000    53.319    alum/D_registers_q[7][17]_i_48_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.869 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.869    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.983 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.983    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.097 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.097    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.211 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.211    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.325 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.325    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.439 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.439    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.553 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.553    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.710 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.252    55.962    alum/temp_out0[17]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.291 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.291    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.841 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.841    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.955 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.955    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.069 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.069    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.183 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.183    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.297 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.297    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.411 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.411    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.525 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.525    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.639 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.639    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.796 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.907    58.703    alum/temp_out0[16]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    59.032 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.032    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.582 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.582    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.696 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.696    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.810 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.810    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.924 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.924    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.038 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.038    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.152 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.152    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.266 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.266    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.380 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.380    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.537 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.900    61.437    alum/temp_out0[15]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.329    61.766 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.766    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.316 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.316    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.430 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.430    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.544 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.544    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.658 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.658    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.772 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.772    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.886 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.886    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.000 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.000    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.114 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.114    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.271 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.196    64.467    alum/temp_out0[14]
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.329    64.796 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.796    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.329 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.329    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.446 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.446    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.563 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.563    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.680 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.680    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.797 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.797    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.914 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.914    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.031 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.031    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.148 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.148    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.305 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.266    67.571    alum/temp_out0[13]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.332    67.903 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.903    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.453 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.453    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.567 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.567    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.681 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.681    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.795 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.795    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.909 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.909    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.023 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.023    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.137 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.137    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.251 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.251    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.408 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.717    70.125    alum/temp_out0[12]
    SLICE_X39Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.910 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.910    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.024 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.024    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.138 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.138    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.252 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.252    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.366 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.366    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.480 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.480    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.594 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.594    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.708 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.708    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.865 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.515    72.380    alum/temp_out0[11]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    72.709 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.709    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.259 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.259    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.373 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.009    73.382    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.496 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.496    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.610 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.610    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.724 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.724    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.838 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.838    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.952 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.952    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.066 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.066    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.223 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.449    75.672    alum/temp_out0[10]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    76.001 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.001    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.551 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.551    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.665 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.665    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.779 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.779    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.893 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.893    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.007 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.007    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.121 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.121    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.235 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.235    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.349 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.349    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.506 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.062    78.568    alum/temp_out0[9]
    SLICE_X44Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.353 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.353    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.467 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.467    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.581 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.581    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.695 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.695    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.809 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.809    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.923 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.923    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.037 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.037    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.151 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.151    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.308 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.973    81.281    alum/temp_out0[8]
    SLICE_X43Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.066 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.066    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.180 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.180    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.294 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.294    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.408 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.408    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.522 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.522    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.636 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.636    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.750 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.750    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.864 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.864    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.021 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.011    84.031    alum/temp_out0[7]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    84.360 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.360    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.893 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.893    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.010 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.010    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.127 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.127    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.244 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.244    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.361 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.361    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.478 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.478    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.595 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.595    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.712 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.712    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.869 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.886    86.755    alum/temp_out0[6]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.332    87.087 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.087    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.637 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.637    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.751 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.751    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.865 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.865    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.979 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.979    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.093 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.093    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.207 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.207    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.321 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.321    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.435 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.435    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.592 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.865    89.457    alum/temp_out0[5]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.329    89.786 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.786    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.336 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.336    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.450 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.450    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.564 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.564    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.678 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.678    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.792 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.792    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.906 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.906    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.020 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.020    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.134 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.134    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.291 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.137    92.428    alum/temp_out0[4]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.757 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.757    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.307 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.307    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.421 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.421    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.535 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.535    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.649 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.649    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.763 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.763    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.877 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.877    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.991 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.991    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.105 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.105    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.262 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.149    95.411    alum/temp_out0[3]
    SLICE_X32Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    96.196 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.196    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.310 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.310    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.424 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.424    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.538 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.538    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.652 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.652    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.766 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.766    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.880 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.880    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.994 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.994    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.151 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.976    98.127    alum/temp_out0[2]
    SLICE_X35Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.912 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.912    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.026 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.026    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.140 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.140    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.254 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.254    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.368 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.368    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.482 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.482    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.596 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.596    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.710 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.710    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.867 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.991   100.858    alum/temp_out0[1]
    SLICE_X30Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800   101.658 r  alum/D_registers_q_reg[7][0]_i_63/CO[3]
                         net (fo=1, routed)           0.000   101.658    alum/D_registers_q_reg[7][0]_i_63_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.775 r  alum/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000   101.775    alum/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.892 r  alum/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000   101.892    alum/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.009 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.009    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.126 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.126    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.243 r  alum/D_registers_q_reg[7][0]_i_36/CO[3]
                         net (fo=1, routed)           0.000   102.243    alum/D_registers_q_reg[7][0]_i_36_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.360 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.360    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.477 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   102.477    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.634 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.892   103.525    sm/temp_out0[0]
    SLICE_X41Y9          LUT5 (Prop_lut5_I4_O)        0.332   103.857 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   103.857    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y9          MUXF7 (Prop_muxf7_I0_O)      0.212   104.069 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.709   104.778    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.299   105.077 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.363   106.440    sm/M_alum_out[0]
    SLICE_X42Y2          LUT3 (Prop_lut3_I0_O)        0.150   106.590 r  sm/D_states_q[3]_i_21/O
                         net (fo=1, routed)           0.452   107.042    sm/D_states_q[3]_i_21_n_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I0_O)        0.328   107.370 f  sm/D_states_q[3]_i_6/O
                         net (fo=3, routed)           0.478   107.849    sm/D_states_q[3]_i_6_n_0
    SLICE_X44Y2          LUT6 (Prop_lut6_I5_O)        0.124   107.973 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.000   107.973    sm/D_states_d__0[3]
    SLICE_X44Y2          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.449   115.965    sm/clk_IBUF_BUFG
    SLICE_X44Y2          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.273   116.238    
                         clock uncertainty           -0.035   116.203    
    SLICE_X44Y2          FDSE (Setup_fdse_C_D)        0.029   116.232    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.232    
                         arrival time                        -107.973    
  -------------------------------------------------------------------
                         slack                                  8.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.767%)  route 0.265ns (65.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.567     1.511    sr1/clk_IBUF_BUFG
    SLICE_X49Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.265     1.916    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.838     2.028    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.548    
    SLICE_X52Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.857    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.767%)  route 0.265ns (65.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.567     1.511    sr1/clk_IBUF_BUFG
    SLICE_X49Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.265     1.916    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.838     2.028    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.548    
    SLICE_X52Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.857    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.767%)  route 0.265ns (65.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.567     1.511    sr1/clk_IBUF_BUFG
    SLICE_X49Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.265     1.916    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X52Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.838     2.028    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.548    
    SLICE_X52Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.857    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.767%)  route 0.265ns (65.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.567     1.511    sr1/clk_IBUF_BUFG
    SLICE_X49Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.265     1.916    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X52Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.838     2.028    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.548    
    SLICE_X52Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.857    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.323%)  route 0.258ns (64.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.565     1.509    sr3/clk_IBUF_BUFG
    SLICE_X45Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y0          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.258     1.908    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X46Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.835     2.025    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.525    
    SLICE_X46Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.834    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.323%)  route 0.258ns (64.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.565     1.509    sr3/clk_IBUF_BUFG
    SLICE_X45Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y0          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.258     1.908    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X46Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.835     2.025    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.525    
    SLICE_X46Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.834    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.323%)  route 0.258ns (64.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.565     1.509    sr3/clk_IBUF_BUFG
    SLICE_X45Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y0          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.258     1.908    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X46Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.835     2.025    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.525    
    SLICE_X46Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.834    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.323%)  route 0.258ns (64.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.565     1.509    sr3/clk_IBUF_BUFG
    SLICE_X45Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y0          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.258     1.908    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X46Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.835     2.025    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.525    
    SLICE_X46Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.834    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.235%)  route 0.310ns (68.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.567     1.511    sr2/clk_IBUF_BUFG
    SLICE_X51Y1          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.310     1.962    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.838     2.028    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.527    
    SLICE_X52Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.837    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.235%)  route 0.310ns (68.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.567     1.511    sr2/clk_IBUF_BUFG
    SLICE_X51Y1          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.310     1.962    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.838     2.028    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.527    
    SLICE_X52Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.837    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y7    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y16   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y13   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X53Y14   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y13   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X53Y14   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y13   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.999ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 0.940ns (20.077%)  route 3.742ns (79.923%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 115.970 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X45Y2          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDSE (Prop_fdse_C_Q)         0.456     5.608 r  sm/D_states_q_reg[7]/Q
                         net (fo=147, routed)         1.549     7.158    sm/D_states_q[7]
    SLICE_X51Y3          LUT2 (Prop_lut2_I0_O)        0.152     7.310 f  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           1.616     8.926    sm/D_stage_q[3]_i_2_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I0_O)        0.332     9.258 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.577     9.834    fifo_reset_cond/AS[0]
    SLICE_X56Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.454   115.970    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.229    
                         clock uncertainty           -0.035   116.194    
    SLICE_X56Y1          FDPE (Recov_fdpe_C_PRE)     -0.361   115.833    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.833    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                105.999    

Slack (MET) :             105.999ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 0.940ns (20.077%)  route 3.742ns (79.923%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 115.970 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X45Y2          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDSE (Prop_fdse_C_Q)         0.456     5.608 r  sm/D_states_q_reg[7]/Q
                         net (fo=147, routed)         1.549     7.158    sm/D_states_q[7]
    SLICE_X51Y3          LUT2 (Prop_lut2_I0_O)        0.152     7.310 f  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           1.616     8.926    sm/D_stage_q[3]_i_2_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I0_O)        0.332     9.258 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.577     9.834    fifo_reset_cond/AS[0]
    SLICE_X56Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.454   115.970    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.229    
                         clock uncertainty           -0.035   116.194    
    SLICE_X56Y1          FDPE (Recov_fdpe_C_PRE)     -0.361   115.833    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.833    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                105.999    

Slack (MET) :             105.999ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 0.940ns (20.077%)  route 3.742ns (79.923%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 115.970 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X45Y2          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDSE (Prop_fdse_C_Q)         0.456     5.608 r  sm/D_states_q_reg[7]/Q
                         net (fo=147, routed)         1.549     7.158    sm/D_states_q[7]
    SLICE_X51Y3          LUT2 (Prop_lut2_I0_O)        0.152     7.310 f  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           1.616     8.926    sm/D_stage_q[3]_i_2_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I0_O)        0.332     9.258 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.577     9.834    fifo_reset_cond/AS[0]
    SLICE_X56Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.454   115.970    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.229    
                         clock uncertainty           -0.035   116.194    
    SLICE_X56Y1          FDPE (Recov_fdpe_C_PRE)     -0.361   115.833    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.833    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                105.999    

Slack (MET) :             105.999ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 0.940ns (20.077%)  route 3.742ns (79.923%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 115.970 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X45Y2          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDSE (Prop_fdse_C_Q)         0.456     5.608 r  sm/D_states_q_reg[7]/Q
                         net (fo=147, routed)         1.549     7.158    sm/D_states_q[7]
    SLICE_X51Y3          LUT2 (Prop_lut2_I0_O)        0.152     7.310 f  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           1.616     8.926    sm/D_stage_q[3]_i_2_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I0_O)        0.332     9.258 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.577     9.834    fifo_reset_cond/AS[0]
    SLICE_X56Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.454   115.970    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.229    
                         clock uncertainty           -0.035   116.194    
    SLICE_X56Y1          FDPE (Recov_fdpe_C_PRE)     -0.361   115.833    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.833    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                105.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.231ns (23.751%)  route 0.742ns (76.249%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.567     1.511    sm/clk_IBUF_BUFG
    SLICE_X49Y2          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.141     1.652 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=112, routed)         0.416     2.068    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X57Y1          LUT2 (Prop_lut2_I0_O)        0.045     2.113 f  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           0.146     2.259    sm/D_stage_q[3]_i_3_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I5_O)        0.045     2.304 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.180     2.483    fifo_reset_cond/AS[0]
    SLICE_X56Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.838     2.028    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.548    
    SLICE_X56Y1          FDPE (Remov_fdpe_C_PRE)     -0.071     1.477    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.231ns (23.751%)  route 0.742ns (76.249%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.567     1.511    sm/clk_IBUF_BUFG
    SLICE_X49Y2          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.141     1.652 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=112, routed)         0.416     2.068    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X57Y1          LUT2 (Prop_lut2_I0_O)        0.045     2.113 f  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           0.146     2.259    sm/D_stage_q[3]_i_3_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I5_O)        0.045     2.304 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.180     2.483    fifo_reset_cond/AS[0]
    SLICE_X56Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.838     2.028    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.548    
    SLICE_X56Y1          FDPE (Remov_fdpe_C_PRE)     -0.071     1.477    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.231ns (23.751%)  route 0.742ns (76.249%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.567     1.511    sm/clk_IBUF_BUFG
    SLICE_X49Y2          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.141     1.652 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=112, routed)         0.416     2.068    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X57Y1          LUT2 (Prop_lut2_I0_O)        0.045     2.113 f  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           0.146     2.259    sm/D_stage_q[3]_i_3_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I5_O)        0.045     2.304 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.180     2.483    fifo_reset_cond/AS[0]
    SLICE_X56Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.838     2.028    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.548    
    SLICE_X56Y1          FDPE (Remov_fdpe_C_PRE)     -0.071     1.477    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.231ns (23.751%)  route 0.742ns (76.249%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.567     1.511    sm/clk_IBUF_BUFG
    SLICE_X49Y2          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.141     1.652 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=112, routed)         0.416     2.068    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X57Y1          LUT2 (Prop_lut2_I0_O)        0.045     2.113 f  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           0.146     2.259    sm/D_stage_q[3]_i_3_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I5_O)        0.045     2.304 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.180     2.483    fifo_reset_cond/AS[0]
    SLICE_X56Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.838     2.028    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.548    
    SLICE_X56Y1          FDPE (Remov_fdpe_C_PRE)     -0.071     1.477    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  1.007    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.866ns  (logic 11.580ns (31.410%)  route 25.286ns (68.590%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=6 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.634     5.218    L_reg/clk_IBUF_BUFG
    SLICE_X58Y11         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.900     7.575    L_reg/M_sm_pac[8]
    SLICE_X56Y12         LUT3 (Prop_lut3_I2_O)        0.124     7.699 r  L_reg/L_7c7c4fdd_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.754     8.453    L_reg/L_7c7c4fdd_remainder0_carry_i_21_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I1_O)        0.124     8.577 r  L_reg/L_7c7c4fdd_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.254     9.831    L_reg/L_7c7c4fdd_remainder0_carry__0_i_9_n_0
    SLICE_X57Y11         LUT2 (Prop_lut2_I1_O)        0.154     9.985 f  L_reg/L_7c7c4fdd_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.814    10.799    L_reg/L_7c7c4fdd_remainder0_carry_i_15_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I3_O)        0.327    11.126 r  L_reg/L_7c7c4fdd_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.130    12.256    L_reg/L_7c7c4fdd_remainder0_carry_i_8_n_0
    SLICE_X55Y8          LUT2 (Prop_lut2_I0_O)        0.124    12.380 r  L_reg/L_7c7c4fdd_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.493    12.873    aseg_driver/decimal_renderer/DI[2]
    SLICE_X57Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.258 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.258    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.592 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.337    14.929    L_reg/L_7c7c4fdd_remainder0[5]
    SLICE_X60Y9          LUT3 (Prop_lut3_I2_O)        0.303    15.232 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.852    16.085    L_reg/i__carry__0_i_18_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I5_O)        0.124    16.209 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.484    16.693    L_reg/i__carry__1_i_15_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I3_O)        0.118    16.811 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.819    17.630    L_reg/i__carry__1_i_9_n_0
    SLICE_X60Y7          LUT5 (Prop_lut5_I4_O)        0.352    17.982 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.845    18.828    L_reg/i__carry_i_19_n_0
    SLICE_X60Y7          LUT3 (Prop_lut3_I0_O)        0.356    19.184 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.841    20.025    L_reg/i__carry_i_11_n_0
    SLICE_X60Y8          LUT2 (Prop_lut2_I1_O)        0.348    20.373 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.656    21.029    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X59Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.536 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.536    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.650 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.650    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.889 f  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.813    22.702    L_reg/L_7c7c4fdd_remainder0_inferred__1/i__carry__2[2]
    SLICE_X61Y10         LUT5 (Prop_lut5_I1_O)        0.302    23.004 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.799    23.803    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y9          LUT5 (Prop_lut5_I0_O)        0.124    23.927 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.985    24.913    L_reg/i__carry_i_14_0
    SLICE_X62Y7          LUT3 (Prop_lut3_I0_O)        0.150    25.063 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    25.518    L_reg/i__carry_i_25_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I0_O)        0.326    25.844 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.892    26.736    L_reg/i__carry_i_14_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I3_O)        0.124    26.860 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.657    27.517    L_reg/i__carry_i_13_n_0
    SLICE_X63Y8          LUT3 (Prop_lut3_I1_O)        0.152    27.669 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.863    28.532    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y8          LUT5 (Prop_lut5_I0_O)        0.332    28.864 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.864    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.414 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.414    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.528 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.528    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.841 f  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    30.466    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y10         LUT6 (Prop_lut6_I0_O)        0.306    30.772 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    31.064    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I1_O)        0.124    31.188 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.651    31.839    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y9          LUT3 (Prop_lut3_I1_O)        0.124    31.963 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.654    32.617    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I3_O)        0.124    32.741 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.363    34.104    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y14         LUT4 (Prop_lut4_I2_O)        0.146    34.250 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.055    38.305    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    42.084 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.084    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.233ns  (logic 11.346ns (31.314%)  route 24.887ns (68.686%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=6 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.634     5.218    L_reg/clk_IBUF_BUFG
    SLICE_X58Y11         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.900     7.575    L_reg/M_sm_pac[8]
    SLICE_X56Y12         LUT3 (Prop_lut3_I2_O)        0.124     7.699 r  L_reg/L_7c7c4fdd_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.754     8.453    L_reg/L_7c7c4fdd_remainder0_carry_i_21_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I1_O)        0.124     8.577 r  L_reg/L_7c7c4fdd_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.254     9.831    L_reg/L_7c7c4fdd_remainder0_carry__0_i_9_n_0
    SLICE_X57Y11         LUT2 (Prop_lut2_I1_O)        0.154     9.985 f  L_reg/L_7c7c4fdd_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.814    10.799    L_reg/L_7c7c4fdd_remainder0_carry_i_15_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I3_O)        0.327    11.126 r  L_reg/L_7c7c4fdd_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.130    12.256    L_reg/L_7c7c4fdd_remainder0_carry_i_8_n_0
    SLICE_X55Y8          LUT2 (Prop_lut2_I0_O)        0.124    12.380 r  L_reg/L_7c7c4fdd_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.493    12.873    aseg_driver/decimal_renderer/DI[2]
    SLICE_X57Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.258 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.258    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.592 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.337    14.929    L_reg/L_7c7c4fdd_remainder0[5]
    SLICE_X60Y9          LUT3 (Prop_lut3_I2_O)        0.303    15.232 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.852    16.085    L_reg/i__carry__0_i_18_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I5_O)        0.124    16.209 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.484    16.693    L_reg/i__carry__1_i_15_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I3_O)        0.118    16.811 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.819    17.630    L_reg/i__carry__1_i_9_n_0
    SLICE_X60Y7          LUT5 (Prop_lut5_I4_O)        0.352    17.982 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.845    18.828    L_reg/i__carry_i_19_n_0
    SLICE_X60Y7          LUT3 (Prop_lut3_I0_O)        0.356    19.184 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.841    20.025    L_reg/i__carry_i_11_n_0
    SLICE_X60Y8          LUT2 (Prop_lut2_I1_O)        0.348    20.373 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.656    21.029    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X59Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.536 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.536    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.650 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.650    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.889 f  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.813    22.702    L_reg/L_7c7c4fdd_remainder0_inferred__1/i__carry__2[2]
    SLICE_X61Y10         LUT5 (Prop_lut5_I1_O)        0.302    23.004 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.799    23.803    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y9          LUT5 (Prop_lut5_I0_O)        0.124    23.927 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.985    24.913    L_reg/i__carry_i_14_0
    SLICE_X62Y7          LUT3 (Prop_lut3_I0_O)        0.150    25.063 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    25.518    L_reg/i__carry_i_25_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I0_O)        0.326    25.844 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.892    26.736    L_reg/i__carry_i_14_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I3_O)        0.124    26.860 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.657    27.517    L_reg/i__carry_i_13_n_0
    SLICE_X63Y8          LUT3 (Prop_lut3_I1_O)        0.152    27.669 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.863    28.532    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y8          LUT5 (Prop_lut5_I0_O)        0.332    28.864 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.864    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.414 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.414    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.528 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.528    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.841 f  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    30.466    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y10         LUT6 (Prop_lut6_I0_O)        0.306    30.772 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    31.064    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I1_O)        0.124    31.188 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.651    31.839    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y9          LUT3 (Prop_lut3_I1_O)        0.124    31.963 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.654    32.617    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I3_O)        0.124    32.741 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.363    34.104    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y14         LUT4 (Prop_lut4_I0_O)        0.124    34.228 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.656    37.883    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.451 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.451    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.070ns  (logic 11.351ns (31.470%)  route 24.719ns (68.530%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=7 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.634     5.218    L_reg/clk_IBUF_BUFG
    SLICE_X58Y11         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.900     7.575    L_reg/M_sm_pac[8]
    SLICE_X56Y12         LUT3 (Prop_lut3_I2_O)        0.124     7.699 r  L_reg/L_7c7c4fdd_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.754     8.453    L_reg/L_7c7c4fdd_remainder0_carry_i_21_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I1_O)        0.124     8.577 r  L_reg/L_7c7c4fdd_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.254     9.831    L_reg/L_7c7c4fdd_remainder0_carry__0_i_9_n_0
    SLICE_X57Y11         LUT2 (Prop_lut2_I1_O)        0.154     9.985 f  L_reg/L_7c7c4fdd_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.814    10.799    L_reg/L_7c7c4fdd_remainder0_carry_i_15_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I3_O)        0.327    11.126 r  L_reg/L_7c7c4fdd_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.130    12.256    L_reg/L_7c7c4fdd_remainder0_carry_i_8_n_0
    SLICE_X55Y8          LUT2 (Prop_lut2_I0_O)        0.124    12.380 r  L_reg/L_7c7c4fdd_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.493    12.873    aseg_driver/decimal_renderer/DI[2]
    SLICE_X57Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.258 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.258    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.592 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.337    14.929    L_reg/L_7c7c4fdd_remainder0[5]
    SLICE_X60Y9          LUT3 (Prop_lut3_I2_O)        0.303    15.232 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.852    16.085    L_reg/i__carry__0_i_18_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I5_O)        0.124    16.209 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.484    16.693    L_reg/i__carry__1_i_15_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I3_O)        0.118    16.811 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.819    17.630    L_reg/i__carry__1_i_9_n_0
    SLICE_X60Y7          LUT5 (Prop_lut5_I4_O)        0.352    17.982 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.845    18.828    L_reg/i__carry_i_19_n_0
    SLICE_X60Y7          LUT3 (Prop_lut3_I0_O)        0.356    19.184 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.841    20.025    L_reg/i__carry_i_11_n_0
    SLICE_X60Y8          LUT2 (Prop_lut2_I1_O)        0.348    20.373 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.656    21.029    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X59Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.536 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.536    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.650 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.650    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.889 f  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.813    22.702    L_reg/L_7c7c4fdd_remainder0_inferred__1/i__carry__2[2]
    SLICE_X61Y10         LUT5 (Prop_lut5_I1_O)        0.302    23.004 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.799    23.803    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y9          LUT5 (Prop_lut5_I0_O)        0.124    23.927 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.985    24.913    L_reg/i__carry_i_14_0
    SLICE_X62Y7          LUT3 (Prop_lut3_I0_O)        0.150    25.063 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    25.518    L_reg/i__carry_i_25_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I0_O)        0.326    25.844 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.892    26.736    L_reg/i__carry_i_14_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I3_O)        0.124    26.860 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.657    27.517    L_reg/i__carry_i_13_n_0
    SLICE_X63Y8          LUT3 (Prop_lut3_I1_O)        0.152    27.669 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.863    28.532    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y8          LUT5 (Prop_lut5_I0_O)        0.332    28.864 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.864    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.414 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.414    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.528 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.528    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.841 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    30.466    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y10         LUT6 (Prop_lut6_I0_O)        0.306    30.772 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    31.064    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I1_O)        0.124    31.188 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.651    31.839    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y9          LUT3 (Prop_lut3_I1_O)        0.124    31.963 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.649    32.612    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I4_O)        0.124    32.736 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.240    33.975    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y14         LUT3 (Prop_lut3_I1_O)        0.124    34.099 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.616    37.715    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.288 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.288    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.469ns  (logic 12.085ns (34.073%)  route 23.384ns (65.927%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X56Y7          FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          1.918     7.591    L_reg/M_sm_pbc[3]
    SLICE_X58Y19         LUT2 (Prop_lut2_I0_O)        0.124     7.715 f  L_reg/L_7c7c4fdd_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           1.052     8.767    L_reg/L_7c7c4fdd_remainder0_carry_i_25__0_n_0
    SLICE_X54Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.891 f  L_reg/L_7c7c4fdd_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.821     9.712    L_reg/L_7c7c4fdd_remainder0_carry_i_12__0_n_0
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.152     9.864 f  L_reg/L_7c7c4fdd_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.908    10.772    L_reg/L_7c7c4fdd_remainder0_carry_i_20__0_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I4_O)        0.352    11.124 r  L_reg/L_7c7c4fdd_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.871    11.995    L_reg/L_7c7c4fdd_remainder0_carry_i_10__0_n_0
    SLICE_X55Y17         LUT4 (Prop_lut4_I1_O)        0.328    12.323 r  L_reg/L_7c7c4fdd_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.323    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.873 r  bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.873    bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_carry_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.207 r  bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.743    13.949    L_reg/L_7c7c4fdd_remainder0_1[5]
    SLICE_X57Y17         LUT3 (Prop_lut3_I2_O)        0.303    14.252 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.290    15.543    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.667 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.505    16.172    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I3_O)        0.150    16.322 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.878    17.200    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I4_O)        0.352    17.552 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.848    18.399    L_reg/i__carry_i_19__1_n_0
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.354    18.753 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.070    19.823    L_reg/i__carry_i_11__1_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.332    20.155 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    20.155    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.688 r  bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.688    bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.805 r  bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.805    bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.128 r  bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.504    22.632    L_reg/L_7c7c4fdd_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X58Y15         LUT5 (Prop_lut5_I4_O)        0.306    22.938 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.158    23.096    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X58Y15         LUT5 (Prop_lut5_I0_O)        0.124    23.220 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.827    24.047    bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__0_0
    SLICE_X60Y13         LUT2 (Prop_lut2_I0_O)        0.124    24.171 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.174    25.345    L_reg/i__carry_i_13__1_0
    SLICE_X60Y15         LUT5 (Prop_lut5_I1_O)        0.146    25.491 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.720    26.211    L_reg/i__carry_i_18__1_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I5_O)        0.328    26.539 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.016    27.556    L_reg/i__carry_i_13__1_n_0
    SLICE_X58Y12         LUT3 (Prop_lut3_I1_O)        0.152    27.708 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.635    28.343    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X59Y12         LUT5 (Prop_lut5_I0_O)        0.326    28.669 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.669    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.219 r  bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.219    bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.333 r  bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.333    bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.646 f  bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.863    30.509    bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X58Y14         LUT6 (Prop_lut6_I0_O)        0.306    30.815 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.280    31.095    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I1_O)        0.124    31.219 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.824    32.043    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I2_O)        0.124    32.167 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.727    32.894    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I5_O)        0.124    33.018 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.022    34.039    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y16         LUT4 (Prop_lut4_I0_O)        0.153    34.192 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.730    36.922    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    40.624 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.624    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.345ns  (logic 11.566ns (32.724%)  route 23.779ns (67.276%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=6 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.634     5.218    L_reg/clk_IBUF_BUFG
    SLICE_X58Y11         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.900     7.575    L_reg/M_sm_pac[8]
    SLICE_X56Y12         LUT3 (Prop_lut3_I2_O)        0.124     7.699 r  L_reg/L_7c7c4fdd_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.754     8.453    L_reg/L_7c7c4fdd_remainder0_carry_i_21_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I1_O)        0.124     8.577 r  L_reg/L_7c7c4fdd_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.254     9.831    L_reg/L_7c7c4fdd_remainder0_carry__0_i_9_n_0
    SLICE_X57Y11         LUT2 (Prop_lut2_I1_O)        0.154     9.985 f  L_reg/L_7c7c4fdd_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.814    10.799    L_reg/L_7c7c4fdd_remainder0_carry_i_15_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I3_O)        0.327    11.126 r  L_reg/L_7c7c4fdd_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.130    12.256    L_reg/L_7c7c4fdd_remainder0_carry_i_8_n_0
    SLICE_X55Y8          LUT2 (Prop_lut2_I0_O)        0.124    12.380 r  L_reg/L_7c7c4fdd_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.493    12.873    aseg_driver/decimal_renderer/DI[2]
    SLICE_X57Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.258 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.258    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.592 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.337    14.929    L_reg/L_7c7c4fdd_remainder0[5]
    SLICE_X60Y9          LUT3 (Prop_lut3_I2_O)        0.303    15.232 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.852    16.085    L_reg/i__carry__0_i_18_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I5_O)        0.124    16.209 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.484    16.693    L_reg/i__carry__1_i_15_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I3_O)        0.118    16.811 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.819    17.630    L_reg/i__carry__1_i_9_n_0
    SLICE_X60Y7          LUT5 (Prop_lut5_I4_O)        0.352    17.982 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.845    18.828    L_reg/i__carry_i_19_n_0
    SLICE_X60Y7          LUT3 (Prop_lut3_I0_O)        0.356    19.184 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.841    20.025    L_reg/i__carry_i_11_n_0
    SLICE_X60Y8          LUT2 (Prop_lut2_I1_O)        0.348    20.373 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.656    21.029    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X59Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.536 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.536    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.650 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.650    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.889 f  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.813    22.702    L_reg/L_7c7c4fdd_remainder0_inferred__1/i__carry__2[2]
    SLICE_X61Y10         LUT5 (Prop_lut5_I1_O)        0.302    23.004 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.799    23.803    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y9          LUT5 (Prop_lut5_I0_O)        0.124    23.927 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.985    24.913    L_reg/i__carry_i_14_0
    SLICE_X62Y7          LUT3 (Prop_lut3_I0_O)        0.150    25.063 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    25.518    L_reg/i__carry_i_25_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I0_O)        0.326    25.844 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.892    26.736    L_reg/i__carry_i_14_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I3_O)        0.124    26.860 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.657    27.517    L_reg/i__carry_i_13_n_0
    SLICE_X63Y8          LUT3 (Prop_lut3_I1_O)        0.152    27.669 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.863    28.532    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y8          LUT5 (Prop_lut5_I0_O)        0.332    28.864 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.864    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.414 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.414    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.528 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.528    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.841 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    30.466    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y10         LUT6 (Prop_lut6_I0_O)        0.306    30.772 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    31.064    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I1_O)        0.124    31.188 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.651    31.839    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y9          LUT3 (Prop_lut3_I1_O)        0.124    31.963 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.649    32.612    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I4_O)        0.124    32.736 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.166    33.901    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.152    34.053 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.750    36.803    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.760    40.564 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.564    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.396ns  (logic 12.153ns (34.333%)  route 23.244ns (65.667%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X56Y7          FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          1.918     7.591    L_reg/M_sm_pbc[3]
    SLICE_X58Y19         LUT2 (Prop_lut2_I0_O)        0.124     7.715 f  L_reg/L_7c7c4fdd_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           1.052     8.767    L_reg/L_7c7c4fdd_remainder0_carry_i_25__0_n_0
    SLICE_X54Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.891 f  L_reg/L_7c7c4fdd_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.821     9.712    L_reg/L_7c7c4fdd_remainder0_carry_i_12__0_n_0
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.152     9.864 f  L_reg/L_7c7c4fdd_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.908    10.772    L_reg/L_7c7c4fdd_remainder0_carry_i_20__0_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I4_O)        0.352    11.124 r  L_reg/L_7c7c4fdd_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.871    11.995    L_reg/L_7c7c4fdd_remainder0_carry_i_10__0_n_0
    SLICE_X55Y17         LUT4 (Prop_lut4_I1_O)        0.328    12.323 r  L_reg/L_7c7c4fdd_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.323    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.873 r  bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.873    bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_carry_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.207 r  bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.743    13.949    L_reg/L_7c7c4fdd_remainder0_1[5]
    SLICE_X57Y17         LUT3 (Prop_lut3_I2_O)        0.303    14.252 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.290    15.543    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.667 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.505    16.172    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I3_O)        0.150    16.322 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.878    17.200    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I4_O)        0.352    17.552 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.848    18.399    L_reg/i__carry_i_19__1_n_0
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.354    18.753 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.070    19.823    L_reg/i__carry_i_11__1_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.332    20.155 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    20.155    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.688 r  bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.688    bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.805 r  bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.805    bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.128 r  bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.504    22.632    L_reg/L_7c7c4fdd_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X58Y15         LUT5 (Prop_lut5_I4_O)        0.306    22.938 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.158    23.096    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X58Y15         LUT5 (Prop_lut5_I0_O)        0.124    23.220 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.827    24.047    bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__0_0
    SLICE_X60Y13         LUT2 (Prop_lut2_I0_O)        0.124    24.171 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.174    25.345    L_reg/i__carry_i_13__1_0
    SLICE_X60Y15         LUT5 (Prop_lut5_I1_O)        0.146    25.491 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.720    26.211    L_reg/i__carry_i_18__1_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I5_O)        0.328    26.539 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.016    27.556    L_reg/i__carry_i_13__1_n_0
    SLICE_X58Y12         LUT3 (Prop_lut3_I1_O)        0.152    27.708 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.635    28.343    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X59Y12         LUT5 (Prop_lut5_I0_O)        0.326    28.669 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.669    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.219 r  bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.219    bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.333 r  bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.333    bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.646 f  bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.863    30.509    bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X58Y14         LUT6 (Prop_lut6_I0_O)        0.306    30.815 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.280    31.095    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I1_O)        0.124    31.219 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.824    32.043    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I2_O)        0.124    32.167 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.727    32.894    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I5_O)        0.124    33.018 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.175    34.192    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y16         LUT4 (Prop_lut4_I0_O)        0.152    34.344 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.437    36.781    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.770    40.551 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.551    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.352ns  (logic 11.869ns (33.574%)  route 23.483ns (66.426%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X56Y7          FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          1.918     7.591    L_reg/M_sm_pbc[3]
    SLICE_X58Y19         LUT2 (Prop_lut2_I0_O)        0.124     7.715 f  L_reg/L_7c7c4fdd_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           1.052     8.767    L_reg/L_7c7c4fdd_remainder0_carry_i_25__0_n_0
    SLICE_X54Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.891 f  L_reg/L_7c7c4fdd_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.821     9.712    L_reg/L_7c7c4fdd_remainder0_carry_i_12__0_n_0
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.152     9.864 f  L_reg/L_7c7c4fdd_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.908    10.772    L_reg/L_7c7c4fdd_remainder0_carry_i_20__0_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I4_O)        0.352    11.124 r  L_reg/L_7c7c4fdd_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.871    11.995    L_reg/L_7c7c4fdd_remainder0_carry_i_10__0_n_0
    SLICE_X55Y17         LUT4 (Prop_lut4_I1_O)        0.328    12.323 r  L_reg/L_7c7c4fdd_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.323    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.873 r  bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.873    bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_carry_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.207 r  bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.743    13.949    L_reg/L_7c7c4fdd_remainder0_1[5]
    SLICE_X57Y17         LUT3 (Prop_lut3_I2_O)        0.303    14.252 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.290    15.543    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.667 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.505    16.172    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I3_O)        0.150    16.322 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.878    17.200    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I4_O)        0.352    17.552 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.848    18.399    L_reg/i__carry_i_19__1_n_0
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.354    18.753 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.070    19.823    L_reg/i__carry_i_11__1_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.332    20.155 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    20.155    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.688 r  bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.688    bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.805 r  bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.805    bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.128 r  bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.504    22.632    L_reg/L_7c7c4fdd_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X58Y15         LUT5 (Prop_lut5_I4_O)        0.306    22.938 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.158    23.096    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X58Y15         LUT5 (Prop_lut5_I0_O)        0.124    23.220 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.827    24.047    bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__0_0
    SLICE_X60Y13         LUT2 (Prop_lut2_I0_O)        0.124    24.171 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.174    25.345    L_reg/i__carry_i_13__1_0
    SLICE_X60Y15         LUT5 (Prop_lut5_I1_O)        0.146    25.491 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.720    26.211    L_reg/i__carry_i_18__1_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I5_O)        0.328    26.539 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.016    27.556    L_reg/i__carry_i_13__1_n_0
    SLICE_X58Y12         LUT3 (Prop_lut3_I1_O)        0.152    27.708 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.635    28.343    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X59Y12         LUT5 (Prop_lut5_I0_O)        0.326    28.669 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.669    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.219 r  bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.219    bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.333 r  bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.333    bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.646 r  bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.863    30.509    bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X58Y14         LUT6 (Prop_lut6_I0_O)        0.306    30.815 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.280    31.095    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I1_O)        0.124    31.219 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.824    32.043    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I2_O)        0.124    32.167 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.727    32.894    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I5_O)        0.124    33.018 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.175    34.192    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y16         LUT4 (Prop_lut4_I1_O)        0.124    34.316 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.676    36.992    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    40.506 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.506    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.247ns  (logic 11.316ns (32.106%)  route 23.931ns (67.894%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=6 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.634     5.218    L_reg/clk_IBUF_BUFG
    SLICE_X58Y11         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.900     7.575    L_reg/M_sm_pac[8]
    SLICE_X56Y12         LUT3 (Prop_lut3_I2_O)        0.124     7.699 r  L_reg/L_7c7c4fdd_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.754     8.453    L_reg/L_7c7c4fdd_remainder0_carry_i_21_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I1_O)        0.124     8.577 r  L_reg/L_7c7c4fdd_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.254     9.831    L_reg/L_7c7c4fdd_remainder0_carry__0_i_9_n_0
    SLICE_X57Y11         LUT2 (Prop_lut2_I1_O)        0.154     9.985 f  L_reg/L_7c7c4fdd_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.814    10.799    L_reg/L_7c7c4fdd_remainder0_carry_i_15_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I3_O)        0.327    11.126 r  L_reg/L_7c7c4fdd_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.130    12.256    L_reg/L_7c7c4fdd_remainder0_carry_i_8_n_0
    SLICE_X55Y8          LUT2 (Prop_lut2_I0_O)        0.124    12.380 r  L_reg/L_7c7c4fdd_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.493    12.873    aseg_driver/decimal_renderer/DI[2]
    SLICE_X57Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.258 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.258    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.592 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.337    14.929    L_reg/L_7c7c4fdd_remainder0[5]
    SLICE_X60Y9          LUT3 (Prop_lut3_I2_O)        0.303    15.232 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.852    16.085    L_reg/i__carry__0_i_18_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I5_O)        0.124    16.209 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.484    16.693    L_reg/i__carry__1_i_15_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I3_O)        0.118    16.811 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.819    17.630    L_reg/i__carry__1_i_9_n_0
    SLICE_X60Y7          LUT5 (Prop_lut5_I4_O)        0.352    17.982 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.845    18.828    L_reg/i__carry_i_19_n_0
    SLICE_X60Y7          LUT3 (Prop_lut3_I0_O)        0.356    19.184 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.841    20.025    L_reg/i__carry_i_11_n_0
    SLICE_X60Y8          LUT2 (Prop_lut2_I1_O)        0.348    20.373 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.656    21.029    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X59Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.536 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.536    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.650 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.650    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.889 f  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.813    22.702    L_reg/L_7c7c4fdd_remainder0_inferred__1/i__carry__2[2]
    SLICE_X61Y10         LUT5 (Prop_lut5_I1_O)        0.302    23.004 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.799    23.803    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y9          LUT5 (Prop_lut5_I0_O)        0.124    23.927 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.985    24.913    L_reg/i__carry_i_14_0
    SLICE_X62Y7          LUT3 (Prop_lut3_I0_O)        0.150    25.063 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    25.518    L_reg/i__carry_i_25_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I0_O)        0.326    25.844 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.892    26.736    L_reg/i__carry_i_14_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I3_O)        0.124    26.860 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.657    27.517    L_reg/i__carry_i_13_n_0
    SLICE_X63Y8          LUT3 (Prop_lut3_I1_O)        0.152    27.669 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.863    28.532    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y8          LUT5 (Prop_lut5_I0_O)        0.332    28.864 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.864    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.414 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.414    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.528 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.528    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.841 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    30.466    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y10         LUT6 (Prop_lut6_I0_O)        0.306    30.772 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    31.064    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I1_O)        0.124    31.188 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.651    31.839    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y9          LUT3 (Prop_lut3_I1_O)        0.124    31.963 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.649    32.612    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I4_O)        0.124    32.736 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.231    33.966    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.124    34.090 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.837    36.927    aseg_OBUF[6]
    M2                   OBUF (Prop_obuf_I_O)         3.538    40.466 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.466    aseg[6]
    M2                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.242ns  (logic 12.088ns (34.299%)  route 23.154ns (65.701%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X56Y7          FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          1.918     7.591    L_reg/M_sm_pbc[3]
    SLICE_X58Y19         LUT2 (Prop_lut2_I0_O)        0.124     7.715 f  L_reg/L_7c7c4fdd_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           1.052     8.767    L_reg/L_7c7c4fdd_remainder0_carry_i_25__0_n_0
    SLICE_X54Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.891 f  L_reg/L_7c7c4fdd_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.821     9.712    L_reg/L_7c7c4fdd_remainder0_carry_i_12__0_n_0
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.152     9.864 f  L_reg/L_7c7c4fdd_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.908    10.772    L_reg/L_7c7c4fdd_remainder0_carry_i_20__0_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I4_O)        0.352    11.124 r  L_reg/L_7c7c4fdd_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.871    11.995    L_reg/L_7c7c4fdd_remainder0_carry_i_10__0_n_0
    SLICE_X55Y17         LUT4 (Prop_lut4_I1_O)        0.328    12.323 r  L_reg/L_7c7c4fdd_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.323    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.873 r  bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.873    bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_carry_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.207 r  bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.743    13.949    L_reg/L_7c7c4fdd_remainder0_1[5]
    SLICE_X57Y17         LUT3 (Prop_lut3_I2_O)        0.303    14.252 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.290    15.543    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.667 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.505    16.172    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I3_O)        0.150    16.322 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.878    17.200    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I4_O)        0.352    17.552 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.848    18.399    L_reg/i__carry_i_19__1_n_0
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.354    18.753 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.070    19.823    L_reg/i__carry_i_11__1_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.332    20.155 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    20.155    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.688 r  bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.688    bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.805 r  bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.805    bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.128 r  bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.504    22.632    L_reg/L_7c7c4fdd_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X58Y15         LUT5 (Prop_lut5_I4_O)        0.306    22.938 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.158    23.096    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X58Y15         LUT5 (Prop_lut5_I0_O)        0.124    23.220 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.827    24.047    bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__0_0
    SLICE_X60Y13         LUT2 (Prop_lut2_I0_O)        0.124    24.171 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.174    25.345    L_reg/i__carry_i_13__1_0
    SLICE_X60Y15         LUT5 (Prop_lut5_I1_O)        0.146    25.491 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.720    26.211    L_reg/i__carry_i_18__1_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I5_O)        0.328    26.539 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.016    27.556    L_reg/i__carry_i_13__1_n_0
    SLICE_X58Y12         LUT3 (Prop_lut3_I1_O)        0.152    27.708 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.635    28.343    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X59Y12         LUT5 (Prop_lut5_I0_O)        0.326    28.669 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.669    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.219 r  bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.219    bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.333 r  bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.333    bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.646 r  bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.863    30.509    bseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X58Y14         LUT6 (Prop_lut6_I0_O)        0.306    30.815 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.280    31.095    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I1_O)        0.124    31.219 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.826    32.045    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y15         LUT3 (Prop_lut3_I1_O)        0.124    32.169 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.602    32.771    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I4_O)        0.124    32.895 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.161    34.056    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y16         LUT4 (Prop_lut4_I0_O)        0.146    34.202 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.484    36.686    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.711    40.397 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.397    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.140ns  (logic 11.543ns (32.849%)  route 23.597ns (67.151%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=6 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.634     5.218    L_reg/clk_IBUF_BUFG
    SLICE_X58Y11         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.900     7.575    L_reg/M_sm_pac[8]
    SLICE_X56Y12         LUT3 (Prop_lut3_I2_O)        0.124     7.699 r  L_reg/L_7c7c4fdd_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.754     8.453    L_reg/L_7c7c4fdd_remainder0_carry_i_21_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I1_O)        0.124     8.577 r  L_reg/L_7c7c4fdd_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.254     9.831    L_reg/L_7c7c4fdd_remainder0_carry__0_i_9_n_0
    SLICE_X57Y11         LUT2 (Prop_lut2_I1_O)        0.154     9.985 f  L_reg/L_7c7c4fdd_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.814    10.799    L_reg/L_7c7c4fdd_remainder0_carry_i_15_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I3_O)        0.327    11.126 r  L_reg/L_7c7c4fdd_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.130    12.256    L_reg/L_7c7c4fdd_remainder0_carry_i_8_n_0
    SLICE_X55Y8          LUT2 (Prop_lut2_I0_O)        0.124    12.380 r  L_reg/L_7c7c4fdd_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.493    12.873    aseg_driver/decimal_renderer/DI[2]
    SLICE_X57Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.258 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.258    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.592 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.337    14.929    L_reg/L_7c7c4fdd_remainder0[5]
    SLICE_X60Y9          LUT3 (Prop_lut3_I2_O)        0.303    15.232 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.852    16.085    L_reg/i__carry__0_i_18_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I5_O)        0.124    16.209 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.484    16.693    L_reg/i__carry__1_i_15_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I3_O)        0.118    16.811 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.819    17.630    L_reg/i__carry__1_i_9_n_0
    SLICE_X60Y7          LUT5 (Prop_lut5_I4_O)        0.352    17.982 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.845    18.828    L_reg/i__carry_i_19_n_0
    SLICE_X60Y7          LUT3 (Prop_lut3_I0_O)        0.356    19.184 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.841    20.025    L_reg/i__carry_i_11_n_0
    SLICE_X60Y8          LUT2 (Prop_lut2_I1_O)        0.348    20.373 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.656    21.029    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X59Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.536 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.536    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.650 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.650    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.889 f  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.813    22.702    L_reg/L_7c7c4fdd_remainder0_inferred__1/i__carry__2[2]
    SLICE_X61Y10         LUT5 (Prop_lut5_I1_O)        0.302    23.004 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.799    23.803    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y9          LUT5 (Prop_lut5_I0_O)        0.124    23.927 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.985    24.913    L_reg/i__carry_i_14_0
    SLICE_X62Y7          LUT3 (Prop_lut3_I0_O)        0.150    25.063 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    25.518    L_reg/i__carry_i_25_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I0_O)        0.326    25.844 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.892    26.736    L_reg/i__carry_i_14_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I3_O)        0.124    26.860 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.657    27.517    L_reg/i__carry_i_13_n_0
    SLICE_X63Y8          LUT3 (Prop_lut3_I1_O)        0.152    27.669 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.863    28.532    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y8          LUT5 (Prop_lut5_I0_O)        0.332    28.864 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.864    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.414 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.414    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.528 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.528    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.841 r  aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    30.466    aseg_driver/decimal_renderer/L_7c7c4fdd_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y10         LUT6 (Prop_lut6_I0_O)        0.306    30.772 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    31.064    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I1_O)        0.124    31.188 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.651    31.839    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y9          LUT3 (Prop_lut3_I1_O)        0.124    31.963 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.649    32.612    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I4_O)        0.124    32.736 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.231    33.966    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.153    34.119 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.503    36.622    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    40.358 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.358    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.181ns  (logic 1.432ns (65.667%)  route 0.749ns (34.333%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.591     1.535    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.164     1.699 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.117     1.816    aseg_driver/ctr/S[0]
    SLICE_X65Y13         LUT2 (Prop_lut2_I1_O)        0.045     1.861 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.631     2.492    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     3.715 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.715    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.221ns  (logic 1.431ns (64.423%)  route 0.790ns (35.577%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.587     1.531    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.314     1.985    bseg_driver/ctr/S[0]
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.045     2.030 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.477     2.507    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.752 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.752    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.266ns  (logic 1.433ns (63.244%)  route 0.833ns (36.756%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.587     1.531    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.672 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.363     2.034    bseg_driver/ctr/S[1]
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.045     2.079 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.470     2.550    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.797 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.797    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.318ns  (logic 1.458ns (62.888%)  route 0.860ns (37.112%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.587     1.531    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.672 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.314     1.985    bseg_driver/ctr/S[0]
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.048     2.033 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.547     2.580    bseg_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.269     3.848 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.848    bseg[5]
    N4                                                                r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.325ns  (logic 1.469ns (63.165%)  route 0.857ns (36.835%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.587     1.531    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.363     2.034    bseg_driver/ctr/S[1]
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.043     2.077 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.494     2.571    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.285     3.856 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.856    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.345ns  (logic 1.442ns (61.499%)  route 0.903ns (38.501%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.591     1.535    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.118     1.817    aseg_driver/ctr/S[0]
    SLICE_X65Y13         LUT2 (Prop_lut2_I0_O)        0.045     1.862 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.784     2.647    aseg_OBUF[7]
    M1                   OBUF (Prop_obuf_I_O)         1.233     3.880 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.880    aseg[7]
    M1                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 1.509ns (64.097%)  route 0.845ns (35.903%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.591     1.535    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.117     1.816    aseg_driver/ctr/S[0]
    SLICE_X65Y13         LUT2 (Prop_lut2_I1_O)        0.048     1.864 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.728     2.592    aseg_OBUF[11]
    P1                   OBUF (Prop_obuf_I_O)         1.297     3.889 r  aseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.889    aseg[11]
    P1                                                                r  aseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.367ns  (logic 1.383ns (58.414%)  route 0.985ns (41.586%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X62Y3          FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y3          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.985     2.664    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.906 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.906    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.414ns  (logic 1.505ns (62.354%)  route 0.909ns (37.646%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.591     1.535    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.164     1.699 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.118     1.817    aseg_driver/ctr/S[0]
    SLICE_X65Y13         LUT2 (Prop_lut2_I1_O)        0.049     1.866 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.790     2.656    aseg_OBUF[8]
    P4                   OBUF (Prop_obuf_I_O)         1.292     3.948 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.948    aseg[8]
    P4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.453ns  (logic 1.350ns (55.024%)  route 1.103ns (44.976%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X61Y2          FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           1.103     2.783    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.991 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.991    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.350ns  (logic 1.643ns (30.707%)  route 3.707ns (69.293%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.834     4.353    reset_cond/butt_reset_IBUF
    SLICE_X58Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.477 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.873     5.350    reset_cond/M_reset_cond_in
    SLICE_X60Y19         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.507     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y19         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.350ns  (logic 1.643ns (30.707%)  route 3.707ns (69.293%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.834     4.353    reset_cond/butt_reset_IBUF
    SLICE_X58Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.477 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.873     5.350    reset_cond/M_reset_cond_in
    SLICE_X60Y19         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.507     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y19         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.307ns  (logic 1.643ns (30.956%)  route 3.664ns (69.044%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.834     4.353    reset_cond/butt_reset_IBUF
    SLICE_X58Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.477 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.830     5.307    reset_cond/M_reset_cond_in
    SLICE_X60Y18         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.508     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y18         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.307ns  (logic 1.643ns (30.956%)  route 3.664ns (69.044%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.834     4.353    reset_cond/butt_reset_IBUF
    SLICE_X58Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.477 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.830     5.307    reset_cond/M_reset_cond_in
    SLICE_X60Y18         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.508     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y18         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_2038247033[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.514ns  (logic 1.639ns (36.295%)  route 2.876ns (63.705%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.876     4.390    forLoop_idx_0_2038247033[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X35Y1          LUT1 (Prop_lut1_I0_O)        0.124     4.514 r  forLoop_idx_0_2038247033[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.514    forLoop_idx_0_2038247033[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X35Y1          FDRE                                         r  forLoop_idx_0_2038247033[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.445     4.850    forLoop_idx_0_2038247033[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X35Y1          FDRE                                         r  forLoop_idx_0_2038247033[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.228ns  (logic 1.641ns (38.821%)  route 2.587ns (61.179%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.587     4.104    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X35Y1          LUT1 (Prop_lut1_I0_O)        0.124     4.228 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.228    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X35Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.445     4.850    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X35Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_229072227[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.207ns  (logic 1.624ns (38.605%)  route 2.583ns (61.395%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.583     4.083    forLoop_idx_0_229072227[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y1          LUT1 (Prop_lut1_I0_O)        0.124     4.207 r  forLoop_idx_0_229072227[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.207    forLoop_idx_0_229072227[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X32Y1          FDRE                                         r  forLoop_idx_0_229072227[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.446     4.851    forLoop_idx_0_229072227[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y1          FDRE                                         r  forLoop_idx_0_229072227[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_229072227[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.092ns  (logic 1.653ns (40.401%)  route 2.439ns (59.599%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.439     3.968    forLoop_idx_0_229072227[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y0          LUT1 (Prop_lut1_I0_O)        0.124     4.092 r  forLoop_idx_0_229072227[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.092    forLoop_idx_0_229072227[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y0          FDRE                                         r  forLoop_idx_0_229072227[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.448     4.853    forLoop_idx_0_229072227[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  forLoop_idx_0_229072227[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2038247033[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.794ns  (logic 1.640ns (43.230%)  route 2.154ns (56.770%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.154     3.670    forLoop_idx_0_2038247033[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y6          LUT1 (Prop_lut1_I0_O)        0.124     3.794 r  forLoop_idx_0_2038247033[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.794    forLoop_idx_0_2038247033[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X28Y6          FDRE                                         r  forLoop_idx_0_2038247033[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.447     4.852    forLoop_idx_0_2038247033[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y6          FDRE                                         r  forLoop_idx_0_2038247033[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_229072227[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.701ns  (logic 1.658ns (44.804%)  route 2.043ns (55.196%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.043     3.577    forLoop_idx_0_229072227[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y6          LUT1 (Prop_lut1_I0_O)        0.124     3.701 r  forLoop_idx_0_229072227[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.701    forLoop_idx_0_229072227[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X14Y6          FDRE                                         r  forLoop_idx_0_229072227[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.450     4.855    forLoop_idx_0_229072227[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X14Y6          FDRE                                         r  forLoop_idx_0_229072227[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_229072227[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.208ns  (logic 0.347ns (28.705%)  route 0.861ns (71.295%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.861     1.163    forLoop_idx_0_229072227[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y6          LUT1 (Prop_lut1_I0_O)        0.045     1.208 r  forLoop_idx_0_229072227[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.208    forLoop_idx_0_229072227[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X14Y6          FDRE                                         r  forLoop_idx_0_229072227[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.836     2.026    forLoop_idx_0_229072227[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X14Y6          FDRE                                         r  forLoop_idx_0_229072227[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_229072227[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.218ns  (logic 0.319ns (26.175%)  route 0.899ns (73.825%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.899     1.173    forLoop_idx_0_229072227[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.218 r  forLoop_idx_0_229072227[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.218    forLoop_idx_0_229072227[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X28Y8          FDRE                                         r  forLoop_idx_0_229072227[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.832     2.022    forLoop_idx_0_229072227[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y8          FDRE                                         r  forLoop_idx_0_229072227[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2038247033[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.324ns  (logic 0.329ns (24.810%)  route 0.996ns (75.190%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.996     1.279    forLoop_idx_0_2038247033[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y6          LUT1 (Prop_lut1_I0_O)        0.045     1.324 r  forLoop_idx_0_2038247033[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.324    forLoop_idx_0_2038247033[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X28Y6          FDRE                                         r  forLoop_idx_0_2038247033[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.833     2.023    forLoop_idx_0_2038247033[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y6          FDRE                                         r  forLoop_idx_0_2038247033[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_229072227[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.419ns  (logic 0.341ns (24.060%)  route 1.078ns (75.940%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.078     1.374    forLoop_idx_0_229072227[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y0          LUT1 (Prop_lut1_I0_O)        0.045     1.419 r  forLoop_idx_0_229072227[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.419    forLoop_idx_0_229072227[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y0          FDRE                                         r  forLoop_idx_0_229072227[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.834     2.024    forLoop_idx_0_229072227[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  forLoop_idx_0_229072227[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_229072227[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.433ns  (logic 0.313ns (21.834%)  route 1.120ns (78.166%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.120     1.388    forLoop_idx_0_229072227[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y1          LUT1 (Prop_lut1_I0_O)        0.045     1.433 r  forLoop_idx_0_229072227[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.433    forLoop_idx_0_229072227[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X32Y1          FDRE                                         r  forLoop_idx_0_229072227[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.833     2.023    forLoop_idx_0_229072227[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y1          FDRE                                         r  forLoop_idx_0_229072227[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.482ns  (logic 0.330ns (22.266%)  route 1.152ns (77.734%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.152     1.437    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X35Y1          LUT1 (Prop_lut1_I0_O)        0.045     1.482 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.482    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X35Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.832     2.022    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X35Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_2038247033[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.582ns  (logic 0.327ns (20.672%)  route 1.255ns (79.328%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.255     1.537    forLoop_idx_0_2038247033[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X35Y1          LUT1 (Prop_lut1_I0_O)        0.045     1.582 r  forLoop_idx_0_2038247033[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.582    forLoop_idx_0_2038247033[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X35Y1          FDRE                                         r  forLoop_idx_0_2038247033[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.832     2.022    forLoop_idx_0_2038247033[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X35Y1          FDRE                                         r  forLoop_idx_0_2038247033[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.973ns  (logic 0.331ns (16.796%)  route 1.641ns (83.204%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.326     1.612    reset_cond/butt_reset_IBUF
    SLICE_X58Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.657 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.315     1.973    reset_cond/M_reset_cond_in
    SLICE_X60Y18         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.855     2.045    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y18         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.973ns  (logic 0.331ns (16.796%)  route 1.641ns (83.204%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.326     1.612    reset_cond/butt_reset_IBUF
    SLICE_X58Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.657 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.315     1.973    reset_cond/M_reset_cond_in
    SLICE_X60Y18         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.855     2.045    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y18         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.988ns  (logic 0.331ns (16.670%)  route 1.656ns (83.330%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.326     1.612    reset_cond/butt_reset_IBUF
    SLICE_X58Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.657 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.330     1.988    reset_cond/M_reset_cond_in
    SLICE_X60Y19         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.854     2.044    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y19         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C





