#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f57b90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f4bd00 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x1f58ee0 .functor NOT 1, L_0x1f97b10, C4<0>, C4<0>, C4<0>;
L_0x1f97940 .functor XOR 298, L_0x1f976e0, L_0x1f978a0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1f97a50 .functor XOR 298, L_0x1f97940, L_0x1f979b0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1f94e30_0 .net *"_ivl_10", 297 0, L_0x1f979b0;  1 drivers
v0x1f94f30_0 .net *"_ivl_12", 297 0, L_0x1f97a50;  1 drivers
v0x1f95010_0 .net *"_ivl_2", 297 0, L_0x1f97640;  1 drivers
v0x1f950d0_0 .net *"_ivl_4", 297 0, L_0x1f976e0;  1 drivers
v0x1f951b0_0 .net *"_ivl_6", 297 0, L_0x1f978a0;  1 drivers
v0x1f952e0_0 .net *"_ivl_8", 297 0, L_0x1f97940;  1 drivers
v0x1f953c0_0 .var "clk", 0 0;
v0x1f95460_0 .net "in", 99 0, v0x1f93b50_0;  1 drivers
v0x1f95500_0 .net "out_any_dut", 99 1, L_0x1f96fc0;  1 drivers
v0x1f95650_0 .net "out_any_ref", 99 1, L_0x1f963e0;  1 drivers
v0x1f95720_0 .net "out_both_dut", 98 0, L_0x1f96b90;  1 drivers
v0x1f957f0_0 .net "out_both_ref", 98 0, L_0x1f95fd0;  1 drivers
v0x1f958c0_0 .net "out_different_dut", 99 0, L_0x1f97320;  1 drivers
v0x1f95990_0 .net "out_different_ref", 99 0, L_0x1f96940;  1 drivers
v0x1f95a60_0 .var/2u "stats1", 287 0;
v0x1f95b20_0 .var/2u "strobe", 0 0;
v0x1f95be0_0 .net "tb_match", 0 0, L_0x1f97b10;  1 drivers
v0x1f95cb0_0 .net "tb_mismatch", 0 0, L_0x1f58ee0;  1 drivers
E_0x1f5e3d0/0 .event negedge, v0x1f93a70_0;
E_0x1f5e3d0/1 .event posedge, v0x1f93a70_0;
E_0x1f5e3d0 .event/or E_0x1f5e3d0/0, E_0x1f5e3d0/1;
L_0x1f97640 .concat [ 100 99 99 0], L_0x1f96940, L_0x1f963e0, L_0x1f95fd0;
L_0x1f976e0 .concat [ 100 99 99 0], L_0x1f96940, L_0x1f963e0, L_0x1f95fd0;
L_0x1f978a0 .concat [ 100 99 99 0], L_0x1f97320, L_0x1f96fc0, L_0x1f96b90;
L_0x1f979b0 .concat [ 100 99 99 0], L_0x1f96940, L_0x1f963e0, L_0x1f95fd0;
L_0x1f97b10 .cmp/eeq 298, L_0x1f97640, L_0x1f97a50;
S_0x1f4baa0 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x1f4bd00;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x1f58f50 .functor AND 100, v0x1f93b50_0, L_0x1f95e40, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x1f96320 .functor OR 100, v0x1f93b50_0, L_0x1f961e0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1f96940 .functor XOR 100, v0x1f93b50_0, L_0x1f96800, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1f64ff0_0 .net *"_ivl_1", 98 0, L_0x1f95da0;  1 drivers
v0x1f92ae0_0 .net *"_ivl_11", 98 0, L_0x1f96110;  1 drivers
v0x1f92bc0_0 .net *"_ivl_12", 99 0, L_0x1f961e0;  1 drivers
L_0x7f2738372060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f92c80_0 .net *"_ivl_15", 0 0, L_0x7f2738372060;  1 drivers
v0x1f92d60_0 .net *"_ivl_16", 99 0, L_0x1f96320;  1 drivers
v0x1f92e90_0 .net *"_ivl_2", 99 0, L_0x1f95e40;  1 drivers
v0x1f92f70_0 .net *"_ivl_21", 0 0, L_0x1f96560;  1 drivers
v0x1f93050_0 .net *"_ivl_23", 98 0, L_0x1f96710;  1 drivers
v0x1f93130_0 .net *"_ivl_24", 99 0, L_0x1f96800;  1 drivers
L_0x7f2738372018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f932a0_0 .net *"_ivl_5", 0 0, L_0x7f2738372018;  1 drivers
v0x1f93380_0 .net *"_ivl_6", 99 0, L_0x1f58f50;  1 drivers
v0x1f93460_0 .net "in", 99 0, v0x1f93b50_0;  alias, 1 drivers
v0x1f93540_0 .net "out_any", 99 1, L_0x1f963e0;  alias, 1 drivers
v0x1f93620_0 .net "out_both", 98 0, L_0x1f95fd0;  alias, 1 drivers
v0x1f93700_0 .net "out_different", 99 0, L_0x1f96940;  alias, 1 drivers
L_0x1f95da0 .part v0x1f93b50_0, 1, 99;
L_0x1f95e40 .concat [ 99 1 0 0], L_0x1f95da0, L_0x7f2738372018;
L_0x1f95fd0 .part L_0x1f58f50, 0, 99;
L_0x1f96110 .part v0x1f93b50_0, 1, 99;
L_0x1f961e0 .concat [ 99 1 0 0], L_0x1f96110, L_0x7f2738372060;
L_0x1f963e0 .part L_0x1f96320, 0, 99;
L_0x1f96560 .part v0x1f93b50_0, 0, 1;
L_0x1f96710 .part v0x1f93b50_0, 1, 99;
L_0x1f96800 .concat [ 99 1 0 0], L_0x1f96710, L_0x1f96560;
S_0x1f93860 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x1f4bd00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0x1f93a70_0 .net "clk", 0 0, v0x1f953c0_0;  1 drivers
v0x1f93b50_0 .var "in", 99 0;
v0x1f93c10_0 .net "tb_match", 0 0, L_0x1f97b10;  alias, 1 drivers
E_0x1f5df50 .event posedge, v0x1f93a70_0;
E_0x1f5e860 .event negedge, v0x1f93a70_0;
S_0x1f93d10 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x1f4bd00;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x1f96b90 .functor AND 99, L_0x1f96a50, L_0x1f96af0, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x1f96f00 .functor OR 100, v0x1f93b50_0, L_0x1f96d90, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1f97320 .functor XOR 100, v0x1f93b50_0, L_0x1f971e0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1f93f80_0 .net *"_ivl_1", 98 0, L_0x1f96a50;  1 drivers
L_0x7f27383720a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f94040_0 .net *"_ivl_10", 0 0, L_0x7f27383720a8;  1 drivers
v0x1f94120_0 .net *"_ivl_12", 99 0, L_0x1f96f00;  1 drivers
v0x1f94210_0 .net *"_ivl_16", 99 0, L_0x1f971e0;  1 drivers
v0x1f942f0_0 .net *"_ivl_18", 98 0, L_0x1f97100;  1 drivers
L_0x7f27383720f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f94420_0 .net *"_ivl_20", 0 0, L_0x7f27383720f0;  1 drivers
v0x1f94500_0 .net *"_ivl_3", 98 0, L_0x1f96af0;  1 drivers
v0x1f945e0_0 .net *"_ivl_6", 99 0, L_0x1f96d90;  1 drivers
v0x1f946c0_0 .net *"_ivl_8", 98 0, L_0x1f96cf0;  1 drivers
v0x1f94830_0 .net "in", 99 0, v0x1f93b50_0;  alias, 1 drivers
v0x1f948f0_0 .net "out_any", 99 1, L_0x1f96fc0;  alias, 1 drivers
v0x1f949d0_0 .net "out_both", 98 0, L_0x1f96b90;  alias, 1 drivers
v0x1f94ab0_0 .net "out_different", 99 0, L_0x1f97320;  alias, 1 drivers
L_0x1f96a50 .part v0x1f93b50_0, 0, 99;
L_0x1f96af0 .part v0x1f93b50_0, 1, 99;
L_0x1f96cf0 .part v0x1f93b50_0, 0, 99;
L_0x1f96d90 .concat [ 1 99 0 0], L_0x7f27383720a8, L_0x1f96cf0;
L_0x1f96fc0 .part L_0x1f96f00, 0, 99;
L_0x1f97100 .part v0x1f93b50_0, 0, 99;
L_0x1f971e0 .concat [ 1 99 0 0], L_0x7f27383720f0, L_0x1f97100;
S_0x1f94c10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1f4bd00;
 .timescale -12 -12;
E_0x1f48a20 .event anyedge, v0x1f95b20_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f95b20_0;
    %nor/r;
    %assign/vec4 v0x1f95b20_0, 0;
    %wait E_0x1f48a20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f93860;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1f93b50_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f5e860;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1f93b50_0, 0;
    %wait E_0x1f5df50;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1f93b50_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1f4bd00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f953c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f95b20_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1f4bd00;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f953c0_0;
    %inv;
    %store/vec4 v0x1f953c0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1f4bd00;
T_4 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f93a70_0, v0x1f95cb0_0, v0x1f95460_0, v0x1f957f0_0, v0x1f95720_0, v0x1f95650_0, v0x1f95500_0, v0x1f95990_0, v0x1f958c0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1f4bd00;
T_5 ;
    %load/vec4 v0x1f95a60_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1f95a60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f95a60_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1f95a60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x1f95a60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f95a60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_5.3 ;
    %load/vec4 v0x1f95a60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x1f95a60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f95a60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_5.5 ;
    %load/vec4 v0x1f95a60_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1f95a60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f95a60_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1f95a60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1f4bd00;
T_6 ;
    %wait E_0x1f5e3d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f95a60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f95a60_0, 4, 32;
    %load/vec4 v0x1f95be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1f95a60_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f95a60_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f95a60_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f95a60_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1f957f0_0;
    %load/vec4 v0x1f957f0_0;
    %load/vec4 v0x1f95720_0;
    %xor;
    %load/vec4 v0x1f957f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1f95a60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f95a60_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1f95a60_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f95a60_0, 4, 32;
T_6.4 ;
    %load/vec4 v0x1f95650_0;
    %load/vec4 v0x1f95650_0;
    %load/vec4 v0x1f95500_0;
    %xor;
    %load/vec4 v0x1f95650_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.8, 6;
    %load/vec4 v0x1f95a60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f95a60_0, 4, 32;
T_6.10 ;
    %load/vec4 v0x1f95a60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f95a60_0, 4, 32;
T_6.8 ;
    %load/vec4 v0x1f95990_0;
    %load/vec4 v0x1f95990_0;
    %load/vec4 v0x1f958c0_0;
    %xor;
    %load/vec4 v0x1f95990_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.12, 6;
    %load/vec4 v0x1f95a60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f95a60_0, 4, 32;
T_6.14 ;
    %load/vec4 v0x1f95a60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f95a60_0, 4, 32;
T_6.12 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/machine/gatesv100/iter1/response4/top_module.sv";
