// Marina Bellido 
// mbellido@hmc.edu
// 2/9/2025
// Lab2: clockisolation -> TODO EXPLANATION
	

//MODULE TO TEST CLOCK :
// Marina Bellido 
// mbellido@hmc.edu
// 2/9/2025
// -> TODO EXPLANATION
	

module clockisolation(
     input logic reset, clk,
	 output logic clk_signal);
	//Lab1 starter code: Blink at 2.4Hz

   logic [23:0] counter; //initializing counter
  
   // Counter
   always_ff @(posedge clk, negedge reset) begin
     if(reset == 0) begin
		 counter <= 0;
		 clk_signal <= 0;
	 end else begin           
		 if(counter == 23'd1_999)begin  //5M cycles to flip the LED
			 counter <= 0;
			 clk_signal <= ~clk_signal; //flip the LED
		 end else begin
			counter <= counter + 1;
		 end
		 end
     end 
Endmodule

