

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:2,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
fa24d9d62d9e9d43df0eb292e3b27e2e  /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS > _cuobjdump_complete_output_CVV2jh"
Parsing file _cuobjdump_complete_output_CVV2jh
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x404fc4, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_SRpaaL"
Running: cat _ptx_SRpaaL | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_sZZl1e
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_sZZl1e --output-file  /dev/null 2> _ptx_SRpaaLinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_SRpaaL _ptx2_sZZl1e _ptx_SRpaaLinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(52,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92000 (ipc=184.0) sim_rate=46000 (inst/sec) elapsed = 0:0:00:02 / Tue Apr 16 16:48:48 2019
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(56,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 239393 (ipc=239.4) sim_rate=79797 (inst/sec) elapsed = 0:0:00:03 / Tue Apr 16 16:48:49 2019
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(44,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1267,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1268,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1279,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1279,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1280,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1281,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1285,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1285,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1285,0), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1286,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1287,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1287,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1287,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1288,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1288,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1289,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1289,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1290,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1290,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1291,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1291,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1291,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1291,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1292,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1293,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1294,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1295,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1297,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1297,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1297,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1297,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1299,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1300,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1300,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1301,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1303,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1303,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1303,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1303,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1304,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1305,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1306,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1306,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1307,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1308,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1309,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1309,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1309,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1310,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1310,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1311,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1311,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1315,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1315,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1315,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1316,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1316,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1316,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1317,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1317,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1318,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1318,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1319,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1321,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1322,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1322,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1322,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1323,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1323,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1324,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1324,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1328,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1329,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1329,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1329,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1329,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1330,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1330,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1331,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1332,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1333,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1333,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1334,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1334,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1335,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1335,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1335,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1335,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1336,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1336,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1337,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1337,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1338,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1339,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1339,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1339,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1339,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1340,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1341,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1342,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1343,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1344,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1345,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1345,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1345,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1345,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1346,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1347,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1348,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1348,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1349,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1349,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1350,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1351,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1351,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1351,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1351,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1351,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1351,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1352,0)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1352,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1353,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1353,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1354,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1355,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1357,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1357,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1357,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1357,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1358,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1358,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1358,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1359,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1359,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1360,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1360,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1361,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1363,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1363,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1364,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1365,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1370,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1370,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1371,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1372,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1372,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1372,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1373,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1374,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1376,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1376,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1377,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1378,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1379,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1379,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1380,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1381,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1382,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1382,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1383,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1384,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(159,0,0) tid=(182,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(114,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 459048 (ipc=306.0) sim_rate=114762 (inst/sec) elapsed = 0:0:00:04 / Tue Apr 16 16:48:50 2019
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(175,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1763,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1764,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1769,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1770,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1778,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1779,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1788,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1789,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1792,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1793,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1801,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1801,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1802,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1802,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1802,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1803,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1803,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1803,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1807,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1808,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1812,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1812,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1813,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1818,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1818,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1819,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1820,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1829,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1830,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1833,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1834,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1836,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1837,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1844,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1845,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1847,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1848,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1849,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1852,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1853,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1860,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1861,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1863,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1864,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1864,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1865,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1868,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1869,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1870,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1871,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1871,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1872,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1873,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1873,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1873,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1874,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1875,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1875,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1876,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1876,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1876,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1877,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1877,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1881,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1882,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1883,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1885,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1886,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1888,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1889,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1895,0), 5 CTAs running
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(197,0,0) tid=(109,0,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1896,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1898,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1898,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1899,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1899,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1899,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1899,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1899,0), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1900,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1900,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1900,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1901,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1902,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1909,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1910,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1912,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1912,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1913,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1914,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1932,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1932,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1932,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1933,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1933,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1934,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1934,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1935,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1939,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1939,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1940,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1940,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1940,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1941,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1944,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1945,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1948,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1949,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1949,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1950,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1951,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1952,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1959,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1959,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1960,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1961,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1967,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1967,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1968,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1969,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1972,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1973,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1982,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1983,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1984,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1985,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1985,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1986,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1987,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1988,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1994,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1995,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1996,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1997,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 725041 (ipc=362.5) sim_rate=120840 (inst/sec) elapsed = 0:0:00:06 / Tue Apr 16 16:48:52 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2004,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2004,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(2005,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2005,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(2006,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(2006,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2006,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2007,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2008,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2015,0), 5 CTAs running
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(195,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2018,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2027,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2034,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2039,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2048,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2050,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2053,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2076,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(248,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2185,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2205,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2245,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2246,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2247,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2254,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2259,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2262,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2305,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2308,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2310,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2312,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2313,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2316,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2316,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2317,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2322,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2326,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2338,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2341,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2356,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2358,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2358,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2373,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2377,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2382,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2383,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2383,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2386,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2387,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2390,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2391,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2400,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2402,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2404,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2406,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2406,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2406,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2407,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2409,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2417,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2418,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2419,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2423,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2429,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2431,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2436,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2439,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2443,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2443,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2448,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2449,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2451,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2453,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2455,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2459,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2460,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2461,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2462,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2467,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2470,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2471,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2471,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2473,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2477,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2481,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2485,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2491,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 916693 (ipc=366.7) sim_rate=130956 (inst/sec) elapsed = 0:0:00:07 / Tue Apr 16 16:48:53 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2505,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2507,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2521,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5947,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5948
gpu_sim_insn = 917736
gpu_ipc =     154.2932
gpu_tot_sim_cycle = 5948
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     154.2932
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 207
gpu_total_sim_rate=131105

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19521
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0493
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[10]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[11]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[13]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18559
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7237	W0_Idle:18628	W0_Scoreboard:24374	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 29 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 264 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5947 
mrq_lat_table:365 	38 	63 	61 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29 	535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	339 	187 	12 	0 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1584         0      5929         0         0         0         0         0         0         0       954       915      1787      1779         0         0 
dram[1]:      1197         0         0         0         0         0         0         0         0         0       959       916      1797      1766         0      3990 
dram[2]:         0         0         0      3113         0      1632         0         0         0      4325       947       925      1787      1569         0         0 
dram[3]:         0         0         0      5122         0      4724         0         0         0         0       963       938      1800      1774         0         0 
dram[4]:         0      3916         0         0         0      5522         0         0         0         0      1272      2575      1763      1785      3182         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       919       944      1772      1797      5594         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1055    none         125    none      none      none      none      none      none      none         267       270       275       268    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         273       270       269       270    none         262
dram[2]:     none      none      none         126    none         268    none      none      none         126       268       266       266       252    none      none  
dram[3]:     none      none      none         126    none         126    none      none      none      none         274       284       277       271    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         297       256       267       274       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         264       269       267       273       268    none  
maximum mf latency per bank:
dram[0]:        283         0       251         0         0         0         0         0         0         0       283       287       281       291         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       287       292       305       316         0       268
dram[2]:          0         0         0       252         0       268         0         0         0       252       288       278       291       276         0         0
dram[3]:          0         0         0       252         0       252         0         0         0         0       277       301       284       308         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       277       286       279       301       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       277       284       296       302       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7feb7ebb3920 :  mf: uid= 35855, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5945), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7656 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.04662
n_activity=971 dram_eff=0.3769
bk0: 8a 7750i bk1: 0a 7847i bk2: 2a 7827i bk3: 0a 7848i bk4: 0a 7849i bk5: 0a 7850i bk6: 0a 7852i bk7: 0a 7852i bk8: 0a 7853i bk9: 0a 7853i bk10: 40a 7736i bk11: 44a 7671i bk12: 44a 7734i bk13: 44a 7674i bk14: 0a 7849i bk15: 0a 7850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0412686
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7659 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.04738
n_activity=876 dram_eff=0.4247
bk0: 4a 7827i bk1: 0a 7847i bk2: 0a 7849i bk3: 0a 7849i bk4: 0a 7850i bk5: 0a 7850i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7854i bk9: 0a 7854i bk10: 40a 7714i bk11: 44a 7672i bk12: 48a 7705i bk13: 44a 7652i bk14: 0a 7850i bk15: 6a 7825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.041396
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7665 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.0456
n_activity=884 dram_eff=0.405
bk0: 0a 7850i bk1: 0a 7851i bk2: 0a 7852i bk3: 2a 7829i bk4: 0a 7850i bk5: 2a 7834i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7855i bk9: 2a 7832i bk10: 40a 7740i bk11: 44a 7700i bk12: 44a 7721i bk13: 42a 7702i bk14: 0a 7848i bk15: 0a 7848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0175774
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7671 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.04433
n_activity=769 dram_eff=0.4525
bk0: 0a 7850i bk1: 0a 7851i bk2: 0a 7851i bk3: 2a 7830i bk4: 0a 7851i bk5: 2a 7828i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7853i bk9: 0a 7854i bk10: 40a 7724i bk11: 44a 7628i bk12: 44a 7720i bk13: 40a 7667i bk14: 0a 7847i bk15: 0a 7847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.042415
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7648 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.0484
n_activity=934 dram_eff=0.4069
bk0: 0a 7846i bk1: 2a 7827i bk2: 0a 7850i bk3: 0a 7850i bk4: 0a 7851i bk5: 2a 7831i bk6: 0a 7853i bk7: 0a 7854i bk8: 0a 7856i bk9: 0a 7856i bk10: 48a 7668i bk11: 46a 7634i bk12: 44a 7711i bk13: 40a 7630i bk14: 4a 7826i bk15: 0a 7845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0531143
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7672 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.04433
n_activity=744 dram_eff=0.4677
bk0: 0a 7847i bk1: 0a 7849i bk2: 0a 7849i bk3: 0a 7850i bk4: 0a 7850i bk5: 0a 7851i bk6: 0a 7851i bk7: 0a 7854i bk8: 0a 7854i bk9: 0a 7854i bk10: 44a 7723i bk11: 44a 7646i bk12: 44a 7720i bk13: 40a 7699i bk14: 2a 7832i bk15: 0a 7847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.043434

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 115
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.1846
	minimum = 6
	maximum = 37
Network latency average = 9.63926
	minimum = 6
	maximum = 37
Slowest packet = 763
Flit latency average = 8.42013
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00742235
	minimum = 0.00588433 (at node 12)
	maximum = 0.0129455 (at node 15)
Accepted packet rate average = 0.00742235
	minimum = 0.00588433 (at node 12)
	maximum = 0.0129455 (at node 15)
Injected flit rate average = 0.0215946
	minimum = 0.00588433 (at node 12)
	maximum = 0.0576664 (at node 15)
Accepted flit rate average= 0.0215946
	minimum = 0.0070612 (at node 19)
	maximum = 0.0443847 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1846 (1 samples)
	minimum = 6 (1 samples)
	maximum = 37 (1 samples)
Network latency average = 9.63926 (1 samples)
	minimum = 6 (1 samples)
	maximum = 37 (1 samples)
Flit latency average = 8.42013 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00742235 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0129455 (1 samples)
Accepted packet rate average = 0.00742235 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0129455 (1 samples)
Injected flit rate average = 0.0215946 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0576664 (1 samples)
Accepted flit rate average = 0.0215946 (1 samples)
	minimum = 0.0070612 (1 samples)
	maximum = 0.0443847 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 131105 (inst/sec)
gpgpu_simulation_rate = 849 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5948)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(40,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(25,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(53,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (376,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (376,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(377,5948)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(377,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (385,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (385,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(386,5948)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(386,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (387,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (387,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(388,5948)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(388,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (390,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (390,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(391,5948)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(391,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (391,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(392,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (393,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(394,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (394,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (394,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(395,5948)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(395,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (396,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (396,5948), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(397,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (397,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(398,5948)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(398,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,5948)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(45,0,0) tid=(204,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (405,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (405,5948), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(406,5948)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(407,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (411,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(412,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (417,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(418,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (423,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(424,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (424,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (424,5948), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(425,5948)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(426,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (429,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (429,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(430,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(431,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (435,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (435,5948), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(436,5948)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(437,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (437,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (437,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (437,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(438,5948)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(438,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(438,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (443,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(444,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (450,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (450,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(451,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(451,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (451,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (451,5948), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(452,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (452,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (452,5948), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(453,5948)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(453,5948)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(454,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (455,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(456,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (457,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(458,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (461,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (461,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (461,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (461,5948), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(462,5948)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(462,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(463,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(463,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (463,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(464,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (465,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(466,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (470,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (470,5948), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(471,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (471,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (471,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(472,5948)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(472,5948)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(472,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (481,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(482,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (486,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (486,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(487,5948)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(487,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (490,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(491,5948)
GPGPU-Sim uArch: cycles simulated: 6448  inst.: 1279913 (ipc=724.4) sim_rate=127991 (inst/sec) elapsed = 0:0:00:10 / Tue Apr 16 16:48:56 2019
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(119,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (536,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(537,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (539,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(540,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (544,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(545,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (546,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (546,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(547,5948)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(547,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (555,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(556,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (571,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (571,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(572,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(573,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (573,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (573,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (573,5948), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(574,5948)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(574,5948)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(575,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (576,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (576,5948), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(577,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (577,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (577,5948), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(578,5948)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(578,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (578,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(579,5948)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(579,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (579,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (579,5948), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(580,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (580,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(581,5948)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(581,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (584,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(585,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (588,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (588,5948), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(589,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(590,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (591,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (591,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(592,5948)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(592,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (594,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (594,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (594,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (594,5948), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(595,5948)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(595,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(596,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(596,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (598,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(599,5948)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(133,0,0) tid=(126,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (726,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(727,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (758,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (758,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(759,5948)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(759,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (767,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(768,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (770,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(771,5948)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(175,0,0) tid=(142,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (773,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (773,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (773,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(774,5948)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(774,5948)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(774,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (776,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (776,5948), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(777,5948)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(778,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (781,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(782,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (785,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(786,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (788,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(789,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (790,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(791,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (795,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(796,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (796,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(797,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (799,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(800,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (804,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(805,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (810,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(811,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (819,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(820,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (822,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(823,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (826,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(827,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (828,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(829,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (830,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(831,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (831,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(832,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (844,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (844,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(845,5948)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(845,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (853,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(854,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (857,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (857,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(858,5948)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(858,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (858,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(859,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (863,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (863,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (863,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(864,5948)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(864,5948)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(865,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (865,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(866,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (872,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(873,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (880,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(881,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (894,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(895,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (895,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(896,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(900,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(900,5948)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(181,0,0) tid=(168,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (909,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (909,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(910,5948)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(910,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (910,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(911,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (911,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(912,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (917,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(918,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (922,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (922,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (922,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(923,5948)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(923,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(924,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (925,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(926,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (929,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (929,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(930,5948)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(930,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (931,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(932,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (932,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(933,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (936,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(937,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (938,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(939,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (941,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(942,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (961,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(962,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (966,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (966,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(967,5948)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(967,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (974,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(975,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (978,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(979,5948)
GPGPU-Sim uArch: cycles simulated: 6948  inst.: 1648273 (ipc=730.5) sim_rate=126790 (inst/sec) elapsed = 0:0:00:13 / Tue Apr 16 16:48:59 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1002,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1003,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1009,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1010,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1012,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1013,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1013,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1014,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1014,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1014,5948), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1015,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1016,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1019,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1019,5948), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1020,5948)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1021,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1021,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1021,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1022,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1023,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1025,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1025,5948), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1026,5948)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1027,5948)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(218,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1030,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1031,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1034,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1035,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1035,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1036,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1042,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1042,5948), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1043,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1044,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1049,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1052,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1053,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1065,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1066,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1068,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1070,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1087,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1108,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1128,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1129,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1131,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1131,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1141,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1144,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1147,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1149,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1154,5948), 4 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(245,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1157,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1159,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1170,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1172,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1172,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1172,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1176,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1176,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1190,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1199,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1200,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1200,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1202,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1203,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1207,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1210,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1221,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1225,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1227,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1229,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1230,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1237,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1238,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1241,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1243,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1245,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1247,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1251,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1251,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1259,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1263,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1268,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1273,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1279,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1280,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1280,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1285,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1291,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1292,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1298,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1298,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1304,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1305,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1307,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1308,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1314,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1316,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1319,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1328,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1333,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1336,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1351,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1356,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1362,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1364,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1364,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1370,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1375,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1400,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1404,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1410,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1411,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1414,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1427,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7948  inst.: 1835177 (ipc=458.7) sim_rate=131084 (inst/sec) elapsed = 0:0:00:14 / Tue Apr 16 16:49:00 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3174,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3827,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4351,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4440,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4897,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (5459,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5726,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6017,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 6018
gpu_sim_insn = 919016
gpu_ipc =     152.7112
gpu_tot_sim_cycle = 11966
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     153.4976
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 454
gpu_total_sim_rate=131196

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 38801
	L1I_total_cache_misses = 976
	L1I_total_cache_miss_rate = 0.0252
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[1]: Access = 340, Miss = 104, Miss_rate = 0.306, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[2]: Access = 358, Miss = 110, Miss_rate = 0.307, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 302, Miss = 82, Miss_rate = 0.272, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[4]: Access = 326, Miss = 97, Miss_rate = 0.298, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[5]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[6]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[7]: Access = 318, Miss = 93, Miss_rate = 0.292, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[8]: Access = 280, Miss = 66, Miss_rate = 0.236, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[9]: Access = 334, Miss = 100, Miss_rate = 0.299, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[10]: Access = 388, Miss = 132, Miss_rate = 0.340, Pending_hits = 205, Reservation_fails = 0
	L1D_cache_core[11]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 38
	L1D_cache_core[12]: Access = 264, Miss = 64, Miss_rate = 0.242, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[13]: Access = 302, Miss = 87, Miss_rate = 0.288, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[14]: Access = 280, Miss = 64, Miss_rate = 0.229, Pending_hits = 192, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1273
	L1D_total_cache_miss_rate = 0.2770
	L1D_total_cache_pending_hits = 3013
	L1D_total_cache_reservation_fails = 38
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 299
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3013
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1098
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 38
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 175
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37825
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 976
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 75, 75, 75, 75, 75, 75, 75, 75, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3449
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1098
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 38
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8137	W0_Idle:41910	W0_Scoreboard:55900	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8784 {8:1098,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 368 {8:46,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 149328 {136:1098,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 6256 {136:46,}
maxmrqlatency = 29 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 207 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11965 
mrq_lat_table:489 	38 	84 	71 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	691 	608 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1334 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	750 	350 	13 	0 	0 	0 	0 	2 	9 	35 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1584      3638      5929      4056         0         0         0      4622      2634      3626      2262      3167      1787      1779      1753      3350 
dram[1]:      1197         0         0         0      4207      3007         0      2692       925         0      1653       916      1797      1766      2532      3990 
dram[2]:         0      4879      4029      3113         0      2856         0      5441         0      4325       947       925      1787      2321      2132      3872 
dram[3]:      1363      3276      2313      5122         0      4724      2601      3240      4482      4540       963       938      1800      1880      2382      2494 
dram[4]:      3407      3916         0         0         0      5522      2829         0      4770      2841      1272      2575      1763      1785      3182      2506 
dram[5]:      1374      2422      2232      1701      2718      1460      3685      1447      3619      3516       919       944      1772      1797      5594      2122 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1055       129       160       126    none      none      none         126       224       124       400       421       443       424       262       263
dram[1]:          0    none      none      none         126       125    none         201       268    none         423       431       397       433       268       373
dram[2]:     none         125       126       160    none         176    none         126    none         152       420       439       405       422       411       268
dram[3]:        268       125       124       160    none         197       126       124       126       268       431       460       433       403       261       261
dram[4]:        126       197    none      none      none         160       124    none         176       130       695       367       385       391       294       309
dram[5]:        268       147       126       268       124       268       126       272       126       126       424       431       438       429       306       261
maximum mf latency per bank:
dram[0]:        283       259       251       252         0         0         0       252       268       251       283       287       281       291       268       268
dram[1]:          0         0         0         0       252       251         0       277       268         0       287       292       305       316       268       268
dram[2]:          0       251       252       252         0       268         0       252         0       277       288       278       291       278       268       268
dram[3]:        268       251       252       252         0       252       252       252       252       268       277       301       284       308       268       268
dram[4]:        252       252         0         0         0       252       251         0       268       260       277       286       279       301       268       268
dram[5]:        268       252       252       268       252       268       252       272       252       252       281       284       296       302       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.02837
n_activity=1508 dram_eff=0.2971
bk0: 8a 15689i bk1: 2a 15755i bk2: 4a 15754i bk3: 2a 15769i bk4: 0a 15794i bk5: 0a 15797i bk6: 0a 15800i bk7: 2a 15777i bk8: 4a 15748i bk9: 4a 15758i bk10: 42a 15643i bk11: 46a 15576i bk12: 46a 15669i bk13: 44a 15614i bk14: 6a 15767i bk15: 4a 15770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0262125
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15563 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.0271
n_activity=1292 dram_eff=0.3313
bk0: 4a 15770i bk1: 0a 15791i bk2: 0a 15793i bk3: 0a 15794i bk4: 2a 15773i bk5: 2a 15772i bk6: 0a 15795i bk7: 6a 15717i bk8: 2a 15777i bk9: 0a 15794i bk10: 42a 15621i bk11: 44a 15613i bk12: 50a 15642i bk13: 46a 15589i bk14: 2a 15776i bk15: 10a 15759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0237432
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15552 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.02761
n_activity=1500 dram_eff=0.2907
bk0: 0a 15793i bk1: 2a 15773i bk2: 2a 15772i bk3: 4a 15756i bk4: 0a 15794i bk5: 4a 15744i bk6: 0a 15793i bk7: 2a 15772i bk8: 0a 15797i bk9: 12a 15669i bk10: 40a 15680i bk11: 44a 15642i bk12: 46a 15638i bk13: 46a 15588i bk14: 2a 15772i bk15: 2a 15772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0123465
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.02887
n_activity=1423 dram_eff=0.3204
bk0: 2a 15775i bk1: 2a 15771i bk2: 4a 15756i bk3: 4a 15756i bk4: 0a 15794i bk5: 2a 15772i bk6: 2a 15772i bk7: 4a 15759i bk8: 2a 15773i bk9: 2a 15780i bk10: 42a 15638i bk11: 44a 15570i bk12: 46a 15660i bk13: 44a 15555i bk14: 8a 15760i bk15: 10a 15755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0232367
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7feb744ea050 :  mf: uid= 61915, sid02:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11963), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15533 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.03026
n_activity=1452 dram_eff=0.3292
bk0: 2a 15766i bk1: 2a 15769i bk2: 0a 15792i bk3: 0a 15792i bk4: 0a 15795i bk5: 4a 15762i bk6: 4a 15761i bk7: 0a 15798i bk8: 4a 15749i bk9: 2a 15764i bk10: 50a 15580i bk11: 48a 15560i bk12: 44a 15653i bk13: 46a 15560i bk14: 16a 15746i bk15: 6a 15764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0295682
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.02875
n_activity=1410 dram_eff=0.322
bk0: 2a 15772i bk1: 6a 15737i bk2: 2a 15767i bk3: 2a 15775i bk4: 4a 15754i bk5: 2a 15777i bk6: 2a 15771i bk7: 2a 15782i bk8: 2a 15776i bk9: 2a 15776i bk10: 46a 15632i bk11: 44a 15587i bk12: 44a 15664i bk13: 42a 15639i bk14: 8a 15715i bk15: 8a 15759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0241864

========= L2 cache stats =========
L2_cache_bank[0]: Access = 142, Miss = 55, Miss_rate = 0.387, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 102, Miss = 52, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 119, Miss = 51, Miss_rate = 0.429, Pending_hits = 3, Reservation_fails = 115
L2_cache_bank[3]: Access = 107, Miss = 54, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 88, Miss = 45, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 113, Miss = 58, Miss_rate = 0.513, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 103, Miss = 53, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 106, Miss = 56, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 160, Miss = 60, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 97, Miss = 54, Miss_rate = 0.557, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 106, Miss = 55, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 102, Miss = 54, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1345
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4810
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5951
icnt_total_pkts_simt_to_mem=1531
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.86849
	minimum = 6
	maximum = 32
Network latency average = 8.43658
	minimum = 6
	maximum = 23
Slowest packet = 1397
Flit latency average = 7.22671
	minimum = 6
	maximum = 19
Slowest flit = 6514
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00921926
	minimum = 0.00498504 (at node 14)
	maximum = 0.0172815 (at node 23)
Accepted packet rate average = 0.00921926
	minimum = 0.00498504 (at node 14)
	maximum = 0.0172815 (at node 23)
Injected flit rate average = 0.0247037
	minimum = 0.00498504 (at node 14)
	maximum = 0.0491858 (at node 23)
Accepted flit rate average= 0.0247037
	minimum = 0.00814224 (at node 19)
	maximum = 0.0561648 (at node 10)
Injected packet length average = 2.67957
Accepted packet length average = 2.67957
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.52653 (2 samples)
	minimum = 6 (2 samples)
	maximum = 34.5 (2 samples)
Network latency average = 9.03792 (2 samples)
	minimum = 6 (2 samples)
	maximum = 30 (2 samples)
Flit latency average = 7.82342 (2 samples)
	minimum = 6 (2 samples)
	maximum = 26.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0083208 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.0151135 (2 samples)
Accepted packet rate average = 0.0083208 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.0151135 (2 samples)
Injected flit rate average = 0.0231491 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.0534261 (2 samples)
Accepted flit rate average = 0.0231491 (2 samples)
	minimum = 0.00760172 (2 samples)
	maximum = 0.0502748 (2 samples)
Injected packet size average = 2.78208 (2 samples)
Accepted packet size average = 2.78208 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 131196 (inst/sec)
gpgpu_simulation_rate = 854 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11966)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(87,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(49,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(83,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (373,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (373,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (373,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (373,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(374,11966)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(374,11966)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(374,11966)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(374,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (378,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(379,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (379,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(380,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (384,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(385,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (385,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(386,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (390,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(391,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (391,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(392,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (392,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (392,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(393,11966)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(393,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (393,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(394,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (394,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(395,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (400,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(401,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (405,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(406,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (406,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(407,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (407,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(408,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (408,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(409,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (411,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(412,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (416,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(417,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (423,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(424,11966)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(101,0,0) tid=(217,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (432,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (432,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (432,11966), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(433,11966)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(434,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (434,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (434,11966), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(435,11966)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(435,11966)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(436,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (436,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(437,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (438,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (438,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (438,11966), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(439,11966)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(439,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (439,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (439,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (439,11966), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(440,11966)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(440,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (440,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(441,11966)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(441,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (441,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(442,11966)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(442,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (447,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (447,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (447,11966), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(448,11966)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(449,11966)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(450,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (455,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (455,11966), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(456,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (456,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(457,11966)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(457,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (457,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (457,11966), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(458,11966)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(459,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (462,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(463,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (464,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(465,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (467,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(468,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (475,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(476,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (479,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (479,11966), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(480,11966)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(481,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (481,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(482,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (485,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(486,11966)
GPGPU-Sim uArch: cycles simulated: 12466  inst.: 2196404 (ipc=719.3) sim_rate=137275 (inst/sec) elapsed = 0:0:00:16 / Tue Apr 16 16:49:02 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (530,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(531,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (532,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(533,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (541,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(542,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (547,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(548,11966)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(142,0,0) tid=(206,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (549,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(550,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (555,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(556,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (559,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (559,11966), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(560,11966)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(561,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (561,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (561,11966), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(562,11966)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(563,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (569,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (569,11966), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(570,11966)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(571,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (573,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (573,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (573,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (573,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (573,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(574,11966)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(574,11966)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(574,11966)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(574,11966)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(575,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (577,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(578,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (578,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (578,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (578,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (578,11966), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(579,11966)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(579,11966)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(579,11966)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(580,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (580,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(581,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (581,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(582,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (599,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(600,11966)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(128,0,0) tid=(211,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (680,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(681,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (687,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(688,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (704,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(705,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (740,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(741,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (745,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(746,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (747,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (747,11966), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(748,11966)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(749,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (752,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(753,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (757,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(758,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (758,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(759,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (762,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(763,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (772,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(773,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (773,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(774,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (784,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(785,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (793,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(794,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (798,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(799,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (800,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(801,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (811,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(812,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (814,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(815,11966)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(177,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (820,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(821,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (823,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(824,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (824,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (824,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(825,11966)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(825,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (825,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (825,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(826,11966)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(826,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (844,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(845,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (848,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(849,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (850,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(851,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (854,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(855,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (859,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (859,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (859,11966), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(860,11966)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(860,11966)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(861,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (869,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (869,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(870,11966)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(870,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (870,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(871,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (872,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(873,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (879,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(880,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (888,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(889,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (892,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(893,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (893,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(894,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (899,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(900,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (901,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(902,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (903,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(904,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (910,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(911,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (911,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(912,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (923,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(924,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (928,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(929,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (929,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(930,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (935,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(936,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (938,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(939,11966)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(210,0,0) tid=(57,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (952,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(953,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (953,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(954,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (956,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(957,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (962,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(963,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (975,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(976,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (976,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(977,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (977,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(978,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (984,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(985,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (987,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(988,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (995,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(996,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (997,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(998,11966)
GPGPU-Sim uArch: cycles simulated: 12966  inst.: 2547289 (ipc=710.5) sim_rate=141516 (inst/sec) elapsed = 0:0:00:18 / Tue Apr 16 16:49:04 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1001,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1002,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1011,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1011,11966), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1012,11966)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1013,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1018,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1019,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1025,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1025,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1026,11966)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1026,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1051,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1052,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1053,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1054,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1059,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1060,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1067,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1068,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1074,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1075,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1075,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1076,11966)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(177,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1081,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1082,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1092,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1093,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1093,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1094,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1097,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1098,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1117,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1118,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1120,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1121,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1130,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1131,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1134,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1135,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1138,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1139,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1141,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1142,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1144,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1144,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1145,11966)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1145,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1147,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1148,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1152,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1153,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1160,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1161,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1163,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1164,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1191,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1191,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1197,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1204,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1212,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1213,11966), 4 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(255,0,0) tid=(158,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1216,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1224,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1225,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1233,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1237,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1237,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1242,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1243,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1244,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1245,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1253,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1253,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1263,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1270,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1271,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1272,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1274,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1275,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1277,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1279,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1289,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1294,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1309,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1312,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1327,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1330,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1339,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1340,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1365,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1366,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1393,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1393,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1399,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1399,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1403,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1405,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1413,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1415,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1439,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1453,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1469,11966), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 13466  inst.: 2753543 (ipc=611.2) sim_rate=144923 (inst/sec) elapsed = 0:0:00:19 / Tue Apr 16 16:49:05 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2607,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2626,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2628,11966), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 14966  inst.: 2757066 (ipc=306.8) sim_rate=137853 (inst/sec) elapsed = 0:0:00:20 / Tue Apr 16 16:49:06 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3310,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3317,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3477,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (3497,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (3578,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3719,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3756,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3834,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3908,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (3935,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (4319,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (4323,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4440,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4500,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4575,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4601,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4660,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (4717,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4734,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4890,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4907,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4988,11966), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 16966  inst.: 2762061 (ipc=185.1) sim_rate=131526 (inst/sec) elapsed = 0:0:00:21 / Tue Apr 16 16:49:07 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (5004,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5223,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5259,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5260,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5269,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5276,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5326,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5632,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5692,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5882,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (6048,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6120,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6194,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6197,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (6366,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6675,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (6823,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6925,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 9.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6926
gpu_sim_insn = 926846
gpu_ipc =     133.8213
gpu_tot_sim_cycle = 18892
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     146.2840
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 722
gpu_total_sim_rate=131599

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 62294
	L1I_total_cache_misses = 997
	L1I_total_cache_miss_rate = 0.0160
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 578, Miss = 187, Miss_rate = 0.324, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[1]: Access = 570, Miss = 184, Miss_rate = 0.323, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[2]: Access = 578, Miss = 190, Miss_rate = 0.329, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[3]: Access = 660, Miss = 240, Miss_rate = 0.364, Pending_hits = 283, Reservation_fails = 0
	L1D_cache_core[4]: Access = 600, Miss = 212, Miss_rate = 0.353, Pending_hits = 319, Reservation_fails = 0
	L1D_cache_core[5]: Access = 672, Miss = 244, Miss_rate = 0.363, Pending_hits = 307, Reservation_fails = 0
	L1D_cache_core[6]: Access = 602, Miss = 201, Miss_rate = 0.334, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[7]: Access = 640, Miss = 236, Miss_rate = 0.369, Pending_hits = 302, Reservation_fails = 0
	L1D_cache_core[8]: Access = 484, Miss = 132, Miss_rate = 0.273, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[9]: Access = 814, Miss = 315, Miss_rate = 0.387, Pending_hits = 319, Reservation_fails = 0
	L1D_cache_core[10]: Access = 562, Miss = 187, Miss_rate = 0.333, Pending_hits = 307, Reservation_fails = 0
	L1D_cache_core[11]: Access = 646, Miss = 237, Miss_rate = 0.367, Pending_hits = 309, Reservation_fails = 73
	L1D_cache_core[12]: Access = 578, Miss = 212, Miss_rate = 0.367, Pending_hits = 293, Reservation_fails = 0
	L1D_cache_core[13]: Access = 662, Miss = 240, Miss_rate = 0.363, Pending_hits = 291, Reservation_fails = 82
	L1D_cache_core[14]: Access = 650, Miss = 221, Miss_rate = 0.340, Pending_hits = 282, Reservation_fails = 239
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3238
	L1D_total_cache_miss_rate = 0.3483
	L1D_total_cache_pending_hits = 4524
	L1D_total_cache_reservation_fails = 394
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 248
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 66
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 146
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 61297
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 997
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
150, 150, 150, 150, 150, 150, 150, 150, 135, 135, 305, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 359, 105, 105, 105, 105, 105, 105, 105, 135, 135, 135, 135, 135, 135, 135, 135, 120, 120, 120, 120, 120, 290, 120, 120, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3839
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2137
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 428
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9178	W0_Idle:83536	W0_Scoreboard:136554	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17096 {8:2137,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 290632 {136:2137,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 49 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 188 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18891 
mrq_lat_table:1202 	50 	107 	126 	43 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2339 	980 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3351 	25 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1602 	531 	19 	0 	0 	0 	0 	2 	9 	35 	875 	246 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        13         3         0        20        22        25        23         0         6 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         8         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         2         0         1         1         4         0         1         2         0        22        22        22        23        10         4 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        24        21         1         5 
maximum service time to same row:
dram[0]:      1584      3638      5929      4056      2368      3091      1537      4622      2634      3626      2262      3167      1787      1779      1753      3350 
dram[1]:      2627      2906      1366      3519      4207      3007      2190      2692       925      3549      1653      2626      1797      1766      2532      3990 
dram[2]:      1160      4879      4029      3113      3073      2856      2985      5441      2512      4325      2746       925      1787      2321      2132      3872 
dram[3]:      3221      3276      2313      5122      1728      4724      2601      3240      4482      4540      2230       938      1800      1880      2382      2494 
dram[4]:      3407      3916      3116      1715      1397      5522      2829      1806      4770      2841      1272      4402      1763      1785      3182      2506 
dram[5]:      1374      2422      2232      1701      2718      1460      3685      1769      3619      3516      1074       944      1772      1803      5594      2122 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  7.000000  4.000000 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  4.500000  2.000000 16.000000 10.000000 10.000000  2.777778  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  8.000000  4.333333  4.666667  1.500000  2.750000  6.000000  2.600000 12.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.400000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  3.666667  3.200000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000 12.000000 
dram[4]: 14.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.500000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.333333  9.000000 22.000000  8.666667  8.333333  5.666667  6.333333 
average row locality = 1532/263 = 5.825095
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         7         6         3         4         0         0         0         0 
dram[1]:         2         3         4         1         9         5         5         9         6         7         4         1         0         0         0         0 
dram[2]:         3         4         6         6         1         4         3         5         6        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         5         6         9         1         0         0         0         0         0 
dram[4]:         7         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         8         3         6         4         5         7         7         5         2         0         0         0         0         0 
total reads: 326
min_bank_accesses = 0!
chip skew: 59/45 = 1.31
average mf latency per bank:
dram[0]:        410       194       178       182       124       139       206       185       164       173       540       562       647       653       369       320
dram[1]:        114       125       157       128       177       138       124       189       197       124       518       595       615       612       326       498
dram[2]:        149       160       148       187       176       178       126       218       135       200       525       686       604       623       311       349
dram[3]:        189       141       174       176       184       186       160       191       227       132       552       635       599       539       375       331
dram[4]:        145       190       125       218       169       167       168       135       190       167      2434       500       536       604       481       354
dram[5]:        154       197       164       258       229       140       167       153       135       168       594       661       583       650       445       314
maximum mf latency per bank:
dram[0]:        283       277       279       277       253       260       268       282       268       277       283       290       281       291       268       281
dram[1]:        282       253       269       256       283       251       259       280       290       263       287       292       305       316       268       277
dram[2]:        272       256       281       282       268       277       258       281       252       280       288       278       291       278       276       268
dram[3]:        293       251       282       278       273       277       252       281       288       268       277       301       284       308       268       268
dram[4]:        253       283       255       290       295       286       251       268       277       260       277       286       283       301       277       293
dram[5]:        268       278       278       279       278       268       258       277       264       277       281       284       296       302       277       287

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24936 n_nop=24408 n_act=41 n_pre=25 n_req=260 n_rd=404 n_write=58 bw_util=0.03705
n_activity=3689 dram_eff=0.2505
bk0: 18a 24748i bk1: 14a 24755i bk2: 16a 24711i bk3: 10a 24800i bk4: 12a 24811i bk5: 10a 24825i bk6: 10a 24834i bk7: 10a 24797i bk8: 14a 24801i bk9: 12a 24768i bk10: 46a 24748i bk11: 56a 24558i bk12: 54a 24791i bk13: 48a 24749i bk14: 34a 24851i bk15: 40a 24761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0301973
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24936 n_nop=24412 n_act=41 n_pre=25 n_req=257 n_rd=402 n_write=56 bw_util=0.03673
n_activity=3684 dram_eff=0.2486
bk0: 10a 24825i bk1: 6a 24876i bk2: 10a 24830i bk3: 2a 24908i bk4: 14a 24795i bk5: 10a 24854i bk6: 10a 24857i bk7: 32a 24555i bk8: 20a 24736i bk9: 14a 24825i bk10: 50a 24640i bk11: 50a 24644i bk12: 64a 24697i bk13: 56a 24652i bk14: 26a 24845i bk15: 28a 24807i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0258662
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80246c80, atomic=0 1 entries : 0x7feb7c8f20e0 :  mf: uid= 95554, sid09:w01, part=2, addr=0x80246cc0, load , size=32, unknown  status = IN_PARTITION_DRAM (18889), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24936 n_nop=24430 n_act=42 n_pre=26 n_req=245 n_rd=386 n_write=52 bw_util=0.03513
n_activity=3642 dram_eff=0.2405
bk0: 8a 24838i bk1: 8a 24845i bk2: 14a 24779i bk3: 16a 24780i bk4: 4a 24888i bk5: 14a 24786i bk6: 6a 24865i bk7: 16a 24721i bk8: 12a 24833i bk9: 32a 24587i bk10: 44a 24765i bk11: 46a 24752i bk12: 56a 24705i bk13: 50a 24716i bk14: 28a 24839i bk15: 32a 24852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0185675
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24936 n_nop=24433 n_act=45 n_pre=29 n_req=237 n_rd=384 n_write=45 bw_util=0.03441
n_activity=3550 dram_eff=0.2417
bk0: 16a 24747i bk1: 8a 24870i bk2: 10a 24823i bk3: 10a 24802i bk4: 6a 24863i bk5: 6a 24845i bk6: 8a 24859i bk7: 12a 24799i bk8: 20a 24720i bk9: 20a 24757i bk10: 50a 24706i bk11: 50a 24618i bk12: 54a 24763i bk13: 60a 24573i bk14: 30a 24855i bk15: 24a 24868i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0243423
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24936 n_nop=24372 n_act=50 n_pre=34 n_req=268 n_rd=424 n_write=56 bw_util=0.0385
n_activity=3851 dram_eff=0.2493
bk0: 14a 24806i bk1: 12a 24717i bk2: 4a 24893i bk3: 16a 24757i bk4: 18a 24691i bk5: 20a 24705i bk6: 10a 24852i bk7: 14a 24804i bk8: 12a 24810i bk9: 10a 24837i bk10: 52a 24696i bk11: 52a 24641i bk12: 58a 24645i bk13: 54a 24636i bk14: 40a 24782i bk15: 38a 24775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0376965
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24936 n_nop=24393 n_act=44 n_pre=28 n_req=265 n_rd=412 n_write=59 bw_util=0.03778
n_activity=3866 dram_eff=0.2437
bk0: 12a 24814i bk1: 20a 24723i bk2: 20a 24708i bk3: 14a 24767i bk4: 16a 24748i bk5: 10a 24833i bk6: 10a 24834i bk7: 18a 24735i bk8: 14a 24812i bk9: 10a 24819i bk10: 50a 24717i bk11: 44a 24728i bk12: 52a 24742i bk13: 50a 24717i bk14: 34a 24796i bk15: 38a 24775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0278713

========= L2 cache stats =========
L2_cache_bank[0]: Access = 295, Miss = 102, Miss_rate = 0.346, Pending_hits = 7, Reservation_fails = 227
L2_cache_bank[1]: Access = 254, Miss = 100, Miss_rate = 0.394, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 280, Miss = 102, Miss_rate = 0.364, Pending_hits = 6, Reservation_fails = 115
L2_cache_bank[3]: Access = 251, Miss = 99, Miss_rate = 0.394, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 204, Miss = 86, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 269, Miss = 107, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 236, Miss = 97, Miss_rate = 0.411, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 226, Miss = 95, Miss_rate = 0.420, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 608, Miss = 104, Miss_rate = 0.171, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 249, Miss = 108, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 259, Miss = 104, Miss_rate = 0.402, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 248, Miss = 102, Miss_rate = 0.411, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 3379
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3569
L2_total_cache_pending_hits = 21
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 841
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=12197
icnt_total_pkts_simt_to_mem=4546
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.03564
	minimum = 6
	maximum = 38
Network latency average = 7.81416
	minimum = 6
	maximum = 33
Slowest packet = 2920
Flit latency average = 6.73653
	minimum = 6
	maximum = 29
Slowest flit = 7967
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0217538
	minimum = 0.00808548 (at node 10)
	maximum = 0.0646838 (at node 23)
Accepted packet rate average = 0.0217538
	minimum = 0.00808548 (at node 10)
	maximum = 0.0646838 (at node 23)
Injected flit rate average = 0.0495235
	minimum = 0.0101068 (at node 10)
	maximum = 0.120705 (at node 23)
Accepted flit rate average= 0.0495235
	minimum = 0.024112 (at node 19)
	maximum = 0.115362 (at node 23)
Injected packet length average = 2.27655
Accepted packet length average = 2.27655
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.02957 (3 samples)
	minimum = 6 (3 samples)
	maximum = 35.6667 (3 samples)
Network latency average = 8.63 (3 samples)
	minimum = 6 (3 samples)
	maximum = 31 (3 samples)
Flit latency average = 7.46112 (3 samples)
	minimum = 6 (3 samples)
	maximum = 27.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0127985 (3 samples)
	minimum = 0.00631828 (3 samples)
	maximum = 0.0316369 (3 samples)
Accepted packet rate average = 0.0127985 (3 samples)
	minimum = 0.00631828 (3 samples)
	maximum = 0.0316369 (3 samples)
Injected flit rate average = 0.0319406 (3 samples)
	minimum = 0.00699207 (3 samples)
	maximum = 0.0758523 (3 samples)
Accepted flit rate average = 0.0319406 (3 samples)
	minimum = 0.0131052 (3 samples)
	maximum = 0.0719706 (3 samples)
Injected packet size average = 2.49566 (3 samples)
Accepted packet size average = 2.49566 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 131599 (inst/sec)
gpgpu_simulation_rate = 899 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18892)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18892)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18892)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18892)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18892)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18892)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18892)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18892)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18892)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18892)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18892)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18892)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18892)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18892)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18892)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18892)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18892)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18892)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18892)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18892)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18892)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18892)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18892)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18892)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18892)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18892)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18892)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18892)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18892)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18892)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18892)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18892)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18892)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18892)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18892)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18892)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18892)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18892)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18892)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18892)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18892)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18892)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18892)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18892)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18892)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18892)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18892)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18892)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18892)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18892)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18892)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18892)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18892)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18892)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18892)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18892)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18892)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18892)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18892)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18892)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18892)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18892)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18892)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18892)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18892)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18892)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18892)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18892)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18892)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18892)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18892)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18892)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18892)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18892)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18892)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18892)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18892)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18892)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18892)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18892)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18892)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18892)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18892)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18892)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18892)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18892)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18892)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18892)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18892)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18892)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(14,0,0) tid=(4,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(6,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(61,0,0) tid=(196,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (373,18892), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(374,18892)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (378,18892), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(379,18892)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (395,18892), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(396,18892)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (396,18892), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(397,18892)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (399,18892), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(400,18892)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (410,18892), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (410,18892), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(411,18892)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(411,18892)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (415,18892), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(416,18892)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (419,18892), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(420,18892)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (430,18892), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(431,18892)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (439,18892), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (439,18892), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(440,18892)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(440,18892)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (441,18892), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(442,18892)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (447,18892), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(448,18892)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (451,18892), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(452,18892)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(92,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (460,18892), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(461,18892)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (465,18892), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(466,18892)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (468,18892), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(469,18892)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (470,18892), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(471,18892)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (486,18892), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(487,18892)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (499,18892), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(500,18892)
GPGPU-Sim uArch: cycles simulated: 19392  inst.: 3102530 (ipc=677.9) sim_rate=134892 (inst/sec) elapsed = 0:0:00:23 / Tue Apr 16 16:49:09 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (516,18892), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(517,18892)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (519,18892), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(520,18892)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (523,18892), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(524,18892)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (525,18892), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(526,18892)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (526,18892), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (526,18892), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(527,18892)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(527,18892)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (531,18892), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(532,18892)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (532,18892), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(533,18892)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (533,18892), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(534,18892)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (541,18892), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(542,18892)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (546,18892), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(547,18892)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(119,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (676,18892), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(677,18892)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (685,18892), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(686,18892)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (689,18892), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(690,18892)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (691,18892), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(692,18892)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (709,18892), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(710,18892)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (763,18892), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(764,18892)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (780,18892), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(781,18892)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (784,18892), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(785,18892)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (791,18892), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(792,18892)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (811,18892), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(812,18892)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (831,18892), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(832,18892)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (837,18892), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(838,18892)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (865,18892), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(866,18892)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (903,18892), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(904,18892)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (954,18892), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(955,18892)
GPGPU-Sim uArch: cycles simulated: 19892  inst.: 3242237 (ipc=478.6) sim_rate=135093 (inst/sec) elapsed = 0:0:00:24 / Tue Apr 16 16:49:10 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1075,18892), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1076,18892)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1094,18892), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1095,18892)
GPGPU-Sim uArch: cycles simulated: 20892  inst.: 3264563 (ipc=250.5) sim_rate=130582 (inst/sec) elapsed = 0:0:00:25 / Tue Apr 16 16:49:11 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2303,18892), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2304,18892)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(139,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2568,18892), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2569,18892)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2729,18892), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2730,18892)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3032,18892), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3033,18892)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3091,18892), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3092,18892)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3142,18892), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3143,18892)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3183,18892), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3184,18892)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3317,18892), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(3318,18892)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3320,18892), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(3321,18892)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3375,18892), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3376,18892)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (3412,18892), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(3413,18892)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (3417,18892), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(3418,18892)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3452,18892), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(3453,18892)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3481,18892), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3482,18892)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3494,18892), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3495,18892)
GPGPU-Sim uArch: cycles simulated: 22392  inst.: 3311306 (ipc=156.5) sim_rate=127357 (inst/sec) elapsed = 0:0:00:26 / Tue Apr 16 16:49:12 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3506,18892), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3507,18892)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3591,18892), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(3592,18892)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3674,18892), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3675,18892)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (3706,18892), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(3707,18892)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3822,18892), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3823,18892)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (3857,18892), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(3858,18892)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3897,18892), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3898,18892)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4017,18892), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4018,18892)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (4144,18892), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(4145,18892)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(137,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4191,18892), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4192,18892)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4228,18892), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4229,18892)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4273,18892), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4274,18892)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4308,18892), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4309,18892)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (4460,18892), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(4461,18892)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4529,18892), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4530,18892)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4617,18892), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4618,18892)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4703,18892), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(4704,18892)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4709,18892), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4710,18892)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4810,18892), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4811,18892)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4821,18892), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4822,18892)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4830,18892), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(4831,18892)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4832,18892), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4833,18892)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4847,18892), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4848,18892)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4971,18892), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(4972,18892)
GPGPU-Sim uArch: cycles simulated: 23892  inst.: 3411966 (ipc=129.7) sim_rate=126369 (inst/sec) elapsed = 0:0:00:27 / Tue Apr 16 16:49:13 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5144,18892), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(5145,18892)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5218,18892), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(5219,18892)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5358,18892), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(5359,18892)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5416,18892), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5417,18892)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5421,18892), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(5422,18892)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5579,18892), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5580,18892)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (5749,18892), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(5750,18892)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5853,18892), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(5854,18892)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5855,18892), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5856,18892)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5873,18892), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(5874,18892)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(187,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5973,18892), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5974,18892)
GPGPU-Sim uArch: cycles simulated: 24892  inst.: 3458313 (ipc=115.8) sim_rate=123511 (inst/sec) elapsed = 0:0:00:28 / Tue Apr 16 16:49:14 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6170,18892), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(6171,18892)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (6262,18892), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(6263,18892)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (6274,18892), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(6275,18892)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6276,18892), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6277,18892)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6351,18892), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(6352,18892)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6361,18892), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6362,18892)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6378,18892), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(6379,18892)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6417,18892), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(6418,18892)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6490,18892), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(6491,18892)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6731,18892), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6732,18892)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (6826,18892), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(6827,18892)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6892,18892), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6893,18892)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (6913,18892), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6914,18892)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (6914,18892), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(6915,18892)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6974,18892), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(6975,18892)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (7056,18892), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(7057,18892)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7309,18892), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(7310,18892)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7386,18892), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7387,18892)
GPGPU-Sim uArch: cycles simulated: 26392  inst.: 3533504 (ipc=102.7) sim_rate=121844 (inst/sec) elapsed = 0:0:00:29 / Tue Apr 16 16:49:15 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (7601,18892), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(7602,18892)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7625,18892), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7626,18892)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (7637,18892), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(7638,18892)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (7669,18892), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(7670,18892)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(200,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (7861,18892), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(7862,18892)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7867,18892), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(7868,18892)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (7905,18892), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(7906,18892)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7909,18892), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7910,18892)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (7928,18892), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(7929,18892)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (8056,18892), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(8057,18892)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8115,18892), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(8116,18892)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (8188,18892), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(8189,18892)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (8448,18892), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(8449,18892)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (8774,18892), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(8775,18892)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8828,18892), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8829,18892)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (8892,18892), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(8893,18892)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9008,18892), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(9009,18892)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (9120,18892), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(9121,18892)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9126,18892), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9127,18892)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9289,18892), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(9290,18892)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (9303,18892), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(9304,18892)
GPGPU-Sim uArch: cycles simulated: 28392  inst.: 3617414 (ipc=89.9) sim_rate=120580 (inst/sec) elapsed = 0:0:00:30 / Tue Apr 16 16:49:16 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (9571,18892), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(9572,18892)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9753,18892), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9754,18892)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9755,18892), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(9756,18892)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9980,18892), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(9981,18892)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10009,18892), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(10010,18892)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (10010,18892), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(10011,18892)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(227,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 29392  inst.: 3648269 (ipc=84.3) sim_rate=117686 (inst/sec) elapsed = 0:0:00:31 / Tue Apr 16 16:49:17 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (10747,18892), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(10748,18892)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11343,18892), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(11344,18892)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (11888,18892), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(11889,18892)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (12252,18892), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(12253,18892)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (12425,18892), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(12426,18892)
GPGPU-Sim uArch: cycles simulated: 31392  inst.: 3672186 (ipc=72.7) sim_rate=114755 (inst/sec) elapsed = 0:0:00:32 / Tue Apr 16 16:49:18 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (12636,18892), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(12637,18892)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (13007,18892), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(13008,18892)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13286,18892), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(13287,18892)
GPGPU-Sim uArch: cycles simulated: 32392  inst.: 3691042 (ipc=68.7) sim_rate=111849 (inst/sec) elapsed = 0:0:00:33 / Tue Apr 16 16:49:19 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14110,18892), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(14111,18892)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (14253,18892), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(14254,18892)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (14494,18892), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(14495,18892)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (14949,18892), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(14950,18892)
GPGPU-Sim uArch: cycles simulated: 33892  inst.: 3712544 (ipc=63.3) sim_rate=109192 (inst/sec) elapsed = 0:0:00:34 / Tue Apr 16 16:49:20 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (15029,18892), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(15030,18892)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (15413,18892), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(15414,18892)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (15628,18892), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(15629,18892)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (15789,18892), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(15790,18892)
GPGPU-Sim uArch: cycles simulated: 34892  inst.: 3729528 (ipc=60.4) sim_rate=106557 (inst/sec) elapsed = 0:0:00:35 / Tue Apr 16 16:49:21 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (16007,18892), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(16008,18892)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(249,0,0) tid=(213,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (16559,18892), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(16560,18892)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (16604,18892), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(16605,18892)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (17435,18892), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(17436,18892)
GPGPU-Sim uArch: cycles simulated: 36392  inst.: 3754980 (ipc=56.7) sim_rate=104305 (inst/sec) elapsed = 0:0:00:36 / Tue Apr 16 16:49:22 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (17600,18892), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(17601,18892)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (17993,18892), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(17994,18892)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18180,18892), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (18627,18892), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (18681,18892), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 37892  inst.: 3772575 (ipc=53.1) sim_rate=101961 (inst/sec) elapsed = 0:0:00:37 / Tue Apr 16 16:49:23 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19312,18892), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (19537,18892), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (20011,18892), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (20440,18892), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (20538,18892), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (20577,18892), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20840,18892), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (20894,18892), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (21065,18892), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (21091,18892), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21188,18892), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (21293,18892), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (21435,18892), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (21470,18892), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 40392  inst.: 3790571 (ipc=47.8) sim_rate=99751 (inst/sec) elapsed = 0:0:00:38 / Tue Apr 16 16:49:24 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21569,18892), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (21994,18892), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (22116,18892), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (22179,18892), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (22200,18892), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (22343,18892), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (22345,18892), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22425,18892), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 41392  inst.: 3798055 (ipc=46.0) sim_rate=97386 (inst/sec) elapsed = 0:0:00:39 / Tue Apr 16 16:49:25 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (22611,18892), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (22877,18892), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (22952,18892), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (22994,18892), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (23054,18892), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (23149,18892), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (23159,18892), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (23383,18892), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (23478,18892), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23583,18892), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (23607,18892), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (23803,18892), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (23817,18892), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (24061,18892), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (24166,18892), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (24206,18892), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (24328,18892), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 43392  inst.: 3811309 (ipc=42.8) sim_rate=95282 (inst/sec) elapsed = 0:0:00:40 / Tue Apr 16 16:49:26 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (24685,18892), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (24744,18892), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (24772,18892), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (24808,18892), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (24938,18892), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (25205,18892), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (25490,18892), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (25730,18892), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (25812,18892), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (25818,18892), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (25834,18892), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (25920,18892), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (25981,18892), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (26143,18892), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (26215,18892), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (26415,18892), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (26636,18892), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (26733,18892), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (26825,18892), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (26908,18892), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (27132,18892), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (27205,18892), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (27371,18892), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 46392  inst.: 3828689 (ipc=38.7) sim_rate=93382 (inst/sec) elapsed = 0:0:00:41 / Tue Apr 16 16:49:27 2019
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(241,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (27974,18892), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (27976,18892), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (28032,18892), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (28245,18892), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (28368,18892), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (28462,18892), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (28486,18892), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (28523,18892), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (28825,18892), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (28896,18892), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (29245,18892), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (29832,18892), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (30010,18892), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (30401,18892), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (30614,18892), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (30721,18892), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (31034,18892), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (31067,18892), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (31129,18892), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (31302,18892), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (31592,18892), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (31951,18892), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (32541,18892), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (32704,18892), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (32921,18892), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 32922
gpu_sim_insn = 1077859
gpu_ipc =      32.7398
gpu_tot_sim_cycle = 51814
gpu_tot_sim_insn = 3841457
gpu_tot_ipc =      74.1394
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 11115
gpu_stall_icnt2sh    = 38113
gpu_total_sim_rate=93694

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 149681
	L1I_total_cache_misses = 997
	L1I_total_cache_miss_rate = 0.0067
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 3431, Miss = 2100, Miss_rate = 0.612, Pending_hits = 521, Reservation_fails = 12796
	L1D_cache_core[1]: Access = 2972, Miss = 1806, Miss_rate = 0.608, Pending_hits = 529, Reservation_fails = 11056
	L1D_cache_core[2]: Access = 3260, Miss = 1984, Miss_rate = 0.609, Pending_hits = 566, Reservation_fails = 13135
	L1D_cache_core[3]: Access = 3442, Miss = 2089, Miss_rate = 0.607, Pending_hits = 544, Reservation_fails = 13034
	L1D_cache_core[4]: Access = 3923, Miss = 2584, Miss_rate = 0.659, Pending_hits = 623, Reservation_fails = 16558
	L1D_cache_core[5]: Access = 4236, Miss = 2849, Miss_rate = 0.673, Pending_hits = 641, Reservation_fails = 20541
	L1D_cache_core[6]: Access = 3345, Miss = 2048, Miss_rate = 0.612, Pending_hits = 542, Reservation_fails = 13404
	L1D_cache_core[7]: Access = 3366, Miss = 2093, Miss_rate = 0.622, Pending_hits = 528, Reservation_fails = 13987
	L1D_cache_core[8]: Access = 3159, Miss = 1891, Miss_rate = 0.599, Pending_hits = 506, Reservation_fails = 12645
	L1D_cache_core[9]: Access = 3204, Miss = 1962, Miss_rate = 0.612, Pending_hits = 539, Reservation_fails = 13838
	L1D_cache_core[10]: Access = 4336, Miss = 2861, Miss_rate = 0.660, Pending_hits = 660, Reservation_fails = 17417
	L1D_cache_core[11]: Access = 3289, Miss = 2064, Miss_rate = 0.628, Pending_hits = 521, Reservation_fails = 14630
	L1D_cache_core[12]: Access = 3807, Miss = 2475, Miss_rate = 0.650, Pending_hits = 572, Reservation_fails = 18195
	L1D_cache_core[13]: Access = 3918, Miss = 2574, Miss_rate = 0.657, Pending_hits = 606, Reservation_fails = 17585
	L1D_cache_core[14]: Access = 3343, Miss = 2118, Miss_rate = 0.634, Pending_hits = 525, Reservation_fails = 16616
	L1D_total_cache_accesses = 53031
	L1D_total_cache_misses = 33498
	L1D_total_cache_miss_rate = 0.6317
	L1D_total_cache_pending_hits = 8423
	L1D_total_cache_reservation_fails = 225437
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 27188
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0177
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10684
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8407
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 144724
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26708
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 426
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16169
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 80713
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 148684
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 997
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
434, 649, 180, 180, 180, 406, 462, 180, 660, 180, 604, 378, 378, 294, 180, 591, 165, 165, 165, 391, 464, 561, 165, 391, 768, 968, 333, 135, 361, 135, 277, 490, 363, 335, 335, 419, 559, 165, 307, 307, 236, 150, 264, 404, 150, 574, 348, 150, 
gpgpu_n_tot_thrd_icount = 8489888
gpgpu_n_tot_w_icount = 265309
gpgpu_n_stall_shd_mem = 234573
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17329
gpgpu_n_mem_write_global = 16611
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 292998
gpgpu_n_store_insn = 18112
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537851
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 231162
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:353709	W0_Idle:115321	W0_Scoreboard:460091	W1:113087	W2:23034	W3:4922	W4:1289	W5:97	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 138632 {8:17329,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 664536 {40:16610,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2356744 {136:17329,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 132888 {8:16611,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 57 
maxdqlatency = 0 
maxmflatency = 827 
averagemflatency = 264 
max_icnt2mem_latency = 640 
max_icnt2sh_latency = 51813 
mrq_lat_table:5134 	165 	222 	619 	374 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	17227 	15707 	1021 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12075 	3107 	2876 	5702 	7654 	2570 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6637 	7373 	3182 	150 	2 	0 	0 	2 	9 	35 	875 	7442 	8248 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	61 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        10        15        14        25        16        19        23        29        24        20        22        27        24        17        17 
dram[1]:        16        20        22        12        23        10        22        14        16        20        20        22        25        23        16        14 
dram[2]:        22        21        16        16        16        16        22        10        30        18        20        22        22        22        14        16 
dram[3]:        17        18        14        20        14        22        25        16        24        18        20        22        27        20        15        12 
dram[4]:        16        18        14        18        13        12        12        12        24        24        22        22        22        23        11        14 
dram[5]:         8        10        13        22        18        20        16        18        14        12        22        22        24        21        16        13 
maximum service time to same row:
dram[0]:      1584      3638      5929      4056      7931      4563      3716      5093      8195      4977      7690      9590      6681      7150     11842      7715 
dram[1]:      5281      4698      4402      4038      4458      4875      4356      8363      4856      5303     10169      7663      6154      6926      7635      4405 
dram[2]:      5225     10856      4029      8440      3678      4259      4565      5441      5047      8666      8235      9099      7178      5512      4453      7967 
dram[3]:      3221      5436      5250      7906      3425      4724      7991      4231      5796      4540      8025      8082      3534      3384      4479      3972 
dram[4]:      5734     11103      5133      6766      3510      5905      4371      6215      4770      4899      6765      9109      2803      2743      4878      3475 
dram[5]:      3743      3432      4070      4935      7995      5971      5209     10134      5333      4091      5478      5716      4138      2137      8056      4800 
average row accesses per activate:
dram[0]:  8.125000  4.466667  4.111111  3.153846  6.833333  5.466667  3.346154  4.190476  5.400000  4.388889  5.333333  4.000000  6.285714  4.888889  2.500000  3.916667 
dram[1]:  5.142857  4.714286  6.333333  3.800000  5.562500  3.521739  4.157895  3.033333  4.000000  4.100000  4.692307  3.411765  6.166667  5.285714  5.375000  5.111111 
dram[2]:  5.923077  6.363636  4.157895  4.388889  3.409091  3.521739  4.882353  3.541667  4.736842  2.966667  5.800000  4.416667  3.461539  5.333333  5.625000  6.142857 
dram[3]:  3.636364  5.000000  3.137931  3.727273  6.400000  4.350000  4.823529  3.320000  3.600000  3.535714  3.500000  4.000000  5.285714  3.214286  3.214286  3.727273 
dram[4]:  4.933333  3.727273  4.529412  3.608696  3.904762  4.470588  4.238095  4.875000  3.615385  4.142857  4.533333  4.153846  3.214286  3.000000  4.555555  4.500000 
dram[5]:  3.476191  2.961539  4.421052  4.750000  3.454545  4.666667  5.111111  4.047619  4.190476  2.866667  4.133333  4.250000  3.900000  4.200000  5.500000  3.214286 
average row locality = 6582/1591 = 4.137021
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        37        39        45        53        51        52        56        57        51        50        39        52        44        44        40        47 
dram[1]:        42        39        44        46        55        51        50        60        57        55        49        48        37        37        43        46 
dram[2]:        45        38        50        50        46        52        51        55        58        58        46        46        45        47        45        43 
dram[3]:        48        40        57        52        36        55        51        53        60        69        52        47        37        45        45        41 
dram[4]:        43        52        44        52        53        47        59        48        63        57        57        44        45        45        41        36 
dram[5]:        45        49        51        47        47        52        63        54        58        57        52        43        39        42        44        45 
total reads: 4653
bank skew: 69/36 = 1.92
chip skew: 788/757 = 1.04
number of total write accesses:
dram[0]:        28        28        29        29        31        30        31        31        30        29         9         8         0         0         0         0 
dram[1]:        30        27        32        30        34        30        29        31        31        27        12        10         0         0         0         0 
dram[2]:        32        32        29        29        29        29        32        30        32        31        12         7         0         1         0         0 
dram[3]:        32        30        34        30        28        32        31        30        30        30        11         9         0         0         0         0 
dram[4]:        31        30        33        31        29        29        30        30        31        30        11        10         0         0         0         0 
dram[5]:        28        28        33        29        29        32        29        31        30        29        10         8         0         0         0         0 
total reads: 1929
min_bank_accesses = 0!
chip skew: 327/313 = 1.04
average mf latency per bank:
dram[0]:        469       473       596       556       678       680       810       820       840      1005      1826      1788      2493      2852      2839      2444
dram[1]:        477       463       634       516       678       542       743       713       856       902      1635      1718      3389      3027      2237      2651
dram[2]:        497       526       593       531       585       526       817       790       953       918      1868      1752      2682      2801      2188      2582
dram[3]:        505       468       570       547       493       563       690       738       876       850      1466      1743      3097      2289      2521      2507
dram[4]:        780       553       725       628      1021       638      1044       802      1248       915     24318      1765      3689      2584      3952      2859
dram[5]:        519       555       560       603       551       540       961       855       896       800      1607      1806      2768      2908      2824      2509
maximum mf latency per bank:
dram[0]:        788       562       662       601       584       601       599       644       593       599       577       613       520       656       736       681
dram[1]:        678       592       598       601       576       548       707       674       753       629       687       632       536       685       517       550
dram[2]:        588       577       622       614       601       545       665       674       591       670       556       640       543       537       573       562
dram[3]:        572       604       619       572       513       658       678       642       681       598       508       657       548       521       546       560
dram[4]:        761       621       819       497       752       638       774       679       714       631       827       616       677       553       696       713
dram[5]:        583       777       509       546       604       590       626       602       628       604       569       519       606       569       530       574

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68392 n_nop=66097 n_act=242 n_pre=226 n_req=1070 n_rd=1514 n_write=313 bw_util=0.05343
n_activity=15872 dram_eff=0.2302
bk0: 74a 67686i bk1: 78a 67481i bk2: 90a 67273i bk3: 106a 67031i bk4: 102a 67358i bk5: 104a 67220i bk6: 112a 67147i bk7: 114a 67082i bk8: 102a 67341i bk9: 100a 67255i bk10: 78a 67831i bk11: 104a 67547i bk12: 88a 67994i bk13: 88a 67899i bk14: 80a 67739i bk15: 94a 67810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0601094
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68392 n_nop=66067 n_act=250 n_pre=234 n_req=1082 n_rd=1518 n_write=323 bw_util=0.05384
n_activity=16403 dram_eff=0.2245
bk0: 84a 67407i bk1: 78a 67502i bk2: 88a 67515i bk3: 92a 67334i bk4: 110a 67244i bk5: 102a 67110i bk6: 100a 67336i bk7: 120a 66910i bk8: 114a 67147i bk9: 110a 67240i bk10: 98a 67571i bk11: 96a 67468i bk12: 74a 68034i bk13: 74a 67937i bk14: 86a 67958i bk15: 92a 67985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0538221
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68392 n_nop=66023 n_act=255 n_pre=239 n_req=1100 n_rd=1550 n_write=325 bw_util=0.05483
n_activity=16732 dram_eff=0.2241
bk0: 90a 67360i bk1: 76a 67544i bk2: 100a 67274i bk3: 100a 67351i bk4: 92a 67221i bk5: 104a 67171i bk6: 102a 67216i bk7: 110a 67087i bk8: 116a 67184i bk9: 116a 66968i bk10: 92a 67709i bk11: 92a 67751i bk12: 90a 67838i bk13: 94a 67896i bk14: 90a 67964i bk15: 86a 68012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0612352
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68392 n_nop=65923 n_act=290 n_pre=274 n_req=1115 n_rd=1576 n_write=329 bw_util=0.05571
n_activity=17183 dram_eff=0.2217
bk0: 96a 67235i bk1: 80a 67469i bk2: 114a 66913i bk3: 104a 67160i bk4: 72a 67562i bk5: 110a 67088i bk6: 102a 67291i bk7: 106a 67126i bk8: 120a 67076i bk9: 138a 66934i bk10: 104a 67521i bk11: 94a 67577i bk12: 74a 68000i bk13: 90a 67735i bk14: 90a 67738i bk15: 82a 67901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0671716
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68392 n_nop=65964 n_act=273 n_pre=257 n_req=1111 n_rd=1572 n_write=326 bw_util=0.0555
n_activity=17637 dram_eff=0.2152
bk0: 86a 67495i bk1: 104a 67199i bk2: 88a 67353i bk3: 104a 67130i bk4: 106a 67092i bk5: 94a 67344i bk6: 118a 67171i bk7: 96a 67286i bk8: 126a 67052i bk9: 114a 67253i bk10: 114a 67586i bk11: 88a 67676i bk12: 90a 67800i bk13: 90a 67677i bk14: 82a 67988i bk15: 72a 68044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0661335
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68392 n_nop=65953 n_act=281 n_pre=265 n_req=1104 n_rd=1576 n_write=317 bw_util=0.05536
n_activity=17318 dram_eff=0.2186
bk0: 90a 67277i bk1: 98a 67170i bk2: 102a 67261i bk3: 94a 67336i bk4: 94a 67194i bk5: 104a 67157i bk6: 126a 67174i bk7: 108a 67115i bk8: 116a 67203i bk9: 114a 67088i bk10: 104a 67593i bk11: 86a 67700i bk12: 78a 67917i bk13: 84a 67897i bk14: 88a 68019i bk15: 90a 67826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0662212

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2456, Miss = 363, Miss_rate = 0.148, Pending_hits = 13, Reservation_fails = 227
L2_cache_bank[1]: Access = 2555, Miss = 394, Miss_rate = 0.154, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 2473, Miss = 377, Miss_rate = 0.152, Pending_hits = 12, Reservation_fails = 115
L2_cache_bank[3]: Access = 2390, Miss = 382, Miss_rate = 0.160, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 2457, Miss = 386, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2492, Miss = 389, Miss_rate = 0.156, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 2357, Miss = 386, Miss_rate = 0.164, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 2370, Miss = 402, Miss_rate = 0.170, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 6989, Miss = 405, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 1
L2_cache_bank[9]: Access = 2481, Miss = 381, Miss_rate = 0.154, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2541, Miss = 399, Miss_rate = 0.157, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 2454, Miss = 389, Miss_rate = 0.159, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 34015
L2_total_cache_misses = 4653
L2_total_cache_miss_rate = 0.1368
L2_total_cache_pending_hits = 53
L2_total_cache_reservation_fails = 343
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14562
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2752
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14686
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.118
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=103601
icnt_total_pkts_simt_to_mem=50629
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 47.1672
	minimum = 6
	maximum = 521
Network latency average = 30.461
	minimum = 6
	maximum = 494
Slowest packet = 34918
Flit latency average = 23.3703
	minimum = 6
	maximum = 494
Slowest flit = 79930
Fragmentation average = 0.0808852
	minimum = 0
	maximum = 232
Injected packet rate average = 0.0689306
	minimum = 0.0499666 (at node 1)
	maximum = 0.193822 (at node 23)
Accepted packet rate average = 0.0689306
	minimum = 0.0499666 (at node 1)
	maximum = 0.193822 (at node 23)
Injected flit rate average = 0.154672
	minimum = 0.0752081 (at node 1)
	maximum = 0.354322 (at node 23)
Accepted flit rate average= 0.154672
	minimum = 0.0924913 (at node 18)
	maximum = 0.347518 (at node 23)
Injected packet length average = 2.24388
Accepted packet length average = 2.24388
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.564 (4 samples)
	minimum = 6 (4 samples)
	maximum = 157 (4 samples)
Network latency average = 14.0878 (4 samples)
	minimum = 6 (4 samples)
	maximum = 146.75 (4 samples)
Flit latency average = 11.4384 (4 samples)
	minimum = 6 (4 samples)
	maximum = 144 (4 samples)
Fragmentation average = 0.0202213 (4 samples)
	minimum = 0 (4 samples)
	maximum = 58 (4 samples)
Injected packet rate average = 0.0268315 (4 samples)
	minimum = 0.0172304 (4 samples)
	maximum = 0.0721831 (4 samples)
Accepted packet rate average = 0.0268315 (4 samples)
	minimum = 0.0172304 (4 samples)
	maximum = 0.0721831 (4 samples)
Injected flit rate average = 0.0626234 (4 samples)
	minimum = 0.0240461 (4 samples)
	maximum = 0.14547 (4 samples)
Accepted flit rate average = 0.0626234 (4 samples)
	minimum = 0.0329517 (4 samples)
	maximum = 0.140858 (4 samples)
Injected packet size average = 2.33395 (4 samples)
Accepted packet size average = 2.33395 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 41 sec (41 sec)
gpgpu_simulation_rate = 93694 (inst/sec)
gpgpu_simulation_rate = 1263 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,51814)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,51814)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,51814)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,51814)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,51814)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,51814)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,51814)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,51814)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,51814)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,51814)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,51814)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,51814)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,51814)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,51814)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,51814)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,51814)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,51814)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,51814)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,51814)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,51814)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,51814)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,51814)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,51814)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,51814)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,51814)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,51814)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,51814)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,51814)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,51814)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,51814)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,51814)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,51814)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,51814)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,51814)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,51814)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,51814)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,51814)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,51814)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,51814)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,51814)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,51814)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,51814)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,51814)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,51814)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,51814)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,51814)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,51814)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,51814)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,51814)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,51814)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,51814)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,51814)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,51814)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,51814)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,51814)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,51814)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,51814)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,51814)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,51814)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,51814)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,51814)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,51814)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,51814)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,51814)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,51814)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,51814)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,51814)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,51814)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,51814)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,51814)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,51814)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,51814)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,51814)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,51814)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,51814)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,51814)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,51814)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,51814)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,51814)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,51814)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,51814)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,51814)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,51814)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,51814)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,51814)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,51814)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,51814)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,51814)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,51814)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,51814)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(25,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(73,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(18,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 52314  inst.: 4144983 (ipc=607.1) sim_rate=96394 (inst/sec) elapsed = 0:0:00:43 / Tue Apr 16 16:49:29 2019
GPGPU-Sim uArch: cycles simulated: 53314  inst.: 4158210 (ipc=211.2) sim_rate=94504 (inst/sec) elapsed = 0:0:00:44 / Tue Apr 16 16:49:30 2019
GPGPU-Sim uArch: cycles simulated: 54814  inst.: 4170156 (ipc=109.6) sim_rate=92670 (inst/sec) elapsed = 0:0:00:45 / Tue Apr 16 16:49:31 2019
GPGPU-Sim uArch: cycles simulated: 56314  inst.: 4179339 (ipc=75.1) sim_rate=90855 (inst/sec) elapsed = 0:0:00:46 / Tue Apr 16 16:49:32 2019
GPGPU-Sim uArch: cycles simulated: 57314  inst.: 4186221 (ipc=62.7) sim_rate=89068 (inst/sec) elapsed = 0:0:00:47 / Tue Apr 16 16:49:33 2019
GPGPU-Sim uArch: cycles simulated: 58814  inst.: 4195271 (ipc=50.5) sim_rate=87401 (inst/sec) elapsed = 0:0:00:48 / Tue Apr 16 16:49:34 2019
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(9,0,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 60314  inst.: 4204239 (ipc=42.7) sim_rate=85800 (inst/sec) elapsed = 0:0:00:49 / Tue Apr 16 16:49:35 2019
GPGPU-Sim uArch: cycles simulated: 61314  inst.: 4211435 (ipc=38.9) sim_rate=84228 (inst/sec) elapsed = 0:0:00:50 / Tue Apr 16 16:49:36 2019
GPGPU-Sim uArch: cycles simulated: 62314  inst.: 4217225 (ipc=35.8) sim_rate=82690 (inst/sec) elapsed = 0:0:00:51 / Tue Apr 16 16:49:37 2019
GPGPU-Sim uArch: cycles simulated: 62814  inst.: 4221018 (ipc=34.5) sim_rate=81173 (inst/sec) elapsed = 0:0:00:52 / Tue Apr 16 16:49:38 2019
GPGPU-Sim uArch: cycles simulated: 63814  inst.: 4227862 (ipc=32.2) sim_rate=79770 (inst/sec) elapsed = 0:0:00:53 / Tue Apr 16 16:49:39 2019
GPGPU-Sim uArch: cycles simulated: 64814  inst.: 4234198 (ipc=30.2) sim_rate=78411 (inst/sec) elapsed = 0:0:00:54 / Tue Apr 16 16:49:40 2019
GPGPU-Sim uArch: cycles simulated: 66314  inst.: 4244036 (ipc=27.8) sim_rate=77164 (inst/sec) elapsed = 0:0:00:55 / Tue Apr 16 16:49:41 2019
GPGPU-Sim uArch: cycles simulated: 67814  inst.: 4253847 (ipc=25.8) sim_rate=75961 (inst/sec) elapsed = 0:0:00:56 / Tue Apr 16 16:49:42 2019
GPGPU-Sim uArch: cycles simulated: 68814  inst.: 4259638 (ipc=24.6) sim_rate=74730 (inst/sec) elapsed = 0:0:00:57 / Tue Apr 16 16:49:43 2019
GPGPU-Sim uArch: cycles simulated: 69814  inst.: 4266218 (ipc=23.6) sim_rate=73555 (inst/sec) elapsed = 0:0:00:58 / Tue Apr 16 16:49:44 2019
GPGPU-Sim uArch: cycles simulated: 70314  inst.: 4269346 (ipc=23.1) sim_rate=72361 (inst/sec) elapsed = 0:0:00:59 / Tue Apr 16 16:49:45 2019
GPGPU-Sim uArch: cycles simulated: 71314  inst.: 4275110 (ipc=22.2) sim_rate=71251 (inst/sec) elapsed = 0:0:01:00 / Tue Apr 16 16:49:46 2019
GPGPU-Sim uArch: cycles simulated: 72314  inst.: 4281521 (ipc=21.5) sim_rate=70188 (inst/sec) elapsed = 0:0:01:01 / Tue Apr 16 16:49:47 2019
GPGPU-Sim uArch: cycles simulated: 73314  inst.: 4287948 (ipc=20.8) sim_rate=69160 (inst/sec) elapsed = 0:0:01:02 / Tue Apr 16 16:49:48 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21817,51814), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(21818,51814)
GPGPU-Sim uArch: cycles simulated: 73814  inst.: 4292830 (ipc=20.5) sim_rate=68140 (inst/sec) elapsed = 0:0:01:03 / Tue Apr 16 16:49:49 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (22926,51814), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(22927,51814)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(91,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 75314  inst.: 4303128 (ipc=19.6) sim_rate=67236 (inst/sec) elapsed = 0:0:01:04 / Tue Apr 16 16:49:50 2019
GPGPU-Sim uArch: cycles simulated: 76814  inst.: 4315497 (ipc=19.0) sim_rate=66392 (inst/sec) elapsed = 0:0:01:05 / Tue Apr 16 16:49:51 2019
GPGPU-Sim uArch: cycles simulated: 77314  inst.: 4319149 (ipc=18.7) sim_rate=65441 (inst/sec) elapsed = 0:0:01:06 / Tue Apr 16 16:49:52 2019
GPGPU-Sim uArch: cycles simulated: 78314  inst.: 4326244 (ipc=18.3) sim_rate=64570 (inst/sec) elapsed = 0:0:01:07 / Tue Apr 16 16:49:53 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (26951,51814), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(26952,51814)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (27176,51814), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(27177,51814)
GPGPU-Sim uArch: cycles simulated: 79314  inst.: 4335630 (ipc=18.0) sim_rate=63759 (inst/sec) elapsed = 0:0:01:08 / Tue Apr 16 16:49:54 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (27925,51814), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(27926,51814)
GPGPU-Sim uArch: cycles simulated: 79814  inst.: 4340673 (ipc=17.8) sim_rate=62908 (inst/sec) elapsed = 0:0:01:09 / Tue Apr 16 16:49:55 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (28473,51814), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(28474,51814)
GPGPU-Sim uArch: cycles simulated: 80814  inst.: 4352286 (ipc=17.6) sim_rate=62175 (inst/sec) elapsed = 0:0:01:10 / Tue Apr 16 16:49:56 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (29724,51814), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(29725,51814)
GPGPU-Sim uArch: cycles simulated: 82314  inst.: 4366265 (ipc=17.2) sim_rate=61496 (inst/sec) elapsed = 0:0:01:11 / Tue Apr 16 16:49:57 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (31365,51814), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(31366,51814)
GPGPU-Sim uArch: cycles simulated: 83314  inst.: 4374357 (ipc=16.9) sim_rate=60754 (inst/sec) elapsed = 0:0:01:12 / Tue Apr 16 16:49:58 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (31686,51814), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(31687,51814)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (31740,51814), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(31741,51814)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32075,51814), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(32076,51814)
GPGPU-Sim uArch: cycles simulated: 84314  inst.: 4388453 (ipc=16.8) sim_rate=60115 (inst/sec) elapsed = 0:0:01:13 / Tue Apr 16 16:49:59 2019
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(85,0,0) tid=(76,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (33279,51814), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(33280,51814)
GPGPU-Sim uArch: cycles simulated: 85814  inst.: 4401580 (ipc=16.5) sim_rate=59480 (inst/sec) elapsed = 0:0:01:14 / Tue Apr 16 16:50:00 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (34683,51814), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(34684,51814)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (34844,51814), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(34845,51814)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (35024,51814), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(35025,51814)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (35699,51814), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(35700,51814)
GPGPU-Sim uArch: cycles simulated: 87814  inst.: 4424853 (ipc=16.2) sim_rate=58998 (inst/sec) elapsed = 0:0:01:15 / Tue Apr 16 16:50:01 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (37425,51814), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(37426,51814)
GPGPU-Sim uArch: cycles simulated: 89314  inst.: 4437685 (ipc=15.9) sim_rate=58390 (inst/sec) elapsed = 0:0:01:16 / Tue Apr 16 16:50:02 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (37549,51814), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(37550,51814)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (38883,51814), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(38884,51814)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (38906,51814), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(38907,51814)
GPGPU-Sim uArch: cycles simulated: 90814  inst.: 4455060 (ipc=15.7) sim_rate=57857 (inst/sec) elapsed = 0:0:01:17 / Tue Apr 16 16:50:03 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (39309,51814), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(39310,51814)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (40424,51814), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(40425,51814)
GPGPU-Sim uArch: cycles simulated: 92314  inst.: 4473480 (ipc=15.6) sim_rate=57352 (inst/sec) elapsed = 0:0:01:18 / Tue Apr 16 16:50:04 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (40552,51814), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(40553,51814)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (40672,51814), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(40673,51814)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (41093,51814), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(41094,51814)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(114,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (41531,51814), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(41532,51814)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (41903,51814), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(41904,51814)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (42004,51814), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(42005,51814)
GPGPU-Sim uArch: cycles simulated: 94314  inst.: 4505554 (ipc=15.6) sim_rate=57032 (inst/sec) elapsed = 0:0:01:19 / Tue Apr 16 16:50:05 2019
GPGPU-Sim uArch: cycles simulated: 95814  inst.: 4517788 (ipc=15.4) sim_rate=56472 (inst/sec) elapsed = 0:0:01:20 / Tue Apr 16 16:50:06 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (44509,51814), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(44510,51814)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (44671,51814), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(44672,51814)
GPGPU-Sim uArch: cycles simulated: 97314  inst.: 4533722 (ipc=15.2) sim_rate=55971 (inst/sec) elapsed = 0:0:01:21 / Tue Apr 16 16:50:07 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (45870,51814), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(45871,51814)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (46696,51814), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(46697,51814)
GPGPU-Sim uArch: cycles simulated: 98814  inst.: 4550746 (ipc=15.1) sim_rate=55496 (inst/sec) elapsed = 0:0:01:22 / Tue Apr 16 16:50:08 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (47801,51814), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(47802,51814)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (48413,51814), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(48414,51814)
GPGPU-Sim uArch: cycles simulated: 100314  inst.: 4570167 (ipc=15.0) sim_rate=55062 (inst/sec) elapsed = 0:0:01:23 / Tue Apr 16 16:50:09 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (48656,51814), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(48657,51814)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(119,0,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (49894,51814), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(49895,51814)
GPGPU-Sim uArch: cycles simulated: 101814  inst.: 4591412 (ipc=15.0) sim_rate=54659 (inst/sec) elapsed = 0:0:01:24 / Tue Apr 16 16:50:10 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (50982,51814), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(50983,51814)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (51478,51814), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(51479,51814)
GPGPU-Sim uArch: cycles simulated: 103814  inst.: 4614050 (ipc=14.9) sim_rate=54282 (inst/sec) elapsed = 0:0:01:25 / Tue Apr 16 16:50:11 2019
GPGPU-Sim uArch: cycles simulated: 104814  inst.: 4621239 (ipc=14.7) sim_rate=53735 (inst/sec) elapsed = 0:0:01:26 / Tue Apr 16 16:50:12 2019
GPGPU-Sim uArch: cycles simulated: 105814  inst.: 4631050 (ipc=14.6) sim_rate=53230 (inst/sec) elapsed = 0:0:01:27 / Tue Apr 16 16:50:13 2019
GPGPU-Sim uArch: cycles simulated: 106814  inst.: 4638838 (ipc=14.5) sim_rate=52714 (inst/sec) elapsed = 0:0:01:28 / Tue Apr 16 16:50:14 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (55177,51814), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(55178,51814)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (55538,51814), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(55539,51814)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (55902,51814), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(55903,51814)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (56125,51814), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(56126,51814)
GPGPU-Sim uArch: cycles simulated: 108314  inst.: 4662322 (ipc=14.5) sim_rate=52385 (inst/sec) elapsed = 0:0:01:29 / Tue Apr 16 16:50:15 2019
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(53,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (57938,51814), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(57939,51814)
GPGPU-Sim uArch: cycles simulated: 109814  inst.: 4681023 (ipc=14.5) sim_rate=52011 (inst/sec) elapsed = 0:0:01:30 / Tue Apr 16 16:50:16 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (58203,51814), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(58204,51814)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (58718,51814), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(58719,51814)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (59041,51814), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(59042,51814)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (59408,51814), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(59409,51814)
GPGPU-Sim uArch: cycles simulated: 111314  inst.: 4702708 (ipc=14.5) sim_rate=51678 (inst/sec) elapsed = 0:0:01:31 / Tue Apr 16 16:50:17 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (60085,51814), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(60086,51814)
GPGPU-Sim uArch: cycles simulated: 112814  inst.: 4722550 (ipc=14.4) sim_rate=51332 (inst/sec) elapsed = 0:0:01:32 / Tue Apr 16 16:50:18 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (61129,51814), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(61130,51814)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (61337,51814), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(61338,51814)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (61435,51814), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(61436,51814)
GPGPU-Sim uArch: cycles simulated: 113814  inst.: 4736489 (ipc=14.4) sim_rate=50929 (inst/sec) elapsed = 0:0:01:33 / Tue Apr 16 16:50:19 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (62427,51814), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(62428,51814)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (62788,51814), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(62789,51814)
GPGPU-Sim uArch: cycles simulated: 114814  inst.: 4750349 (ipc=14.4) sim_rate=50535 (inst/sec) elapsed = 0:0:01:34 / Tue Apr 16 16:50:20 2019
GPGPU-Sim uArch: cycles simulated: 115314  inst.: 4757763 (ipc=14.4) sim_rate=50081 (inst/sec) elapsed = 0:0:01:35 / Tue Apr 16 16:50:21 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (63910,51814), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(63911,51814)
GPGPU-Sim uArch: cycles simulated: 116314  inst.: 4770845 (ipc=14.4) sim_rate=49696 (inst/sec) elapsed = 0:0:01:36 / Tue Apr 16 16:50:22 2019
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(143,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (65069,51814), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(65070,51814)
GPGPU-Sim uArch: cycles simulated: 117314  inst.: 4785992 (ipc=14.4) sim_rate=49340 (inst/sec) elapsed = 0:0:01:37 / Tue Apr 16 16:50:23 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (66432,51814), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(66433,51814)
GPGPU-Sim uArch: cycles simulated: 118314  inst.: 4797835 (ipc=14.4) sim_rate=48957 (inst/sec) elapsed = 0:0:01:38 / Tue Apr 16 16:50:24 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (66958,51814), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(66959,51814)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (67445,51814), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(67446,51814)
GPGPU-Sim uArch: cycles simulated: 119314  inst.: 4811481 (ipc=14.4) sim_rate=48600 (inst/sec) elapsed = 0:0:01:39 / Tue Apr 16 16:50:25 2019
GPGPU-Sim uArch: cycles simulated: 120314  inst.: 4822542 (ipc=14.3) sim_rate=48225 (inst/sec) elapsed = 0:0:01:40 / Tue Apr 16 16:50:26 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (68746,51814), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(68747,51814)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (69202,51814), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(69203,51814)
GPGPU-Sim uArch: cycles simulated: 121314  inst.: 4836465 (ipc=14.3) sim_rate=47885 (inst/sec) elapsed = 0:0:01:41 / Tue Apr 16 16:50:27 2019
GPGPU-Sim uArch: cycles simulated: 122314  inst.: 4849488 (ipc=14.3) sim_rate=47544 (inst/sec) elapsed = 0:0:01:42 / Tue Apr 16 16:50:28 2019
GPGPU-Sim uArch: cycles simulated: 123314  inst.: 4858613 (ipc=14.2) sim_rate=47171 (inst/sec) elapsed = 0:0:01:43 / Tue Apr 16 16:50:29 2019
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(141,0,0) tid=(217,0,0)
GPGPU-Sim uArch: cycles simulated: 124814  inst.: 4872478 (ipc=14.1) sim_rate=46850 (inst/sec) elapsed = 0:0:01:44 / Tue Apr 16 16:50:30 2019
GPGPU-Sim uArch: cycles simulated: 125814  inst.: 4880484 (ipc=14.0) sim_rate=46480 (inst/sec) elapsed = 0:0:01:45 / Tue Apr 16 16:50:31 2019
GPGPU-Sim uArch: cycles simulated: 127314  inst.: 4896872 (ipc=14.0) sim_rate=46196 (inst/sec) elapsed = 0:0:01:46 / Tue Apr 16 16:50:32 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (76179,51814), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(76180,51814)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (76753,51814), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(76754,51814)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (76976,51814), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(76977,51814)
GPGPU-Sim uArch: cycles simulated: 128814  inst.: 4916161 (ipc=14.0) sim_rate=45945 (inst/sec) elapsed = 0:0:01:47 / Tue Apr 16 16:50:33 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (77277,51814), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(77278,51814)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (77518,51814), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(77519,51814)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (77775,51814), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(77776,51814)
GPGPU-Sim uArch: cycles simulated: 129814  inst.: 4934245 (ipc=14.0) sim_rate=45687 (inst/sec) elapsed = 0:0:01:48 / Tue Apr 16 16:50:34 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (78261,51814), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(78262,51814)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (78658,51814), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(78659,51814)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (78936,51814), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(78937,51814)
GPGPU-Sim uArch: cycles simulated: 130814  inst.: 4950170 (ipc=14.0) sim_rate=45414 (inst/sec) elapsed = 0:0:01:49 / Tue Apr 16 16:50:35 2019
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(157,0,0) tid=(192,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (80178,51814), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(80179,51814)
GPGPU-Sim uArch: cycles simulated: 132314  inst.: 4969024 (ipc=14.0) sim_rate=45172 (inst/sec) elapsed = 0:0:01:50 / Tue Apr 16 16:50:36 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (80510,51814), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(80511,51814)
GPGPU-Sim uArch: cycles simulated: 133814  inst.: 4988594 (ipc=14.0) sim_rate=44942 (inst/sec) elapsed = 0:0:01:51 / Tue Apr 16 16:50:37 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (82516,51814), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(82517,51814)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (83155,51814), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(83156,51814)
GPGPU-Sim uArch: cycles simulated: 135314  inst.: 5009349 (ipc=14.0) sim_rate=44726 (inst/sec) elapsed = 0:0:01:52 / Tue Apr 16 16:50:38 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (83603,51814), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(83604,51814)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (83884,51814), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(83885,51814)
GPGPU-Sim uArch: cycles simulated: 136314  inst.: 5023716 (ipc=14.0) sim_rate=44457 (inst/sec) elapsed = 0:0:01:53 / Tue Apr 16 16:50:39 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (84843,51814), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(84844,51814)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (85614,51814), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(85615,51814)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (85878,51814), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(85879,51814)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (85949,51814), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(85950,51814)
GPGPU-Sim uArch: cycles simulated: 138314  inst.: 5053911 (ipc=14.0) sim_rate=44332 (inst/sec) elapsed = 0:0:01:54 / Tue Apr 16 16:50:40 2019
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(139,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (87351,51814), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(87352,51814)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (87707,51814), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(87708,51814)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (87739,51814), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(87740,51814)
GPGPU-Sim uArch: cycles simulated: 139814  inst.: 5077359 (ipc=14.0) sim_rate=44150 (inst/sec) elapsed = 0:0:01:55 / Tue Apr 16 16:50:41 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (88061,51814), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(88062,51814)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (88114,51814), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(88115,51814)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (88469,51814), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(88470,51814)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (89179,51814), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(89180,51814)
GPGPU-Sim uArch: cycles simulated: 141314  inst.: 5103772 (ipc=14.1) sim_rate=43998 (inst/sec) elapsed = 0:0:01:56 / Tue Apr 16 16:50:42 2019
GPGPU-Sim uArch: cycles simulated: 142814  inst.: 5120825 (ipc=14.1) sim_rate=43767 (inst/sec) elapsed = 0:0:01:57 / Tue Apr 16 16:50:43 2019
GPGPU-Sim uArch: cycles simulated: 143814  inst.: 5130751 (ipc=14.0) sim_rate=43480 (inst/sec) elapsed = 0:0:01:58 / Tue Apr 16 16:50:44 2019
GPGPU-Sim uArch: cycles simulated: 144814  inst.: 5141802 (ipc=14.0) sim_rate=43208 (inst/sec) elapsed = 0:0:01:59 / Tue Apr 16 16:50:45 2019
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(154,0,0) tid=(148,0,0)
GPGPU-Sim uArch: cycles simulated: 146314  inst.: 5156811 (ipc=13.9) sim_rate=42973 (inst/sec) elapsed = 0:0:02:00 / Tue Apr 16 16:50:46 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (95551,51814), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(95552,51814)
GPGPU-Sim uArch: cycles simulated: 148314  inst.: 5179061 (ipc=13.9) sim_rate=42802 (inst/sec) elapsed = 0:0:02:01 / Tue Apr 16 16:50:47 2019
GPGPU-Sim uArch: cycles simulated: 149814  inst.: 5194460 (ipc=13.8) sim_rate=42577 (inst/sec) elapsed = 0:0:02:02 / Tue Apr 16 16:50:48 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (99076,51814), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(99077,51814)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (99192,51814), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(99193,51814)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (99288,51814), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(99289,51814)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (99320,51814), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(99321,51814)
GPGPU-Sim uArch: cycles simulated: 151314  inst.: 5214145 (ipc=13.8) sim_rate=42391 (inst/sec) elapsed = 0:0:02:03 / Tue Apr 16 16:50:49 2019
GPGPU-Sim uArch: cycles simulated: 152314  inst.: 5225019 (ipc=13.8) sim_rate=42137 (inst/sec) elapsed = 0:0:02:04 / Tue Apr 16 16:50:50 2019
GPGPU-Sim uArch: cycles simulated: 153814  inst.: 5242990 (ipc=13.7) sim_rate=41943 (inst/sec) elapsed = 0:0:02:05 / Tue Apr 16 16:50:51 2019
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(109,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (103396,51814), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(103397,51814)
GPGPU-Sim uArch: cycles simulated: 155314  inst.: 5260529 (ipc=13.7) sim_rate=41750 (inst/sec) elapsed = 0:0:02:06 / Tue Apr 16 16:50:52 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (103901,51814), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(103902,51814)
GPGPU-Sim uArch: cycles simulated: 156314  inst.: 5273661 (ipc=13.7) sim_rate=41524 (inst/sec) elapsed = 0:0:02:07 / Tue Apr 16 16:50:53 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (105073,51814), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(105074,51814)
GPGPU-Sim uArch: cycles simulated: 157814  inst.: 5292173 (ipc=13.7) sim_rate=41345 (inst/sec) elapsed = 0:0:02:08 / Tue Apr 16 16:50:54 2019
GPGPU-Sim uArch: cycles simulated: 159314  inst.: 5307390 (ipc=13.6) sim_rate=41142 (inst/sec) elapsed = 0:0:02:09 / Tue Apr 16 16:50:55 2019
GPGPU-Sim uArch: cycles simulated: 160814  inst.: 5324642 (ipc=13.6) sim_rate=40958 (inst/sec) elapsed = 0:0:02:10 / Tue Apr 16 16:50:56 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (109710,51814), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(109711,51814)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(116,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 162814  inst.: 5353922 (ipc=13.6) sim_rate=40869 (inst/sec) elapsed = 0:0:02:11 / Tue Apr 16 16:50:57 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (111581,51814), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(111582,51814)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (112312,51814), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(112313,51814)
GPGPU-Sim uArch: cycles simulated: 164314  inst.: 5371414 (ipc=13.6) sim_rate=40692 (inst/sec) elapsed = 0:0:02:12 / Tue Apr 16 16:50:58 2019
GPGPU-Sim uArch: cycles simulated: 165814  inst.: 5391663 (ipc=13.6) sim_rate=40538 (inst/sec) elapsed = 0:0:02:13 / Tue Apr 16 16:50:59 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (114565,51814), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(114566,51814)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (115334,51814), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(115335,51814)
GPGPU-Sim uArch: cycles simulated: 167314  inst.: 5412503 (ipc=13.6) sim_rate=40391 (inst/sec) elapsed = 0:0:02:14 / Tue Apr 16 16:51:00 2019
GPGPU-Sim uArch: cycles simulated: 168314  inst.: 5426889 (ipc=13.6) sim_rate=40199 (inst/sec) elapsed = 0:0:02:15 / Tue Apr 16 16:51:01 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (116735,51814), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(116736,51814)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(185,0,0) tid=(204,0,0)
GPGPU-Sim uArch: cycles simulated: 169314  inst.: 5439428 (ipc=13.6) sim_rate=39995 (inst/sec) elapsed = 0:0:02:16 / Tue Apr 16 16:51:02 2019
GPGPU-Sim uArch: cycles simulated: 171314  inst.: 5461152 (ipc=13.6) sim_rate=39862 (inst/sec) elapsed = 0:0:02:17 / Tue Apr 16 16:51:03 2019
GPGPU-Sim uArch: cycles simulated: 172814  inst.: 5478913 (ipc=13.5) sim_rate=39702 (inst/sec) elapsed = 0:0:02:18 / Tue Apr 16 16:51:04 2019
GPGPU-Sim uArch: cycles simulated: 174314  inst.: 5494550 (ipc=13.5) sim_rate=39529 (inst/sec) elapsed = 0:0:02:19 / Tue Apr 16 16:51:05 2019
GPGPU-Sim uArch: cycles simulated: 175314  inst.: 5505489 (ipc=13.5) sim_rate=39324 (inst/sec) elapsed = 0:0:02:20 / Tue Apr 16 16:51:06 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (123548,51814), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(123549,51814)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (124798,51814), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(124799,51814)
GPGPU-Sim uArch: cycles simulated: 176814  inst.: 5526631 (ipc=13.5) sim_rate=39195 (inst/sec) elapsed = 0:0:02:21 / Tue Apr 16 16:51:07 2019
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(188,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 178314  inst.: 5544877 (ipc=13.5) sim_rate=39048 (inst/sec) elapsed = 0:0:02:22 / Tue Apr 16 16:51:08 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (127535,51814), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(127536,51814)
GPGPU-Sim uArch: cycles simulated: 179814  inst.: 5566359 (ipc=13.5) sim_rate=38925 (inst/sec) elapsed = 0:0:02:23 / Tue Apr 16 16:51:09 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (128930,51814), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(128931,51814)
GPGPU-Sim uArch: cycles simulated: 181314  inst.: 5585703 (ipc=13.5) sim_rate=38789 (inst/sec) elapsed = 0:0:02:24 / Tue Apr 16 16:51:10 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (130350,51814), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(130351,51814)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (131227,51814), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(131228,51814)
GPGPU-Sim uArch: cycles simulated: 183314  inst.: 5615254 (ipc=13.5) sim_rate=38725 (inst/sec) elapsed = 0:0:02:25 / Tue Apr 16 16:51:11 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (132071,51814), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(132072,51814)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(178,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (132333,51814), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(132334,51814)
GPGPU-Sim uArch: cycles simulated: 184314  inst.: 5630619 (ipc=13.5) sim_rate=38565 (inst/sec) elapsed = 0:0:02:26 / Tue Apr 16 16:51:12 2019
GPGPU-Sim uArch: cycles simulated: 185814  inst.: 5650020 (ipc=13.5) sim_rate=38435 (inst/sec) elapsed = 0:0:02:27 / Tue Apr 16 16:51:13 2019
GPGPU-Sim uArch: cycles simulated: 186814  inst.: 5659814 (ipc=13.5) sim_rate=38241 (inst/sec) elapsed = 0:0:02:28 / Tue Apr 16 16:51:14 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (135205,51814), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(135206,51814)
GPGPU-Sim uArch: cycles simulated: 187814  inst.: 5672059 (ipc=13.5) sim_rate=38067 (inst/sec) elapsed = 0:0:02:29 / Tue Apr 16 16:51:15 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (136172,51814), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(136173,51814)
GPGPU-Sim uArch: cycles simulated: 189314  inst.: 5691670 (ipc=13.5) sim_rate=37944 (inst/sec) elapsed = 0:0:02:30 / Tue Apr 16 16:51:16 2019
GPGPU-Sim uArch: cycles simulated: 190814  inst.: 5706522 (ipc=13.4) sim_rate=37791 (inst/sec) elapsed = 0:0:02:31 / Tue Apr 16 16:51:17 2019
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(195,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (140207,51814), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(140208,51814)
GPGPU-Sim uArch: cycles simulated: 192314  inst.: 5724916 (ipc=13.4) sim_rate=37663 (inst/sec) elapsed = 0:0:02:32 / Tue Apr 16 16:51:18 2019
GPGPU-Sim uArch: cycles simulated: 193314  inst.: 5739064 (ipc=13.4) sim_rate=37510 (inst/sec) elapsed = 0:0:02:33 / Tue Apr 16 16:51:19 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (142595,51814), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(142596,51814)
GPGPU-Sim uArch: cycles simulated: 194814  inst.: 5758976 (ipc=13.4) sim_rate=37395 (inst/sec) elapsed = 0:0:02:34 / Tue Apr 16 16:51:20 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (143590,51814), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(143591,51814)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (144467,51814), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(144468,51814)
GPGPU-Sim uArch: cycles simulated: 196814  inst.: 5786333 (ipc=13.4) sim_rate=37331 (inst/sec) elapsed = 0:0:02:35 / Tue Apr 16 16:51:21 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (146122,51814), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(146123,51814)
GPGPU-Sim uArch: cycles simulated: 198314  inst.: 5804857 (ipc=13.4) sim_rate=37210 (inst/sec) elapsed = 0:0:02:36 / Tue Apr 16 16:51:22 2019
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(201,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 199814  inst.: 5823170 (ipc=13.4) sim_rate=37090 (inst/sec) elapsed = 0:0:02:37 / Tue Apr 16 16:51:23 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (148734,51814), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(148735,51814)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (149488,51814), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(149489,51814)
GPGPU-Sim uArch: cycles simulated: 201814  inst.: 5849898 (ipc=13.4) sim_rate=37024 (inst/sec) elapsed = 0:0:02:38 / Tue Apr 16 16:51:24 2019
GPGPU-Sim uArch: cycles simulated: 203314  inst.: 5865151 (ipc=13.4) sim_rate=36887 (inst/sec) elapsed = 0:0:02:39 / Tue Apr 16 16:51:25 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (152178,51814), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(152179,51814)
GPGPU-Sim uArch: cycles simulated: 204314  inst.: 5875909 (ipc=13.3) sim_rate=36724 (inst/sec) elapsed = 0:0:02:40 / Tue Apr 16 16:51:26 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (153595,51814), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(153596,51814)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (153707,51814), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(153708,51814)
GPGPU-Sim uArch: cycles simulated: 205814  inst.: 5899908 (ipc=13.4) sim_rate=36645 (inst/sec) elapsed = 0:0:02:41 / Tue Apr 16 16:51:27 2019
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(142,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 206814  inst.: 5912543 (ipc=13.4) sim_rate=36497 (inst/sec) elapsed = 0:0:02:42 / Tue Apr 16 16:51:28 2019
GPGPU-Sim uArch: cycles simulated: 207814  inst.: 5925653 (ipc=13.4) sim_rate=36353 (inst/sec) elapsed = 0:0:02:43 / Tue Apr 16 16:51:29 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (156146,51814), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(156147,51814)
GPGPU-Sim uArch: cycles simulated: 209314  inst.: 5941925 (ipc=13.3) sim_rate=36231 (inst/sec) elapsed = 0:0:02:44 / Tue Apr 16 16:51:30 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (158785,51814), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(158786,51814)
GPGPU-Sim uArch: cycles simulated: 211314  inst.: 5970999 (ipc=13.4) sim_rate=36187 (inst/sec) elapsed = 0:0:02:45 / Tue Apr 16 16:51:31 2019
GPGPU-Sim uArch: cycles simulated: 212814  inst.: 5988820 (ipc=13.3) sim_rate=36077 (inst/sec) elapsed = 0:0:02:46 / Tue Apr 16 16:51:32 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (161188,51814), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(161189,51814)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (161428,51814), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(161429,51814)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(135,0,0) tid=(238,0,0)
GPGPU-Sim uArch: cycles simulated: 214314  inst.: 6008720 (ipc=13.3) sim_rate=35980 (inst/sec) elapsed = 0:0:02:47 / Tue Apr 16 16:51:33 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (163357,51814), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(163358,51814)
GPGPU-Sim uArch: cycles simulated: 215314  inst.: 6021355 (ipc=13.3) sim_rate=35841 (inst/sec) elapsed = 0:0:02:48 / Tue Apr 16 16:51:34 2019
GPGPU-Sim uArch: cycles simulated: 217314  inst.: 6045051 (ipc=13.3) sim_rate=35769 (inst/sec) elapsed = 0:0:02:49 / Tue Apr 16 16:51:35 2019
GPGPU-Sim uArch: cycles simulated: 218814  inst.: 6061308 (ipc=13.3) sim_rate=35654 (inst/sec) elapsed = 0:0:02:50 / Tue Apr 16 16:51:36 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (167361,51814), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(167362,51814)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (167522,51814), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(167523,51814)
GPGPU-Sim uArch: cycles simulated: 219814  inst.: 6076160 (ipc=13.3) sim_rate=35533 (inst/sec) elapsed = 0:0:02:51 / Tue Apr 16 16:51:37 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (169340,51814), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(169341,51814)
GPGPU-Sim uArch: cycles simulated: 221314  inst.: 6098268 (ipc=13.3) sim_rate=35455 (inst/sec) elapsed = 0:0:02:52 / Tue Apr 16 16:51:38 2019
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(206,0,0) tid=(154,0,0)
GPGPU-Sim uArch: cycles simulated: 222814  inst.: 6116414 (ipc=13.3) sim_rate=35354 (inst/sec) elapsed = 0:0:02:53 / Tue Apr 16 16:51:39 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (171680,51814), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(171681,51814)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (171797,51814), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(171798,51814)
GPGPU-Sim uArch: cycles simulated: 223814  inst.: 6132724 (ipc=13.3) sim_rate=35245 (inst/sec) elapsed = 0:0:02:54 / Tue Apr 16 16:51:40 2019
GPGPU-Sim uArch: cycles simulated: 224814  inst.: 6147023 (ipc=13.3) sim_rate=35125 (inst/sec) elapsed = 0:0:02:55 / Tue Apr 16 16:51:41 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (174070,51814), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(174071,51814)
GPGPU-Sim uArch: cycles simulated: 226314  inst.: 6166793 (ipc=13.3) sim_rate=35038 (inst/sec) elapsed = 0:0:02:56 / Tue Apr 16 16:51:42 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (175401,51814), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(175402,51814)
GPGPU-Sim uArch: cycles simulated: 227314  inst.: 6179710 (ipc=13.3) sim_rate=34913 (inst/sec) elapsed = 0:0:02:57 / Tue Apr 16 16:51:43 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (176098,51814), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(176099,51814)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(222,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (176646,51814), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(176647,51814)
GPGPU-Sim uArch: cycles simulated: 228814  inst.: 6203759 (ipc=13.3) sim_rate=34852 (inst/sec) elapsed = 0:0:02:58 / Tue Apr 16 16:51:44 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (177873,51814), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(177874,51814)
GPGPU-Sim uArch: cycles simulated: 229814  inst.: 6217029 (ipc=13.3) sim_rate=34732 (inst/sec) elapsed = 0:0:02:59 / Tue Apr 16 16:51:45 2019
GPGPU-Sim uArch: cycles simulated: 231314  inst.: 6236964 (ipc=13.3) sim_rate=34649 (inst/sec) elapsed = 0:0:03:00 / Tue Apr 16 16:51:46 2019
GPGPU-Sim uArch: cycles simulated: 232314  inst.: 6250532 (ipc=13.3) sim_rate=34533 (inst/sec) elapsed = 0:0:03:01 / Tue Apr 16 16:51:47 2019
GPGPU-Sim uArch: cycles simulated: 233814  inst.: 6268134 (ipc=13.3) sim_rate=34440 (inst/sec) elapsed = 0:0:03:02 / Tue Apr 16 16:51:48 2019
GPGPU-Sim uArch: cycles simulated: 234814  inst.: 6279841 (ipc=13.3) sim_rate=34316 (inst/sec) elapsed = 0:0:03:03 / Tue Apr 16 16:51:49 2019
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(220,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (184454,51814), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(184455,51814)
GPGPU-Sim uArch: cycles simulated: 236814  inst.: 6305958 (ipc=13.3) sim_rate=34271 (inst/sec) elapsed = 0:0:03:04 / Tue Apr 16 16:51:50 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (186566,51814), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(186567,51814)
GPGPU-Sim uArch: cycles simulated: 238814  inst.: 6332088 (ipc=13.3) sim_rate=34227 (inst/sec) elapsed = 0:0:03:05 / Tue Apr 16 16:51:51 2019
GPGPU-Sim uArch: cycles simulated: 240314  inst.: 6351182 (ipc=13.3) sim_rate=34146 (inst/sec) elapsed = 0:0:03:06 / Tue Apr 16 16:51:52 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (189302,51814), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(189303,51814)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (189736,51814), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(189737,51814)
GPGPU-Sim uArch: cycles simulated: 241814  inst.: 6370752 (ipc=13.3) sim_rate=34068 (inst/sec) elapsed = 0:0:03:07 / Tue Apr 16 16:51:53 2019
GPGPU-Sim uArch: cycles simulated: 242814  inst.: 6385675 (ipc=13.3) sim_rate=33966 (inst/sec) elapsed = 0:0:03:08 / Tue Apr 16 16:51:54 2019
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(228,0,0) tid=(214,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (191219,51814), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(191220,51814)
GPGPU-Sim uArch: cycles simulated: 244314  inst.: 6405976 (ipc=13.3) sim_rate=33894 (inst/sec) elapsed = 0:0:03:09 / Tue Apr 16 16:51:55 2019
GPGPU-Sim uArch: cycles simulated: 245314  inst.: 6418193 (ipc=13.3) sim_rate=33779 (inst/sec) elapsed = 0:0:03:10 / Tue Apr 16 16:51:56 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (193993,51814), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(193994,51814)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (194799,51814), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(194800,51814)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (194834,51814), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(194835,51814)
GPGPU-Sim uArch: cycles simulated: 246814  inst.: 6442576 (ipc=13.3) sim_rate=33730 (inst/sec) elapsed = 0:0:03:11 / Tue Apr 16 16:51:57 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (195689,51814), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(195690,51814)
GPGPU-Sim uArch: cycles simulated: 247814  inst.: 6458055 (ipc=13.3) sim_rate=33635 (inst/sec) elapsed = 0:0:03:12 / Tue Apr 16 16:51:58 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (196063,51814), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(196064,51814)
GPGPU-Sim uArch: cycles simulated: 249314  inst.: 6480635 (ipc=13.4) sim_rate=33578 (inst/sec) elapsed = 0:0:03:13 / Tue Apr 16 16:51:59 2019
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(232,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (197693,51814), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(197694,51814)
GPGPU-Sim uArch: cycles simulated: 250314  inst.: 6496631 (ipc=13.4) sim_rate=33487 (inst/sec) elapsed = 0:0:03:14 / Tue Apr 16 16:52:00 2019
GPGPU-Sim uArch: cycles simulated: 251314  inst.: 6509582 (ipc=13.4) sim_rate=33382 (inst/sec) elapsed = 0:0:03:15 / Tue Apr 16 16:52:01 2019
GPGPU-Sim uArch: cycles simulated: 252314  inst.: 6522625 (ipc=13.4) sim_rate=33278 (inst/sec) elapsed = 0:0:03:16 / Tue Apr 16 16:52:02 2019
GPGPU-Sim uArch: cycles simulated: 253314  inst.: 6534044 (ipc=13.4) sim_rate=33167 (inst/sec) elapsed = 0:0:03:17 / Tue Apr 16 16:52:03 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (202809,51814), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(202810,51814)
GPGPU-Sim uArch: cycles simulated: 254814  inst.: 6552649 (ipc=13.4) sim_rate=33094 (inst/sec) elapsed = 0:0:03:18 / Tue Apr 16 16:52:04 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (203268,51814), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(203269,51814)
GPGPU-Sim uArch: cycles simulated: 255814  inst.: 6566617 (ipc=13.4) sim_rate=32998 (inst/sec) elapsed = 0:0:03:19 / Tue Apr 16 16:52:05 2019
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(233,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 256814  inst.: 6580432 (ipc=13.4) sim_rate=32902 (inst/sec) elapsed = 0:0:03:20 / Tue Apr 16 16:52:06 2019
GPGPU-Sim uArch: cycles simulated: 258314  inst.: 6599814 (ipc=13.4) sim_rate=32834 (inst/sec) elapsed = 0:0:03:21 / Tue Apr 16 16:52:07 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (206765,51814), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(206766,51814)
GPGPU-Sim uArch: cycles simulated: 259814  inst.: 6625724 (ipc=13.4) sim_rate=32800 (inst/sec) elapsed = 0:0:03:22 / Tue Apr 16 16:52:08 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (209008,51814), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(209009,51814)
GPGPU-Sim uArch: cycles simulated: 261814  inst.: 6654267 (ipc=13.4) sim_rate=32779 (inst/sec) elapsed = 0:0:03:23 / Tue Apr 16 16:52:09 2019
GPGPU-Sim uArch: cycles simulated: 262814  inst.: 6667534 (ipc=13.4) sim_rate=32683 (inst/sec) elapsed = 0:0:03:24 / Tue Apr 16 16:52:10 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (211119,51814), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(211120,51814)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(200,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 263814  inst.: 6681092 (ipc=13.4) sim_rate=32590 (inst/sec) elapsed = 0:0:03:25 / Tue Apr 16 16:52:11 2019
GPGPU-Sim uArch: cycles simulated: 264814  inst.: 6693677 (ipc=13.4) sim_rate=32493 (inst/sec) elapsed = 0:0:03:26 / Tue Apr 16 16:52:12 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (213277,51814), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(213278,51814)
GPGPU-Sim uArch: cycles simulated: 265814  inst.: 6707538 (ipc=13.4) sim_rate=32403 (inst/sec) elapsed = 0:0:03:27 / Tue Apr 16 16:52:13 2019
GPGPU-Sim uArch: cycles simulated: 267314  inst.: 6729976 (ipc=13.4) sim_rate=32355 (inst/sec) elapsed = 0:0:03:28 / Tue Apr 16 16:52:14 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (215960,51814), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(215961,51814)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (216679,51814), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(216680,51814)
GPGPU-Sim uArch: cycles simulated: 268814  inst.: 6751897 (ipc=13.4) sim_rate=32305 (inst/sec) elapsed = 0:0:03:29 / Tue Apr 16 16:52:15 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (217435,51814), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(217436,51814)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(157,0,0) tid=(247,0,0)
GPGPU-Sim uArch: cycles simulated: 270314  inst.: 6772619 (ipc=13.4) sim_rate=32250 (inst/sec) elapsed = 0:0:03:30 / Tue Apr 16 16:52:16 2019
GPGPU-Sim uArch: cycles simulated: 270814  inst.: 6779628 (ipc=13.4) sim_rate=32130 (inst/sec) elapsed = 0:0:03:31 / Tue Apr 16 16:52:17 2019
GPGPU-Sim uArch: cycles simulated: 271814  inst.: 6793345 (ipc=13.4) sim_rate=32044 (inst/sec) elapsed = 0:0:03:32 / Tue Apr 16 16:52:18 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (220899,51814), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(220900,51814)
GPGPU-Sim uArch: cycles simulated: 272814  inst.: 6805735 (ipc=13.4) sim_rate=31951 (inst/sec) elapsed = 0:0:03:33 / Tue Apr 16 16:52:19 2019
GPGPU-Sim uArch: cycles simulated: 273814  inst.: 6820162 (ipc=13.4) sim_rate=31869 (inst/sec) elapsed = 0:0:03:34 / Tue Apr 16 16:52:20 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (222932,51814), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(222933,51814)
GPGPU-Sim uArch: cycles simulated: 274814  inst.: 6835464 (ipc=13.4) sim_rate=31792 (inst/sec) elapsed = 0:0:03:35 / Tue Apr 16 16:52:21 2019
GPGPU-Sim uArch: cycles simulated: 275814  inst.: 6849449 (ipc=13.4) sim_rate=31710 (inst/sec) elapsed = 0:0:03:36 / Tue Apr 16 16:52:22 2019
GPGPU-Sim uArch: cycles simulated: 276814  inst.: 6861486 (ipc=13.4) sim_rate=31619 (inst/sec) elapsed = 0:0:03:37 / Tue Apr 16 16:52:23 2019
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(160,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (225101,51814), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(225102,51814)
GPGPU-Sim uArch: cycles simulated: 277814  inst.: 6879792 (ipc=13.4) sim_rate=31558 (inst/sec) elapsed = 0:0:03:38 / Tue Apr 16 16:52:24 2019
GPGPU-Sim uArch: cycles simulated: 278814  inst.: 6892504 (ipc=13.4) sim_rate=31472 (inst/sec) elapsed = 0:0:03:39 / Tue Apr 16 16:52:25 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (227164,51814), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(227165,51814)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (227217,51814), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(227218,51814)
GPGPU-Sim uArch: cycles simulated: 280314  inst.: 6920340 (ipc=13.5) sim_rate=31456 (inst/sec) elapsed = 0:0:03:40 / Tue Apr 16 16:52:26 2019
GPGPU-Sim uArch: cycles simulated: 281314  inst.: 6934633 (ipc=13.5) sim_rate=31378 (inst/sec) elapsed = 0:0:03:41 / Tue Apr 16 16:52:27 2019
GPGPU-Sim uArch: cycles simulated: 282314  inst.: 6945695 (ipc=13.5) sim_rate=31286 (inst/sec) elapsed = 0:0:03:42 / Tue Apr 16 16:52:28 2019
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(246,0,0) tid=(155,0,0)
GPGPU-Sim uArch: cycles simulated: 283814  inst.: 6963218 (ipc=13.5) sim_rate=31225 (inst/sec) elapsed = 0:0:03:43 / Tue Apr 16 16:52:29 2019
GPGPU-Sim uArch: cycles simulated: 284314  inst.: 6968845 (ipc=13.5) sim_rate=31110 (inst/sec) elapsed = 0:0:03:44 / Tue Apr 16 16:52:30 2019
GPGPU-Sim uArch: Shader 12 finished CTA #4 (233155,51814), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(233156,51814)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (233449,51814), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(233450,51814)
GPGPU-Sim uArch: cycles simulated: 285314  inst.: 6983791 (ipc=13.5) sim_rate=31039 (inst/sec) elapsed = 0:0:03:45 / Tue Apr 16 16:52:31 2019
GPGPU-Sim uArch: cycles simulated: 286814  inst.: 7007393 (ipc=13.5) sim_rate=31006 (inst/sec) elapsed = 0:0:03:46 / Tue Apr 16 16:52:32 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (235795,51814), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(235796,51814)
GPGPU-Sim uArch: cycles simulated: 288314  inst.: 7030663 (ipc=13.5) sim_rate=30972 (inst/sec) elapsed = 0:0:03:47 / Tue Apr 16 16:52:33 2019
GPGPU-Sim uArch: cycles simulated: 289814  inst.: 7047704 (ipc=13.5) sim_rate=30910 (inst/sec) elapsed = 0:0:03:48 / Tue Apr 16 16:52:34 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (238236,51814), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(238237,51814)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(240,0,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 290814  inst.: 7062004 (ipc=13.5) sim_rate=30838 (inst/sec) elapsed = 0:0:03:49 / Tue Apr 16 16:52:35 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (239065,51814), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(239066,51814)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (239495,51814), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(239496,51814)
GPGPU-Sim uArch: cycles simulated: 291314  inst.: 7070629 (ipc=13.5) sim_rate=30741 (inst/sec) elapsed = 0:0:03:50 / Tue Apr 16 16:52:36 2019
GPGPU-Sim uArch: cycles simulated: 292314  inst.: 7087665 (ipc=13.5) sim_rate=30682 (inst/sec) elapsed = 0:0:03:51 / Tue Apr 16 16:52:37 2019
GPGPU-Sim uArch: cycles simulated: 293314  inst.: 7101310 (ipc=13.5) sim_rate=30609 (inst/sec) elapsed = 0:0:03:52 / Tue Apr 16 16:52:38 2019
GPGPU-Sim uArch: cycles simulated: 294814  inst.: 7120263 (ipc=13.5) sim_rate=30559 (inst/sec) elapsed = 0:0:03:53 / Tue Apr 16 16:52:39 2019
GPGPU-Sim uArch: cycles simulated: 296314  inst.: 7140372 (ipc=13.5) sim_rate=30514 (inst/sec) elapsed = 0:0:03:54 / Tue Apr 16 16:52:40 2019
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(191,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 297314  inst.: 7153515 (ipc=13.5) sim_rate=30440 (inst/sec) elapsed = 0:0:03:55 / Tue Apr 16 16:52:41 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (246236,51814), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 299314  inst.: 7180387 (ipc=13.5) sim_rate=30425 (inst/sec) elapsed = 0:0:03:56 / Tue Apr 16 16:52:42 2019
GPGPU-Sim uArch: cycles simulated: 300314  inst.: 7192183 (ipc=13.5) sim_rate=30346 (inst/sec) elapsed = 0:0:03:57 / Tue Apr 16 16:52:43 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (249542,51814), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 301814  inst.: 7215748 (ipc=13.5) sim_rate=30318 (inst/sec) elapsed = 0:0:03:58 / Tue Apr 16 16:52:44 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (250417,51814), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 303314  inst.: 7237674 (ipc=13.5) sim_rate=30283 (inst/sec) elapsed = 0:0:03:59 / Tue Apr 16 16:52:45 2019
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(209,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 304314  inst.: 7249857 (ipc=13.5) sim_rate=30207 (inst/sec) elapsed = 0:0:04:00 / Tue Apr 16 16:52:46 2019
GPGPU-Sim uArch: Shader 8 finished CTA #5 (252941,51814), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (253381,51814), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 305314  inst.: 7262152 (ipc=13.5) sim_rate=30133 (inst/sec) elapsed = 0:0:04:01 / Tue Apr 16 16:52:47 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (253700,51814), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 306314  inst.: 7275940 (ipc=13.5) sim_rate=30065 (inst/sec) elapsed = 0:0:04:02 / Tue Apr 16 16:52:48 2019
GPGPU-Sim uArch: cycles simulated: 307314  inst.: 7292017 (ipc=13.5) sim_rate=30008 (inst/sec) elapsed = 0:0:04:03 / Tue Apr 16 16:52:49 2019
GPGPU-Sim uArch: cycles simulated: 308314  inst.: 7305021 (ipc=13.5) sim_rate=29938 (inst/sec) elapsed = 0:0:04:04 / Tue Apr 16 16:52:50 2019
GPGPU-Sim uArch: cycles simulated: 309814  inst.: 7325937 (ipc=13.5) sim_rate=29901 (inst/sec) elapsed = 0:0:04:05 / Tue Apr 16 16:52:51 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (258427,51814), 5 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(181,0,0) tid=(243,0,0)
GPGPU-Sim uArch: cycles simulated: 311314  inst.: 7346995 (ipc=13.5) sim_rate=29865 (inst/sec) elapsed = 0:0:04:06 / Tue Apr 16 16:52:52 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (259841,51814), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (259925,51814), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 312314  inst.: 7360158 (ipc=13.5) sim_rate=29798 (inst/sec) elapsed = 0:0:04:07 / Tue Apr 16 16:52:53 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (260593,51814), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 313814  inst.: 7381158 (ipc=13.5) sim_rate=29762 (inst/sec) elapsed = 0:0:04:08 / Tue Apr 16 16:52:54 2019
GPGPU-Sim uArch: cycles simulated: 315314  inst.: 7402680 (ipc=13.5) sim_rate=29729 (inst/sec) elapsed = 0:0:04:09 / Tue Apr 16 16:52:55 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (264323,51814), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 316314  inst.: 7417483 (ipc=13.5) sim_rate=29669 (inst/sec) elapsed = 0:0:04:10 / Tue Apr 16 16:52:56 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (265014,51814), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (265284,51814), 4 CTAs running
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(237,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 317314  inst.: 7433680 (ipc=13.5) sim_rate=29616 (inst/sec) elapsed = 0:0:04:11 / Tue Apr 16 16:52:57 2019
GPGPU-Sim uArch: cycles simulated: 318314  inst.: 7445202 (ipc=13.5) sim_rate=29544 (inst/sec) elapsed = 0:0:04:12 / Tue Apr 16 16:52:58 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (267483,51814), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 319814  inst.: 7465351 (ipc=13.5) sim_rate=29507 (inst/sec) elapsed = 0:0:04:13 / Tue Apr 16 16:52:59 2019
GPGPU-Sim uArch: cycles simulated: 321814  inst.: 7491335 (ipc=13.5) sim_rate=29493 (inst/sec) elapsed = 0:0:04:14 / Tue Apr 16 16:53:00 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (270759,51814), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 322814  inst.: 7504505 (ipc=13.5) sim_rate=29429 (inst/sec) elapsed = 0:0:04:15 / Tue Apr 16 16:53:01 2019
GPGPU-Sim uArch: cycles simulated: 323814  inst.: 7520558 (ipc=13.5) sim_rate=29377 (inst/sec) elapsed = 0:0:04:16 / Tue Apr 16 16:53:02 2019
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(211,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (272939,51814), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 325314  inst.: 7541034 (ipc=13.5) sim_rate=29342 (inst/sec) elapsed = 0:0:04:17 / Tue Apr 16 16:53:03 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (274462,51814), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (274475,51814), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 326814  inst.: 7561514 (ipc=13.5) sim_rate=29308 (inst/sec) elapsed = 0:0:04:18 / Tue Apr 16 16:53:04 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (275683,51814), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (275793,51814), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 327814  inst.: 7573966 (ipc=13.5) sim_rate=29243 (inst/sec) elapsed = 0:0:04:19 / Tue Apr 16 16:53:05 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (276514,51814), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (276636,51814), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (276952,51814), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 328814  inst.: 7589790 (ipc=13.5) sim_rate=29191 (inst/sec) elapsed = 0:0:04:20 / Tue Apr 16 16:53:06 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (278375,51814), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 330814  inst.: 7617220 (ipc=13.5) sim_rate=29184 (inst/sec) elapsed = 0:0:04:21 / Tue Apr 16 16:53:07 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (279290,51814), 5 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(210,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (279871,51814), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 332314  inst.: 7636608 (ipc=13.5) sim_rate=29147 (inst/sec) elapsed = 0:0:04:22 / Tue Apr 16 16:53:08 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (281722,51814), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 334814  inst.: 7671015 (ipc=13.5) sim_rate=29167 (inst/sec) elapsed = 0:0:04:23 / Tue Apr 16 16:53:09 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (283182,51814), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (284953,51814), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 336814  inst.: 7695867 (ipc=13.5) sim_rate=29151 (inst/sec) elapsed = 0:0:04:24 / Tue Apr 16 16:53:10 2019
GPGPU-Sim uArch: cycles simulated: 338314  inst.: 7713344 (ipc=13.5) sim_rate=29106 (inst/sec) elapsed = 0:0:04:25 / Tue Apr 16 16:53:11 2019
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(248,0,0) tid=(104,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (287651,51814), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 340314  inst.: 7738857 (ipc=13.5) sim_rate=29093 (inst/sec) elapsed = 0:0:04:26 / Tue Apr 16 16:53:12 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (289093,51814), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (289128,51814), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (290014,51814), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 342314  inst.: 7762468 (ipc=13.5) sim_rate=29072 (inst/sec) elapsed = 0:0:04:27 / Tue Apr 16 16:53:13 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (291486,51814), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 344314  inst.: 7784503 (ipc=13.5) sim_rate=29046 (inst/sec) elapsed = 0:0:04:28 / Tue Apr 16 16:53:14 2019
GPGPU-Sim uArch: cycles simulated: 345814  inst.: 7804089 (ipc=13.5) sim_rate=29011 (inst/sec) elapsed = 0:0:04:29 / Tue Apr 16 16:53:15 2019
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(226,0,0) tid=(178,0,0)
GPGPU-Sim uArch: cycles simulated: 347814  inst.: 7828027 (ipc=13.5) sim_rate=28992 (inst/sec) elapsed = 0:0:04:30 / Tue Apr 16 16:53:16 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (296828,51814), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (296915,51814), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (297113,51814), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (297763,51814), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 349814  inst.: 7852294 (ipc=13.5) sim_rate=28975 (inst/sec) elapsed = 0:0:04:31 / Tue Apr 16 16:53:17 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (299548,51814), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (299566,51814), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 351814  inst.: 7871500 (ipc=13.4) sim_rate=28939 (inst/sec) elapsed = 0:0:04:32 / Tue Apr 16 16:53:18 2019
GPGPU-Sim uArch: cycles simulated: 353314  inst.: 7888263 (ipc=13.4) sim_rate=28894 (inst/sec) elapsed = 0:0:04:33 / Tue Apr 16 16:53:19 2019
GPGPU-Sim uArch: cycles simulated: 355314  inst.: 7911099 (ipc=13.4) sim_rate=28872 (inst/sec) elapsed = 0:0:04:34 / Tue Apr 16 16:53:20 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (303572,51814), 2 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(228,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (304170,51814), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 356814  inst.: 7928686 (ipc=13.4) sim_rate=28831 (inst/sec) elapsed = 0:0:04:35 / Tue Apr 16 16:53:21 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (305183,51814), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (305664,51814), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (306358,51814), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 358314  inst.: 7944889 (ipc=13.4) sim_rate=28785 (inst/sec) elapsed = 0:0:04:36 / Tue Apr 16 16:53:22 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (308308,51814), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 360814  inst.: 7971842 (ipc=13.4) sim_rate=28779 (inst/sec) elapsed = 0:0:04:37 / Tue Apr 16 16:53:23 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (309104,51814), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (309249,51814), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (309492,51814), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (310299,51814), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 362814  inst.: 7993518 (ipc=13.4) sim_rate=28753 (inst/sec) elapsed = 0:0:04:38 / Tue Apr 16 16:53:24 2019
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(248,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (312152,51814), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 364314  inst.: 8012313 (ipc=13.3) sim_rate=28717 (inst/sec) elapsed = 0:0:04:39 / Tue Apr 16 16:53:25 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (313092,51814), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (313242,51814), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 365814  inst.: 8026350 (ipc=13.3) sim_rate=28665 (inst/sec) elapsed = 0:0:04:40 / Tue Apr 16 16:53:26 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (315765,51814), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 368314  inst.: 8051371 (ipc=13.3) sim_rate=28652 (inst/sec) elapsed = 0:0:04:41 / Tue Apr 16 16:53:27 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (316909,51814), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (317818,51814), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (318154,51814), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (318236,51814), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (318511,51814), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (318610,51814), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (318829,51814), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (318970,51814), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (319448,51814), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (319493,51814), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 371314  inst.: 8079959 (ipc=13.3) sim_rate=28652 (inst/sec) elapsed = 0:0:04:42 / Tue Apr 16 16:53:28 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (319831,51814), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (320167,51814), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (320998,51814), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (321512,51814), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (321831,51814), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (322341,51814), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 374314  inst.: 8103898 (ipc=13.2) sim_rate=28635 (inst/sec) elapsed = 0:0:04:43 / Tue Apr 16 16:53:29 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (322641,51814), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (322720,51814), 1 CTAs running
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(249,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (323203,51814), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (323614,51814), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (324373,51814), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (324670,51814), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (324822,51814), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (324876,51814), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 377814  inst.: 8121371 (ipc=13.1) sim_rate=28596 (inst/sec) elapsed = 0:0:04:44 / Tue Apr 16 16:53:30 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (326006,51814), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (327190,51814), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (328764,51814), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (329608,51814), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (329674,51814), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 381814  inst.: 8136935 (ipc=13.0) sim_rate=28550 (inst/sec) elapsed = 0:0:04:45 / Tue Apr 16 16:53:31 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (331136,51814), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (331380,51814), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (331694,51814), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (333647,51814), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (336285,51814), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 390314  inst.: 8149610 (ipc=12.7) sim_rate=28495 (inst/sec) elapsed = 0:0:04:46 / Tue Apr 16 16:53:32 2019
GPGPU-Sim uArch: Shader 12 finished CTA #4 (340000,51814), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (342287,51814), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 12.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 342288
gpu_sim_insn = 4310049
gpu_ipc =      12.5919
gpu_tot_sim_cycle = 394102
gpu_tot_sim_insn = 8151506
gpu_tot_ipc =      20.6837
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 399567
gpu_stall_icnt2sh    = 1752119
gpu_total_sim_rate=28501

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 480277
	L1I_total_cache_misses = 997
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 39403, Miss = 34539, Miss_rate = 0.877, Pending_hits = 2629, Reservation_fails = 302235
	L1D_cache_core[1]: Access = 37644, Miss = 33103, Miss_rate = 0.879, Pending_hits = 2593, Reservation_fails = 288738
	L1D_cache_core[2]: Access = 39536, Miss = 34681, Miss_rate = 0.877, Pending_hits = 2741, Reservation_fails = 299134
	L1D_cache_core[3]: Access = 37663, Miss = 32930, Miss_rate = 0.874, Pending_hits = 2643, Reservation_fails = 292472
	L1D_cache_core[4]: Access = 37000, Miss = 32397, Miss_rate = 0.876, Pending_hits = 2613, Reservation_fails = 283478
	L1D_cache_core[5]: Access = 38993, Miss = 34127, Miss_rate = 0.875, Pending_hits = 2695, Reservation_fails = 300425
	L1D_cache_core[6]: Access = 37948, Miss = 33293, Miss_rate = 0.877, Pending_hits = 2560, Reservation_fails = 294341
	L1D_cache_core[7]: Access = 36561, Miss = 31892, Miss_rate = 0.872, Pending_hits = 2501, Reservation_fails = 291906
	L1D_cache_core[8]: Access = 37830, Miss = 33234, Miss_rate = 0.879, Pending_hits = 2549, Reservation_fails = 293571
	L1D_cache_core[9]: Access = 35413, Miss = 30948, Miss_rate = 0.874, Pending_hits = 2496, Reservation_fails = 277719
	L1D_cache_core[10]: Access = 40238, Miss = 35107, Miss_rate = 0.872, Pending_hits = 2866, Reservation_fails = 303406
	L1D_cache_core[11]: Access = 37033, Miss = 32379, Miss_rate = 0.874, Pending_hits = 2592, Reservation_fails = 284300
	L1D_cache_core[12]: Access = 41302, Miss = 36519, Miss_rate = 0.884, Pending_hits = 2733, Reservation_fails = 313954
	L1D_cache_core[13]: Access = 38271, Miss = 33519, Miss_rate = 0.876, Pending_hits = 2647, Reservation_fails = 292683
	L1D_cache_core[14]: Access = 38250, Miss = 33632, Miss_rate = 0.879, Pending_hits = 2602, Reservation_fails = 296782
	L1D_total_cache_accesses = 573085
	L1D_total_cache_misses = 502300
	L1D_total_cache_miss_rate = 0.8765
	L1D_total_cache_pending_hits = 39460
	L1D_total_cache_reservation_fails = 4415144
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 75956
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39358
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267261
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2813548
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75476
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1194
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 235039
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1601596
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 479280
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 997
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1275, 1501, 778, 1178, 1021, 1398, 1387, 823, 1445, 1049, 1501, 1202, 1404, 937, 881, 1336, 1213, 1101, 1079, 1428, 1333, 1727, 1084, 1226, 1603, 1848, 1157, 1172, 1043, 1071, 1129, 1431, 1355, 1232, 1366, 1355, 1512, 1185, 1092, 1237, 1077, 879, 1144, 1114, 1047, 1549, 1228, 1286, 
gpgpu_n_tot_thrd_icount = 28419424
gpgpu_n_tot_w_icount = 888107
gpgpu_n_stall_shd_mem = 4777218
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 267261
gpgpu_n_mem_write_global = 236335
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 965662
gpgpu_n_store_insn = 354258
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 927197
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4773807
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7720422	W0_Idle:925376	W0_Scoreboard:1368503	W1:252036	W2:108260	W3:67570	W4:43480	W5:32233	W6:27260	W7:24726	W8:22540	W9:21009	W10:17949	W11:16358	W12:15038	W13:14320	W14:12031	W15:9449	W16:8495	W17:7492	W18:6753	W19:5891	W20:4577	W21:3948	W22:3687	W23:2780	W24:2446	W25:1678	W26:1530	W27:588	W28:290	W29:93	W30:0	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2138088 {8:267261,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9463672 {40:236204,72:36,136:95,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36347496 {136:267261,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1890680 {8:236335,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 172 
maxdqlatency = 0 
maxmflatency = 969 
averagemflatency = 283 
max_icnt2mem_latency = 693 
max_icnt2sh_latency = 394101 
mrq_lat_table:18091 	1805 	486 	1501 	1889 	198 	48 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	222132 	270347 	11132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	75756 	74556 	110170 	126065 	90721 	26248 	155 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	30597 	119374 	109536 	7750 	19 	0 	0 	2 	9 	35 	875 	7442 	15125 	37718 	90989 	84140 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	155 	633 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        40        23        15        14        28        23        21        23        29        26        22        25        27        30        31        31 
dram[1]:        30        32        24        18        23        18        22        14        24        28        26        24        34        23        23        15 
dram[2]:        28        25        30        18        32        32        32        28        30        22        20        22        26        26        34        18 
dram[3]:        24        31        26        20        34        22        31        26        24        23        20        22        27        26        31        17 
dram[4]:        32        31        18        18        19        19        22        18        24        32        22        23        22        25        32        31 
dram[5]:        26        15        16        30        20        20        23        28        22        18        22        22        24        23        17        30 
maximum service time to same row:
dram[0]:     40544     74019     45965     46058     52097     57244     30529     35860     67014     70728     60600     39620     77441     51797     73717     87018 
dram[1]:     66123     65806     23758     26354     29294     44785     60990     38456     55510     82019     79051     77963    100104     49414     43587     48902 
dram[2]:     48053     37679     73415     72085     41339     42332     47166     33179     51437     46403     52044     48144     74658     75749    100606     46212 
dram[3]:     42710     90752     38409     71779     49221     38500     41743     44868     51461     61373     39769     47022     63264     63099     69522     28319 
dram[4]:     55667     46799     40144     21109     35348     50348     49215     20420     49531     59372     41255     70194     68950     52406     85444     37053 
dram[5]:     45169     40067     56975     52718     48864     36081     58055     48942     41225     48731     47503     57315     71916     53059    100332     99562 
average row accesses per activate:
dram[0]:  4.795455  3.423077  3.274725  3.117647  5.460000  4.176471  3.638298  3.642857  4.580645  4.013514  4.226415  4.180000  6.333333  4.459459  4.852941  8.526316 
dram[1]:  4.096774  4.533333  3.210000  3.329412  3.380435  3.354839  3.478261  3.257143  3.419355  3.987180  4.777778  3.962963  4.914286  5.125000  7.153846  6.961538 
dram[2]:  5.100000  4.081967  3.820895  3.246753  3.767123  4.333333  4.304348  4.346667  3.421053  2.851852  3.612903  3.228571  5.062500  5.281250  6.840000  5.612903 
dram[3]:  3.676923  4.000000  3.460526  3.652778  5.265306  4.212121  4.903226  3.828947  3.873418  4.428571  3.807018  3.440678  4.050000  4.514286  6.035714  4.421052 
dram[4]:  4.824562  4.508474  3.775000  3.513514  4.043478  4.603448  3.666667  4.179104  4.703125  5.107143  3.454545  4.795455  4.529412  4.617647  5.656250  5.533333 
dram[5]:  3.768116  3.222222  3.204545  3.597561  3.447059  4.150685  4.647887  4.195122  3.264151  3.203883  3.857143  3.149254  4.150000  5.258065  4.666667  4.552631 
average row locality = 24028/5993 = 4.009344
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       165       194       220       208       212       216       259       234       227       232       187       183       152       162       162       162 
dram[1]:       187       198       225       209       234       236       252       256       245       238       208       184       168       162       185       180 
dram[2]:       193       190       202       190       210       213       230       245       246       243       198       195       162       168       170       171 
dram[3]:       184       187       204       204       191       208       236       225       247       248       199       184       156       158       169       168 
dram[4]:       202       200       220       201       215       211       255       220       239       228       201       183       154       155       180       165 
dram[5]:       200       211       215       220       220       231       244       256       267       258       198       184       165       161       167       173 
total reads: 19535
bank skew: 267/152 = 1.76
chip skew: 3370/3168 = 1.06
number of total write accesses:
dram[0]:        46        73        78        57        61        68        83        72        57        65        37        26         0         3         3         0 
dram[1]:        67        74        96        74        77        76        68        86        73        73        50        30         4         2         1         1 
dram[2]:        62        59        54        60        65        60        67        81        79        65        26        31         0         1         1         3 
dram[3]:        55        65        59        59        67        70        68        66        59        62        18        19         6         0         0         0 
dram[4]:        73        66        82        59        64        56        86        60        62        58        27        28         0         2         1         1 
dram[5]:        60        79        67        75        73        72        86        88        79        72        18        27         1         2         1         0 
total reads: 4493
min_bank_accesses = 0!
chip skew: 852/673 = 1.27
average mf latency per bank:
dram[0]:       3810      3142      3033      3288      3119      2969      2623      2835      3146      3060      7525      8358     12994     12248     14800     15194
dram[1]:       3201      3109      2731      3331      2867      2945      2904      2752      2887      2983      6664      8477     11567     12898     13319     14136
dram[2]:       3339      3540      3421      3494      3204      3167      2960      2740      2903      3047      7780      8137     12759     12323     14224     14178
dram[3]:       3574      3317      3398      3404      3225      2991      2966      2978      3079      2999      8117      8813     12676     13002     14743     14799
dram[4]:       4358      3242      4039      3455      4516      3362      3847      3147      4203      3149     51175      8591     18902     13038     19784     14880
dram[5]:       3352      3019      3152      3178      2881      2967      2615      2685      2589      2898      8375      8634     12223     13284     14679     14712
maximum mf latency per bank:
dram[0]:        788       743       705       761       715       754       630       758       643       715       660       657       730       729       736       685
dram[1]:        688       626       650       655       694       730       707       674       753       653       728       646       680       685       652       656
dram[2]:        690       718       624       698       685       751       684       696       726       670       714       765       664       711       728       790
dram[3]:        670       637       693       654       660       690       682       659       718       691       708       705       719       729       732       640
dram[4]:        823       699       849       693       816       760       969       679       780       730       867       728       833       722       824       713
dram[5]:        688       777       675       738       720       715       774       738       652       732       699       724       655       654       718       679

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520211 n_nop=511072 n_act=947 n_pre=931 n_req=3904 n_rd=6350 n_write=911 bw_util=0.02792
n_activity=65012 dram_eff=0.2234
bk0: 330a 517934i bk1: 388a 516601i bk2: 440a 515963i bk3: 416a 516379i bk4: 424a 517035i bk5: 432a 516435i bk6: 518a 515674i bk7: 468a 515775i bk8: 454a 516714i bk9: 464a 516300i bk10: 374a 517339i bk11: 366a 517493i bk12: 304a 518710i bk13: 324a 518236i bk14: 324a 518480i bk15: 324a 518861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0327521
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520211 n_nop=510222 n_act=1087 n_pre=1071 n_req=4219 n_rd=6734 n_write=1097 bw_util=0.03011
n_activity=70921 dram_eff=0.2208
bk0: 374a 517095i bk1: 396a 517220i bk2: 450a 515641i bk3: 418a 516272i bk4: 468a 515763i bk5: 472a 515678i bk6: 504a 515784i bk7: 512a 515085i bk8: 490a 515745i bk9: 476a 515980i bk10: 416a 517037i bk11: 368a 517387i bk12: 336a 518315i bk13: 324a 518397i bk14: 370a 518559i bk15: 360a 518781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0325849
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520211 n_nop=510904 n_act=990 n_pre=974 n_req=3940 n_rd=6452 n_write=891 bw_util=0.02823
n_activity=65149 dram_eff=0.2254
bk0: 386a 517318i bk1: 380a 517183i bk2: 404a 516829i bk3: 380a 516730i bk4: 420a 516424i bk5: 426a 516730i bk6: 460a 516197i bk7: 490a 515895i bk8: 492a 515490i bk9: 486a 515495i bk10: 396a 517187i bk11: 390a 516789i bk12: 324a 518394i bk13: 336a 518491i bk14: 340a 518730i bk15: 342a 518561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0380173
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520211 n_nop=511188 n_act=935 n_pre=919 n_req=3841 n_rd=6336 n_write=833 bw_util=0.02756
n_activity=64379 dram_eff=0.2227
bk0: 368a 517206i bk1: 374a 517130i bk2: 408a 516742i bk3: 408a 516800i bk4: 382a 517280i bk5: 416a 516656i bk6: 472a 516619i bk7: 450a 516301i bk8: 494a 516294i bk9: 496a 516508i bk10: 398a 517462i bk11: 368a 517416i bk12: 312a 518303i bk13: 316a 518363i bk14: 338a 518488i bk15: 336a 518411i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0276234
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520211 n_nop=511026 n_act=917 n_pre=901 n_req=3954 n_rd=6458 n_write=909 bw_util=0.02832
n_activity=65960 dram_eff=0.2234
bk0: 404a 517001i bk1: 400a 517039i bk2: 440a 515974i bk3: 402a 516676i bk4: 430a 516425i bk5: 422a 517082i bk6: 510a 515556i bk7: 440a 516413i bk8: 478a 516646i bk9: 456a 516967i bk10: 402a 517270i bk11: 366a 517622i bk12: 308a 518462i bk13: 310a 518401i bk14: 360a 518598i bk15: 330a 518678i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0304261
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520211 n_nop=510228 n_act=1117 n_pre=1101 n_req=4170 n_rd=6740 n_write=1025 bw_util=0.02985
n_activity=71763 dram_eff=0.2164
bk0: 400a 516958i bk1: 422a 516044i bk2: 430a 516267i bk3: 440a 516204i bk4: 440a 516105i bk5: 462a 516233i bk6: 488a 516013i bk7: 512a 515584i bk8: 534a 515444i bk9: 516a 515498i bk10: 396a 517416i bk11: 368a 517201i bk12: 330a 518273i bk13: 322a 518553i bk14: 334a 518538i bk15: 346a 518393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.031814

========= L2 cache stats =========
L2_cache_bank[0]: Access = 39503, Miss = 1584, Miss_rate = 0.040, Pending_hits = 14, Reservation_fails = 227
L2_cache_bank[1]: Access = 39911, Miss = 1591, Miss_rate = 0.040, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[2]: Access = 39629, Miss = 1704, Miss_rate = 0.043, Pending_hits = 15, Reservation_fails = 115
L2_cache_bank[3]: Access = 40323, Miss = 1663, Miss_rate = 0.041, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[4]: Access = 39630, Miss = 1611, Miss_rate = 0.041, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 39982, Miss = 1615, Miss_rate = 0.040, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 39932, Miss = 1586, Miss_rate = 0.040, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 39792, Miss = 1582, Miss_rate = 0.040, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[8]: Access = 63985, Miss = 1666, Miss_rate = 0.026, Pending_hits = 8, Reservation_fails = 1
L2_cache_bank[9]: Access = 40270, Miss = 1563, Miss_rate = 0.039, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 40572, Miss = 1676, Miss_rate = 0.041, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 40142, Miss = 1694, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 503671
L2_total_cache_misses = 19535
L2_total_cache_miss_rate = 0.0388
L2_total_cache_pending_hits = 85
L2_total_cache_reservation_fails = 343
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 250975
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16270
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 233015
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3260
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.262
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=1572985
icnt_total_pkts_simt_to_mem=740327
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 43.9888
	minimum = 6
	maximum = 529
Network latency average = 27.904
	minimum = 6
	maximum = 492
Slowest packet = 75548
Flit latency average = 22.1995
	minimum = 6
	maximum = 491
Slowest flit = 857120
Fragmentation average = 0.0621583
	minimum = 0
	maximum = 301
Injected packet rate average = 0.101638
	minimum = 0.0848233 (at node 9)
	maximum = 0.166515 (at node 23)
Accepted packet rate average = 0.101638
	minimum = 0.0848233 (at node 9)
	maximum = 0.166515 (at node 23)
Injected flit rate average = 0.233622
	minimum = 0.124807 (at node 9)
	maximum = 0.410578 (at node 23)
Accepted flit rate average= 0.233622
	minimum = 0.156263 (at node 17)
	maximum = 0.312287 (at node 12)
Injected packet length average = 2.29858
Accepted packet length average = 2.29858
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.6489 (5 samples)
	minimum = 6 (5 samples)
	maximum = 231.4 (5 samples)
Network latency average = 16.851 (5 samples)
	minimum = 6 (5 samples)
	maximum = 215.8 (5 samples)
Flit latency average = 13.5906 (5 samples)
	minimum = 6 (5 samples)
	maximum = 213.4 (5 samples)
Fragmentation average = 0.0286087 (5 samples)
	minimum = 0 (5 samples)
	maximum = 106.6 (5 samples)
Injected packet rate average = 0.0417927 (5 samples)
	minimum = 0.0307489 (5 samples)
	maximum = 0.0910495 (5 samples)
Accepted packet rate average = 0.0417927 (5 samples)
	minimum = 0.0307489 (5 samples)
	maximum = 0.0910495 (5 samples)
Injected flit rate average = 0.0968231 (5 samples)
	minimum = 0.0441983 (5 samples)
	maximum = 0.198491 (5 samples)
Accepted flit rate average = 0.0968231 (5 samples)
	minimum = 0.057614 (5 samples)
	maximum = 0.175143 (5 samples)
Injected packet size average = 2.31675 (5 samples)
Accepted packet size average = 2.31675 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 46 sec (286 sec)
gpgpu_simulation_rate = 28501 (inst/sec)
gpgpu_simulation_rate = 1377 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,394102)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,394102)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,394102)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,394102)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,394102)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,394102)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,394102)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,394102)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,394102)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,394102)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,394102)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,394102)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,394102)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,394102)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,394102)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,394102)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,394102)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,394102)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,394102)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,394102)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,394102)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,394102)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,394102)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,394102)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,394102)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,394102)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,394102)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,394102)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,394102)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,394102)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,394102)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,394102)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,394102)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,394102)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,394102)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,394102)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,394102)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,394102)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,394102)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,394102)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,394102)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,394102)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,394102)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,394102)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,394102)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,394102)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,394102)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,394102)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,394102)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,394102)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,394102)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,394102)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,394102)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,394102)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,394102)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,394102)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,394102)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,394102)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,394102)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,394102)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,394102)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,394102)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,394102)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,394102)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,394102)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,394102)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,394102)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,394102)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,394102)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,394102)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,394102)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,394102)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,394102)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,394102)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,394102)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,394102)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,394102)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,394102)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,394102)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,394102)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,394102)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,394102)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,394102)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,394102)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,394102)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,394102)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,394102)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,394102)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,394102)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,394102)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(56,0,0) tid=(124,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(21,0,0) tid=(252,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(72,0,0) tid=(124,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(26,0,0) tid=(138,0,0)
GPGPU-Sim uArch: cycles simulated: 394602  inst.: 8489039 (ipc=675.1) sim_rate=29475 (inst/sec) elapsed = 0:0:04:48 / Tue Apr 16 16:53:34 2019
GPGPU-Sim uArch: cycles simulated: 395102  inst.: 8543102 (ipc=391.6) sim_rate=29560 (inst/sec) elapsed = 0:0:04:49 / Tue Apr 16 16:53:35 2019
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(18,0,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 396102  inst.: 8588661 (ipc=218.6) sim_rate=29616 (inst/sec) elapsed = 0:0:04:50 / Tue Apr 16 16:53:36 2019
GPGPU-Sim uArch: cycles simulated: 397602  inst.: 8603735 (ipc=129.2) sim_rate=29566 (inst/sec) elapsed = 0:0:04:51 / Tue Apr 16 16:53:37 2019
GPGPU-Sim uArch: cycles simulated: 398602  inst.: 8613602 (ipc=102.7) sim_rate=29498 (inst/sec) elapsed = 0:0:04:52 / Tue Apr 16 16:53:38 2019
GPGPU-Sim uArch: cycles simulated: 399102  inst.: 8620828 (ipc=93.9) sim_rate=29422 (inst/sec) elapsed = 0:0:04:53 / Tue Apr 16 16:53:39 2019
GPGPU-Sim uArch: cycles simulated: 400102  inst.: 8631554 (ipc=80.0) sim_rate=29359 (inst/sec) elapsed = 0:0:04:54 / Tue Apr 16 16:53:40 2019
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(11,0,0) tid=(212,0,0)
GPGPU-Sim uArch: cycles simulated: 402102  inst.: 8656264 (ipc=63.1) sim_rate=29343 (inst/sec) elapsed = 0:0:04:55 / Tue Apr 16 16:53:41 2019
GPGPU-Sim uArch: cycles simulated: 403102  inst.: 8668620 (ipc=57.5) sim_rate=29285 (inst/sec) elapsed = 0:0:04:56 / Tue Apr 16 16:53:42 2019
GPGPU-Sim uArch: cycles simulated: 404602  inst.: 8687778 (ipc=51.1) sim_rate=29251 (inst/sec) elapsed = 0:0:04:57 / Tue Apr 16 16:53:43 2019
GPGPU-Sim uArch: cycles simulated: 405602  inst.: 8698813 (ipc=47.6) sim_rate=29190 (inst/sec) elapsed = 0:0:04:58 / Tue Apr 16 16:53:44 2019
GPGPU-Sim uArch: cycles simulated: 406602  inst.: 8711227 (ipc=44.8) sim_rate=29134 (inst/sec) elapsed = 0:0:04:59 / Tue Apr 16 16:53:45 2019
GPGPU-Sim uArch: cycles simulated: 408102  inst.: 8730373 (ipc=41.3) sim_rate=29101 (inst/sec) elapsed = 0:0:05:00 / Tue Apr 16 16:53:46 2019
GPGPU-Sim uArch: cycles simulated: 409602  inst.: 8748295 (ipc=38.5) sim_rate=29064 (inst/sec) elapsed = 0:0:05:01 / Tue Apr 16 16:53:47 2019
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(2,0,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 411102  inst.: 8766537 (ipc=36.2) sim_rate=29028 (inst/sec) elapsed = 0:0:05:02 / Tue Apr 16 16:53:48 2019
GPGPU-Sim uArch: cycles simulated: 412602  inst.: 8783837 (ipc=34.2) sim_rate=28989 (inst/sec) elapsed = 0:0:05:03 / Tue Apr 16 16:53:49 2019
GPGPU-Sim uArch: cycles simulated: 414102  inst.: 8802267 (ipc=32.5) sim_rate=28954 (inst/sec) elapsed = 0:0:05:04 / Tue Apr 16 16:53:50 2019
GPGPU-Sim uArch: cycles simulated: 415602  inst.: 8820260 (ipc=31.1) sim_rate=28918 (inst/sec) elapsed = 0:0:05:05 / Tue Apr 16 16:53:51 2019
GPGPU-Sim uArch: cycles simulated: 417102  inst.: 8837995 (ipc=29.8) sim_rate=28882 (inst/sec) elapsed = 0:0:05:06 / Tue Apr 16 16:53:52 2019
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(17,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 418602  inst.: 8854338 (ipc=28.7) sim_rate=28841 (inst/sec) elapsed = 0:0:05:07 / Tue Apr 16 16:53:53 2019
GPGPU-Sim uArch: cycles simulated: 420102  inst.: 8871277 (ipc=27.7) sim_rate=28802 (inst/sec) elapsed = 0:0:05:08 / Tue Apr 16 16:53:54 2019
GPGPU-Sim uArch: cycles simulated: 421102  inst.: 8881359 (ipc=27.0) sim_rate=28742 (inst/sec) elapsed = 0:0:05:09 / Tue Apr 16 16:53:55 2019
GPGPU-Sim uArch: cycles simulated: 422102  inst.: 8892330 (ipc=26.5) sim_rate=28684 (inst/sec) elapsed = 0:0:05:10 / Tue Apr 16 16:53:56 2019
GPGPU-Sim uArch: cycles simulated: 423602  inst.: 8909569 (ipc=25.7) sim_rate=28648 (inst/sec) elapsed = 0:0:05:11 / Tue Apr 16 16:53:57 2019
GPGPU-Sim uArch: cycles simulated: 424602  inst.: 8920706 (ipc=25.2) sim_rate=28592 (inst/sec) elapsed = 0:0:05:12 / Tue Apr 16 16:53:58 2019
GPGPU-Sim uArch: cycles simulated: 426102  inst.: 8936597 (ipc=24.5) sim_rate=28551 (inst/sec) elapsed = 0:0:05:13 / Tue Apr 16 16:53:59 2019
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(6,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 427602  inst.: 8950460 (ipc=23.8) sim_rate=28504 (inst/sec) elapsed = 0:0:05:14 / Tue Apr 16 16:54:00 2019
GPGPU-Sim uArch: cycles simulated: 429102  inst.: 8969597 (ipc=23.4) sim_rate=28474 (inst/sec) elapsed = 0:0:05:15 / Tue Apr 16 16:54:01 2019
GPGPU-Sim uArch: cycles simulated: 429602  inst.: 8974478 (ipc=23.2) sim_rate=28400 (inst/sec) elapsed = 0:0:05:16 / Tue Apr 16 16:54:02 2019
GPGPU-Sim uArch: cycles simulated: 431102  inst.: 8989140 (ipc=22.6) sim_rate=28356 (inst/sec) elapsed = 0:0:05:17 / Tue Apr 16 16:54:03 2019
GPGPU-Sim uArch: cycles simulated: 432602  inst.: 9005585 (ipc=22.2) sim_rate=28319 (inst/sec) elapsed = 0:0:05:18 / Tue Apr 16 16:54:04 2019
GPGPU-Sim uArch: cycles simulated: 433602  inst.: 9018690 (ipc=22.0) sim_rate=28271 (inst/sec) elapsed = 0:0:05:19 / Tue Apr 16 16:54:05 2019
GPGPU-Sim uArch: cycles simulated: 434602  inst.: 9028023 (ipc=21.6) sim_rate=28212 (inst/sec) elapsed = 0:0:05:20 / Tue Apr 16 16:54:06 2019
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(7,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 436102  inst.: 9044703 (ipc=21.3) sim_rate=28176 (inst/sec) elapsed = 0:0:05:21 / Tue Apr 16 16:54:07 2019
GPGPU-Sim uArch: cycles simulated: 437102  inst.: 9055616 (ipc=21.0) sim_rate=28123 (inst/sec) elapsed = 0:0:05:22 / Tue Apr 16 16:54:08 2019
GPGPU-Sim uArch: cycles simulated: 439102  inst.: 9080492 (ipc=20.6) sim_rate=28112 (inst/sec) elapsed = 0:0:05:23 / Tue Apr 16 16:54:09 2019
GPGPU-Sim uArch: cycles simulated: 439602  inst.: 9086228 (ipc=20.5) sim_rate=28043 (inst/sec) elapsed = 0:0:05:24 / Tue Apr 16 16:54:10 2019
GPGPU-Sim uArch: cycles simulated: 440602  inst.: 9098130 (ipc=20.4) sim_rate=27994 (inst/sec) elapsed = 0:0:05:25 / Tue Apr 16 16:54:11 2019
GPGPU-Sim uArch: cycles simulated: 442102  inst.: 9114037 (ipc=20.1) sim_rate=27957 (inst/sec) elapsed = 0:0:05:26 / Tue Apr 16 16:54:12 2019
GPGPU-Sim uArch: cycles simulated: 443102  inst.: 9125655 (ipc=19.9) sim_rate=27907 (inst/sec) elapsed = 0:0:05:27 / Tue Apr 16 16:54:13 2019
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(0,0,0) tid=(166,0,0)
GPGPU-Sim uArch: cycles simulated: 444602  inst.: 9141553 (ipc=19.6) sim_rate=27870 (inst/sec) elapsed = 0:0:05:28 / Tue Apr 16 16:54:14 2019
GPGPU-Sim uArch: cycles simulated: 446102  inst.: 9159392 (ipc=19.4) sim_rate=27840 (inst/sec) elapsed = 0:0:05:29 / Tue Apr 16 16:54:15 2019
GPGPU-Sim uArch: cycles simulated: 447102  inst.: 9170272 (ipc=19.2) sim_rate=27788 (inst/sec) elapsed = 0:0:05:30 / Tue Apr 16 16:54:16 2019
GPGPU-Sim uArch: cycles simulated: 449102  inst.: 9192975 (ipc=18.9) sim_rate=27773 (inst/sec) elapsed = 0:0:05:31 / Tue Apr 16 16:54:17 2019
GPGPU-Sim uArch: cycles simulated: 450102  inst.: 9205495 (ipc=18.8) sim_rate=27727 (inst/sec) elapsed = 0:0:05:32 / Tue Apr 16 16:54:18 2019
GPGPU-Sim uArch: cycles simulated: 451602  inst.: 9223812 (ipc=18.6) sim_rate=27699 (inst/sec) elapsed = 0:0:05:33 / Tue Apr 16 16:54:19 2019
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(35,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 453102  inst.: 9242585 (ipc=18.5) sim_rate=27672 (inst/sec) elapsed = 0:0:05:34 / Tue Apr 16 16:54:20 2019
GPGPU-Sim uArch: cycles simulated: 454602  inst.: 9259040 (ipc=18.3) sim_rate=27638 (inst/sec) elapsed = 0:0:05:35 / Tue Apr 16 16:54:21 2019
GPGPU-Sim uArch: cycles simulated: 455602  inst.: 9272305 (ipc=18.2) sim_rate=27596 (inst/sec) elapsed = 0:0:05:36 / Tue Apr 16 16:54:22 2019
GPGPU-Sim uArch: cycles simulated: 457102  inst.: 9289342 (ipc=18.1) sim_rate=27564 (inst/sec) elapsed = 0:0:05:37 / Tue Apr 16 16:54:23 2019
GPGPU-Sim uArch: cycles simulated: 458602  inst.: 9306482 (ipc=17.9) sim_rate=27533 (inst/sec) elapsed = 0:0:05:38 / Tue Apr 16 16:54:24 2019
GPGPU-Sim uArch: cycles simulated: 460102  inst.: 9325615 (ipc=17.8) sim_rate=27509 (inst/sec) elapsed = 0:0:05:39 / Tue Apr 16 16:54:25 2019
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(44,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 461602  inst.: 9342292 (ipc=17.6) sim_rate=27477 (inst/sec) elapsed = 0:0:05:40 / Tue Apr 16 16:54:26 2019
GPGPU-Sim uArch: cycles simulated: 463102  inst.: 9362618 (ipc=17.6) sim_rate=27456 (inst/sec) elapsed = 0:0:05:41 / Tue Apr 16 16:54:27 2019
GPGPU-Sim uArch: cycles simulated: 464602  inst.: 9382740 (ipc=17.5) sim_rate=27434 (inst/sec) elapsed = 0:0:05:42 / Tue Apr 16 16:54:28 2019
GPGPU-Sim uArch: cycles simulated: 466102  inst.: 9398921 (ipc=17.3) sim_rate=27402 (inst/sec) elapsed = 0:0:05:43 / Tue Apr 16 16:54:29 2019
GPGPU-Sim uArch: cycles simulated: 467102  inst.: 9413190 (ipc=17.3) sim_rate=27363 (inst/sec) elapsed = 0:0:05:44 / Tue Apr 16 16:54:30 2019
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(75,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 468602  inst.: 9433289 (ipc=17.2) sim_rate=27342 (inst/sec) elapsed = 0:0:05:45 / Tue Apr 16 16:54:31 2019
GPGPU-Sim uArch: cycles simulated: 470102  inst.: 9450384 (ipc=17.1) sim_rate=27313 (inst/sec) elapsed = 0:0:05:46 / Tue Apr 16 16:54:32 2019
GPGPU-Sim uArch: cycles simulated: 471102  inst.: 9464127 (ipc=17.0) sim_rate=27274 (inst/sec) elapsed = 0:0:05:47 / Tue Apr 16 16:54:33 2019
GPGPU-Sim uArch: cycles simulated: 472602  inst.: 9482237 (ipc=17.0) sim_rate=27247 (inst/sec) elapsed = 0:0:05:48 / Tue Apr 16 16:54:34 2019
GPGPU-Sim uArch: cycles simulated: 474102  inst.: 9498920 (ipc=16.8) sim_rate=27217 (inst/sec) elapsed = 0:0:05:49 / Tue Apr 16 16:54:35 2019
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(77,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 476102  inst.: 9523108 (ipc=16.7) sim_rate=27208 (inst/sec) elapsed = 0:0:05:50 / Tue Apr 16 16:54:36 2019
GPGPU-Sim uArch: cycles simulated: 477602  inst.: 9542335 (ipc=16.7) sim_rate=27186 (inst/sec) elapsed = 0:0:05:51 / Tue Apr 16 16:54:37 2019
GPGPU-Sim uArch: cycles simulated: 479102  inst.: 9557259 (ipc=16.5) sim_rate=27151 (inst/sec) elapsed = 0:0:05:52 / Tue Apr 16 16:54:38 2019
GPGPU-Sim uArch: cycles simulated: 480602  inst.: 9576805 (ipc=16.5) sim_rate=27129 (inst/sec) elapsed = 0:0:05:53 / Tue Apr 16 16:54:39 2019
GPGPU-Sim uArch: cycles simulated: 482102  inst.: 9593539 (ipc=16.4) sim_rate=27100 (inst/sec) elapsed = 0:0:05:54 / Tue Apr 16 16:54:40 2019
GPGPU-Sim uArch: cycles simulated: 483602  inst.: 9609814 (ipc=16.3) sim_rate=27069 (inst/sec) elapsed = 0:0:05:55 / Tue Apr 16 16:54:41 2019
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(61,0,0) tid=(90,0,0)
GPGPU-Sim uArch: cycles simulated: 485102  inst.: 9629221 (ipc=16.2) sim_rate=27048 (inst/sec) elapsed = 0:0:05:56 / Tue Apr 16 16:54:42 2019
GPGPU-Sim uArch: cycles simulated: 486102  inst.: 9640938 (ipc=16.2) sim_rate=27005 (inst/sec) elapsed = 0:0:05:57 / Tue Apr 16 16:54:43 2019
GPGPU-Sim uArch: cycles simulated: 487602  inst.: 9658435 (ipc=16.1) sim_rate=26978 (inst/sec) elapsed = 0:0:05:58 / Tue Apr 16 16:54:44 2019
GPGPU-Sim uArch: cycles simulated: 489602  inst.: 9680358 (ipc=16.0) sim_rate=26964 (inst/sec) elapsed = 0:0:05:59 / Tue Apr 16 16:54:45 2019
GPGPU-Sim uArch: cycles simulated: 491102  inst.: 9698922 (ipc=16.0) sim_rate=26941 (inst/sec) elapsed = 0:0:06:00 / Tue Apr 16 16:54:46 2019
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(63,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 492602  inst.: 9714570 (ipc=15.9) sim_rate=26910 (inst/sec) elapsed = 0:0:06:01 / Tue Apr 16 16:54:47 2019
GPGPU-Sim uArch: cycles simulated: 494102  inst.: 9731324 (ipc=15.8) sim_rate=26882 (inst/sec) elapsed = 0:0:06:02 / Tue Apr 16 16:54:48 2019
GPGPU-Sim uArch: cycles simulated: 495602  inst.: 9748477 (ipc=15.7) sim_rate=26855 (inst/sec) elapsed = 0:0:06:03 / Tue Apr 16 16:54:49 2019
GPGPU-Sim uArch: cycles simulated: 497102  inst.: 9766133 (ipc=15.7) sim_rate=26830 (inst/sec) elapsed = 0:0:06:04 / Tue Apr 16 16:54:50 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (104012,394102), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(104013,394102)
GPGPU-Sim uArch: cycles simulated: 498602  inst.: 9785805 (ipc=15.6) sim_rate=26810 (inst/sec) elapsed = 0:0:06:05 / Tue Apr 16 16:54:51 2019
GPGPU-Sim uArch: cycles simulated: 500102  inst.: 9801268 (ipc=15.6) sim_rate=26779 (inst/sec) elapsed = 0:0:06:06 / Tue Apr 16 16:54:52 2019
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(15,0,0) tid=(116,0,0)
GPGPU-Sim uArch: cycles simulated: 501602  inst.: 9819230 (ipc=15.5) sim_rate=26755 (inst/sec) elapsed = 0:0:06:07 / Tue Apr 16 16:54:53 2019
GPGPU-Sim uArch: cycles simulated: 503602  inst.: 9842282 (ipc=15.4) sim_rate=26745 (inst/sec) elapsed = 0:0:06:08 / Tue Apr 16 16:54:54 2019
GPGPU-Sim uArch: cycles simulated: 505102  inst.: 9862129 (ipc=15.4) sim_rate=26726 (inst/sec) elapsed = 0:0:06:09 / Tue Apr 16 16:54:55 2019
GPGPU-Sim uArch: cycles simulated: 506602  inst.: 9882086 (ipc=15.4) sim_rate=26708 (inst/sec) elapsed = 0:0:06:10 / Tue Apr 16 16:54:56 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (112953,394102), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(112954,394102)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (113609,394102), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(113610,394102)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (113978,394102), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(113979,394102)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(39,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 508602  inst.: 9910835 (ipc=15.4) sim_rate=26713 (inst/sec) elapsed = 0:0:06:11 / Tue Apr 16 16:54:57 2019
GPGPU-Sim uArch: cycles simulated: 509602  inst.: 9925102 (ipc=15.4) sim_rate=26680 (inst/sec) elapsed = 0:0:06:12 / Tue Apr 16 16:54:58 2019
GPGPU-Sim uArch: cycles simulated: 511102  inst.: 9943221 (ipc=15.3) sim_rate=26657 (inst/sec) elapsed = 0:0:06:13 / Tue Apr 16 16:54:59 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (118170,394102), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(118171,394102)
GPGPU-Sim uArch: cycles simulated: 513102  inst.: 9971762 (ipc=15.3) sim_rate=26662 (inst/sec) elapsed = 0:0:06:14 / Tue Apr 16 16:55:00 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (119854,394102), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(119855,394102)
GPGPU-Sim uArch: cycles simulated: 514602  inst.: 9991091 (ipc=15.3) sim_rate=26642 (inst/sec) elapsed = 0:0:06:15 / Tue Apr 16 16:55:01 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (121248,394102), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(121249,394102)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(91,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 516102  inst.: 10011623 (ipc=15.2) sim_rate=26626 (inst/sec) elapsed = 0:0:06:16 / Tue Apr 16 16:55:02 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (123102,394102), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(123103,394102)
GPGPU-Sim uArch: cycles simulated: 517602  inst.: 10035081 (ipc=15.3) sim_rate=26618 (inst/sec) elapsed = 0:0:06:17 / Tue Apr 16 16:55:03 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (124613,394102), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(124614,394102)
GPGPU-Sim uArch: cycles simulated: 519102  inst.: 10054898 (ipc=15.2) sim_rate=26600 (inst/sec) elapsed = 0:0:06:18 / Tue Apr 16 16:55:04 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (125333,394102), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(125334,394102)
GPGPU-Sim uArch: cycles simulated: 520602  inst.: 10075695 (ipc=15.2) sim_rate=26584 (inst/sec) elapsed = 0:0:06:19 / Tue Apr 16 16:55:05 2019
GPGPU-Sim uArch: cycles simulated: 521602  inst.: 10087934 (ipc=15.2) sim_rate=26547 (inst/sec) elapsed = 0:0:06:20 / Tue Apr 16 16:55:06 2019
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(16,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (128509,394102), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(128510,394102)
GPGPU-Sim uArch: cycles simulated: 523102  inst.: 10109559 (ipc=15.2) sim_rate=26534 (inst/sec) elapsed = 0:0:06:21 / Tue Apr 16 16:55:07 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (129128,394102), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(129129,394102)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (130174,394102), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(130175,394102)
GPGPU-Sim uArch: cycles simulated: 524602  inst.: 10132350 (ipc=15.2) sim_rate=26524 (inst/sec) elapsed = 0:0:06:22 / Tue Apr 16 16:55:08 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (131033,394102), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(131034,394102)
GPGPU-Sim uArch: cycles simulated: 525602  inst.: 10147431 (ipc=15.2) sim_rate=26494 (inst/sec) elapsed = 0:0:06:23 / Tue Apr 16 16:55:09 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (132039,394102), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(132040,394102)
GPGPU-Sim uArch: cycles simulated: 527102  inst.: 10170139 (ipc=15.2) sim_rate=26484 (inst/sec) elapsed = 0:0:06:24 / Tue Apr 16 16:55:10 2019
GPGPU-Sim uArch: cycles simulated: 528602  inst.: 10191323 (ipc=15.2) sim_rate=26470 (inst/sec) elapsed = 0:0:06:25 / Tue Apr 16 16:55:11 2019
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(42,0,0) tid=(116,0,0)
GPGPU-Sim uArch: cycles simulated: 530102  inst.: 10208577 (ipc=15.1) sim_rate=26447 (inst/sec) elapsed = 0:0:06:26 / Tue Apr 16 16:55:12 2019
GPGPU-Sim uArch: cycles simulated: 531602  inst.: 10228001 (ipc=15.1) sim_rate=26428 (inst/sec) elapsed = 0:0:06:27 / Tue Apr 16 16:55:13 2019
GPGPU-Sim uArch: cycles simulated: 533102  inst.: 10247491 (ipc=15.1) sim_rate=26411 (inst/sec) elapsed = 0:0:06:28 / Tue Apr 16 16:55:14 2019
GPGPU-Sim uArch: cycles simulated: 534102  inst.: 10260307 (ipc=15.1) sim_rate=26376 (inst/sec) elapsed = 0:0:06:29 / Tue Apr 16 16:55:15 2019
GPGPU-Sim uArch: cycles simulated: 535602  inst.: 10275751 (ipc=15.0) sim_rate=26348 (inst/sec) elapsed = 0:0:06:30 / Tue Apr 16 16:55:16 2019
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(89,0,0) tid=(136,0,0)
GPGPU-Sim uArch: cycles simulated: 537102  inst.: 10293202 (ipc=15.0) sim_rate=26325 (inst/sec) elapsed = 0:0:06:31 / Tue Apr 16 16:55:17 2019
GPGPU-Sim uArch: cycles simulated: 537602  inst.: 10299058 (ipc=15.0) sim_rate=26273 (inst/sec) elapsed = 0:0:06:32 / Tue Apr 16 16:55:18 2019
GPGPU-Sim uArch: cycles simulated: 539102  inst.: 10319419 (ipc=15.0) sim_rate=26258 (inst/sec) elapsed = 0:0:06:33 / Tue Apr 16 16:55:19 2019
GPGPU-Sim uArch: cycles simulated: 540602  inst.: 10337871 (ipc=14.9) sim_rate=26238 (inst/sec) elapsed = 0:0:06:34 / Tue Apr 16 16:55:20 2019
GPGPU-Sim uArch: cycles simulated: 542102  inst.: 10354870 (ipc=14.9) sim_rate=26214 (inst/sec) elapsed = 0:0:06:35 / Tue Apr 16 16:55:21 2019
GPGPU-Sim uArch: cycles simulated: 544102  inst.: 10377580 (ipc=14.8) sim_rate=26206 (inst/sec) elapsed = 0:0:06:36 / Tue Apr 16 16:55:22 2019
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(101,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 546102  inst.: 10403104 (ipc=14.8) sim_rate=26204 (inst/sec) elapsed = 0:0:06:37 / Tue Apr 16 16:55:23 2019
GPGPU-Sim uArch: cycles simulated: 548102  inst.: 10425870 (ipc=14.8) sim_rate=26195 (inst/sec) elapsed = 0:0:06:38 / Tue Apr 16 16:55:24 2019
GPGPU-Sim uArch: cycles simulated: 549602  inst.: 10446370 (ipc=14.8) sim_rate=26181 (inst/sec) elapsed = 0:0:06:39 / Tue Apr 16 16:55:25 2019
GPGPU-Sim uArch: cycles simulated: 550102  inst.: 10450912 (ipc=14.7) sim_rate=26127 (inst/sec) elapsed = 0:0:06:40 / Tue Apr 16 16:55:26 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (156416,394102), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(156417,394102)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (156677,394102), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(156678,394102)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (157612,394102), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(157613,394102)
GPGPU-Sim uArch: cycles simulated: 552102  inst.: 10480713 (ipc=14.7) sim_rate=26136 (inst/sec) elapsed = 0:0:06:41 / Tue Apr 16 16:55:27 2019
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(31,0,0) tid=(174,0,0)
GPGPU-Sim uArch: cycles simulated: 553102  inst.: 10495842 (ipc=14.7) sim_rate=26109 (inst/sec) elapsed = 0:0:06:42 / Tue Apr 16 16:55:28 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (159716,394102), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(159717,394102)
GPGPU-Sim uArch: cycles simulated: 554102  inst.: 10507393 (ipc=14.7) sim_rate=26072 (inst/sec) elapsed = 0:0:06:43 / Tue Apr 16 16:55:29 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (160752,394102), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(160753,394102)
GPGPU-Sim uArch: cycles simulated: 555602  inst.: 10531349 (ipc=14.7) sim_rate=26067 (inst/sec) elapsed = 0:0:06:44 / Tue Apr 16 16:55:30 2019
GPGPU-Sim uArch: cycles simulated: 557602  inst.: 10559202 (ipc=14.7) sim_rate=26072 (inst/sec) elapsed = 0:0:06:45 / Tue Apr 16 16:55:31 2019
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(92,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (165487,394102), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(165488,394102)
GPGPU-Sim uArch: cycles simulated: 559602  inst.: 10585083 (ipc=14.7) sim_rate=26071 (inst/sec) elapsed = 0:0:06:46 / Tue Apr 16 16:55:32 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (166330,394102), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(166331,394102)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (166888,394102), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(166889,394102)
GPGPU-Sim uArch: cycles simulated: 561102  inst.: 10606499 (ipc=14.7) sim_rate=26060 (inst/sec) elapsed = 0:0:06:47 / Tue Apr 16 16:55:33 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (167879,394102), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(167880,394102)
GPGPU-Sim uArch: cycles simulated: 562102  inst.: 10624037 (ipc=14.7) sim_rate=26039 (inst/sec) elapsed = 0:0:06:48 / Tue Apr 16 16:55:34 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (168889,394102), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(168890,394102)
GPGPU-Sim uArch: cycles simulated: 563602  inst.: 10646183 (ipc=14.7) sim_rate=26029 (inst/sec) elapsed = 0:0:06:49 / Tue Apr 16 16:55:35 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (169644,394102), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(169645,394102)
GPGPU-Sim uArch: cycles simulated: 564102  inst.: 10655892 (ipc=14.7) sim_rate=25989 (inst/sec) elapsed = 0:0:06:50 / Tue Apr 16 16:55:36 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (170559,394102), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(170560,394102)
GPGPU-Sim uArch: cycles simulated: 565102  inst.: 10671967 (ipc=14.7) sim_rate=25965 (inst/sec) elapsed = 0:0:06:51 / Tue Apr 16 16:55:37 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (171006,394102), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(171007,394102)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(61,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (171187,394102), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(171188,394102)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (172002,394102), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(172003,394102)
GPGPU-Sim uArch: cycles simulated: 566602  inst.: 10701676 (ipc=14.8) sim_rate=25974 (inst/sec) elapsed = 0:0:06:52 / Tue Apr 16 16:55:38 2019
GPGPU-Sim uArch: cycles simulated: 568602  inst.: 10726156 (ipc=14.8) sim_rate=25971 (inst/sec) elapsed = 0:0:06:53 / Tue Apr 16 16:55:39 2019
GPGPU-Sim uArch: cycles simulated: 570602  inst.: 10748885 (ipc=14.7) sim_rate=25963 (inst/sec) elapsed = 0:0:06:54 / Tue Apr 16 16:55:40 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (177469,394102), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(177470,394102)
GPGPU-Sim uArch: cycles simulated: 572102  inst.: 10767275 (ipc=14.7) sim_rate=25945 (inst/sec) elapsed = 0:0:06:55 / Tue Apr 16 16:55:41 2019
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(109,0,0) tid=(198,0,0)
GPGPU-Sim uArch: cycles simulated: 574102  inst.: 10791465 (ipc=14.7) sim_rate=25941 (inst/sec) elapsed = 0:0:06:56 / Tue Apr 16 16:55:42 2019
GPGPU-Sim uArch: cycles simulated: 575602  inst.: 10810078 (ipc=14.6) sim_rate=25923 (inst/sec) elapsed = 0:0:06:57 / Tue Apr 16 16:55:43 2019
GPGPU-Sim uArch: cycles simulated: 576602  inst.: 10823989 (ipc=14.6) sim_rate=25894 (inst/sec) elapsed = 0:0:06:58 / Tue Apr 16 16:55:44 2019
GPGPU-Sim uArch: cycles simulated: 577602  inst.: 10835908 (ipc=14.6) sim_rate=25861 (inst/sec) elapsed = 0:0:06:59 / Tue Apr 16 16:55:45 2019
GPGPU-Sim uArch: cycles simulated: 579102  inst.: 10855942 (ipc=14.6) sim_rate=25847 (inst/sec) elapsed = 0:0:07:00 / Tue Apr 16 16:55:46 2019
GPGPU-Sim uArch: cycles simulated: 580102  inst.: 10865635 (ipc=14.6) sim_rate=25809 (inst/sec) elapsed = 0:0:07:01 / Tue Apr 16 16:55:47 2019
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(30,0,0) tid=(234,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (186975,394102), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(186976,394102)
GPGPU-Sim uArch: cycles simulated: 581602  inst.: 10882166 (ipc=14.6) sim_rate=25787 (inst/sec) elapsed = 0:0:07:02 / Tue Apr 16 16:55:48 2019
GPGPU-Sim uArch: cycles simulated: 583102  inst.: 10902017 (ipc=14.6) sim_rate=25773 (inst/sec) elapsed = 0:0:07:03 / Tue Apr 16 16:55:49 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (189237,394102), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(189238,394102)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (189280,394102), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(189281,394102)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (189372,394102), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(189373,394102)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (189840,394102), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(189841,394102)
GPGPU-Sim uArch: cycles simulated: 584102  inst.: 10919738 (ipc=14.6) sim_rate=25754 (inst/sec) elapsed = 0:0:07:04 / Tue Apr 16 16:55:50 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (190398,394102), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(190399,394102)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (190806,394102), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(190807,394102)
GPGPU-Sim uArch: cycles simulated: 586102  inst.: 10949167 (ipc=14.6) sim_rate=25762 (inst/sec) elapsed = 0:0:07:05 / Tue Apr 16 16:55:51 2019
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(118,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 587102  inst.: 10962764 (ipc=14.6) sim_rate=25734 (inst/sec) elapsed = 0:0:07:06 / Tue Apr 16 16:55:52 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (193254,394102), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(193255,394102)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (193428,394102), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(193429,394102)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (193500,394102), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(193501,394102)
GPGPU-Sim uArch: cycles simulated: 588102  inst.: 10979180 (ipc=14.6) sim_rate=25712 (inst/sec) elapsed = 0:0:07:07 / Tue Apr 16 16:55:53 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (194392,394102), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(194393,394102)
GPGPU-Sim uArch: cycles simulated: 589602  inst.: 11001076 (ipc=14.6) sim_rate=25703 (inst/sec) elapsed = 0:0:07:08 / Tue Apr 16 16:55:54 2019
GPGPU-Sim uArch: cycles simulated: 591102  inst.: 11022245 (ipc=14.6) sim_rate=25692 (inst/sec) elapsed = 0:0:07:09 / Tue Apr 16 16:55:55 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (197997,394102), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(197998,394102)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (198166,394102), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(198167,394102)
GPGPU-Sim uArch: cycles simulated: 592602  inst.: 11041351 (ipc=14.6) sim_rate=25677 (inst/sec) elapsed = 0:0:07:10 / Tue Apr 16 16:55:56 2019
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(68,0,0) tid=(168,0,0)
GPGPU-Sim uArch: cycles simulated: 594102  inst.: 11058932 (ipc=14.5) sim_rate=25658 (inst/sec) elapsed = 0:0:07:11 / Tue Apr 16 16:55:57 2019
GPGPU-Sim uArch: cycles simulated: 595602  inst.: 11075820 (ipc=14.5) sim_rate=25638 (inst/sec) elapsed = 0:0:07:12 / Tue Apr 16 16:55:58 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (202043,394102), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(202044,394102)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (202620,394102), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(202621,394102)
GPGPU-Sim uArch: cycles simulated: 597102  inst.: 11100306 (ipc=14.5) sim_rate=25635 (inst/sec) elapsed = 0:0:07:13 / Tue Apr 16 16:55:59 2019
GPGPU-Sim uArch: cycles simulated: 598102  inst.: 11116608 (ipc=14.5) sim_rate=25614 (inst/sec) elapsed = 0:0:07:14 / Tue Apr 16 16:56:00 2019
GPGPU-Sim uArch: cycles simulated: 599602  inst.: 11133559 (ipc=14.5) sim_rate=25594 (inst/sec) elapsed = 0:0:07:15 / Tue Apr 16 16:56:01 2019
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(122,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 601102  inst.: 11153673 (ipc=14.5) sim_rate=25581 (inst/sec) elapsed = 0:0:07:16 / Tue Apr 16 16:56:02 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (207913,394102), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(207914,394102)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (208040,394102), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(208041,394102)
GPGPU-Sim uArch: cycles simulated: 602602  inst.: 11172136 (ipc=14.5) sim_rate=25565 (inst/sec) elapsed = 0:0:07:17 / Tue Apr 16 16:56:03 2019
GPGPU-Sim uArch: cycles simulated: 604102  inst.: 11192820 (ipc=14.5) sim_rate=25554 (inst/sec) elapsed = 0:0:07:18 / Tue Apr 16 16:56:04 2019
GPGPU-Sim uArch: cycles simulated: 605602  inst.: 11210844 (ipc=14.5) sim_rate=25537 (inst/sec) elapsed = 0:0:07:19 / Tue Apr 16 16:56:05 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (212237,394102), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(212238,394102)
GPGPU-Sim uArch: cycles simulated: 607102  inst.: 11233100 (ipc=14.5) sim_rate=25529 (inst/sec) elapsed = 0:0:07:20 / Tue Apr 16 16:56:06 2019
GPGPU-Sim uArch: cycles simulated: 608102  inst.: 11245972 (ipc=14.5) sim_rate=25501 (inst/sec) elapsed = 0:0:07:21 / Tue Apr 16 16:56:07 2019
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(123,0,0) tid=(30,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (214269,394102), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(214270,394102)
GPGPU-Sim uArch: cycles simulated: 609602  inst.: 11268266 (ipc=14.5) sim_rate=25493 (inst/sec) elapsed = 0:0:07:22 / Tue Apr 16 16:56:08 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (215606,394102), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(215607,394102)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (216252,394102), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(216253,394102)
GPGPU-Sim uArch: cycles simulated: 611602  inst.: 11296815 (ipc=14.5) sim_rate=25500 (inst/sec) elapsed = 0:0:07:23 / Tue Apr 16 16:56:09 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (217958,394102), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(217959,394102)
GPGPU-Sim uArch: cycles simulated: 613102  inst.: 11318418 (ipc=14.5) sim_rate=25491 (inst/sec) elapsed = 0:0:07:24 / Tue Apr 16 16:56:10 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (219276,394102), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(219277,394102)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (219497,394102), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(219498,394102)
GPGPU-Sim uArch: cycles simulated: 614102  inst.: 11336950 (ipc=14.5) sim_rate=25476 (inst/sec) elapsed = 0:0:07:25 / Tue Apr 16 16:56:11 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (220462,394102), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(220463,394102)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(145,0,0) tid=(146,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (220945,394102), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(220946,394102)
GPGPU-Sim uArch: cycles simulated: 615602  inst.: 11357837 (ipc=14.5) sim_rate=25466 (inst/sec) elapsed = 0:0:07:26 / Tue Apr 16 16:56:12 2019
GPGPU-Sim uArch: cycles simulated: 617102  inst.: 11378721 (ipc=14.5) sim_rate=25455 (inst/sec) elapsed = 0:0:07:27 / Tue Apr 16 16:56:13 2019
GPGPU-Sim uArch: cycles simulated: 618102  inst.: 11389106 (ipc=14.5) sim_rate=25422 (inst/sec) elapsed = 0:0:07:28 / Tue Apr 16 16:56:14 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (224134,394102), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(224135,394102)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (225167,394102), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(225168,394102)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (225435,394102), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(225436,394102)
GPGPU-Sim uArch: cycles simulated: 619602  inst.: 11411795 (ipc=14.5) sim_rate=25416 (inst/sec) elapsed = 0:0:07:29 / Tue Apr 16 16:56:15 2019
GPGPU-Sim uArch: cycles simulated: 621102  inst.: 11431115 (ipc=14.4) sim_rate=25402 (inst/sec) elapsed = 0:0:07:30 / Tue Apr 16 16:56:16 2019
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(135,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 622602  inst.: 11450513 (ipc=14.4) sim_rate=25389 (inst/sec) elapsed = 0:0:07:31 / Tue Apr 16 16:56:17 2019
GPGPU-Sim uArch: cycles simulated: 624602  inst.: 11477076 (ipc=14.4) sim_rate=25391 (inst/sec) elapsed = 0:0:07:32 / Tue Apr 16 16:56:18 2019
GPGPU-Sim uArch: cycles simulated: 625602  inst.: 11490724 (ipc=14.4) sim_rate=25365 (inst/sec) elapsed = 0:0:07:33 / Tue Apr 16 16:56:19 2019
GPGPU-Sim uArch: cycles simulated: 626602  inst.: 11503708 (ipc=14.4) sim_rate=25338 (inst/sec) elapsed = 0:0:07:34 / Tue Apr 16 16:56:20 2019
GPGPU-Sim uArch: cycles simulated: 627602  inst.: 11516610 (ipc=14.4) sim_rate=25311 (inst/sec) elapsed = 0:0:07:35 / Tue Apr 16 16:56:21 2019
GPGPU-Sim uArch: cycles simulated: 628602  inst.: 11528740 (ipc=14.4) sim_rate=25282 (inst/sec) elapsed = 0:0:07:36 / Tue Apr 16 16:56:22 2019
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(101,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (235402,394102), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(235403,394102)
GPGPU-Sim uArch: cycles simulated: 630102  inst.: 11548369 (ipc=14.4) sim_rate=25269 (inst/sec) elapsed = 0:0:07:37 / Tue Apr 16 16:56:23 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (236771,394102), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(236772,394102)
GPGPU-Sim uArch: cycles simulated: 631602  inst.: 11566612 (ipc=14.4) sim_rate=25254 (inst/sec) elapsed = 0:0:07:38 / Tue Apr 16 16:56:24 2019
GPGPU-Sim uArch: cycles simulated: 633102  inst.: 11586214 (ipc=14.4) sim_rate=25242 (inst/sec) elapsed = 0:0:07:39 / Tue Apr 16 16:56:25 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (239713,394102), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(239714,394102)
GPGPU-Sim uArch: cycles simulated: 634102  inst.: 11603005 (ipc=14.4) sim_rate=25223 (inst/sec) elapsed = 0:0:07:40 / Tue Apr 16 16:56:26 2019
GPGPU-Sim uArch: cycles simulated: 635102  inst.: 11617845 (ipc=14.4) sim_rate=25201 (inst/sec) elapsed = 0:0:07:41 / Tue Apr 16 16:56:27 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (241109,394102), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(241110,394102)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (241195,394102), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(241196,394102)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(146,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 637102  inst.: 11650547 (ipc=14.4) sim_rate=25217 (inst/sec) elapsed = 0:0:07:42 / Tue Apr 16 16:56:28 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (243843,394102), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(243844,394102)
GPGPU-Sim uArch: cycles simulated: 638102  inst.: 11667051 (ipc=14.4) sim_rate=25198 (inst/sec) elapsed = 0:0:07:43 / Tue Apr 16 16:56:29 2019
GPGPU-Sim uArch: cycles simulated: 639102  inst.: 11680130 (ipc=14.4) sim_rate=25172 (inst/sec) elapsed = 0:0:07:44 / Tue Apr 16 16:56:30 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (245420,394102), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(245421,394102)
GPGPU-Sim uArch: cycles simulated: 640602  inst.: 11702676 (ipc=14.4) sim_rate=25167 (inst/sec) elapsed = 0:0:07:45 / Tue Apr 16 16:56:31 2019
GPGPU-Sim uArch: Shader 12 finished CTA #4 (246540,394102), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(246541,394102)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (246616,394102), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(246617,394102)
GPGPU-Sim uArch: cycles simulated: 641602  inst.: 11718325 (ipc=14.4) sim_rate=25146 (inst/sec) elapsed = 0:0:07:46 / Tue Apr 16 16:56:32 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (247875,394102), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(247876,394102)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(159,0,0) tid=(161,0,0)
GPGPU-Sim uArch: cycles simulated: 642602  inst.: 11732019 (ipc=14.4) sim_rate=25122 (inst/sec) elapsed = 0:0:07:47 / Tue Apr 16 16:56:33 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (248530,394102), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(248531,394102)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (248625,394102), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(248626,394102)
GPGPU-Sim uArch: cycles simulated: 644102  inst.: 11758735 (ipc=14.4) sim_rate=25125 (inst/sec) elapsed = 0:0:07:48 / Tue Apr 16 16:56:34 2019
GPGPU-Sim uArch: cycles simulated: 645102  inst.: 11771903 (ipc=14.4) sim_rate=25100 (inst/sec) elapsed = 0:0:07:49 / Tue Apr 16 16:56:35 2019
GPGPU-Sim uArch: cycles simulated: 646602  inst.: 11788377 (ipc=14.4) sim_rate=25081 (inst/sec) elapsed = 0:0:07:50 / Tue Apr 16 16:56:36 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (253265,394102), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(253266,394102)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (253354,394102), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(253355,394102)
GPGPU-Sim uArch: cycles simulated: 648102  inst.: 11807646 (ipc=14.4) sim_rate=25069 (inst/sec) elapsed = 0:0:07:51 / Tue Apr 16 16:56:37 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (254577,394102), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(254578,394102)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(110,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 649102  inst.: 11823886 (ipc=14.4) sim_rate=25050 (inst/sec) elapsed = 0:0:07:52 / Tue Apr 16 16:56:38 2019
GPGPU-Sim uArch: cycles simulated: 650102  inst.: 11835944 (ipc=14.4) sim_rate=25023 (inst/sec) elapsed = 0:0:07:53 / Tue Apr 16 16:56:39 2019
GPGPU-Sim uArch: cycles simulated: 651102  inst.: 11848493 (ipc=14.4) sim_rate=24996 (inst/sec) elapsed = 0:0:07:54 / Tue Apr 16 16:56:40 2019
GPGPU-Sim uArch: cycles simulated: 652602  inst.: 11864023 (ipc=14.4) sim_rate=24976 (inst/sec) elapsed = 0:0:07:55 / Tue Apr 16 16:56:41 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (259268,394102), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(259269,394102)
GPGPU-Sim uArch: cycles simulated: 653602  inst.: 11876062 (ipc=14.4) sim_rate=24949 (inst/sec) elapsed = 0:0:07:56 / Tue Apr 16 16:56:42 2019
GPGPU-Sim uArch: cycles simulated: 655102  inst.: 11896187 (ipc=14.3) sim_rate=24939 (inst/sec) elapsed = 0:0:07:57 / Tue Apr 16 16:56:43 2019
GPGPU-Sim uArch: cycles simulated: 656602  inst.: 11914268 (ipc=14.3) sim_rate=24925 (inst/sec) elapsed = 0:0:07:58 / Tue Apr 16 16:56:44 2019
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(100,0,0) tid=(108,0,0)
GPGPU-Sim uArch: cycles simulated: 657602  inst.: 11925747 (ipc=14.3) sim_rate=24897 (inst/sec) elapsed = 0:0:07:59 / Tue Apr 16 16:56:45 2019
GPGPU-Sim uArch: cycles simulated: 658102  inst.: 11933380 (ipc=14.3) sim_rate=24861 (inst/sec) elapsed = 0:0:08:00 / Tue Apr 16 16:56:46 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (264816,394102), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(264817,394102)
GPGPU-Sim uArch: cycles simulated: 659102  inst.: 11945180 (ipc=14.3) sim_rate=24834 (inst/sec) elapsed = 0:0:08:01 / Tue Apr 16 16:56:47 2019
GPGPU-Sim uArch: Shader 6 finished CTA #5 (265952,394102), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(265953,394102)
GPGPU-Sim uArch: cycles simulated: 660102  inst.: 11957679 (ipc=14.3) sim_rate=24808 (inst/sec) elapsed = 0:0:08:02 / Tue Apr 16 16:56:48 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (266130,394102), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(266131,394102)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (266657,394102), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(266658,394102)
GPGPU-Sim uArch: cycles simulated: 661102  inst.: 11980888 (ipc=14.3) sim_rate=24805 (inst/sec) elapsed = 0:0:08:03 / Tue Apr 16 16:56:49 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (268905,394102), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(268906,394102)
GPGPU-Sim uArch: cycles simulated: 663102  inst.: 12008893 (ipc=14.3) sim_rate=24811 (inst/sec) elapsed = 0:0:08:04 / Tue Apr 16 16:56:50 2019
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(96,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (269535,394102), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(269536,394102)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (270978,394102), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(270979,394102)
GPGPU-Sim uArch: cycles simulated: 665102  inst.: 12037448 (ipc=14.3) sim_rate=24819 (inst/sec) elapsed = 0:0:08:05 / Tue Apr 16 16:56:51 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (271257,394102), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(271258,394102)
GPGPU-Sim uArch: cycles simulated: 666602  inst.: 12060249 (ipc=14.3) sim_rate=24815 (inst/sec) elapsed = 0:0:08:06 / Tue Apr 16 16:56:52 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (272710,394102), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(272711,394102)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (272998,394102), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(272999,394102)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (273971,394102), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(273972,394102)
GPGPU-Sim uArch: cycles simulated: 668102  inst.: 12085772 (ipc=14.4) sim_rate=24816 (inst/sec) elapsed = 0:0:08:07 / Tue Apr 16 16:56:53 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (274321,394102), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(274322,394102)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (274818,394102), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(274819,394102)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (274974,394102), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(274975,394102)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(154,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 669602  inst.: 12110023 (ipc=14.4) sim_rate=24815 (inst/sec) elapsed = 0:0:08:08 / Tue Apr 16 16:56:54 2019
GPGPU-Sim uArch: cycles simulated: 670602  inst.: 12125788 (ipc=14.4) sim_rate=24797 (inst/sec) elapsed = 0:0:08:09 / Tue Apr 16 16:56:55 2019
GPGPU-Sim uArch: cycles simulated: 672602  inst.: 12149206 (ipc=14.4) sim_rate=24794 (inst/sec) elapsed = 0:0:08:10 / Tue Apr 16 16:56:56 2019
GPGPU-Sim uArch: cycles simulated: 674102  inst.: 12169275 (ipc=14.3) sim_rate=24784 (inst/sec) elapsed = 0:0:08:11 / Tue Apr 16 16:56:57 2019
GPGPU-Sim uArch: cycles simulated: 676102  inst.: 12190511 (ipc=14.3) sim_rate=24777 (inst/sec) elapsed = 0:0:08:12 / Tue Apr 16 16:56:58 2019
GPGPU-Sim uArch: cycles simulated: 677102  inst.: 12202241 (ipc=14.3) sim_rate=24750 (inst/sec) elapsed = 0:0:08:13 / Tue Apr 16 16:56:59 2019
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(115,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (284309,394102), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(284310,394102)
GPGPU-Sim uArch: cycles simulated: 678602  inst.: 12221373 (ipc=14.3) sim_rate=24739 (inst/sec) elapsed = 0:0:08:14 / Tue Apr 16 16:57:00 2019
GPGPU-Sim uArch: cycles simulated: 680102  inst.: 12237962 (ipc=14.3) sim_rate=24723 (inst/sec) elapsed = 0:0:08:15 / Tue Apr 16 16:57:01 2019
GPGPU-Sim uArch: cycles simulated: 681602  inst.: 12253602 (ipc=14.3) sim_rate=24704 (inst/sec) elapsed = 0:0:08:16 / Tue Apr 16 16:57:02 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (287646,394102), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(287647,394102)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (287705,394102), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(287706,394102)
GPGPU-Sim uArch: cycles simulated: 683102  inst.: 12273828 (ipc=14.3) sim_rate=24695 (inst/sec) elapsed = 0:0:08:17 / Tue Apr 16 16:57:03 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (290209,394102), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(290210,394102)
GPGPU-Sim uArch: cycles simulated: 684602  inst.: 12294433 (ipc=14.3) sim_rate=24687 (inst/sec) elapsed = 0:0:08:18 / Tue Apr 16 16:57:04 2019
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(126,0,0) tid=(116,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (291500,394102), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(291501,394102)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (291868,394102), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(291869,394102)
GPGPU-Sim uArch: cycles simulated: 686102  inst.: 12316979 (ipc=14.3) sim_rate=24683 (inst/sec) elapsed = 0:0:08:19 / Tue Apr 16 16:57:05 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (293200,394102), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(293201,394102)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (293390,394102), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(293391,394102)
GPGPU-Sim uArch: cycles simulated: 688102  inst.: 12342879 (ipc=14.3) sim_rate=24685 (inst/sec) elapsed = 0:0:08:20 / Tue Apr 16 16:57:06 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (294421,394102), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(294422,394102)
GPGPU-Sim uArch: cycles simulated: 689602  inst.: 12366511 (ipc=14.3) sim_rate=24683 (inst/sec) elapsed = 0:0:08:21 / Tue Apr 16 16:57:07 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (295697,394102), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(295698,394102)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (295768,394102), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(295769,394102)
GPGPU-Sim uArch: cycles simulated: 690602  inst.: 12385956 (ipc=14.3) sim_rate=24673 (inst/sec) elapsed = 0:0:08:22 / Tue Apr 16 16:57:08 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (296514,394102), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(296515,394102)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(117,0,0) tid=(248,0,0)
GPGPU-Sim uArch: cycles simulated: 692102  inst.: 12405398 (ipc=14.3) sim_rate=24662 (inst/sec) elapsed = 0:0:08:23 / Tue Apr 16 16:57:09 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (298346,394102), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(298347,394102)
GPGPU-Sim uArch: cycles simulated: 693102  inst.: 12417794 (ipc=14.3) sim_rate=24638 (inst/sec) elapsed = 0:0:08:24 / Tue Apr 16 16:57:10 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (299094,394102), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(299095,394102)
GPGPU-Sim uArch: cycles simulated: 694602  inst.: 12438686 (ipc=14.3) sim_rate=24631 (inst/sec) elapsed = 0:0:08:25 / Tue Apr 16 16:57:11 2019
GPGPU-Sim uArch: cycles simulated: 695602  inst.: 12449924 (ipc=14.3) sim_rate=24604 (inst/sec) elapsed = 0:0:08:26 / Tue Apr 16 16:57:12 2019
GPGPU-Sim uArch: cycles simulated: 697102  inst.: 12465134 (ipc=14.2) sim_rate=24586 (inst/sec) elapsed = 0:0:08:27 / Tue Apr 16 16:57:13 2019
GPGPU-Sim uArch: cycles simulated: 698602  inst.: 12479788 (ipc=14.2) sim_rate=24566 (inst/sec) elapsed = 0:0:08:28 / Tue Apr 16 16:57:14 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (304702,394102), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(304703,394102)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(122,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 700102  inst.: 12495949 (ipc=14.2) sim_rate=24549 (inst/sec) elapsed = 0:0:08:29 / Tue Apr 16 16:57:15 2019
GPGPU-Sim uArch: cycles simulated: 702102  inst.: 12519586 (ipc=14.2) sim_rate=24548 (inst/sec) elapsed = 0:0:08:30 / Tue Apr 16 16:57:16 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (308402,394102), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(308403,394102)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (309034,394102), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(309035,394102)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (309305,394102), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(309306,394102)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (309350,394102), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(309351,394102)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (309441,394102), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(309442,394102)
GPGPU-Sim uArch: cycles simulated: 703602  inst.: 12546044 (ipc=14.2) sim_rate=24551 (inst/sec) elapsed = 0:0:08:31 / Tue Apr 16 16:57:17 2019
GPGPU-Sim uArch: cycles simulated: 705102  inst.: 12565766 (ipc=14.2) sim_rate=24542 (inst/sec) elapsed = 0:0:08:32 / Tue Apr 16 16:57:18 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (311355,394102), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(311356,394102)
GPGPU-Sim uArch: cycles simulated: 706602  inst.: 12583834 (ipc=14.2) sim_rate=24529 (inst/sec) elapsed = 0:0:08:33 / Tue Apr 16 16:57:19 2019
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(180,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (312820,394102), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(312821,394102)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (313844,394102), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(313845,394102)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (314106,394102), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(314107,394102)
GPGPU-Sim uArch: cycles simulated: 708602  inst.: 12610671 (ipc=14.2) sim_rate=24534 (inst/sec) elapsed = 0:0:08:34 / Tue Apr 16 16:57:20 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (314999,394102), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(315000,394102)
GPGPU-Sim uArch: cycles simulated: 710602  inst.: 12636047 (ipc=14.2) sim_rate=24536 (inst/sec) elapsed = 0:0:08:35 / Tue Apr 16 16:57:21 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (317556,394102), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(317557,394102)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (317716,394102), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(317717,394102)
GPGPU-Sim uArch: cycles simulated: 712102  inst.: 12657740 (ipc=14.2) sim_rate=24530 (inst/sec) elapsed = 0:0:08:36 / Tue Apr 16 16:57:22 2019
GPGPU-Sim uArch: cycles simulated: 713602  inst.: 12677043 (ipc=14.2) sim_rate=24520 (inst/sec) elapsed = 0:0:08:37 / Tue Apr 16 16:57:23 2019
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(131,0,0) tid=(164,0,0)
GPGPU-Sim uArch: cycles simulated: 714602  inst.: 12687016 (ipc=14.2) sim_rate=24492 (inst/sec) elapsed = 0:0:08:38 / Tue Apr 16 16:57:24 2019
GPGPU-Sim uArch: cycles simulated: 715602  inst.: 12697618 (ipc=14.1) sim_rate=24465 (inst/sec) elapsed = 0:0:08:39 / Tue Apr 16 16:57:25 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (321639,394102), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(321640,394102)
GPGPU-Sim uArch: cycles simulated: 716602  inst.: 12713201 (ipc=14.1) sim_rate=24448 (inst/sec) elapsed = 0:0:08:40 / Tue Apr 16 16:57:26 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (323164,394102), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(323165,394102)
GPGPU-Sim uArch: cycles simulated: 718102  inst.: 12730646 (ipc=14.1) sim_rate=24435 (inst/sec) elapsed = 0:0:08:41 / Tue Apr 16 16:57:27 2019
GPGPU-Sim uArch: cycles simulated: 719102  inst.: 12742480 (ipc=14.1) sim_rate=24410 (inst/sec) elapsed = 0:0:08:42 / Tue Apr 16 16:57:28 2019
GPGPU-Sim uArch: cycles simulated: 720602  inst.: 12759325 (ipc=14.1) sim_rate=24396 (inst/sec) elapsed = 0:0:08:43 / Tue Apr 16 16:57:29 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (326535,394102), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(326536,394102)
GPGPU-Sim uArch: cycles simulated: 721602  inst.: 12771022 (ipc=14.1) sim_rate=24372 (inst/sec) elapsed = 0:0:08:44 / Tue Apr 16 16:57:30 2019
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(161,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (328527,394102), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(328528,394102)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (328646,394102), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(328647,394102)
GPGPU-Sim uArch: cycles simulated: 723102  inst.: 12790565 (ipc=14.1) sim_rate=24362 (inst/sec) elapsed = 0:0:08:45 / Tue Apr 16 16:57:31 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (329334,394102), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(329335,394102)
GPGPU-Sim uArch: cycles simulated: 723602  inst.: 12797488 (ipc=14.1) sim_rate=24329 (inst/sec) elapsed = 0:0:08:46 / Tue Apr 16 16:57:32 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (330254,394102), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(330255,394102)
GPGPU-Sim uArch: cycles simulated: 725102  inst.: 12816609 (ipc=14.1) sim_rate=24319 (inst/sec) elapsed = 0:0:08:47 / Tue Apr 16 16:57:33 2019
GPGPU-Sim uArch: cycles simulated: 725602  inst.: 12822053 (ipc=14.1) sim_rate=24284 (inst/sec) elapsed = 0:0:08:48 / Tue Apr 16 16:57:34 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (331709,394102), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(331710,394102)
GPGPU-Sim uArch: cycles simulated: 726602  inst.: 12834281 (ipc=14.1) sim_rate=24261 (inst/sec) elapsed = 0:0:08:49 / Tue Apr 16 16:57:35 2019
GPGPU-Sim uArch: cycles simulated: 727102  inst.: 12838792 (ipc=14.1) sim_rate=24224 (inst/sec) elapsed = 0:0:08:50 / Tue Apr 16 16:57:36 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (333429,394102), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(333430,394102)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (334067,394102), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(334068,394102)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (334437,394102), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(334438,394102)
GPGPU-Sim uArch: cycles simulated: 728602  inst.: 12858367 (ipc=14.1) sim_rate=24215 (inst/sec) elapsed = 0:0:08:51 / Tue Apr 16 16:57:37 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (334734,394102), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(334735,394102)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(143,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (335948,394102), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(335949,394102)
GPGPU-Sim uArch: cycles simulated: 730102  inst.: 12879129 (ipc=14.1) sim_rate=24208 (inst/sec) elapsed = 0:0:08:52 / Tue Apr 16 16:57:38 2019
GPGPU-Sim uArch: cycles simulated: 731602  inst.: 12899383 (ipc=14.1) sim_rate=24201 (inst/sec) elapsed = 0:0:08:53 / Tue Apr 16 16:57:39 2019
GPGPU-Sim uArch: cycles simulated: 732602  inst.: 12908003 (ipc=14.1) sim_rate=24172 (inst/sec) elapsed = 0:0:08:54 / Tue Apr 16 16:57:40 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (338836,394102), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(338837,394102)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (339899,394102), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(339900,394102)
GPGPU-Sim uArch: cycles simulated: 734102  inst.: 12927414 (ipc=14.0) sim_rate=24163 (inst/sec) elapsed = 0:0:08:55 / Tue Apr 16 16:57:41 2019
GPGPU-Sim uArch: cycles simulated: 735602  inst.: 12944401 (ipc=14.0) sim_rate=24150 (inst/sec) elapsed = 0:0:08:56 / Tue Apr 16 16:57:42 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (342239,394102), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(342240,394102)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (342400,394102), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(342401,394102)
GPGPU-Sim uArch: cycles simulated: 737102  inst.: 12964137 (ipc=14.0) sim_rate=24141 (inst/sec) elapsed = 0:0:08:57 / Tue Apr 16 16:57:43 2019
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(214,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (344125,394102), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(344126,394102)
GPGPU-Sim uArch: cycles simulated: 738602  inst.: 12980794 (ipc=14.0) sim_rate=24127 (inst/sec) elapsed = 0:0:08:58 / Tue Apr 16 16:57:44 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (344554,394102), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(344555,394102)
GPGPU-Sim uArch: cycles simulated: 739602  inst.: 12996421 (ipc=14.0) sim_rate=24112 (inst/sec) elapsed = 0:0:08:59 / Tue Apr 16 16:57:45 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (345840,394102), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(345841,394102)
GPGPU-Sim uArch: cycles simulated: 740602  inst.: 13008434 (ipc=14.0) sim_rate=24089 (inst/sec) elapsed = 0:0:09:00 / Tue Apr 16 16:57:46 2019
GPGPU-Sim uArch: cycles simulated: 741102  inst.: 13015339 (ipc=14.0) sim_rate=24057 (inst/sec) elapsed = 0:0:09:01 / Tue Apr 16 16:57:47 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (347167,394102), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(347168,394102)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (347286,394102), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(347287,394102)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (347758,394102), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(347759,394102)
GPGPU-Sim uArch: cycles simulated: 742102  inst.: 13031847 (ipc=14.0) sim_rate=24043 (inst/sec) elapsed = 0:0:09:02 / Tue Apr 16 16:57:48 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (348253,394102), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(348254,394102)
GPGPU-Sim uArch: cycles simulated: 743102  inst.: 13046321 (ipc=14.0) sim_rate=24026 (inst/sec) elapsed = 0:0:09:03 / Tue Apr 16 16:57:49 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (349799,394102), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(349800,394102)
GPGPU-Sim uArch: cycles simulated: 744102  inst.: 13058430 (ipc=14.0) sim_rate=24004 (inst/sec) elapsed = 0:0:09:04 / Tue Apr 16 16:57:50 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (350032,394102), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(350033,394102)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(169,0,0) tid=(243,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (350353,394102), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(350354,394102)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (350770,394102), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(350771,394102)
GPGPU-Sim uArch: cycles simulated: 745102  inst.: 13076905 (ipc=14.0) sim_rate=23994 (inst/sec) elapsed = 0:0:09:05 / Tue Apr 16 16:57:51 2019
GPGPU-Sim uArch: cycles simulated: 745602  inst.: 13083211 (ipc=14.0) sim_rate=23961 (inst/sec) elapsed = 0:0:09:06 / Tue Apr 16 16:57:52 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (352162,394102), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(352163,394102)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (352226,394102), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(352227,394102)
GPGPU-Sim uArch: cycles simulated: 746602  inst.: 13099233 (ipc=14.0) sim_rate=23947 (inst/sec) elapsed = 0:0:09:07 / Tue Apr 16 16:57:53 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (352790,394102), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(352791,394102)
GPGPU-Sim uArch: cycles simulated: 747602  inst.: 13115703 (ipc=14.0) sim_rate=23933 (inst/sec) elapsed = 0:0:09:08 / Tue Apr 16 16:57:54 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (353697,394102), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(353698,394102)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (354725,394102), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(354726,394102)
GPGPU-Sim uArch: cycles simulated: 749102  inst.: 13141443 (ipc=14.1) sim_rate=23937 (inst/sec) elapsed = 0:0:09:09 / Tue Apr 16 16:57:55 2019
GPGPU-Sim uArch: cycles simulated: 750102  inst.: 13151899 (ipc=14.0) sim_rate=23912 (inst/sec) elapsed = 0:0:09:10 / Tue Apr 16 16:57:56 2019
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(154,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 751102  inst.: 13162392 (ipc=14.0) sim_rate=23888 (inst/sec) elapsed = 0:0:09:11 / Tue Apr 16 16:57:57 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (357908,394102), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(357909,394102)
GPGPU-Sim uArch: cycles simulated: 752602  inst.: 13178974 (ipc=14.0) sim_rate=23874 (inst/sec) elapsed = 0:0:09:12 / Tue Apr 16 16:57:58 2019
GPGPU-Sim uArch: cycles simulated: 753602  inst.: 13189821 (ipc=14.0) sim_rate=23851 (inst/sec) elapsed = 0:0:09:13 / Tue Apr 16 16:57:59 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (360976,394102), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(360977,394102)
GPGPU-Sim uArch: cycles simulated: 755602  inst.: 13217131 (ipc=14.0) sim_rate=23857 (inst/sec) elapsed = 0:0:09:14 / Tue Apr 16 16:58:00 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (362213,394102), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(362214,394102)
GPGPU-Sim uArch: cycles simulated: 756602  inst.: 13230037 (ipc=14.0) sim_rate=23837 (inst/sec) elapsed = 0:0:09:15 / Tue Apr 16 16:58:01 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (362684,394102), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(362685,394102)
GPGPU-Sim uArch: cycles simulated: 757602  inst.: 13243415 (ipc=14.0) sim_rate=23819 (inst/sec) elapsed = 0:0:09:16 / Tue Apr 16 16:58:02 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (363594,394102), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(363595,394102)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (363746,394102), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(363747,394102)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(244,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (364330,394102), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(364331,394102)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (364427,394102), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(364428,394102)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (364451,394102), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(364452,394102)
GPGPU-Sim uArch: cycles simulated: 759102  inst.: 13272242 (ipc=14.0) sim_rate=23828 (inst/sec) elapsed = 0:0:09:17 / Tue Apr 16 16:58:03 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (365307,394102), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(365308,394102)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (365469,394102), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(365470,394102)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (365910,394102), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(365911,394102)
GPGPU-Sim uArch: cycles simulated: 760102  inst.: 13291276 (ipc=14.0) sim_rate=23819 (inst/sec) elapsed = 0:0:09:18 / Tue Apr 16 16:58:04 2019
GPGPU-Sim uArch: cycles simulated: 761102  inst.: 13303514 (ipc=14.0) sim_rate=23798 (inst/sec) elapsed = 0:0:09:19 / Tue Apr 16 16:58:05 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (367237,394102), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(367238,394102)
GPGPU-Sim uArch: cycles simulated: 762602  inst.: 13321262 (ipc=14.0) sim_rate=23787 (inst/sec) elapsed = 0:0:09:20 / Tue Apr 16 16:58:06 2019
GPGPU-Sim uArch: cycles simulated: 763102  inst.: 13329487 (ipc=14.0) sim_rate=23760 (inst/sec) elapsed = 0:0:09:21 / Tue Apr 16 16:58:07 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (369591,394102), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(369592,394102)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (370147,394102), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(370148,394102)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(208,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (370415,394102), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(370416,394102)
GPGPU-Sim uArch: cycles simulated: 764602  inst.: 13350948 (ipc=14.0) sim_rate=23756 (inst/sec) elapsed = 0:0:09:22 / Tue Apr 16 16:58:08 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (371412,394102), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 765602  inst.: 13362337 (ipc=14.0) sim_rate=23734 (inst/sec) elapsed = 0:0:09:23 / Tue Apr 16 16:58:09 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (371698,394102), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 766102  inst.: 13367611 (ipc=14.0) sim_rate=23701 (inst/sec) elapsed = 0:0:09:24 / Tue Apr 16 16:58:10 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (372470,394102), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 766602  inst.: 13372815 (ipc=14.0) sim_rate=23668 (inst/sec) elapsed = 0:0:09:25 / Tue Apr 16 16:58:11 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (372648,394102), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 767602  inst.: 13385632 (ipc=14.0) sim_rate=23649 (inst/sec) elapsed = 0:0:09:26 / Tue Apr 16 16:58:12 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (374228,394102), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 769602  inst.: 13410224 (ipc=14.0) sim_rate=23651 (inst/sec) elapsed = 0:0:09:27 / Tue Apr 16 16:58:13 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (376176,394102), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (376869,394102), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (376923,394102), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (377303,394102), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 771602  inst.: 13430823 (ipc=14.0) sim_rate=23645 (inst/sec) elapsed = 0:0:09:28 / Tue Apr 16 16:58:14 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (378005,394102), 5 CTAs running
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(215,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 773102  inst.: 13451884 (ipc=14.0) sim_rate=23641 (inst/sec) elapsed = 0:0:09:29 / Tue Apr 16 16:58:15 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (379086,394102), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (379343,394102), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (379817,394102), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 774102  inst.: 13464011 (ipc=14.0) sim_rate=23621 (inst/sec) elapsed = 0:0:09:30 / Tue Apr 16 16:58:16 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (380182,394102), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (381356,394102), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 775602  inst.: 13484307 (ipc=14.0) sim_rate=23615 (inst/sec) elapsed = 0:0:09:31 / Tue Apr 16 16:58:17 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (381802,394102), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (382496,394102), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (382586,394102), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (383434,394102), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 777602  inst.: 13508709 (ipc=14.0) sim_rate=23616 (inst/sec) elapsed = 0:0:09:32 / Tue Apr 16 16:58:18 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (383941,394102), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (384197,394102), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (384219,394102), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (385056,394102), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (385252,394102), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (385296,394102), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (385470,394102), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 779602  inst.: 13530974 (ipc=14.0) sim_rate=23614 (inst/sec) elapsed = 0:0:09:33 / Tue Apr 16 16:58:19 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (386022,394102), 4 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(244,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (386697,394102), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (386875,394102), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (387127,394102), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (387802,394102), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 782102  inst.: 13553942 (ipc=13.9) sim_rate=23613 (inst/sec) elapsed = 0:0:09:34 / Tue Apr 16 16:58:20 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (388218,394102), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (388773,394102), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (389340,394102), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (389712,394102), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (389973,394102), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 784102  inst.: 13572194 (ipc=13.9) sim_rate=23603 (inst/sec) elapsed = 0:0:09:35 / Tue Apr 16 16:58:21 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (390685,394102), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (390729,394102), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (390886,394102), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (390963,394102), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (390963,394102), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (391109,394102), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (391647,394102), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (391663,394102), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (391863,394102), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (391930,394102), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (392021,394102), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (392148,394102), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (392432,394102), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (392477,394102), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 786602  inst.: 13593158 (ipc=13.9) sim_rate=23599 (inst/sec) elapsed = 0:0:09:36 / Tue Apr 16 16:58:22 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (392502,394102), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (392633,394102), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (392798,394102), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (392824,394102), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (393105,394102), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (393310,394102), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (393319,394102), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (393460,394102), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (393530,394102), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (393573,394102), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (393793,394102), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (393905,394102), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (393999,394102), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (394102,394102), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (394114,394102), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (394281,394102), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (394312,394102), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (394421,394102), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (394834,394102), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (394884,394102), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 789102  inst.: 13608884 (ipc=13.8) sim_rate=23585 (inst/sec) elapsed = 0:0:09:37 / Tue Apr 16 16:58:23 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (395219,394102), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (395244,394102), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (395349,394102), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (395426,394102), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (395508,394102), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (395647,394102), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (395677,394102), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (395746,394102), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (395769,394102), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (395859,394102), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (396141,394102), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (396827,394102), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (396923,394102), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (396990,394102), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (397422,394102), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (397690,394102), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (397733,394102), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (398304,394102), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (399379,394102), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (400244,394102), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 10.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 400245
gpu_sim_insn = 5465706
gpu_ipc =      13.6559
gpu_tot_sim_cycle = 794347
gpu_tot_sim_insn = 13617212
gpu_tot_ipc =      17.1426
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 972669
gpu_stall_icnt2sh    = 4373458
gpu_total_sim_rate=23600

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 790313
	L1I_total_cache_misses = 997
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 79099, Miss = 70826, Miss_rate = 0.895, Pending_hits = 4566, Reservation_fails = 650655
	L1D_cache_core[1]: Access = 76763, Miss = 68946, Miss_rate = 0.898, Pending_hits = 4460, Reservation_fails = 635729
	L1D_cache_core[2]: Access = 79453, Miss = 71169, Miss_rate = 0.896, Pending_hits = 4654, Reservation_fails = 644930
	L1D_cache_core[3]: Access = 76898, Miss = 68790, Miss_rate = 0.895, Pending_hits = 4575, Reservation_fails = 638063
	L1D_cache_core[4]: Access = 76295, Miss = 68383, Miss_rate = 0.896, Pending_hits = 4493, Reservation_fails = 634538
	L1D_cache_core[5]: Access = 77797, Miss = 69532, Miss_rate = 0.894, Pending_hits = 4598, Reservation_fails = 647323
	L1D_cache_core[6]: Access = 77440, Miss = 69364, Miss_rate = 0.896, Pending_hits = 4545, Reservation_fails = 640286
	L1D_cache_core[7]: Access = 75757, Miss = 67740, Miss_rate = 0.894, Pending_hits = 4422, Reservation_fails = 641903
	L1D_cache_core[8]: Access = 76792, Miss = 68826, Miss_rate = 0.896, Pending_hits = 4480, Reservation_fails = 644949
	L1D_cache_core[9]: Access = 74941, Miss = 67082, Miss_rate = 0.895, Pending_hits = 4434, Reservation_fails = 629682
	L1D_cache_core[10]: Access = 79951, Miss = 71325, Miss_rate = 0.892, Pending_hits = 4786, Reservation_fails = 657494
	L1D_cache_core[11]: Access = 77289, Miss = 69115, Miss_rate = 0.894, Pending_hits = 4589, Reservation_fails = 634677
	L1D_cache_core[12]: Access = 80786, Miss = 72646, Miss_rate = 0.899, Pending_hits = 4657, Reservation_fails = 665537
	L1D_cache_core[13]: Access = 77887, Miss = 69757, Miss_rate = 0.896, Pending_hits = 4568, Reservation_fails = 641109
	L1D_cache_core[14]: Access = 77700, Miss = 69687, Miss_rate = 0.897, Pending_hits = 4517, Reservation_fails = 646150
	L1D_total_cache_accesses = 1164848
	L1D_total_cache_misses = 1043188
	L1D_total_cache_miss_rate = 0.8956
	L1D_total_cache_pending_hits = 68344
	L1D_total_cache_reservation_fails = 9653025
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 117404
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51559
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 68194
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 634786
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6814298
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 116924
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1757
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 408402
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2838727
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 789316
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 997
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2323, 2452, 1680, 1966, 1861, 2339, 2205, 1607, 2425, 1849, 2436, 2013, 2373, 1687, 1821, 2137, 2098, 1851, 2023, 2189, 2313, 2432, 1912, 2110, 2453, 2648, 2136, 2049, 1837, 1875, 2053, 2310, 2149, 1953, 2122, 2077, 2357, 1944, 2066, 2064, 1688, 1444, 1699, 1612, 1825, 2136, 1872, 1751, 
gpgpu_n_tot_thrd_icount = 46792224
gpgpu_n_tot_w_icount = 1462257
gpgpu_n_stall_shd_mem = 10459498
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 634786
gpgpu_n_mem_write_global = 410309
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1827790
gpgpu_n_store_insn = 668454
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1336268
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10456087
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17775782	W0_Idle:1108978	W0_Scoreboard:2420337	W1:354400	W2:163658	W3:106912	W4:76716	W5:60064	W6:52283	W7:47230	W8:43846	W9:41462	W10:36773	W11:34005	W12:30562	W13:27093	W14:23451	W15:18972	W16:16681	W17:15258	W18:13565	W19:13523	W20:11729	W21:12746	W22:13026	W23:13084	W24:12931	W25:12386	W26:10632	W27:7279	W28:4358	W29:2325	W30:812	W31:123	W32:184372
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5078288 {8:634786,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16432424 {40:410048,72:78,136:183,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 86330896 {136:634786,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3282472 {8:410309,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 371 
maxdqlatency = 0 
maxmflatency = 969 
averagemflatency = 277 
max_icnt2mem_latency = 723 
max_icnt2sh_latency = 792729 
mrq_lat_table:36484 	4235 	939 	2902 	4600 	485 	168 	95 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	483698 	543357 	18055 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	203245 	202309 	231064 	218029 	153754 	36587 	182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	57758 	295135 	263797 	18077 	34 	0 	0 	2 	9 	35 	875 	7442 	15125 	37718 	90989 	161596 	96518 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	361 	1228 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        40        43        17        16        28        24        32        32        32        29        28        25        32        32        33        36 
dram[1]:        32        37        31        29        36        18        30        26        41        28        26        25        34        35        41        41 
dram[2]:        34        37        51        25        32        32        32        32        38        30        21        22        32        32        40        48 
dram[3]:        24        31        52        47        34        28        31        26        31        27        20        22        27        32        34        36 
dram[4]:        32        34        33        32        25        34        32        32        33        32        24        23        35        37        33        33 
dram[5]:        31        22        54        30        20        20        30        28        31        29        22        22        32        32        32        32 
maximum service time to same row:
dram[0]:     65531     75511     68700     46058     62391     57244     43634     51759     70637     70728     77206     42928     84491     77070    100188     98300 
dram[1]:     66123     67372     82321     62923    131075     85067     60990     67692     55510     82019     79051     77963    119129     92878     84232     97406 
dram[2]:     63297     46926     73415     72085     69356     74296     71325     58427     66901     75414     52654     49441     88914     75749    133198    157350 
dram[3]:     61984     90752     71909     74238     54185     47238     71996     60314     56730     61373     39769     57196    102941     94599     76531     78246 
dram[4]:     71959     48966     59886     90225     69853     89353     67259    103166     99678     61632     46721     70194    122818     98877     88016     97418 
dram[5]:     45169     70794     67534    102200    136225     51800     58055     78983     61170     56641     58467     57315     98468    105164    145248    143054 
average row accesses per activate:
dram[0]:  3.649351  3.601156  3.048077  3.412500  4.224000  3.734266  3.459893  3.541177  5.218182  4.703125  3.376712  3.674797  6.358490  5.257576  6.509434  7.818182 
dram[1]:  3.973333  4.704545  3.637931  4.113333  3.411043  3.156425  3.613095  3.354497  3.715116  3.583333  4.126984  3.590909  5.055555  5.388060  7.808511  8.926829 
dram[2]:  3.794872  3.468208  4.406015  3.536585  3.805970  4.250000  4.507463  4.727273  3.643275  3.174603  3.134503  2.955307  6.705883  5.916667  8.238095  7.891304 
dram[3]:  3.401163  3.482353  3.935065  4.013423  3.977612  3.823944  4.769231  3.972789  4.019608  3.823899  3.053254  3.214765  3.978261  5.343750  6.698113  6.017241 
dram[4]:  4.153285  4.737288  3.762820  3.673333  4.178295  3.985075  3.924528  4.393443  4.697674  4.931298  3.623188  3.705426  4.857143  5.281250  7.102041  8.756757 
dram[5]:  3.350877  3.712575  3.354839  3.566474  3.496774  3.753521  5.231405  4.068750  3.398964  3.588571  3.544218  3.046784  4.170455  5.766667  7.627907  7.212766 
average row locality = 49921/12390 = 4.029136
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       401       437       449       418       405       409       493       463       453       466       406       391       327       333       342       343 
dram[1]:       415       430       440       432       427       431       489       494       490       482       415       393       346       343       365       365 
dram[2]:       427       427       432       418       397       410       464       475       478       478       434       433       336       342       345       360 
dram[3]:       419       414       433       430       398       411       477       457       480       475       428       400       339       332       355       349 
dram[4]:       408       406       426       412       411       412       473       431       477       490       417       394       330       327       347       323 
dram[5]:       418       433       450       447       413       416       475       487       499       484       433       417       349       333       327       339 
total reads: 39750
bank skew: 499/323 = 1.54
chip skew: 6757/6484 = 1.04
number of total write accesses:
dram[0]:       161       186       185       128       123       125       154       139       121       136        87        61        10        14         3         1 
dram[1]:       181       191       193       185       129       134       118       140       149       163       105        81        18        18         2         1 
dram[2]:       165       173       154       162       113       117       140       149       145       122       102        96         6        13         1         3 
dram[3]:       166       178       173       168       135       132       143       127       135       133        88        79        27        10         0         0 
dram[4]:       161       153       161       139       128       122       151       105       129       156        83        84        10        11         1         1 
dram[5]:       155       187       174       170       129       117       158       164       157       144        88       104        18        13         1         0 
total reads: 10171
min_bank_accesses = 0!
chip skew: 1808/1595 = 1.13
average mf latency per bank:
dram[0]:       2598      2348      2552      3004      3122      3036      2720      2828      2792      2723      5977      6713     13051     12875     18232     18312
dram[1]:       2422      2388      2571      2799      3069      3087      2932      2951      2618      2607      5632      6610     12072     12886     17247     17976
dram[2]:       2525      2505      2794      2821      3359      3266      2914      2860      2675      2794      5567      6044     13060     13265     17948     17843
dram[3]:       2550      2423      2658      2770      3063      3051      2851      3013      2697      2727      5794      6374     12124     13443     17720     18380
dram[4]:       3557      2660      3773      2998      4405      3219      4041      3288      3842      2483     38145      6541     18694     13744     25598     19465
dram[5]:       2552      2448      2529      2745      2950      3197      2617      2743      2405      2705      5872      6039     11945     13689     18899     19211
maximum mf latency per bank:
dram[0]:        788       743       705       761       715       754       705       758       648       715       673       687       730       729       736       705
dram[1]:        714       660       650       679       694       730       718       693       753       749       728       659       680       766       652       712
dram[2]:        704       772       633       698       685       751       694       729       726       670       718       765       664       720       728       790
dram[3]:        673       637       696       678       660       690       682       665       718       691       708       705       719       729       807       654
dram[4]:        866       699       849       693       816       760       969       679       844       730       911       728       892       722       899       766
dram[5]:        688       777       682       738       720       715       774       738       652       732       699       724       655       732       718       679

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1048534 n_nop=1029071 n_act=2043 n_pre=2027 n_req=8170 n_rd=13072 n_write=2321 bw_util=0.02936
n_activity=137609 dram_eff=0.2237
bk0: 802a 1041329i bk1: 874a 1040132i bk2: 898a 1039062i bk3: 836a 1040918i bk4: 810a 1041942i bk5: 818a 1041326i bk6: 986a 1039667i bk7: 926a 1039671i bk8: 906a 1041891i bk9: 932a 1040816i bk10: 812a 1041704i bk11: 782a 1042308i bk12: 654a 1045130i bk13: 666a 1044673i bk14: 684a 1045425i bk15: 686a 1045590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0423534
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1048534 n_nop=1028175 n_act=2142 n_pre=2126 n_req=8565 n_rd=13514 n_write=2577 bw_util=0.03069
n_activity=141928 dram_eff=0.2267
bk0: 830a 1040959i bk1: 860a 1041334i bk2: 880a 1039984i bk3: 864a 1040568i bk4: 854a 1040915i bk5: 862a 1040366i bk6: 978a 1040268i bk7: 988a 1039178i bk8: 980a 1039976i bk9: 964a 1039149i bk10: 830a 1041848i bk11: 786a 1041893i bk12: 692a 1044394i bk13: 686a 1044544i bk14: 730a 1045411i bk15: 730a 1045873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0361095
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1048534 n_nop=1028773 n_act=2059 n_pre=2043 n_req=8317 n_rd=13312 n_write=2347 bw_util=0.02987
n_activity=138143 dram_eff=0.2267
bk0: 854a 1041003i bk1: 854a 1040407i bk2: 864a 1041180i bk3: 836a 1040570i bk4: 794a 1041638i bk5: 820a 1041774i bk6: 928a 1040725i bk7: 950a 1040381i bk8: 956a 1039929i bk9: 956a 1039854i bk10: 868a 1040862i bk11: 866a 1040430i bk12: 672a 1045030i bk13: 684a 1044685i bk14: 690a 1045453i bk15: 720a 1045687i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0467043
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1048534 n_nop=1028757 n_act=2095 n_pre=2079 n_req=8291 n_rd=13194 n_write=2409 bw_util=0.02976
n_activity=140364 dram_eff=0.2223
bk0: 838a 1040628i bk1: 828a 1040497i bk2: 866a 1040638i bk3: 860a 1040783i bk4: 796a 1041784i bk5: 822a 1041132i bk6: 954a 1041018i bk7: 914a 1040723i bk8: 960a 1040562i bk9: 950a 1040560i bk10: 856a 1041014i bk11: 800a 1041630i bk12: 678a 1043847i bk13: 664a 1044643i bk14: 710a 1045170i bk15: 698a 1045344i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0344462
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1048534 n_nop=1029612 n_act=1852 n_pre=1836 n_req=8079 n_rd=12968 n_write=2266 bw_util=0.02906
n_activity=132081 dram_eff=0.2307
bk0: 816a 1041610i bk1: 812a 1041474i bk2: 852a 1040555i bk3: 824a 1041080i bk4: 822a 1040912i bk5: 824a 1041033i bk6: 946a 1039670i bk7: 862a 1040579i bk8: 954a 1040894i bk9: 980a 1040594i bk10: 834a 1041473i bk11: 788a 1041937i bk12: 660a 1044429i bk13: 654a 1044444i bk14: 694a 1045247i bk15: 646a 1045689i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0511705
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1048534 n_nop=1028166 n_act=2199 n_pre=2183 n_req=8499 n_rd=13440 n_write=2546 bw_util=0.03049
n_activity=143098 dram_eff=0.2234
bk0: 836a 1040653i bk1: 866a 1040096i bk2: 900a 1039884i bk3: 894a 1040051i bk4: 826a 1040942i bk5: 832a 1041349i bk6: 950a 1040628i bk7: 974a 1039449i bk8: 998a 1039072i bk9: 968a 1039859i bk10: 866a 1041323i bk11: 834a 1040987i bk12: 698a 1043879i bk13: 666a 1044794i bk14: 654a 1045683i bk15: 678a 1045558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0365358

========= L2 cache stats =========
L2_cache_bank[0]: Access = 83098, Miss = 3276, Miss_rate = 0.039, Pending_hits = 16, Reservation_fails = 239
L2_cache_bank[1]: Access = 83794, Miss = 3260, Miss_rate = 0.039, Pending_hits = 11, Reservation_fails = 139
L2_cache_bank[2]: Access = 82921, Miss = 3387, Miss_rate = 0.041, Pending_hits = 17, Reservation_fails = 115
L2_cache_bank[3]: Access = 84410, Miss = 3370, Miss_rate = 0.040, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[4]: Access = 83163, Miss = 3313, Miss_rate = 0.040, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 84295, Miss = 3343, Miss_rate = 0.040, Pending_hits = 8, Reservation_fails = 216
L2_cache_bank[6]: Access = 83542, Miss = 3329, Miss_rate = 0.040, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 83876, Miss = 3268, Miss_rate = 0.039, Pending_hits = 14, Reservation_fails = 2
L2_cache_bank[8]: Access = 123189, Miss = 3289, Miss_rate = 0.027, Pending_hits = 8, Reservation_fails = 345
L2_cache_bank[9]: Access = 84537, Miss = 3195, Miss_rate = 0.038, Pending_hits = 6, Reservation_fails = 170
L2_cache_bank[10]: Access = 83789, Miss = 3364, Miss_rate = 0.040, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[11]: Access = 84556, Miss = 3356, Miss_rate = 0.040, Pending_hits = 7, Reservation_fails = 0
L2_total_cache_accesses = 1045170
L2_total_cache_misses = 39750
L2_total_cache_miss_rate = 0.0380
L2_total_cache_pending_hits = 115
L2_total_cache_reservation_fails = 1226
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 600811
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33957
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 880
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 404433
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5788
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.296
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=3584584
icnt_total_pkts_simt_to_mem=1456106
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 35.2861
	minimum = 6
	maximum = 438
Network latency average = 24.0022
	minimum = 6
	maximum = 398
Slowest packet = 1080251
Flit latency average = 19.127
	minimum = 6
	maximum = 398
Slowest flit = 3633922
Fragmentation average = 0.0553888
	minimum = 0
	maximum = 345
Injected packet rate average = 0.100216
	minimum = 0.0885683 (at node 5)
	maximum = 0.147919 (at node 23)
Accepted packet rate average = 0.100216
	minimum = 0.0885683 (at node 5)
	maximum = 0.147919 (at node 23)
Injected flit rate average = 0.25238
	minimum = 0.117203 (at node 5)
	maximum = 0.447416 (at node 23)
Accepted flit rate average= 0.25238
	minimum = 0.140991 (at node 17)
	maximum = 0.341206 (at node 11)
Injected packet length average = 2.51836
Accepted packet length average = 2.51836
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.5885 (6 samples)
	minimum = 6 (6 samples)
	maximum = 265.833 (6 samples)
Network latency average = 18.0429 (6 samples)
	minimum = 6 (6 samples)
	maximum = 246.167 (6 samples)
Flit latency average = 14.5134 (6 samples)
	minimum = 6 (6 samples)
	maximum = 244.167 (6 samples)
Fragmentation average = 0.0330721 (6 samples)
	minimum = 0 (6 samples)
	maximum = 146.333 (6 samples)
Injected packet rate average = 0.05153 (6 samples)
	minimum = 0.0403855 (6 samples)
	maximum = 0.100528 (6 samples)
Accepted packet rate average = 0.05153 (6 samples)
	minimum = 0.0403855 (6 samples)
	maximum = 0.100528 (6 samples)
Injected flit rate average = 0.122749 (6 samples)
	minimum = 0.0563658 (6 samples)
	maximum = 0.239979 (6 samples)
Accepted flit rate average = 0.122749 (6 samples)
	minimum = 0.0715102 (6 samples)
	maximum = 0.202821 (6 samples)
Injected packet size average = 2.3821 (6 samples)
Accepted packet size average = 2.3821 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 37 sec (577 sec)
gpgpu_simulation_rate = 23600 (inst/sec)
gpgpu_simulation_rate = 1376 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,794347)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,794347)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,794347)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,794347)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,794347)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,794347)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,794347)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,794347)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,794347)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,794347)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,794347)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,794347)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,794347)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,794347)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,794347)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,794347)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,794347)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,794347)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,794347)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,794347)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,794347)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,794347)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,794347)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,794347)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,794347)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,794347)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,794347)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,794347)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,794347)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,794347)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,794347)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,794347)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,794347)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,794347)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,794347)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,794347)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,794347)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,794347)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,794347)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,794347)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,794347)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,794347)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,794347)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,794347)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,794347)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,794347)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,794347)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,794347)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,794347)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,794347)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,794347)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,794347)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,794347)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,794347)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,794347)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,794347)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,794347)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,794347)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,794347)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,794347)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,794347)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,794347)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,794347)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,794347)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,794347)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,794347)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,794347)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,794347)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,794347)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,794347)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,794347)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,794347)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,794347)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,794347)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,794347)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,794347)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,794347)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,794347)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,794347)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,794347)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,794347)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,794347)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,794347)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,794347)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,794347)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,794347)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,794347)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,794347)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,794347)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,794347)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(52,0,0) tid=(41,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(17,0,0) tid=(169,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(65,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(81,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 794847  inst.: 13921689 (ipc=609.0) sim_rate=24044 (inst/sec) elapsed = 0:0:09:39 / Tue Apr 16 16:58:25 2019
GPGPU-Sim uArch: cycles simulated: 796347  inst.: 13949275 (ipc=166.0) sim_rate=24050 (inst/sec) elapsed = 0:0:09:40 / Tue Apr 16 16:58:26 2019
GPGPU-Sim uArch: cycles simulated: 797347  inst.: 13957643 (ipc=113.5) sim_rate=24023 (inst/sec) elapsed = 0:0:09:41 / Tue Apr 16 16:58:27 2019
GPGPU-Sim uArch: cycles simulated: 798347  inst.: 13965891 (ipc=87.2) sim_rate=23996 (inst/sec) elapsed = 0:0:09:42 / Tue Apr 16 16:58:28 2019
GPGPU-Sim uArch: cycles simulated: 798847  inst.: 13969817 (ipc=78.4) sim_rate=23961 (inst/sec) elapsed = 0:0:09:43 / Tue Apr 16 16:58:29 2019
GPGPU-Sim uArch: cycles simulated: 799847  inst.: 13978657 (ipc=65.7) sim_rate=23936 (inst/sec) elapsed = 0:0:09:44 / Tue Apr 16 16:58:30 2019
GPGPU-Sim uArch: cycles simulated: 801347  inst.: 13991661 (ipc=53.5) sim_rate=23917 (inst/sec) elapsed = 0:0:09:45 / Tue Apr 16 16:58:31 2019
GPGPU-Sim uArch: cycles simulated: 802347  inst.: 14001045 (ipc=48.0) sim_rate=23892 (inst/sec) elapsed = 0:0:09:46 / Tue Apr 16 16:58:32 2019
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(59,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 803847  inst.: 14016845 (ipc=42.1) sim_rate=23878 (inst/sec) elapsed = 0:0:09:47 / Tue Apr 16 16:58:33 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10210,794347), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(10211,794347)
GPGPU-Sim uArch: cycles simulated: 805347  inst.: 14035546 (ipc=38.0) sim_rate=23869 (inst/sec) elapsed = 0:0:09:48 / Tue Apr 16 16:58:34 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11583,794347), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(11584,794347)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (11715,794347), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(11716,794347)
GPGPU-Sim uArch: cycles simulated: 806347  inst.: 14049419 (ipc=36.0) sim_rate=23853 (inst/sec) elapsed = 0:0:09:49 / Tue Apr 16 16:58:35 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (12089,794347), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(12090,794347)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (12745,794347), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(12746,794347)
GPGPU-Sim uArch: cycles simulated: 807347  inst.: 14063802 (ipc=34.4) sim_rate=23836 (inst/sec) elapsed = 0:0:09:50 / Tue Apr 16 16:58:36 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13261,794347), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13262,794347)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13392,794347), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13393,794347)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13595,794347), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(13596,794347)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (14370,794347), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(14371,794347)
GPGPU-Sim uArch: cycles simulated: 808847  inst.: 14087928 (ipc=32.5) sim_rate=23837 (inst/sec) elapsed = 0:0:09:51 / Tue Apr 16 16:58:37 2019
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(80,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 810347  inst.: 14104751 (ipc=30.5) sim_rate=23825 (inst/sec) elapsed = 0:0:09:52 / Tue Apr 16 16:58:38 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (16383,794347), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(16384,794347)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (16686,794347), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(16687,794347)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (16688,794347), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(16689,794347)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16865,794347), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(16866,794347)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16974,794347), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(16975,794347)
GPGPU-Sim uArch: cycles simulated: 811847  inst.: 14127992 (ipc=29.2) sim_rate=23824 (inst/sec) elapsed = 0:0:09:53 / Tue Apr 16 16:58:39 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18231,794347), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(18232,794347)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (18430,794347), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(18431,794347)
GPGPU-Sim uArch: cycles simulated: 812847  inst.: 14143018 (ipc=28.4) sim_rate=23809 (inst/sec) elapsed = 0:0:09:54 / Tue Apr 16 16:58:40 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18620,794347), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(18621,794347)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (19068,794347), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(19069,794347)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (19313,794347), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(19314,794347)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (19322,794347), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(19323,794347)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19464,794347), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(19465,794347)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (19640,794347), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(19641,794347)
GPGPU-Sim uArch: cycles simulated: 814347  inst.: 14169410 (ipc=27.6) sim_rate=23814 (inst/sec) elapsed = 0:0:09:55 / Tue Apr 16 16:58:41 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (20028,794347), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(20029,794347)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (20115,794347), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(20116,794347)
GPGPU-Sim uArch: cycles simulated: 815347  inst.: 14184949 (ipc=27.0) sim_rate=23800 (inst/sec) elapsed = 0:0:09:56 / Tue Apr 16 16:58:42 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (22220,794347), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(22221,794347)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(114,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 816847  inst.: 14203836 (ipc=26.1) sim_rate=23792 (inst/sec) elapsed = 0:0:09:57 / Tue Apr 16 16:58:43 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (22676,794347), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(22677,794347)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (23097,794347), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(23098,794347)
GPGPU-Sim uArch: cycles simulated: 817847  inst.: 14218436 (ipc=25.6) sim_rate=23776 (inst/sec) elapsed = 0:0:09:58 / Tue Apr 16 16:58:44 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (23841,794347), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(23842,794347)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (25383,794347), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(25384,794347)
GPGPU-Sim uArch: cycles simulated: 819847  inst.: 14247830 (ipc=24.7) sim_rate=23786 (inst/sec) elapsed = 0:0:09:59 / Tue Apr 16 16:58:45 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (25591,794347), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(25592,794347)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (26272,794347), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(26273,794347)
GPGPU-Sim uArch: cycles simulated: 821347  inst.: 14271887 (ipc=24.2) sim_rate=23786 (inst/sec) elapsed = 0:0:10:00 / Tue Apr 16 16:58:46 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (27502,794347), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(27503,794347)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (28120,794347), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(28121,794347)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (28349,794347), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(28350,794347)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(123,0,0) tid=(241,0,0)
GPGPU-Sim uArch: cycles simulated: 822847  inst.: 14298967 (ipc=23.9) sim_rate=23791 (inst/sec) elapsed = 0:0:10:01 / Tue Apr 16 16:58:47 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (29022,794347), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(29023,794347)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (29448,794347), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(29449,794347)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (29484,794347), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(29485,794347)
GPGPU-Sim uArch: cycles simulated: 824347  inst.: 14325068 (ipc=23.6) sim_rate=23795 (inst/sec) elapsed = 0:0:10:02 / Tue Apr 16 16:58:48 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (30424,794347), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(30425,794347)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (30475,794347), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(30476,794347)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (30571,794347), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(30572,794347)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (30823,794347), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(30824,794347)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (31319,794347), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(31320,794347)
GPGPU-Sim uArch: cycles simulated: 825847  inst.: 14356973 (ipc=23.5) sim_rate=23809 (inst/sec) elapsed = 0:0:10:03 / Tue Apr 16 16:58:49 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (31625,794347), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(31626,794347)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (31916,794347), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(31917,794347)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (32428,794347), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(32429,794347)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (32566,794347), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(32567,794347)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (32636,794347), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(32637,794347)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(136,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 827347  inst.: 14391954 (ipc=23.5) sim_rate=23827 (inst/sec) elapsed = 0:0:10:04 / Tue Apr 16 16:58:50 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (33146,794347), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(33147,794347)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (33326,794347), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(33327,794347)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (33943,794347), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(33944,794347)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (34577,794347), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(34578,794347)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (34706,794347), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(34707,794347)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (34758,794347), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(34759,794347)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (34817,794347), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(34818,794347)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (34928,794347), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(34929,794347)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (34961,794347), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(34962,794347)
GPGPU-Sim uArch: cycles simulated: 829347  inst.: 14442777 (ipc=23.6) sim_rate=23872 (inst/sec) elapsed = 0:0:10:05 / Tue Apr 16 16:58:51 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (35158,794347), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(35159,794347)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (35282,794347), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(35283,794347)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (35587,794347), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(35588,794347)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (35694,794347), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(35695,794347)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (35813,794347), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(35814,794347)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (36119,794347), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(36120,794347)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (36161,794347), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(36162,794347)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (36291,794347), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(36292,794347)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(142,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (36671,794347), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(36672,794347)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (36729,794347), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(36730,794347)
GPGPU-Sim uArch: cycles simulated: 831347  inst.: 14504010 (ipc=24.0) sim_rate=23934 (inst/sec) elapsed = 0:0:10:06 / Tue Apr 16 16:58:52 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (37000,794347), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(37001,794347)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (37343,794347), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(37344,794347)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (37361,794347), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(37362,794347)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (37698,794347), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(37699,794347)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (37843,794347), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(37844,794347)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (38217,794347), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(38218,794347)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (38445,794347), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(38446,794347)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (38470,794347), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(38471,794347)
GPGPU-Sim uArch: cycles simulated: 832847  inst.: 14550013 (ipc=24.2) sim_rate=23970 (inst/sec) elapsed = 0:0:10:07 / Tue Apr 16 16:58:53 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (38567,794347), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(38568,794347)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (38870,794347), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(38871,794347)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (38999,794347), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(39000,794347)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (39093,794347), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(39094,794347)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (39464,794347), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(39465,794347)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(164,0,0) tid=(221,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (39643,794347), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(39644,794347)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (39770,794347), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(39771,794347)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (39883,794347), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(39884,794347)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (40010,794347), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(40011,794347)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (40031,794347), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(40032,794347)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (40357,794347), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(40358,794347)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (40403,794347), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(40404,794347)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (40452,794347), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(40453,794347)
GPGPU-Sim uArch: cycles simulated: 834847  inst.: 14616077 (ipc=24.7) sim_rate=24039 (inst/sec) elapsed = 0:0:10:08 / Tue Apr 16 16:58:54 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (40589,794347), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(40590,794347)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (40631,794347), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(40632,794347)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (40782,794347), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(40783,794347)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (40967,794347), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(40968,794347)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (41018,794347), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(41019,794347)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (41031,794347), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(41032,794347)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (41081,794347), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(41082,794347)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (41125,794347), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(41126,794347)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (41297,794347), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(41298,794347)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (41381,794347), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(41382,794347)
GPGPU-Sim uArch: cycles simulated: 835847  inst.: 14660828 (ipc=25.1) sim_rate=24073 (inst/sec) elapsed = 0:0:10:09 / Tue Apr 16 16:58:55 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (41648,794347), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(41649,794347)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(186,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (42069,794347), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(42070,794347)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (42079,794347), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(42080,794347)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (42106,794347), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(42107,794347)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (42195,794347), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(42196,794347)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (42291,794347), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(42292,794347)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (42507,794347), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(42508,794347)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (42545,794347), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(42546,794347)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (42597,794347), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(42598,794347)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (42629,794347), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(42630,794347)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (42649,794347), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(42650,794347)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (42675,794347), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(42676,794347)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (42790,794347), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(42791,794347)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (42800,794347), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(42801,794347)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (42929,794347), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(42930,794347)
GPGPU-Sim uArch: cycles simulated: 837347  inst.: 14723134 (ipc=25.7) sim_rate=24136 (inst/sec) elapsed = 0:0:10:10 / Tue Apr 16 16:58:56 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (43023,794347), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(43024,794347)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (43064,794347), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(43065,794347)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (43362,794347), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(43363,794347)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (43382,794347), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(43383,794347)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (43461,794347), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(43462,794347)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (43609,794347), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(43610,794347)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (43773,794347), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(43774,794347)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (43850,794347), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(43851,794347)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (43876,794347), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(43877,794347)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(210,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (43956,794347), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(43957,794347)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (44020,794347), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(44021,794347)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (44044,794347), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(44045,794347)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (44100,794347), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(44101,794347)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (44245,794347), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(44246,794347)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (44251,794347), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (44251,794347), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(44252,794347)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(44252,794347)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (44279,794347), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(44280,794347)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (44308,794347), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(44309,794347)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (44320,794347), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(44321,794347)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (44342,794347), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(44343,794347)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (44377,794347), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(44378,794347)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (44463,794347), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(44464,794347)
GPGPU-Sim uArch: cycles simulated: 838847  inst.: 14815942 (ipc=26.9) sim_rate=24248 (inst/sec) elapsed = 0:0:10:11 / Tue Apr 16 16:58:57 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (44729,794347), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(44730,794347)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (44858,794347), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(44859,794347)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (44864,794347), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(44865,794347)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (44894,794347), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(44895,794347)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (44936,794347), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(44937,794347)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (44973,794347), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(44974,794347)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (44982,794347), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(44983,794347)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (45024,794347), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(45025,794347)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(225,0,0) tid=(125,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (45235,794347), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(45236,794347)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (45379,794347), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(45380,794347)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (45422,794347), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(45423,794347)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (45520,794347), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(45521,794347)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (45691,794347), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(45692,794347)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (45736,794347), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(45737,794347)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (45770,794347), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(45771,794347)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (45788,794347), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(45789,794347)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (45833,794347), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(45834,794347)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (45871,794347), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(45872,794347)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (45901,794347), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(45902,794347)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (45914,794347), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(45915,794347)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (45933,794347), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(45934,794347)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (45953,794347), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(45954,794347)
GPGPU-Sim uArch: cycles simulated: 840347  inst.: 14907543 (ipc=28.1) sim_rate=24358 (inst/sec) elapsed = 0:0:10:12 / Tue Apr 16 16:58:58 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (46016,794347), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(46017,794347)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (46024,794347), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(46025,794347)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (46123,794347), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(46124,794347)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (46126,794347), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(46127,794347)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (46398,794347), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(46399,794347)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (46408,794347), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(46409,794347)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (46424,794347), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(46425,794347)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (46438,794347), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(46439,794347)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (46476,794347), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(46477,794347)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (46487,794347), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(46488,794347)
GPGPU-Sim uArch: cycles simulated: 840847  inst.: 14949742 (ipc=28.7) sim_rate=24387 (inst/sec) elapsed = 0:0:10:13 / Tue Apr 16 16:58:59 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (46514,794347), 5 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(253,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (46525,794347), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (46577,794347), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (46637,794347), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (46659,794347), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (46688,794347), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (46695,794347), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (46707,794347), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (46730,794347), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (46844,794347), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (46872,794347), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (46886,794347), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (46891,794347), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (46939,794347), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (47038,794347), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (47056,794347), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (47082,794347), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (47107,794347), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (47114,794347), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (47213,794347), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (47221,794347), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (47293,794347), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (47320,794347), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (47335,794347), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (47343,794347), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (47345,794347), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (47355,794347), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (47357,794347), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (47402,794347), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (47467,794347), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (47507,794347), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (47510,794347), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (47541,794347), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (47553,794347), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (47553,794347), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (47565,794347), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (47575,794347), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (47592,794347), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (47599,794347), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (47621,794347), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (47657,794347), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (47668,794347), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (47723,794347), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (47732,794347), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (47780,794347), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (47832,794347), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (47857,794347), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (47879,794347), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (47904,794347), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (47919,794347), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (47984,794347), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (48080,794347), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (48132,794347), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (48147,794347), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (48159,794347), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (48202,794347), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (48202,794347), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (48265,794347), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (48268,794347), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (48279,794347), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (48322,794347), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (48339,794347), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (48348,794347), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (48398,794347), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (48419,794347), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (48453,794347), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (48457,794347), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (48561,794347), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (48630,794347), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (48639,794347), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (48698,794347), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (48710,794347), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (48738,794347), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (48779,794347), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (48792,794347), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (48815,794347), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (48866,794347), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (48945,794347), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (48969,794347), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 843347  inst.: 14979493 (ipc=27.8) sim_rate=24396 (inst/sec) elapsed = 0:0:10:14 / Tue Apr 16 16:59:00 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (49023,794347), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (49173,794347), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (49221,794347), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (49231,794347), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (49254,794347), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (49288,794347), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (49363,794347), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (49506,794347), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (49525,794347), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (49607,794347), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (49805,794347), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 49806
gpu_sim_insn = 1362903
gpu_ipc =      27.3642
gpu_tot_sim_cycle = 844153
gpu_tot_sim_insn = 14980115
gpu_tot_ipc =      17.7457
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 999900
gpu_stall_icnt2sh    = 4687825
gpu_total_sim_rate=24397

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 894807
	L1I_total_cache_misses = 997
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 83361, Miss = 74427, Miss_rate = 0.893, Pending_hits = 4704, Reservation_fails = 690842
	L1D_cache_core[1]: Access = 81178, Miss = 72455, Miss_rate = 0.893, Pending_hits = 4622, Reservation_fails = 676896
	L1D_cache_core[2]: Access = 83858, Miss = 74760, Miss_rate = 0.892, Pending_hits = 4797, Reservation_fails = 685453
	L1D_cache_core[3]: Access = 81342, Miss = 72427, Miss_rate = 0.890, Pending_hits = 4749, Reservation_fails = 678948
	L1D_cache_core[4]: Access = 80812, Miss = 72067, Miss_rate = 0.892, Pending_hits = 4663, Reservation_fails = 672611
	L1D_cache_core[5]: Access = 82286, Miss = 73180, Miss_rate = 0.889, Pending_hits = 4760, Reservation_fails = 687521
	L1D_cache_core[6]: Access = 81909, Miss = 73092, Miss_rate = 0.892, Pending_hits = 4711, Reservation_fails = 678925
	L1D_cache_core[7]: Access = 80242, Miss = 71437, Miss_rate = 0.890, Pending_hits = 4603, Reservation_fails = 681451
	L1D_cache_core[8]: Access = 81270, Miss = 72531, Miss_rate = 0.892, Pending_hits = 4633, Reservation_fails = 684689
	L1D_cache_core[9]: Access = 79224, Miss = 70651, Miss_rate = 0.892, Pending_hits = 4571, Reservation_fails = 669813
	L1D_cache_core[10]: Access = 84286, Miss = 74964, Miss_rate = 0.889, Pending_hits = 4908, Reservation_fails = 697420
	L1D_cache_core[11]: Access = 81705, Miss = 72789, Miss_rate = 0.891, Pending_hits = 4724, Reservation_fails = 675464
	L1D_cache_core[12]: Access = 85130, Miss = 76240, Miss_rate = 0.896, Pending_hits = 4787, Reservation_fails = 705297
	L1D_cache_core[13]: Access = 82431, Miss = 73464, Miss_rate = 0.891, Pending_hits = 4733, Reservation_fails = 679812
	L1D_cache_core[14]: Access = 82153, Miss = 73284, Miss_rate = 0.892, Pending_hits = 4704, Reservation_fails = 684344
	L1D_total_cache_accesses = 1231187
	L1D_total_cache_misses = 1097768
	L1D_total_cache_miss_rate = 0.8916
	L1D_total_cache_pending_hits = 70669
	L1D_total_cache_reservation_fails = 10249486
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 126745
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70494
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 685596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7376021
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126265
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 412172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2873465
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 893810
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 997
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2494, 2718, 1891, 2109, 2111, 2534, 2417, 1950, 2578, 2157, 2746, 2232, 2615, 1810, 2046, 2334, 2348, 2101, 2223, 2400, 2428, 2698, 2079, 2382, 2594, 2962, 2503, 2314, 2025, 2145, 2291, 2564, 2482, 2164, 2355, 2288, 2546, 2155, 2209, 2319, 1814, 1664, 1877, 1749, 1951, 2273, 2048, 1866, 
gpgpu_n_tot_thrd_icount = 52469888
gpgpu_n_tot_w_icount = 1639684
gpgpu_n_stall_shd_mem = 11091510
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685596
gpgpu_n_mem_write_global = 414592
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1968890
gpgpu_n_store_insn = 681864
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1486290
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11088099
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18821113	W0_Idle:1136520	W0_Scoreboard:2638531	W1:416453	W2:189137	W3:122667	W4:87581	W5:69180	W6:58768	W7:51896	W8:47562	W9:43253	W10:38091	W11:35065	W12:31324	W13:27518	W14:23985	W15:19279	W16:17210	W17:15696	W18:13883	W19:13600	W20:12137	W21:12869	W22:13163	W23:13147	W24:13005	W25:12438	W26:10706	W27:7320	W28:4399	W29:2325	W30:812	W31:123	W32:215092
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5484768 {8:685596,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16603744 {40:414331,72:78,136:183,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 93241056 {136:685596,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3316736 {8:414592,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 371 
maxdqlatency = 0 
maxmflatency = 969 
averagemflatency = 274 
max_icnt2mem_latency = 723 
max_icnt2sh_latency = 841442 
mrq_lat_table:42621 	4757 	1119 	3217 	5476 	742 	371 	189 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	520386 	561417 	18400 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	235318 	219949 	233868 	219926 	154412 	36608 	182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	62593 	321537 	282211 	19236 	34 	0 	0 	2 	9 	35 	875 	7442 	15125 	37718 	90989 	161596 	100801 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	452 	1237 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        40        43        17        16        28        24        32        32        32        29        28        25        32        32        33        36 
dram[1]:        32        37        39        64        36        18        30        26        41        28        26        25        34        35        41        41 
dram[2]:        34        37        51        25        32        32        32        32        38        30        21        22        32        32        40        48 
dram[3]:        24        31        52        47        34        28        31        26        31        27        20        22        27        32        34        36 
dram[4]:        32        34        33        32        25        34        32        32        33        32        24        23        35        37        33        33 
dram[5]:        31        22        54        30        20        20        30        28        31        29        22        22        32        32        32        32 
maximum service time to same row:
dram[0]:     65531     75511     68700     46058     62391     57244     43634     51759     70637     70728     77206     42928     84491     77070    100188     98300 
dram[1]:     66123     67372     82321     62923    131075     85067     60990     67692     55510     82019     79051     77963    119129     92878     84232     97406 
dram[2]:     63297     46926     73415     72085     69356     74296     71325     58427     66901     75414     52654     49441     88914     75749    133198    157350 
dram[3]:     61984     90752     71909     74238     54185     47238     71996     60314     56730     61373     39769     57196    102941     94599     76531     78246 
dram[4]:     71959     48966     59886     90225     69853     89353     67259    103166     99678     61632     46721     70194    122818     98877     88016     97418 
dram[5]:     45169     70794     67534    102200    136225     51800     58055     78983     61170     56641     58467     57315     98468    105164    145248    143054 
average row accesses per activate:
dram[0]:  3.293532  3.433497  2.914286  3.212435  4.156463  3.776397  3.548077  3.575130  4.662069  4.396226  3.103627  3.190752  4.701031  4.240741  6.318182  7.547170 
dram[1]:  3.603175  4.290909  3.411483  3.786885  3.516854  3.226131  3.593750  3.325581  3.464789  3.563107  3.605714  3.310735  4.185841  4.528846  7.250000  8.092592 
dram[2]:  3.344828  3.250000  4.029762  3.431579  3.863014  4.206897  4.519481  4.723684  3.436019  3.171171  3.004695  2.725322  4.791667  4.967742  6.868853  7.186440 
dram[3]:  3.144860  3.128440  3.533679  3.657609  3.961039  3.757576  4.551948  3.900585  3.718750  3.680628  2.823529  2.879227  3.251656  4.163636  5.875000  5.943662 
dram[4]:  3.982036  4.482518  3.548387  3.449198  4.121622  3.973856  4.000000  4.289655  4.468750  4.469880  3.225806  3.542169  3.866667  4.382353  7.814815  8.909091 
dram[5]:  3.162679  3.341121  3.222727  3.366197  3.466292  3.622755  5.092857  3.941176  3.247826  3.400943  3.276042  2.811659  3.891667  4.670103  7.940000  7.241379 
average row locality = 58510/15412 = 3.796392
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       482       497       514       472       475       478       572       539       531       541       489       469       429       427       414       399 
dram[1]:       486       501       504       491       488       506       560       563       569       556       503       483       441       440       433       436 
dram[2]:       495       483       495       466       447       485       539       553       552       556       521       517       438       436       418       421 
dram[3]:       486       483       489       484       466       478       547       530       554       548       516       495       448       432       423       422 
dram[4]:       482       471       480       483       475       477       539       503       557       561       497       483       436       422       421       391 
dram[5]:       487       507       510       516       480       480       544       561       575       558       523       499       436       428       396       420 
total reads: 46909
bank skew: 575/391 = 1.47
chip skew: 7960/7678 = 1.04
number of total write accesses:
dram[0]:       180       200       200       148       136       130       166       151       145       158       110        83        27        31         3         1 
dram[1]:       195       207       209       202       138       136       130       152       169       178       128       103        32        31         2         1 
dram[2]:       184       193       182       186       117       125       157       165       173       148       119       118        22        26         1         3 
dram[3]:       187       199       193       189       144       142       154       137       160       155       108       101        43        26         0         0 
dram[4]:       183       170       180       162       135       131       165       119       158       181       103       105        28        25         1         1 
dram[5]:       174       208       199       201       137       125       169       176       172       163       106       128        31        25         1         0 
total reads: 11601
min_bank_accesses = 0!
chip skew: 2015/1847 = 1.09
average mf latency per bank:
dram[0]:       2307      2176      2345      2718      2781      2748      2473      2554      2463      2428      5104      5647     10215     10254     16180     16787
dram[1]:       2215      2179      2351      2559      2803      2811      2646      2685      2345      2374      4795      5509      9785     10368     15584     16012
dram[2]:       2291      2295      2501      2560      3110      2922      2603      2552      2389      2465      4811      5181     10227     10721     15849     16241
dram[3]:       2308      2183      2435      2528      2768      2761      2589      2715      2400      2441      4953      5290      9523     10640     15908     16246
dram[4]:       3159      2412      3460      2666      3998      2923      3659      2934      3342      2244     32180      5492     14360     10993     22320     17269
dram[5]:       2288      2206      2295      2450      2666      2895      2387      2500      2194      2454      5007      5164      9834     11054     16635     16590
maximum mf latency per bank:
dram[0]:        788       743       705       761       715       754       705       758       648       715       673       687       730       729       736       705
dram[1]:        714       660       650       679       694       730       718       693       753       749       728       659       680       766       652       712
dram[2]:        704       772       633       698       685       751       694       729       726       677       718       765       664       720       728       790
dram[3]:        673       637       696       678       660       690       682       665       718       691       708       705       719       729       807       654
dram[4]:        866       699       849       693       816       760       969       679       844       730       911       728       892       722       899       766
dram[5]:        688       777       682       738       720       715       774       738       652       732       699       724       655       732       718       679

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1114277 n_nop=1090992 n_act=2545 n_pre=2529 n_req=9597 n_rd=15456 n_write=2755 bw_util=0.03269
n_activity=162454 dram_eff=0.2242
bk0: 964a 1104653i bk1: 994a 1104523i bk2: 1028a 1103403i bk3: 944a 1105244i bk4: 950a 1105981i bk5: 956a 1106163i bk6: 1144a 1103860i bk7: 1078a 1104045i bk8: 1062a 1105806i bk9: 1082a 1104766i bk10: 978a 1105191i bk11: 938a 1105774i bk12: 858a 1108459i bk13: 854a 1107999i bk14: 828a 1110213i bk15: 798a 1110583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0593111
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1114277 n_nop=1090157 n_act=2632 n_pre=2616 n_req=9973 n_rd=15920 n_write=2952 bw_util=0.03387
n_activity=166462 dram_eff=0.2267
bk0: 972a 1105225i bk1: 1002a 1105637i bk2: 1008a 1104143i bk3: 982a 1104982i bk4: 976a 1105811i bk5: 1012a 1105228i bk6: 1120a 1104630i bk7: 1126a 1103551i bk8: 1138a 1104077i bk9: 1112a 1103389i bk10: 1006a 1105658i bk11: 966a 1105464i bk12: 882a 1108205i bk13: 880a 1108581i bk14: 866a 1110360i bk15: 872a 1110798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0412285
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1114277 n_nop=1090709 n_act=2554 n_pre=2538 n_req=9741 n_rd=15644 n_write=2832 bw_util=0.03316
n_activity=162553 dram_eff=0.2273
bk0: 990a 1104739i bk1: 966a 1104455i bk2: 990a 1105218i bk3: 932a 1104881i bk4: 894a 1106747i bk5: 970a 1106490i bk6: 1078a 1105150i bk7: 1106a 1104688i bk8: 1104a 1103452i bk9: 1112a 1103789i bk10: 1042a 1104541i bk11: 1034a 1103855i bk12: 876a 1108544i bk13: 872a 1108669i bk14: 836a 1110242i bk15: 842a 1110660i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.061473
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1114277 n_nop=1090505 n_act=2668 n_pre=2652 n_req=9739 n_rd=15602 n_write=2850 bw_util=0.03312
n_activity=166674 dram_eff=0.2214
bk0: 972a 1104702i bk1: 966a 1104377i bk2: 978a 1104675i bk3: 968a 1104908i bk4: 932a 1106514i bk5: 956a 1105628i bk6: 1094a 1105522i bk7: 1060a 1105197i bk8: 1108a 1104300i bk9: 1096a 1104649i bk10: 1032a 1104549i bk11: 990a 1105221i bk12: 896a 1107296i bk13: 864a 1108317i bk14: 846a 1109946i bk15: 844a 1110310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0396131
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1114277 n_nop=1091591 n_act=2303 n_pre=2287 n_req=9525 n_rd=15356 n_write=2740 bw_util=0.03248
n_activity=155008 dram_eff=0.2335
bk0: 964a 1105880i bk1: 942a 1105579i bk2: 960a 1104793i bk3: 966a 1104738i bk4: 950a 1105533i bk5: 954a 1105383i bk6: 1078a 1104062i bk7: 1006a 1104892i bk8: 1114a 1104763i bk9: 1122a 1104179i bk10: 994a 1104939i bk11: 966a 1105245i bk12: 872a 1107471i bk13: 844a 1107933i bk14: 842a 1109954i bk15: 782a 1110789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0709572
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1114277 n_nop=1090054 n_act=2710 n_pre=2694 n_req=9935 n_rd=15840 n_write=2979 bw_util=0.03378
n_activity=167728 dram_eff=0.2244
bk0: 974a 1104510i bk1: 1014a 1103665i bk2: 1020a 1103842i bk3: 1032a 1103895i bk4: 960a 1105595i bk5: 960a 1105940i bk6: 1088a 1105107i bk7: 1122a 1103736i bk8: 1150a 1103130i bk9: 1116a 1103737i bk10: 1046a 1105251i bk11: 998a 1104476i bk12: 872a 1108089i bk13: 856a 1108742i bk14: 792a 1110708i bk15: 840a 1110512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0436417

========= L2 cache stats =========
L2_cache_bank[0]: Access = 87783, Miss = 3906, Miss_rate = 0.044, Pending_hits = 16, Reservation_fails = 249
L2_cache_bank[1]: Access = 88221, Miss = 3822, Miss_rate = 0.043, Pending_hits = 12, Reservation_fails = 223
L2_cache_bank[2]: Access = 87459, Miss = 3984, Miss_rate = 0.046, Pending_hits = 18, Reservation_fails = 115
L2_cache_bank[3]: Access = 88924, Miss = 3976, Miss_rate = 0.045, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[4]: Access = 87721, Miss = 3905, Miss_rate = 0.045, Pending_hits = 2, Reservation_fails = 58
L2_cache_bank[5]: Access = 88781, Miss = 3917, Miss_rate = 0.044, Pending_hits = 8, Reservation_fails = 270
L2_cache_bank[6]: Access = 88108, Miss = 3929, Miss_rate = 0.045, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[7]: Access = 88511, Miss = 3872, Miss_rate = 0.044, Pending_hits = 14, Reservation_fails = 2
L2_cache_bank[8]: Access = 128164, Miss = 3887, Miss_rate = 0.030, Pending_hits = 8, Reservation_fails = 427
L2_cache_bank[9]: Access = 89225, Miss = 3791, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 233
L2_cache_bank[10]: Access = 88152, Miss = 3951, Miss_rate = 0.045, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[11]: Access = 89214, Miss = 3969, Miss_rate = 0.044, Pending_hits = 7, Reservation_fails = 0
L2_total_cache_accesses = 1100263
L2_total_cache_misses = 46909
L2_total_cache_miss_rate = 0.0426
L2_total_cache_pending_hits = 119
L2_total_cache_reservation_fails = 1577
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 644676
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 40902
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1231
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 408498
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6002
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.297
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=3842917
icnt_total_pkts_simt_to_mem=1515482
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.2754
	minimum = 6
	maximum = 172
Network latency average = 16.8685
	minimum = 6
	maximum = 168
Slowest packet = 2103070
Flit latency average = 15.1502
	minimum = 6
	maximum = 168
Slowest flit = 5177550
Fragmentation average = 0.00388434
	minimum = 0
	maximum = 137
Injected packet rate average = 0.0819372
	minimum = 0.0713769 (at node 1)
	maximum = 0.0998876 (at node 23)
Accepted packet rate average = 0.0819372
	minimum = 0.0713769 (at node 1)
	maximum = 0.0998876 (at node 23)
Injected flit rate average = 0.236257
	minimum = 0.0771795 (at node 9)
	maximum = 0.444786 (at node 15)
Accepted flit rate average= 0.236257
	minimum = 0.0939244 (at node 25)
	maximum = 0.353873 (at node 6)
Injected packet length average = 2.88339
Accepted packet length average = 2.88339
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.9723 (7 samples)
	minimum = 6 (7 samples)
	maximum = 252.429 (7 samples)
Network latency average = 17.8751 (7 samples)
	minimum = 6 (7 samples)
	maximum = 235 (7 samples)
Flit latency average = 14.6043 (7 samples)
	minimum = 6 (7 samples)
	maximum = 233.286 (7 samples)
Fragmentation average = 0.0289024 (7 samples)
	minimum = 0 (7 samples)
	maximum = 145 (7 samples)
Injected packet rate average = 0.0558739 (7 samples)
	minimum = 0.0448128 (7 samples)
	maximum = 0.100436 (7 samples)
Accepted packet rate average = 0.0558739 (7 samples)
	minimum = 0.0448128 (7 samples)
	maximum = 0.100436 (7 samples)
Injected flit rate average = 0.138965 (7 samples)
	minimum = 0.0593392 (7 samples)
	maximum = 0.269237 (7 samples)
Accepted flit rate average = 0.138965 (7 samples)
	minimum = 0.0747122 (7 samples)
	maximum = 0.224399 (7 samples)
Injected packet size average = 2.48711 (7 samples)
Accepted packet size average = 2.48711 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 14 sec (614 sec)
gpgpu_simulation_rate = 24397 (inst/sec)
gpgpu_simulation_rate = 1374 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,844153)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,844153)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,844153)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,844153)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,844153)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,844153)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,844153)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,844153)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,844153)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,844153)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,844153)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,844153)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,844153)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,844153)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,844153)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,844153)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,844153)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,844153)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,844153)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,844153)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,844153)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,844153)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,844153)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,844153)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,844153)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,844153)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,844153)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,844153)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,844153)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,844153)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,844153)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,844153)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,844153)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,844153)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,844153)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,844153)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,844153)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,844153)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,844153)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,844153)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,844153)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,844153)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,844153)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,844153)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,844153)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,844153)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,844153)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,844153)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,844153)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,844153)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,844153)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,844153)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,844153)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,844153)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,844153)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,844153)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,844153)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,844153)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,844153)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,844153)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,844153)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,844153)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,844153)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,844153)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,844153)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,844153)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,844153)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,844153)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,844153)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,844153)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,844153)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,844153)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,844153)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,844153)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,844153)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,844153)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,844153)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,844153)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,844153)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,844153)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,844153)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,844153)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,844153)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,844153)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,844153)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,844153)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,844153)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,844153)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,844153)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,844153)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(11,0,0) tid=(62,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(5,0,0) tid=(30,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(77,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (402,844153), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(403,844153)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (411,844153), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(412,844153)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (414,844153), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(415,844153)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (489,844153), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(490,844153)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (495,844153), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(496,844153)
GPGPU-Sim uArch: cycles simulated: 844653  inst.: 15263093 (ipc=566.0) sim_rate=24818 (inst/sec) elapsed = 0:0:10:15 / Tue Apr 16 16:59:01 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (507,844153), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(508,844153)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (513,844153), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(514,844153)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (516,844153), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(517,844153)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (517,844153), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(518,844153)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (521,844153), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(522,844153)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (527,844153), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(528,844153)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (530,844153), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(531,844153)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (533,844153), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (533,844153), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(534,844153)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(534,844153)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (536,844153), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(537,844153)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (537,844153), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(538,844153)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (539,844153), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(540,844153)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (540,844153), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(541,844153)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (542,844153), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(543,844153)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (544,844153), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(545,844153)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (552,844153), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(553,844153)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (558,844153), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(559,844153)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (560,844153), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (560,844153), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(561,844153)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(561,844153)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (562,844153), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (562,844153), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(563,844153)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (563,844153), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(564,844153)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(564,844153)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (567,844153), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(568,844153)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (569,844153), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(570,844153)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (570,844153), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(571,844153)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (572,844153), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (572,844153), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(573,844153)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(573,844153)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (578,844153), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (578,844153), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(579,844153)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(579,844153)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (579,844153), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (579,844153), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(580,844153)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (580,844153), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(581,844153)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(581,844153)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (582,844153), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(583,844153)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(116,0,0) tid=(233,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (589,844153), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(590,844153)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (592,844153), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(593,844153)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (598,844153), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(599,844153)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (600,844153), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(601,844153)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (665,844153), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(666,844153)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (683,844153), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(684,844153)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (712,844153), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(713,844153)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (725,844153), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(726,844153)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(128,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (776,844153), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(777,844153)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (784,844153), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(785,844153)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (798,844153), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(799,844153)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (801,844153), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(802,844153)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (821,844153), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(822,844153)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (830,844153), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(831,844153)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (832,844153), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(833,844153)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (846,844153), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (846,844153), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(847,844153)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(847,844153)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (848,844153), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(849,844153)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (849,844153), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(850,844153)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (855,844153), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(856,844153)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (871,844153), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(872,844153)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (875,844153), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(876,844153)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (881,844153), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (881,844153), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(882,844153)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(882,844153)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (887,844153), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(888,844153)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (892,844153), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(893,844153)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (896,844153), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (896,844153), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(897,844153)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(897,844153)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (899,844153), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(900,844153)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (904,844153), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(905,844153)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (913,844153), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(914,844153)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (926,844153), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(927,844153)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (931,844153), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(932,844153)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (940,844153), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(941,844153)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (944,844153), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(945,844153)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (945,844153), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(946,844153)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (947,844153), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(948,844153)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (954,844153), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(955,844153)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (957,844153), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(958,844153)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(158,0,0) tid=(84,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (987,844153), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(988,844153)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (992,844153), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(993,844153)
GPGPU-Sim uArch: cycles simulated: 845153  inst.: 15525118 (ipc=545.0) sim_rate=25203 (inst/sec) elapsed = 0:0:10:16 / Tue Apr 16 16:59:02 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1016,844153), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1017,844153)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1017,844153), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1018,844153)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1030,844153), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1031,844153)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1036,844153), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1037,844153)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1037,844153), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1038,844153)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1043,844153), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1044,844153)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1044,844153), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1045,844153)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1051,844153), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1052,844153)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1053,844153), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1054,844153)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1062,844153), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1063,844153)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1089,844153), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1090,844153)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1091,844153), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1092,844153)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1099,844153), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1100,844153)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1106,844153), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1107,844153)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1120,844153), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1121,844153)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1130,844153), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1131,844153)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1134,844153), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1135,844153)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1136,844153), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1137,844153)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1140,844153), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1141,844153)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1147,844153), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1148,844153)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(151,0,0) tid=(78,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1154,844153), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1155,844153)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1163,844153), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1164,844153)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1166,844153), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1166,844153), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1167,844153)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1167,844153)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1168,844153), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1169,844153)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1170,844153), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1171,844153)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1186,844153), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1187,844153)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1196,844153), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1197,844153)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1202,844153), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1203,844153)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1203,844153), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1204,844153)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1205,844153), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1206,844153)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1207,844153), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1208,844153)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1210,844153), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1211,844153)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1218,844153), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1219,844153)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1228,844153), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1229,844153)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1234,844153), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1235,844153)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1236,844153), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1237,844153)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1240,844153), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1241,844153)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1250,844153), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1251,844153)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1254,844153), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1255,844153)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1262,844153), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1263,844153)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1288,844153), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1289,844153)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1291,844153), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1292,844153)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1294,844153), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1295,844153)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1296,844153), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1297,844153)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1299,844153), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1300,844153)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1300,844153), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1301,844153)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1305,844153), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1306,844153)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(209,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1320,844153), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1321,844153)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1335,844153), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1336,844153)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1346,844153), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1346,844153), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1347,844153)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1347,844153)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1348,844153), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1349,844153)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1354,844153), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1355,844153)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1364,844153), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1365,844153)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1375,844153), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1376,844153)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1387,844153), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1388,844153)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1395,844153), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1396,844153)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1399,844153), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1400,844153)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1404,844153), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1405,844153)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1411,844153), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1412,844153)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1412,844153), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1413,844153)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1421,844153), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1422,844153)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1422,844153), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1423,844153)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1425,844153), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1425,844153), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1426,844153)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1426,844153)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1444,844153), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1445,844153)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1450,844153), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1451,844153)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1451,844153), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1452,844153)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1453,844153), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1454,844153)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1454,844153), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1455,844153)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1457,844153), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1458,844153)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(208,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1486,844153), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1487,844153)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1487,844153), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1488,844153)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1489,844153), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1490,844153)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1496,844153), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1497,844153)
GPGPU-Sim uArch: cycles simulated: 845653  inst.: 15792559 (ipc=541.6) sim_rate=25595 (inst/sec) elapsed = 0:0:10:17 / Tue Apr 16 16:59:03 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1500,844153), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1501,844153)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1516,844153), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1517,844153)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1523,844153), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1523,844153), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1524,844153)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1524,844153)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1524,844153), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1524,844153), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1525,844153)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1526,844153)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1526,844153), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1526,844153), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1527,844153)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1527,844153)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1542,844153), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1543,844153)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1544,844153), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1545,844153)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1547,844153), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1548,844153)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1554,844153), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1555,844153), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1563,844153), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1582,844153), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1584,844153), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1590,844153), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1591,844153), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1595,844153), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1612,844153), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1614,844153), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1617,844153), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1621,844153), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1627,844153), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1644,844153), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1648,844153), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1650,844153), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1651,844153), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1654,844153), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1658,844153), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1663,844153), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1663,844153), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1666,844153), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1687,844153), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1688,844153), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1689,844153), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1695,844153), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1696,844153), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1701,844153), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1701,844153), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1702,844153), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1703,844153), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1705,844153), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1719,844153), 4 CTAs running
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(233,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1728,844153), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1729,844153), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1730,844153), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1738,844153), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1751,844153), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1766,844153), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1770,844153), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1774,844153), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1774,844153), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1775,844153), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1781,844153), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1783,844153), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1789,844153), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1801,844153), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1806,844153), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1816,844153), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1818,844153), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1829,844153), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1835,844153), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1845,844153), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1847,844153), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1858,844153), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1865,844153), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1898,844153), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1913,844153), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1937,844153), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1980,844153), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1987,844153), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 846153  inst.: 15901154 (ipc=460.5) sim_rate=25730 (inst/sec) elapsed = 0:0:10:18 / Tue Apr 16 16:59:04 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2059,844153), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2092,844153), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2146,844153), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2196,844153), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2239,844153), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2249,844153), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2250,844153), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2256,844153), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2272,844153), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2272,844153), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2278,844153), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2298,844153), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2323,844153), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2351,844153), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2390,844153), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2523,844153), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2545,844153), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2592,844153), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2618,844153), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2698,844153), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2721,844153), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2731,844153), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2817,844153), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2891,844153), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2897,844153), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2949,844153), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (3074,844153), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3127,844153), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3165,844153), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3166
gpu_sim_insn = 923738
gpu_ipc =     291.7682
gpu_tot_sim_cycle = 847319
gpu_tot_sim_insn = 15903853
gpu_tot_ipc =      18.7696
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 999900
gpu_stall_icnt2sh    = 4688155
gpu_total_sim_rate=25734

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 916599
	L1I_total_cache_misses = 997
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 83589, Miss = 74527, Miss_rate = 0.892, Pending_hits = 4788, Reservation_fails = 690899
	L1D_cache_core[1]: Access = 81476, Miss = 72598, Miss_rate = 0.891, Pending_hits = 4706, Reservation_fails = 677261
	L1D_cache_core[2]: Access = 84126, Miss = 74869, Miss_rate = 0.890, Pending_hits = 4911, Reservation_fails = 685513
	L1D_cache_core[3]: Access = 81536, Miss = 72486, Miss_rate = 0.889, Pending_hits = 4869, Reservation_fails = 678948
	L1D_cache_core[4]: Access = 81022, Miss = 72141, Miss_rate = 0.890, Pending_hits = 4766, Reservation_fails = 672695
	L1D_cache_core[5]: Access = 82540, Miss = 73281, Miss_rate = 0.888, Pending_hits = 4874, Reservation_fails = 687521
	L1D_cache_core[6]: Access = 82127, Miss = 73181, Miss_rate = 0.891, Pending_hits = 4802, Reservation_fails = 678980
	L1D_cache_core[7]: Access = 80432, Miss = 71494, Miss_rate = 0.889, Pending_hits = 4729, Reservation_fails = 681451
	L1D_cache_core[8]: Access = 81488, Miss = 72610, Miss_rate = 0.891, Pending_hits = 4741, Reservation_fails = 684735
	L1D_cache_core[9]: Access = 79412, Miss = 70726, Miss_rate = 0.891, Pending_hits = 4655, Reservation_fails = 669868
	L1D_cache_core[10]: Access = 84480, Miss = 75021, Miss_rate = 0.888, Pending_hits = 5034, Reservation_fails = 697420
	L1D_cache_core[11]: Access = 81945, Miss = 72883, Miss_rate = 0.889, Pending_hits = 4832, Reservation_fails = 675469
	L1D_cache_core[12]: Access = 85308, Miss = 76295, Miss_rate = 0.894, Pending_hits = 4895, Reservation_fails = 705297
	L1D_cache_core[13]: Access = 82621, Miss = 73544, Miss_rate = 0.890, Pending_hits = 4799, Reservation_fails = 680026
	L1D_cache_core[14]: Access = 82341, Miss = 73352, Miss_rate = 0.891, Pending_hits = 4804, Reservation_fails = 684603
	L1D_total_cache_accesses = 1234443
	L1D_total_cache_misses = 1099008
	L1D_total_cache_miss_rate = 0.8903
	L1D_total_cache_pending_hits = 72205
	L1D_total_cache_reservation_fails = 10250686
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 131093
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60923
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 686730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7377098
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 130613
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2307
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 412278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2873588
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 915602
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 997
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2569, 2793, 1966, 2184, 2186, 2609, 2492, 2025, 2653, 2232, 2821, 2307, 2690, 1885, 2121, 2409, 2363, 2116, 2238, 2415, 2443, 2713, 2094, 2504, 2609, 3051, 2518, 2329, 2040, 2223, 2306, 2579, 2497, 2179, 2370, 2303, 2561, 2170, 2224, 2386, 1829, 1679, 1892, 1764, 1966, 2340, 2126, 1933, 
gpgpu_n_tot_thrd_icount = 53639168
gpgpu_n_tot_w_icount = 1676224
gpgpu_n_stall_shd_mem = 11092814
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 686730
gpgpu_n_mem_write_global = 414760
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2035474
gpgpu_n_store_insn = 682052
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1617644
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11089403
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18822983	W0_Idle:1144212	W0_Scoreboard:2671477	W1:421662	W2:189663	W3:122752	W4:87581	W5:69180	W6:58768	W7:51896	W8:47562	W9:43253	W10:38091	W11:35065	W12:31324	W13:27518	W14:23985	W15:19279	W16:17210	W17:15696	W18:13883	W19:13600	W20:12137	W21:12869	W22:13163	W23:13147	W24:13005	W25:12438	W26:10706	W27:7320	W28:4399	W29:2325	W30:812	W31:123	W32:245812
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5493840 {8:686730,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16610464 {40:414499,72:78,136:183,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 93395280 {136:686730,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3318080 {8:414760,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 371 
maxdqlatency = 0 
maxmflatency = 969 
averagemflatency = 274 
max_icnt2mem_latency = 723 
max_icnt2sh_latency = 845194 
mrq_lat_table:42696 	4762 	1122 	3223 	5513 	759 	372 	189 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	521556 	561549 	18400 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	236617 	219952 	233868 	219926 	154412 	36608 	182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	63334 	321919 	282222 	19236 	34 	0 	0 	2 	9 	35 	875 	7442 	15125 	37718 	90989 	161596 	100969 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	459 	1237 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        40        43        17        16        28        24        32        32        32        29        28        25        32        32        33        36 
dram[1]:        32        37        39        64        36        18        30        26        41        28        26        25        34        35        41        41 
dram[2]:        34        37        51        25        32        32        32        32        38        30        21        22        32        32        40        48 
dram[3]:        24        31        52        47        34        28        31        26        31        27        20        22        27        32        34        36 
dram[4]:        32        34        33        32        25        34        32        32        33        32        24        23        35        37        33        33 
dram[5]:        31        22        54        30        20        20        30        28        31        29        22        22        32        32        32        32 
maximum service time to same row:
dram[0]:     65531     75511     68700     46058     62391     57244     43634     51759     70637     70728     77206     42928     84491     77070    100188     98300 
dram[1]:     66123     67372     82321     62923    131075     85067     60990     67692     55510     82019     79051     77963    119129     92878     84232     97406 
dram[2]:     63297     46926     73415     72085     69356     74296     71325     58427     66901     75414     52654     49441     88914     75749    133198    157350 
dram[3]:     61984     90752     71909     74238     54185     47238     71996     60314     56730     61373     39769     57196    102941     94599     76531     78246 
dram[4]:     71959     48966     59886     90225     69853     89353     67259    103166     99678     61632     46721     70194    122818     98877     88016     97418 
dram[5]:     45169     70794     67534    102200    136225     51800     58055     78983     61170     56641     58467     57315     98468    105164    145248    143054 
average row accesses per activate:
dram[0]:  3.293532  3.433497  2.906504  3.222798  4.135135  3.759259  3.548077  3.561856  4.662069  4.396226  3.112245  3.229885  4.701031  4.240741  6.318182  7.547170 
dram[1]:  3.603175  4.290909  3.411483  3.767568  3.516854  3.226131  3.593750  3.325581  3.453271  3.555556  3.615819  3.355932  4.185841  4.528846  7.250000  8.092592 
dram[2]:  3.344828  3.250000  4.035714  3.431579  3.863014  4.206897  4.496774  4.699347  3.436019  3.171171  3.023365  2.740426  4.791667  4.925532  6.868853  7.083333 
dram[3]:  3.144860  3.128440  3.533679  3.668478  3.961039  3.757576  4.551948  3.900585  3.718750  3.680628  2.829597  2.937198  3.236842  4.163636  5.875000  5.943662 
dram[4]:  3.982036  4.482518  3.534759  3.436170  4.121622  3.973856  4.000000  4.289655  4.468750  4.469880  3.255319  3.547619  3.842975  4.382353  7.814815  8.733334 
dram[5]:  3.162679  3.330233  3.212670  3.366197  3.466292  3.622755  5.063830  3.925532  3.247826  3.400943  3.293814  2.831111  3.867769  4.670103  7.940000  7.135593 
average row locality = 58654/15454 = 3.795393
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       482       497       514       472       476       479       572       540       531       541       500       479       429       427       414       399 
dram[1]:       486       501       504       492       488       506       560       563       570       558       512       491       441       440       433       436 
dram[2]:       495       483       495       466       447       485       540       554       552       556       528       526       438       437       418       422 
dram[3]:       486       483       489       484       466       478       547       530       554       548       523       507       449       432       423       422 
dram[4]:       482       471       480       483       475       477       539       503       557       561       509       491       437       422       421       392 
dram[5]:       487       508       510       516       480       480       545       562       575       558       533       509       437       428       396       421 
total reads: 47041
bank skew: 575/392 = 1.47
chip skew: 7981/7700 = 1.04
number of total write accesses:
dram[0]:       180       200       201       150       136       130       166       151       145       158       110        83        27        31         3         1 
dram[1]:       195       207       209       205       138       136       130       152       169       178       128       103        32        31         2         1 
dram[2]:       184       193       183       186       117       125       157       165       173       148       119       118        22        26         1         3 
dram[3]:       187       199       193       191       144       142       154       137       160       155       108       101        43        26         0         0 
dram[4]:       183       170       181       163       135       131       165       119       158       181       103       105        28        25         1         1 
dram[5]:       174       208       200       201       137       125       169       176       172       163       106       128        31        25         1         0 
total reads: 11613
min_bank_accesses = 0!
chip skew: 2016/1849 = 1.09
average mf latency per bank:
dram[0]:       2307      2176      2342      2710      2777      2744      2473      2551      2464      2428      5022      5558     10230     10266     16191     16798
dram[1]:       2215      2179      2351      2545      2803      2811      2646      2686      2342      2369      4736      5446      9797     10381     15594     16020
dram[2]:       2292      2296      2497      2560      3110      2923      2600      2549      2389      2465      4767      5119     10239     10714     15857     16209
dram[3]:       2309      2183      2435      2521      2768      2761      2589      2715      2401      2441      4907      5198      9517     10651     15916     16256
dram[4]:       3159      2413      3455      2661      3998      2923      3659      2934      3342      2244     31560      5429     14343     11008     22327     17236
dram[5]:       2288      2204      2292      2450      2666      2895      2384      2497      2195      2454      4939      5092      9828     11068     16644     16559
maximum mf latency per bank:
dram[0]:        788       743       705       761       715       754       705       758       648       715       673       687       730       729       736       705
dram[1]:        714       660       650       679       694       730       718       693       753       749       728       659       680       766       652       712
dram[2]:        704       772       633       698       685       751       694       729       726       677       718       765       664       720       728       790
dram[3]:        673       637       696       678       660       690       682       665       718       691       708       705       719       729       807       654
dram[4]:        866       699       849       693       816       760       969       679       844       730       911       728       892       722       899       766
dram[5]:        688       777       682       738       720       715       774       738       652       732       699       724       655       732       718       679

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1118455 n_nop=1095100 n_act=2553 n_pre=2537 n_req=9624 n_rd=15504 n_write=2761 bw_util=0.03266
n_activity=162881 dram_eff=0.2243
bk0: 964a 1108832i bk1: 994a 1108702i bk2: 1028a 1107533i bk3: 944a 1109323i bk4: 952a 1110130i bk5: 958a 1110311i bk6: 1144a 1108036i bk7: 1080a 1108194i bk8: 1062a 1109982i bk9: 1082a 1108946i bk10: 1000a 1109240i bk11: 958a 1109839i bk12: 858a 1112634i bk13: 854a 1112176i bk14: 828a 1114391i bk15: 798a 1114762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0593166
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1118455 n_nop=1094275 n_act=2638 n_pre=2622 n_req=9997 n_rd=15962 n_write=2958 bw_util=0.03383
n_activity=166746 dram_eff=0.2269
bk0: 972a 1109405i bk1: 1002a 1109818i bk2: 1008a 1108324i bk3: 984a 1109004i bk4: 976a 1109986i bk5: 1012a 1109404i bk6: 1120a 1108808i bk7: 1126a 1107729i bk8: 1140a 1108227i bk9: 1116a 1107532i bk10: 1024a 1109735i bk11: 982a 1109550i bk12: 882a 1112381i bk13: 880a 1112759i bk14: 866a 1114538i bk15: 872a 1114977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0413678
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1118455 n_nop=1094831 n_act=2561 n_pre=2545 n_req=9762 n_rd=15684 n_write=2834 bw_util=0.03311
n_activity=162969 dram_eff=0.2273
bk0: 990a 1108914i bk1: 966a 1108633i bk2: 990a 1109330i bk3: 932a 1109059i bk4: 894a 1110926i bk5: 970a 1110669i bk6: 1080a 1109301i bk7: 1108a 1108838i bk8: 1104a 1107630i bk9: 1112a 1107969i bk10: 1056a 1108662i bk11: 1052a 1107932i bk12: 876a 1112718i bk13: 874a 1112817i bk14: 836a 1114417i bk15: 844a 1114808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0614553
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1118455 n_nop=1094633 n_act=2671 n_pre=2655 n_req=9761 n_rd=15642 n_write=2854 bw_util=0.03307
n_activity=166943 dram_eff=0.2216
bk0: 972a 1108880i bk1: 966a 1108555i bk2: 978a 1108853i bk3: 968a 1108978i bk4: 932a 1110692i bk5: 956a 1109806i bk6: 1094a 1109700i bk7: 1060a 1109376i bk8: 1108a 1108480i bk9: 1096a 1108829i bk10: 1046a 1108640i bk11: 1014a 1109294i bk12: 898a 1111444i bk13: 864a 1112492i bk14: 846a 1114123i bk15: 844a 1114488i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0399059
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1118455 n_nop=1095705 n_act=2311 n_pre=2295 n_req=9549 n_rd=15400 n_write=2744 bw_util=0.03244
n_activity=155389 dram_eff=0.2335
bk0: 964a 1110056i bk1: 942a 1109756i bk2: 960a 1108929i bk3: 966a 1108850i bk4: 950a 1109708i bk5: 954a 1109559i bk6: 1078a 1108241i bk7: 1006a 1109071i bk8: 1114a 1108942i bk9: 1122a 1108359i bk10: 1018a 1109007i bk11: 982a 1109294i bk12: 874a 1111618i bk13: 844a 1112110i bk14: 842a 1114131i bk15: 784a 1114937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0711651
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1118455 n_nop=1094160 n_act=2720 n_pre=2704 n_req=9961 n_rd=15890 n_write=2981 bw_util=0.03374
n_activity=168243 dram_eff=0.2243
bk0: 974a 1108688i bk1: 1016a 1107816i bk2: 1020a 1107977i bk3: 1032a 1108073i bk4: 960a 1109774i bk5: 960a 1110119i bk6: 1090a 1109258i bk7: 1124a 1107884i bk8: 1150a 1107306i bk9: 1116a 1107916i bk10: 1066a 1109322i bk11: 1018a 1108509i bk12: 874a 1112234i bk13: 856a 1112919i bk14: 792a 1114887i bk15: 842a 1114663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0437836

========= L2 cache stats =========
L2_cache_bank[0]: Access = 87900, Miss = 3918, Miss_rate = 0.045, Pending_hits = 16, Reservation_fails = 249
L2_cache_bank[1]: Access = 88327, Miss = 3834, Miss_rate = 0.043, Pending_hits = 12, Reservation_fails = 223
L2_cache_bank[2]: Access = 87561, Miss = 3994, Miss_rate = 0.046, Pending_hits = 18, Reservation_fails = 115
L2_cache_bank[3]: Access = 89038, Miss = 3987, Miss_rate = 0.045, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[4]: Access = 87822, Miss = 3913, Miss_rate = 0.045, Pending_hits = 2, Reservation_fails = 58
L2_cache_bank[5]: Access = 88900, Miss = 3929, Miss_rate = 0.044, Pending_hits = 8, Reservation_fails = 270
L2_cache_bank[6]: Access = 88215, Miss = 3937, Miss_rate = 0.045, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[7]: Access = 88614, Miss = 3884, Miss_rate = 0.044, Pending_hits = 14, Reservation_fails = 2
L2_cache_bank[8]: Access = 128269, Miss = 3900, Miss_rate = 0.030, Pending_hits = 8, Reservation_fails = 427
L2_cache_bank[9]: Access = 89334, Miss = 3800, Miss_rate = 0.043, Pending_hits = 6, Reservation_fails = 233
L2_cache_bank[10]: Access = 88267, Miss = 3963, Miss_rate = 0.045, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[11]: Access = 89318, Miss = 3982, Miss_rate = 0.045, Pending_hits = 7, Reservation_fails = 0
L2_total_cache_accesses = 1101565
L2_total_cache_misses = 47041
L2_total_cache_miss_rate = 0.0427
L2_total_cache_pending_hits = 119
L2_total_cache_reservation_fails = 1577
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 645678
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41034
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1231
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 408666
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6002
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.296
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=3848755
icnt_total_pkts_simt_to_mem=1516952
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.54224
	minimum = 6
	maximum = 38
Network latency average = 9.13441
	minimum = 6
	maximum = 38
Slowest packet = 2201942
Flit latency average = 7.84319
	minimum = 6
	maximum = 34
Slowest flit = 5361955
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0304626
	minimum = 0.0183196 (at node 12)
	maximum = 0.0473784 (at node 1)
Accepted packet rate average = 0.0304626
	minimum = 0.0183196 (at node 12)
	maximum = 0.0473784 (at node 1)
Injected flit rate average = 0.0854917
	minimum = 0.0198989 (at node 10)
	maximum = 0.168983 (at node 25)
Accepted flit rate average= 0.0854917
	minimum = 0.0356917 (at node 17)
	maximum = 0.20657 (at node 1)
Injected packet length average = 2.80645
Accepted packet length average = 2.80645
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.0436 (8 samples)
	minimum = 6 (8 samples)
	maximum = 225.625 (8 samples)
Network latency average = 16.7825 (8 samples)
	minimum = 6 (8 samples)
	maximum = 210.375 (8 samples)
Flit latency average = 13.7592 (8 samples)
	minimum = 6 (8 samples)
	maximum = 208.375 (8 samples)
Fragmentation average = 0.0252896 (8 samples)
	minimum = 0 (8 samples)
	maximum = 126.875 (8 samples)
Injected packet rate average = 0.0526974 (8 samples)
	minimum = 0.0415012 (8 samples)
	maximum = 0.0938041 (8 samples)
Accepted packet rate average = 0.0526974 (8 samples)
	minimum = 0.0415012 (8 samples)
	maximum = 0.0938041 (8 samples)
Injected flit rate average = 0.132281 (8 samples)
	minimum = 0.0544091 (8 samples)
	maximum = 0.256705 (8 samples)
Accepted flit rate average = 0.132281 (8 samples)
	minimum = 0.0698347 (8 samples)
	maximum = 0.222171 (8 samples)
Injected packet size average = 2.51019 (8 samples)
Accepted packet size average = 2.51019 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 18 sec (618 sec)
gpgpu_simulation_rate = 25734 (inst/sec)
gpgpu_simulation_rate = 1371 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
Processing time: 616820.187500 (ms)
Result stored in result.txt
