$date
	Sun Aug 10 23:41:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_ram_simple $end
$var wire 8 ! data_out [7:0] $end
$var reg 7 " addr [6:0] $end
$var reg 1 # clk $end
$var reg 8 $ data_in [7:0] $end
$var reg 1 % we $end
$scope module ram_inst $end
$var wire 7 & addr [6:0] $end
$var wire 1 # clk $end
$var wire 8 ' data_in [7:0] $end
$var wire 1 % we $end
$var reg 8 ( data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
b0 '
b0 &
0%
b0 $
0#
b0 "
bx !
$end
#5000
1#
b10101010 $
b10101010 '
b1010 "
b1010 &
1%
#10000
0#
#15000
1#
b1010101 $
b1010101 '
b10100 "
b10100 &
#20000
0#
#25000
b10101010 !
b10101010 (
1#
b1010 "
b1010 &
0%
#30000
0#
#35000
b1010101 !
b1010101 (
1#
b10100 "
b10100 &
#40000
0#
#45000
1#
#50000
0#
