// -------------------------------------------------------------
// 
// File Name: F:\FileFolder\DVB\dvbs2_tx_new\hdlsrc\dvbs2hdlTransmitter\dvbs2hdlTransmitterCore\dvbs2hdlTransmitterCore_Integer_to_Bit_Convertor.v
// Created: 2024-01-10 13:49:59
// 
// Generated by MATLAB 23.2, HDL Coder 23.2, and Simulink 23.2
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: dvbs2hdlTransmitterCore_Integer_to_Bit_Convertor
// Source Path: dvbs2hdlTransmitterCore/DVB-S2 Tx/PL Frame Generator/PL Header Generator/PL Header Bits Generator/PLSC 
// Generator/Bi Orthogonal Coding (32,6)/Integer to Bit Converto
// Hierarchy Level: 8
// Model version: 4.5
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module dvbs2hdlTransmitterCore_Integer_to_Bit_Convertor
          (dataIn,
           dataOut_0,
           dataOut_1,
           dataOut_2,
           dataOut_3,
           dataOut_4,
           dataOut_5,
           dataOut_6,
           dataOut_7,
           dataOut_8,
           dataOut_9,
           dataOut_10,
           dataOut_11,
           dataOut_12,
           dataOut_13,
           dataOut_14,
           dataOut_15,
           dataOut_16,
           dataOut_17,
           dataOut_18,
           dataOut_19,
           dataOut_20,
           dataOut_21,
           dataOut_22,
           dataOut_23,
           dataOut_24,
           dataOut_25,
           dataOut_26,
           dataOut_27,
           dataOut_28,
           dataOut_29,
           dataOut_30,
           dataOut_31);


  input   [31:0] dataIn;  // uint32
  output  dataOut_0;  // ufix1
  output  dataOut_1;  // ufix1
  output  dataOut_2;  // ufix1
  output  dataOut_3;  // ufix1
  output  dataOut_4;  // ufix1
  output  dataOut_5;  // ufix1
  output  dataOut_6;  // ufix1
  output  dataOut_7;  // ufix1
  output  dataOut_8;  // ufix1
  output  dataOut_9;  // ufix1
  output  dataOut_10;  // ufix1
  output  dataOut_11;  // ufix1
  output  dataOut_12;  // ufix1
  output  dataOut_13;  // ufix1
  output  dataOut_14;  // ufix1
  output  dataOut_15;  // ufix1
  output  dataOut_16;  // ufix1
  output  dataOut_17;  // ufix1
  output  dataOut_18;  // ufix1
  output  dataOut_19;  // ufix1
  output  dataOut_20;  // ufix1
  output  dataOut_21;  // ufix1
  output  dataOut_22;  // ufix1
  output  dataOut_23;  // ufix1
  output  dataOut_24;  // ufix1
  output  dataOut_25;  // ufix1
  output  dataOut_26;  // ufix1
  output  dataOut_27;  // ufix1
  output  dataOut_28;  // ufix1
  output  dataOut_29;  // ufix1
  output  dataOut_30;  // ufix1
  output  dataOut_31;  // ufix1


  wire [15:0] Subsystem_out1_0;  // uint16
  wire [15:0] Subsystem_out1_1;  // uint16
  wire [7:0] Mux1_out1_0_0;  // uint8
  wire [7:0] Mux1_out1_0_1;  // uint8
  wire [3:0] Mux1_out1_0_0_1;  // ufix4
  wire [3:0] Mux1_out1_0_1_1;  // ufix4
  wire [1:0] Mux1_out1_0_0_2;  // ufix2
  wire [1:0] Mux1_out1_0_1_2;  // ufix2
  wire Mux1_out1_0_0_3;  // ufix1
  wire Mux1_out1_0_1_3;  // ufix1
  wire Mux1_out1_1_0;  // ufix1
  wire Mux1_out1_1_1;  // ufix1
  wire [1:0] Mux1_out1_1_0_1;  // ufix2
  wire [1:0] Mux1_out1_1_1_1;  // ufix2
  wire Mux1_out1_2_0;  // ufix1
  wire Mux1_out1_2_1;  // ufix1
  wire Mux1_out1_3_0;  // ufix1
  wire Mux1_out1_3_1;  // ufix1
  wire [3:0] Mux1_out1_1_0_2;  // ufix4
  wire [3:0] Mux1_out1_1_1_2;  // ufix4
  wire [1:0] Mux1_out1_2_0_1;  // ufix2
  wire [1:0] Mux1_out1_2_1_1;  // ufix2
  wire Mux1_out1_4_0;  // ufix1
  wire Mux1_out1_4_1;  // ufix1
  wire Mux1_out1_5_0;  // ufix1
  wire Mux1_out1_5_1;  // ufix1
  wire [1:0] Mux1_out1_3_0_1;  // ufix2
  wire [1:0] Mux1_out1_3_1_1;  // ufix2
  wire Mux1_out1_6_0;  // ufix1
  wire Mux1_out1_6_1;  // ufix1
  wire Mux1_out1_7_0;  // ufix1
  wire Mux1_out1_7_1;  // ufix1
  wire [7:0] Mux1_out1_1_0_3;  // uint8
  wire [7:0] Mux1_out1_1_1_3;  // uint8
  wire [3:0] Mux1_out1_2_0_2;  // ufix4
  wire [3:0] Mux1_out1_2_1_2;  // ufix4
  wire [1:0] Mux1_out1_4_0_1;  // ufix2
  wire [1:0] Mux1_out1_4_1_1;  // ufix2
  wire Mux1_out1_8_0;  // ufix1
  wire Mux1_out1_8_1;  // ufix1
  wire Mux1_out1_9_0;  // ufix1
  wire Mux1_out1_9_1;  // ufix1
  wire [1:0] Mux1_out1_5_0_1;  // ufix2
  wire [1:0] Mux1_out1_5_1_1;  // ufix2
  wire Mux1_out1_10_0;  // ufix1
  wire Mux1_out1_10_1;  // ufix1
  wire Mux1_out1_11_0;  // ufix1
  wire Mux1_out1_11_1;  // ufix1
  wire [3:0] Mux1_out1_3_0_2;  // ufix4
  wire [3:0] Mux1_out1_3_1_2;  // ufix4
  wire [1:0] Mux1_out1_6_0_1;  // ufix2
  wire [1:0] Mux1_out1_6_1_1;  // ufix2
  wire Mux1_out1_12_0;  // ufix1
  wire Mux1_out1_12_1;  // ufix1
  wire Mux1_out1_13_0;  // ufix1
  wire Mux1_out1_13_1;  // ufix1
  wire [1:0] Mux1_out1_7_0_1;  // ufix2
  wire [1:0] Mux1_out1_7_1_1;  // ufix2
  wire Mux1_out1_14_0;  // ufix1
  wire Mux1_out1_14_1;  // ufix1
  wire Mux1_out1_15_0;  // ufix1
  wire Mux1_out1_15_1;  // ufix1


  dvbs2hdlTransmitterCore_Subsystem_block2 u_Subsystem (.u(dataIn),  // uint32
                                                        .u1(dataIn),  // uint32
                                                        .Out1_0(Subsystem_out1_0),  // uint16
                                                        .Out1_1(Subsystem_out1_1)  // uint16
                                                        );

  dvbs2hdlTransmitterCore_For_Each_Subsystem u_For_Each_Subsystem_instance1 (.In1(Subsystem_out1_0),  // uint16
                                                                             .Out1_0(Mux1_out1_0_0),  // uint8
                                                                             .Out1_1(Mux1_out1_0_1)  // uint8
                                                                             );

  dvbs2hdlTransmitterCore_For_Each_Subsystem1 u_For_Each_Subsystem1_instance1 (.In1(Mux1_out1_0_0),  // uint8
                                                                               .Out1_0(Mux1_out1_0_0_1),  // ufix4
                                                                               .Out1_1(Mux1_out1_0_1_1)  // ufix4
                                                                               );

  dvbs2hdlTransmitterCore_For_Each_Subsystem2 u_For_Each_Subsystem2_instance1 (.In1(Mux1_out1_0_0_1),  // ufix4
                                                                               .Out1_0(Mux1_out1_0_0_2),  // ufix2
                                                                               .Out1_1(Mux1_out1_0_1_2)  // ufix2
                                                                               );

  dvbs2hdlTransmitterCore_For_Each_Subsystem3 u_For_Each_Subsystem3_instance1 (.In1(Mux1_out1_0_0_2),  // ufix2
                                                                               .Out1_0(Mux1_out1_0_0_3),  // ufix1
                                                                               .Out1_1(Mux1_out1_0_1_3)  // ufix1
                                                                               );

  assign dataOut_0 = Mux1_out1_0_0_3;

  assign dataOut_1 = Mux1_out1_0_1_3;

  dvbs2hdlTransmitterCore_For_Each_Subsystem3 u_For_Each_Subsystem3_instance2 (.In1(Mux1_out1_0_1_2),  // ufix2
                                                                               .Out1_0(Mux1_out1_1_0),  // ufix1
                                                                               .Out1_1(Mux1_out1_1_1)  // ufix1
                                                                               );

  assign dataOut_2 = Mux1_out1_1_0;

  assign dataOut_3 = Mux1_out1_1_1;

  dvbs2hdlTransmitterCore_For_Each_Subsystem2 u_For_Each_Subsystem2_instance2 (.In1(Mux1_out1_0_1_1),  // ufix4
                                                                               .Out1_0(Mux1_out1_1_0_1),  // ufix2
                                                                               .Out1_1(Mux1_out1_1_1_1)  // ufix2
                                                                               );

  dvbs2hdlTransmitterCore_For_Each_Subsystem3 u_For_Each_Subsystem3_instance3 (.In1(Mux1_out1_1_0_1),  // ufix2
                                                                               .Out1_0(Mux1_out1_2_0),  // ufix1
                                                                               .Out1_1(Mux1_out1_2_1)  // ufix1
                                                                               );

  assign dataOut_4 = Mux1_out1_2_0;

  assign dataOut_5 = Mux1_out1_2_1;

  dvbs2hdlTransmitterCore_For_Each_Subsystem3 u_For_Each_Subsystem3_instance4 (.In1(Mux1_out1_1_1_1),  // ufix2
                                                                               .Out1_0(Mux1_out1_3_0),  // ufix1
                                                                               .Out1_1(Mux1_out1_3_1)  // ufix1
                                                                               );

  assign dataOut_6 = Mux1_out1_3_0;

  assign dataOut_7 = Mux1_out1_3_1;

  dvbs2hdlTransmitterCore_For_Each_Subsystem1 u_For_Each_Subsystem1_instance2 (.In1(Mux1_out1_0_1),  // uint8
                                                                               .Out1_0(Mux1_out1_1_0_2),  // ufix4
                                                                               .Out1_1(Mux1_out1_1_1_2)  // ufix4
                                                                               );

  dvbs2hdlTransmitterCore_For_Each_Subsystem2 u_For_Each_Subsystem2_instance3 (.In1(Mux1_out1_1_0_2),  // ufix4
                                                                               .Out1_0(Mux1_out1_2_0_1),  // ufix2
                                                                               .Out1_1(Mux1_out1_2_1_1)  // ufix2
                                                                               );

  dvbs2hdlTransmitterCore_For_Each_Subsystem3 u_For_Each_Subsystem3_instance5 (.In1(Mux1_out1_2_0_1),  // ufix2
                                                                               .Out1_0(Mux1_out1_4_0),  // ufix1
                                                                               .Out1_1(Mux1_out1_4_1)  // ufix1
                                                                               );

  assign dataOut_8 = Mux1_out1_4_0;

  assign dataOut_9 = Mux1_out1_4_1;

  dvbs2hdlTransmitterCore_For_Each_Subsystem3 u_For_Each_Subsystem3_instance6 (.In1(Mux1_out1_2_1_1),  // ufix2
                                                                               .Out1_0(Mux1_out1_5_0),  // ufix1
                                                                               .Out1_1(Mux1_out1_5_1)  // ufix1
                                                                               );

  assign dataOut_10 = Mux1_out1_5_0;

  assign dataOut_11 = Mux1_out1_5_1;

  dvbs2hdlTransmitterCore_For_Each_Subsystem2 u_For_Each_Subsystem2_instance4 (.In1(Mux1_out1_1_1_2),  // ufix4
                                                                               .Out1_0(Mux1_out1_3_0_1),  // ufix2
                                                                               .Out1_1(Mux1_out1_3_1_1)  // ufix2
                                                                               );

  dvbs2hdlTransmitterCore_For_Each_Subsystem3 u_For_Each_Subsystem3_instance7 (.In1(Mux1_out1_3_0_1),  // ufix2
                                                                               .Out1_0(Mux1_out1_6_0),  // ufix1
                                                                               .Out1_1(Mux1_out1_6_1)  // ufix1
                                                                               );

  assign dataOut_12 = Mux1_out1_6_0;

  assign dataOut_13 = Mux1_out1_6_1;

  dvbs2hdlTransmitterCore_For_Each_Subsystem3 u_For_Each_Subsystem3_instance8 (.In1(Mux1_out1_3_1_1),  // ufix2
                                                                               .Out1_0(Mux1_out1_7_0),  // ufix1
                                                                               .Out1_1(Mux1_out1_7_1)  // ufix1
                                                                               );

  assign dataOut_14 = Mux1_out1_7_0;

  assign dataOut_15 = Mux1_out1_7_1;

  dvbs2hdlTransmitterCore_For_Each_Subsystem u_For_Each_Subsystem_instance2 (.In1(Subsystem_out1_1),  // uint16
                                                                             .Out1_0(Mux1_out1_1_0_3),  // uint8
                                                                             .Out1_1(Mux1_out1_1_1_3)  // uint8
                                                                             );

  dvbs2hdlTransmitterCore_For_Each_Subsystem1 u_For_Each_Subsystem1_instance3 (.In1(Mux1_out1_1_0_3),  // uint8
                                                                               .Out1_0(Mux1_out1_2_0_2),  // ufix4
                                                                               .Out1_1(Mux1_out1_2_1_2)  // ufix4
                                                                               );

  dvbs2hdlTransmitterCore_For_Each_Subsystem2 u_For_Each_Subsystem2_instance5 (.In1(Mux1_out1_2_0_2),  // ufix4
                                                                               .Out1_0(Mux1_out1_4_0_1),  // ufix2
                                                                               .Out1_1(Mux1_out1_4_1_1)  // ufix2
                                                                               );

  dvbs2hdlTransmitterCore_For_Each_Subsystem3 u_For_Each_Subsystem3_instance9 (.In1(Mux1_out1_4_0_1),  // ufix2
                                                                               .Out1_0(Mux1_out1_8_0),  // ufix1
                                                                               .Out1_1(Mux1_out1_8_1)  // ufix1
                                                                               );

  assign dataOut_16 = Mux1_out1_8_0;

  assign dataOut_17 = Mux1_out1_8_1;

  dvbs2hdlTransmitterCore_For_Each_Subsystem3 u_For_Each_Subsystem3_instance10 (.In1(Mux1_out1_4_1_1),  // ufix2
                                                                                .Out1_0(Mux1_out1_9_0),  // ufix1
                                                                                .Out1_1(Mux1_out1_9_1)  // ufix1
                                                                                );

  assign dataOut_18 = Mux1_out1_9_0;

  assign dataOut_19 = Mux1_out1_9_1;

  dvbs2hdlTransmitterCore_For_Each_Subsystem2 u_For_Each_Subsystem2_instance6 (.In1(Mux1_out1_2_1_2),  // ufix4
                                                                               .Out1_0(Mux1_out1_5_0_1),  // ufix2
                                                                               .Out1_1(Mux1_out1_5_1_1)  // ufix2
                                                                               );

  dvbs2hdlTransmitterCore_For_Each_Subsystem3 u_For_Each_Subsystem3_instance11 (.In1(Mux1_out1_5_0_1),  // ufix2
                                                                                .Out1_0(Mux1_out1_10_0),  // ufix1
                                                                                .Out1_1(Mux1_out1_10_1)  // ufix1
                                                                                );

  assign dataOut_20 = Mux1_out1_10_0;

  assign dataOut_21 = Mux1_out1_10_1;

  dvbs2hdlTransmitterCore_For_Each_Subsystem3 u_For_Each_Subsystem3_instance12 (.In1(Mux1_out1_5_1_1),  // ufix2
                                                                                .Out1_0(Mux1_out1_11_0),  // ufix1
                                                                                .Out1_1(Mux1_out1_11_1)  // ufix1
                                                                                );

  assign dataOut_22 = Mux1_out1_11_0;

  assign dataOut_23 = Mux1_out1_11_1;

  dvbs2hdlTransmitterCore_For_Each_Subsystem1 u_For_Each_Subsystem1_instance4 (.In1(Mux1_out1_1_1_3),  // uint8
                                                                               .Out1_0(Mux1_out1_3_0_2),  // ufix4
                                                                               .Out1_1(Mux1_out1_3_1_2)  // ufix4
                                                                               );

  dvbs2hdlTransmitterCore_For_Each_Subsystem2 u_For_Each_Subsystem2_instance7 (.In1(Mux1_out1_3_0_2),  // ufix4
                                                                               .Out1_0(Mux1_out1_6_0_1),  // ufix2
                                                                               .Out1_1(Mux1_out1_6_1_1)  // ufix2
                                                                               );

  dvbs2hdlTransmitterCore_For_Each_Subsystem3 u_For_Each_Subsystem3_instance13 (.In1(Mux1_out1_6_0_1),  // ufix2
                                                                                .Out1_0(Mux1_out1_12_0),  // ufix1
                                                                                .Out1_1(Mux1_out1_12_1)  // ufix1
                                                                                );

  assign dataOut_24 = Mux1_out1_12_0;

  assign dataOut_25 = Mux1_out1_12_1;

  dvbs2hdlTransmitterCore_For_Each_Subsystem3 u_For_Each_Subsystem3_instance14 (.In1(Mux1_out1_6_1_1),  // ufix2
                                                                                .Out1_0(Mux1_out1_13_0),  // ufix1
                                                                                .Out1_1(Mux1_out1_13_1)  // ufix1
                                                                                );

  assign dataOut_26 = Mux1_out1_13_0;

  assign dataOut_27 = Mux1_out1_13_1;

  dvbs2hdlTransmitterCore_For_Each_Subsystem2 u_For_Each_Subsystem2_instance8 (.In1(Mux1_out1_3_1_2),  // ufix4
                                                                               .Out1_0(Mux1_out1_7_0_1),  // ufix2
                                                                               .Out1_1(Mux1_out1_7_1_1)  // ufix2
                                                                               );

  dvbs2hdlTransmitterCore_For_Each_Subsystem3 u_For_Each_Subsystem3_instance15 (.In1(Mux1_out1_7_0_1),  // ufix2
                                                                                .Out1_0(Mux1_out1_14_0),  // ufix1
                                                                                .Out1_1(Mux1_out1_14_1)  // ufix1
                                                                                );

  assign dataOut_28 = Mux1_out1_14_0;

  assign dataOut_29 = Mux1_out1_14_1;

  dvbs2hdlTransmitterCore_For_Each_Subsystem3 u_For_Each_Subsystem3_instance16 (.In1(Mux1_out1_7_1_1),  // ufix2
                                                                                .Out1_0(Mux1_out1_15_0),  // ufix1
                                                                                .Out1_1(Mux1_out1_15_1)  // ufix1
                                                                                );

  assign dataOut_30 = Mux1_out1_15_0;

  assign dataOut_31 = Mux1_out1_15_1;

endmodule  // dvbs2hdlTransmitterCore_Integer_to_Bit_Convertor

