Information: Updating graph... (UID-83)
 
****************************************
Report : qor
Design : s1238
Version: L-2016.03-SP5-1
Date   : Fri Mar  8 23:33:46 2019
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:              15.00
  Critical Path Length:          1.25
  Critical Path Slack:           4.75
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                321
  Buf/Inv Cell Count:              46
  Buf Cell Count:                   2
  Inv Cell Count:                  44
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       303
  Sequential Cell Count:           18
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      607.150021
  Noncombinational Area:   119.955972
  Buf/Inv Area:             60.740416
  Total Buffer Area:             4.07
  Total Inverter Area:          56.67
  Macro/Black Box Area:      0.000000
  Net Area:                155.502218
  Net XLength        :        2279.77
  Net YLength        :        2397.80
  -----------------------------------
  Cell Area:               727.105993
  Design Area:             882.608210
  Net Length        :         4677.58


  Design Rules
  -----------------------------------
  Total Number of Nets:           339
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.15
  -----------------------------------------
  Overall Compile Time:                0.19
  Overall Compile Wall Clock Time:     0.35

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
