// Seed: 1465463008
module module_0;
  always begin
    id_1 <= 1'h0;
  end
  assign id_2 = 1;
  wand id_3 = id_2 + (id_3);
  assign id_3 = id_3;
endmodule
program module_1 (
    output wand id_0,
    input  wor  id_1,
    input  tri0 id_2,
    input  tri0 id_3,
    input  wire id_4,
    output wor  id_5,
    output wor  id_6
);
  function reg id_8;
    input id_9, id_10, id_11, id_12;
    reg id_13 = 1, id_14;
    if (1) id_14 = id_8;
    else id_8 <= id_8;
  endfunction
  module_0();
endprogram
