{"path":"ONEMONTH/FULL PYQ/media/Pasted image 20240109144047.png","text":"Question 14 Let WB and WT be two set associative cache organizations that use LRU algorithm for cache block replacement. WB is a write back cache and WT is a write through cache. Which of the following statements is/are FALSE? MSQ Q Each cache block in WB and WT has a dirty bit. Every write hit in WB leads to a data transfer from cache to main memory. Eviction of a block from WT will not lead to data transfer from cache to main memory. A read miss in WB will never lead to eviction of a dirty block from WB. Computer Organization Cache Memory","libVersion":"0.2.4","langs":"eng"}