/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az99-597
+ date
Thu Sep  9 00:36:34 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1631147794
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Sep 09 2021 (00:28:59)
Run date:          Sep 09 2021 (00:36:34+0000)
Run host:          fv-az99-597.euuzywwtp3iu5l5aj42nbmzodg.gx.internal.cloudapp.net (pid=99950)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az99-597
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7120800KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=32505409-3075-5743-bb3f-57ff5e33d724, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.8.0-1040-azure, OSVersion="#43~20.04.1-Ubuntu SMP Mon Aug 2 22:06:11 UTC 2021", HostName=fv-az99-597, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7120800KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=85, CPUModel="Intel(R) Xeon(R) Platinum 8171M CPU @ 2.60GHz", CPUStepping=4)
    L3Cache L#0: (P#-1, size=36608KB, linesize=64, ways=11, Inclusive=0)
      L2Cache L#0: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1048576 linesize 64 associativity 16 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 37486592 linesize 64 associativity 11 stride 3407872, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00160165 sec
      iterations=10000000... time=0.0154034 sec
      iterations=100000000... time=0.150181 sec
      iterations=700000000... time=1.10124 sec
      iterations=700000000... time=1.11058 sec
      result: -149.886 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00357053 sec
      iterations=10000000... time=0.0360192 sec
      iterations=100000000... time=0.352321 sec
      iterations=300000000... time=1.06995 sec
      result: 8.97238 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00221867 sec
      iterations=10000000... time=0.0220403 sec
      iterations=100000000... time=0.220804 sec
      iterations=500000000... time=1.06655 sec
      result: 7.50085 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000161414 sec
      iterations=10000... time=0.00156564 sec
      iterations=100000... time=0.0158422 sec
      iterations=1000000... time=0.156581 sec
      iterations=7000000... time=1.07391 sec
      result: 1.53415 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=0.00068646 sec
      iterations=10000... time=0.00660488 sec
      iterations=100000... time=0.0636841 sec
      iterations=1000000... time=0.646632 sec
      iterations=2000000... time=1.30506 sec
      result: 6.52532 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=3.601e-06 sec
      iterations=100... time=3.4103e-05 sec
      iterations=1000... time=0.00033893 sec
      iterations=10000... time=0.00351701 sec
      iterations=100000... time=0.0353763 sec
      iterations=1000000... time=0.351833 sec
      iterations=3000000... time=1.06038 sec
      result: 69.53 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=2.1702e-05 sec
      iterations=10... time=0.000189917 sec
      iterations=100... time=0.00171745 sec
      iterations=1000... time=0.017578 sec
      iterations=10000... time=0.179917 sec
      iterations=60000... time=1.09366 sec
      result: 43.145 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.2e-06 sec
      iterations=10000... time=2.9903e-05 sec
      iterations=100000... time=0.00033653 sec
      iterations=1000000... time=0.00321768 sec
      iterations=10000000... time=0.0308988 sec
      iterations=100000000... time=0.311187 sec
      iterations=400000000... time=1.25276 sec
      result: 0.391487 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=3.0903e-05 sec
      iterations=10000... time=0.000179716 sec
      iterations=100000... time=0.00161314 sec
      iterations=1000000... time=0.0163385 sec
      iterations=10000000... time=0.167894 sec
      iterations=70000000... time=1.16648 sec
      result: 2.083 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=3e-07 sec
      iterations=10... time=1.9e-06 sec
      iterations=100... time=1.6802e-05 sec
      iterations=1000... time=0.000166614 sec
      iterations=10000... time=0.00177675 sec
      iterations=100000... time=0.0173473 sec
      iterations=1000000... time=0.171112 sec
      iterations=6000000... time=1.05892 sec
      result: 139.251 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=2.3102e-05 sec
      iterations=10... time=0.000234219 sec
      iterations=100... time=0.00233759 sec
      iterations=1000... time=0.0230992 sec
      iterations=10000... time=0.221831 sec
      iterations=50000... time=0.963902 sec
      iterations=100000... time=1.74859 sec
      result: 44.9751 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=3.0502e-05 sec
      iterations=10... time=0.000230419 sec
      iterations=100... time=0.00227319 sec
      iterations=1000... time=0.023804 sec
      iterations=10000... time=0.238141 sec
      iterations=50000... time=1.18577 sec
      result: 0.0728642 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*37^3 grid points, 1*810448 bytes):
      iterations=1... time=0.000208817 sec
      iterations=10... time=0.00194296 sec
      iterations=100... time=0.0192305 sec
      iterations=1000... time=0.192183 sec
      iterations=6000... time=1.15181 sec
      result: 0.263862 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00444357 sec
      iterations=10... time=0.0423543 sec
      iterations=100... time=0.439328 sec
      iterations=300... time=1.32248 sec
      result: 0.401872 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00218538 sec
      iterations=10000000... time=0.0159179 sec
      iterations=100000000... time=0.15968 sec
      iterations=700000000... time=1.09654 sec
      iterations=700000000... time=1.10419 sec
      result: -183.098 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00348374 sec
      iterations=10000000... time=0.0338086 sec
      iterations=100000000... time=0.341706 sec
      iterations=300000000... time=1.05653 sec
      result: 9.08634 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00187165 sec
      iterations=10000000... time=0.0198139 sec
      iterations=100000000... time=0.214764 sec
      iterations=500000000... time=1.07792 sec
      result: 7.42172 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000161013 sec
      iterations=10000... time=0.00160378 sec
      iterations=100000... time=0.0159559 sec
      iterations=1000000... time=0.16038 sec
      iterations=7000000... time=1.12379 sec
      result: 1.60541 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=0.000678006 sec
      iterations=10000... time=0.00670016 sec
      iterations=100000... time=0.0669895 sec
      iterations=1000000... time=0.66926 sec
      iterations=2000000... time=1.3317 sec
      result: 6.65851 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6.5e-07 sec
      iterations=10... time=3.85e-06 sec
      iterations=100... time=3.6753e-05 sec
      iterations=1000... time=0.00036603 sec
      iterations=10000... time=0.0054952 sec
      iterations=100000... time=0.0390277 sec
      iterations=1000000... time=0.377527 sec
      iterations=3000000... time=1.12513 sec
      result: 65.5281 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=2.72515e-05 sec
      iterations=10... time=0.00024967 sec
      iterations=100... time=0.00227559 sec
      iterations=1000... time=0.0204556 sec
      iterations=10000... time=0.19227 sec
      iterations=60000... time=1.14318 sec
      result: 41.2759 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=5.05e-06 sec
      iterations=10000... time=4.5104e-05 sec
      iterations=100000... time=0.000447288 sec
      iterations=1000000... time=0.00382172 sec
      iterations=10000000... time=0.0315622 sec
      iterations=100000000... time=0.321518 sec
      iterations=300000000... time=0.960244 sec
      iterations=600000000... time=1.93325 sec
      result: 0.40276 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=3.5403e-05 sec
      iterations=10000... time=0.000174965 sec
      iterations=100000... time=0.00172004 sec
      iterations=1000000... time=0.0171136 sec
      iterations=10000000... time=0.170397 sec
      iterations=60000000... time=1.0283 sec
      result: 2.14229 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8.005e-07 sec
      iterations=10... time=4.7e-06 sec
      iterations=100... time=2.48015e-05 sec
      iterations=1000... time=0.000183015 sec
      iterations=10000... time=0.00186 sec
      iterations=100000... time=0.018358 sec
      iterations=1000000... time=0.182615 sec
      iterations=6000000... time=1.10668 sec
      result: 133.242 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=3.4153e-05 sec
      iterations=10... time=0.000346329 sec
      iterations=100... time=0.00341323 sec
      iterations=1000... time=0.0324352 sec
      iterations=10000... time=0.26142 sec
      iterations=40000... time=0.796935 sec
      iterations=80000... time=1.59631 sec
      result: 39.4124 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=4.35e-06 sec
      iterations=10... time=3.8503e-05 sec
      iterations=100... time=0.000433236 sec
      iterations=1000... time=0.0036896 sec
      iterations=10000... time=0.0298605 sec
      iterations=100000... time=0.298324 sec
      iterations=400000... time=1.19361 sec
      result: 0.2443 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*29^3 grid points, 2*390224 bytes):
      iterations=1... time=3.15025e-05 sec
      iterations=10... time=0.000309425 sec
      iterations=100... time=0.00298665 sec
      iterations=1000... time=0.0301425 sec
      iterations=10000... time=0.30019 sec
      iterations=40000... time=1.20684 sec
      result: 0.808362 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00112004 sec
      iterations=10... time=0.0103723 sec
      iterations=100... time=0.107964 sec
      iterations=1000... time=1.09896 sec
      result: 1.61203 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu Sep  9 00:37:26 UTC 2021
+ echo Done.
Done.
  Elapsed time: 52.6 s
