# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 78
attribute \top 1
attribute \src "dut.sv:1.1-39.10"
module \gen_test7
  attribute \src "dut.sv:2.12-2.16"
  attribute \reg 1
  wire width 3 \out1
  attribute \src "dut.sv:3.12-3.16"
  attribute \reg 1
  wire width 3 \out2
  attribute \src "dut.sv:4.13-4.17"
  wire width 3 \out3
  wire width 3 \cond.sub_out1
  wire width 3 \cond.sub_out2
  wire width 3 \cond.sub_out3
  attribute \src "dut.sv:17.23-17.24"
  wire width 32 \proc.x
  connect \proc.x 2
  connect \cond.sub_out3 3'111
  connect \cond.sub_out2 3'010
  connect \cond.sub_out1 3'100
  connect \out3 3'111
  connect \out2 3'010
  connect \out1 3'100
end
