Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Sep 19 19:48:54 2025
| Host         : jadem4ci running 64-bit unknown
| Command      : report_timing -file ../../../reports/FPGA-Vivado/otbn/timing.txt
| Design       : otbn
| Device       : 7k160t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 u_otbn_core/u_otbn_instruction_fetch/u_rf_predec_bignum_flop/q_o_reg[94]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@13.158ns period=26.316ns})
  Destination:            u_otbn_core/u_otbn_rf_bignum/gen_rf_bignum_ff.u_otbn_rf_bignum_inner/g_rf[0].rf_reg[0][193]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@13.158ns period=26.316ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.316ns  (clk_i rise@26.316ns - clk_i rise@0.000ns)
  Data Path Delay:        26.076ns  (logic 10.552ns (40.466%)  route 15.524ns (59.534%))
  Logic Levels:           35  (CARRY4=15 DSP48E1=4 LUT3=4 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 27.995 - 26.316 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=15890, unset)        1.598     1.598    u_otbn_core/u_otbn_instruction_fetch/u_rf_predec_bignum_flop/clk_i
    SLICE_X46Y54         FDCE                                         r  u_otbn_core/u_otbn_instruction_fetch/u_rf_predec_bignum_flop/q_o_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDCE (Prop_fdce_C_Q)         0.308     1.906 r  u_otbn_core/u_otbn_instruction_fetch/u_rf_predec_bignum_flop/q_o_reg[94]/Q
                         net (fo=315, routed)         2.491     4.397    u_otbn_core/u_otbn_instruction_fetch/u_rf_predec_bignum_flop/q_o_reg[95]_0[94]
    SLICE_X5Y6           LUT4 (Prop_lut4_I0_O)        0.053     4.450 r  u_otbn_core/u_otbn_instruction_fetch/u_rf_predec_bignum_flop/u_rd_mux_a/out_o0_inferred__44/mul_res__0_i_1228/O
                         net (fo=1, routed)           0.406     4.856    u_otbn_core/u_otbn_instruction_fetch/u_rf_predec_bignum_flop/u_rd_mux_a/out_o0_inferred__44/mul_res__0_i_1228_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I0_O)        0.053     4.909 r  u_otbn_core/u_otbn_instruction_fetch/u_rf_predec_bignum_flop/u_rd_mux_a/out_o0_inferred__44/mul_res__0_i_782/O
                         net (fo=1, routed)           0.354     5.263    u_otbn_core/u_otbn_instruction_fetch/u_rf_predec_bignum_flop/u_rd_mux_a/out_o0_inferred__44/mul_res__0_i_782_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.053     5.316 r  u_otbn_core/u_otbn_instruction_fetch/u_rf_predec_bignum_flop/u_rd_mux_a/out_o0_inferred__44/mul_res__0_i_472/O
                         net (fo=1, routed)           0.460     5.776    u_otbn_core/u_otbn_instruction_fetch/u_rf_predec_bignum_flop/u_rd_mux_a/out_o0_inferred__44/mul_res__0_i_472_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I4_O)        0.053     5.829 r  u_otbn_core/u_otbn_instruction_fetch/u_rf_predec_bignum_flop/u_rd_mux_a/out_o0_inferred__44/mul_res__0_i_249/O
                         net (fo=1, routed)           1.616     7.445    u_otbn_core/u_otbn_instruction_fetch/u_rf_predec_bignum_flop/u_rd_mux_a/out_o0_inferred__44/mul_res__0_i_249_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.053     7.498 r  u_otbn_core/u_otbn_instruction_fetch/u_rf_predec_bignum_flop/u_rd_mux_a/out_o0_inferred__44/mul_res__0_i_107/O
                         net (fo=12, routed)          1.040     8.538    u_otbn_core/u_otbn_mac_bignum/mul/rd_data_a_intg_o[38]
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.053     8.591 r  u_otbn_core/u_otbn_mac_bignum/mul/mul_res__0_i_26/O
                         net (fo=4, routed)           0.816     9.407    u_otbn_core/u_otbn_mac_bignum/mul/mul_op_a[38]
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      3.421    12.828 r  u_otbn_core/u_otbn_mac_bignum/mul/mul_res__3/PCOUT[47]
                         net (fo=1, routed)           0.000    12.828    u_otbn_core/u_otbn_mac_bignum/mul/mul_res__3_n_106
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    14.280 r  u_otbn_core/u_otbn_mac_bignum/mul/mul_res__4/PCOUT[47]
                         net (fo=1, routed)           0.000    14.280    u_otbn_core/u_otbn_mac_bignum/mul/mul_res__4_n_106
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    15.732 r  u_otbn_core/u_otbn_mac_bignum/mul/mul_res__5/PCOUT[47]
                         net (fo=1, routed)           0.000    15.732    u_otbn_core/u_otbn_mac_bignum/mul/mul_res__5_n_106
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.286    17.018 r  u_otbn_core/u_otbn_mac_bignum/mul/mul_res__6/P[8]
                         net (fo=3, routed)           0.758    17.775    u_otbn_core/u_otbn_mac_bignum/mul/p_1_in[76]
    SLICE_X72Y54         LUT3 (Prop_lut3_I0_O)        0.053    17.828 r  u_otbn_core/u_otbn_mac_bignum/mul/g_rf[0].rf[0][97]_i_51/O
                         net (fo=2, routed)           0.467    18.296    u_otbn_core/u_otbn_mac_bignum/mul/g_rf[0].rf[0][97]_i_51_n_0
    SLICE_X72Y54         LUT5 (Prop_lut5_I4_O)        0.053    18.349 r  u_otbn_core/u_otbn_mac_bignum/mul/g_rf[0].rf[0][97]_i_41/O
                         net (fo=2, routed)           0.522    18.871    u_otbn_core/u_otbn_mac_bignum/mul/g_rf[0].rf[0][97]_i_41_n_0
    SLICE_X69Y54         LUT6 (Prop_lut6_I0_O)        0.053    18.924 r  u_otbn_core/u_otbn_mac_bignum/mul/g_rf[0].rf[0][97]_i_45/O
                         net (fo=1, routed)           0.000    18.924    u_otbn_core/u_otbn_mac_bignum/mul/g_rf[0].rf[0][97]_i_45_n_0
    SLICE_X69Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    19.237 r  u_otbn_core/u_otbn_mac_bignum/mul/g_rf[0].rf_reg[0][97]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.237    u_otbn_core/u_otbn_mac_bignum/mul/g_rf[0].rf_reg[0][97]_i_25_n_0
    SLICE_X69Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.295 r  u_otbn_core/u_otbn_mac_bignum/mul/g_rf[0].rf_reg[0][101]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.295    u_otbn_core/u_otbn_mac_bignum/mul/g_rf[0].rf_reg[0][101]_i_25_n_0
    SLICE_X69Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.353 r  u_otbn_core/u_otbn_mac_bignum/mul/g_rf[0].rf_reg[0][105]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.353    u_otbn_core/u_otbn_mac_bignum/mul/g_rf[0].rf_reg[0][105]_i_25_n_0
    SLICE_X69Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.411 r  u_otbn_core/u_otbn_mac_bignum/mul/g_rf[0].rf_reg[0][109]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.411    u_otbn_core/u_otbn_mac_bignum/mul/g_rf[0].rf_reg[0][109]_i_25_n_0
    SLICE_X69Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.469 r  u_otbn_core/u_otbn_mac_bignum/mul/g_rf[0].rf_reg[0][120]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.469    u_otbn_core/u_otbn_mac_bignum/mul/g_rf[0].rf_reg[0][120]_i_25_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.527 r  u_otbn_core/u_otbn_mac_bignum/mul/g_rf[0].rf_reg[0][124]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.527    u_otbn_core/u_otbn_mac_bignum/mul/g_rf[0].rf_reg[0][124]_i_25_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    19.740 r  u_otbn_core/u_otbn_mac_bignum/mul/g_rf[0].rf_reg[0][128]_i_25/O[1]
                         net (fo=8, routed)           0.646    20.386    u_otbn_core/u_otbn_mac_bignum/mul/mul_res__15[38]
    SLICE_X68Y63         LUT4 (Prop_lut4_I0_O)        0.152    20.538 r  u_otbn_core/u_otbn_mac_bignum/mul/g_rf[0].rf[0][124]_i_12/O
                         net (fo=1, routed)           0.467    21.005    u_otbn_mac_bignum/adder_op_a[102]
    SLICE_X67Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239    21.244 r  u_otbn_mac_bignum/g_rf[0].rf_reg[0][124]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.244    u_otbn_mac_bignum/g_rf[0].rf_reg[0][124]_i_7_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.302 r  u_otbn_mac_bignum/g_rf[0].rf_reg[0][128]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.302    u_otbn_mac_bignum/g_rf[0].rf_reg[0][128]_i_7_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.360 r  u_otbn_mac_bignum/g_rf[0].rf_reg[0][132]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.360    u_otbn_mac_bignum/g_rf[0].rf_reg[0][132]_i_7_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.418 r  u_otbn_mac_bignum/g_rf[0].rf_reg[0][136]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.418    u_otbn_mac_bignum/g_rf[0].rf_reg[0][136]_i_7_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.476 r  u_otbn_mac_bignum/g_rf[0].rf_reg[0][140]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.476    u_otbn_mac_bignum/g_rf[0].rf_reg[0][140]_i_7_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.534 r  u_otbn_mac_bignum/g_rf[0].rf_reg[0][144]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.534    u_otbn_mac_bignum/g_rf[0].rf_reg[0][144]_i_7_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.592 r  u_otbn_mac_bignum/g_rf[0].rf_reg[0][148]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.592    u_otbn_core/u_otbn_mac_bignum/g_flag_groups[0].flags_q[0][Z]_i_95[0]
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    21.771 r  u_otbn_core/u_otbn_mac_bignum/acc_intg_q_reg[304]_i_7/CO[0]
                         net (fo=172, routed)         1.053    22.824    u_otbn_core/u_otbn_mac_bignum/u_otbn_mac_bignum/g_rf[0].rf_reg[0][148]_i_9[0]
    SLICE_X63Y57         LUT3 (Prop_lut3_I1_O)        0.157    22.981 r  u_otbn_core/u_otbn_mac_bignum/acc_intg_q[183]_i_3/O
                         net (fo=5, routed)           0.761    23.742    u_otbn_core/u_otbn_instruction_fetch/u_insn_fetch_resp_data_intg_flop/mac_bignum_operation_result[27]
    SLICE_X64Y48         LUT5 (Prop_lut5_I4_O)        0.053    23.795 r  u_otbn_core/u_otbn_instruction_fetch/u_insn_fetch_resp_data_intg_flop/g_rf[0].rf[0][183]_i_7/O
                         net (fo=1, routed)           0.732    24.527    u_otbn_core/u_otbn_rnd/u_xoshiro256pp/rf_bignum_wr_data_no_intg_ctrl[27]
    SLICE_X64Y35         LUT3 (Prop_lut3_I2_O)        0.053    24.580 r  u_otbn_core/u_otbn_rnd/u_xoshiro256pp/g_rf[0].rf[0][183]_i_3/O
                         net (fo=4, routed)           1.162    25.741    u_otbn_core/u_otbn_rnd/u_xoshiro256pp/data_i[21]
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.053    25.794 r  u_otbn_core/u_otbn_rnd/u_xoshiro256pp/g_rf[0].rf[0][193]_i_6/O
                         net (fo=1, routed)           0.336    26.131    u_otbn_core/u_otbn_rnd/u_xoshiro256pp/g_rf[0].rf[0][193]_i_6_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.053    26.184 r  u_otbn_core/u_otbn_rnd/u_xoshiro256pp/g_rf[0].rf[0][193]_i_3/O
                         net (fo=1, routed)           0.472    26.656    u_otbn_core/u_otbn_instruction_fetch/u_insn_fetch_resp_data_intg_flop/g_rf[0].rf_reg[0][311]_0[5]
    SLICE_X56Y17         LUT3 (Prop_lut3_I1_O)        0.053    26.709 r  u_otbn_core/u_otbn_instruction_fetch/u_insn_fetch_resp_data_intg_flop/g_rf[0].rf[0][193]_i_1/O
                         net (fo=32, routed)          0.966    27.674    u_otbn_core/u_otbn_rf_bignum/gen_rf_bignum_ff.u_otbn_rf_bignum_inner/wr_data_intg_mux_out[193]
    SLICE_X47Y6          FDRE                                         r  u_otbn_core/u_otbn_rf_bignum/gen_rf_bignum_ff.u_otbn_rf_bignum_inner/g_rf[0].rf_reg[0][193]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     26.316    26.316 r  
                                                      0.000    26.316 r  clk_i (IN)
                         net (fo=15890, unset)        1.679    27.995    u_otbn_core/u_otbn_rf_bignum/gen_rf_bignum_ff.u_otbn_rf_bignum_inner/clk_i
    SLICE_X47Y6          FDRE                                         r  u_otbn_core/u_otbn_rf_bignum/gen_rf_bignum_ff.u_otbn_rf_bignum_inner/g_rf[0].rf_reg[0][193]/C
                         clock pessimism              0.012    28.007    
                         clock uncertainty           -0.035    27.972    
    SLICE_X47Y6          FDRE (Setup_fdre_C_D)       -0.045    27.927    u_otbn_core/u_otbn_rf_bignum/gen_rf_bignum_ff.u_otbn_rf_bignum_inner/g_rf[0].rf_reg[0][193]
  -------------------------------------------------------------------
                         required time                         27.927    
                         arrival time                         -27.674    
  -------------------------------------------------------------------
                         slack                                  0.252    




