// Seed: 3362190549
module module_0 (
    input wire id_0,
    input wand id_1
    , id_3
);
  wire id_4;
  always @(posedge !id_0) #1;
  wire id_6;
  assign id_5 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1
);
  assign id_1 = id_0;
  uwire id_3;
  assign id_1 = id_3;
  supply0 id_4;
  wire id_5;
  id_6(
      .id_0(1), .id_1(1), .id_2(~(1)), .id_3(1), .id_4(id_5), .id_5(((id_0)))
  );
  module_0 modCall_1 (
      id_3,
      id_0
  );
endmodule
