$date
	Sat Dec 16 13:10:03 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module full_adder $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # carry_in $end
$var wire 1 $ carry_out $end
$var wire 1 % c $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#1
1%
1#
#2
0#
1"
#3
0%
1$
1#
#4
0$
1%
0#
0"
1!
#5
0%
1$
1#
#6
0#
1"
#7
1%
1#
#9
