#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon May 22 11:35:31 2017
# Process ID: 4869
# Current directory: /home/tage/git/NoC/programmableCh/dfs/project/project.runs/BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0_synth_1
# Command line: vivado -log BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0.tcl
# Log file: /home/tage/git/NoC/programmableCh/dfs/project/project.runs/BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0_synth_1/BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0.vds
# Journal file: /home/tage/git/NoC/programmableCh/dfs/project/project.runs/BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0.tcl -notrace
Command: synth_design -top BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4952 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1101.621 ; gain = 189.301 ; free physical = 1719 ; free virtual = 124224
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0/synth/BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0.vhd:149]
	Parameter C_S00_AXI_BASEADDR bound to: 1879179264 - type: integer 
	Parameter C_S00_AXI_HIGHADDR bound to: 1879310335 - type: integer 
	Parameter C_S01_AXI_BASEADDR bound to: 1879179264 - type: integer 
	Parameter C_S01_AXI_HIGHADDR bound to: 1879310335 - type: integer 
	Parameter C_S02_AXI_BASEADDR bound to: 1879179264 - type: integer 
	Parameter C_S02_AXI_HIGHADDR bound to: 1879310335 - type: integer 
	Parameter C_S03_AXI_BASEADDR bound to: 1879179264 - type: integer 
	Parameter C_S03_AXI_HIGHADDR bound to: 1879310335 - type: integer 
INFO: [Synth 8-3491] module 'kth_axi_Mesh_2D_Nostrum_2x2x1' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_axi_Mesh_2D_Nostrum_2x2x1.vhd:32' bound to instance 'U0' of component 'kth_axi_Mesh_2D_Nostrum_2x2x1' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0/synth/BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0.vhd:344]
INFO: [Synth 8-638] synthesizing module 'kth_axi_Mesh_2D_Nostrum_2x2x1' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_axi_Mesh_2D_Nostrum_2x2x1.vhd:143]
	Parameter C_S00_AXI_BASEADDR bound to: 1879179264 - type: integer 
	Parameter C_S00_AXI_HIGHADDR bound to: 1879310335 - type: integer 
	Parameter C_S01_AXI_BASEADDR bound to: 1879179264 - type: integer 
	Parameter C_S01_AXI_HIGHADDR bound to: 1879310335 - type: integer 
	Parameter C_S02_AXI_BASEADDR bound to: 1879179264 - type: integer 
	Parameter C_S02_AXI_HIGHADDR bound to: 1879310335 - type: integer 
	Parameter C_S03_AXI_BASEADDR bound to: 1879179264 - type: integer 
	Parameter C_S03_AXI_HIGHADDR bound to: 1879310335 - type: integer 
INFO: [Synth 8-3491] module 'kth_axi_Mesh_2D_Nostrum_noc' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_axi_Mesh_2D_Nostrum_noc.vhd:31' bound to instance 'NOC' of component 'kth_axi_Mesh_2D_Nostrum_noc' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_axi_Mesh_2D_Nostrum_2x2x1.vhd:215]
INFO: [Synth 8-638] synthesizing module 'kth_axi_Mesh_2D_Nostrum_noc' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_axi_Mesh_2D_Nostrum_noc.vhd:68]
INFO: [Synth 8-3491] module 'NoC_Mesh_2D_Nostrum' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum.vhd:29' bound to instance 'UNoC' of component 'NoC_Mesh_2D_Nostrum' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_axi_Mesh_2D_Nostrum_noc.vhd:142]
INFO: [Synth 8-638] synthesizing module 'NoC_Mesh_2D_Nostrum' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum.vhd:37]
	Parameter Col bound to: 0 - type: integer 
	Parameter Row bound to: 0 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
	Parameter inbuffer bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:30' bound to instance 'UD' of component 'NoC_Mesh_3D_Nostrum_Switch' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum.vhd:59]
INFO: [Synth 8-638] synthesizing module 'NoC_Mesh_3D_Nostrum_Switch' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:43]
	Parameter Col bound to: 0 - type: integer 
	Parameter Row bound to: 0 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 0 - type: integer 
	Parameter Col bound to: 0 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_recv' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:30' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_recv' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:126]
INFO: [Synth 8-638] synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 0 - type: integer 
	Parameter Col bound to: 0 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv' (1#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 0 - type: integer 
	Parameter Col bound to: 0 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_recv' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:30' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_recv' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:126]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 0 - type: integer 
	Parameter Col bound to: 0 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_recv' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:30' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_recv' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:126]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 0 - type: integer 
	Parameter Col bound to: 0 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_recv' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:30' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_recv' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:126]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 0 - type: integer 
	Parameter Col bound to: 0 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_recv' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:30' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_recv' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:126]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 0 - type: integer 
	Parameter Col bound to: 0 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_recv' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:30' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_recv' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:126]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 0 - type: integer 
	Parameter Col bound to: 0 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_recv' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:30' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_recv' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:126]
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_xmitter' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_xmitter.vhd:27' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_xmitter' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:138]
INFO: [Synth 8-638] synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_xmitter' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_xmitter.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_xmitter' (2#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_xmitter.vhd:34]
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_xmitter' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_xmitter.vhd:27' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_xmitter' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:138]
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_xmitter' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_xmitter.vhd:27' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_xmitter' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:138]
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_xmitter' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_xmitter.vhd:27' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_xmitter' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:138]
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_xmitter' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_xmitter.vhd:27' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_xmitter' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:138]
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_xmitter' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_xmitter.vhd:27' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_xmitter' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:138]
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_xmitter' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_xmitter.vhd:27' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_xmitter' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:138]
INFO: [Synth 8-226] default block is never used [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'NoC_Mesh_3D_Nostrum_Switch' (3#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:43]
	Parameter Col bound to: 0 - type: integer 
	Parameter Row bound to: 1 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
	Parameter inbuffer bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:30' bound to instance 'UD' of component 'NoC_Mesh_3D_Nostrum_Switch' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum.vhd:59]
INFO: [Synth 8-638] synthesizing module 'NoC_Mesh_3D_Nostrum_Switch__parameterized1' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:43]
	Parameter Col bound to: 0 - type: integer 
	Parameter Row bound to: 1 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 1 - type: integer 
	Parameter Col bound to: 0 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_recv' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:30' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_recv' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:126]
INFO: [Synth 8-638] synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized7' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 1 - type: integer 
	Parameter Col bound to: 0 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized7' (3#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 1 - type: integer 
	Parameter Col bound to: 0 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_recv' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:30' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_recv' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:126]
INFO: [Synth 8-638] synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized9' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 1 - type: integer 
	Parameter Col bound to: 0 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized9' (3#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 1 - type: integer 
	Parameter Col bound to: 0 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_recv' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:30' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_recv' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:126]
INFO: [Synth 8-638] synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized11' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 1 - type: integer 
	Parameter Col bound to: 0 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized11' (3#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 1 - type: integer 
	Parameter Col bound to: 0 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_recv' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:30' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_recv' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:126]
INFO: [Synth 8-638] synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized13' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 1 - type: integer 
	Parameter Col bound to: 0 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized13' (3#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 1 - type: integer 
	Parameter Col bound to: 0 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_recv' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:30' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_recv' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:126]
INFO: [Synth 8-638] synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized15' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 1 - type: integer 
	Parameter Col bound to: 0 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized15' (3#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 1 - type: integer 
	Parameter Col bound to: 0 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_recv' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:30' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_recv' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:126]
INFO: [Synth 8-638] synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized17' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 1 - type: integer 
	Parameter Col bound to: 0 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized17' (3#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 1 - type: integer 
	Parameter Col bound to: 0 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_recv' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:30' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_recv' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:126]
INFO: [Synth 8-638] synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized19' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 1 - type: integer 
	Parameter Col bound to: 0 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized19' (3#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_xmitter' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_xmitter.vhd:27' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_xmitter' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:138]
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_xmitter' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_xmitter.vhd:27' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_xmitter' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:138]
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_xmitter' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_xmitter.vhd:27' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_xmitter' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:138]
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_xmitter' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_xmitter.vhd:27' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_xmitter' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:138]
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_xmitter' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_xmitter.vhd:27' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_xmitter' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:138]
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_xmitter' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_xmitter.vhd:27' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_xmitter' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:138]
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_xmitter' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_xmitter.vhd:27' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_xmitter' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:138]
INFO: [Synth 8-226] default block is never used [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'NoC_Mesh_3D_Nostrum_Switch__parameterized1' (3#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:43]
	Parameter Col bound to: 1 - type: integer 
	Parameter Row bound to: 0 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
	Parameter inbuffer bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:30' bound to instance 'UD' of component 'NoC_Mesh_3D_Nostrum_Switch' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum.vhd:59]
INFO: [Synth 8-638] synthesizing module 'NoC_Mesh_3D_Nostrum_Switch__parameterized3' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:43]
	Parameter Col bound to: 1 - type: integer 
	Parameter Row bound to: 0 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 0 - type: integer 
	Parameter Col bound to: 1 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_recv' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:30' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_recv' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:126]
INFO: [Synth 8-638] synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized21' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 0 - type: integer 
	Parameter Col bound to: 1 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized21' (3#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 0 - type: integer 
	Parameter Col bound to: 1 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_recv' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:30' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_recv' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:126]
INFO: [Synth 8-638] synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized23' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 0 - type: integer 
	Parameter Col bound to: 1 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized23' (3#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 0 - type: integer 
	Parameter Col bound to: 1 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_recv' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:30' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_recv' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:126]
INFO: [Synth 8-638] synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized25' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 0 - type: integer 
	Parameter Col bound to: 1 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized25' (3#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 0 - type: integer 
	Parameter Col bound to: 1 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_recv' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:30' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_recv' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:126]
INFO: [Synth 8-638] synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized27' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 0 - type: integer 
	Parameter Col bound to: 1 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized27' (3#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 0 - type: integer 
	Parameter Col bound to: 1 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_recv' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:30' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_recv' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:126]
INFO: [Synth 8-638] synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized29' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 0 - type: integer 
	Parameter Col bound to: 1 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized29' (3#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 0 - type: integer 
	Parameter Col bound to: 1 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_recv' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:30' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_recv' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:126]
INFO: [Synth 8-638] synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized31' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 0 - type: integer 
	Parameter Col bound to: 1 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized31' (3#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 0 - type: integer 
	Parameter Col bound to: 1 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_recv' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:30' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_recv' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:126]
INFO: [Synth 8-638] synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized33' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 0 - type: integer 
	Parameter Col bound to: 1 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized33' (3#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_xmitter' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_xmitter.vhd:27' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_xmitter' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:138]
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_xmitter' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_xmitter.vhd:27' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_xmitter' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:138]
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_xmitter' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_xmitter.vhd:27' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_xmitter' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:138]
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_xmitter' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_xmitter.vhd:27' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_xmitter' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:138]
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_xmitter' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_xmitter.vhd:27' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_xmitter' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:138]
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_xmitter' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_xmitter.vhd:27' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_xmitter' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:138]
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_xmitter' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_xmitter.vhd:27' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_xmitter' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:138]
INFO: [Synth 8-226] default block is never used [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'NoC_Mesh_3D_Nostrum_Switch__parameterized3' (3#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:43]
	Parameter Col bound to: 1 - type: integer 
	Parameter Row bound to: 1 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
	Parameter inbuffer bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:30' bound to instance 'UD' of component 'NoC_Mesh_3D_Nostrum_Switch' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum.vhd:59]
INFO: [Synth 8-638] synthesizing module 'NoC_Mesh_3D_Nostrum_Switch__parameterized5' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:43]
	Parameter Col bound to: 1 - type: integer 
	Parameter Row bound to: 1 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 1 - type: integer 
	Parameter Col bound to: 1 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_recv' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:30' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_recv' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:126]
INFO: [Synth 8-638] synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized35' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 1 - type: integer 
	Parameter Col bound to: 1 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized35' (3#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 1 - type: integer 
	Parameter Col bound to: 1 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_recv' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:30' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_recv' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:126]
INFO: [Synth 8-638] synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized37' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 1 - type: integer 
	Parameter Col bound to: 1 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized37' (3#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 1 - type: integer 
	Parameter Col bound to: 1 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_recv' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:30' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_recv' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:126]
INFO: [Synth 8-638] synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized39' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 1 - type: integer 
	Parameter Col bound to: 1 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized39' (3#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 1 - type: integer 
	Parameter Col bound to: 1 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_recv' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:30' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_recv' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:126]
INFO: [Synth 8-638] synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized41' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 1 - type: integer 
	Parameter Col bound to: 1 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized41' (3#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 1 - type: integer 
	Parameter Col bound to: 1 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_recv' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:30' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_recv' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:126]
INFO: [Synth 8-638] synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized43' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 1 - type: integer 
	Parameter Col bound to: 1 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized43' (3#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 1 - type: integer 
	Parameter Col bound to: 1 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_recv' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:30' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_recv' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:126]
INFO: [Synth 8-638] synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized45' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 1 - type: integer 
	Parameter Col bound to: 1 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized45' (3#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 1 - type: integer 
	Parameter Col bound to: 1 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_recv' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:30' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_recv' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:126]
INFO: [Synth 8-638] synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized47' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
	Parameter inbuffer bound to: 1 - type: integer 
	Parameter Row bound to: 1 - type: integer 
	Parameter Col bound to: 1 - type: integer 
	Parameter Layer bound to: 0 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'NoC_Mesh_3D_Nostrum_Switch_recv__parameterized47' (3#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_recv.vhd:44]
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_xmitter' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_xmitter.vhd:27' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_xmitter' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:138]
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_xmitter' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_xmitter.vhd:27' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_xmitter' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:138]
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_xmitter' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_xmitter.vhd:27' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_xmitter' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:138]
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_xmitter' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_xmitter.vhd:27' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_xmitter' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:138]
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_xmitter' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_xmitter.vhd:27' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_xmitter' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:138]
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_xmitter' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_xmitter.vhd:27' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_xmitter' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:138]
INFO: [Synth 8-3491] module 'NoC_Mesh_3D_Nostrum_Switch_xmitter' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch_xmitter.vhd:27' bound to instance 'dir' of component 'NoC_Mesh_3D_Nostrum_Switch_xmitter' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:138]
INFO: [Synth 8-226] default block is never used [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'NoC_Mesh_3D_Nostrum_Switch__parameterized5' (3#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum_Switch.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'NoC_Mesh_2D_Nostrum' (4#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/NoC_Mesh_2D_Nostrum.vhd:37]
	Parameter rni_number bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'kth_axi_Nostrum_rni' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_axi_Nostrum_rni.vhd:32' bound to instance 'URNI' of component 'kth_axi_Nostrum_rni' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_axi_Mesh_2D_Nostrum_noc.vhd:153]
INFO: [Synth 8-638] synthesizing module 'kth_axi_Nostrum_rni' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_axi_Nostrum_rni.vhd:126]
	Parameter rni_number bound to: 0 - type: integer 
	Parameter rni_pos bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'kth_Nostrum_rni' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_Nostrum_rni.vhd:29' bound to instance 'USER_LOGIC' of component 'kth_Nostrum_rni' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_axi_Nostrum_rni.vhd:387]
INFO: [Synth 8-638] synthesizing module 'kth_Nostrum_rni' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_Nostrum_rni.vhd:65]
	Parameter rni_pos bound to: 0 - type: integer 
	Parameter width_data_a bound to: 32 - type: integer 
	Parameter width_data_b bound to: 32 - type: integer 
	Parameter width_byteena_a bound to: 4 - type: integer 
	Parameter width_byteena_b bound to: 4 - type: integer 
	Parameter width_address_a bound to: 9 - type: integer 
	Parameter width_address_b bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'memory_dual_port' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:108' bound to instance 'send_buffer' of component 'memory_dual_port' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_Nostrum_rni.vhd:398]
INFO: [Synth 8-638] synthesizing module 'memory_dual_port' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:143]
	Parameter width_data_a bound to: 32 - type: integer 
	Parameter width_data_b bound to: 32 - type: integer 
	Parameter width_byteena_a bound to: 4 - type: integer 
	Parameter width_byteena_b bound to: 4 - type: integer 
	Parameter width_address_a bound to: 9 - type: integer 
	Parameter width_address_b bound to: 9 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: statements in entity [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:138]
	Parameter width bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'rams_32b' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:13' bound to instance 'U' of component 'rams_32b' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:249]
INFO: [Synth 8-638] synthesizing module 'rams_32b' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:29]
	Parameter width bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rams_32b' (5#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'memory_dual_port' (6#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:143]
	Parameter width_data_a bound to: 32 - type: integer 
	Parameter width_data_b bound to: 32 - type: integer 
	Parameter width_byteena_a bound to: 4 - type: integer 
	Parameter width_byteena_b bound to: 4 - type: integer 
	Parameter width_address_a bound to: 10 - type: integer 
	Parameter width_address_b bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'memory_dual_port' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:108' bound to instance 'recv_buffer' of component 'memory_dual_port' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_Nostrum_rni.vhd:425]
INFO: [Synth 8-638] synthesizing module 'memory_dual_port__parameterized1' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:143]
	Parameter width_data_a bound to: 32 - type: integer 
	Parameter width_data_b bound to: 32 - type: integer 
	Parameter width_byteena_a bound to: 4 - type: integer 
	Parameter width_byteena_b bound to: 4 - type: integer 
	Parameter width_address_a bound to: 10 - type: integer 
	Parameter width_address_b bound to: 10 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: statements in entity [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:138]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'rams_32b' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:13' bound to instance 'U' of component 'rams_32b' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:249]
INFO: [Synth 8-638] synthesizing module 'rams_32b__parameterized1' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:29]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rams_32b__parameterized1' (6#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'memory_dual_port__parameterized1' (6#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:143]
	Parameter rni_pos bound to: 0 - type: integer 
	Parameter channel_size bound to: 7 - type: integer 
	Parameter flit_width bound to: 32 - type: integer 
	Parameter nr_of_recv_channels_size bound to: 2 - type: integer 
	Parameter nr_of_send_channels_size bound to: 2 - type: integer 
	Parameter send_buffer_size bound to: 9 - type: integer 
	Parameter recv_buffer_size bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'kth_interface_to_Nostrum_noc' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:33' bound to instance 'interface' of component 'kth_interface_to_Nostrum_noc' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_Nostrum_rni.vhd:478]
INFO: [Synth 8-638] synthesizing module 'kth_interface_to_Nostrum_noc' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:100]
	Parameter rni_pos bound to: 0 - type: integer 
	Parameter channel_size bound to: 7 - type: integer 
	Parameter flit_width bound to: 32 - type: integer 
	Parameter nr_of_recv_channels_size bound to: 2 - type: integer 
	Parameter nr_of_send_channels_size bound to: 2 - type: integer 
	Parameter send_buffer_size bound to: 9 - type: integer 
	Parameter recv_buffer_size bound to: 10 - type: integer 
WARNING: [Synth 8-614] signal 'synchronize_flag' is read in the process but is not in the sensitivity list [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:576]
WARNING: [Synth 8-614] signal 'clock_tick' is read in the process but is not in the sensitivity list [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:576]
WARNING: [Synth 8-614] signal 'toggle_bits_cpu_side' is read in the process but is not in the sensitivity list [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:576]
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:989]
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:994]
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:1019]
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:1048]
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:1084]
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:1112]
WARNING: [Synth 8-5858] RAM send_channel_info_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM recv_channel_info_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'kth_interface_to_Nostrum_noc' (7#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'kth_Nostrum_rni' (8#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_Nostrum_rni.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'kth_axi_Nostrum_rni' (9#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_axi_Nostrum_rni.vhd:126]
	Parameter rni_number bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'kth_axi_Nostrum_rni' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_axi_Nostrum_rni.vhd:32' bound to instance 'URNI' of component 'kth_axi_Nostrum_rni' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_axi_Mesh_2D_Nostrum_noc.vhd:153]
INFO: [Synth 8-638] synthesizing module 'kth_axi_Nostrum_rni__parameterized1' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_axi_Nostrum_rni.vhd:126]
	Parameter rni_number bound to: 2 - type: integer 
	Parameter rni_pos bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'kth_Nostrum_rni' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_Nostrum_rni.vhd:29' bound to instance 'USER_LOGIC' of component 'kth_Nostrum_rni' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_axi_Nostrum_rni.vhd:387]
INFO: [Synth 8-638] synthesizing module 'kth_Nostrum_rni__parameterized1' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_Nostrum_rni.vhd:65]
	Parameter rni_pos bound to: 2 - type: integer 
	Parameter width_data_a bound to: 32 - type: integer 
	Parameter width_data_b bound to: 32 - type: integer 
	Parameter width_byteena_a bound to: 4 - type: integer 
	Parameter width_byteena_b bound to: 4 - type: integer 
	Parameter width_address_a bound to: 9 - type: integer 
	Parameter width_address_b bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'memory_dual_port' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:108' bound to instance 'send_buffer' of component 'memory_dual_port' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_Nostrum_rni.vhd:398]
	Parameter width_data_a bound to: 32 - type: integer 
	Parameter width_data_b bound to: 32 - type: integer 
	Parameter width_byteena_a bound to: 4 - type: integer 
	Parameter width_byteena_b bound to: 4 - type: integer 
	Parameter width_address_a bound to: 10 - type: integer 
	Parameter width_address_b bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'memory_dual_port' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:108' bound to instance 'recv_buffer' of component 'memory_dual_port' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_Nostrum_rni.vhd:425]
INFO: [Synth 8-638] synthesizing module 'memory_dual_port__parameterized4' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:143]
	Parameter width_data_a bound to: 32 - type: integer 
	Parameter width_data_b bound to: 32 - type: integer 
	Parameter width_byteena_a bound to: 4 - type: integer 
	Parameter width_byteena_b bound to: 4 - type: integer 
	Parameter width_address_a bound to: 10 - type: integer 
	Parameter width_address_b bound to: 10 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: statements in entity [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:138]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'rams_32b' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:13' bound to instance 'U' of component 'rams_32b' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:249]
INFO: [Synth 8-638] synthesizing module 'rams_32b__parameterized3' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:29]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rams_32b__parameterized3' (9#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'memory_dual_port__parameterized4' (9#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:143]
	Parameter rni_pos bound to: 2 - type: integer 
	Parameter channel_size bound to: 7 - type: integer 
	Parameter flit_width bound to: 32 - type: integer 
	Parameter nr_of_recv_channels_size bound to: 2 - type: integer 
	Parameter nr_of_send_channels_size bound to: 2 - type: integer 
	Parameter send_buffer_size bound to: 9 - type: integer 
	Parameter recv_buffer_size bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'kth_interface_to_Nostrum_noc' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:33' bound to instance 'interface' of component 'kth_interface_to_Nostrum_noc' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_Nostrum_rni.vhd:478]
INFO: [Synth 8-638] synthesizing module 'kth_interface_to_Nostrum_noc__parameterized1' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:100]
	Parameter rni_pos bound to: 2 - type: integer 
	Parameter channel_size bound to: 7 - type: integer 
	Parameter flit_width bound to: 32 - type: integer 
	Parameter nr_of_recv_channels_size bound to: 2 - type: integer 
	Parameter nr_of_send_channels_size bound to: 2 - type: integer 
	Parameter send_buffer_size bound to: 9 - type: integer 
	Parameter recv_buffer_size bound to: 10 - type: integer 
WARNING: [Synth 8-614] signal 'synchronize_flag' is read in the process but is not in the sensitivity list [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:576]
WARNING: [Synth 8-614] signal 'clock_tick' is read in the process but is not in the sensitivity list [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:576]
WARNING: [Synth 8-614] signal 'toggle_bits_cpu_side' is read in the process but is not in the sensitivity list [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:576]
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:989]
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:994]
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:1019]
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:1048]
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:1084]
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:1112]
WARNING: [Synth 8-5858] RAM send_channel_info_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM recv_channel_info_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'kth_interface_to_Nostrum_noc__parameterized1' (9#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'kth_Nostrum_rni__parameterized1' (9#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_Nostrum_rni.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'kth_axi_Nostrum_rni__parameterized1' (9#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_axi_Nostrum_rni.vhd:126]
	Parameter rni_number bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'kth_axi_Nostrum_rni' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_axi_Nostrum_rni.vhd:32' bound to instance 'URNI' of component 'kth_axi_Nostrum_rni' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_axi_Mesh_2D_Nostrum_noc.vhd:153]
INFO: [Synth 8-638] synthesizing module 'kth_axi_Nostrum_rni__parameterized3' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_axi_Nostrum_rni.vhd:126]
	Parameter rni_number bound to: 1 - type: integer 
	Parameter rni_pos bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'kth_Nostrum_rni' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_Nostrum_rni.vhd:29' bound to instance 'USER_LOGIC' of component 'kth_Nostrum_rni' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_axi_Nostrum_rni.vhd:387]
INFO: [Synth 8-638] synthesizing module 'kth_Nostrum_rni__parameterized3' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_Nostrum_rni.vhd:65]
	Parameter rni_pos bound to: 1 - type: integer 
	Parameter width_data_a bound to: 32 - type: integer 
	Parameter width_data_b bound to: 32 - type: integer 
	Parameter width_byteena_a bound to: 4 - type: integer 
	Parameter width_byteena_b bound to: 4 - type: integer 
	Parameter width_address_a bound to: 9 - type: integer 
	Parameter width_address_b bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'memory_dual_port' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:108' bound to instance 'send_buffer' of component 'memory_dual_port' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_Nostrum_rni.vhd:398]
	Parameter width_data_a bound to: 32 - type: integer 
	Parameter width_data_b bound to: 32 - type: integer 
	Parameter width_byteena_a bound to: 4 - type: integer 
	Parameter width_byteena_b bound to: 4 - type: integer 
	Parameter width_address_a bound to: 10 - type: integer 
	Parameter width_address_b bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'memory_dual_port' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:108' bound to instance 'recv_buffer' of component 'memory_dual_port' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_Nostrum_rni.vhd:425]
INFO: [Synth 8-638] synthesizing module 'memory_dual_port__parameterized7' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:143]
	Parameter width_data_a bound to: 32 - type: integer 
	Parameter width_data_b bound to: 32 - type: integer 
	Parameter width_byteena_a bound to: 4 - type: integer 
	Parameter width_byteena_b bound to: 4 - type: integer 
	Parameter width_address_a bound to: 10 - type: integer 
	Parameter width_address_b bound to: 10 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: statements in entity [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:138]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'rams_32b' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:13' bound to instance 'U' of component 'rams_32b' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:249]
INFO: [Synth 8-638] synthesizing module 'rams_32b__parameterized5' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:29]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rams_32b__parameterized5' (9#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'memory_dual_port__parameterized7' (9#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:143]
	Parameter rni_pos bound to: 1 - type: integer 
	Parameter channel_size bound to: 7 - type: integer 
	Parameter flit_width bound to: 32 - type: integer 
	Parameter nr_of_recv_channels_size bound to: 2 - type: integer 
	Parameter nr_of_send_channels_size bound to: 2 - type: integer 
	Parameter send_buffer_size bound to: 9 - type: integer 
	Parameter recv_buffer_size bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'kth_interface_to_Nostrum_noc' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:33' bound to instance 'interface' of component 'kth_interface_to_Nostrum_noc' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_Nostrum_rni.vhd:478]
INFO: [Synth 8-638] synthesizing module 'kth_interface_to_Nostrum_noc__parameterized3' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:100]
	Parameter rni_pos bound to: 1 - type: integer 
	Parameter channel_size bound to: 7 - type: integer 
	Parameter flit_width bound to: 32 - type: integer 
	Parameter nr_of_recv_channels_size bound to: 2 - type: integer 
	Parameter nr_of_send_channels_size bound to: 2 - type: integer 
	Parameter send_buffer_size bound to: 9 - type: integer 
	Parameter recv_buffer_size bound to: 10 - type: integer 
WARNING: [Synth 8-614] signal 'synchronize_flag' is read in the process but is not in the sensitivity list [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:576]
WARNING: [Synth 8-614] signal 'clock_tick' is read in the process but is not in the sensitivity list [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:576]
WARNING: [Synth 8-614] signal 'toggle_bits_cpu_side' is read in the process but is not in the sensitivity list [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:576]
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:989]
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:994]
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:1019]
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:1048]
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:1084]
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:1112]
WARNING: [Synth 8-5858] RAM send_channel_info_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM recv_channel_info_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'kth_interface_to_Nostrum_noc__parameterized3' (9#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'kth_Nostrum_rni__parameterized3' (9#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_Nostrum_rni.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'kth_axi_Nostrum_rni__parameterized3' (9#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_axi_Nostrum_rni.vhd:126]
	Parameter rni_number bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'kth_axi_Nostrum_rni' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_axi_Nostrum_rni.vhd:32' bound to instance 'URNI' of component 'kth_axi_Nostrum_rni' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_axi_Mesh_2D_Nostrum_noc.vhd:153]
INFO: [Synth 8-638] synthesizing module 'kth_axi_Nostrum_rni__parameterized5' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_axi_Nostrum_rni.vhd:126]
	Parameter rni_number bound to: 3 - type: integer 
	Parameter rni_pos bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'kth_Nostrum_rni' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_Nostrum_rni.vhd:29' bound to instance 'USER_LOGIC' of component 'kth_Nostrum_rni' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_axi_Nostrum_rni.vhd:387]
INFO: [Synth 8-638] synthesizing module 'kth_Nostrum_rni__parameterized5' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_Nostrum_rni.vhd:65]
	Parameter rni_pos bound to: 3 - type: integer 
	Parameter width_data_a bound to: 32 - type: integer 
	Parameter width_data_b bound to: 32 - type: integer 
	Parameter width_byteena_a bound to: 4 - type: integer 
	Parameter width_byteena_b bound to: 4 - type: integer 
	Parameter width_address_a bound to: 9 - type: integer 
	Parameter width_address_b bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'memory_dual_port' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:108' bound to instance 'send_buffer' of component 'memory_dual_port' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_Nostrum_rni.vhd:398]
	Parameter width_data_a bound to: 32 - type: integer 
	Parameter width_data_b bound to: 32 - type: integer 
	Parameter width_byteena_a bound to: 4 - type: integer 
	Parameter width_byteena_b bound to: 4 - type: integer 
	Parameter width_address_a bound to: 10 - type: integer 
	Parameter width_address_b bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'memory_dual_port' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:108' bound to instance 'recv_buffer' of component 'memory_dual_port' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_Nostrum_rni.vhd:425]
INFO: [Synth 8-638] synthesizing module 'memory_dual_port__parameterized10' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:143]
	Parameter width_data_a bound to: 32 - type: integer 
	Parameter width_data_b bound to: 32 - type: integer 
	Parameter width_byteena_a bound to: 4 - type: integer 
	Parameter width_byteena_b bound to: 4 - type: integer 
	Parameter width_address_a bound to: 10 - type: integer 
	Parameter width_address_b bound to: 10 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: statements in entity [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:138]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'rams_32b' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:13' bound to instance 'U' of component 'rams_32b' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:249]
INFO: [Synth 8-638] synthesizing module 'rams_32b__parameterized7' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:29]
	Parameter width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rams_32b__parameterized7' (9#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'memory_dual_port__parameterized10' (9#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/memory_dual_port.vhd:143]
	Parameter rni_pos bound to: 3 - type: integer 
	Parameter channel_size bound to: 7 - type: integer 
	Parameter flit_width bound to: 32 - type: integer 
	Parameter nr_of_recv_channels_size bound to: 2 - type: integer 
	Parameter nr_of_send_channels_size bound to: 2 - type: integer 
	Parameter send_buffer_size bound to: 9 - type: integer 
	Parameter recv_buffer_size bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'kth_interface_to_Nostrum_noc' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:33' bound to instance 'interface' of component 'kth_interface_to_Nostrum_noc' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_Nostrum_rni.vhd:478]
INFO: [Synth 8-638] synthesizing module 'kth_interface_to_Nostrum_noc__parameterized5' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:100]
	Parameter rni_pos bound to: 3 - type: integer 
	Parameter channel_size bound to: 7 - type: integer 
	Parameter flit_width bound to: 32 - type: integer 
	Parameter nr_of_recv_channels_size bound to: 2 - type: integer 
	Parameter nr_of_send_channels_size bound to: 2 - type: integer 
	Parameter send_buffer_size bound to: 9 - type: integer 
	Parameter recv_buffer_size bound to: 10 - type: integer 
WARNING: [Synth 8-614] signal 'synchronize_flag' is read in the process but is not in the sensitivity list [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:576]
WARNING: [Synth 8-614] signal 'clock_tick' is read in the process but is not in the sensitivity list [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:576]
WARNING: [Synth 8-614] signal 'toggle_bits_cpu_side' is read in the process but is not in the sensitivity list [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:576]
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:989]
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:994]
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:1019]
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:1048]
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:1084]
WARNING: [Synth 8-3919] null assignment ignored [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:1112]
WARNING: [Synth 8-5858] RAM send_channel_info_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM recv_channel_info_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'kth_interface_to_Nostrum_noc__parameterized5' (9#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'kth_Nostrum_rni__parameterized5' (9#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_Nostrum_rni.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'kth_axi_Nostrum_rni__parameterized5' (9#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_axi_Nostrum_rni.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'kth_axi_Mesh_2D_Nostrum_noc' (10#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_axi_Mesh_2D_Nostrum_noc.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'kth_axi_Mesh_2D_Nostrum_2x2x1' (11#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_axi_Mesh_2D_Nostrum_2x2x1.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0' (12#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0/synth/BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0.vhd:149]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port recv_buffer_readdata[31]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port recv_buffer_readdata[30]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port recv_buffer_readdata[29]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port recv_buffer_readdata[28]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port recv_buffer_readdata[27]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port recv_buffer_readdata[26]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port recv_buffer_readdata[25]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port recv_buffer_readdata[24]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port recv_buffer_readdata[23]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port recv_buffer_readdata[22]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port recv_buffer_readdata[21]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port recv_buffer_readdata[20]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port recv_buffer_readdata[19]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port recv_buffer_readdata[18]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port recv_buffer_readdata[17]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port recv_buffer_readdata[16]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port recv_buffer_readdata[15]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port recv_buffer_readdata[14]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port recv_buffer_readdata[13]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port recv_buffer_readdata[12]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port recv_buffer_readdata[11]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port recv_buffer_readdata[10]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port recv_buffer_readdata[9]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port recv_buffer_readdata[8]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port recv_buffer_readdata[7]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port recv_buffer_readdata[6]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port recv_buffer_readdata[5]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port recv_buffer_readdata[4]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port recv_buffer_readdata[3]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port recv_buffer_readdata[2]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port recv_buffer_readdata[1]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port recv_buffer_readdata[0]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port slave_clk
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port slave_reset
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port inport[39]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port inport[38]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port inport[37]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port inport[36]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port inport[35]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port inport[34]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port inport[33]
WARNING: [Synth 8-3331] design kth_interface_to_Nostrum_noc__parameterized5 has unconnected port inport[32]
WARNING: [Synth 8-3331] design memory_dual_port__parameterized10 has unconnected port clken_a
WARNING: [Synth 8-3331] design memory_dual_port__parameterized10 has unconnected port clken_b
WARNING: [Synth 8-3331] design memory_dual_port has unconnected port clken_a
WARNING: [Synth 8-3331] design memory_dual_port has unconnected port clken_b
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port slave_address[12]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port slave_address[11]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port slave_address[10]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_address[13]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_address[12]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_address[11]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_address[10]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_address[9]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_address[8]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_address[7]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_address[6]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_address[5]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_address[4]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_address[3]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_address[2]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_address[1]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_address[0]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[63]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[62]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[61]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[60]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[59]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[58]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[57]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[56]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[55]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[54]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[53]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[52]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[51]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[50]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[49]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[48]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[47]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[46]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[45]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[44]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[43]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[42]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[41]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[40]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[39]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[38]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[37]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[36]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[35]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[34]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[33]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[32]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[31]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[30]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[29]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[28]
WARNING: [Synth 8-3331] design kth_Nostrum_rni__parameterized5 has unconnected port dap_writedata[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1338.371 ; gain = 426.051 ; free physical = 2190 ; free virtual = 124716
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1338.371 ; gain = 426.051 ; free physical = 2062 ; free virtual = 124588
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1705.949 ; gain = 14.000 ; free physical = 1536 ; free virtual = 124062
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1705.949 ; gain = 793.629 ; free physical = 1776 ; free virtual = 124304
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1705.949 ; gain = 793.629 ; free physical = 1776 ; free virtual = 124304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1705.949 ; gain = 793.629 ; free physical = 1775 ; free virtual = 124302
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[1]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[3]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[2]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[2]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[2]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[3]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[4]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[4]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[5]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[5]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "recv_load_enable" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]9" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]11" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]9" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]11" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]12" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]9" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]11" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]12" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]9" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]11" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]12" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]9" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]11" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]12" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]9" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]11" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]12" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]9" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]11" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret_matrix[0]12" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[1]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[3]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[2]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[2]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[2]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[3]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[4]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[4]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[5]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[5]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[1]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[3]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[2]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[2]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[2]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[3]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[4]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[4]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[5]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[5]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[1]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[3]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[2]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[2]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[2]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[3]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[4]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[4]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[5]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[5]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[1]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[3]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[2]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[2]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[2]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[3]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[4]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[4]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[5]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_port_wants_to[5]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'old_heartbeat_reg' into 'old_GlobalSync_reg' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:1179]
WARNING: [Synth 8-3936] Found unconnected internal register 'command_reg_reg' and it is trimmed from '32' to '29' bits. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:541]
INFO: [Synth 8-802] inferred FSM for state register 'xmit_state_reg' in module 'kth_interface_to_Nostrum_noc'
INFO: [Synth 8-5546] ROM "command_queue_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xmit_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'old_heartbeat_reg' into 'old_GlobalSync_reg' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:1179]
WARNING: [Synth 8-3936] Found unconnected internal register 'command_reg_reg' and it is trimmed from '32' to '29' bits. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:541]
INFO: [Synth 8-802] inferred FSM for state register 'xmit_state_reg' in module 'kth_interface_to_Nostrum_noc__parameterized1'
INFO: [Synth 8-5546] ROM "command_queue_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xmit_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'old_heartbeat_reg' into 'old_GlobalSync_reg' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:1179]
WARNING: [Synth 8-3936] Found unconnected internal register 'command_reg_reg' and it is trimmed from '32' to '29' bits. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:541]
INFO: [Synth 8-802] inferred FSM for state register 'xmit_state_reg' in module 'kth_interface_to_Nostrum_noc__parameterized3'
INFO: [Synth 8-5546] ROM "command_queue_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xmit_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'old_heartbeat_reg' into 'old_GlobalSync_reg' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:1179]
WARNING: [Synth 8-3936] Found unconnected internal register 'command_reg_reg' and it is trimmed from '32' to '29' bits. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:541]
INFO: [Synth 8-802] inferred FSM for state register 'xmit_state_reg' in module 'kth_interface_to_Nostrum_noc__parameterized5'
INFO: [Synth 8-5546] ROM "command_queue_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xmit_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          transmit_setup |                              001 |                              001
    transmit_from_memory |                              010 |                              010
         wait_for_read_r |                              011 |                              011
             delay_state |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'xmit_state_reg' using encoding 'sequential' in module 'kth_interface_to_Nostrum_noc'
WARNING: [Synth 8-327] inferring latch for variable 'command_reg_reg' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:541]
WARNING: [Synth 8-327] inferring latch for variable 'command_type_reg' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:542]
WARNING: [Synth 8-327] inferring latch for variable 'heartbeat_timer_value_reg' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:487]
WARNING: [Synth 8-327] inferring latch for variable 'reset_timer_value_reg' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:482]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          transmit_setup |                              001 |                              001
    transmit_from_memory |                              010 |                              010
         wait_for_read_r |                              011 |                              011
             delay_state |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'xmit_state_reg' using encoding 'sequential' in module 'kth_interface_to_Nostrum_noc__parameterized1'
WARNING: [Synth 8-327] inferring latch for variable 'command_reg_reg' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:541]
WARNING: [Synth 8-327] inferring latch for variable 'command_type_reg' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:542]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          transmit_setup |                              001 |                              001
    transmit_from_memory |                              010 |                              010
         wait_for_read_r |                              011 |                              011
             delay_state |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'xmit_state_reg' using encoding 'sequential' in module 'kth_interface_to_Nostrum_noc__parameterized3'
WARNING: [Synth 8-327] inferring latch for variable 'command_reg_reg' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:541]
WARNING: [Synth 8-327] inferring latch for variable 'command_type_reg' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:542]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          transmit_setup |                              001 |                              001
    transmit_from_memory |                              010 |                              010
         wait_for_read_r |                              011 |                              011
             delay_state |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'xmit_state_reg' using encoding 'sequential' in module 'kth_interface_to_Nostrum_noc__parameterized5'
WARNING: [Synth 8-327] inferring latch for variable 'command_reg_reg' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:541]
WARNING: [Synth 8-327] inferring latch for variable 'command_type_reg' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/3f0d/hdl/kth_interface_to_Nostrum_noc.vhd:542]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:55 ; elapsed = 00:01:03 . Memory (MB): peak = 1705.949 ; gain = 793.629 ; free physical = 512 ; free virtual = 123041
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |NoC_Mesh_2D_Nostrum__GB0                   |           1|     36945|
|2     |NoC_Mesh_3D_Nostrum_Switch__parameterized3 |           1|     12273|
|3     |kth_axi_Mesh_2D_Nostrum_noc__GC0           |           1|     21039|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 36    
	   2 Input      3 Bit       Adders := 12    
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               65 Bit    Registers := 60    
	               33 Bit    Registers := 20    
	               32 Bit    Registers := 24    
	               31 Bit    Registers := 1     
	                9 Bit    Registers := 12    
	                8 Bit    Registers := 72    
	                7 Bit    Registers := 60    
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 68    
	                2 Bit    Registers := 56    
	                1 Bit    Registers := 185   
+---Muxes : 
	   2 Input     65 Bit        Muxes := 4     
	   5 Input     65 Bit        Muxes := 4     
	   2 Input     33 Bit        Muxes := 20    
	   7 Input     33 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 44    
	   4 Input     32 Bit        Muxes := 8     
	  11 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     29 Bit        Muxes := 12    
	   2 Input     15 Bit        Muxes := 4     
	   5 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 64    
	   2 Input      7 Bit        Muxes := 4     
	   5 Input      7 Bit        Muxes := 8     
	   4 Input      7 Bit        Muxes := 16    
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 100   
	   4 Input      4 Bit        Muxes := 12    
	   7 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 5896  
	   6 Input      3 Bit        Muxes := 28    
	   7 Input      3 Bit        Muxes := 21    
	   3 Input      3 Bit        Muxes := 28    
	   8 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 748   
	   5 Input      2 Bit        Muxes := 28    
	   6 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 32    
	   4 Input      1 Bit        Muxes := 260   
	   3 Input      1 Bit        Muxes := 24    
	   2 Input      1 Bit        Muxes := 816   
	   7 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 40    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module NoC_Mesh_3D_Nostrum_Switch_recv__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 25    
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
Module NoC_Mesh_3D_Nostrum_Switch_recv__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 25    
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
Module NoC_Mesh_3D_Nostrum_Switch_recv__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 25    
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
Module NoC_Mesh_3D_Nostrum_Switch_recv__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 25    
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
Module NoC_Mesh_3D_Nostrum_Switch_recv__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 25    
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
Module NoC_Mesh_3D_Nostrum_Switch_recv__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 25    
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
Module NoC_Mesh_3D_Nostrum_Switch_recv__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 25    
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
Module NoC_Mesh_3D_Nostrum_Switch_xmitter__22 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module NoC_Mesh_3D_Nostrum_Switch_xmitter__23 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module NoC_Mesh_3D_Nostrum_Switch_xmitter__24 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module NoC_Mesh_3D_Nostrum_Switch_xmitter__25 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module NoC_Mesh_3D_Nostrum_Switch_xmitter__26 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module NoC_Mesh_3D_Nostrum_Switch_xmitter__27 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module NoC_Mesh_3D_Nostrum_Switch_xmitter 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module NoC_Mesh_3D_Nostrum_Switch__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 1302  
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 38    
	   3 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module NoC_Mesh_3D_Nostrum_Switch_recv__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 21    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
Module NoC_Mesh_3D_Nostrum_Switch_recv__2 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 21    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
Module NoC_Mesh_3D_Nostrum_Switch_recv__3 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 21    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
Module NoC_Mesh_3D_Nostrum_Switch_recv__4 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 21    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
Module NoC_Mesh_3D_Nostrum_Switch_recv__5 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 21    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
Module NoC_Mesh_3D_Nostrum_Switch_recv__6 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 21    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
Module NoC_Mesh_3D_Nostrum_Switch_recv 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 21    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
Module NoC_Mesh_3D_Nostrum_Switch_xmitter__15 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module NoC_Mesh_3D_Nostrum_Switch_xmitter__16 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module NoC_Mesh_3D_Nostrum_Switch_xmitter__17 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module NoC_Mesh_3D_Nostrum_Switch_xmitter__18 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module NoC_Mesh_3D_Nostrum_Switch_xmitter__19 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module NoC_Mesh_3D_Nostrum_Switch_xmitter__20 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module NoC_Mesh_3D_Nostrum_Switch_xmitter__21 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module NoC_Mesh_3D_Nostrum_Switch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 1302  
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 38    
	   3 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module NoC_Mesh_3D_Nostrum_Switch_recv__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 25    
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
Module NoC_Mesh_3D_Nostrum_Switch_recv__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 25    
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
Module NoC_Mesh_3D_Nostrum_Switch_recv__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 25    
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
Module NoC_Mesh_3D_Nostrum_Switch_recv__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 25    
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
Module NoC_Mesh_3D_Nostrum_Switch_recv__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 25    
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
Module NoC_Mesh_3D_Nostrum_Switch_recv__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 25    
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
Module NoC_Mesh_3D_Nostrum_Switch_recv__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 25    
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
Module NoC_Mesh_3D_Nostrum_Switch_xmitter__8 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module NoC_Mesh_3D_Nostrum_Switch_xmitter__9 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module NoC_Mesh_3D_Nostrum_Switch_xmitter__10 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module NoC_Mesh_3D_Nostrum_Switch_xmitter__11 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module NoC_Mesh_3D_Nostrum_Switch_xmitter__12 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module NoC_Mesh_3D_Nostrum_Switch_xmitter__13 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module NoC_Mesh_3D_Nostrum_Switch_xmitter__14 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module NoC_Mesh_3D_Nostrum_Switch__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 1302  
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 38    
	   3 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module NoC_Mesh_3D_Nostrum_Switch_recv__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 25    
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
Module NoC_Mesh_3D_Nostrum_Switch_recv__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 25    
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
Module NoC_Mesh_3D_Nostrum_Switch_recv__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 25    
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
Module NoC_Mesh_3D_Nostrum_Switch_recv__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 25    
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
Module NoC_Mesh_3D_Nostrum_Switch_recv__parameterized43 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 25    
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
Module NoC_Mesh_3D_Nostrum_Switch_recv__parameterized45 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 25    
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
Module NoC_Mesh_3D_Nostrum_Switch_recv__parameterized47 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 25    
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
Module NoC_Mesh_3D_Nostrum_Switch_xmitter__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module NoC_Mesh_3D_Nostrum_Switch_xmitter__2 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module NoC_Mesh_3D_Nostrum_Switch_xmitter__3 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module NoC_Mesh_3D_Nostrum_Switch_xmitter__4 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module NoC_Mesh_3D_Nostrum_Switch_xmitter__5 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module NoC_Mesh_3D_Nostrum_Switch_xmitter__6 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module NoC_Mesh_3D_Nostrum_Switch_xmitter__7 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module NoC_Mesh_3D_Nostrum_Switch__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 1302  
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 38    
	   3 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module rams_32b 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module memory_dual_port 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module rams_32b__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module memory_dual_port__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module kth_interface_to_Nostrum_noc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               65 Bit    Registers := 1     
	               33 Bit    Registers := 5     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 18    
	                7 Bit    Registers := 15    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   5 Input     65 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 5     
	   7 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 2     
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     29 Bit        Muxes := 3     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 19    
	   7 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 102   
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 190   
	   7 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 27    
Module kth_Nostrum_rni 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module kth_axi_Nostrum_rni 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module rams_32b__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module memory_dual_port__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module rams_32b__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module memory_dual_port__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module kth_interface_to_Nostrum_noc__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               65 Bit    Registers := 1     
	               33 Bit    Registers := 5     
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 18    
	                7 Bit    Registers := 15    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   5 Input     65 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 5     
	   7 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 2     
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 3     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 19    
	   7 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 102   
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 190   
	   7 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 27    
Module kth_Nostrum_rni__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module kth_axi_Nostrum_rni__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module rams_32b__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module memory_dual_port__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module rams_32b__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module memory_dual_port__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module kth_interface_to_Nostrum_noc__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               65 Bit    Registers := 1     
	               33 Bit    Registers := 5     
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 18    
	                7 Bit    Registers := 15    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   5 Input     65 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 5     
	   7 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 2     
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 3     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 19    
	   7 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 102   
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 190   
	   7 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 27    
Module kth_Nostrum_rni__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module kth_axi_Nostrum_rni__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module rams_32b__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module memory_dual_port__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module rams_32b__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module memory_dual_port__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module kth_interface_to_Nostrum_noc__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               65 Bit    Registers := 1     
	               33 Bit    Registers := 5     
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 18    
	                7 Bit    Registers := 15    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   5 Input     65 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 5     
	   7 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 2     
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 3     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 19    
	   7 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 102   
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 190   
	   7 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 27    
Module kth_Nostrum_rni__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module kth_axi_Nostrum_rni__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "xmit_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xmit_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xmit_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xmit_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal UX[0].UY[0].UZ[0].URNI/USER_LOGIC/send_buffer/RAM[0].U/RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal UX[0].UY[1].UZ[0].URNI/USER_LOGIC/send_buffer/RAM[0].U/RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal UX[0].UY[1].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal UX[1].UY[0].UZ[0].URNI/USER_LOGIC/send_buffer/RAM[0].U/RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal UX[1].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal UX[1].UY[1].UZ[0].URNI/USER_LOGIC/send_buffer/RAM[0].U/RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal UX[1].UY[1].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal UX[0].UY[0].UZ[0].URNI/USER_LOGIC/send_buffer/RAM[0].U/RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal UX[0].UY[1].UZ[0].URNI/USER_LOGIC/send_buffer/RAM[0].U/RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal UX[0].UY[1].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal UX[1].UY[0].UZ[0].URNI/USER_LOGIC/send_buffer/RAM[0].U/RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal UX[1].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal UX[1].UY[1].UZ[0].URNI/USER_LOGIC/send_buffer/RAM[0].U/RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal UX[1].UY[1].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[0]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[0]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[0]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[0]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[1]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[1]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[1]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[1]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[2]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[2]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[2]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[2]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[3]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[3]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[3]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[3]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[4]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[4]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[4]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[4]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[5]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[5]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[5]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[5]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[6]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[6]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[6]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[6]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[7]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[7]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[7]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[7]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[8]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[8]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[8]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[8]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[9]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[9]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[9]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[9]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[10]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[10]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[10]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[10]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[11]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[11]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[11]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[11]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[12]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[12]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[12]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[12]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[13]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[13]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[13]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[13]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[14]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[14]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[14]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[14]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[15]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[15]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[15]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[15]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[16]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[16]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[16]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[16]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[17]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[17]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[17]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[17]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[18]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[18]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[18]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[18]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[19]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[19]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[19]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[19]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[20]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[20]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[20]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[20]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[21]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[21]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[21]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[21]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[22]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[22]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[22]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[22]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[23]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[23]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[23]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[23]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[24]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[5].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[24]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[4].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[24]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[2].dir/G0.mem_reg[64]'
INFO: [Synth 8-3886] merging instance 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[24]' (FDRE) to 'UNoCi_0/UX[1].UY[1].UZ[0].UD/recv[0].dir/G0.mem_reg[64]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UNoCi_0/\UX[1].UY[1].UZ[0].UD /\recv[5].dir /\G0.mem_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UNoCi_0/\UX[1].UY[1].UZ[0].UD /\recv[4].dir /\G0.mem_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UNoCi_0/\UX[1].UY[1].UZ[0].UD /\recv[2].dir /\G0.mem_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UNoCi_0/\UX[1].UY[1].UZ[0].UD /\recv[0].dir /\G0.mem_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UNoCi_0/\UX[0].UY[1].UZ[0].UD /\recv[5].dir /\G0.mem_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UNoCi_0/\UX[0].UY[1].UZ[0].UD /\recv[4].dir /\G0.mem_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UNoCi_0/\UX[0].UY[1].UZ[0].UD /\recv[3].dir /\G0.mem_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UNoCi_0/\UX[0].UY[1].UZ[0].UD /\recv[0].dir /\G0.mem_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UNoCi_0/\UX[0].UY[0].UZ[0].UD /\recv[5].dir /\G0.mem_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UNoCi_0/\UX[0].UY[0].UZ[0].UD /\recv[4].dir /\G0.mem_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UNoCi_0/\UX[0].UY[0].UZ[0].UD /\recv[3].dir /\G0.mem_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UNoCi_0/\UX[0].UY[0].UZ[0].UD /\recv[1].dir /\G0.mem_reg[64] )
WARNING: [Synth 8-3332] Sequential element (G0.mem_reg[64]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch_recv__2.
WARNING: [Synth 8-3332] Sequential element (G0.mem_reg[64]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch_recv__4.
WARNING: [Synth 8-3332] Sequential element (G0.mem_reg[64]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch_recv__5.
WARNING: [Synth 8-3332] Sequential element (G0.mem_reg[64]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch_recv__6.
WARNING: [Synth 8-3332] Sequential element (pres_switch_matrix_reg[1][2]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (pres_switch_matrix_reg[1][1]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (pres_switch_matrix_reg[1][0]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[64]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[63]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[62]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[61]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[60]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[59]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[58]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[57]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[56]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[55]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[54]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[53]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[52]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[51]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[50]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[49]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[48]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[47]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[46]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[45]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[44]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[43]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[42]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[41]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[40]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[39]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[38]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[37]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[36]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[35]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[34]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[33]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[32]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[31]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[30]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[29]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[28]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[27]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[26]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[25]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[24]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[23]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[22]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[21]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[20]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[19]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[18]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[17]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[16]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[15]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[14]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[13]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[12]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[11]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[10]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[9]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[8]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[7]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[6]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[5]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[4]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[3]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[2]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[1]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[1].dir/mem_reg[0]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (pres_switch_matrix_reg[3][2]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (pres_switch_matrix_reg[3][1]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (pres_switch_matrix_reg[3][0]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[3].dir/mem_reg[64]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[3].dir/mem_reg[63]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[3].dir/mem_reg[62]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[3].dir/mem_reg[61]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[3].dir/mem_reg[60]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[3].dir/mem_reg[59]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[3].dir/mem_reg[58]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[3].dir/mem_reg[57]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[3].dir/mem_reg[56]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[3].dir/mem_reg[55]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[3].dir/mem_reg[54]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[3].dir/mem_reg[53]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[3].dir/mem_reg[52]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[3].dir/mem_reg[51]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[3].dir/mem_reg[50]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[3].dir/mem_reg[49]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[3].dir/mem_reg[48]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[3].dir/mem_reg[47]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[3].dir/mem_reg[46]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[3].dir/mem_reg[45]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[3].dir/mem_reg[44]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[3].dir/mem_reg[43]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[3].dir/mem_reg[42]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[3].dir/mem_reg[41]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
WARNING: [Synth 8-3332] Sequential element (xmit[3].dir/mem_reg[40]) is unused and will be removed from module NoC_Mesh_3D_Nostrum_Switch.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NOCi_1/\UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface /\heartbeat_timer_value_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NOCi_1/\UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface /\heartbeat_timer_value_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NOCi_1/\UX[1].UY[1].UZ[0].URNI/USER_LOGIC/send_buffer/delayed_read_b_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NOCi_1/\UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface /\priority_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NOCi_1/\UX[1].UY[0].UZ[0].URNI/USER_LOGIC/send_buffer/delayed_read_b_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NOCi_1/\UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface /\priority_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NOCi_1/\UX[0].UY[1].UZ[0].URNI/USER_LOGIC/send_buffer/delayed_read_b_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NOCi_1/\UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface /\priority_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NOCi_1/\UX[0].UY[0].UZ[0].URNI/USER_LOGIC/send_buffer/delayed_read_b_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NOCi_1/\UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface /\priority_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NOCi_1/\UX[1].UY[1].UZ[0].URNI/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NOCi_1/\UX[1].UY[1].UZ[0].URNI/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NOCi_1/\UX[1].UY[0].UZ[0].URNI/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NOCi_1/\UX[1].UY[0].UZ[0].URNI/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NOCi_1/\UX[0].UY[1].UZ[0].URNI/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NOCi_1/\UX[0].UY[1].UZ[0].URNI/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NOCi_1/\UX[0].UY[0].UZ[0].URNI/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NOCi_1/\UX[0].UY[0].UZ[0].URNI/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD /\recv[6].dir /\G0.mem_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD /\recv[5].dir /\G0.mem_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD /\recv[4].dir /\G0.mem_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD /\recv[2].dir /\G0.mem_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD /\recv[1].dir /\G0.mem_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UNoCi_0/\UX[0].UY[1].UZ[0].UD /\recv[6].dir /\G0.mem_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UNoCi_0/\UX[1].UY[1].UZ[0].UD /\recv[6].dir /\G0.mem_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UNoCi_0/\UX[0].UY[0].UZ[0].UD /\recv[6].dir /\G0.mem_reg[37] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:09 ; elapsed = 00:02:25 . Memory (MB): peak = 1705.949 ; gain = 793.629 ; free physical = 422 ; free virtual = 121408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                          | RTL Object                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0 | UX[0].UY[0].UZ[0].URNI/USER_LOGIC/send_buffer/RAM[0].U/RAM_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0 | UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0 | UX[0].UY[1].UZ[0].URNI/USER_LOGIC/send_buffer/RAM[0].U/RAM_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0 | UX[0].UY[1].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0 | UX[1].UY[0].UZ[0].URNI/USER_LOGIC/send_buffer/RAM[0].U/RAM_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0 | UX[1].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0 | UX[1].UY[1].UZ[0].URNI/USER_LOGIC/send_buffer/RAM[0].U/RAM_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0 | UX[1].UY[1].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
+-------------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |NoC_Mesh_2D_Nostrum__GB0                   |           1|      5039|
|2     |NoC_Mesh_3D_Nostrum_Switch__parameterized3 |           1|      1610|
|3     |kth_axi_Mesh_2D_Nostrum_noc__GC0           |           1|     11152|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:18 ; elapsed = 00:02:34 . Memory (MB): peak = 1705.949 ; gain = 793.629 ; free physical = 805 ; free virtual = 121346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:18 ; elapsed = 00:02:34 . Memory (MB): peak = 1705.949 ; gain = 793.629 ; free physical = 805 ; free virtual = 121346
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |NoC_Mesh_2D_Nostrum__GB0                   |           1|      5039|
|2     |NoC_Mesh_3D_Nostrum_Switch__parameterized3 |           1|      1610|
|3     |kth_axi_Mesh_2D_Nostrum_noc__GC0           |           1|     11152|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/NOC/UNoC/UX[1].UY[1].UZ[0].UD/next_switch_matrix_reg[4][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/NOC/UNoC/UX[0].UY[1].UZ[0].UD/next_switch_matrix_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/next_switch_matrix_reg[4][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/NOC/UNoC/UX[0].UY[0].UZ[0].UD/next_switch_matrix_reg[3][0] )
INFO: [Synth 8-4480] The timing for the instance U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/send_buffer/RAM[0].U/RAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/send_buffer/RAM[0].U/RAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/send_buffer/RAM[0].U/RAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/send_buffer/RAM[0].U/RAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/send_buffer/RAM[0].U/RAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/send_buffer/RAM[0].U/RAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/send_buffer/RAM[0].U/RAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/send_buffer/RAM[0].U/RAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:23 ; elapsed = 00:02:39 . Memory (MB): peak = 1705.949 ; gain = 793.629 ; free physical = 1260 ; free virtual = 121796
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_793' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_794' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_795' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_796' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_797' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_798' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_799' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_800' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_801' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_802' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_803' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_804' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_805' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_806' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_807' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_808' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_809' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_810' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_811' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_812' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_813' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_814' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_815' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_816' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_817' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_818' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_819' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_820' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_821' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_822' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_823' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_824' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_825' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_826' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_827' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_828' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_829' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_830' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_831' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_832' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_833' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_834' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_835' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_836' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_837' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_838' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_839' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_840' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_841' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_842' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_843' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_844' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_845' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_846' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_847' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_848' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_849' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_850' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_851' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_852' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_853' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_854' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_855' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_856' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/i_951 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/i_952 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/i_953 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/i_954 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/i_955 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/i_956 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/i_957 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/i_958 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/i_959 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/i_960 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/i_961 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/i_962 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/i_963 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/i_964 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/i_965 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/i_966 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/i_967 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/i_968 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/i_969 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/i_970 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/i_971 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/i_972 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/i_973 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/i_974 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/i_975 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/i_976 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/i_977 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/i_978 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/i_979 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/i_980 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/i_981 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/i_982 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_1521' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_1522' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_1523' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'NOCi_1524' to logic
INFO: [Common 17-14] Message 'Synth 8-5799' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:24 ; elapsed = 00:02:40 . Memory (MB): peak = 1705.949 ; gain = 793.629 ; free physical = 1216 ; free virtual = 121768
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:24 ; elapsed = 00:02:40 . Memory (MB): peak = 1705.949 ; gain = 793.629 ; free physical = 1224 ; free virtual = 121762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:24 ; elapsed = 00:02:40 . Memory (MB): peak = 1705.949 ; gain = 793.629 ; free physical = 1052 ; free virtual = 121593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:24 ; elapsed = 00:02:40 . Memory (MB): peak = 1705.949 ; gain = 793.629 ; free physical = 1039 ; free virtual = 121567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:25 ; elapsed = 00:02:41 . Memory (MB): peak = 1705.949 ; gain = 793.629 ; free physical = 929 ; free virtual = 121458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:25 ; elapsed = 00:02:41 . Memory (MB): peak = 1705.949 ; gain = 793.629 ; free physical = 940 ; free virtual = 121471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   136|
|2     |LUT1     |   460|
|3     |LUT2     |   653|
|4     |LUT3     |   373|
|5     |LUT4     |   582|
|6     |LUT5     |   516|
|7     |LUT6     |  1817|
|8     |MUXF7    |    30|
|9     |RAMB36E1 |     8|
|10    |FDCE     |  1853|
|11    |FDRE     |  1992|
|12    |FDSE     |   103|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------------------------------+------+
|      |Instance                       |Module                                           |Cells |
+------+-------------------------------+-------------------------------------------------+------+
|1     |top                            |                                                 |  8523|
|2     |  U0                           |kth_axi_Mesh_2D_Nostrum_2x2x1                    |  8523|
|3     |    NOC                        |kth_axi_Mesh_2D_Nostrum_noc                      |  8523|
|4     |      UNoC                     |NoC_Mesh_2D_Nostrum                              |  2547|
|5     |        \UX[0].UY[0].UZ[0].UD  |NoC_Mesh_3D_Nostrum_Switch                       |   635|
|6     |          \recv[0].dir         |NoC_Mesh_3D_Nostrum_Switch_recv                  |   183|
|7     |          \recv[2].dir         |NoC_Mesh_3D_Nostrum_Switch_recv_14               |    62|
|8     |          \recv[6].dir         |NoC_Mesh_3D_Nostrum_Switch_recv_15               |   128|
|9     |          \xmit[0].dir         |NoC_Mesh_3D_Nostrum_Switch_xmitter_16            |    59|
|10    |          \xmit[2].dir         |NoC_Mesh_3D_Nostrum_Switch_xmitter_17            |    59|
|11    |          \xmit[6].dir         |NoC_Mesh_3D_Nostrum_Switch_xmitter_18            |   111|
|12    |        \UX[0].UY[1].UZ[0].UD  |NoC_Mesh_3D_Nostrum_Switch__parameterized1       |   653|
|13    |          \recv[1].dir         |NoC_Mesh_3D_Nostrum_Switch_recv__parameterized9  |   185|
|14    |          \recv[2].dir         |NoC_Mesh_3D_Nostrum_Switch_recv__parameterized11 |    62|
|15    |          \recv[6].dir         |NoC_Mesh_3D_Nostrum_Switch_recv__parameterized19 |   154|
|16    |          \xmit[1].dir         |NoC_Mesh_3D_Nostrum_Switch_xmitter_11            |    59|
|17    |          \xmit[2].dir         |NoC_Mesh_3D_Nostrum_Switch_xmitter_12            |    59|
|18    |          \xmit[6].dir         |NoC_Mesh_3D_Nostrum_Switch_xmitter_13            |    98|
|19    |        \UX[1].UY[0].UZ[0].UD  |NoC_Mesh_3D_Nostrum_Switch__parameterized3       |   628|
|20    |          \recv[0].dir         |NoC_Mesh_3D_Nostrum_Switch_recv__parameterized21 |    60|
|21    |          \recv[3].dir         |NoC_Mesh_3D_Nostrum_Switch_recv__parameterized27 |    59|
|22    |          \recv[6].dir         |NoC_Mesh_3D_Nostrum_Switch_recv__parameterized33 |    71|
|23    |          \xmit[0].dir         |NoC_Mesh_3D_Nostrum_Switch_xmitter_8             |    59|
|24    |          \xmit[3].dir         |NoC_Mesh_3D_Nostrum_Switch_xmitter_9             |    59|
|25    |          \xmit[6].dir         |NoC_Mesh_3D_Nostrum_Switch_xmitter_10            |    99|
|26    |        \UX[1].UY[1].UZ[0].UD  |NoC_Mesh_3D_Nostrum_Switch__parameterized5       |   631|
|27    |          \recv[1].dir         |NoC_Mesh_3D_Nostrum_Switch_recv__parameterized37 |   186|
|28    |          \recv[3].dir         |NoC_Mesh_3D_Nostrum_Switch_recv__parameterized41 |    61|
|29    |          \recv[6].dir         |NoC_Mesh_3D_Nostrum_Switch_recv__parameterized47 |   130|
|30    |          \xmit[1].dir         |NoC_Mesh_3D_Nostrum_Switch_xmitter               |    59|
|31    |          \xmit[3].dir         |NoC_Mesh_3D_Nostrum_Switch_xmitter_6             |    59|
|32    |          \xmit[6].dir         |NoC_Mesh_3D_Nostrum_Switch_xmitter_7             |   102|
|33    |      \UX[0].UY[0].UZ[0].URNI  |kth_axi_Nostrum_rni                              |  1632|
|34    |        USER_LOGIC             |kth_Nostrum_rni                                  |  1622|
|35    |          interface            |kth_interface_to_Nostrum_noc                     |  1454|
|36    |          recv_buffer          |memory_dual_port__parameterized1                 |    47|
|37    |            \RAM[0].U          |rams_32b__parameterized1                         |    45|
|38    |          send_buffer          |memory_dual_port_4                               |    40|
|39    |            \RAM[0].U          |rams_32b_5                                       |    38|
|40    |      \UX[0].UY[1].UZ[0].URNI  |kth_axi_Nostrum_rni__parameterized1              |  1452|
|41    |        USER_LOGIC             |kth_Nostrum_rni__parameterized1                  |  1442|
|42    |          interface            |kth_interface_to_Nostrum_noc__parameterized1     |  1275|
|43    |          recv_buffer          |memory_dual_port__parameterized4                 |    47|
|44    |            \RAM[0].U          |rams_32b__parameterized3                         |    45|
|45    |          send_buffer          |memory_dual_port_2                               |    40|
|46    |            \RAM[0].U          |rams_32b_3                                       |    38|
|47    |      \UX[1].UY[0].UZ[0].URNI  |kth_axi_Nostrum_rni__parameterized3              |  1446|
|48    |        USER_LOGIC             |kth_Nostrum_rni__parameterized3                  |  1436|
|49    |          interface            |kth_interface_to_Nostrum_noc__parameterized3     |  1270|
|50    |          recv_buffer          |memory_dual_port__parameterized7                 |    47|
|51    |            \RAM[0].U          |rams_32b__parameterized5                         |    45|
|52    |          send_buffer          |memory_dual_port_0                               |    40|
|53    |            \RAM[0].U          |rams_32b_1                                       |    38|
|54    |      \UX[1].UY[1].UZ[0].URNI  |kth_axi_Nostrum_rni__parameterized5              |  1446|
|55    |        USER_LOGIC             |kth_Nostrum_rni__parameterized5                  |  1436|
|56    |          interface            |kth_interface_to_Nostrum_noc__parameterized5     |  1271|
|57    |          recv_buffer          |memory_dual_port__parameterized10                |    45|
|58    |            \RAM[0].U          |rams_32b__parameterized7                         |    43|
|59    |          send_buffer          |memory_dual_port                                 |    40|
|60    |            \RAM[0].U          |rams_32b                                         |    38|
+------+-------------------------------+-------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:25 ; elapsed = 00:02:41 . Memory (MB): peak = 1705.949 ; gain = 793.629 ; free physical = 939 ; free virtual = 121470
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 384 critical warnings and 1744 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:10 ; elapsed = 00:02:30 . Memory (MB): peak = 1705.949 ; gain = 306.746 ; free physical = 5385 ; free virtual = 125937
Synthesis Optimization Complete : Time (s): cpu = 00:02:25 ; elapsed = 00:02:45 . Memory (MB): peak = 1705.949 ; gain = 793.629 ; free physical = 5385 ; free virtual = 125937
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
517 Infos, 285 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:23 ; elapsed = 00:02:43 . Memory (MB): peak = 1713.953 ; gain = 694.914 ; free physical = 5370 ; free virtual = 125921
INFO: [Common 17-1381] The checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0_synth_1/BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 59 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0_synth_1/BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1737.965 ; gain = 0.000 ; free physical = 5361 ; free virtual = 125920
INFO: [Common 17-206] Exiting Vivado at Mon May 22 11:38:29 2017...
