// Seed: 3938348740
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  supply1 id_6 = 1'b0, id_7;
  always @(id_7) begin : LABEL_0
    if (1) disable id_8;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_11;
  assign id_8[1] = 1;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_10,
      id_9,
      id_7
  );
endmodule
