
CONDOR_CORRECTION.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b13c  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  0800b40c  0800b40c  0000c40c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800b4a8  0800b4a8  0000c4a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800b4b0  0800b4b0  0000c4b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800b4b4  0800b4b4  0000c4b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000006c  24000000  0800b4b8  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000538  2400006c  0800b524  0000d06c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  240005a4  0800b524  0000d5a4  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000d06c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00016234  00000000  00000000  0000d09a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002868  00000000  00000000  000232ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001188  00000000  00000000  00025b38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000db4  00000000  00000000  00026cc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00033d7a  00000000  00000000  00027a74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00017646  00000000  00000000  0005b7ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0014f6f6  00000000  00000000  00072e34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001c252a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005240  00000000  00000000  001c2570  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000062  00000000  00000000  001c77b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	2400006c 	.word	0x2400006c
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800b3f4 	.word	0x0800b3f4

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000070 	.word	0x24000070
 800030c:	0800b3f4 	.word	0x0800b3f4

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b988 	b.w	80006d8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	468e      	mov	lr, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	4688      	mov	r8, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4617      	mov	r7, r2
 80003f4:	d962      	bls.n	80004bc <__udivmoddi4+0xdc>
 80003f6:	fab2 f682 	clz	r6, r2
 80003fa:	b14e      	cbz	r6, 8000410 <__udivmoddi4+0x30>
 80003fc:	f1c6 0320 	rsb	r3, r6, #32
 8000400:	fa01 f806 	lsl.w	r8, r1, r6
 8000404:	fa20 f303 	lsr.w	r3, r0, r3
 8000408:	40b7      	lsls	r7, r6
 800040a:	ea43 0808 	orr.w	r8, r3, r8
 800040e:	40b4      	lsls	r4, r6
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fbb8 f1fe 	udiv	r1, r8, lr
 800041c:	0c23      	lsrs	r3, r4, #16
 800041e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fb01 f20c 	mul.w	r2, r1, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0x62>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f101 30ff 	add.w	r0, r1, #4294967295
 8000434:	f080 80ea 	bcs.w	800060c <__udivmoddi4+0x22c>
 8000438:	429a      	cmp	r2, r3
 800043a:	f240 80e7 	bls.w	800060c <__udivmoddi4+0x22c>
 800043e:	3902      	subs	r1, #2
 8000440:	443b      	add	r3, r7
 8000442:	1a9a      	subs	r2, r3, r2
 8000444:	b2a3      	uxth	r3, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000452:	fb00 fc0c 	mul.w	ip, r0, ip
 8000456:	459c      	cmp	ip, r3
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x8e>
 800045a:	18fb      	adds	r3, r7, r3
 800045c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000460:	f080 80d6 	bcs.w	8000610 <__udivmoddi4+0x230>
 8000464:	459c      	cmp	ip, r3
 8000466:	f240 80d3 	bls.w	8000610 <__udivmoddi4+0x230>
 800046a:	443b      	add	r3, r7
 800046c:	3802      	subs	r0, #2
 800046e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000472:	eba3 030c 	sub.w	r3, r3, ip
 8000476:	2100      	movs	r1, #0
 8000478:	b11d      	cbz	r5, 8000482 <__udivmoddi4+0xa2>
 800047a:	40f3      	lsrs	r3, r6
 800047c:	2200      	movs	r2, #0
 800047e:	e9c5 3200 	strd	r3, r2, [r5]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d905      	bls.n	8000496 <__udivmoddi4+0xb6>
 800048a:	b10d      	cbz	r5, 8000490 <__udivmoddi4+0xb0>
 800048c:	e9c5 0100 	strd	r0, r1, [r5]
 8000490:	2100      	movs	r1, #0
 8000492:	4608      	mov	r0, r1
 8000494:	e7f5      	b.n	8000482 <__udivmoddi4+0xa2>
 8000496:	fab3 f183 	clz	r1, r3
 800049a:	2900      	cmp	r1, #0
 800049c:	d146      	bne.n	800052c <__udivmoddi4+0x14c>
 800049e:	4573      	cmp	r3, lr
 80004a0:	d302      	bcc.n	80004a8 <__udivmoddi4+0xc8>
 80004a2:	4282      	cmp	r2, r0
 80004a4:	f200 8105 	bhi.w	80006b2 <__udivmoddi4+0x2d2>
 80004a8:	1a84      	subs	r4, r0, r2
 80004aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80004ae:	2001      	movs	r0, #1
 80004b0:	4690      	mov	r8, r2
 80004b2:	2d00      	cmp	r5, #0
 80004b4:	d0e5      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004b6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ba:	e7e2      	b.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	2a00      	cmp	r2, #0
 80004be:	f000 8090 	beq.w	80005e2 <__udivmoddi4+0x202>
 80004c2:	fab2 f682 	clz	r6, r2
 80004c6:	2e00      	cmp	r6, #0
 80004c8:	f040 80a4 	bne.w	8000614 <__udivmoddi4+0x234>
 80004cc:	1a8a      	subs	r2, r1, r2
 80004ce:	0c03      	lsrs	r3, r0, #16
 80004d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004d4:	b280      	uxth	r0, r0
 80004d6:	b2bc      	uxth	r4, r7
 80004d8:	2101      	movs	r1, #1
 80004da:	fbb2 fcfe 	udiv	ip, r2, lr
 80004de:	fb0e 221c 	mls	r2, lr, ip, r2
 80004e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004e6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ea:	429a      	cmp	r2, r3
 80004ec:	d907      	bls.n	80004fe <__udivmoddi4+0x11e>
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004f4:	d202      	bcs.n	80004fc <__udivmoddi4+0x11c>
 80004f6:	429a      	cmp	r2, r3
 80004f8:	f200 80e0 	bhi.w	80006bc <__udivmoddi4+0x2dc>
 80004fc:	46c4      	mov	ip, r8
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	fbb3 f2fe 	udiv	r2, r3, lr
 8000504:	fb0e 3312 	mls	r3, lr, r2, r3
 8000508:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800050c:	fb02 f404 	mul.w	r4, r2, r4
 8000510:	429c      	cmp	r4, r3
 8000512:	d907      	bls.n	8000524 <__udivmoddi4+0x144>
 8000514:	18fb      	adds	r3, r7, r3
 8000516:	f102 30ff 	add.w	r0, r2, #4294967295
 800051a:	d202      	bcs.n	8000522 <__udivmoddi4+0x142>
 800051c:	429c      	cmp	r4, r3
 800051e:	f200 80ca 	bhi.w	80006b6 <__udivmoddi4+0x2d6>
 8000522:	4602      	mov	r2, r0
 8000524:	1b1b      	subs	r3, r3, r4
 8000526:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800052a:	e7a5      	b.n	8000478 <__udivmoddi4+0x98>
 800052c:	f1c1 0620 	rsb	r6, r1, #32
 8000530:	408b      	lsls	r3, r1
 8000532:	fa22 f706 	lsr.w	r7, r2, r6
 8000536:	431f      	orrs	r7, r3
 8000538:	fa0e f401 	lsl.w	r4, lr, r1
 800053c:	fa20 f306 	lsr.w	r3, r0, r6
 8000540:	fa2e fe06 	lsr.w	lr, lr, r6
 8000544:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000548:	4323      	orrs	r3, r4
 800054a:	fa00 f801 	lsl.w	r8, r0, r1
 800054e:	fa1f fc87 	uxth.w	ip, r7
 8000552:	fbbe f0f9 	udiv	r0, lr, r9
 8000556:	0c1c      	lsrs	r4, r3, #16
 8000558:	fb09 ee10 	mls	lr, r9, r0, lr
 800055c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000560:	fb00 fe0c 	mul.w	lr, r0, ip
 8000564:	45a6      	cmp	lr, r4
 8000566:	fa02 f201 	lsl.w	r2, r2, r1
 800056a:	d909      	bls.n	8000580 <__udivmoddi4+0x1a0>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000572:	f080 809c 	bcs.w	80006ae <__udivmoddi4+0x2ce>
 8000576:	45a6      	cmp	lr, r4
 8000578:	f240 8099 	bls.w	80006ae <__udivmoddi4+0x2ce>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	eba4 040e 	sub.w	r4, r4, lr
 8000584:	fa1f fe83 	uxth.w	lr, r3
 8000588:	fbb4 f3f9 	udiv	r3, r4, r9
 800058c:	fb09 4413 	mls	r4, r9, r3, r4
 8000590:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000594:	fb03 fc0c 	mul.w	ip, r3, ip
 8000598:	45a4      	cmp	ip, r4
 800059a:	d908      	bls.n	80005ae <__udivmoddi4+0x1ce>
 800059c:	193c      	adds	r4, r7, r4
 800059e:	f103 3eff 	add.w	lr, r3, #4294967295
 80005a2:	f080 8082 	bcs.w	80006aa <__udivmoddi4+0x2ca>
 80005a6:	45a4      	cmp	ip, r4
 80005a8:	d97f      	bls.n	80006aa <__udivmoddi4+0x2ca>
 80005aa:	3b02      	subs	r3, #2
 80005ac:	443c      	add	r4, r7
 80005ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005b2:	eba4 040c 	sub.w	r4, r4, ip
 80005b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ba:	4564      	cmp	r4, ip
 80005bc:	4673      	mov	r3, lr
 80005be:	46e1      	mov	r9, ip
 80005c0:	d362      	bcc.n	8000688 <__udivmoddi4+0x2a8>
 80005c2:	d05f      	beq.n	8000684 <__udivmoddi4+0x2a4>
 80005c4:	b15d      	cbz	r5, 80005de <__udivmoddi4+0x1fe>
 80005c6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ca:	eb64 0409 	sbc.w	r4, r4, r9
 80005ce:	fa04 f606 	lsl.w	r6, r4, r6
 80005d2:	fa22 f301 	lsr.w	r3, r2, r1
 80005d6:	431e      	orrs	r6, r3
 80005d8:	40cc      	lsrs	r4, r1
 80005da:	e9c5 6400 	strd	r6, r4, [r5]
 80005de:	2100      	movs	r1, #0
 80005e0:	e74f      	b.n	8000482 <__udivmoddi4+0xa2>
 80005e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005e6:	0c01      	lsrs	r1, r0, #16
 80005e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005ec:	b280      	uxth	r0, r0
 80005ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005f2:	463b      	mov	r3, r7
 80005f4:	4638      	mov	r0, r7
 80005f6:	463c      	mov	r4, r7
 80005f8:	46b8      	mov	r8, r7
 80005fa:	46be      	mov	lr, r7
 80005fc:	2620      	movs	r6, #32
 80005fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000602:	eba2 0208 	sub.w	r2, r2, r8
 8000606:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800060a:	e766      	b.n	80004da <__udivmoddi4+0xfa>
 800060c:	4601      	mov	r1, r0
 800060e:	e718      	b.n	8000442 <__udivmoddi4+0x62>
 8000610:	4610      	mov	r0, r2
 8000612:	e72c      	b.n	800046e <__udivmoddi4+0x8e>
 8000614:	f1c6 0220 	rsb	r2, r6, #32
 8000618:	fa2e f302 	lsr.w	r3, lr, r2
 800061c:	40b7      	lsls	r7, r6
 800061e:	40b1      	lsls	r1, r6
 8000620:	fa20 f202 	lsr.w	r2, r0, r2
 8000624:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000628:	430a      	orrs	r2, r1
 800062a:	fbb3 f8fe 	udiv	r8, r3, lr
 800062e:	b2bc      	uxth	r4, r7
 8000630:	fb0e 3318 	mls	r3, lr, r8, r3
 8000634:	0c11      	lsrs	r1, r2, #16
 8000636:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800063a:	fb08 f904 	mul.w	r9, r8, r4
 800063e:	40b0      	lsls	r0, r6
 8000640:	4589      	cmp	r9, r1
 8000642:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000646:	b280      	uxth	r0, r0
 8000648:	d93e      	bls.n	80006c8 <__udivmoddi4+0x2e8>
 800064a:	1879      	adds	r1, r7, r1
 800064c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000650:	d201      	bcs.n	8000656 <__udivmoddi4+0x276>
 8000652:	4589      	cmp	r9, r1
 8000654:	d81f      	bhi.n	8000696 <__udivmoddi4+0x2b6>
 8000656:	eba1 0109 	sub.w	r1, r1, r9
 800065a:	fbb1 f9fe 	udiv	r9, r1, lr
 800065e:	fb09 f804 	mul.w	r8, r9, r4
 8000662:	fb0e 1119 	mls	r1, lr, r9, r1
 8000666:	b292      	uxth	r2, r2
 8000668:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800066c:	4542      	cmp	r2, r8
 800066e:	d229      	bcs.n	80006c4 <__udivmoddi4+0x2e4>
 8000670:	18ba      	adds	r2, r7, r2
 8000672:	f109 31ff 	add.w	r1, r9, #4294967295
 8000676:	d2c4      	bcs.n	8000602 <__udivmoddi4+0x222>
 8000678:	4542      	cmp	r2, r8
 800067a:	d2c2      	bcs.n	8000602 <__udivmoddi4+0x222>
 800067c:	f1a9 0102 	sub.w	r1, r9, #2
 8000680:	443a      	add	r2, r7
 8000682:	e7be      	b.n	8000602 <__udivmoddi4+0x222>
 8000684:	45f0      	cmp	r8, lr
 8000686:	d29d      	bcs.n	80005c4 <__udivmoddi4+0x1e4>
 8000688:	ebbe 0302 	subs.w	r3, lr, r2
 800068c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000690:	3801      	subs	r0, #1
 8000692:	46e1      	mov	r9, ip
 8000694:	e796      	b.n	80005c4 <__udivmoddi4+0x1e4>
 8000696:	eba7 0909 	sub.w	r9, r7, r9
 800069a:	4449      	add	r1, r9
 800069c:	f1a8 0c02 	sub.w	ip, r8, #2
 80006a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a4:	fb09 f804 	mul.w	r8, r9, r4
 80006a8:	e7db      	b.n	8000662 <__udivmoddi4+0x282>
 80006aa:	4673      	mov	r3, lr
 80006ac:	e77f      	b.n	80005ae <__udivmoddi4+0x1ce>
 80006ae:	4650      	mov	r0, sl
 80006b0:	e766      	b.n	8000580 <__udivmoddi4+0x1a0>
 80006b2:	4608      	mov	r0, r1
 80006b4:	e6fd      	b.n	80004b2 <__udivmoddi4+0xd2>
 80006b6:	443b      	add	r3, r7
 80006b8:	3a02      	subs	r2, #2
 80006ba:	e733      	b.n	8000524 <__udivmoddi4+0x144>
 80006bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006c0:	443b      	add	r3, r7
 80006c2:	e71c      	b.n	80004fe <__udivmoddi4+0x11e>
 80006c4:	4649      	mov	r1, r9
 80006c6:	e79c      	b.n	8000602 <__udivmoddi4+0x222>
 80006c8:	eba1 0109 	sub.w	r1, r1, r9
 80006cc:	46c4      	mov	ip, r8
 80006ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80006d2:	fb09 f804 	mul.w	r8, r9, r4
 80006d6:	e7c4      	b.n	8000662 <__udivmoddi4+0x282>

080006d8 <__aeabi_idiv0>:
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80006e0:	f000 fad0 	bl	8000c84 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006e4:	f000 feae 	bl	8001444 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006e8:	f000 f88a 	bl	8000800 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ec:	f000 fa10 	bl	8000b10 <MX_GPIO_Init>
  MX_DMA_Init();
 80006f0:	f000 f9d6 	bl	8000aa0 <MX_DMA_Init>
  MX_TIM2_Init();
 80006f4:	f000 f8f4 	bl	80008e0 <MX_TIM2_Init>
  MX_USART3_UART_Init();
 80006f8:	f000 f986 	bl	8000a08 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 80006fc:	2200      	movs	r2, #0
 80006fe:	2101      	movs	r1, #1
 8000700:	201c      	movs	r0, #28
 8000702:	f001 f80c 	bl	800171e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000706:	201c      	movs	r0, #28
 8000708:	f001 f823 	bl	8001752 <HAL_NVIC_EnableIRQ>
  HAL_TIM_Base_Start(&htim2);
 800070c:	4831      	ldr	r0, [pc, #196]	@ (80007d4 <main+0xf8>)
 800070e:	f006 fe4d 	bl	80073ac <HAL_TIM_Base_Start>

  htim2.hdma[TIM_DMA_ID_CC1]->XferCpltCallback = IC_DMA_XferCpltCallback;
 8000712:	4b30      	ldr	r3, [pc, #192]	@ (80007d4 <main+0xf8>)
 8000714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000716:	4a30      	ldr	r2, [pc, #192]	@ (80007d8 <main+0xfc>)
 8000718:	63da      	str	r2, [r3, #60]	@ 0x3c
  htim2.hdma[TIM_DMA_ID_CC2]->XferCpltCallback = IC_DMA_XferCpltCallback;
 800071a:	4b2e      	ldr	r3, [pc, #184]	@ (80007d4 <main+0xf8>)
 800071c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800071e:	4a2e      	ldr	r2, [pc, #184]	@ (80007d8 <main+0xfc>)
 8000720:	63da      	str	r2, [r3, #60]	@ 0x3c
  htim2.hdma[TIM_DMA_ID_CC3]->XferCpltCallback = IC_DMA_XferCpltCallback;
 8000722:	4b2c      	ldr	r3, [pc, #176]	@ (80007d4 <main+0xf8>)
 8000724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000726:	4a2c      	ldr	r2, [pc, #176]	@ (80007d8 <main+0xfc>)
 8000728:	63da      	str	r2, [r3, #60]	@ 0x3c
  htim2.hdma[TIM_DMA_ID_CC4]->XferCpltCallback = IC_DMA_XferCpltCallback;
 800072a:	4b2a      	ldr	r3, [pc, #168]	@ (80007d4 <main+0xf8>)
 800072c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800072e:	4a2a      	ldr	r2, [pc, #168]	@ (80007d8 <main+0xfc>)
 8000730:	63da      	str	r2, [r3, #60]	@ 0x3c

  HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_1, ic_ch1_buf, IC_BUF_LEN);
 8000732:	2310      	movs	r3, #16
 8000734:	4a29      	ldr	r2, [pc, #164]	@ (80007dc <main+0x100>)
 8000736:	2100      	movs	r1, #0
 8000738:	4826      	ldr	r0, [pc, #152]	@ (80007d4 <main+0xf8>)
 800073a:	f006 ff17 	bl	800756c <HAL_TIM_IC_Start_DMA>
  HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_2, ic_ch2_buf, IC_BUF_LEN);
 800073e:	2310      	movs	r3, #16
 8000740:	4a27      	ldr	r2, [pc, #156]	@ (80007e0 <main+0x104>)
 8000742:	2104      	movs	r1, #4
 8000744:	4823      	ldr	r0, [pc, #140]	@ (80007d4 <main+0xf8>)
 8000746:	f006 ff11 	bl	800756c <HAL_TIM_IC_Start_DMA>
  HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_3, ic_ch3_buf, IC_BUF_LEN);
 800074a:	2310      	movs	r3, #16
 800074c:	4a25      	ldr	r2, [pc, #148]	@ (80007e4 <main+0x108>)
 800074e:	2108      	movs	r1, #8
 8000750:	4820      	ldr	r0, [pc, #128]	@ (80007d4 <main+0xf8>)
 8000752:	f006 ff0b 	bl	800756c <HAL_TIM_IC_Start_DMA>
  HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_4, ic_ch4_buf, IC_BUF_LEN);
 8000756:	2310      	movs	r3, #16
 8000758:	4a23      	ldr	r2, [pc, #140]	@ (80007e8 <main+0x10c>)
 800075a:	210c      	movs	r1, #12
 800075c:	481d      	ldr	r0, [pc, #116]	@ (80007d4 <main+0xf8>)
 800075e:	f006 ff05 	bl	800756c <HAL_TIM_IC_Start_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("Hello - Test\n");
 8000762:	4822      	ldr	r0, [pc, #136]	@ (80007ec <main+0x110>)
 8000764:	f009 ffe4 	bl	800a730 <puts>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
      if (ic_ch1_ready)
 8000768:	4b21      	ldr	r3, [pc, #132]	@ (80007f0 <main+0x114>)
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	b2db      	uxtb	r3, r3
 800076e:	2b00      	cmp	r3, #0
 8000770:	d007      	beq.n	8000782 <main+0xa6>
      {
          ic_ch1_ready = 0;
 8000772:	4b1f      	ldr	r3, [pc, #124]	@ (80007f0 <main+0x114>)
 8000774:	2200      	movs	r2, #0
 8000776:	701a      	strb	r2, [r3, #0]
          Print_IC_Buffer(1, ic_ch1_buf, IC_BUF_LEN);
 8000778:	2210      	movs	r2, #16
 800077a:	4918      	ldr	r1, [pc, #96]	@ (80007dc <main+0x100>)
 800077c:	2001      	movs	r0, #1
 800077e:	f000 fa37 	bl	8000bf0 <Print_IC_Buffer>
      }
      if (ic_ch2_ready)
 8000782:	4b1c      	ldr	r3, [pc, #112]	@ (80007f4 <main+0x118>)
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	b2db      	uxtb	r3, r3
 8000788:	2b00      	cmp	r3, #0
 800078a:	d007      	beq.n	800079c <main+0xc0>
      {
          ic_ch2_ready = 0;
 800078c:	4b19      	ldr	r3, [pc, #100]	@ (80007f4 <main+0x118>)
 800078e:	2200      	movs	r2, #0
 8000790:	701a      	strb	r2, [r3, #0]
          Print_IC_Buffer(2, ic_ch2_buf, IC_BUF_LEN);
 8000792:	2210      	movs	r2, #16
 8000794:	4912      	ldr	r1, [pc, #72]	@ (80007e0 <main+0x104>)
 8000796:	2002      	movs	r0, #2
 8000798:	f000 fa2a 	bl	8000bf0 <Print_IC_Buffer>
      }
      if (ic_ch3_ready)
 800079c:	4b16      	ldr	r3, [pc, #88]	@ (80007f8 <main+0x11c>)
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	b2db      	uxtb	r3, r3
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d007      	beq.n	80007b6 <main+0xda>
      {
          ic_ch3_ready = 0;
 80007a6:	4b14      	ldr	r3, [pc, #80]	@ (80007f8 <main+0x11c>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	701a      	strb	r2, [r3, #0]
          Print_IC_Buffer(3, ic_ch3_buf, IC_BUF_LEN);
 80007ac:	2210      	movs	r2, #16
 80007ae:	490d      	ldr	r1, [pc, #52]	@ (80007e4 <main+0x108>)
 80007b0:	2003      	movs	r0, #3
 80007b2:	f000 fa1d 	bl	8000bf0 <Print_IC_Buffer>
      }
      if (ic_ch4_ready)
 80007b6:	4b11      	ldr	r3, [pc, #68]	@ (80007fc <main+0x120>)
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	b2db      	uxtb	r3, r3
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d0d3      	beq.n	8000768 <main+0x8c>
      {
          ic_ch4_ready = 0;
 80007c0:	4b0e      	ldr	r3, [pc, #56]	@ (80007fc <main+0x120>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	701a      	strb	r2, [r3, #0]
          Print_IC_Buffer(4, ic_ch4_buf, IC_BUF_LEN);
 80007c6:	2210      	movs	r2, #16
 80007c8:	4907      	ldr	r1, [pc, #28]	@ (80007e8 <main+0x10c>)
 80007ca:	2004      	movs	r0, #4
 80007cc:	f000 fa10 	bl	8000bf0 <Print_IC_Buffer>
      if (ic_ch1_ready)
 80007d0:	e7ca      	b.n	8000768 <main+0x8c>
 80007d2:	bf00      	nop
 80007d4:	24000088 	.word	0x24000088
 80007d8:	08000b81 	.word	0x08000b81
 80007dc:	24000348 	.word	0x24000348
 80007e0:	24000388 	.word	0x24000388
 80007e4:	240003c8 	.word	0x240003c8
 80007e8:	24000408 	.word	0x24000408
 80007ec:	0800b40c 	.word	0x0800b40c
 80007f0:	24000448 	.word	0x24000448
 80007f4:	24000449 	.word	0x24000449
 80007f8:	2400044a 	.word	0x2400044a
 80007fc:	2400044b 	.word	0x2400044b

08000800 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b09c      	sub	sp, #112	@ 0x70
 8000804:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000806:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800080a:	224c      	movs	r2, #76	@ 0x4c
 800080c:	2100      	movs	r1, #0
 800080e:	4618      	mov	r0, r3
 8000810:	f00a f86e 	bl	800a8f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000814:	1d3b      	adds	r3, r7, #4
 8000816:	2220      	movs	r2, #32
 8000818:	2100      	movs	r1, #0
 800081a:	4618      	mov	r0, r3
 800081c:	f00a f868 	bl	800a8f0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000820:	2002      	movs	r0, #2
 8000822:	f004 f809 	bl	8004838 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000826:	2300      	movs	r3, #0
 8000828:	603b      	str	r3, [r7, #0]
 800082a:	4b2c      	ldr	r3, [pc, #176]	@ (80008dc <SystemClock_Config+0xdc>)
 800082c:	699b      	ldr	r3, [r3, #24]
 800082e:	4a2b      	ldr	r2, [pc, #172]	@ (80008dc <SystemClock_Config+0xdc>)
 8000830:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000834:	6193      	str	r3, [r2, #24]
 8000836:	4b29      	ldr	r3, [pc, #164]	@ (80008dc <SystemClock_Config+0xdc>)
 8000838:	699b      	ldr	r3, [r3, #24]
 800083a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800083e:	603b      	str	r3, [r7, #0]
 8000840:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000842:	bf00      	nop
 8000844:	4b25      	ldr	r3, [pc, #148]	@ (80008dc <SystemClock_Config+0xdc>)
 8000846:	699b      	ldr	r3, [r3, #24]
 8000848:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800084c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000850:	d1f8      	bne.n	8000844 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000852:	2302      	movs	r3, #2
 8000854:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000856:	2301      	movs	r3, #1
 8000858:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 800085a:	2340      	movs	r3, #64	@ 0x40
 800085c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800085e:	2302      	movs	r3, #2
 8000860:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000862:	2300      	movs	r3, #0
 8000864:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000866:	2304      	movs	r3, #4
 8000868:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 34;
 800086a:	2322      	movs	r3, #34	@ 0x22
 800086c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 800086e:	2301      	movs	r3, #1
 8000870:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000872:	2304      	movs	r3, #4
 8000874:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000876:	2302      	movs	r3, #2
 8000878:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800087a:	230c      	movs	r3, #12
 800087c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800087e:	2300      	movs	r3, #0
 8000880:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 8000882:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000886:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000888:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800088c:	4618      	mov	r0, r3
 800088e:	f004 f80d 	bl	80048ac <HAL_RCC_OscConfig>
 8000892:	4603      	mov	r3, r0
 8000894:	2b00      	cmp	r3, #0
 8000896:	d001      	beq.n	800089c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000898:	f000 fa20 	bl	8000cdc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800089c:	233f      	movs	r3, #63	@ 0x3f
 800089e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008a0:	2303      	movs	r3, #3
 80008a2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80008a4:	2300      	movs	r3, #0
 80008a6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80008a8:	2308      	movs	r3, #8
 80008aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80008ac:	2340      	movs	r3, #64	@ 0x40
 80008ae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80008b0:	2340      	movs	r3, #64	@ 0x40
 80008b2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80008b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80008b8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80008ba:	2340      	movs	r3, #64	@ 0x40
 80008bc:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80008be:	1d3b      	adds	r3, r7, #4
 80008c0:	2103      	movs	r1, #3
 80008c2:	4618      	mov	r0, r3
 80008c4:	f004 fbcc 	bl	8005060 <HAL_RCC_ClockConfig>
 80008c8:	4603      	mov	r3, r0
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d001      	beq.n	80008d2 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80008ce:	f000 fa05 	bl	8000cdc <Error_Handler>
  }
}
 80008d2:	bf00      	nop
 80008d4:	3770      	adds	r7, #112	@ 0x70
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	58024800 	.word	0x58024800

080008e0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b08c      	sub	sp, #48	@ 0x30
 80008e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008e6:	f107 0320 	add.w	r3, r7, #32
 80008ea:	2200      	movs	r2, #0
 80008ec:	601a      	str	r2, [r3, #0]
 80008ee:	605a      	str	r2, [r3, #4]
 80008f0:	609a      	str	r2, [r3, #8]
 80008f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008f4:	f107 0314 	add.w	r3, r7, #20
 80008f8:	2200      	movs	r2, #0
 80008fa:	601a      	str	r2, [r3, #0]
 80008fc:	605a      	str	r2, [r3, #4]
 80008fe:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000900:	1d3b      	adds	r3, r7, #4
 8000902:	2200      	movs	r2, #0
 8000904:	601a      	str	r2, [r3, #0]
 8000906:	605a      	str	r2, [r3, #4]
 8000908:	609a      	str	r2, [r3, #8]
 800090a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800090c:	4b3d      	ldr	r3, [pc, #244]	@ (8000a04 <MX_TIM2_Init+0x124>)
 800090e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000912:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000914:	4b3b      	ldr	r3, [pc, #236]	@ (8000a04 <MX_TIM2_Init+0x124>)
 8000916:	2200      	movs	r2, #0
 8000918:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800091a:	4b3a      	ldr	r3, [pc, #232]	@ (8000a04 <MX_TIM2_Init+0x124>)
 800091c:	2200      	movs	r2, #0
 800091e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000920:	4b38      	ldr	r3, [pc, #224]	@ (8000a04 <MX_TIM2_Init+0x124>)
 8000922:	f04f 32ff 	mov.w	r2, #4294967295
 8000926:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000928:	4b36      	ldr	r3, [pc, #216]	@ (8000a04 <MX_TIM2_Init+0x124>)
 800092a:	2200      	movs	r2, #0
 800092c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800092e:	4b35      	ldr	r3, [pc, #212]	@ (8000a04 <MX_TIM2_Init+0x124>)
 8000930:	2200      	movs	r2, #0
 8000932:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000934:	4833      	ldr	r0, [pc, #204]	@ (8000a04 <MX_TIM2_Init+0x124>)
 8000936:	f006 fce1 	bl	80072fc <HAL_TIM_Base_Init>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 8000940:	f000 f9cc 	bl	8000cdc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000944:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000948:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800094a:	f107 0320 	add.w	r3, r7, #32
 800094e:	4619      	mov	r1, r3
 8000950:	482c      	ldr	r0, [pc, #176]	@ (8000a04 <MX_TIM2_Init+0x124>)
 8000952:	f007 f98f 	bl	8007c74 <HAL_TIM_ConfigClockSource>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 800095c:	f000 f9be 	bl	8000cdc <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000960:	4828      	ldr	r0, [pc, #160]	@ (8000a04 <MX_TIM2_Init+0x124>)
 8000962:	f006 fda1 	bl	80074a8 <HAL_TIM_IC_Init>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 800096c:	f000 f9b6 	bl	8000cdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000970:	2300      	movs	r3, #0
 8000972:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000974:	2300      	movs	r3, #0
 8000976:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000978:	f107 0314 	add.w	r3, r7, #20
 800097c:	4619      	mov	r1, r3
 800097e:	4821      	ldr	r0, [pc, #132]	@ (8000a04 <MX_TIM2_Init+0x124>)
 8000980:	f007 fe34 	bl	80085ec <HAL_TIMEx_MasterConfigSynchronization>
 8000984:	4603      	mov	r3, r0
 8000986:	2b00      	cmp	r3, #0
 8000988:	d001      	beq.n	800098e <MX_TIM2_Init+0xae>
  {
    Error_Handler();
 800098a:	f000 f9a7 	bl	8000cdc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800098e:	2302      	movs	r3, #2
 8000990:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000992:	2301      	movs	r3, #1
 8000994:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000996:	2300      	movs	r3, #0
 8000998:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800099a:	2300      	movs	r3, #0
 800099c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800099e:	1d3b      	adds	r3, r7, #4
 80009a0:	2200      	movs	r2, #0
 80009a2:	4619      	mov	r1, r3
 80009a4:	4817      	ldr	r0, [pc, #92]	@ (8000a04 <MX_TIM2_Init+0x124>)
 80009a6:	f007 f8c8 	bl	8007b3a <HAL_TIM_IC_ConfigChannel>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d001      	beq.n	80009b4 <MX_TIM2_Init+0xd4>
  {
    Error_Handler();
 80009b0:	f000 f994 	bl	8000cdc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80009b4:	2300      	movs	r3, #0
 80009b6:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80009b8:	1d3b      	adds	r3, r7, #4
 80009ba:	2204      	movs	r2, #4
 80009bc:	4619      	mov	r1, r3
 80009be:	4811      	ldr	r0, [pc, #68]	@ (8000a04 <MX_TIM2_Init+0x124>)
 80009c0:	f007 f8bb 	bl	8007b3a <HAL_TIM_IC_ConfigChannel>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d001      	beq.n	80009ce <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80009ca:	f000 f987 	bl	8000cdc <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80009ce:	1d3b      	adds	r3, r7, #4
 80009d0:	2208      	movs	r2, #8
 80009d2:	4619      	mov	r1, r3
 80009d4:	480b      	ldr	r0, [pc, #44]	@ (8000a04 <MX_TIM2_Init+0x124>)
 80009d6:	f007 f8b0 	bl	8007b3a <HAL_TIM_IC_ConfigChannel>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d001      	beq.n	80009e4 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 80009e0:	f000 f97c 	bl	8000cdc <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 80009e4:	1d3b      	adds	r3, r7, #4
 80009e6:	220c      	movs	r2, #12
 80009e8:	4619      	mov	r1, r3
 80009ea:	4806      	ldr	r0, [pc, #24]	@ (8000a04 <MX_TIM2_Init+0x124>)
 80009ec:	f007 f8a5 	bl	8007b3a <HAL_TIM_IC_ConfigChannel>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 80009f6:	f000 f971 	bl	8000cdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80009fa:	bf00      	nop
 80009fc:	3730      	adds	r7, #48	@ 0x30
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	24000088 	.word	0x24000088

08000a08 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a0c:	4b22      	ldr	r3, [pc, #136]	@ (8000a98 <MX_USART3_UART_Init+0x90>)
 8000a0e:	4a23      	ldr	r2, [pc, #140]	@ (8000a9c <MX_USART3_UART_Init+0x94>)
 8000a10:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a12:	4b21      	ldr	r3, [pc, #132]	@ (8000a98 <MX_USART3_UART_Init+0x90>)
 8000a14:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a18:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a1a:	4b1f      	ldr	r3, [pc, #124]	@ (8000a98 <MX_USART3_UART_Init+0x90>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a20:	4b1d      	ldr	r3, [pc, #116]	@ (8000a98 <MX_USART3_UART_Init+0x90>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a26:	4b1c      	ldr	r3, [pc, #112]	@ (8000a98 <MX_USART3_UART_Init+0x90>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a2c:	4b1a      	ldr	r3, [pc, #104]	@ (8000a98 <MX_USART3_UART_Init+0x90>)
 8000a2e:	220c      	movs	r2, #12
 8000a30:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a32:	4b19      	ldr	r3, [pc, #100]	@ (8000a98 <MX_USART3_UART_Init+0x90>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a38:	4b17      	ldr	r3, [pc, #92]	@ (8000a98 <MX_USART3_UART_Init+0x90>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a3e:	4b16      	ldr	r3, [pc, #88]	@ (8000a98 <MX_USART3_UART_Init+0x90>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a44:	4b14      	ldr	r3, [pc, #80]	@ (8000a98 <MX_USART3_UART_Init+0x90>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a4a:	4b13      	ldr	r3, [pc, #76]	@ (8000a98 <MX_USART3_UART_Init+0x90>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a50:	4811      	ldr	r0, [pc, #68]	@ (8000a98 <MX_USART3_UART_Init+0x90>)
 8000a52:	f007 fe85 	bl	8008760 <HAL_UART_Init>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d001      	beq.n	8000a60 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000a5c:	f000 f93e 	bl	8000cdc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a60:	2100      	movs	r1, #0
 8000a62:	480d      	ldr	r0, [pc, #52]	@ (8000a98 <MX_USART3_UART_Init+0x90>)
 8000a64:	f009 fc70 	bl	800a348 <HAL_UARTEx_SetTxFifoThreshold>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d001      	beq.n	8000a72 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000a6e:	f000 f935 	bl	8000cdc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a72:	2100      	movs	r1, #0
 8000a74:	4808      	ldr	r0, [pc, #32]	@ (8000a98 <MX_USART3_UART_Init+0x90>)
 8000a76:	f009 fca5 	bl	800a3c4 <HAL_UARTEx_SetRxFifoThreshold>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d001      	beq.n	8000a84 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000a80:	f000 f92c 	bl	8000cdc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000a84:	4804      	ldr	r0, [pc, #16]	@ (8000a98 <MX_USART3_UART_Init+0x90>)
 8000a86:	f009 fc26 	bl	800a2d6 <HAL_UARTEx_DisableFifoMode>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000a90:	f000 f924 	bl	8000cdc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000a94:	bf00      	nop
 8000a96:	bd80      	pop	{r7, pc}
 8000a98:	240002b4 	.word	0x240002b4
 8000a9c:	40004800 	.word	0x40004800

08000aa0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b082      	sub	sp, #8
 8000aa4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000aa6:	4b19      	ldr	r3, [pc, #100]	@ (8000b0c <MX_DMA_Init+0x6c>)
 8000aa8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000aac:	4a17      	ldr	r2, [pc, #92]	@ (8000b0c <MX_DMA_Init+0x6c>)
 8000aae:	f043 0301 	orr.w	r3, r3, #1
 8000ab2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000ab6:	4b15      	ldr	r3, [pc, #84]	@ (8000b0c <MX_DMA_Init+0x6c>)
 8000ab8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000abc:	f003 0301 	and.w	r3, r3, #1
 8000ac0:	607b      	str	r3, [r7, #4]
 8000ac2:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	2100      	movs	r1, #0
 8000ac8:	200b      	movs	r0, #11
 8000aca:	f000 fe28 	bl	800171e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000ace:	200b      	movs	r0, #11
 8000ad0:	f000 fe3f 	bl	8001752 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	2100      	movs	r1, #0
 8000ad8:	200c      	movs	r0, #12
 8000ada:	f000 fe20 	bl	800171e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000ade:	200c      	movs	r0, #12
 8000ae0:	f000 fe37 	bl	8001752 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	2100      	movs	r1, #0
 8000ae8:	200d      	movs	r0, #13
 8000aea:	f000 fe18 	bl	800171e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000aee:	200d      	movs	r0, #13
 8000af0:	f000 fe2f 	bl	8001752 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000af4:	2200      	movs	r2, #0
 8000af6:	2100      	movs	r1, #0
 8000af8:	200e      	movs	r0, #14
 8000afa:	f000 fe10 	bl	800171e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000afe:	200e      	movs	r0, #14
 8000b00:	f000 fe27 	bl	8001752 <HAL_NVIC_EnableIRQ>

}
 8000b04:	bf00      	nop
 8000b06:	3708      	adds	r7, #8
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	58024400 	.word	0x58024400

08000b10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b085      	sub	sp, #20
 8000b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b16:	4b19      	ldr	r3, [pc, #100]	@ (8000b7c <MX_GPIO_Init+0x6c>)
 8000b18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b1c:	4a17      	ldr	r2, [pc, #92]	@ (8000b7c <MX_GPIO_Init+0x6c>)
 8000b1e:	f043 0301 	orr.w	r3, r3, #1
 8000b22:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b26:	4b15      	ldr	r3, [pc, #84]	@ (8000b7c <MX_GPIO_Init+0x6c>)
 8000b28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b2c:	f003 0301 	and.w	r3, r3, #1
 8000b30:	60fb      	str	r3, [r7, #12]
 8000b32:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b34:	4b11      	ldr	r3, [pc, #68]	@ (8000b7c <MX_GPIO_Init+0x6c>)
 8000b36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b3a:	4a10      	ldr	r2, [pc, #64]	@ (8000b7c <MX_GPIO_Init+0x6c>)
 8000b3c:	f043 0302 	orr.w	r3, r3, #2
 8000b40:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b44:	4b0d      	ldr	r3, [pc, #52]	@ (8000b7c <MX_GPIO_Init+0x6c>)
 8000b46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b4a:	f003 0302 	and.w	r3, r3, #2
 8000b4e:	60bb      	str	r3, [r7, #8]
 8000b50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b52:	4b0a      	ldr	r3, [pc, #40]	@ (8000b7c <MX_GPIO_Init+0x6c>)
 8000b54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b58:	4a08      	ldr	r2, [pc, #32]	@ (8000b7c <MX_GPIO_Init+0x6c>)
 8000b5a:	f043 0308 	orr.w	r3, r3, #8
 8000b5e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b62:	4b06      	ldr	r3, [pc, #24]	@ (8000b7c <MX_GPIO_Init+0x6c>)
 8000b64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b68:	f003 0308 	and.w	r3, r3, #8
 8000b6c:	607b      	str	r3, [r7, #4]
 8000b6e:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b70:	bf00      	nop
 8000b72:	3714      	adds	r7, #20
 8000b74:	46bd      	mov	sp, r7
 8000b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7a:	4770      	bx	lr
 8000b7c:	58024400 	.word	0x58024400

08000b80 <IC_DMA_XferCpltCallback>:

/* USER CODE BEGIN 4 */

// En esta función hacemos el callback del DMA se ejecute cuando el buffer esté completo
void IC_DMA_XferCpltCallback(DMA_HandleTypeDef *hdma)
{
 8000b80:	b480      	push	{r7}
 8000b82:	b083      	sub	sp, #12
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
    if (hdma == htim2.hdma[TIM_DMA_ID_CC1])
 8000b88:	4b14      	ldr	r3, [pc, #80]	@ (8000bdc <IC_DMA_XferCpltCallback+0x5c>)
 8000b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b8c:	687a      	ldr	r2, [r7, #4]
 8000b8e:	429a      	cmp	r2, r3
 8000b90:	d103      	bne.n	8000b9a <IC_DMA_XferCpltCallback+0x1a>
    {
        ic_ch1_ready = 1;
 8000b92:	4b13      	ldr	r3, [pc, #76]	@ (8000be0 <IC_DMA_XferCpltCallback+0x60>)
 8000b94:	2201      	movs	r2, #1
 8000b96:	701a      	strb	r2, [r3, #0]
    }
    else if (hdma == htim2.hdma[TIM_DMA_ID_CC4])
    {
        ic_ch4_ready = 1;
    }
}
 8000b98:	e019      	b.n	8000bce <IC_DMA_XferCpltCallback+0x4e>
    else if (hdma == htim2.hdma[TIM_DMA_ID_CC2])
 8000b9a:	4b10      	ldr	r3, [pc, #64]	@ (8000bdc <IC_DMA_XferCpltCallback+0x5c>)
 8000b9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b9e:	687a      	ldr	r2, [r7, #4]
 8000ba0:	429a      	cmp	r2, r3
 8000ba2:	d103      	bne.n	8000bac <IC_DMA_XferCpltCallback+0x2c>
        ic_ch2_ready = 1;
 8000ba4:	4b0f      	ldr	r3, [pc, #60]	@ (8000be4 <IC_DMA_XferCpltCallback+0x64>)
 8000ba6:	2201      	movs	r2, #1
 8000ba8:	701a      	strb	r2, [r3, #0]
}
 8000baa:	e010      	b.n	8000bce <IC_DMA_XferCpltCallback+0x4e>
    else if (hdma == htim2.hdma[TIM_DMA_ID_CC3])
 8000bac:	4b0b      	ldr	r3, [pc, #44]	@ (8000bdc <IC_DMA_XferCpltCallback+0x5c>)
 8000bae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bb0:	687a      	ldr	r2, [r7, #4]
 8000bb2:	429a      	cmp	r2, r3
 8000bb4:	d103      	bne.n	8000bbe <IC_DMA_XferCpltCallback+0x3e>
        ic_ch3_ready = 1;
 8000bb6:	4b0c      	ldr	r3, [pc, #48]	@ (8000be8 <IC_DMA_XferCpltCallback+0x68>)
 8000bb8:	2201      	movs	r2, #1
 8000bba:	701a      	strb	r2, [r3, #0]
}
 8000bbc:	e007      	b.n	8000bce <IC_DMA_XferCpltCallback+0x4e>
    else if (hdma == htim2.hdma[TIM_DMA_ID_CC4])
 8000bbe:	4b07      	ldr	r3, [pc, #28]	@ (8000bdc <IC_DMA_XferCpltCallback+0x5c>)
 8000bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc2:	687a      	ldr	r2, [r7, #4]
 8000bc4:	429a      	cmp	r2, r3
 8000bc6:	d102      	bne.n	8000bce <IC_DMA_XferCpltCallback+0x4e>
        ic_ch4_ready = 1;
 8000bc8:	4b08      	ldr	r3, [pc, #32]	@ (8000bec <IC_DMA_XferCpltCallback+0x6c>)
 8000bca:	2201      	movs	r2, #1
 8000bcc:	701a      	strb	r2, [r3, #0]
}
 8000bce:	bf00      	nop
 8000bd0:	370c      	adds	r7, #12
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop
 8000bdc:	24000088 	.word	0x24000088
 8000be0:	24000448 	.word	0x24000448
 8000be4:	24000449 	.word	0x24000449
 8000be8:	2400044a 	.word	0x2400044a
 8000bec:	2400044b 	.word	0x2400044b

08000bf0 <Print_IC_Buffer>:



// Función para imprimir los buffers
void Print_IC_Buffer(uint8_t ch, uint32_t *buf, uint32_t len)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b086      	sub	sp, #24
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	60b9      	str	r1, [r7, #8]
 8000bfa:	607a      	str	r2, [r7, #4]
 8000bfc:	73fb      	strb	r3, [r7, #15]
    for (uint32_t i = 0; i < len; i++)
 8000bfe:	2300      	movs	r3, #0
 8000c00:	617b      	str	r3, [r7, #20]
 8000c02:	e00c      	b.n	8000c1e <Print_IC_Buffer+0x2e>
    {
        printf("EVENTO: CH%u | t=%lu\r\n", ch, buf[i]);
 8000c04:	7bf9      	ldrb	r1, [r7, #15]
 8000c06:	697b      	ldr	r3, [r7, #20]
 8000c08:	009b      	lsls	r3, r3, #2
 8000c0a:	68ba      	ldr	r2, [r7, #8]
 8000c0c:	4413      	add	r3, r2
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	461a      	mov	r2, r3
 8000c12:	4807      	ldr	r0, [pc, #28]	@ (8000c30 <Print_IC_Buffer+0x40>)
 8000c14:	f009 fd24 	bl	800a660 <iprintf>
    for (uint32_t i = 0; i < len; i++)
 8000c18:	697b      	ldr	r3, [r7, #20]
 8000c1a:	3301      	adds	r3, #1
 8000c1c:	617b      	str	r3, [r7, #20]
 8000c1e:	697a      	ldr	r2, [r7, #20]
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d3ee      	bcc.n	8000c04 <Print_IC_Buffer+0x14>
    }
}
 8000c26:	bf00      	nop
 8000c28:	bf00      	nop
 8000c2a:	3718      	adds	r7, #24
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	0800b41c 	.word	0x0800b41c

08000c34 <HAL_TIM_PeriodElapsedCallback>:
//}
//

/* Overflow del TIM2 → extiende a 64 bits */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c34:	b480      	push	{r7}
 8000c36:	b083      	sub	sp, #12
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000c44:	d104      	bne.n	8000c50 <HAL_TIM_PeriodElapsedCallback+0x1c>
        timer_high++;
 8000c46:	4b05      	ldr	r3, [pc, #20]	@ (8000c5c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	3301      	adds	r3, #1
 8000c4c:	4a03      	ldr	r2, [pc, #12]	@ (8000c5c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000c4e:	6013      	str	r3, [r2, #0]
}
 8000c50:	bf00      	nop
 8000c52:	370c      	adds	r7, #12
 8000c54:	46bd      	mov	sp, r7
 8000c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5a:	4770      	bx	lr
 8000c5c:	2400044c 	.word	0x2400044c

08000c60 <__io_putchar>:

/* Redirección printf a UART */
PUTCHAR_PROTOTYPE
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000c68:	1d39      	adds	r1, r7, #4
 8000c6a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c6e:	2201      	movs	r2, #1
 8000c70:	4803      	ldr	r0, [pc, #12]	@ (8000c80 <__io_putchar+0x20>)
 8000c72:	f007 fdc5 	bl	8008800 <HAL_UART_Transmit>
    return ch;
 8000c76:	687b      	ldr	r3, [r7, #4]
}
 8000c78:	4618      	mov	r0, r3
 8000c7a:	3708      	adds	r7, #8
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bd80      	pop	{r7, pc}
 8000c80:	240002b4 	.word	0x240002b4

08000c84 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b084      	sub	sp, #16
 8000c88:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000c8a:	463b      	mov	r3, r7
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	601a      	str	r2, [r3, #0]
 8000c90:	605a      	str	r2, [r3, #4]
 8000c92:	609a      	str	r2, [r3, #8]
 8000c94:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000c96:	f000 fd77 	bl	8001788 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000ca6:	231f      	movs	r3, #31
 8000ca8:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000caa:	2387      	movs	r3, #135	@ 0x87
 8000cac:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000cba:	2301      	movs	r3, #1
 8000cbc:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000cc6:	463b      	mov	r3, r7
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f000 fd95 	bl	80017f8 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000cce:	2004      	movs	r0, #4
 8000cd0:	f000 fd72 	bl	80017b8 <HAL_MPU_Enable>

}
 8000cd4:	bf00      	nop
 8000cd6:	3710      	adds	r7, #16
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}

08000cdc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ce0:	b672      	cpsid	i
}
 8000ce2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ce4:	bf00      	nop
 8000ce6:	e7fd      	b.n	8000ce4 <Error_Handler+0x8>

08000ce8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b083      	sub	sp, #12
 8000cec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cee:	4b0a      	ldr	r3, [pc, #40]	@ (8000d18 <HAL_MspInit+0x30>)
 8000cf0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000cf4:	4a08      	ldr	r2, [pc, #32]	@ (8000d18 <HAL_MspInit+0x30>)
 8000cf6:	f043 0302 	orr.w	r3, r3, #2
 8000cfa:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000cfe:	4b06      	ldr	r3, [pc, #24]	@ (8000d18 <HAL_MspInit+0x30>)
 8000d00:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d04:	f003 0302 	and.w	r3, r3, #2
 8000d08:	607b      	str	r3, [r7, #4]
 8000d0a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d0c:	bf00      	nop
 8000d0e:	370c      	adds	r7, #12
 8000d10:	46bd      	mov	sp, r7
 8000d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d16:	4770      	bx	lr
 8000d18:	58024400 	.word	0x58024400

08000d1c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b08a      	sub	sp, #40	@ 0x28
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d24:	f107 0314 	add.w	r3, r7, #20
 8000d28:	2200      	movs	r2, #0
 8000d2a:	601a      	str	r2, [r3, #0]
 8000d2c:	605a      	str	r2, [r3, #4]
 8000d2e:	609a      	str	r2, [r3, #8]
 8000d30:	60da      	str	r2, [r3, #12]
 8000d32:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000d3c:	f040 8112 	bne.w	8000f64 <HAL_TIM_Base_MspInit+0x248>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000d40:	4b8a      	ldr	r3, [pc, #552]	@ (8000f6c <HAL_TIM_Base_MspInit+0x250>)
 8000d42:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000d46:	4a89      	ldr	r2, [pc, #548]	@ (8000f6c <HAL_TIM_Base_MspInit+0x250>)
 8000d48:	f043 0301 	orr.w	r3, r3, #1
 8000d4c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000d50:	4b86      	ldr	r3, [pc, #536]	@ (8000f6c <HAL_TIM_Base_MspInit+0x250>)
 8000d52:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000d56:	f003 0301 	and.w	r3, r3, #1
 8000d5a:	613b      	str	r3, [r7, #16]
 8000d5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d5e:	4b83      	ldr	r3, [pc, #524]	@ (8000f6c <HAL_TIM_Base_MspInit+0x250>)
 8000d60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d64:	4a81      	ldr	r2, [pc, #516]	@ (8000f6c <HAL_TIM_Base_MspInit+0x250>)
 8000d66:	f043 0301 	orr.w	r3, r3, #1
 8000d6a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d6e:	4b7f      	ldr	r3, [pc, #508]	@ (8000f6c <HAL_TIM_Base_MspInit+0x250>)
 8000d70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d74:	f003 0301 	and.w	r3, r3, #1
 8000d78:	60fb      	str	r3, [r7, #12]
 8000d7a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d7c:	4b7b      	ldr	r3, [pc, #492]	@ (8000f6c <HAL_TIM_Base_MspInit+0x250>)
 8000d7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d82:	4a7a      	ldr	r2, [pc, #488]	@ (8000f6c <HAL_TIM_Base_MspInit+0x250>)
 8000d84:	f043 0302 	orr.w	r3, r3, #2
 8000d88:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d8c:	4b77      	ldr	r3, [pc, #476]	@ (8000f6c <HAL_TIM_Base_MspInit+0x250>)
 8000d8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d92:	f003 0302 	and.w	r3, r3, #2
 8000d96:	60bb      	str	r3, [r7, #8]
 8000d98:	68bb      	ldr	r3, [r7, #8]
    PA5     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    PB3(JTDO/TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000d9a:	2320      	movs	r3, #32
 8000d9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d9e:	2302      	movs	r3, #2
 8000da0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da2:	2300      	movs	r3, #0
 8000da4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da6:	2300      	movs	r3, #0
 8000da8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000daa:	2301      	movs	r3, #1
 8000dac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dae:	f107 0314 	add.w	r3, r7, #20
 8000db2:	4619      	mov	r1, r3
 8000db4:	486e      	ldr	r0, [pc, #440]	@ (8000f70 <HAL_TIM_Base_MspInit+0x254>)
 8000db6:	f003 fb97 	bl	80044e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_3;
 8000dba:	f640 4308 	movw	r3, #3080	@ 0xc08
 8000dbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dc0:	2302      	movs	r3, #2
 8000dc2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000dcc:	2301      	movs	r3, #1
 8000dce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dd0:	f107 0314 	add.w	r3, r7, #20
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	4867      	ldr	r0, [pc, #412]	@ (8000f74 <HAL_TIM_Base_MspInit+0x258>)
 8000dd8:	f003 fb86 	bl	80044e8 <HAL_GPIO_Init>

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Stream0;
 8000ddc:	4b66      	ldr	r3, [pc, #408]	@ (8000f78 <HAL_TIM_Base_MspInit+0x25c>)
 8000dde:	4a67      	ldr	r2, [pc, #412]	@ (8000f7c <HAL_TIM_Base_MspInit+0x260>)
 8000de0:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_TIM2_CH1;
 8000de2:	4b65      	ldr	r3, [pc, #404]	@ (8000f78 <HAL_TIM_Base_MspInit+0x25c>)
 8000de4:	2212      	movs	r2, #18
 8000de6:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000de8:	4b63      	ldr	r3, [pc, #396]	@ (8000f78 <HAL_TIM_Base_MspInit+0x25c>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dee:	4b62      	ldr	r3, [pc, #392]	@ (8000f78 <HAL_TIM_Base_MspInit+0x25c>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000df4:	4b60      	ldr	r3, [pc, #384]	@ (8000f78 <HAL_TIM_Base_MspInit+0x25c>)
 8000df6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000dfa:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000dfc:	4b5e      	ldr	r3, [pc, #376]	@ (8000f78 <HAL_TIM_Base_MspInit+0x25c>)
 8000dfe:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000e02:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000e04:	4b5c      	ldr	r3, [pc, #368]	@ (8000f78 <HAL_TIM_Base_MspInit+0x25c>)
 8000e06:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000e0a:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 8000e0c:	4b5a      	ldr	r3, [pc, #360]	@ (8000f78 <HAL_TIM_Base_MspInit+0x25c>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000e12:	4b59      	ldr	r3, [pc, #356]	@ (8000f78 <HAL_TIM_Base_MspInit+0x25c>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000e18:	4b57      	ldr	r3, [pc, #348]	@ (8000f78 <HAL_TIM_Base_MspInit+0x25c>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8000e1e:	4856      	ldr	r0, [pc, #344]	@ (8000f78 <HAL_TIM_Base_MspInit+0x25c>)
 8000e20:	f000 fd2a 	bl	8001878 <HAL_DMA_Init>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d001      	beq.n	8000e2e <HAL_TIM_Base_MspInit+0x112>
    {
      Error_Handler();
 8000e2a:	f7ff ff57 	bl	8000cdc <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	4a51      	ldr	r2, [pc, #324]	@ (8000f78 <HAL_TIM_Base_MspInit+0x25c>)
 8000e32:	625a      	str	r2, [r3, #36]	@ 0x24
 8000e34:	4a50      	ldr	r2, [pc, #320]	@ (8000f78 <HAL_TIM_Base_MspInit+0x25c>)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM2_CH2 Init */
    hdma_tim2_ch2.Instance = DMA1_Stream1;
 8000e3a:	4b51      	ldr	r3, [pc, #324]	@ (8000f80 <HAL_TIM_Base_MspInit+0x264>)
 8000e3c:	4a51      	ldr	r2, [pc, #324]	@ (8000f84 <HAL_TIM_Base_MspInit+0x268>)
 8000e3e:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch2.Init.Request = DMA_REQUEST_TIM2_CH2;
 8000e40:	4b4f      	ldr	r3, [pc, #316]	@ (8000f80 <HAL_TIM_Base_MspInit+0x264>)
 8000e42:	2213      	movs	r2, #19
 8000e44:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e46:	4b4e      	ldr	r3, [pc, #312]	@ (8000f80 <HAL_TIM_Base_MspInit+0x264>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e4c:	4b4c      	ldr	r3, [pc, #304]	@ (8000f80 <HAL_TIM_Base_MspInit+0x264>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8000e52:	4b4b      	ldr	r3, [pc, #300]	@ (8000f80 <HAL_TIM_Base_MspInit+0x264>)
 8000e54:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e58:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000e5a:	4b49      	ldr	r3, [pc, #292]	@ (8000f80 <HAL_TIM_Base_MspInit+0x264>)
 8000e5c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000e60:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000e62:	4b47      	ldr	r3, [pc, #284]	@ (8000f80 <HAL_TIM_Base_MspInit+0x264>)
 8000e64:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000e68:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch2.Init.Mode = DMA_NORMAL;
 8000e6a:	4b45      	ldr	r3, [pc, #276]	@ (8000f80 <HAL_TIM_Base_MspInit+0x264>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8000e70:	4b43      	ldr	r3, [pc, #268]	@ (8000f80 <HAL_TIM_Base_MspInit+0x264>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000e76:	4b42      	ldr	r3, [pc, #264]	@ (8000f80 <HAL_TIM_Base_MspInit+0x264>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch2) != HAL_OK)
 8000e7c:	4840      	ldr	r0, [pc, #256]	@ (8000f80 <HAL_TIM_Base_MspInit+0x264>)
 8000e7e:	f000 fcfb 	bl	8001878 <HAL_DMA_Init>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d001      	beq.n	8000e8c <HAL_TIM_Base_MspInit+0x170>
    {
      Error_Handler();
 8000e88:	f7ff ff28 	bl	8000cdc <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2);
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	4a3c      	ldr	r2, [pc, #240]	@ (8000f80 <HAL_TIM_Base_MspInit+0x264>)
 8000e90:	629a      	str	r2, [r3, #40]	@ 0x28
 8000e92:	4a3b      	ldr	r2, [pc, #236]	@ (8000f80 <HAL_TIM_Base_MspInit+0x264>)
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM2_CH3 Init */
    hdma_tim2_ch3.Instance = DMA1_Stream2;
 8000e98:	4b3b      	ldr	r3, [pc, #236]	@ (8000f88 <HAL_TIM_Base_MspInit+0x26c>)
 8000e9a:	4a3c      	ldr	r2, [pc, #240]	@ (8000f8c <HAL_TIM_Base_MspInit+0x270>)
 8000e9c:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch3.Init.Request = DMA_REQUEST_TIM2_CH3;
 8000e9e:	4b3a      	ldr	r3, [pc, #232]	@ (8000f88 <HAL_TIM_Base_MspInit+0x26c>)
 8000ea0:	2214      	movs	r2, #20
 8000ea2:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ea4:	4b38      	ldr	r3, [pc, #224]	@ (8000f88 <HAL_TIM_Base_MspInit+0x26c>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8000eaa:	4b37      	ldr	r3, [pc, #220]	@ (8000f88 <HAL_TIM_Base_MspInit+0x26c>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8000eb0:	4b35      	ldr	r3, [pc, #212]	@ (8000f88 <HAL_TIM_Base_MspInit+0x26c>)
 8000eb2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000eb6:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000eb8:	4b33      	ldr	r3, [pc, #204]	@ (8000f88 <HAL_TIM_Base_MspInit+0x26c>)
 8000eba:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000ebe:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000ec0:	4b31      	ldr	r3, [pc, #196]	@ (8000f88 <HAL_TIM_Base_MspInit+0x26c>)
 8000ec2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000ec6:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch3.Init.Mode = DMA_NORMAL;
 8000ec8:	4b2f      	ldr	r3, [pc, #188]	@ (8000f88 <HAL_TIM_Base_MspInit+0x26c>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_LOW;
 8000ece:	4b2e      	ldr	r3, [pc, #184]	@ (8000f88 <HAL_TIM_Base_MspInit+0x26c>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000ed4:	4b2c      	ldr	r3, [pc, #176]	@ (8000f88 <HAL_TIM_Base_MspInit+0x26c>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 8000eda:	482b      	ldr	r0, [pc, #172]	@ (8000f88 <HAL_TIM_Base_MspInit+0x26c>)
 8000edc:	f000 fccc 	bl	8001878 <HAL_DMA_Init>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <HAL_TIM_Base_MspInit+0x1ce>
    {
      Error_Handler();
 8000ee6:	f7ff fef9 	bl	8000cdc <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3);
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	4a26      	ldr	r2, [pc, #152]	@ (8000f88 <HAL_TIM_Base_MspInit+0x26c>)
 8000eee:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000ef0:	4a25      	ldr	r2, [pc, #148]	@ (8000f88 <HAL_TIM_Base_MspInit+0x26c>)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM2_CH4 Init */
    hdma_tim2_ch4.Instance = DMA1_Stream3;
 8000ef6:	4b26      	ldr	r3, [pc, #152]	@ (8000f90 <HAL_TIM_Base_MspInit+0x274>)
 8000ef8:	4a26      	ldr	r2, [pc, #152]	@ (8000f94 <HAL_TIM_Base_MspInit+0x278>)
 8000efa:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch4.Init.Request = DMA_REQUEST_TIM2_CH4;
 8000efc:	4b24      	ldr	r3, [pc, #144]	@ (8000f90 <HAL_TIM_Base_MspInit+0x274>)
 8000efe:	2215      	movs	r2, #21
 8000f00:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f02:	4b23      	ldr	r3, [pc, #140]	@ (8000f90 <HAL_TIM_Base_MspInit+0x274>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f08:	4b21      	ldr	r3, [pc, #132]	@ (8000f90 <HAL_TIM_Base_MspInit+0x274>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 8000f0e:	4b20      	ldr	r3, [pc, #128]	@ (8000f90 <HAL_TIM_Base_MspInit+0x274>)
 8000f10:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f14:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000f16:	4b1e      	ldr	r3, [pc, #120]	@ (8000f90 <HAL_TIM_Base_MspInit+0x274>)
 8000f18:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000f1c:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000f1e:	4b1c      	ldr	r3, [pc, #112]	@ (8000f90 <HAL_TIM_Base_MspInit+0x274>)
 8000f20:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000f24:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch4.Init.Mode = DMA_NORMAL;
 8000f26:	4b1a      	ldr	r3, [pc, #104]	@ (8000f90 <HAL_TIM_Base_MspInit+0x274>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch4.Init.Priority = DMA_PRIORITY_LOW;
 8000f2c:	4b18      	ldr	r3, [pc, #96]	@ (8000f90 <HAL_TIM_Base_MspInit+0x274>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch4.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f32:	4b17      	ldr	r3, [pc, #92]	@ (8000f90 <HAL_TIM_Base_MspInit+0x274>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch4) != HAL_OK)
 8000f38:	4815      	ldr	r0, [pc, #84]	@ (8000f90 <HAL_TIM_Base_MspInit+0x274>)
 8000f3a:	f000 fc9d 	bl	8001878 <HAL_DMA_Init>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d001      	beq.n	8000f48 <HAL_TIM_Base_MspInit+0x22c>
    {
      Error_Handler();
 8000f44:	f7ff feca 	bl	8000cdc <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch4);
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	4a11      	ldr	r2, [pc, #68]	@ (8000f90 <HAL_TIM_Base_MspInit+0x274>)
 8000f4c:	631a      	str	r2, [r3, #48]	@ 0x30
 8000f4e:	4a10      	ldr	r2, [pc, #64]	@ (8000f90 <HAL_TIM_Base_MspInit+0x274>)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000f54:	2200      	movs	r2, #0
 8000f56:	2100      	movs	r1, #0
 8000f58:	201c      	movs	r0, #28
 8000f5a:	f000 fbe0 	bl	800171e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f5e:	201c      	movs	r0, #28
 8000f60:	f000 fbf7 	bl	8001752 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000f64:	bf00      	nop
 8000f66:	3728      	adds	r7, #40	@ 0x28
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	58024400 	.word	0x58024400
 8000f70:	58020000 	.word	0x58020000
 8000f74:	58020400 	.word	0x58020400
 8000f78:	240000d4 	.word	0x240000d4
 8000f7c:	40020010 	.word	0x40020010
 8000f80:	2400014c 	.word	0x2400014c
 8000f84:	40020028 	.word	0x40020028
 8000f88:	240001c4 	.word	0x240001c4
 8000f8c:	40020040 	.word	0x40020040
 8000f90:	2400023c 	.word	0x2400023c
 8000f94:	40020058 	.word	0x40020058

08000f98 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b0b8      	sub	sp, #224	@ 0xe0
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]
 8000fa8:	605a      	str	r2, [r3, #4]
 8000faa:	609a      	str	r2, [r3, #8]
 8000fac:	60da      	str	r2, [r3, #12]
 8000fae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000fb0:	f107 0310 	add.w	r3, r7, #16
 8000fb4:	22b8      	movs	r2, #184	@ 0xb8
 8000fb6:	2100      	movs	r1, #0
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f009 fc99 	bl	800a8f0 <memset>
  if(huart->Instance==USART3)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4a2b      	ldr	r2, [pc, #172]	@ (8001070 <HAL_UART_MspInit+0xd8>)
 8000fc4:	4293      	cmp	r3, r2
 8000fc6:	d14e      	bne.n	8001066 <HAL_UART_MspInit+0xce>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000fc8:	f04f 0202 	mov.w	r2, #2
 8000fcc:	f04f 0300 	mov.w	r3, #0
 8000fd0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fda:	f107 0310 	add.w	r3, r7, #16
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f004 fbca 	bl	8005778 <HAL_RCCEx_PeriphCLKConfig>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d001      	beq.n	8000fee <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000fea:	f7ff fe77 	bl	8000cdc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000fee:	4b21      	ldr	r3, [pc, #132]	@ (8001074 <HAL_UART_MspInit+0xdc>)
 8000ff0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000ff4:	4a1f      	ldr	r2, [pc, #124]	@ (8001074 <HAL_UART_MspInit+0xdc>)
 8000ff6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ffa:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000ffe:	4b1d      	ldr	r3, [pc, #116]	@ (8001074 <HAL_UART_MspInit+0xdc>)
 8001000:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001004:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001008:	60fb      	str	r3, [r7, #12]
 800100a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800100c:	4b19      	ldr	r3, [pc, #100]	@ (8001074 <HAL_UART_MspInit+0xdc>)
 800100e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001012:	4a18      	ldr	r2, [pc, #96]	@ (8001074 <HAL_UART_MspInit+0xdc>)
 8001014:	f043 0308 	orr.w	r3, r3, #8
 8001018:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800101c:	4b15      	ldr	r3, [pc, #84]	@ (8001074 <HAL_UART_MspInit+0xdc>)
 800101e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001022:	f003 0308 	and.w	r3, r3, #8
 8001026:	60bb      	str	r3, [r7, #8]
 8001028:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800102a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800102e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001032:	2302      	movs	r3, #2
 8001034:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001038:	2300      	movs	r3, #0
 800103a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800103e:	2300      	movs	r3, #0
 8001040:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001044:	2307      	movs	r3, #7
 8001046:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800104a:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800104e:	4619      	mov	r1, r3
 8001050:	4809      	ldr	r0, [pc, #36]	@ (8001078 <HAL_UART_MspInit+0xe0>)
 8001052:	f003 fa49 	bl	80044e8 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001056:	2200      	movs	r2, #0
 8001058:	2100      	movs	r1, #0
 800105a:	2027      	movs	r0, #39	@ 0x27
 800105c:	f000 fb5f 	bl	800171e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001060:	2027      	movs	r0, #39	@ 0x27
 8001062:	f000 fb76 	bl	8001752 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001066:	bf00      	nop
 8001068:	37e0      	adds	r7, #224	@ 0xe0
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	40004800 	.word	0x40004800
 8001074:	58024400 	.word	0x58024400
 8001078:	58020c00 	.word	0x58020c00

0800107c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001080:	bf00      	nop
 8001082:	e7fd      	b.n	8001080 <NMI_Handler+0x4>

08001084 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001088:	bf00      	nop
 800108a:	e7fd      	b.n	8001088 <HardFault_Handler+0x4>

0800108c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001090:	bf00      	nop
 8001092:	e7fd      	b.n	8001090 <MemManage_Handler+0x4>

08001094 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001098:	bf00      	nop
 800109a:	e7fd      	b.n	8001098 <BusFault_Handler+0x4>

0800109c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010a0:	bf00      	nop
 80010a2:	e7fd      	b.n	80010a0 <UsageFault_Handler+0x4>

080010a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010a8:	bf00      	nop
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr

080010b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010b2:	b480      	push	{r7}
 80010b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010b6:	bf00      	nop
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr

080010c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010c4:	bf00      	nop
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr

080010ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010ce:	b580      	push	{r7, lr}
 80010d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010d2:	f000 fa29 	bl	8001528 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010d6:	bf00      	nop
 80010d8:	bd80      	pop	{r7, pc}
	...

080010dc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 80010e0:	4802      	ldr	r0, [pc, #8]	@ (80010ec <DMA1_Stream0_IRQHandler+0x10>)
 80010e2:	f001 feef 	bl	8002ec4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	240000d4 	.word	0x240000d4

080010f0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2);
 80010f4:	4802      	ldr	r0, [pc, #8]	@ (8001100 <DMA1_Stream1_IRQHandler+0x10>)
 80010f6:	f001 fee5 	bl	8002ec4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80010fa:	bf00      	nop
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	2400014c 	.word	0x2400014c

08001104 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch3);
 8001108:	4802      	ldr	r0, [pc, #8]	@ (8001114 <DMA1_Stream2_IRQHandler+0x10>)
 800110a:	f001 fedb 	bl	8002ec4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800110e:	bf00      	nop
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	240001c4 	.word	0x240001c4

08001118 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch4);
 800111c:	4802      	ldr	r0, [pc, #8]	@ (8001128 <DMA1_Stream3_IRQHandler+0x10>)
 800111e:	f001 fed1 	bl	8002ec4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001122:	bf00      	nop
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	2400023c 	.word	0x2400023c

0800112c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001130:	4802      	ldr	r0, [pc, #8]	@ (800113c <TIM2_IRQHandler+0x10>)
 8001132:	f006 fbfb 	bl	800792c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001136:	bf00      	nop
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	24000088 	.word	0x24000088

08001140 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001144:	4802      	ldr	r0, [pc, #8]	@ (8001150 <USART3_IRQHandler+0x10>)
 8001146:	f007 fbe9 	bl	800891c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800114a:	bf00      	nop
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	240002b4 	.word	0x240002b4

08001154 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b086      	sub	sp, #24
 8001158:	af00      	add	r7, sp, #0
 800115a:	60f8      	str	r0, [r7, #12]
 800115c:	60b9      	str	r1, [r7, #8]
 800115e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001160:	2300      	movs	r3, #0
 8001162:	617b      	str	r3, [r7, #20]
 8001164:	e00a      	b.n	800117c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001166:	f3af 8000 	nop.w
 800116a:	4601      	mov	r1, r0
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	1c5a      	adds	r2, r3, #1
 8001170:	60ba      	str	r2, [r7, #8]
 8001172:	b2ca      	uxtb	r2, r1
 8001174:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	3301      	adds	r3, #1
 800117a:	617b      	str	r3, [r7, #20]
 800117c:	697a      	ldr	r2, [r7, #20]
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	429a      	cmp	r2, r3
 8001182:	dbf0      	blt.n	8001166 <_read+0x12>
  }

  return len;
 8001184:	687b      	ldr	r3, [r7, #4]
}
 8001186:	4618      	mov	r0, r3
 8001188:	3718      	adds	r7, #24
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}

0800118e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800118e:	b580      	push	{r7, lr}
 8001190:	b086      	sub	sp, #24
 8001192:	af00      	add	r7, sp, #0
 8001194:	60f8      	str	r0, [r7, #12]
 8001196:	60b9      	str	r1, [r7, #8]
 8001198:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800119a:	2300      	movs	r3, #0
 800119c:	617b      	str	r3, [r7, #20]
 800119e:	e009      	b.n	80011b4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	1c5a      	adds	r2, r3, #1
 80011a4:	60ba      	str	r2, [r7, #8]
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	4618      	mov	r0, r3
 80011aa:	f7ff fd59 	bl	8000c60 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011ae:	697b      	ldr	r3, [r7, #20]
 80011b0:	3301      	adds	r3, #1
 80011b2:	617b      	str	r3, [r7, #20]
 80011b4:	697a      	ldr	r2, [r7, #20]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	429a      	cmp	r2, r3
 80011ba:	dbf1      	blt.n	80011a0 <_write+0x12>
  }
  return len;
 80011bc:	687b      	ldr	r3, [r7, #4]
}
 80011be:	4618      	mov	r0, r3
 80011c0:	3718      	adds	r7, #24
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}

080011c6 <_close>:

int _close(int file)
{
 80011c6:	b480      	push	{r7}
 80011c8:	b083      	sub	sp, #12
 80011ca:	af00      	add	r7, sp, #0
 80011cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80011ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	370c      	adds	r7, #12
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr

080011de <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011de:	b480      	push	{r7}
 80011e0:	b083      	sub	sp, #12
 80011e2:	af00      	add	r7, sp, #0
 80011e4:	6078      	str	r0, [r7, #4]
 80011e6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80011ee:	605a      	str	r2, [r3, #4]
  return 0;
 80011f0:	2300      	movs	r3, #0
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	370c      	adds	r7, #12
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr

080011fe <_isatty>:

int _isatty(int file)
{
 80011fe:	b480      	push	{r7}
 8001200:	b083      	sub	sp, #12
 8001202:	af00      	add	r7, sp, #0
 8001204:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001206:	2301      	movs	r3, #1
}
 8001208:	4618      	mov	r0, r3
 800120a:	370c      	adds	r7, #12
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr

08001214 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001214:	b480      	push	{r7}
 8001216:	b085      	sub	sp, #20
 8001218:	af00      	add	r7, sp, #0
 800121a:	60f8      	str	r0, [r7, #12]
 800121c:	60b9      	str	r1, [r7, #8]
 800121e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001220:	2300      	movs	r3, #0
}
 8001222:	4618      	mov	r0, r3
 8001224:	3714      	adds	r7, #20
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr
	...

08001230 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b086      	sub	sp, #24
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001238:	4a14      	ldr	r2, [pc, #80]	@ (800128c <_sbrk+0x5c>)
 800123a:	4b15      	ldr	r3, [pc, #84]	@ (8001290 <_sbrk+0x60>)
 800123c:	1ad3      	subs	r3, r2, r3
 800123e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001244:	4b13      	ldr	r3, [pc, #76]	@ (8001294 <_sbrk+0x64>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d102      	bne.n	8001252 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800124c:	4b11      	ldr	r3, [pc, #68]	@ (8001294 <_sbrk+0x64>)
 800124e:	4a12      	ldr	r2, [pc, #72]	@ (8001298 <_sbrk+0x68>)
 8001250:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001252:	4b10      	ldr	r3, [pc, #64]	@ (8001294 <_sbrk+0x64>)
 8001254:	681a      	ldr	r2, [r3, #0]
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	4413      	add	r3, r2
 800125a:	693a      	ldr	r2, [r7, #16]
 800125c:	429a      	cmp	r2, r3
 800125e:	d207      	bcs.n	8001270 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001260:	f009 fb94 	bl	800a98c <__errno>
 8001264:	4603      	mov	r3, r0
 8001266:	220c      	movs	r2, #12
 8001268:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800126a:	f04f 33ff 	mov.w	r3, #4294967295
 800126e:	e009      	b.n	8001284 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001270:	4b08      	ldr	r3, [pc, #32]	@ (8001294 <_sbrk+0x64>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001276:	4b07      	ldr	r3, [pc, #28]	@ (8001294 <_sbrk+0x64>)
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	4413      	add	r3, r2
 800127e:	4a05      	ldr	r2, [pc, #20]	@ (8001294 <_sbrk+0x64>)
 8001280:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001282:	68fb      	ldr	r3, [r7, #12]
}
 8001284:	4618      	mov	r0, r3
 8001286:	3718      	adds	r7, #24
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	24050000 	.word	0x24050000
 8001290:	00000400 	.word	0x00000400
 8001294:	24000450 	.word	0x24000450
 8001298:	240005a8 	.word	0x240005a8

0800129c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80012a0:	4b3e      	ldr	r3, [pc, #248]	@ (800139c <SystemInit+0x100>)
 80012a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012a6:	4a3d      	ldr	r2, [pc, #244]	@ (800139c <SystemInit+0x100>)
 80012a8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012ac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80012b0:	4b3b      	ldr	r3, [pc, #236]	@ (80013a0 <SystemInit+0x104>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f003 030f 	and.w	r3, r3, #15
 80012b8:	2b06      	cmp	r3, #6
 80012ba:	d807      	bhi.n	80012cc <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80012bc:	4b38      	ldr	r3, [pc, #224]	@ (80013a0 <SystemInit+0x104>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	f023 030f 	bic.w	r3, r3, #15
 80012c4:	4a36      	ldr	r2, [pc, #216]	@ (80013a0 <SystemInit+0x104>)
 80012c6:	f043 0307 	orr.w	r3, r3, #7
 80012ca:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80012cc:	4b35      	ldr	r3, [pc, #212]	@ (80013a4 <SystemInit+0x108>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a34      	ldr	r2, [pc, #208]	@ (80013a4 <SystemInit+0x108>)
 80012d2:	f043 0301 	orr.w	r3, r3, #1
 80012d6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80012d8:	4b32      	ldr	r3, [pc, #200]	@ (80013a4 <SystemInit+0x108>)
 80012da:	2200      	movs	r2, #0
 80012dc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80012de:	4b31      	ldr	r3, [pc, #196]	@ (80013a4 <SystemInit+0x108>)
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	4930      	ldr	r1, [pc, #192]	@ (80013a4 <SystemInit+0x108>)
 80012e4:	4b30      	ldr	r3, [pc, #192]	@ (80013a8 <SystemInit+0x10c>)
 80012e6:	4013      	ands	r3, r2
 80012e8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80012ea:	4b2d      	ldr	r3, [pc, #180]	@ (80013a0 <SystemInit+0x104>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f003 0308 	and.w	r3, r3, #8
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d007      	beq.n	8001306 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80012f6:	4b2a      	ldr	r3, [pc, #168]	@ (80013a0 <SystemInit+0x104>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f023 030f 	bic.w	r3, r3, #15
 80012fe:	4a28      	ldr	r2, [pc, #160]	@ (80013a0 <SystemInit+0x104>)
 8001300:	f043 0307 	orr.w	r3, r3, #7
 8001304:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001306:	4b27      	ldr	r3, [pc, #156]	@ (80013a4 <SystemInit+0x108>)
 8001308:	2200      	movs	r2, #0
 800130a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800130c:	4b25      	ldr	r3, [pc, #148]	@ (80013a4 <SystemInit+0x108>)
 800130e:	2200      	movs	r2, #0
 8001310:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001312:	4b24      	ldr	r3, [pc, #144]	@ (80013a4 <SystemInit+0x108>)
 8001314:	2200      	movs	r2, #0
 8001316:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001318:	4b22      	ldr	r3, [pc, #136]	@ (80013a4 <SystemInit+0x108>)
 800131a:	4a24      	ldr	r2, [pc, #144]	@ (80013ac <SystemInit+0x110>)
 800131c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800131e:	4b21      	ldr	r3, [pc, #132]	@ (80013a4 <SystemInit+0x108>)
 8001320:	4a23      	ldr	r2, [pc, #140]	@ (80013b0 <SystemInit+0x114>)
 8001322:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001324:	4b1f      	ldr	r3, [pc, #124]	@ (80013a4 <SystemInit+0x108>)
 8001326:	4a23      	ldr	r2, [pc, #140]	@ (80013b4 <SystemInit+0x118>)
 8001328:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800132a:	4b1e      	ldr	r3, [pc, #120]	@ (80013a4 <SystemInit+0x108>)
 800132c:	2200      	movs	r2, #0
 800132e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001330:	4b1c      	ldr	r3, [pc, #112]	@ (80013a4 <SystemInit+0x108>)
 8001332:	4a20      	ldr	r2, [pc, #128]	@ (80013b4 <SystemInit+0x118>)
 8001334:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001336:	4b1b      	ldr	r3, [pc, #108]	@ (80013a4 <SystemInit+0x108>)
 8001338:	2200      	movs	r2, #0
 800133a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800133c:	4b19      	ldr	r3, [pc, #100]	@ (80013a4 <SystemInit+0x108>)
 800133e:	4a1d      	ldr	r2, [pc, #116]	@ (80013b4 <SystemInit+0x118>)
 8001340:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001342:	4b18      	ldr	r3, [pc, #96]	@ (80013a4 <SystemInit+0x108>)
 8001344:	2200      	movs	r2, #0
 8001346:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001348:	4b16      	ldr	r3, [pc, #88]	@ (80013a4 <SystemInit+0x108>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	4a15      	ldr	r2, [pc, #84]	@ (80013a4 <SystemInit+0x108>)
 800134e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001352:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001354:	4b13      	ldr	r3, [pc, #76]	@ (80013a4 <SystemInit+0x108>)
 8001356:	2200      	movs	r2, #0
 8001358:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800135a:	4b12      	ldr	r3, [pc, #72]	@ (80013a4 <SystemInit+0x108>)
 800135c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001360:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001364:	2b00      	cmp	r3, #0
 8001366:	d113      	bne.n	8001390 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001368:	4b0e      	ldr	r3, [pc, #56]	@ (80013a4 <SystemInit+0x108>)
 800136a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800136e:	4a0d      	ldr	r2, [pc, #52]	@ (80013a4 <SystemInit+0x108>)
 8001370:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001374:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001378:	4b0f      	ldr	r3, [pc, #60]	@ (80013b8 <SystemInit+0x11c>)
 800137a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800137e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001380:	4b08      	ldr	r3, [pc, #32]	@ (80013a4 <SystemInit+0x108>)
 8001382:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001386:	4a07      	ldr	r2, [pc, #28]	@ (80013a4 <SystemInit+0x108>)
 8001388:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800138c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001390:	bf00      	nop
 8001392:	46bd      	mov	sp, r7
 8001394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001398:	4770      	bx	lr
 800139a:	bf00      	nop
 800139c:	e000ed00 	.word	0xe000ed00
 80013a0:	52002000 	.word	0x52002000
 80013a4:	58024400 	.word	0x58024400
 80013a8:	eaf6ed7f 	.word	0xeaf6ed7f
 80013ac:	02020200 	.word	0x02020200
 80013b0:	01ff0000 	.word	0x01ff0000
 80013b4:	01010280 	.word	0x01010280
 80013b8:	52004000 	.word	0x52004000

080013bc <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80013c0:	4b09      	ldr	r3, [pc, #36]	@ (80013e8 <ExitRun0Mode+0x2c>)
 80013c2:	68db      	ldr	r3, [r3, #12]
 80013c4:	4a08      	ldr	r2, [pc, #32]	@ (80013e8 <ExitRun0Mode+0x2c>)
 80013c6:	f043 0302 	orr.w	r3, r3, #2
 80013ca:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80013cc:	bf00      	nop
 80013ce:	4b06      	ldr	r3, [pc, #24]	@ (80013e8 <ExitRun0Mode+0x2c>)
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d0f9      	beq.n	80013ce <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80013da:	bf00      	nop
 80013dc:	bf00      	nop
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	58024800 	.word	0x58024800

080013ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80013ec:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001428 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80013f0:	f7ff ffe4 	bl	80013bc <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80013f4:	f7ff ff52 	bl	800129c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013f8:	480c      	ldr	r0, [pc, #48]	@ (800142c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80013fa:	490d      	ldr	r1, [pc, #52]	@ (8001430 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80013fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001434 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80013fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001400:	e002      	b.n	8001408 <LoopCopyDataInit>

08001402 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001402:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001404:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001406:	3304      	adds	r3, #4

08001408 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001408:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800140a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800140c:	d3f9      	bcc.n	8001402 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800140e:	4a0a      	ldr	r2, [pc, #40]	@ (8001438 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001410:	4c0a      	ldr	r4, [pc, #40]	@ (800143c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001412:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001414:	e001      	b.n	800141a <LoopFillZerobss>

08001416 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001416:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001418:	3204      	adds	r2, #4

0800141a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800141a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800141c:	d3fb      	bcc.n	8001416 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800141e:	f009 fabb 	bl	800a998 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001422:	f7ff f95b 	bl	80006dc <main>
  bx  lr
 8001426:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001428:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 800142c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001430:	2400006c 	.word	0x2400006c
  ldr r2, =_sidata
 8001434:	0800b4b8 	.word	0x0800b4b8
  ldr r2, =_sbss
 8001438:	2400006c 	.word	0x2400006c
  ldr r4, =_ebss
 800143c:	240005a4 	.word	0x240005a4

08001440 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001440:	e7fe      	b.n	8001440 <ADC3_IRQHandler>
	...

08001444 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800144a:	2003      	movs	r0, #3
 800144c:	f000 f95c 	bl	8001708 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001450:	f003 ffbc 	bl	80053cc <HAL_RCC_GetSysClockFreq>
 8001454:	4602      	mov	r2, r0
 8001456:	4b15      	ldr	r3, [pc, #84]	@ (80014ac <HAL_Init+0x68>)
 8001458:	699b      	ldr	r3, [r3, #24]
 800145a:	0a1b      	lsrs	r3, r3, #8
 800145c:	f003 030f 	and.w	r3, r3, #15
 8001460:	4913      	ldr	r1, [pc, #76]	@ (80014b0 <HAL_Init+0x6c>)
 8001462:	5ccb      	ldrb	r3, [r1, r3]
 8001464:	f003 031f 	and.w	r3, r3, #31
 8001468:	fa22 f303 	lsr.w	r3, r2, r3
 800146c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800146e:	4b0f      	ldr	r3, [pc, #60]	@ (80014ac <HAL_Init+0x68>)
 8001470:	699b      	ldr	r3, [r3, #24]
 8001472:	f003 030f 	and.w	r3, r3, #15
 8001476:	4a0e      	ldr	r2, [pc, #56]	@ (80014b0 <HAL_Init+0x6c>)
 8001478:	5cd3      	ldrb	r3, [r2, r3]
 800147a:	f003 031f 	and.w	r3, r3, #31
 800147e:	687a      	ldr	r2, [r7, #4]
 8001480:	fa22 f303 	lsr.w	r3, r2, r3
 8001484:	4a0b      	ldr	r2, [pc, #44]	@ (80014b4 <HAL_Init+0x70>)
 8001486:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001488:	4a0b      	ldr	r2, [pc, #44]	@ (80014b8 <HAL_Init+0x74>)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800148e:	2000      	movs	r0, #0
 8001490:	f000 f814 	bl	80014bc <HAL_InitTick>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d001      	beq.n	800149e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800149a:	2301      	movs	r3, #1
 800149c:	e002      	b.n	80014a4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800149e:	f7ff fc23 	bl	8000ce8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014a2:	2300      	movs	r3, #0
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	3708      	adds	r7, #8
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	58024400 	.word	0x58024400
 80014b0:	0800b434 	.word	0x0800b434
 80014b4:	24000004 	.word	0x24000004
 80014b8:	24000000 	.word	0x24000000

080014bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b082      	sub	sp, #8
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80014c4:	4b15      	ldr	r3, [pc, #84]	@ (800151c <HAL_InitTick+0x60>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d101      	bne.n	80014d0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80014cc:	2301      	movs	r3, #1
 80014ce:	e021      	b.n	8001514 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80014d0:	4b13      	ldr	r3, [pc, #76]	@ (8001520 <HAL_InitTick+0x64>)
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	4b11      	ldr	r3, [pc, #68]	@ (800151c <HAL_InitTick+0x60>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	4619      	mov	r1, r3
 80014da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014de:	fbb3 f3f1 	udiv	r3, r3, r1
 80014e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80014e6:	4618      	mov	r0, r3
 80014e8:	f000 f941 	bl	800176e <HAL_SYSTICK_Config>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d001      	beq.n	80014f6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80014f2:	2301      	movs	r3, #1
 80014f4:	e00e      	b.n	8001514 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2b0f      	cmp	r3, #15
 80014fa:	d80a      	bhi.n	8001512 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014fc:	2200      	movs	r2, #0
 80014fe:	6879      	ldr	r1, [r7, #4]
 8001500:	f04f 30ff 	mov.w	r0, #4294967295
 8001504:	f000 f90b 	bl	800171e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001508:	4a06      	ldr	r2, [pc, #24]	@ (8001524 <HAL_InitTick+0x68>)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800150e:	2300      	movs	r3, #0
 8001510:	e000      	b.n	8001514 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
}
 8001514:	4618      	mov	r0, r3
 8001516:	3708      	adds	r7, #8
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	2400000c 	.word	0x2400000c
 8001520:	24000000 	.word	0x24000000
 8001524:	24000008 	.word	0x24000008

08001528 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800152c:	4b06      	ldr	r3, [pc, #24]	@ (8001548 <HAL_IncTick+0x20>)
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	461a      	mov	r2, r3
 8001532:	4b06      	ldr	r3, [pc, #24]	@ (800154c <HAL_IncTick+0x24>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4413      	add	r3, r2
 8001538:	4a04      	ldr	r2, [pc, #16]	@ (800154c <HAL_IncTick+0x24>)
 800153a:	6013      	str	r3, [r2, #0]
}
 800153c:	bf00      	nop
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr
 8001546:	bf00      	nop
 8001548:	2400000c 	.word	0x2400000c
 800154c:	24000454 	.word	0x24000454

08001550 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0
  return uwTick;
 8001554:	4b03      	ldr	r3, [pc, #12]	@ (8001564 <HAL_GetTick+0x14>)
 8001556:	681b      	ldr	r3, [r3, #0]
}
 8001558:	4618      	mov	r0, r3
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	24000454 	.word	0x24000454

08001568 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001568:	b480      	push	{r7}
 800156a:	b085      	sub	sp, #20
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	f003 0307 	and.w	r3, r3, #7
 8001576:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001578:	4b0b      	ldr	r3, [pc, #44]	@ (80015a8 <__NVIC_SetPriorityGrouping+0x40>)
 800157a:	68db      	ldr	r3, [r3, #12]
 800157c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800157e:	68ba      	ldr	r2, [r7, #8]
 8001580:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001584:	4013      	ands	r3, r2
 8001586:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001590:	4b06      	ldr	r3, [pc, #24]	@ (80015ac <__NVIC_SetPriorityGrouping+0x44>)
 8001592:	4313      	orrs	r3, r2
 8001594:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001596:	4a04      	ldr	r2, [pc, #16]	@ (80015a8 <__NVIC_SetPriorityGrouping+0x40>)
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	60d3      	str	r3, [r2, #12]
}
 800159c:	bf00      	nop
 800159e:	3714      	adds	r7, #20
 80015a0:	46bd      	mov	sp, r7
 80015a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a6:	4770      	bx	lr
 80015a8:	e000ed00 	.word	0xe000ed00
 80015ac:	05fa0000 	.word	0x05fa0000

080015b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015b4:	4b04      	ldr	r3, [pc, #16]	@ (80015c8 <__NVIC_GetPriorityGrouping+0x18>)
 80015b6:	68db      	ldr	r3, [r3, #12]
 80015b8:	0a1b      	lsrs	r3, r3, #8
 80015ba:	f003 0307 	and.w	r3, r3, #7
}
 80015be:	4618      	mov	r0, r3
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr
 80015c8:	e000ed00 	.word	0xe000ed00

080015cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	4603      	mov	r3, r0
 80015d4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80015d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	db0b      	blt.n	80015f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015de:	88fb      	ldrh	r3, [r7, #6]
 80015e0:	f003 021f 	and.w	r2, r3, #31
 80015e4:	4907      	ldr	r1, [pc, #28]	@ (8001604 <__NVIC_EnableIRQ+0x38>)
 80015e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015ea:	095b      	lsrs	r3, r3, #5
 80015ec:	2001      	movs	r0, #1
 80015ee:	fa00 f202 	lsl.w	r2, r0, r2
 80015f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80015f6:	bf00      	nop
 80015f8:	370c      	adds	r7, #12
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	e000e100 	.word	0xe000e100

08001608 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	4603      	mov	r3, r0
 8001610:	6039      	str	r1, [r7, #0]
 8001612:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001614:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001618:	2b00      	cmp	r3, #0
 800161a:	db0a      	blt.n	8001632 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	b2da      	uxtb	r2, r3
 8001620:	490c      	ldr	r1, [pc, #48]	@ (8001654 <__NVIC_SetPriority+0x4c>)
 8001622:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001626:	0112      	lsls	r2, r2, #4
 8001628:	b2d2      	uxtb	r2, r2
 800162a:	440b      	add	r3, r1
 800162c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001630:	e00a      	b.n	8001648 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	b2da      	uxtb	r2, r3
 8001636:	4908      	ldr	r1, [pc, #32]	@ (8001658 <__NVIC_SetPriority+0x50>)
 8001638:	88fb      	ldrh	r3, [r7, #6]
 800163a:	f003 030f 	and.w	r3, r3, #15
 800163e:	3b04      	subs	r3, #4
 8001640:	0112      	lsls	r2, r2, #4
 8001642:	b2d2      	uxtb	r2, r2
 8001644:	440b      	add	r3, r1
 8001646:	761a      	strb	r2, [r3, #24]
}
 8001648:	bf00      	nop
 800164a:	370c      	adds	r7, #12
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr
 8001654:	e000e100 	.word	0xe000e100
 8001658:	e000ed00 	.word	0xe000ed00

0800165c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800165c:	b480      	push	{r7}
 800165e:	b089      	sub	sp, #36	@ 0x24
 8001660:	af00      	add	r7, sp, #0
 8001662:	60f8      	str	r0, [r7, #12]
 8001664:	60b9      	str	r1, [r7, #8]
 8001666:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	f003 0307 	and.w	r3, r3, #7
 800166e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001670:	69fb      	ldr	r3, [r7, #28]
 8001672:	f1c3 0307 	rsb	r3, r3, #7
 8001676:	2b04      	cmp	r3, #4
 8001678:	bf28      	it	cs
 800167a:	2304      	movcs	r3, #4
 800167c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800167e:	69fb      	ldr	r3, [r7, #28]
 8001680:	3304      	adds	r3, #4
 8001682:	2b06      	cmp	r3, #6
 8001684:	d902      	bls.n	800168c <NVIC_EncodePriority+0x30>
 8001686:	69fb      	ldr	r3, [r7, #28]
 8001688:	3b03      	subs	r3, #3
 800168a:	e000      	b.n	800168e <NVIC_EncodePriority+0x32>
 800168c:	2300      	movs	r3, #0
 800168e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001690:	f04f 32ff 	mov.w	r2, #4294967295
 8001694:	69bb      	ldr	r3, [r7, #24]
 8001696:	fa02 f303 	lsl.w	r3, r2, r3
 800169a:	43da      	mvns	r2, r3
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	401a      	ands	r2, r3
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016a4:	f04f 31ff 	mov.w	r1, #4294967295
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	fa01 f303 	lsl.w	r3, r1, r3
 80016ae:	43d9      	mvns	r1, r3
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016b4:	4313      	orrs	r3, r2
         );
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3724      	adds	r7, #36	@ 0x24
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr
	...

080016c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	3b01      	subs	r3, #1
 80016d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016d4:	d301      	bcc.n	80016da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016d6:	2301      	movs	r3, #1
 80016d8:	e00f      	b.n	80016fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016da:	4a0a      	ldr	r2, [pc, #40]	@ (8001704 <SysTick_Config+0x40>)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	3b01      	subs	r3, #1
 80016e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016e2:	210f      	movs	r1, #15
 80016e4:	f04f 30ff 	mov.w	r0, #4294967295
 80016e8:	f7ff ff8e 	bl	8001608 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016ec:	4b05      	ldr	r3, [pc, #20]	@ (8001704 <SysTick_Config+0x40>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016f2:	4b04      	ldr	r3, [pc, #16]	@ (8001704 <SysTick_Config+0x40>)
 80016f4:	2207      	movs	r2, #7
 80016f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016f8:	2300      	movs	r3, #0
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3708      	adds	r7, #8
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	e000e010 	.word	0xe000e010

08001708 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001710:	6878      	ldr	r0, [r7, #4]
 8001712:	f7ff ff29 	bl	8001568 <__NVIC_SetPriorityGrouping>
}
 8001716:	bf00      	nop
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}

0800171e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800171e:	b580      	push	{r7, lr}
 8001720:	b086      	sub	sp, #24
 8001722:	af00      	add	r7, sp, #0
 8001724:	4603      	mov	r3, r0
 8001726:	60b9      	str	r1, [r7, #8]
 8001728:	607a      	str	r2, [r7, #4]
 800172a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800172c:	f7ff ff40 	bl	80015b0 <__NVIC_GetPriorityGrouping>
 8001730:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001732:	687a      	ldr	r2, [r7, #4]
 8001734:	68b9      	ldr	r1, [r7, #8]
 8001736:	6978      	ldr	r0, [r7, #20]
 8001738:	f7ff ff90 	bl	800165c <NVIC_EncodePriority>
 800173c:	4602      	mov	r2, r0
 800173e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001742:	4611      	mov	r1, r2
 8001744:	4618      	mov	r0, r3
 8001746:	f7ff ff5f 	bl	8001608 <__NVIC_SetPriority>
}
 800174a:	bf00      	nop
 800174c:	3718      	adds	r7, #24
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}

08001752 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001752:	b580      	push	{r7, lr}
 8001754:	b082      	sub	sp, #8
 8001756:	af00      	add	r7, sp, #0
 8001758:	4603      	mov	r3, r0
 800175a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800175c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001760:	4618      	mov	r0, r3
 8001762:	f7ff ff33 	bl	80015cc <__NVIC_EnableIRQ>
}
 8001766:	bf00      	nop
 8001768:	3708      	adds	r7, #8
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}

0800176e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800176e:	b580      	push	{r7, lr}
 8001770:	b082      	sub	sp, #8
 8001772:	af00      	add	r7, sp, #0
 8001774:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001776:	6878      	ldr	r0, [r7, #4]
 8001778:	f7ff ffa4 	bl	80016c4 <SysTick_Config>
 800177c:	4603      	mov	r3, r0
}
 800177e:	4618      	mov	r0, r3
 8001780:	3708      	adds	r7, #8
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
	...

08001788 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 800178c:	f3bf 8f5f 	dmb	sy
}
 8001790:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001792:	4b07      	ldr	r3, [pc, #28]	@ (80017b0 <HAL_MPU_Disable+0x28>)
 8001794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001796:	4a06      	ldr	r2, [pc, #24]	@ (80017b0 <HAL_MPU_Disable+0x28>)
 8001798:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800179c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800179e:	4b05      	ldr	r3, [pc, #20]	@ (80017b4 <HAL_MPU_Disable+0x2c>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	605a      	str	r2, [r3, #4]
}
 80017a4:	bf00      	nop
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr
 80017ae:	bf00      	nop
 80017b0:	e000ed00 	.word	0xe000ed00
 80017b4:	e000ed90 	.word	0xe000ed90

080017b8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b083      	sub	sp, #12
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80017c0:	4a0b      	ldr	r2, [pc, #44]	@ (80017f0 <HAL_MPU_Enable+0x38>)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	f043 0301 	orr.w	r3, r3, #1
 80017c8:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80017ca:	4b0a      	ldr	r3, [pc, #40]	@ (80017f4 <HAL_MPU_Enable+0x3c>)
 80017cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017ce:	4a09      	ldr	r2, [pc, #36]	@ (80017f4 <HAL_MPU_Enable+0x3c>)
 80017d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017d4:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80017d6:	f3bf 8f4f 	dsb	sy
}
 80017da:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80017dc:	f3bf 8f6f 	isb	sy
}
 80017e0:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80017e2:	bf00      	nop
 80017e4:	370c      	adds	r7, #12
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	e000ed90 	.word	0xe000ed90
 80017f4:	e000ed00 	.word	0xe000ed00

080017f8 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b083      	sub	sp, #12
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	785a      	ldrb	r2, [r3, #1]
 8001804:	4b1b      	ldr	r3, [pc, #108]	@ (8001874 <HAL_MPU_ConfigRegion+0x7c>)
 8001806:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001808:	4b1a      	ldr	r3, [pc, #104]	@ (8001874 <HAL_MPU_ConfigRegion+0x7c>)
 800180a:	691b      	ldr	r3, [r3, #16]
 800180c:	4a19      	ldr	r2, [pc, #100]	@ (8001874 <HAL_MPU_ConfigRegion+0x7c>)
 800180e:	f023 0301 	bic.w	r3, r3, #1
 8001812:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001814:	4a17      	ldr	r2, [pc, #92]	@ (8001874 <HAL_MPU_ConfigRegion+0x7c>)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	7b1b      	ldrb	r3, [r3, #12]
 8001820:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	7adb      	ldrb	r3, [r3, #11]
 8001826:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001828:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	7a9b      	ldrb	r3, [r3, #10]
 800182e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001830:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	7b5b      	ldrb	r3, [r3, #13]
 8001836:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001838:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	7b9b      	ldrb	r3, [r3, #14]
 800183e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001840:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	7bdb      	ldrb	r3, [r3, #15]
 8001846:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001848:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	7a5b      	ldrb	r3, [r3, #9]
 800184e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001850:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	7a1b      	ldrb	r3, [r3, #8]
 8001856:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001858:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800185a:	687a      	ldr	r2, [r7, #4]
 800185c:	7812      	ldrb	r2, [r2, #0]
 800185e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001860:	4a04      	ldr	r2, [pc, #16]	@ (8001874 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001862:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001864:	6113      	str	r3, [r2, #16]
}
 8001866:	bf00      	nop
 8001868:	370c      	adds	r7, #12
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr
 8001872:	bf00      	nop
 8001874:	e000ed90 	.word	0xe000ed90

08001878 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b086      	sub	sp, #24
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8001880:	f7ff fe66 	bl	8001550 <HAL_GetTick>
 8001884:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d101      	bne.n	8001890 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800188c:	2301      	movs	r3, #1
 800188e:	e312      	b.n	8001eb6 <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a66      	ldr	r2, [pc, #408]	@ (8001a30 <HAL_DMA_Init+0x1b8>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d04a      	beq.n	8001930 <HAL_DMA_Init+0xb8>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a65      	ldr	r2, [pc, #404]	@ (8001a34 <HAL_DMA_Init+0x1bc>)
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d045      	beq.n	8001930 <HAL_DMA_Init+0xb8>
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a63      	ldr	r2, [pc, #396]	@ (8001a38 <HAL_DMA_Init+0x1c0>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d040      	beq.n	8001930 <HAL_DMA_Init+0xb8>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a62      	ldr	r2, [pc, #392]	@ (8001a3c <HAL_DMA_Init+0x1c4>)
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d03b      	beq.n	8001930 <HAL_DMA_Init+0xb8>
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a60      	ldr	r2, [pc, #384]	@ (8001a40 <HAL_DMA_Init+0x1c8>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d036      	beq.n	8001930 <HAL_DMA_Init+0xb8>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4a5f      	ldr	r2, [pc, #380]	@ (8001a44 <HAL_DMA_Init+0x1cc>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d031      	beq.n	8001930 <HAL_DMA_Init+0xb8>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a5d      	ldr	r2, [pc, #372]	@ (8001a48 <HAL_DMA_Init+0x1d0>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d02c      	beq.n	8001930 <HAL_DMA_Init+0xb8>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4a5c      	ldr	r2, [pc, #368]	@ (8001a4c <HAL_DMA_Init+0x1d4>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d027      	beq.n	8001930 <HAL_DMA_Init+0xb8>
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a5a      	ldr	r2, [pc, #360]	@ (8001a50 <HAL_DMA_Init+0x1d8>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d022      	beq.n	8001930 <HAL_DMA_Init+0xb8>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4a59      	ldr	r2, [pc, #356]	@ (8001a54 <HAL_DMA_Init+0x1dc>)
 80018f0:	4293      	cmp	r3, r2
 80018f2:	d01d      	beq.n	8001930 <HAL_DMA_Init+0xb8>
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a57      	ldr	r2, [pc, #348]	@ (8001a58 <HAL_DMA_Init+0x1e0>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d018      	beq.n	8001930 <HAL_DMA_Init+0xb8>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4a56      	ldr	r2, [pc, #344]	@ (8001a5c <HAL_DMA_Init+0x1e4>)
 8001904:	4293      	cmp	r3, r2
 8001906:	d013      	beq.n	8001930 <HAL_DMA_Init+0xb8>
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a54      	ldr	r2, [pc, #336]	@ (8001a60 <HAL_DMA_Init+0x1e8>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d00e      	beq.n	8001930 <HAL_DMA_Init+0xb8>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4a53      	ldr	r2, [pc, #332]	@ (8001a64 <HAL_DMA_Init+0x1ec>)
 8001918:	4293      	cmp	r3, r2
 800191a:	d009      	beq.n	8001930 <HAL_DMA_Init+0xb8>
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a51      	ldr	r2, [pc, #324]	@ (8001a68 <HAL_DMA_Init+0x1f0>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d004      	beq.n	8001930 <HAL_DMA_Init+0xb8>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a50      	ldr	r2, [pc, #320]	@ (8001a6c <HAL_DMA_Init+0x1f4>)
 800192c:	4293      	cmp	r3, r2
 800192e:	d101      	bne.n	8001934 <HAL_DMA_Init+0xbc>
 8001930:	2301      	movs	r3, #1
 8001932:	e000      	b.n	8001936 <HAL_DMA_Init+0xbe>
 8001934:	2300      	movs	r3, #0
 8001936:	2b00      	cmp	r3, #0
 8001938:	f000 813c 	beq.w	8001bb4 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2202      	movs	r2, #2
 8001940:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2200      	movs	r2, #0
 8001948:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4a37      	ldr	r2, [pc, #220]	@ (8001a30 <HAL_DMA_Init+0x1b8>)
 8001952:	4293      	cmp	r3, r2
 8001954:	d04a      	beq.n	80019ec <HAL_DMA_Init+0x174>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4a36      	ldr	r2, [pc, #216]	@ (8001a34 <HAL_DMA_Init+0x1bc>)
 800195c:	4293      	cmp	r3, r2
 800195e:	d045      	beq.n	80019ec <HAL_DMA_Init+0x174>
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a34      	ldr	r2, [pc, #208]	@ (8001a38 <HAL_DMA_Init+0x1c0>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d040      	beq.n	80019ec <HAL_DMA_Init+0x174>
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4a33      	ldr	r2, [pc, #204]	@ (8001a3c <HAL_DMA_Init+0x1c4>)
 8001970:	4293      	cmp	r3, r2
 8001972:	d03b      	beq.n	80019ec <HAL_DMA_Init+0x174>
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a31      	ldr	r2, [pc, #196]	@ (8001a40 <HAL_DMA_Init+0x1c8>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d036      	beq.n	80019ec <HAL_DMA_Init+0x174>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4a30      	ldr	r2, [pc, #192]	@ (8001a44 <HAL_DMA_Init+0x1cc>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d031      	beq.n	80019ec <HAL_DMA_Init+0x174>
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a2e      	ldr	r2, [pc, #184]	@ (8001a48 <HAL_DMA_Init+0x1d0>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d02c      	beq.n	80019ec <HAL_DMA_Init+0x174>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4a2d      	ldr	r2, [pc, #180]	@ (8001a4c <HAL_DMA_Init+0x1d4>)
 8001998:	4293      	cmp	r3, r2
 800199a:	d027      	beq.n	80019ec <HAL_DMA_Init+0x174>
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a2b      	ldr	r2, [pc, #172]	@ (8001a50 <HAL_DMA_Init+0x1d8>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d022      	beq.n	80019ec <HAL_DMA_Init+0x174>
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4a2a      	ldr	r2, [pc, #168]	@ (8001a54 <HAL_DMA_Init+0x1dc>)
 80019ac:	4293      	cmp	r3, r2
 80019ae:	d01d      	beq.n	80019ec <HAL_DMA_Init+0x174>
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a28      	ldr	r2, [pc, #160]	@ (8001a58 <HAL_DMA_Init+0x1e0>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d018      	beq.n	80019ec <HAL_DMA_Init+0x174>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4a27      	ldr	r2, [pc, #156]	@ (8001a5c <HAL_DMA_Init+0x1e4>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d013      	beq.n	80019ec <HAL_DMA_Init+0x174>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a25      	ldr	r2, [pc, #148]	@ (8001a60 <HAL_DMA_Init+0x1e8>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d00e      	beq.n	80019ec <HAL_DMA_Init+0x174>
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4a24      	ldr	r2, [pc, #144]	@ (8001a64 <HAL_DMA_Init+0x1ec>)
 80019d4:	4293      	cmp	r3, r2
 80019d6:	d009      	beq.n	80019ec <HAL_DMA_Init+0x174>
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a22      	ldr	r2, [pc, #136]	@ (8001a68 <HAL_DMA_Init+0x1f0>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d004      	beq.n	80019ec <HAL_DMA_Init+0x174>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4a21      	ldr	r2, [pc, #132]	@ (8001a6c <HAL_DMA_Init+0x1f4>)
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d108      	bne.n	80019fe <HAL_DMA_Init+0x186>
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	681a      	ldr	r2, [r3, #0]
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f022 0201 	bic.w	r2, r2, #1
 80019fa:	601a      	str	r2, [r3, #0]
 80019fc:	e007      	b.n	8001a0e <HAL_DMA_Init+0x196>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	681a      	ldr	r2, [r3, #0]
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f022 0201 	bic.w	r2, r2, #1
 8001a0c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001a0e:	e02f      	b.n	8001a70 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a10:	f7ff fd9e 	bl	8001550 <HAL_GetTick>
 8001a14:	4602      	mov	r2, r0
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	2b05      	cmp	r3, #5
 8001a1c:	d928      	bls.n	8001a70 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2220      	movs	r2, #32
 8001a22:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2203      	movs	r2, #3
 8001a28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	e242      	b.n	8001eb6 <HAL_DMA_Init+0x63e>
 8001a30:	40020010 	.word	0x40020010
 8001a34:	40020028 	.word	0x40020028
 8001a38:	40020040 	.word	0x40020040
 8001a3c:	40020058 	.word	0x40020058
 8001a40:	40020070 	.word	0x40020070
 8001a44:	40020088 	.word	0x40020088
 8001a48:	400200a0 	.word	0x400200a0
 8001a4c:	400200b8 	.word	0x400200b8
 8001a50:	40020410 	.word	0x40020410
 8001a54:	40020428 	.word	0x40020428
 8001a58:	40020440 	.word	0x40020440
 8001a5c:	40020458 	.word	0x40020458
 8001a60:	40020470 	.word	0x40020470
 8001a64:	40020488 	.word	0x40020488
 8001a68:	400204a0 	.word	0x400204a0
 8001a6c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f003 0301 	and.w	r3, r3, #1
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d1c8      	bne.n	8001a10 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001a86:	697a      	ldr	r2, [r7, #20]
 8001a88:	4b83      	ldr	r3, [pc, #524]	@ (8001c98 <HAL_DMA_Init+0x420>)
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8001a96:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	691b      	ldr	r3, [r3, #16]
 8001a9c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001aa2:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	699b      	ldr	r3, [r3, #24]
 8001aa8:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001aae:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6a1b      	ldr	r3, [r3, #32]
 8001ab4:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8001ab6:	697a      	ldr	r2, [r7, #20]
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ac0:	2b04      	cmp	r3, #4
 8001ac2:	d107      	bne.n	8001ad4 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001acc:	4313      	orrs	r3, r2
 8001ace:	697a      	ldr	r2, [r7, #20]
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	2b28      	cmp	r3, #40	@ 0x28
 8001ada:	d903      	bls.n	8001ae4 <HAL_DMA_Init+0x26c>
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	2b2e      	cmp	r3, #46	@ 0x2e
 8001ae2:	d91f      	bls.n	8001b24 <HAL_DMA_Init+0x2ac>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	2b3e      	cmp	r3, #62	@ 0x3e
 8001aea:	d903      	bls.n	8001af4 <HAL_DMA_Init+0x27c>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	2b42      	cmp	r3, #66	@ 0x42
 8001af2:	d917      	bls.n	8001b24 <HAL_DMA_Init+0x2ac>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	2b46      	cmp	r3, #70	@ 0x46
 8001afa:	d903      	bls.n	8001b04 <HAL_DMA_Init+0x28c>
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	2b48      	cmp	r3, #72	@ 0x48
 8001b02:	d90f      	bls.n	8001b24 <HAL_DMA_Init+0x2ac>
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	2b4e      	cmp	r3, #78	@ 0x4e
 8001b0a:	d903      	bls.n	8001b14 <HAL_DMA_Init+0x29c>
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	2b52      	cmp	r3, #82	@ 0x52
 8001b12:	d907      	bls.n	8001b24 <HAL_DMA_Init+0x2ac>
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	2b73      	cmp	r3, #115	@ 0x73
 8001b1a:	d905      	bls.n	8001b28 <HAL_DMA_Init+0x2b0>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	2b77      	cmp	r3, #119	@ 0x77
 8001b22:	d801      	bhi.n	8001b28 <HAL_DMA_Init+0x2b0>
 8001b24:	2301      	movs	r3, #1
 8001b26:	e000      	b.n	8001b2a <HAL_DMA_Init+0x2b2>
 8001b28:	2300      	movs	r3, #0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d003      	beq.n	8001b36 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8001b2e:	697b      	ldr	r3, [r7, #20]
 8001b30:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001b34:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	697a      	ldr	r2, [r7, #20]
 8001b3c:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	695b      	ldr	r3, [r3, #20]
 8001b44:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	f023 0307 	bic.w	r3, r3, #7
 8001b4c:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b52:	697a      	ldr	r2, [r7, #20]
 8001b54:	4313      	orrs	r3, r2
 8001b56:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b5c:	2b04      	cmp	r3, #4
 8001b5e:	d117      	bne.n	8001b90 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b64:	697a      	ldr	r2, [r7, #20]
 8001b66:	4313      	orrs	r3, r2
 8001b68:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d00e      	beq.n	8001b90 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001b72:	6878      	ldr	r0, [r7, #4]
 8001b74:	f002 fb2e 	bl	80041d4 <DMA_CheckFifoParam>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d008      	beq.n	8001b90 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2240      	movs	r2, #64	@ 0x40
 8001b82:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2201      	movs	r2, #1
 8001b88:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	e192      	b.n	8001eb6 <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	697a      	ldr	r2, [r7, #20]
 8001b96:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001b98:	6878      	ldr	r0, [r7, #4]
 8001b9a:	f002 fa69 	bl	8004070 <DMA_CalcBaseAndBitshift>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ba6:	f003 031f 	and.w	r3, r3, #31
 8001baa:	223f      	movs	r2, #63	@ 0x3f
 8001bac:	409a      	lsls	r2, r3
 8001bae:	68bb      	ldr	r3, [r7, #8]
 8001bb0:	609a      	str	r2, [r3, #8]
 8001bb2:	e0c8      	b.n	8001d46 <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a38      	ldr	r2, [pc, #224]	@ (8001c9c <HAL_DMA_Init+0x424>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d022      	beq.n	8001c04 <HAL_DMA_Init+0x38c>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a37      	ldr	r2, [pc, #220]	@ (8001ca0 <HAL_DMA_Init+0x428>)
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d01d      	beq.n	8001c04 <HAL_DMA_Init+0x38c>
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a35      	ldr	r2, [pc, #212]	@ (8001ca4 <HAL_DMA_Init+0x42c>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d018      	beq.n	8001c04 <HAL_DMA_Init+0x38c>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a34      	ldr	r2, [pc, #208]	@ (8001ca8 <HAL_DMA_Init+0x430>)
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	d013      	beq.n	8001c04 <HAL_DMA_Init+0x38c>
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a32      	ldr	r2, [pc, #200]	@ (8001cac <HAL_DMA_Init+0x434>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d00e      	beq.n	8001c04 <HAL_DMA_Init+0x38c>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a31      	ldr	r2, [pc, #196]	@ (8001cb0 <HAL_DMA_Init+0x438>)
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d009      	beq.n	8001c04 <HAL_DMA_Init+0x38c>
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a2f      	ldr	r2, [pc, #188]	@ (8001cb4 <HAL_DMA_Init+0x43c>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d004      	beq.n	8001c04 <HAL_DMA_Init+0x38c>
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a2e      	ldr	r2, [pc, #184]	@ (8001cb8 <HAL_DMA_Init+0x440>)
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d101      	bne.n	8001c08 <HAL_DMA_Init+0x390>
 8001c04:	2301      	movs	r3, #1
 8001c06:	e000      	b.n	8001c0a <HAL_DMA_Init+0x392>
 8001c08:	2300      	movs	r3, #0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	f000 8092 	beq.w	8001d34 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a21      	ldr	r2, [pc, #132]	@ (8001c9c <HAL_DMA_Init+0x424>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d021      	beq.n	8001c5e <HAL_DMA_Init+0x3e6>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a20      	ldr	r2, [pc, #128]	@ (8001ca0 <HAL_DMA_Init+0x428>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d01c      	beq.n	8001c5e <HAL_DMA_Init+0x3e6>
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a1e      	ldr	r2, [pc, #120]	@ (8001ca4 <HAL_DMA_Init+0x42c>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d017      	beq.n	8001c5e <HAL_DMA_Init+0x3e6>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	4a1d      	ldr	r2, [pc, #116]	@ (8001ca8 <HAL_DMA_Init+0x430>)
 8001c34:	4293      	cmp	r3, r2
 8001c36:	d012      	beq.n	8001c5e <HAL_DMA_Init+0x3e6>
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a1b      	ldr	r2, [pc, #108]	@ (8001cac <HAL_DMA_Init+0x434>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d00d      	beq.n	8001c5e <HAL_DMA_Init+0x3e6>
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4a1a      	ldr	r2, [pc, #104]	@ (8001cb0 <HAL_DMA_Init+0x438>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d008      	beq.n	8001c5e <HAL_DMA_Init+0x3e6>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a18      	ldr	r2, [pc, #96]	@ (8001cb4 <HAL_DMA_Init+0x43c>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d003      	beq.n	8001c5e <HAL_DMA_Init+0x3e6>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4a17      	ldr	r2, [pc, #92]	@ (8001cb8 <HAL_DMA_Init+0x440>)
 8001c5c:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2202      	movs	r2, #2
 8001c62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8001c76:	697a      	ldr	r2, [r7, #20]
 8001c78:	4b10      	ldr	r3, [pc, #64]	@ (8001cbc <HAL_DMA_Init+0x444>)
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	689b      	ldr	r3, [r3, #8]
 8001c82:	2b40      	cmp	r3, #64	@ 0x40
 8001c84:	d01c      	beq.n	8001cc0 <HAL_DMA_Init+0x448>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	689b      	ldr	r3, [r3, #8]
 8001c8a:	2b80      	cmp	r3, #128	@ 0x80
 8001c8c:	d102      	bne.n	8001c94 <HAL_DMA_Init+0x41c>
 8001c8e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001c92:	e016      	b.n	8001cc2 <HAL_DMA_Init+0x44a>
 8001c94:	2300      	movs	r3, #0
 8001c96:	e014      	b.n	8001cc2 <HAL_DMA_Init+0x44a>
 8001c98:	fe10803f 	.word	0xfe10803f
 8001c9c:	58025408 	.word	0x58025408
 8001ca0:	5802541c 	.word	0x5802541c
 8001ca4:	58025430 	.word	0x58025430
 8001ca8:	58025444 	.word	0x58025444
 8001cac:	58025458 	.word	0x58025458
 8001cb0:	5802546c 	.word	0x5802546c
 8001cb4:	58025480 	.word	0x58025480
 8001cb8:	58025494 	.word	0x58025494
 8001cbc:	fffe000f 	.word	0xfffe000f
 8001cc0:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001cc2:	687a      	ldr	r2, [r7, #4]
 8001cc4:	68d2      	ldr	r2, [r2, #12]
 8001cc6:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001cc8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	691b      	ldr	r3, [r3, #16]
 8001cce:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001cd0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	695b      	ldr	r3, [r3, #20]
 8001cd6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001cd8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	699b      	ldr	r3, [r3, #24]
 8001cde:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001ce0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	69db      	ldr	r3, [r3, #28]
 8001ce6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001ce8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6a1b      	ldr	r3, [r3, #32]
 8001cee:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001cf0:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001cf2:	697a      	ldr	r2, [r7, #20]
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	697a      	ldr	r2, [r7, #20]
 8001cfe:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	461a      	mov	r2, r3
 8001d06:	4b6e      	ldr	r3, [pc, #440]	@ (8001ec0 <HAL_DMA_Init+0x648>)
 8001d08:	4413      	add	r3, r2
 8001d0a:	4a6e      	ldr	r2, [pc, #440]	@ (8001ec4 <HAL_DMA_Init+0x64c>)
 8001d0c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d10:	091b      	lsrs	r3, r3, #4
 8001d12:	009a      	lsls	r2, r3, #2
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001d18:	6878      	ldr	r0, [r7, #4]
 8001d1a:	f002 f9a9 	bl	8004070 <DMA_CalcBaseAndBitshift>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d26:	f003 031f 	and.w	r3, r3, #31
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	409a      	lsls	r2, r3
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	605a      	str	r2, [r3, #4]
 8001d32:	e008      	b.n	8001d46 <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2240      	movs	r2, #64	@ 0x40
 8001d38:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2203      	movs	r2, #3
 8001d3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8001d42:	2301      	movs	r3, #1
 8001d44:	e0b7      	b.n	8001eb6 <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4a5f      	ldr	r2, [pc, #380]	@ (8001ec8 <HAL_DMA_Init+0x650>)
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	d072      	beq.n	8001e36 <HAL_DMA_Init+0x5be>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a5d      	ldr	r2, [pc, #372]	@ (8001ecc <HAL_DMA_Init+0x654>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d06d      	beq.n	8001e36 <HAL_DMA_Init+0x5be>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4a5c      	ldr	r2, [pc, #368]	@ (8001ed0 <HAL_DMA_Init+0x658>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d068      	beq.n	8001e36 <HAL_DMA_Init+0x5be>
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a5a      	ldr	r2, [pc, #360]	@ (8001ed4 <HAL_DMA_Init+0x65c>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d063      	beq.n	8001e36 <HAL_DMA_Init+0x5be>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4a59      	ldr	r2, [pc, #356]	@ (8001ed8 <HAL_DMA_Init+0x660>)
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d05e      	beq.n	8001e36 <HAL_DMA_Init+0x5be>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a57      	ldr	r2, [pc, #348]	@ (8001edc <HAL_DMA_Init+0x664>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d059      	beq.n	8001e36 <HAL_DMA_Init+0x5be>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4a56      	ldr	r2, [pc, #344]	@ (8001ee0 <HAL_DMA_Init+0x668>)
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d054      	beq.n	8001e36 <HAL_DMA_Init+0x5be>
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a54      	ldr	r2, [pc, #336]	@ (8001ee4 <HAL_DMA_Init+0x66c>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d04f      	beq.n	8001e36 <HAL_DMA_Init+0x5be>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4a53      	ldr	r2, [pc, #332]	@ (8001ee8 <HAL_DMA_Init+0x670>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d04a      	beq.n	8001e36 <HAL_DMA_Init+0x5be>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a51      	ldr	r2, [pc, #324]	@ (8001eec <HAL_DMA_Init+0x674>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d045      	beq.n	8001e36 <HAL_DMA_Init+0x5be>
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	4a50      	ldr	r2, [pc, #320]	@ (8001ef0 <HAL_DMA_Init+0x678>)
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d040      	beq.n	8001e36 <HAL_DMA_Init+0x5be>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a4e      	ldr	r2, [pc, #312]	@ (8001ef4 <HAL_DMA_Init+0x67c>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d03b      	beq.n	8001e36 <HAL_DMA_Init+0x5be>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4a4d      	ldr	r2, [pc, #308]	@ (8001ef8 <HAL_DMA_Init+0x680>)
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d036      	beq.n	8001e36 <HAL_DMA_Init+0x5be>
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a4b      	ldr	r2, [pc, #300]	@ (8001efc <HAL_DMA_Init+0x684>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d031      	beq.n	8001e36 <HAL_DMA_Init+0x5be>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4a4a      	ldr	r2, [pc, #296]	@ (8001f00 <HAL_DMA_Init+0x688>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d02c      	beq.n	8001e36 <HAL_DMA_Init+0x5be>
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a48      	ldr	r2, [pc, #288]	@ (8001f04 <HAL_DMA_Init+0x68c>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d027      	beq.n	8001e36 <HAL_DMA_Init+0x5be>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4a47      	ldr	r2, [pc, #284]	@ (8001f08 <HAL_DMA_Init+0x690>)
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d022      	beq.n	8001e36 <HAL_DMA_Init+0x5be>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a45      	ldr	r2, [pc, #276]	@ (8001f0c <HAL_DMA_Init+0x694>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d01d      	beq.n	8001e36 <HAL_DMA_Init+0x5be>
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4a44      	ldr	r2, [pc, #272]	@ (8001f10 <HAL_DMA_Init+0x698>)
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d018      	beq.n	8001e36 <HAL_DMA_Init+0x5be>
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a42      	ldr	r2, [pc, #264]	@ (8001f14 <HAL_DMA_Init+0x69c>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d013      	beq.n	8001e36 <HAL_DMA_Init+0x5be>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4a41      	ldr	r2, [pc, #260]	@ (8001f18 <HAL_DMA_Init+0x6a0>)
 8001e14:	4293      	cmp	r3, r2
 8001e16:	d00e      	beq.n	8001e36 <HAL_DMA_Init+0x5be>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a3f      	ldr	r2, [pc, #252]	@ (8001f1c <HAL_DMA_Init+0x6a4>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d009      	beq.n	8001e36 <HAL_DMA_Init+0x5be>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a3e      	ldr	r2, [pc, #248]	@ (8001f20 <HAL_DMA_Init+0x6a8>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d004      	beq.n	8001e36 <HAL_DMA_Init+0x5be>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a3c      	ldr	r2, [pc, #240]	@ (8001f24 <HAL_DMA_Init+0x6ac>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d101      	bne.n	8001e3a <HAL_DMA_Init+0x5c2>
 8001e36:	2301      	movs	r3, #1
 8001e38:	e000      	b.n	8001e3c <HAL_DMA_Init+0x5c4>
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d032      	beq.n	8001ea6 <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001e40:	6878      	ldr	r0, [r7, #4]
 8001e42:	f002 fa43 	bl	80042cc <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	689b      	ldr	r3, [r3, #8]
 8001e4a:	2b80      	cmp	r3, #128	@ 0x80
 8001e4c:	d102      	bne.n	8001e54 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2200      	movs	r2, #0
 8001e52:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	685a      	ldr	r2, [r3, #4]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e5c:	b2d2      	uxtb	r2, r2
 8001e5e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001e64:	687a      	ldr	r2, [r7, #4]
 8001e66:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001e68:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d010      	beq.n	8001e94 <HAL_DMA_Init+0x61c>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	2b08      	cmp	r3, #8
 8001e78:	d80c      	bhi.n	8001e94 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001e7a:	6878      	ldr	r0, [r7, #4]
 8001e7c:	f002 fac0 	bl	8004400 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001e84:	2200      	movs	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e8c:	687a      	ldr	r2, [r7, #4]
 8001e8e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001e90:	605a      	str	r2, [r3, #4]
 8001e92:	e008      	b.n	8001ea6 <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2200      	movs	r2, #0
 8001e98:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2201      	movs	r2, #1
 8001eb0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001eb4:	2300      	movs	r3, #0
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3718      	adds	r7, #24
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	a7fdabf8 	.word	0xa7fdabf8
 8001ec4:	cccccccd 	.word	0xcccccccd
 8001ec8:	40020010 	.word	0x40020010
 8001ecc:	40020028 	.word	0x40020028
 8001ed0:	40020040 	.word	0x40020040
 8001ed4:	40020058 	.word	0x40020058
 8001ed8:	40020070 	.word	0x40020070
 8001edc:	40020088 	.word	0x40020088
 8001ee0:	400200a0 	.word	0x400200a0
 8001ee4:	400200b8 	.word	0x400200b8
 8001ee8:	40020410 	.word	0x40020410
 8001eec:	40020428 	.word	0x40020428
 8001ef0:	40020440 	.word	0x40020440
 8001ef4:	40020458 	.word	0x40020458
 8001ef8:	40020470 	.word	0x40020470
 8001efc:	40020488 	.word	0x40020488
 8001f00:	400204a0 	.word	0x400204a0
 8001f04:	400204b8 	.word	0x400204b8
 8001f08:	58025408 	.word	0x58025408
 8001f0c:	5802541c 	.word	0x5802541c
 8001f10:	58025430 	.word	0x58025430
 8001f14:	58025444 	.word	0x58025444
 8001f18:	58025458 	.word	0x58025458
 8001f1c:	5802546c 	.word	0x5802546c
 8001f20:	58025480 	.word	0x58025480
 8001f24:	58025494 	.word	0x58025494

08001f28 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b086      	sub	sp, #24
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	60f8      	str	r0, [r7, #12]
 8001f30:	60b9      	str	r1, [r7, #8]
 8001f32:	607a      	str	r2, [r7, #4]
 8001f34:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001f36:	2300      	movs	r3, #0
 8001f38:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d101      	bne.n	8001f44 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8001f40:	2301      	movs	r3, #1
 8001f42:	e226      	b.n	8002392 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	d101      	bne.n	8001f52 <HAL_DMA_Start_IT+0x2a>
 8001f4e:	2302      	movs	r3, #2
 8001f50:	e21f      	b.n	8002392 <HAL_DMA_Start_IT+0x46a>
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	2201      	movs	r2, #1
 8001f56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001f60:	b2db      	uxtb	r3, r3
 8001f62:	2b01      	cmp	r3, #1
 8001f64:	f040 820a 	bne.w	800237c <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	2202      	movs	r2, #2
 8001f6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	2200      	movs	r2, #0
 8001f74:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a68      	ldr	r2, [pc, #416]	@ (800211c <HAL_DMA_Start_IT+0x1f4>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d04a      	beq.n	8002016 <HAL_DMA_Start_IT+0xee>
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a66      	ldr	r2, [pc, #408]	@ (8002120 <HAL_DMA_Start_IT+0x1f8>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d045      	beq.n	8002016 <HAL_DMA_Start_IT+0xee>
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a65      	ldr	r2, [pc, #404]	@ (8002124 <HAL_DMA_Start_IT+0x1fc>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d040      	beq.n	8002016 <HAL_DMA_Start_IT+0xee>
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a63      	ldr	r2, [pc, #396]	@ (8002128 <HAL_DMA_Start_IT+0x200>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d03b      	beq.n	8002016 <HAL_DMA_Start_IT+0xee>
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a62      	ldr	r2, [pc, #392]	@ (800212c <HAL_DMA_Start_IT+0x204>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d036      	beq.n	8002016 <HAL_DMA_Start_IT+0xee>
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a60      	ldr	r2, [pc, #384]	@ (8002130 <HAL_DMA_Start_IT+0x208>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d031      	beq.n	8002016 <HAL_DMA_Start_IT+0xee>
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a5f      	ldr	r2, [pc, #380]	@ (8002134 <HAL_DMA_Start_IT+0x20c>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d02c      	beq.n	8002016 <HAL_DMA_Start_IT+0xee>
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a5d      	ldr	r2, [pc, #372]	@ (8002138 <HAL_DMA_Start_IT+0x210>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d027      	beq.n	8002016 <HAL_DMA_Start_IT+0xee>
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a5c      	ldr	r2, [pc, #368]	@ (800213c <HAL_DMA_Start_IT+0x214>)
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d022      	beq.n	8002016 <HAL_DMA_Start_IT+0xee>
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a5a      	ldr	r2, [pc, #360]	@ (8002140 <HAL_DMA_Start_IT+0x218>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d01d      	beq.n	8002016 <HAL_DMA_Start_IT+0xee>
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a59      	ldr	r2, [pc, #356]	@ (8002144 <HAL_DMA_Start_IT+0x21c>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d018      	beq.n	8002016 <HAL_DMA_Start_IT+0xee>
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a57      	ldr	r2, [pc, #348]	@ (8002148 <HAL_DMA_Start_IT+0x220>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d013      	beq.n	8002016 <HAL_DMA_Start_IT+0xee>
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a56      	ldr	r2, [pc, #344]	@ (800214c <HAL_DMA_Start_IT+0x224>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d00e      	beq.n	8002016 <HAL_DMA_Start_IT+0xee>
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a54      	ldr	r2, [pc, #336]	@ (8002150 <HAL_DMA_Start_IT+0x228>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d009      	beq.n	8002016 <HAL_DMA_Start_IT+0xee>
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a53      	ldr	r2, [pc, #332]	@ (8002154 <HAL_DMA_Start_IT+0x22c>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d004      	beq.n	8002016 <HAL_DMA_Start_IT+0xee>
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a51      	ldr	r2, [pc, #324]	@ (8002158 <HAL_DMA_Start_IT+0x230>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d108      	bne.n	8002028 <HAL_DMA_Start_IT+0x100>
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f022 0201 	bic.w	r2, r2, #1
 8002024:	601a      	str	r2, [r3, #0]
 8002026:	e007      	b.n	8002038 <HAL_DMA_Start_IT+0x110>
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	681a      	ldr	r2, [r3, #0]
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f022 0201 	bic.w	r2, r2, #1
 8002036:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	687a      	ldr	r2, [r7, #4]
 800203c:	68b9      	ldr	r1, [r7, #8]
 800203e:	68f8      	ldr	r0, [r7, #12]
 8002040:	f001 fe6a 	bl	8003d18 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a34      	ldr	r2, [pc, #208]	@ (800211c <HAL_DMA_Start_IT+0x1f4>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d04a      	beq.n	80020e4 <HAL_DMA_Start_IT+0x1bc>
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a33      	ldr	r2, [pc, #204]	@ (8002120 <HAL_DMA_Start_IT+0x1f8>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d045      	beq.n	80020e4 <HAL_DMA_Start_IT+0x1bc>
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a31      	ldr	r2, [pc, #196]	@ (8002124 <HAL_DMA_Start_IT+0x1fc>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d040      	beq.n	80020e4 <HAL_DMA_Start_IT+0x1bc>
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a30      	ldr	r2, [pc, #192]	@ (8002128 <HAL_DMA_Start_IT+0x200>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d03b      	beq.n	80020e4 <HAL_DMA_Start_IT+0x1bc>
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a2e      	ldr	r2, [pc, #184]	@ (800212c <HAL_DMA_Start_IT+0x204>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d036      	beq.n	80020e4 <HAL_DMA_Start_IT+0x1bc>
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a2d      	ldr	r2, [pc, #180]	@ (8002130 <HAL_DMA_Start_IT+0x208>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d031      	beq.n	80020e4 <HAL_DMA_Start_IT+0x1bc>
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a2b      	ldr	r2, [pc, #172]	@ (8002134 <HAL_DMA_Start_IT+0x20c>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d02c      	beq.n	80020e4 <HAL_DMA_Start_IT+0x1bc>
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4a2a      	ldr	r2, [pc, #168]	@ (8002138 <HAL_DMA_Start_IT+0x210>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d027      	beq.n	80020e4 <HAL_DMA_Start_IT+0x1bc>
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a28      	ldr	r2, [pc, #160]	@ (800213c <HAL_DMA_Start_IT+0x214>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d022      	beq.n	80020e4 <HAL_DMA_Start_IT+0x1bc>
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4a27      	ldr	r2, [pc, #156]	@ (8002140 <HAL_DMA_Start_IT+0x218>)
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d01d      	beq.n	80020e4 <HAL_DMA_Start_IT+0x1bc>
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a25      	ldr	r2, [pc, #148]	@ (8002144 <HAL_DMA_Start_IT+0x21c>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d018      	beq.n	80020e4 <HAL_DMA_Start_IT+0x1bc>
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4a24      	ldr	r2, [pc, #144]	@ (8002148 <HAL_DMA_Start_IT+0x220>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d013      	beq.n	80020e4 <HAL_DMA_Start_IT+0x1bc>
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a22      	ldr	r2, [pc, #136]	@ (800214c <HAL_DMA_Start_IT+0x224>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d00e      	beq.n	80020e4 <HAL_DMA_Start_IT+0x1bc>
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4a21      	ldr	r2, [pc, #132]	@ (8002150 <HAL_DMA_Start_IT+0x228>)
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d009      	beq.n	80020e4 <HAL_DMA_Start_IT+0x1bc>
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a1f      	ldr	r2, [pc, #124]	@ (8002154 <HAL_DMA_Start_IT+0x22c>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d004      	beq.n	80020e4 <HAL_DMA_Start_IT+0x1bc>
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a1e      	ldr	r2, [pc, #120]	@ (8002158 <HAL_DMA_Start_IT+0x230>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d101      	bne.n	80020e8 <HAL_DMA_Start_IT+0x1c0>
 80020e4:	2301      	movs	r3, #1
 80020e6:	e000      	b.n	80020ea <HAL_DMA_Start_IT+0x1c2>
 80020e8:	2300      	movs	r3, #0
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d036      	beq.n	800215c <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f023 021e 	bic.w	r2, r3, #30
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f042 0216 	orr.w	r2, r2, #22
 8002100:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002106:	2b00      	cmp	r3, #0
 8002108:	d03e      	beq.n	8002188 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	681a      	ldr	r2, [r3, #0]
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f042 0208 	orr.w	r2, r2, #8
 8002118:	601a      	str	r2, [r3, #0]
 800211a:	e035      	b.n	8002188 <HAL_DMA_Start_IT+0x260>
 800211c:	40020010 	.word	0x40020010
 8002120:	40020028 	.word	0x40020028
 8002124:	40020040 	.word	0x40020040
 8002128:	40020058 	.word	0x40020058
 800212c:	40020070 	.word	0x40020070
 8002130:	40020088 	.word	0x40020088
 8002134:	400200a0 	.word	0x400200a0
 8002138:	400200b8 	.word	0x400200b8
 800213c:	40020410 	.word	0x40020410
 8002140:	40020428 	.word	0x40020428
 8002144:	40020440 	.word	0x40020440
 8002148:	40020458 	.word	0x40020458
 800214c:	40020470 	.word	0x40020470
 8002150:	40020488 	.word	0x40020488
 8002154:	400204a0 	.word	0x400204a0
 8002158:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f023 020e 	bic.w	r2, r3, #14
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f042 020a 	orr.w	r2, r2, #10
 800216e:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002174:	2b00      	cmp	r3, #0
 8002176:	d007      	beq.n	8002188 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f042 0204 	orr.w	r2, r2, #4
 8002186:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a83      	ldr	r2, [pc, #524]	@ (800239c <HAL_DMA_Start_IT+0x474>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d072      	beq.n	8002278 <HAL_DMA_Start_IT+0x350>
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4a82      	ldr	r2, [pc, #520]	@ (80023a0 <HAL_DMA_Start_IT+0x478>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d06d      	beq.n	8002278 <HAL_DMA_Start_IT+0x350>
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a80      	ldr	r2, [pc, #512]	@ (80023a4 <HAL_DMA_Start_IT+0x47c>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d068      	beq.n	8002278 <HAL_DMA_Start_IT+0x350>
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4a7f      	ldr	r2, [pc, #508]	@ (80023a8 <HAL_DMA_Start_IT+0x480>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d063      	beq.n	8002278 <HAL_DMA_Start_IT+0x350>
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a7d      	ldr	r2, [pc, #500]	@ (80023ac <HAL_DMA_Start_IT+0x484>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d05e      	beq.n	8002278 <HAL_DMA_Start_IT+0x350>
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4a7c      	ldr	r2, [pc, #496]	@ (80023b0 <HAL_DMA_Start_IT+0x488>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d059      	beq.n	8002278 <HAL_DMA_Start_IT+0x350>
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a7a      	ldr	r2, [pc, #488]	@ (80023b4 <HAL_DMA_Start_IT+0x48c>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d054      	beq.n	8002278 <HAL_DMA_Start_IT+0x350>
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a79      	ldr	r2, [pc, #484]	@ (80023b8 <HAL_DMA_Start_IT+0x490>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d04f      	beq.n	8002278 <HAL_DMA_Start_IT+0x350>
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a77      	ldr	r2, [pc, #476]	@ (80023bc <HAL_DMA_Start_IT+0x494>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d04a      	beq.n	8002278 <HAL_DMA_Start_IT+0x350>
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a76      	ldr	r2, [pc, #472]	@ (80023c0 <HAL_DMA_Start_IT+0x498>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d045      	beq.n	8002278 <HAL_DMA_Start_IT+0x350>
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a74      	ldr	r2, [pc, #464]	@ (80023c4 <HAL_DMA_Start_IT+0x49c>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d040      	beq.n	8002278 <HAL_DMA_Start_IT+0x350>
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a73      	ldr	r2, [pc, #460]	@ (80023c8 <HAL_DMA_Start_IT+0x4a0>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d03b      	beq.n	8002278 <HAL_DMA_Start_IT+0x350>
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a71      	ldr	r2, [pc, #452]	@ (80023cc <HAL_DMA_Start_IT+0x4a4>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d036      	beq.n	8002278 <HAL_DMA_Start_IT+0x350>
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a70      	ldr	r2, [pc, #448]	@ (80023d0 <HAL_DMA_Start_IT+0x4a8>)
 8002210:	4293      	cmp	r3, r2
 8002212:	d031      	beq.n	8002278 <HAL_DMA_Start_IT+0x350>
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a6e      	ldr	r2, [pc, #440]	@ (80023d4 <HAL_DMA_Start_IT+0x4ac>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d02c      	beq.n	8002278 <HAL_DMA_Start_IT+0x350>
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a6d      	ldr	r2, [pc, #436]	@ (80023d8 <HAL_DMA_Start_IT+0x4b0>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d027      	beq.n	8002278 <HAL_DMA_Start_IT+0x350>
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a6b      	ldr	r2, [pc, #428]	@ (80023dc <HAL_DMA_Start_IT+0x4b4>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d022      	beq.n	8002278 <HAL_DMA_Start_IT+0x350>
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a6a      	ldr	r2, [pc, #424]	@ (80023e0 <HAL_DMA_Start_IT+0x4b8>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d01d      	beq.n	8002278 <HAL_DMA_Start_IT+0x350>
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a68      	ldr	r2, [pc, #416]	@ (80023e4 <HAL_DMA_Start_IT+0x4bc>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d018      	beq.n	8002278 <HAL_DMA_Start_IT+0x350>
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a67      	ldr	r2, [pc, #412]	@ (80023e8 <HAL_DMA_Start_IT+0x4c0>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d013      	beq.n	8002278 <HAL_DMA_Start_IT+0x350>
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a65      	ldr	r2, [pc, #404]	@ (80023ec <HAL_DMA_Start_IT+0x4c4>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d00e      	beq.n	8002278 <HAL_DMA_Start_IT+0x350>
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a64      	ldr	r2, [pc, #400]	@ (80023f0 <HAL_DMA_Start_IT+0x4c8>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d009      	beq.n	8002278 <HAL_DMA_Start_IT+0x350>
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a62      	ldr	r2, [pc, #392]	@ (80023f4 <HAL_DMA_Start_IT+0x4cc>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d004      	beq.n	8002278 <HAL_DMA_Start_IT+0x350>
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a61      	ldr	r2, [pc, #388]	@ (80023f8 <HAL_DMA_Start_IT+0x4d0>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d101      	bne.n	800227c <HAL_DMA_Start_IT+0x354>
 8002278:	2301      	movs	r3, #1
 800227a:	e000      	b.n	800227e <HAL_DMA_Start_IT+0x356>
 800227c:	2300      	movs	r3, #0
 800227e:	2b00      	cmp	r3, #0
 8002280:	d01a      	beq.n	80022b8 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800228c:	2b00      	cmp	r3, #0
 800228e:	d007      	beq.n	80022a0 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800229a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800229e:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d007      	beq.n	80022b8 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80022b2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80022b6:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a37      	ldr	r2, [pc, #220]	@ (800239c <HAL_DMA_Start_IT+0x474>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d04a      	beq.n	8002358 <HAL_DMA_Start_IT+0x430>
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a36      	ldr	r2, [pc, #216]	@ (80023a0 <HAL_DMA_Start_IT+0x478>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d045      	beq.n	8002358 <HAL_DMA_Start_IT+0x430>
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a34      	ldr	r2, [pc, #208]	@ (80023a4 <HAL_DMA_Start_IT+0x47c>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d040      	beq.n	8002358 <HAL_DMA_Start_IT+0x430>
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a33      	ldr	r2, [pc, #204]	@ (80023a8 <HAL_DMA_Start_IT+0x480>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d03b      	beq.n	8002358 <HAL_DMA_Start_IT+0x430>
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a31      	ldr	r2, [pc, #196]	@ (80023ac <HAL_DMA_Start_IT+0x484>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d036      	beq.n	8002358 <HAL_DMA_Start_IT+0x430>
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a30      	ldr	r2, [pc, #192]	@ (80023b0 <HAL_DMA_Start_IT+0x488>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d031      	beq.n	8002358 <HAL_DMA_Start_IT+0x430>
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a2e      	ldr	r2, [pc, #184]	@ (80023b4 <HAL_DMA_Start_IT+0x48c>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d02c      	beq.n	8002358 <HAL_DMA_Start_IT+0x430>
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a2d      	ldr	r2, [pc, #180]	@ (80023b8 <HAL_DMA_Start_IT+0x490>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d027      	beq.n	8002358 <HAL_DMA_Start_IT+0x430>
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a2b      	ldr	r2, [pc, #172]	@ (80023bc <HAL_DMA_Start_IT+0x494>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d022      	beq.n	8002358 <HAL_DMA_Start_IT+0x430>
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4a2a      	ldr	r2, [pc, #168]	@ (80023c0 <HAL_DMA_Start_IT+0x498>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d01d      	beq.n	8002358 <HAL_DMA_Start_IT+0x430>
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a28      	ldr	r2, [pc, #160]	@ (80023c4 <HAL_DMA_Start_IT+0x49c>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d018      	beq.n	8002358 <HAL_DMA_Start_IT+0x430>
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a27      	ldr	r2, [pc, #156]	@ (80023c8 <HAL_DMA_Start_IT+0x4a0>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d013      	beq.n	8002358 <HAL_DMA_Start_IT+0x430>
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a25      	ldr	r2, [pc, #148]	@ (80023cc <HAL_DMA_Start_IT+0x4a4>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d00e      	beq.n	8002358 <HAL_DMA_Start_IT+0x430>
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a24      	ldr	r2, [pc, #144]	@ (80023d0 <HAL_DMA_Start_IT+0x4a8>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d009      	beq.n	8002358 <HAL_DMA_Start_IT+0x430>
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a22      	ldr	r2, [pc, #136]	@ (80023d4 <HAL_DMA_Start_IT+0x4ac>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d004      	beq.n	8002358 <HAL_DMA_Start_IT+0x430>
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a21      	ldr	r2, [pc, #132]	@ (80023d8 <HAL_DMA_Start_IT+0x4b0>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d108      	bne.n	800236a <HAL_DMA_Start_IT+0x442>
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	681a      	ldr	r2, [r3, #0]
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f042 0201 	orr.w	r2, r2, #1
 8002366:	601a      	str	r2, [r3, #0]
 8002368:	e012      	b.n	8002390 <HAL_DMA_Start_IT+0x468>
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	681a      	ldr	r2, [r3, #0]
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f042 0201 	orr.w	r2, r2, #1
 8002378:	601a      	str	r2, [r3, #0]
 800237a:	e009      	b.n	8002390 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002382:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	2200      	movs	r2, #0
 8002388:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8002390:	7dfb      	ldrb	r3, [r7, #23]
}
 8002392:	4618      	mov	r0, r3
 8002394:	3718      	adds	r7, #24
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	40020010 	.word	0x40020010
 80023a0:	40020028 	.word	0x40020028
 80023a4:	40020040 	.word	0x40020040
 80023a8:	40020058 	.word	0x40020058
 80023ac:	40020070 	.word	0x40020070
 80023b0:	40020088 	.word	0x40020088
 80023b4:	400200a0 	.word	0x400200a0
 80023b8:	400200b8 	.word	0x400200b8
 80023bc:	40020410 	.word	0x40020410
 80023c0:	40020428 	.word	0x40020428
 80023c4:	40020440 	.word	0x40020440
 80023c8:	40020458 	.word	0x40020458
 80023cc:	40020470 	.word	0x40020470
 80023d0:	40020488 	.word	0x40020488
 80023d4:	400204a0 	.word	0x400204a0
 80023d8:	400204b8 	.word	0x400204b8
 80023dc:	58025408 	.word	0x58025408
 80023e0:	5802541c 	.word	0x5802541c
 80023e4:	58025430 	.word	0x58025430
 80023e8:	58025444 	.word	0x58025444
 80023ec:	58025458 	.word	0x58025458
 80023f0:	5802546c 	.word	0x5802546c
 80023f4:	58025480 	.word	0x58025480
 80023f8:	58025494 	.word	0x58025494

080023fc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b086      	sub	sp, #24
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002404:	f7ff f8a4 	bl	8001550 <HAL_GetTick>
 8002408:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d101      	bne.n	8002414 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002410:	2301      	movs	r3, #1
 8002412:	e2dc      	b.n	80029ce <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800241a:	b2db      	uxtb	r3, r3
 800241c:	2b02      	cmp	r3, #2
 800241e:	d008      	beq.n	8002432 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2280      	movs	r2, #128	@ 0x80
 8002424:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2200      	movs	r2, #0
 800242a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800242e:	2301      	movs	r3, #1
 8002430:	e2cd      	b.n	80029ce <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a76      	ldr	r2, [pc, #472]	@ (8002610 <HAL_DMA_Abort+0x214>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d04a      	beq.n	80024d2 <HAL_DMA_Abort+0xd6>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a74      	ldr	r2, [pc, #464]	@ (8002614 <HAL_DMA_Abort+0x218>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d045      	beq.n	80024d2 <HAL_DMA_Abort+0xd6>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a73      	ldr	r2, [pc, #460]	@ (8002618 <HAL_DMA_Abort+0x21c>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d040      	beq.n	80024d2 <HAL_DMA_Abort+0xd6>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a71      	ldr	r2, [pc, #452]	@ (800261c <HAL_DMA_Abort+0x220>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d03b      	beq.n	80024d2 <HAL_DMA_Abort+0xd6>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a70      	ldr	r2, [pc, #448]	@ (8002620 <HAL_DMA_Abort+0x224>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d036      	beq.n	80024d2 <HAL_DMA_Abort+0xd6>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a6e      	ldr	r2, [pc, #440]	@ (8002624 <HAL_DMA_Abort+0x228>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d031      	beq.n	80024d2 <HAL_DMA_Abort+0xd6>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a6d      	ldr	r2, [pc, #436]	@ (8002628 <HAL_DMA_Abort+0x22c>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d02c      	beq.n	80024d2 <HAL_DMA_Abort+0xd6>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a6b      	ldr	r2, [pc, #428]	@ (800262c <HAL_DMA_Abort+0x230>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d027      	beq.n	80024d2 <HAL_DMA_Abort+0xd6>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a6a      	ldr	r2, [pc, #424]	@ (8002630 <HAL_DMA_Abort+0x234>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d022      	beq.n	80024d2 <HAL_DMA_Abort+0xd6>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a68      	ldr	r2, [pc, #416]	@ (8002634 <HAL_DMA_Abort+0x238>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d01d      	beq.n	80024d2 <HAL_DMA_Abort+0xd6>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a67      	ldr	r2, [pc, #412]	@ (8002638 <HAL_DMA_Abort+0x23c>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d018      	beq.n	80024d2 <HAL_DMA_Abort+0xd6>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a65      	ldr	r2, [pc, #404]	@ (800263c <HAL_DMA_Abort+0x240>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d013      	beq.n	80024d2 <HAL_DMA_Abort+0xd6>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a64      	ldr	r2, [pc, #400]	@ (8002640 <HAL_DMA_Abort+0x244>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d00e      	beq.n	80024d2 <HAL_DMA_Abort+0xd6>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a62      	ldr	r2, [pc, #392]	@ (8002644 <HAL_DMA_Abort+0x248>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d009      	beq.n	80024d2 <HAL_DMA_Abort+0xd6>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a61      	ldr	r2, [pc, #388]	@ (8002648 <HAL_DMA_Abort+0x24c>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d004      	beq.n	80024d2 <HAL_DMA_Abort+0xd6>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a5f      	ldr	r2, [pc, #380]	@ (800264c <HAL_DMA_Abort+0x250>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d101      	bne.n	80024d6 <HAL_DMA_Abort+0xda>
 80024d2:	2301      	movs	r3, #1
 80024d4:	e000      	b.n	80024d8 <HAL_DMA_Abort+0xdc>
 80024d6:	2300      	movs	r3, #0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d013      	beq.n	8002504 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f022 021e 	bic.w	r2, r2, #30
 80024ea:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	695a      	ldr	r2, [r3, #20]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80024fa:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	617b      	str	r3, [r7, #20]
 8002502:	e00a      	b.n	800251a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f022 020e 	bic.w	r2, r2, #14
 8002512:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a3c      	ldr	r2, [pc, #240]	@ (8002610 <HAL_DMA_Abort+0x214>)
 8002520:	4293      	cmp	r3, r2
 8002522:	d072      	beq.n	800260a <HAL_DMA_Abort+0x20e>
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4a3a      	ldr	r2, [pc, #232]	@ (8002614 <HAL_DMA_Abort+0x218>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d06d      	beq.n	800260a <HAL_DMA_Abort+0x20e>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a39      	ldr	r2, [pc, #228]	@ (8002618 <HAL_DMA_Abort+0x21c>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d068      	beq.n	800260a <HAL_DMA_Abort+0x20e>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a37      	ldr	r2, [pc, #220]	@ (800261c <HAL_DMA_Abort+0x220>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d063      	beq.n	800260a <HAL_DMA_Abort+0x20e>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a36      	ldr	r2, [pc, #216]	@ (8002620 <HAL_DMA_Abort+0x224>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d05e      	beq.n	800260a <HAL_DMA_Abort+0x20e>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a34      	ldr	r2, [pc, #208]	@ (8002624 <HAL_DMA_Abort+0x228>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d059      	beq.n	800260a <HAL_DMA_Abort+0x20e>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4a33      	ldr	r2, [pc, #204]	@ (8002628 <HAL_DMA_Abort+0x22c>)
 800255c:	4293      	cmp	r3, r2
 800255e:	d054      	beq.n	800260a <HAL_DMA_Abort+0x20e>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a31      	ldr	r2, [pc, #196]	@ (800262c <HAL_DMA_Abort+0x230>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d04f      	beq.n	800260a <HAL_DMA_Abort+0x20e>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4a30      	ldr	r2, [pc, #192]	@ (8002630 <HAL_DMA_Abort+0x234>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d04a      	beq.n	800260a <HAL_DMA_Abort+0x20e>
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a2e      	ldr	r2, [pc, #184]	@ (8002634 <HAL_DMA_Abort+0x238>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d045      	beq.n	800260a <HAL_DMA_Abort+0x20e>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4a2d      	ldr	r2, [pc, #180]	@ (8002638 <HAL_DMA_Abort+0x23c>)
 8002584:	4293      	cmp	r3, r2
 8002586:	d040      	beq.n	800260a <HAL_DMA_Abort+0x20e>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a2b      	ldr	r2, [pc, #172]	@ (800263c <HAL_DMA_Abort+0x240>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d03b      	beq.n	800260a <HAL_DMA_Abort+0x20e>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4a2a      	ldr	r2, [pc, #168]	@ (8002640 <HAL_DMA_Abort+0x244>)
 8002598:	4293      	cmp	r3, r2
 800259a:	d036      	beq.n	800260a <HAL_DMA_Abort+0x20e>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a28      	ldr	r2, [pc, #160]	@ (8002644 <HAL_DMA_Abort+0x248>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d031      	beq.n	800260a <HAL_DMA_Abort+0x20e>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4a27      	ldr	r2, [pc, #156]	@ (8002648 <HAL_DMA_Abort+0x24c>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d02c      	beq.n	800260a <HAL_DMA_Abort+0x20e>
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a25      	ldr	r2, [pc, #148]	@ (800264c <HAL_DMA_Abort+0x250>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d027      	beq.n	800260a <HAL_DMA_Abort+0x20e>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4a24      	ldr	r2, [pc, #144]	@ (8002650 <HAL_DMA_Abort+0x254>)
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d022      	beq.n	800260a <HAL_DMA_Abort+0x20e>
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a22      	ldr	r2, [pc, #136]	@ (8002654 <HAL_DMA_Abort+0x258>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d01d      	beq.n	800260a <HAL_DMA_Abort+0x20e>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4a21      	ldr	r2, [pc, #132]	@ (8002658 <HAL_DMA_Abort+0x25c>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d018      	beq.n	800260a <HAL_DMA_Abort+0x20e>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4a1f      	ldr	r2, [pc, #124]	@ (800265c <HAL_DMA_Abort+0x260>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d013      	beq.n	800260a <HAL_DMA_Abort+0x20e>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4a1e      	ldr	r2, [pc, #120]	@ (8002660 <HAL_DMA_Abort+0x264>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d00e      	beq.n	800260a <HAL_DMA_Abort+0x20e>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a1c      	ldr	r2, [pc, #112]	@ (8002664 <HAL_DMA_Abort+0x268>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d009      	beq.n	800260a <HAL_DMA_Abort+0x20e>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a1b      	ldr	r2, [pc, #108]	@ (8002668 <HAL_DMA_Abort+0x26c>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d004      	beq.n	800260a <HAL_DMA_Abort+0x20e>
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a19      	ldr	r2, [pc, #100]	@ (800266c <HAL_DMA_Abort+0x270>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d132      	bne.n	8002670 <HAL_DMA_Abort+0x274>
 800260a:	2301      	movs	r3, #1
 800260c:	e031      	b.n	8002672 <HAL_DMA_Abort+0x276>
 800260e:	bf00      	nop
 8002610:	40020010 	.word	0x40020010
 8002614:	40020028 	.word	0x40020028
 8002618:	40020040 	.word	0x40020040
 800261c:	40020058 	.word	0x40020058
 8002620:	40020070 	.word	0x40020070
 8002624:	40020088 	.word	0x40020088
 8002628:	400200a0 	.word	0x400200a0
 800262c:	400200b8 	.word	0x400200b8
 8002630:	40020410 	.word	0x40020410
 8002634:	40020428 	.word	0x40020428
 8002638:	40020440 	.word	0x40020440
 800263c:	40020458 	.word	0x40020458
 8002640:	40020470 	.word	0x40020470
 8002644:	40020488 	.word	0x40020488
 8002648:	400204a0 	.word	0x400204a0
 800264c:	400204b8 	.word	0x400204b8
 8002650:	58025408 	.word	0x58025408
 8002654:	5802541c 	.word	0x5802541c
 8002658:	58025430 	.word	0x58025430
 800265c:	58025444 	.word	0x58025444
 8002660:	58025458 	.word	0x58025458
 8002664:	5802546c 	.word	0x5802546c
 8002668:	58025480 	.word	0x58025480
 800266c:	58025494 	.word	0x58025494
 8002670:	2300      	movs	r3, #0
 8002672:	2b00      	cmp	r3, #0
 8002674:	d007      	beq.n	8002686 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002680:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002684:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a6d      	ldr	r2, [pc, #436]	@ (8002840 <HAL_DMA_Abort+0x444>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d04a      	beq.n	8002726 <HAL_DMA_Abort+0x32a>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a6b      	ldr	r2, [pc, #428]	@ (8002844 <HAL_DMA_Abort+0x448>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d045      	beq.n	8002726 <HAL_DMA_Abort+0x32a>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a6a      	ldr	r2, [pc, #424]	@ (8002848 <HAL_DMA_Abort+0x44c>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d040      	beq.n	8002726 <HAL_DMA_Abort+0x32a>
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a68      	ldr	r2, [pc, #416]	@ (800284c <HAL_DMA_Abort+0x450>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d03b      	beq.n	8002726 <HAL_DMA_Abort+0x32a>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a67      	ldr	r2, [pc, #412]	@ (8002850 <HAL_DMA_Abort+0x454>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d036      	beq.n	8002726 <HAL_DMA_Abort+0x32a>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a65      	ldr	r2, [pc, #404]	@ (8002854 <HAL_DMA_Abort+0x458>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d031      	beq.n	8002726 <HAL_DMA_Abort+0x32a>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a64      	ldr	r2, [pc, #400]	@ (8002858 <HAL_DMA_Abort+0x45c>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d02c      	beq.n	8002726 <HAL_DMA_Abort+0x32a>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a62      	ldr	r2, [pc, #392]	@ (800285c <HAL_DMA_Abort+0x460>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d027      	beq.n	8002726 <HAL_DMA_Abort+0x32a>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a61      	ldr	r2, [pc, #388]	@ (8002860 <HAL_DMA_Abort+0x464>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d022      	beq.n	8002726 <HAL_DMA_Abort+0x32a>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a5f      	ldr	r2, [pc, #380]	@ (8002864 <HAL_DMA_Abort+0x468>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d01d      	beq.n	8002726 <HAL_DMA_Abort+0x32a>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a5e      	ldr	r2, [pc, #376]	@ (8002868 <HAL_DMA_Abort+0x46c>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d018      	beq.n	8002726 <HAL_DMA_Abort+0x32a>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a5c      	ldr	r2, [pc, #368]	@ (800286c <HAL_DMA_Abort+0x470>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d013      	beq.n	8002726 <HAL_DMA_Abort+0x32a>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a5b      	ldr	r2, [pc, #364]	@ (8002870 <HAL_DMA_Abort+0x474>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d00e      	beq.n	8002726 <HAL_DMA_Abort+0x32a>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a59      	ldr	r2, [pc, #356]	@ (8002874 <HAL_DMA_Abort+0x478>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d009      	beq.n	8002726 <HAL_DMA_Abort+0x32a>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a58      	ldr	r2, [pc, #352]	@ (8002878 <HAL_DMA_Abort+0x47c>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d004      	beq.n	8002726 <HAL_DMA_Abort+0x32a>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a56      	ldr	r2, [pc, #344]	@ (800287c <HAL_DMA_Abort+0x480>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d108      	bne.n	8002738 <HAL_DMA_Abort+0x33c>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f022 0201 	bic.w	r2, r2, #1
 8002734:	601a      	str	r2, [r3, #0]
 8002736:	e007      	b.n	8002748 <HAL_DMA_Abort+0x34c>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f022 0201 	bic.w	r2, r2, #1
 8002746:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002748:	e013      	b.n	8002772 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800274a:	f7fe ff01 	bl	8001550 <HAL_GetTick>
 800274e:	4602      	mov	r2, r0
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	1ad3      	subs	r3, r2, r3
 8002754:	2b05      	cmp	r3, #5
 8002756:	d90c      	bls.n	8002772 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2220      	movs	r2, #32
 800275c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2203      	movs	r2, #3
 8002762:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2200      	movs	r2, #0
 800276a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e12d      	b.n	80029ce <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f003 0301 	and.w	r3, r3, #1
 800277a:	2b00      	cmp	r3, #0
 800277c:	d1e5      	bne.n	800274a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4a2f      	ldr	r2, [pc, #188]	@ (8002840 <HAL_DMA_Abort+0x444>)
 8002784:	4293      	cmp	r3, r2
 8002786:	d04a      	beq.n	800281e <HAL_DMA_Abort+0x422>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a2d      	ldr	r2, [pc, #180]	@ (8002844 <HAL_DMA_Abort+0x448>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d045      	beq.n	800281e <HAL_DMA_Abort+0x422>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a2c      	ldr	r2, [pc, #176]	@ (8002848 <HAL_DMA_Abort+0x44c>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d040      	beq.n	800281e <HAL_DMA_Abort+0x422>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a2a      	ldr	r2, [pc, #168]	@ (800284c <HAL_DMA_Abort+0x450>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d03b      	beq.n	800281e <HAL_DMA_Abort+0x422>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a29      	ldr	r2, [pc, #164]	@ (8002850 <HAL_DMA_Abort+0x454>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d036      	beq.n	800281e <HAL_DMA_Abort+0x422>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a27      	ldr	r2, [pc, #156]	@ (8002854 <HAL_DMA_Abort+0x458>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d031      	beq.n	800281e <HAL_DMA_Abort+0x422>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a26      	ldr	r2, [pc, #152]	@ (8002858 <HAL_DMA_Abort+0x45c>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d02c      	beq.n	800281e <HAL_DMA_Abort+0x422>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a24      	ldr	r2, [pc, #144]	@ (800285c <HAL_DMA_Abort+0x460>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d027      	beq.n	800281e <HAL_DMA_Abort+0x422>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a23      	ldr	r2, [pc, #140]	@ (8002860 <HAL_DMA_Abort+0x464>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d022      	beq.n	800281e <HAL_DMA_Abort+0x422>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a21      	ldr	r2, [pc, #132]	@ (8002864 <HAL_DMA_Abort+0x468>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d01d      	beq.n	800281e <HAL_DMA_Abort+0x422>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4a20      	ldr	r2, [pc, #128]	@ (8002868 <HAL_DMA_Abort+0x46c>)
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d018      	beq.n	800281e <HAL_DMA_Abort+0x422>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a1e      	ldr	r2, [pc, #120]	@ (800286c <HAL_DMA_Abort+0x470>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d013      	beq.n	800281e <HAL_DMA_Abort+0x422>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a1d      	ldr	r2, [pc, #116]	@ (8002870 <HAL_DMA_Abort+0x474>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d00e      	beq.n	800281e <HAL_DMA_Abort+0x422>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a1b      	ldr	r2, [pc, #108]	@ (8002874 <HAL_DMA_Abort+0x478>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d009      	beq.n	800281e <HAL_DMA_Abort+0x422>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a1a      	ldr	r2, [pc, #104]	@ (8002878 <HAL_DMA_Abort+0x47c>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d004      	beq.n	800281e <HAL_DMA_Abort+0x422>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a18      	ldr	r2, [pc, #96]	@ (800287c <HAL_DMA_Abort+0x480>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d101      	bne.n	8002822 <HAL_DMA_Abort+0x426>
 800281e:	2301      	movs	r3, #1
 8002820:	e000      	b.n	8002824 <HAL_DMA_Abort+0x428>
 8002822:	2300      	movs	r3, #0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d02b      	beq.n	8002880 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800282c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002832:	f003 031f 	and.w	r3, r3, #31
 8002836:	223f      	movs	r2, #63	@ 0x3f
 8002838:	409a      	lsls	r2, r3
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	609a      	str	r2, [r3, #8]
 800283e:	e02a      	b.n	8002896 <HAL_DMA_Abort+0x49a>
 8002840:	40020010 	.word	0x40020010
 8002844:	40020028 	.word	0x40020028
 8002848:	40020040 	.word	0x40020040
 800284c:	40020058 	.word	0x40020058
 8002850:	40020070 	.word	0x40020070
 8002854:	40020088 	.word	0x40020088
 8002858:	400200a0 	.word	0x400200a0
 800285c:	400200b8 	.word	0x400200b8
 8002860:	40020410 	.word	0x40020410
 8002864:	40020428 	.word	0x40020428
 8002868:	40020440 	.word	0x40020440
 800286c:	40020458 	.word	0x40020458
 8002870:	40020470 	.word	0x40020470
 8002874:	40020488 	.word	0x40020488
 8002878:	400204a0 	.word	0x400204a0
 800287c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002884:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800288a:	f003 031f 	and.w	r3, r3, #31
 800288e:	2201      	movs	r2, #1
 8002890:	409a      	lsls	r2, r3
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a4f      	ldr	r2, [pc, #316]	@ (80029d8 <HAL_DMA_Abort+0x5dc>)
 800289c:	4293      	cmp	r3, r2
 800289e:	d072      	beq.n	8002986 <HAL_DMA_Abort+0x58a>
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a4d      	ldr	r2, [pc, #308]	@ (80029dc <HAL_DMA_Abort+0x5e0>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d06d      	beq.n	8002986 <HAL_DMA_Abort+0x58a>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4a4c      	ldr	r2, [pc, #304]	@ (80029e0 <HAL_DMA_Abort+0x5e4>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d068      	beq.n	8002986 <HAL_DMA_Abort+0x58a>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a4a      	ldr	r2, [pc, #296]	@ (80029e4 <HAL_DMA_Abort+0x5e8>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d063      	beq.n	8002986 <HAL_DMA_Abort+0x58a>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a49      	ldr	r2, [pc, #292]	@ (80029e8 <HAL_DMA_Abort+0x5ec>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d05e      	beq.n	8002986 <HAL_DMA_Abort+0x58a>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a47      	ldr	r2, [pc, #284]	@ (80029ec <HAL_DMA_Abort+0x5f0>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d059      	beq.n	8002986 <HAL_DMA_Abort+0x58a>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a46      	ldr	r2, [pc, #280]	@ (80029f0 <HAL_DMA_Abort+0x5f4>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d054      	beq.n	8002986 <HAL_DMA_Abort+0x58a>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a44      	ldr	r2, [pc, #272]	@ (80029f4 <HAL_DMA_Abort+0x5f8>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d04f      	beq.n	8002986 <HAL_DMA_Abort+0x58a>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a43      	ldr	r2, [pc, #268]	@ (80029f8 <HAL_DMA_Abort+0x5fc>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d04a      	beq.n	8002986 <HAL_DMA_Abort+0x58a>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a41      	ldr	r2, [pc, #260]	@ (80029fc <HAL_DMA_Abort+0x600>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d045      	beq.n	8002986 <HAL_DMA_Abort+0x58a>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4a40      	ldr	r2, [pc, #256]	@ (8002a00 <HAL_DMA_Abort+0x604>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d040      	beq.n	8002986 <HAL_DMA_Abort+0x58a>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a3e      	ldr	r2, [pc, #248]	@ (8002a04 <HAL_DMA_Abort+0x608>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d03b      	beq.n	8002986 <HAL_DMA_Abort+0x58a>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a3d      	ldr	r2, [pc, #244]	@ (8002a08 <HAL_DMA_Abort+0x60c>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d036      	beq.n	8002986 <HAL_DMA_Abort+0x58a>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a3b      	ldr	r2, [pc, #236]	@ (8002a0c <HAL_DMA_Abort+0x610>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d031      	beq.n	8002986 <HAL_DMA_Abort+0x58a>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a3a      	ldr	r2, [pc, #232]	@ (8002a10 <HAL_DMA_Abort+0x614>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d02c      	beq.n	8002986 <HAL_DMA_Abort+0x58a>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a38      	ldr	r2, [pc, #224]	@ (8002a14 <HAL_DMA_Abort+0x618>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d027      	beq.n	8002986 <HAL_DMA_Abort+0x58a>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a37      	ldr	r2, [pc, #220]	@ (8002a18 <HAL_DMA_Abort+0x61c>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d022      	beq.n	8002986 <HAL_DMA_Abort+0x58a>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a35      	ldr	r2, [pc, #212]	@ (8002a1c <HAL_DMA_Abort+0x620>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d01d      	beq.n	8002986 <HAL_DMA_Abort+0x58a>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a34      	ldr	r2, [pc, #208]	@ (8002a20 <HAL_DMA_Abort+0x624>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d018      	beq.n	8002986 <HAL_DMA_Abort+0x58a>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a32      	ldr	r2, [pc, #200]	@ (8002a24 <HAL_DMA_Abort+0x628>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d013      	beq.n	8002986 <HAL_DMA_Abort+0x58a>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a31      	ldr	r2, [pc, #196]	@ (8002a28 <HAL_DMA_Abort+0x62c>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d00e      	beq.n	8002986 <HAL_DMA_Abort+0x58a>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a2f      	ldr	r2, [pc, #188]	@ (8002a2c <HAL_DMA_Abort+0x630>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d009      	beq.n	8002986 <HAL_DMA_Abort+0x58a>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a2e      	ldr	r2, [pc, #184]	@ (8002a30 <HAL_DMA_Abort+0x634>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d004      	beq.n	8002986 <HAL_DMA_Abort+0x58a>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a2c      	ldr	r2, [pc, #176]	@ (8002a34 <HAL_DMA_Abort+0x638>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d101      	bne.n	800298a <HAL_DMA_Abort+0x58e>
 8002986:	2301      	movs	r3, #1
 8002988:	e000      	b.n	800298c <HAL_DMA_Abort+0x590>
 800298a:	2300      	movs	r3, #0
 800298c:	2b00      	cmp	r3, #0
 800298e:	d015      	beq.n	80029bc <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002994:	687a      	ldr	r2, [r7, #4]
 8002996:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002998:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d00c      	beq.n	80029bc <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80029ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80029b0:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029b6:	687a      	ldr	r2, [r7, #4]
 80029b8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80029ba:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2201      	movs	r2, #1
 80029c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2200      	movs	r2, #0
 80029c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80029cc:	2300      	movs	r3, #0
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3718      	adds	r7, #24
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	40020010 	.word	0x40020010
 80029dc:	40020028 	.word	0x40020028
 80029e0:	40020040 	.word	0x40020040
 80029e4:	40020058 	.word	0x40020058
 80029e8:	40020070 	.word	0x40020070
 80029ec:	40020088 	.word	0x40020088
 80029f0:	400200a0 	.word	0x400200a0
 80029f4:	400200b8 	.word	0x400200b8
 80029f8:	40020410 	.word	0x40020410
 80029fc:	40020428 	.word	0x40020428
 8002a00:	40020440 	.word	0x40020440
 8002a04:	40020458 	.word	0x40020458
 8002a08:	40020470 	.word	0x40020470
 8002a0c:	40020488 	.word	0x40020488
 8002a10:	400204a0 	.word	0x400204a0
 8002a14:	400204b8 	.word	0x400204b8
 8002a18:	58025408 	.word	0x58025408
 8002a1c:	5802541c 	.word	0x5802541c
 8002a20:	58025430 	.word	0x58025430
 8002a24:	58025444 	.word	0x58025444
 8002a28:	58025458 	.word	0x58025458
 8002a2c:	5802546c 	.word	0x5802546c
 8002a30:	58025480 	.word	0x58025480
 8002a34:	58025494 	.word	0x58025494

08002a38 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b084      	sub	sp, #16
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d101      	bne.n	8002a4a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	e237      	b.n	8002eba <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002a50:	b2db      	uxtb	r3, r3
 8002a52:	2b02      	cmp	r3, #2
 8002a54:	d004      	beq.n	8002a60 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2280      	movs	r2, #128	@ 0x80
 8002a5a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	e22c      	b.n	8002eba <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a5c      	ldr	r2, [pc, #368]	@ (8002bd8 <HAL_DMA_Abort_IT+0x1a0>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d04a      	beq.n	8002b00 <HAL_DMA_Abort_IT+0xc8>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a5b      	ldr	r2, [pc, #364]	@ (8002bdc <HAL_DMA_Abort_IT+0x1a4>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d045      	beq.n	8002b00 <HAL_DMA_Abort_IT+0xc8>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a59      	ldr	r2, [pc, #356]	@ (8002be0 <HAL_DMA_Abort_IT+0x1a8>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d040      	beq.n	8002b00 <HAL_DMA_Abort_IT+0xc8>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a58      	ldr	r2, [pc, #352]	@ (8002be4 <HAL_DMA_Abort_IT+0x1ac>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d03b      	beq.n	8002b00 <HAL_DMA_Abort_IT+0xc8>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a56      	ldr	r2, [pc, #344]	@ (8002be8 <HAL_DMA_Abort_IT+0x1b0>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d036      	beq.n	8002b00 <HAL_DMA_Abort_IT+0xc8>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a55      	ldr	r2, [pc, #340]	@ (8002bec <HAL_DMA_Abort_IT+0x1b4>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d031      	beq.n	8002b00 <HAL_DMA_Abort_IT+0xc8>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a53      	ldr	r2, [pc, #332]	@ (8002bf0 <HAL_DMA_Abort_IT+0x1b8>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d02c      	beq.n	8002b00 <HAL_DMA_Abort_IT+0xc8>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a52      	ldr	r2, [pc, #328]	@ (8002bf4 <HAL_DMA_Abort_IT+0x1bc>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d027      	beq.n	8002b00 <HAL_DMA_Abort_IT+0xc8>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a50      	ldr	r2, [pc, #320]	@ (8002bf8 <HAL_DMA_Abort_IT+0x1c0>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d022      	beq.n	8002b00 <HAL_DMA_Abort_IT+0xc8>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a4f      	ldr	r2, [pc, #316]	@ (8002bfc <HAL_DMA_Abort_IT+0x1c4>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d01d      	beq.n	8002b00 <HAL_DMA_Abort_IT+0xc8>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a4d      	ldr	r2, [pc, #308]	@ (8002c00 <HAL_DMA_Abort_IT+0x1c8>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d018      	beq.n	8002b00 <HAL_DMA_Abort_IT+0xc8>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a4c      	ldr	r2, [pc, #304]	@ (8002c04 <HAL_DMA_Abort_IT+0x1cc>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d013      	beq.n	8002b00 <HAL_DMA_Abort_IT+0xc8>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a4a      	ldr	r2, [pc, #296]	@ (8002c08 <HAL_DMA_Abort_IT+0x1d0>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d00e      	beq.n	8002b00 <HAL_DMA_Abort_IT+0xc8>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a49      	ldr	r2, [pc, #292]	@ (8002c0c <HAL_DMA_Abort_IT+0x1d4>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d009      	beq.n	8002b00 <HAL_DMA_Abort_IT+0xc8>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a47      	ldr	r2, [pc, #284]	@ (8002c10 <HAL_DMA_Abort_IT+0x1d8>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d004      	beq.n	8002b00 <HAL_DMA_Abort_IT+0xc8>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a46      	ldr	r2, [pc, #280]	@ (8002c14 <HAL_DMA_Abort_IT+0x1dc>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d101      	bne.n	8002b04 <HAL_DMA_Abort_IT+0xcc>
 8002b00:	2301      	movs	r3, #1
 8002b02:	e000      	b.n	8002b06 <HAL_DMA_Abort_IT+0xce>
 8002b04:	2300      	movs	r3, #0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	f000 8086 	beq.w	8002c18 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2204      	movs	r2, #4
 8002b10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a2f      	ldr	r2, [pc, #188]	@ (8002bd8 <HAL_DMA_Abort_IT+0x1a0>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d04a      	beq.n	8002bb4 <HAL_DMA_Abort_IT+0x17c>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a2e      	ldr	r2, [pc, #184]	@ (8002bdc <HAL_DMA_Abort_IT+0x1a4>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d045      	beq.n	8002bb4 <HAL_DMA_Abort_IT+0x17c>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a2c      	ldr	r2, [pc, #176]	@ (8002be0 <HAL_DMA_Abort_IT+0x1a8>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d040      	beq.n	8002bb4 <HAL_DMA_Abort_IT+0x17c>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a2b      	ldr	r2, [pc, #172]	@ (8002be4 <HAL_DMA_Abort_IT+0x1ac>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d03b      	beq.n	8002bb4 <HAL_DMA_Abort_IT+0x17c>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a29      	ldr	r2, [pc, #164]	@ (8002be8 <HAL_DMA_Abort_IT+0x1b0>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d036      	beq.n	8002bb4 <HAL_DMA_Abort_IT+0x17c>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a28      	ldr	r2, [pc, #160]	@ (8002bec <HAL_DMA_Abort_IT+0x1b4>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d031      	beq.n	8002bb4 <HAL_DMA_Abort_IT+0x17c>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a26      	ldr	r2, [pc, #152]	@ (8002bf0 <HAL_DMA_Abort_IT+0x1b8>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d02c      	beq.n	8002bb4 <HAL_DMA_Abort_IT+0x17c>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a25      	ldr	r2, [pc, #148]	@ (8002bf4 <HAL_DMA_Abort_IT+0x1bc>)
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d027      	beq.n	8002bb4 <HAL_DMA_Abort_IT+0x17c>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a23      	ldr	r2, [pc, #140]	@ (8002bf8 <HAL_DMA_Abort_IT+0x1c0>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d022      	beq.n	8002bb4 <HAL_DMA_Abort_IT+0x17c>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a22      	ldr	r2, [pc, #136]	@ (8002bfc <HAL_DMA_Abort_IT+0x1c4>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d01d      	beq.n	8002bb4 <HAL_DMA_Abort_IT+0x17c>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a20      	ldr	r2, [pc, #128]	@ (8002c00 <HAL_DMA_Abort_IT+0x1c8>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d018      	beq.n	8002bb4 <HAL_DMA_Abort_IT+0x17c>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a1f      	ldr	r2, [pc, #124]	@ (8002c04 <HAL_DMA_Abort_IT+0x1cc>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d013      	beq.n	8002bb4 <HAL_DMA_Abort_IT+0x17c>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a1d      	ldr	r2, [pc, #116]	@ (8002c08 <HAL_DMA_Abort_IT+0x1d0>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d00e      	beq.n	8002bb4 <HAL_DMA_Abort_IT+0x17c>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a1c      	ldr	r2, [pc, #112]	@ (8002c0c <HAL_DMA_Abort_IT+0x1d4>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d009      	beq.n	8002bb4 <HAL_DMA_Abort_IT+0x17c>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a1a      	ldr	r2, [pc, #104]	@ (8002c10 <HAL_DMA_Abort_IT+0x1d8>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d004      	beq.n	8002bb4 <HAL_DMA_Abort_IT+0x17c>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4a19      	ldr	r2, [pc, #100]	@ (8002c14 <HAL_DMA_Abort_IT+0x1dc>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d108      	bne.n	8002bc6 <HAL_DMA_Abort_IT+0x18e>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f022 0201 	bic.w	r2, r2, #1
 8002bc2:	601a      	str	r2, [r3, #0]
 8002bc4:	e178      	b.n	8002eb8 <HAL_DMA_Abort_IT+0x480>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	681a      	ldr	r2, [r3, #0]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f022 0201 	bic.w	r2, r2, #1
 8002bd4:	601a      	str	r2, [r3, #0]
 8002bd6:	e16f      	b.n	8002eb8 <HAL_DMA_Abort_IT+0x480>
 8002bd8:	40020010 	.word	0x40020010
 8002bdc:	40020028 	.word	0x40020028
 8002be0:	40020040 	.word	0x40020040
 8002be4:	40020058 	.word	0x40020058
 8002be8:	40020070 	.word	0x40020070
 8002bec:	40020088 	.word	0x40020088
 8002bf0:	400200a0 	.word	0x400200a0
 8002bf4:	400200b8 	.word	0x400200b8
 8002bf8:	40020410 	.word	0x40020410
 8002bfc:	40020428 	.word	0x40020428
 8002c00:	40020440 	.word	0x40020440
 8002c04:	40020458 	.word	0x40020458
 8002c08:	40020470 	.word	0x40020470
 8002c0c:	40020488 	.word	0x40020488
 8002c10:	400204a0 	.word	0x400204a0
 8002c14:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f022 020e 	bic.w	r2, r2, #14
 8002c26:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a6c      	ldr	r2, [pc, #432]	@ (8002de0 <HAL_DMA_Abort_IT+0x3a8>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d04a      	beq.n	8002cc8 <HAL_DMA_Abort_IT+0x290>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a6b      	ldr	r2, [pc, #428]	@ (8002de4 <HAL_DMA_Abort_IT+0x3ac>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d045      	beq.n	8002cc8 <HAL_DMA_Abort_IT+0x290>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a69      	ldr	r2, [pc, #420]	@ (8002de8 <HAL_DMA_Abort_IT+0x3b0>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d040      	beq.n	8002cc8 <HAL_DMA_Abort_IT+0x290>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a68      	ldr	r2, [pc, #416]	@ (8002dec <HAL_DMA_Abort_IT+0x3b4>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d03b      	beq.n	8002cc8 <HAL_DMA_Abort_IT+0x290>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a66      	ldr	r2, [pc, #408]	@ (8002df0 <HAL_DMA_Abort_IT+0x3b8>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d036      	beq.n	8002cc8 <HAL_DMA_Abort_IT+0x290>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a65      	ldr	r2, [pc, #404]	@ (8002df4 <HAL_DMA_Abort_IT+0x3bc>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d031      	beq.n	8002cc8 <HAL_DMA_Abort_IT+0x290>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a63      	ldr	r2, [pc, #396]	@ (8002df8 <HAL_DMA_Abort_IT+0x3c0>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d02c      	beq.n	8002cc8 <HAL_DMA_Abort_IT+0x290>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a62      	ldr	r2, [pc, #392]	@ (8002dfc <HAL_DMA_Abort_IT+0x3c4>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d027      	beq.n	8002cc8 <HAL_DMA_Abort_IT+0x290>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a60      	ldr	r2, [pc, #384]	@ (8002e00 <HAL_DMA_Abort_IT+0x3c8>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d022      	beq.n	8002cc8 <HAL_DMA_Abort_IT+0x290>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a5f      	ldr	r2, [pc, #380]	@ (8002e04 <HAL_DMA_Abort_IT+0x3cc>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d01d      	beq.n	8002cc8 <HAL_DMA_Abort_IT+0x290>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a5d      	ldr	r2, [pc, #372]	@ (8002e08 <HAL_DMA_Abort_IT+0x3d0>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d018      	beq.n	8002cc8 <HAL_DMA_Abort_IT+0x290>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a5c      	ldr	r2, [pc, #368]	@ (8002e0c <HAL_DMA_Abort_IT+0x3d4>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d013      	beq.n	8002cc8 <HAL_DMA_Abort_IT+0x290>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a5a      	ldr	r2, [pc, #360]	@ (8002e10 <HAL_DMA_Abort_IT+0x3d8>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d00e      	beq.n	8002cc8 <HAL_DMA_Abort_IT+0x290>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a59      	ldr	r2, [pc, #356]	@ (8002e14 <HAL_DMA_Abort_IT+0x3dc>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d009      	beq.n	8002cc8 <HAL_DMA_Abort_IT+0x290>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a57      	ldr	r2, [pc, #348]	@ (8002e18 <HAL_DMA_Abort_IT+0x3e0>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d004      	beq.n	8002cc8 <HAL_DMA_Abort_IT+0x290>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a56      	ldr	r2, [pc, #344]	@ (8002e1c <HAL_DMA_Abort_IT+0x3e4>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d108      	bne.n	8002cda <HAL_DMA_Abort_IT+0x2a2>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f022 0201 	bic.w	r2, r2, #1
 8002cd6:	601a      	str	r2, [r3, #0]
 8002cd8:	e007      	b.n	8002cea <HAL_DMA_Abort_IT+0x2b2>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	681a      	ldr	r2, [r3, #0]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f022 0201 	bic.w	r2, r2, #1
 8002ce8:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4a3c      	ldr	r2, [pc, #240]	@ (8002de0 <HAL_DMA_Abort_IT+0x3a8>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d072      	beq.n	8002dda <HAL_DMA_Abort_IT+0x3a2>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a3a      	ldr	r2, [pc, #232]	@ (8002de4 <HAL_DMA_Abort_IT+0x3ac>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d06d      	beq.n	8002dda <HAL_DMA_Abort_IT+0x3a2>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a39      	ldr	r2, [pc, #228]	@ (8002de8 <HAL_DMA_Abort_IT+0x3b0>)
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d068      	beq.n	8002dda <HAL_DMA_Abort_IT+0x3a2>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a37      	ldr	r2, [pc, #220]	@ (8002dec <HAL_DMA_Abort_IT+0x3b4>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d063      	beq.n	8002dda <HAL_DMA_Abort_IT+0x3a2>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4a36      	ldr	r2, [pc, #216]	@ (8002df0 <HAL_DMA_Abort_IT+0x3b8>)
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d05e      	beq.n	8002dda <HAL_DMA_Abort_IT+0x3a2>
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a34      	ldr	r2, [pc, #208]	@ (8002df4 <HAL_DMA_Abort_IT+0x3bc>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d059      	beq.n	8002dda <HAL_DMA_Abort_IT+0x3a2>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a33      	ldr	r2, [pc, #204]	@ (8002df8 <HAL_DMA_Abort_IT+0x3c0>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d054      	beq.n	8002dda <HAL_DMA_Abort_IT+0x3a2>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a31      	ldr	r2, [pc, #196]	@ (8002dfc <HAL_DMA_Abort_IT+0x3c4>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d04f      	beq.n	8002dda <HAL_DMA_Abort_IT+0x3a2>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a30      	ldr	r2, [pc, #192]	@ (8002e00 <HAL_DMA_Abort_IT+0x3c8>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d04a      	beq.n	8002dda <HAL_DMA_Abort_IT+0x3a2>
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a2e      	ldr	r2, [pc, #184]	@ (8002e04 <HAL_DMA_Abort_IT+0x3cc>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d045      	beq.n	8002dda <HAL_DMA_Abort_IT+0x3a2>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a2d      	ldr	r2, [pc, #180]	@ (8002e08 <HAL_DMA_Abort_IT+0x3d0>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d040      	beq.n	8002dda <HAL_DMA_Abort_IT+0x3a2>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a2b      	ldr	r2, [pc, #172]	@ (8002e0c <HAL_DMA_Abort_IT+0x3d4>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d03b      	beq.n	8002dda <HAL_DMA_Abort_IT+0x3a2>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a2a      	ldr	r2, [pc, #168]	@ (8002e10 <HAL_DMA_Abort_IT+0x3d8>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d036      	beq.n	8002dda <HAL_DMA_Abort_IT+0x3a2>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a28      	ldr	r2, [pc, #160]	@ (8002e14 <HAL_DMA_Abort_IT+0x3dc>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d031      	beq.n	8002dda <HAL_DMA_Abort_IT+0x3a2>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a27      	ldr	r2, [pc, #156]	@ (8002e18 <HAL_DMA_Abort_IT+0x3e0>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d02c      	beq.n	8002dda <HAL_DMA_Abort_IT+0x3a2>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a25      	ldr	r2, [pc, #148]	@ (8002e1c <HAL_DMA_Abort_IT+0x3e4>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d027      	beq.n	8002dda <HAL_DMA_Abort_IT+0x3a2>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a24      	ldr	r2, [pc, #144]	@ (8002e20 <HAL_DMA_Abort_IT+0x3e8>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d022      	beq.n	8002dda <HAL_DMA_Abort_IT+0x3a2>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a22      	ldr	r2, [pc, #136]	@ (8002e24 <HAL_DMA_Abort_IT+0x3ec>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d01d      	beq.n	8002dda <HAL_DMA_Abort_IT+0x3a2>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4a21      	ldr	r2, [pc, #132]	@ (8002e28 <HAL_DMA_Abort_IT+0x3f0>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d018      	beq.n	8002dda <HAL_DMA_Abort_IT+0x3a2>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a1f      	ldr	r2, [pc, #124]	@ (8002e2c <HAL_DMA_Abort_IT+0x3f4>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d013      	beq.n	8002dda <HAL_DMA_Abort_IT+0x3a2>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a1e      	ldr	r2, [pc, #120]	@ (8002e30 <HAL_DMA_Abort_IT+0x3f8>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d00e      	beq.n	8002dda <HAL_DMA_Abort_IT+0x3a2>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a1c      	ldr	r2, [pc, #112]	@ (8002e34 <HAL_DMA_Abort_IT+0x3fc>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d009      	beq.n	8002dda <HAL_DMA_Abort_IT+0x3a2>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a1b      	ldr	r2, [pc, #108]	@ (8002e38 <HAL_DMA_Abort_IT+0x400>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d004      	beq.n	8002dda <HAL_DMA_Abort_IT+0x3a2>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a19      	ldr	r2, [pc, #100]	@ (8002e3c <HAL_DMA_Abort_IT+0x404>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d132      	bne.n	8002e40 <HAL_DMA_Abort_IT+0x408>
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e031      	b.n	8002e42 <HAL_DMA_Abort_IT+0x40a>
 8002dde:	bf00      	nop
 8002de0:	40020010 	.word	0x40020010
 8002de4:	40020028 	.word	0x40020028
 8002de8:	40020040 	.word	0x40020040
 8002dec:	40020058 	.word	0x40020058
 8002df0:	40020070 	.word	0x40020070
 8002df4:	40020088 	.word	0x40020088
 8002df8:	400200a0 	.word	0x400200a0
 8002dfc:	400200b8 	.word	0x400200b8
 8002e00:	40020410 	.word	0x40020410
 8002e04:	40020428 	.word	0x40020428
 8002e08:	40020440 	.word	0x40020440
 8002e0c:	40020458 	.word	0x40020458
 8002e10:	40020470 	.word	0x40020470
 8002e14:	40020488 	.word	0x40020488
 8002e18:	400204a0 	.word	0x400204a0
 8002e1c:	400204b8 	.word	0x400204b8
 8002e20:	58025408 	.word	0x58025408
 8002e24:	5802541c 	.word	0x5802541c
 8002e28:	58025430 	.word	0x58025430
 8002e2c:	58025444 	.word	0x58025444
 8002e30:	58025458 	.word	0x58025458
 8002e34:	5802546c 	.word	0x5802546c
 8002e38:	58025480 	.word	0x58025480
 8002e3c:	58025494 	.word	0x58025494
 8002e40:	2300      	movs	r3, #0
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d028      	beq.n	8002e98 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e50:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e54:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e5a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e60:	f003 031f 	and.w	r3, r3, #31
 8002e64:	2201      	movs	r2, #1
 8002e66:	409a      	lsls	r2, r3
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e70:	687a      	ldr	r2, [r7, #4]
 8002e72:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002e74:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d00c      	beq.n	8002e98 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e88:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e8c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e92:	687a      	ldr	r2, [r7, #4]
 8002e94:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002e96:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d003      	beq.n	8002eb8 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002eb4:	6878      	ldr	r0, [r7, #4]
 8002eb6:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002eb8:	2300      	movs	r3, #0
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3710      	adds	r7, #16
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop

08002ec4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b08a      	sub	sp, #40	@ 0x28
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002ed0:	4b67      	ldr	r3, [pc, #412]	@ (8003070 <HAL_DMA_IRQHandler+0x1ac>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a67      	ldr	r2, [pc, #412]	@ (8003074 <HAL_DMA_IRQHandler+0x1b0>)
 8002ed6:	fba2 2303 	umull	r2, r3, r2, r3
 8002eda:	0a9b      	lsrs	r3, r3, #10
 8002edc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ee2:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ee8:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8002eea:	6a3b      	ldr	r3, [r7, #32]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8002ef0:	69fb      	ldr	r3, [r7, #28]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a5f      	ldr	r2, [pc, #380]	@ (8003078 <HAL_DMA_IRQHandler+0x1b4>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d04a      	beq.n	8002f96 <HAL_DMA_IRQHandler+0xd2>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a5d      	ldr	r2, [pc, #372]	@ (800307c <HAL_DMA_IRQHandler+0x1b8>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d045      	beq.n	8002f96 <HAL_DMA_IRQHandler+0xd2>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a5c      	ldr	r2, [pc, #368]	@ (8003080 <HAL_DMA_IRQHandler+0x1bc>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d040      	beq.n	8002f96 <HAL_DMA_IRQHandler+0xd2>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a5a      	ldr	r2, [pc, #360]	@ (8003084 <HAL_DMA_IRQHandler+0x1c0>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d03b      	beq.n	8002f96 <HAL_DMA_IRQHandler+0xd2>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a59      	ldr	r2, [pc, #356]	@ (8003088 <HAL_DMA_IRQHandler+0x1c4>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d036      	beq.n	8002f96 <HAL_DMA_IRQHandler+0xd2>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a57      	ldr	r2, [pc, #348]	@ (800308c <HAL_DMA_IRQHandler+0x1c8>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d031      	beq.n	8002f96 <HAL_DMA_IRQHandler+0xd2>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a56      	ldr	r2, [pc, #344]	@ (8003090 <HAL_DMA_IRQHandler+0x1cc>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d02c      	beq.n	8002f96 <HAL_DMA_IRQHandler+0xd2>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a54      	ldr	r2, [pc, #336]	@ (8003094 <HAL_DMA_IRQHandler+0x1d0>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d027      	beq.n	8002f96 <HAL_DMA_IRQHandler+0xd2>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a53      	ldr	r2, [pc, #332]	@ (8003098 <HAL_DMA_IRQHandler+0x1d4>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d022      	beq.n	8002f96 <HAL_DMA_IRQHandler+0xd2>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a51      	ldr	r2, [pc, #324]	@ (800309c <HAL_DMA_IRQHandler+0x1d8>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d01d      	beq.n	8002f96 <HAL_DMA_IRQHandler+0xd2>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a50      	ldr	r2, [pc, #320]	@ (80030a0 <HAL_DMA_IRQHandler+0x1dc>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d018      	beq.n	8002f96 <HAL_DMA_IRQHandler+0xd2>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a4e      	ldr	r2, [pc, #312]	@ (80030a4 <HAL_DMA_IRQHandler+0x1e0>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d013      	beq.n	8002f96 <HAL_DMA_IRQHandler+0xd2>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a4d      	ldr	r2, [pc, #308]	@ (80030a8 <HAL_DMA_IRQHandler+0x1e4>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d00e      	beq.n	8002f96 <HAL_DMA_IRQHandler+0xd2>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a4b      	ldr	r2, [pc, #300]	@ (80030ac <HAL_DMA_IRQHandler+0x1e8>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d009      	beq.n	8002f96 <HAL_DMA_IRQHandler+0xd2>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a4a      	ldr	r2, [pc, #296]	@ (80030b0 <HAL_DMA_IRQHandler+0x1ec>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d004      	beq.n	8002f96 <HAL_DMA_IRQHandler+0xd2>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a48      	ldr	r2, [pc, #288]	@ (80030b4 <HAL_DMA_IRQHandler+0x1f0>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d101      	bne.n	8002f9a <HAL_DMA_IRQHandler+0xd6>
 8002f96:	2301      	movs	r3, #1
 8002f98:	e000      	b.n	8002f9c <HAL_DMA_IRQHandler+0xd8>
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	f000 842b 	beq.w	80037f8 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fa6:	f003 031f 	and.w	r3, r3, #31
 8002faa:	2208      	movs	r2, #8
 8002fac:	409a      	lsls	r2, r3
 8002fae:	69bb      	ldr	r3, [r7, #24]
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	f000 80a2 	beq.w	80030fc <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a2e      	ldr	r2, [pc, #184]	@ (8003078 <HAL_DMA_IRQHandler+0x1b4>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d04a      	beq.n	8003058 <HAL_DMA_IRQHandler+0x194>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a2d      	ldr	r2, [pc, #180]	@ (800307c <HAL_DMA_IRQHandler+0x1b8>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d045      	beq.n	8003058 <HAL_DMA_IRQHandler+0x194>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a2b      	ldr	r2, [pc, #172]	@ (8003080 <HAL_DMA_IRQHandler+0x1bc>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d040      	beq.n	8003058 <HAL_DMA_IRQHandler+0x194>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a2a      	ldr	r2, [pc, #168]	@ (8003084 <HAL_DMA_IRQHandler+0x1c0>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d03b      	beq.n	8003058 <HAL_DMA_IRQHandler+0x194>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a28      	ldr	r2, [pc, #160]	@ (8003088 <HAL_DMA_IRQHandler+0x1c4>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d036      	beq.n	8003058 <HAL_DMA_IRQHandler+0x194>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a27      	ldr	r2, [pc, #156]	@ (800308c <HAL_DMA_IRQHandler+0x1c8>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d031      	beq.n	8003058 <HAL_DMA_IRQHandler+0x194>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a25      	ldr	r2, [pc, #148]	@ (8003090 <HAL_DMA_IRQHandler+0x1cc>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d02c      	beq.n	8003058 <HAL_DMA_IRQHandler+0x194>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a24      	ldr	r2, [pc, #144]	@ (8003094 <HAL_DMA_IRQHandler+0x1d0>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d027      	beq.n	8003058 <HAL_DMA_IRQHandler+0x194>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a22      	ldr	r2, [pc, #136]	@ (8003098 <HAL_DMA_IRQHandler+0x1d4>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d022      	beq.n	8003058 <HAL_DMA_IRQHandler+0x194>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4a21      	ldr	r2, [pc, #132]	@ (800309c <HAL_DMA_IRQHandler+0x1d8>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d01d      	beq.n	8003058 <HAL_DMA_IRQHandler+0x194>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a1f      	ldr	r2, [pc, #124]	@ (80030a0 <HAL_DMA_IRQHandler+0x1dc>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d018      	beq.n	8003058 <HAL_DMA_IRQHandler+0x194>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a1e      	ldr	r2, [pc, #120]	@ (80030a4 <HAL_DMA_IRQHandler+0x1e0>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d013      	beq.n	8003058 <HAL_DMA_IRQHandler+0x194>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a1c      	ldr	r2, [pc, #112]	@ (80030a8 <HAL_DMA_IRQHandler+0x1e4>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d00e      	beq.n	8003058 <HAL_DMA_IRQHandler+0x194>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a1b      	ldr	r2, [pc, #108]	@ (80030ac <HAL_DMA_IRQHandler+0x1e8>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d009      	beq.n	8003058 <HAL_DMA_IRQHandler+0x194>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a19      	ldr	r2, [pc, #100]	@ (80030b0 <HAL_DMA_IRQHandler+0x1ec>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d004      	beq.n	8003058 <HAL_DMA_IRQHandler+0x194>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a18      	ldr	r2, [pc, #96]	@ (80030b4 <HAL_DMA_IRQHandler+0x1f0>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d12f      	bne.n	80030b8 <HAL_DMA_IRQHandler+0x1f4>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f003 0304 	and.w	r3, r3, #4
 8003062:	2b00      	cmp	r3, #0
 8003064:	bf14      	ite	ne
 8003066:	2301      	movne	r3, #1
 8003068:	2300      	moveq	r3, #0
 800306a:	b2db      	uxtb	r3, r3
 800306c:	e02e      	b.n	80030cc <HAL_DMA_IRQHandler+0x208>
 800306e:	bf00      	nop
 8003070:	24000000 	.word	0x24000000
 8003074:	1b4e81b5 	.word	0x1b4e81b5
 8003078:	40020010 	.word	0x40020010
 800307c:	40020028 	.word	0x40020028
 8003080:	40020040 	.word	0x40020040
 8003084:	40020058 	.word	0x40020058
 8003088:	40020070 	.word	0x40020070
 800308c:	40020088 	.word	0x40020088
 8003090:	400200a0 	.word	0x400200a0
 8003094:	400200b8 	.word	0x400200b8
 8003098:	40020410 	.word	0x40020410
 800309c:	40020428 	.word	0x40020428
 80030a0:	40020440 	.word	0x40020440
 80030a4:	40020458 	.word	0x40020458
 80030a8:	40020470 	.word	0x40020470
 80030ac:	40020488 	.word	0x40020488
 80030b0:	400204a0 	.word	0x400204a0
 80030b4:	400204b8 	.word	0x400204b8
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 0308 	and.w	r3, r3, #8
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	bf14      	ite	ne
 80030c6:	2301      	movne	r3, #1
 80030c8:	2300      	moveq	r3, #0
 80030ca:	b2db      	uxtb	r3, r3
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d015      	beq.n	80030fc <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f022 0204 	bic.w	r2, r2, #4
 80030de:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030e4:	f003 031f 	and.w	r3, r3, #31
 80030e8:	2208      	movs	r2, #8
 80030ea:	409a      	lsls	r2, r3
 80030ec:	6a3b      	ldr	r3, [r7, #32]
 80030ee:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030f4:	f043 0201 	orr.w	r2, r3, #1
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003100:	f003 031f 	and.w	r3, r3, #31
 8003104:	69ba      	ldr	r2, [r7, #24]
 8003106:	fa22 f303 	lsr.w	r3, r2, r3
 800310a:	f003 0301 	and.w	r3, r3, #1
 800310e:	2b00      	cmp	r3, #0
 8003110:	d06e      	beq.n	80031f0 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a69      	ldr	r2, [pc, #420]	@ (80032bc <HAL_DMA_IRQHandler+0x3f8>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d04a      	beq.n	80031b2 <HAL_DMA_IRQHandler+0x2ee>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a67      	ldr	r2, [pc, #412]	@ (80032c0 <HAL_DMA_IRQHandler+0x3fc>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d045      	beq.n	80031b2 <HAL_DMA_IRQHandler+0x2ee>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a66      	ldr	r2, [pc, #408]	@ (80032c4 <HAL_DMA_IRQHandler+0x400>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d040      	beq.n	80031b2 <HAL_DMA_IRQHandler+0x2ee>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a64      	ldr	r2, [pc, #400]	@ (80032c8 <HAL_DMA_IRQHandler+0x404>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d03b      	beq.n	80031b2 <HAL_DMA_IRQHandler+0x2ee>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a63      	ldr	r2, [pc, #396]	@ (80032cc <HAL_DMA_IRQHandler+0x408>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d036      	beq.n	80031b2 <HAL_DMA_IRQHandler+0x2ee>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a61      	ldr	r2, [pc, #388]	@ (80032d0 <HAL_DMA_IRQHandler+0x40c>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d031      	beq.n	80031b2 <HAL_DMA_IRQHandler+0x2ee>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a60      	ldr	r2, [pc, #384]	@ (80032d4 <HAL_DMA_IRQHandler+0x410>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d02c      	beq.n	80031b2 <HAL_DMA_IRQHandler+0x2ee>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a5e      	ldr	r2, [pc, #376]	@ (80032d8 <HAL_DMA_IRQHandler+0x414>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d027      	beq.n	80031b2 <HAL_DMA_IRQHandler+0x2ee>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a5d      	ldr	r2, [pc, #372]	@ (80032dc <HAL_DMA_IRQHandler+0x418>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d022      	beq.n	80031b2 <HAL_DMA_IRQHandler+0x2ee>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a5b      	ldr	r2, [pc, #364]	@ (80032e0 <HAL_DMA_IRQHandler+0x41c>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d01d      	beq.n	80031b2 <HAL_DMA_IRQHandler+0x2ee>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a5a      	ldr	r2, [pc, #360]	@ (80032e4 <HAL_DMA_IRQHandler+0x420>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d018      	beq.n	80031b2 <HAL_DMA_IRQHandler+0x2ee>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a58      	ldr	r2, [pc, #352]	@ (80032e8 <HAL_DMA_IRQHandler+0x424>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d013      	beq.n	80031b2 <HAL_DMA_IRQHandler+0x2ee>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a57      	ldr	r2, [pc, #348]	@ (80032ec <HAL_DMA_IRQHandler+0x428>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d00e      	beq.n	80031b2 <HAL_DMA_IRQHandler+0x2ee>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a55      	ldr	r2, [pc, #340]	@ (80032f0 <HAL_DMA_IRQHandler+0x42c>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d009      	beq.n	80031b2 <HAL_DMA_IRQHandler+0x2ee>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a54      	ldr	r2, [pc, #336]	@ (80032f4 <HAL_DMA_IRQHandler+0x430>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d004      	beq.n	80031b2 <HAL_DMA_IRQHandler+0x2ee>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a52      	ldr	r2, [pc, #328]	@ (80032f8 <HAL_DMA_IRQHandler+0x434>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d10a      	bne.n	80031c8 <HAL_DMA_IRQHandler+0x304>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	695b      	ldr	r3, [r3, #20]
 80031b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031bc:	2b00      	cmp	r3, #0
 80031be:	bf14      	ite	ne
 80031c0:	2301      	movne	r3, #1
 80031c2:	2300      	moveq	r3, #0
 80031c4:	b2db      	uxtb	r3, r3
 80031c6:	e003      	b.n	80031d0 <HAL_DMA_IRQHandler+0x30c>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	2300      	movs	r3, #0
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d00d      	beq.n	80031f0 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031d8:	f003 031f 	and.w	r3, r3, #31
 80031dc:	2201      	movs	r2, #1
 80031de:	409a      	lsls	r2, r3
 80031e0:	6a3b      	ldr	r3, [r7, #32]
 80031e2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031e8:	f043 0202 	orr.w	r2, r3, #2
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031f4:	f003 031f 	and.w	r3, r3, #31
 80031f8:	2204      	movs	r2, #4
 80031fa:	409a      	lsls	r2, r3
 80031fc:	69bb      	ldr	r3, [r7, #24]
 80031fe:	4013      	ands	r3, r2
 8003200:	2b00      	cmp	r3, #0
 8003202:	f000 808f 	beq.w	8003324 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a2c      	ldr	r2, [pc, #176]	@ (80032bc <HAL_DMA_IRQHandler+0x3f8>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d04a      	beq.n	80032a6 <HAL_DMA_IRQHandler+0x3e2>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a2a      	ldr	r2, [pc, #168]	@ (80032c0 <HAL_DMA_IRQHandler+0x3fc>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d045      	beq.n	80032a6 <HAL_DMA_IRQHandler+0x3e2>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a29      	ldr	r2, [pc, #164]	@ (80032c4 <HAL_DMA_IRQHandler+0x400>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d040      	beq.n	80032a6 <HAL_DMA_IRQHandler+0x3e2>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a27      	ldr	r2, [pc, #156]	@ (80032c8 <HAL_DMA_IRQHandler+0x404>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d03b      	beq.n	80032a6 <HAL_DMA_IRQHandler+0x3e2>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a26      	ldr	r2, [pc, #152]	@ (80032cc <HAL_DMA_IRQHandler+0x408>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d036      	beq.n	80032a6 <HAL_DMA_IRQHandler+0x3e2>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a24      	ldr	r2, [pc, #144]	@ (80032d0 <HAL_DMA_IRQHandler+0x40c>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d031      	beq.n	80032a6 <HAL_DMA_IRQHandler+0x3e2>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a23      	ldr	r2, [pc, #140]	@ (80032d4 <HAL_DMA_IRQHandler+0x410>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d02c      	beq.n	80032a6 <HAL_DMA_IRQHandler+0x3e2>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a21      	ldr	r2, [pc, #132]	@ (80032d8 <HAL_DMA_IRQHandler+0x414>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d027      	beq.n	80032a6 <HAL_DMA_IRQHandler+0x3e2>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a20      	ldr	r2, [pc, #128]	@ (80032dc <HAL_DMA_IRQHandler+0x418>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d022      	beq.n	80032a6 <HAL_DMA_IRQHandler+0x3e2>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a1e      	ldr	r2, [pc, #120]	@ (80032e0 <HAL_DMA_IRQHandler+0x41c>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d01d      	beq.n	80032a6 <HAL_DMA_IRQHandler+0x3e2>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a1d      	ldr	r2, [pc, #116]	@ (80032e4 <HAL_DMA_IRQHandler+0x420>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d018      	beq.n	80032a6 <HAL_DMA_IRQHandler+0x3e2>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a1b      	ldr	r2, [pc, #108]	@ (80032e8 <HAL_DMA_IRQHandler+0x424>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d013      	beq.n	80032a6 <HAL_DMA_IRQHandler+0x3e2>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a1a      	ldr	r2, [pc, #104]	@ (80032ec <HAL_DMA_IRQHandler+0x428>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d00e      	beq.n	80032a6 <HAL_DMA_IRQHandler+0x3e2>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a18      	ldr	r2, [pc, #96]	@ (80032f0 <HAL_DMA_IRQHandler+0x42c>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d009      	beq.n	80032a6 <HAL_DMA_IRQHandler+0x3e2>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a17      	ldr	r2, [pc, #92]	@ (80032f4 <HAL_DMA_IRQHandler+0x430>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d004      	beq.n	80032a6 <HAL_DMA_IRQHandler+0x3e2>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a15      	ldr	r2, [pc, #84]	@ (80032f8 <HAL_DMA_IRQHandler+0x434>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d12a      	bne.n	80032fc <HAL_DMA_IRQHandler+0x438>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f003 0302 	and.w	r3, r3, #2
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	bf14      	ite	ne
 80032b4:	2301      	movne	r3, #1
 80032b6:	2300      	moveq	r3, #0
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	e023      	b.n	8003304 <HAL_DMA_IRQHandler+0x440>
 80032bc:	40020010 	.word	0x40020010
 80032c0:	40020028 	.word	0x40020028
 80032c4:	40020040 	.word	0x40020040
 80032c8:	40020058 	.word	0x40020058
 80032cc:	40020070 	.word	0x40020070
 80032d0:	40020088 	.word	0x40020088
 80032d4:	400200a0 	.word	0x400200a0
 80032d8:	400200b8 	.word	0x400200b8
 80032dc:	40020410 	.word	0x40020410
 80032e0:	40020428 	.word	0x40020428
 80032e4:	40020440 	.word	0x40020440
 80032e8:	40020458 	.word	0x40020458
 80032ec:	40020470 	.word	0x40020470
 80032f0:	40020488 	.word	0x40020488
 80032f4:	400204a0 	.word	0x400204a0
 80032f8:	400204b8 	.word	0x400204b8
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	2300      	movs	r3, #0
 8003304:	2b00      	cmp	r3, #0
 8003306:	d00d      	beq.n	8003324 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800330c:	f003 031f 	and.w	r3, r3, #31
 8003310:	2204      	movs	r2, #4
 8003312:	409a      	lsls	r2, r3
 8003314:	6a3b      	ldr	r3, [r7, #32]
 8003316:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800331c:	f043 0204 	orr.w	r2, r3, #4
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003328:	f003 031f 	and.w	r3, r3, #31
 800332c:	2210      	movs	r2, #16
 800332e:	409a      	lsls	r2, r3
 8003330:	69bb      	ldr	r3, [r7, #24]
 8003332:	4013      	ands	r3, r2
 8003334:	2b00      	cmp	r3, #0
 8003336:	f000 80a6 	beq.w	8003486 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a85      	ldr	r2, [pc, #532]	@ (8003554 <HAL_DMA_IRQHandler+0x690>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d04a      	beq.n	80033da <HAL_DMA_IRQHandler+0x516>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a83      	ldr	r2, [pc, #524]	@ (8003558 <HAL_DMA_IRQHandler+0x694>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d045      	beq.n	80033da <HAL_DMA_IRQHandler+0x516>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4a82      	ldr	r2, [pc, #520]	@ (800355c <HAL_DMA_IRQHandler+0x698>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d040      	beq.n	80033da <HAL_DMA_IRQHandler+0x516>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a80      	ldr	r2, [pc, #512]	@ (8003560 <HAL_DMA_IRQHandler+0x69c>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d03b      	beq.n	80033da <HAL_DMA_IRQHandler+0x516>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a7f      	ldr	r2, [pc, #508]	@ (8003564 <HAL_DMA_IRQHandler+0x6a0>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d036      	beq.n	80033da <HAL_DMA_IRQHandler+0x516>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a7d      	ldr	r2, [pc, #500]	@ (8003568 <HAL_DMA_IRQHandler+0x6a4>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d031      	beq.n	80033da <HAL_DMA_IRQHandler+0x516>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a7c      	ldr	r2, [pc, #496]	@ (800356c <HAL_DMA_IRQHandler+0x6a8>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d02c      	beq.n	80033da <HAL_DMA_IRQHandler+0x516>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a7a      	ldr	r2, [pc, #488]	@ (8003570 <HAL_DMA_IRQHandler+0x6ac>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d027      	beq.n	80033da <HAL_DMA_IRQHandler+0x516>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a79      	ldr	r2, [pc, #484]	@ (8003574 <HAL_DMA_IRQHandler+0x6b0>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d022      	beq.n	80033da <HAL_DMA_IRQHandler+0x516>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a77      	ldr	r2, [pc, #476]	@ (8003578 <HAL_DMA_IRQHandler+0x6b4>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d01d      	beq.n	80033da <HAL_DMA_IRQHandler+0x516>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a76      	ldr	r2, [pc, #472]	@ (800357c <HAL_DMA_IRQHandler+0x6b8>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d018      	beq.n	80033da <HAL_DMA_IRQHandler+0x516>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a74      	ldr	r2, [pc, #464]	@ (8003580 <HAL_DMA_IRQHandler+0x6bc>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d013      	beq.n	80033da <HAL_DMA_IRQHandler+0x516>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a73      	ldr	r2, [pc, #460]	@ (8003584 <HAL_DMA_IRQHandler+0x6c0>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d00e      	beq.n	80033da <HAL_DMA_IRQHandler+0x516>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a71      	ldr	r2, [pc, #452]	@ (8003588 <HAL_DMA_IRQHandler+0x6c4>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d009      	beq.n	80033da <HAL_DMA_IRQHandler+0x516>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4a70      	ldr	r2, [pc, #448]	@ (800358c <HAL_DMA_IRQHandler+0x6c8>)
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d004      	beq.n	80033da <HAL_DMA_IRQHandler+0x516>
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a6e      	ldr	r2, [pc, #440]	@ (8003590 <HAL_DMA_IRQHandler+0x6cc>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d10a      	bne.n	80033f0 <HAL_DMA_IRQHandler+0x52c>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f003 0308 	and.w	r3, r3, #8
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	bf14      	ite	ne
 80033e8:	2301      	movne	r3, #1
 80033ea:	2300      	moveq	r3, #0
 80033ec:	b2db      	uxtb	r3, r3
 80033ee:	e009      	b.n	8003404 <HAL_DMA_IRQHandler+0x540>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f003 0304 	and.w	r3, r3, #4
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	bf14      	ite	ne
 80033fe:	2301      	movne	r3, #1
 8003400:	2300      	moveq	r3, #0
 8003402:	b2db      	uxtb	r3, r3
 8003404:	2b00      	cmp	r3, #0
 8003406:	d03e      	beq.n	8003486 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800340c:	f003 031f 	and.w	r3, r3, #31
 8003410:	2210      	movs	r2, #16
 8003412:	409a      	lsls	r2, r3
 8003414:	6a3b      	ldr	r3, [r7, #32]
 8003416:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003422:	2b00      	cmp	r3, #0
 8003424:	d018      	beq.n	8003458 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003430:	2b00      	cmp	r3, #0
 8003432:	d108      	bne.n	8003446 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003438:	2b00      	cmp	r3, #0
 800343a:	d024      	beq.n	8003486 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003440:	6878      	ldr	r0, [r7, #4]
 8003442:	4798      	blx	r3
 8003444:	e01f      	b.n	8003486 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800344a:	2b00      	cmp	r3, #0
 800344c:	d01b      	beq.n	8003486 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	4798      	blx	r3
 8003456:	e016      	b.n	8003486 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003462:	2b00      	cmp	r3, #0
 8003464:	d107      	bne.n	8003476 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f022 0208 	bic.w	r2, r2, #8
 8003474:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800347a:	2b00      	cmp	r3, #0
 800347c:	d003      	beq.n	8003486 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003482:	6878      	ldr	r0, [r7, #4]
 8003484:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800348a:	f003 031f 	and.w	r3, r3, #31
 800348e:	2220      	movs	r2, #32
 8003490:	409a      	lsls	r2, r3
 8003492:	69bb      	ldr	r3, [r7, #24]
 8003494:	4013      	ands	r3, r2
 8003496:	2b00      	cmp	r3, #0
 8003498:	f000 8110 	beq.w	80036bc <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a2c      	ldr	r2, [pc, #176]	@ (8003554 <HAL_DMA_IRQHandler+0x690>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d04a      	beq.n	800353c <HAL_DMA_IRQHandler+0x678>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a2b      	ldr	r2, [pc, #172]	@ (8003558 <HAL_DMA_IRQHandler+0x694>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d045      	beq.n	800353c <HAL_DMA_IRQHandler+0x678>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a29      	ldr	r2, [pc, #164]	@ (800355c <HAL_DMA_IRQHandler+0x698>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d040      	beq.n	800353c <HAL_DMA_IRQHandler+0x678>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a28      	ldr	r2, [pc, #160]	@ (8003560 <HAL_DMA_IRQHandler+0x69c>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d03b      	beq.n	800353c <HAL_DMA_IRQHandler+0x678>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a26      	ldr	r2, [pc, #152]	@ (8003564 <HAL_DMA_IRQHandler+0x6a0>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d036      	beq.n	800353c <HAL_DMA_IRQHandler+0x678>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a25      	ldr	r2, [pc, #148]	@ (8003568 <HAL_DMA_IRQHandler+0x6a4>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d031      	beq.n	800353c <HAL_DMA_IRQHandler+0x678>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a23      	ldr	r2, [pc, #140]	@ (800356c <HAL_DMA_IRQHandler+0x6a8>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d02c      	beq.n	800353c <HAL_DMA_IRQHandler+0x678>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a22      	ldr	r2, [pc, #136]	@ (8003570 <HAL_DMA_IRQHandler+0x6ac>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d027      	beq.n	800353c <HAL_DMA_IRQHandler+0x678>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a20      	ldr	r2, [pc, #128]	@ (8003574 <HAL_DMA_IRQHandler+0x6b0>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d022      	beq.n	800353c <HAL_DMA_IRQHandler+0x678>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a1f      	ldr	r2, [pc, #124]	@ (8003578 <HAL_DMA_IRQHandler+0x6b4>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d01d      	beq.n	800353c <HAL_DMA_IRQHandler+0x678>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a1d      	ldr	r2, [pc, #116]	@ (800357c <HAL_DMA_IRQHandler+0x6b8>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d018      	beq.n	800353c <HAL_DMA_IRQHandler+0x678>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a1c      	ldr	r2, [pc, #112]	@ (8003580 <HAL_DMA_IRQHandler+0x6bc>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d013      	beq.n	800353c <HAL_DMA_IRQHandler+0x678>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a1a      	ldr	r2, [pc, #104]	@ (8003584 <HAL_DMA_IRQHandler+0x6c0>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d00e      	beq.n	800353c <HAL_DMA_IRQHandler+0x678>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a19      	ldr	r2, [pc, #100]	@ (8003588 <HAL_DMA_IRQHandler+0x6c4>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d009      	beq.n	800353c <HAL_DMA_IRQHandler+0x678>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a17      	ldr	r2, [pc, #92]	@ (800358c <HAL_DMA_IRQHandler+0x6c8>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d004      	beq.n	800353c <HAL_DMA_IRQHandler+0x678>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4a16      	ldr	r2, [pc, #88]	@ (8003590 <HAL_DMA_IRQHandler+0x6cc>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d12b      	bne.n	8003594 <HAL_DMA_IRQHandler+0x6d0>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0310 	and.w	r3, r3, #16
 8003546:	2b00      	cmp	r3, #0
 8003548:	bf14      	ite	ne
 800354a:	2301      	movne	r3, #1
 800354c:	2300      	moveq	r3, #0
 800354e:	b2db      	uxtb	r3, r3
 8003550:	e02a      	b.n	80035a8 <HAL_DMA_IRQHandler+0x6e4>
 8003552:	bf00      	nop
 8003554:	40020010 	.word	0x40020010
 8003558:	40020028 	.word	0x40020028
 800355c:	40020040 	.word	0x40020040
 8003560:	40020058 	.word	0x40020058
 8003564:	40020070 	.word	0x40020070
 8003568:	40020088 	.word	0x40020088
 800356c:	400200a0 	.word	0x400200a0
 8003570:	400200b8 	.word	0x400200b8
 8003574:	40020410 	.word	0x40020410
 8003578:	40020428 	.word	0x40020428
 800357c:	40020440 	.word	0x40020440
 8003580:	40020458 	.word	0x40020458
 8003584:	40020470 	.word	0x40020470
 8003588:	40020488 	.word	0x40020488
 800358c:	400204a0 	.word	0x400204a0
 8003590:	400204b8 	.word	0x400204b8
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f003 0302 	and.w	r3, r3, #2
 800359e:	2b00      	cmp	r3, #0
 80035a0:	bf14      	ite	ne
 80035a2:	2301      	movne	r3, #1
 80035a4:	2300      	moveq	r3, #0
 80035a6:	b2db      	uxtb	r3, r3
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	f000 8087 	beq.w	80036bc <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035b2:	f003 031f 	and.w	r3, r3, #31
 80035b6:	2220      	movs	r2, #32
 80035b8:	409a      	lsls	r2, r3
 80035ba:	6a3b      	ldr	r3, [r7, #32]
 80035bc:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80035c4:	b2db      	uxtb	r3, r3
 80035c6:	2b04      	cmp	r3, #4
 80035c8:	d139      	bne.n	800363e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f022 0216 	bic.w	r2, r2, #22
 80035d8:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	695a      	ldr	r2, [r3, #20]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80035e8:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d103      	bne.n	80035fa <HAL_DMA_IRQHandler+0x736>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d007      	beq.n	800360a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f022 0208 	bic.w	r2, r2, #8
 8003608:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800360e:	f003 031f 	and.w	r3, r3, #31
 8003612:	223f      	movs	r2, #63	@ 0x3f
 8003614:	409a      	lsls	r2, r3
 8003616:	6a3b      	ldr	r3, [r7, #32]
 8003618:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2201      	movs	r2, #1
 800361e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2200      	movs	r2, #0
 8003626:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800362e:	2b00      	cmp	r3, #0
 8003630:	f000 834a 	beq.w	8003cc8 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003638:	6878      	ldr	r0, [r7, #4]
 800363a:	4798      	blx	r3
          }
          return;
 800363c:	e344      	b.n	8003cc8 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003648:	2b00      	cmp	r3, #0
 800364a:	d018      	beq.n	800367e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003656:	2b00      	cmp	r3, #0
 8003658:	d108      	bne.n	800366c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800365e:	2b00      	cmp	r3, #0
 8003660:	d02c      	beq.n	80036bc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003666:	6878      	ldr	r0, [r7, #4]
 8003668:	4798      	blx	r3
 800366a:	e027      	b.n	80036bc <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003670:	2b00      	cmp	r3, #0
 8003672:	d023      	beq.n	80036bc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003678:	6878      	ldr	r0, [r7, #4]
 800367a:	4798      	blx	r3
 800367c:	e01e      	b.n	80036bc <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003688:	2b00      	cmp	r3, #0
 800368a:	d10f      	bne.n	80036ac <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f022 0210 	bic.w	r2, r2, #16
 800369a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2201      	movs	r2, #1
 80036a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2200      	movs	r2, #0
 80036a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d003      	beq.n	80036bc <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036b8:	6878      	ldr	r0, [r7, #4]
 80036ba:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	f000 8306 	beq.w	8003cd2 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036ca:	f003 0301 	and.w	r3, r3, #1
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	f000 8088 	beq.w	80037e4 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2204      	movs	r2, #4
 80036d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a7a      	ldr	r2, [pc, #488]	@ (80038cc <HAL_DMA_IRQHandler+0xa08>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d04a      	beq.n	800377c <HAL_DMA_IRQHandler+0x8b8>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a79      	ldr	r2, [pc, #484]	@ (80038d0 <HAL_DMA_IRQHandler+0xa0c>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d045      	beq.n	800377c <HAL_DMA_IRQHandler+0x8b8>
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a77      	ldr	r2, [pc, #476]	@ (80038d4 <HAL_DMA_IRQHandler+0xa10>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d040      	beq.n	800377c <HAL_DMA_IRQHandler+0x8b8>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a76      	ldr	r2, [pc, #472]	@ (80038d8 <HAL_DMA_IRQHandler+0xa14>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d03b      	beq.n	800377c <HAL_DMA_IRQHandler+0x8b8>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4a74      	ldr	r2, [pc, #464]	@ (80038dc <HAL_DMA_IRQHandler+0xa18>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d036      	beq.n	800377c <HAL_DMA_IRQHandler+0x8b8>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4a73      	ldr	r2, [pc, #460]	@ (80038e0 <HAL_DMA_IRQHandler+0xa1c>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d031      	beq.n	800377c <HAL_DMA_IRQHandler+0x8b8>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a71      	ldr	r2, [pc, #452]	@ (80038e4 <HAL_DMA_IRQHandler+0xa20>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d02c      	beq.n	800377c <HAL_DMA_IRQHandler+0x8b8>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4a70      	ldr	r2, [pc, #448]	@ (80038e8 <HAL_DMA_IRQHandler+0xa24>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d027      	beq.n	800377c <HAL_DMA_IRQHandler+0x8b8>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a6e      	ldr	r2, [pc, #440]	@ (80038ec <HAL_DMA_IRQHandler+0xa28>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d022      	beq.n	800377c <HAL_DMA_IRQHandler+0x8b8>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4a6d      	ldr	r2, [pc, #436]	@ (80038f0 <HAL_DMA_IRQHandler+0xa2c>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d01d      	beq.n	800377c <HAL_DMA_IRQHandler+0x8b8>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a6b      	ldr	r2, [pc, #428]	@ (80038f4 <HAL_DMA_IRQHandler+0xa30>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d018      	beq.n	800377c <HAL_DMA_IRQHandler+0x8b8>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a6a      	ldr	r2, [pc, #424]	@ (80038f8 <HAL_DMA_IRQHandler+0xa34>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d013      	beq.n	800377c <HAL_DMA_IRQHandler+0x8b8>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a68      	ldr	r2, [pc, #416]	@ (80038fc <HAL_DMA_IRQHandler+0xa38>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d00e      	beq.n	800377c <HAL_DMA_IRQHandler+0x8b8>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a67      	ldr	r2, [pc, #412]	@ (8003900 <HAL_DMA_IRQHandler+0xa3c>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d009      	beq.n	800377c <HAL_DMA_IRQHandler+0x8b8>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a65      	ldr	r2, [pc, #404]	@ (8003904 <HAL_DMA_IRQHandler+0xa40>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d004      	beq.n	800377c <HAL_DMA_IRQHandler+0x8b8>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a64      	ldr	r2, [pc, #400]	@ (8003908 <HAL_DMA_IRQHandler+0xa44>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d108      	bne.n	800378e <HAL_DMA_IRQHandler+0x8ca>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f022 0201 	bic.w	r2, r2, #1
 800378a:	601a      	str	r2, [r3, #0]
 800378c:	e007      	b.n	800379e <HAL_DMA_IRQHandler+0x8da>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	681a      	ldr	r2, [r3, #0]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f022 0201 	bic.w	r2, r2, #1
 800379c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	3301      	adds	r3, #1
 80037a2:	60fb      	str	r3, [r7, #12]
 80037a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d307      	bcc.n	80037ba <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f003 0301 	and.w	r3, r3, #1
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d1f2      	bne.n	800379e <HAL_DMA_IRQHandler+0x8da>
 80037b8:	e000      	b.n	80037bc <HAL_DMA_IRQHandler+0x8f8>
            break;
 80037ba:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0301 	and.w	r3, r3, #1
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d004      	beq.n	80037d4 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2203      	movs	r2, #3
 80037ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80037d2:	e003      	b.n	80037dc <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2201      	movs	r2, #1
 80037d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2200      	movs	r2, #0
 80037e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	f000 8272 	beq.w	8003cd2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037f2:	6878      	ldr	r0, [r7, #4]
 80037f4:	4798      	blx	r3
 80037f6:	e26c      	b.n	8003cd2 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a43      	ldr	r2, [pc, #268]	@ (800390c <HAL_DMA_IRQHandler+0xa48>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d022      	beq.n	8003848 <HAL_DMA_IRQHandler+0x984>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a42      	ldr	r2, [pc, #264]	@ (8003910 <HAL_DMA_IRQHandler+0xa4c>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d01d      	beq.n	8003848 <HAL_DMA_IRQHandler+0x984>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a40      	ldr	r2, [pc, #256]	@ (8003914 <HAL_DMA_IRQHandler+0xa50>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d018      	beq.n	8003848 <HAL_DMA_IRQHandler+0x984>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a3f      	ldr	r2, [pc, #252]	@ (8003918 <HAL_DMA_IRQHandler+0xa54>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d013      	beq.n	8003848 <HAL_DMA_IRQHandler+0x984>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a3d      	ldr	r2, [pc, #244]	@ (800391c <HAL_DMA_IRQHandler+0xa58>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d00e      	beq.n	8003848 <HAL_DMA_IRQHandler+0x984>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a3c      	ldr	r2, [pc, #240]	@ (8003920 <HAL_DMA_IRQHandler+0xa5c>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d009      	beq.n	8003848 <HAL_DMA_IRQHandler+0x984>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a3a      	ldr	r2, [pc, #232]	@ (8003924 <HAL_DMA_IRQHandler+0xa60>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d004      	beq.n	8003848 <HAL_DMA_IRQHandler+0x984>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a39      	ldr	r2, [pc, #228]	@ (8003928 <HAL_DMA_IRQHandler+0xa64>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d101      	bne.n	800384c <HAL_DMA_IRQHandler+0x988>
 8003848:	2301      	movs	r3, #1
 800384a:	e000      	b.n	800384e <HAL_DMA_IRQHandler+0x98a>
 800384c:	2300      	movs	r3, #0
 800384e:	2b00      	cmp	r3, #0
 8003850:	f000 823f 	beq.w	8003cd2 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003860:	f003 031f 	and.w	r3, r3, #31
 8003864:	2204      	movs	r2, #4
 8003866:	409a      	lsls	r2, r3
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	4013      	ands	r3, r2
 800386c:	2b00      	cmp	r3, #0
 800386e:	f000 80cd 	beq.w	8003a0c <HAL_DMA_IRQHandler+0xb48>
 8003872:	693b      	ldr	r3, [r7, #16]
 8003874:	f003 0304 	and.w	r3, r3, #4
 8003878:	2b00      	cmp	r3, #0
 800387a:	f000 80c7 	beq.w	8003a0c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003882:	f003 031f 	and.w	r3, r3, #31
 8003886:	2204      	movs	r2, #4
 8003888:	409a      	lsls	r2, r3
 800388a:	69fb      	ldr	r3, [r7, #28]
 800388c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003894:	2b00      	cmp	r3, #0
 8003896:	d049      	beq.n	800392c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d109      	bne.n	80038b6 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	f000 8210 	beq.w	8003ccc <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038b0:	6878      	ldr	r0, [r7, #4]
 80038b2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80038b4:	e20a      	b.n	8003ccc <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	f000 8206 	beq.w	8003ccc <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c4:	6878      	ldr	r0, [r7, #4]
 80038c6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80038c8:	e200      	b.n	8003ccc <HAL_DMA_IRQHandler+0xe08>
 80038ca:	bf00      	nop
 80038cc:	40020010 	.word	0x40020010
 80038d0:	40020028 	.word	0x40020028
 80038d4:	40020040 	.word	0x40020040
 80038d8:	40020058 	.word	0x40020058
 80038dc:	40020070 	.word	0x40020070
 80038e0:	40020088 	.word	0x40020088
 80038e4:	400200a0 	.word	0x400200a0
 80038e8:	400200b8 	.word	0x400200b8
 80038ec:	40020410 	.word	0x40020410
 80038f0:	40020428 	.word	0x40020428
 80038f4:	40020440 	.word	0x40020440
 80038f8:	40020458 	.word	0x40020458
 80038fc:	40020470 	.word	0x40020470
 8003900:	40020488 	.word	0x40020488
 8003904:	400204a0 	.word	0x400204a0
 8003908:	400204b8 	.word	0x400204b8
 800390c:	58025408 	.word	0x58025408
 8003910:	5802541c 	.word	0x5802541c
 8003914:	58025430 	.word	0x58025430
 8003918:	58025444 	.word	0x58025444
 800391c:	58025458 	.word	0x58025458
 8003920:	5802546c 	.word	0x5802546c
 8003924:	58025480 	.word	0x58025480
 8003928:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	f003 0320 	and.w	r3, r3, #32
 8003932:	2b00      	cmp	r3, #0
 8003934:	d160      	bne.n	80039f8 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a7f      	ldr	r2, [pc, #508]	@ (8003b38 <HAL_DMA_IRQHandler+0xc74>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d04a      	beq.n	80039d6 <HAL_DMA_IRQHandler+0xb12>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a7d      	ldr	r2, [pc, #500]	@ (8003b3c <HAL_DMA_IRQHandler+0xc78>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d045      	beq.n	80039d6 <HAL_DMA_IRQHandler+0xb12>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a7c      	ldr	r2, [pc, #496]	@ (8003b40 <HAL_DMA_IRQHandler+0xc7c>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d040      	beq.n	80039d6 <HAL_DMA_IRQHandler+0xb12>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a7a      	ldr	r2, [pc, #488]	@ (8003b44 <HAL_DMA_IRQHandler+0xc80>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d03b      	beq.n	80039d6 <HAL_DMA_IRQHandler+0xb12>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a79      	ldr	r2, [pc, #484]	@ (8003b48 <HAL_DMA_IRQHandler+0xc84>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d036      	beq.n	80039d6 <HAL_DMA_IRQHandler+0xb12>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a77      	ldr	r2, [pc, #476]	@ (8003b4c <HAL_DMA_IRQHandler+0xc88>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d031      	beq.n	80039d6 <HAL_DMA_IRQHandler+0xb12>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a76      	ldr	r2, [pc, #472]	@ (8003b50 <HAL_DMA_IRQHandler+0xc8c>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d02c      	beq.n	80039d6 <HAL_DMA_IRQHandler+0xb12>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a74      	ldr	r2, [pc, #464]	@ (8003b54 <HAL_DMA_IRQHandler+0xc90>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d027      	beq.n	80039d6 <HAL_DMA_IRQHandler+0xb12>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a73      	ldr	r2, [pc, #460]	@ (8003b58 <HAL_DMA_IRQHandler+0xc94>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d022      	beq.n	80039d6 <HAL_DMA_IRQHandler+0xb12>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a71      	ldr	r2, [pc, #452]	@ (8003b5c <HAL_DMA_IRQHandler+0xc98>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d01d      	beq.n	80039d6 <HAL_DMA_IRQHandler+0xb12>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4a70      	ldr	r2, [pc, #448]	@ (8003b60 <HAL_DMA_IRQHandler+0xc9c>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d018      	beq.n	80039d6 <HAL_DMA_IRQHandler+0xb12>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a6e      	ldr	r2, [pc, #440]	@ (8003b64 <HAL_DMA_IRQHandler+0xca0>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d013      	beq.n	80039d6 <HAL_DMA_IRQHandler+0xb12>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a6d      	ldr	r2, [pc, #436]	@ (8003b68 <HAL_DMA_IRQHandler+0xca4>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d00e      	beq.n	80039d6 <HAL_DMA_IRQHandler+0xb12>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a6b      	ldr	r2, [pc, #428]	@ (8003b6c <HAL_DMA_IRQHandler+0xca8>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d009      	beq.n	80039d6 <HAL_DMA_IRQHandler+0xb12>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a6a      	ldr	r2, [pc, #424]	@ (8003b70 <HAL_DMA_IRQHandler+0xcac>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d004      	beq.n	80039d6 <HAL_DMA_IRQHandler+0xb12>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a68      	ldr	r2, [pc, #416]	@ (8003b74 <HAL_DMA_IRQHandler+0xcb0>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d108      	bne.n	80039e8 <HAL_DMA_IRQHandler+0xb24>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f022 0208 	bic.w	r2, r2, #8
 80039e4:	601a      	str	r2, [r3, #0]
 80039e6:	e007      	b.n	80039f8 <HAL_DMA_IRQHandler+0xb34>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f022 0204 	bic.w	r2, r2, #4
 80039f6:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	f000 8165 	beq.w	8003ccc <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a06:	6878      	ldr	r0, [r7, #4]
 8003a08:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003a0a:	e15f      	b.n	8003ccc <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a10:	f003 031f 	and.w	r3, r3, #31
 8003a14:	2202      	movs	r2, #2
 8003a16:	409a      	lsls	r2, r3
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	4013      	ands	r3, r2
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	f000 80c5 	beq.w	8003bac <HAL_DMA_IRQHandler+0xce8>
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	f003 0302 	and.w	r3, r3, #2
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	f000 80bf 	beq.w	8003bac <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a32:	f003 031f 	and.w	r3, r3, #31
 8003a36:	2202      	movs	r2, #2
 8003a38:	409a      	lsls	r2, r3
 8003a3a:	69fb      	ldr	r3, [r7, #28]
 8003a3c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d018      	beq.n	8003a7a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d109      	bne.n	8003a66 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	f000 813a 	beq.w	8003cd0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a60:	6878      	ldr	r0, [r7, #4]
 8003a62:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003a64:	e134      	b.n	8003cd0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	f000 8130 	beq.w	8003cd0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a74:	6878      	ldr	r0, [r7, #4]
 8003a76:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003a78:	e12a      	b.n	8003cd0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	f003 0320 	and.w	r3, r3, #32
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	f040 8089 	bne.w	8003b98 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a2b      	ldr	r2, [pc, #172]	@ (8003b38 <HAL_DMA_IRQHandler+0xc74>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d04a      	beq.n	8003b26 <HAL_DMA_IRQHandler+0xc62>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a29      	ldr	r2, [pc, #164]	@ (8003b3c <HAL_DMA_IRQHandler+0xc78>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d045      	beq.n	8003b26 <HAL_DMA_IRQHandler+0xc62>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a28      	ldr	r2, [pc, #160]	@ (8003b40 <HAL_DMA_IRQHandler+0xc7c>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d040      	beq.n	8003b26 <HAL_DMA_IRQHandler+0xc62>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a26      	ldr	r2, [pc, #152]	@ (8003b44 <HAL_DMA_IRQHandler+0xc80>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d03b      	beq.n	8003b26 <HAL_DMA_IRQHandler+0xc62>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a25      	ldr	r2, [pc, #148]	@ (8003b48 <HAL_DMA_IRQHandler+0xc84>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d036      	beq.n	8003b26 <HAL_DMA_IRQHandler+0xc62>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a23      	ldr	r2, [pc, #140]	@ (8003b4c <HAL_DMA_IRQHandler+0xc88>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d031      	beq.n	8003b26 <HAL_DMA_IRQHandler+0xc62>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a22      	ldr	r2, [pc, #136]	@ (8003b50 <HAL_DMA_IRQHandler+0xc8c>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d02c      	beq.n	8003b26 <HAL_DMA_IRQHandler+0xc62>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a20      	ldr	r2, [pc, #128]	@ (8003b54 <HAL_DMA_IRQHandler+0xc90>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d027      	beq.n	8003b26 <HAL_DMA_IRQHandler+0xc62>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a1f      	ldr	r2, [pc, #124]	@ (8003b58 <HAL_DMA_IRQHandler+0xc94>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d022      	beq.n	8003b26 <HAL_DMA_IRQHandler+0xc62>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a1d      	ldr	r2, [pc, #116]	@ (8003b5c <HAL_DMA_IRQHandler+0xc98>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d01d      	beq.n	8003b26 <HAL_DMA_IRQHandler+0xc62>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a1c      	ldr	r2, [pc, #112]	@ (8003b60 <HAL_DMA_IRQHandler+0xc9c>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d018      	beq.n	8003b26 <HAL_DMA_IRQHandler+0xc62>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a1a      	ldr	r2, [pc, #104]	@ (8003b64 <HAL_DMA_IRQHandler+0xca0>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d013      	beq.n	8003b26 <HAL_DMA_IRQHandler+0xc62>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a19      	ldr	r2, [pc, #100]	@ (8003b68 <HAL_DMA_IRQHandler+0xca4>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d00e      	beq.n	8003b26 <HAL_DMA_IRQHandler+0xc62>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a17      	ldr	r2, [pc, #92]	@ (8003b6c <HAL_DMA_IRQHandler+0xca8>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d009      	beq.n	8003b26 <HAL_DMA_IRQHandler+0xc62>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a16      	ldr	r2, [pc, #88]	@ (8003b70 <HAL_DMA_IRQHandler+0xcac>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d004      	beq.n	8003b26 <HAL_DMA_IRQHandler+0xc62>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a14      	ldr	r2, [pc, #80]	@ (8003b74 <HAL_DMA_IRQHandler+0xcb0>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d128      	bne.n	8003b78 <HAL_DMA_IRQHandler+0xcb4>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	681a      	ldr	r2, [r3, #0]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f022 0214 	bic.w	r2, r2, #20
 8003b34:	601a      	str	r2, [r3, #0]
 8003b36:	e027      	b.n	8003b88 <HAL_DMA_IRQHandler+0xcc4>
 8003b38:	40020010 	.word	0x40020010
 8003b3c:	40020028 	.word	0x40020028
 8003b40:	40020040 	.word	0x40020040
 8003b44:	40020058 	.word	0x40020058
 8003b48:	40020070 	.word	0x40020070
 8003b4c:	40020088 	.word	0x40020088
 8003b50:	400200a0 	.word	0x400200a0
 8003b54:	400200b8 	.word	0x400200b8
 8003b58:	40020410 	.word	0x40020410
 8003b5c:	40020428 	.word	0x40020428
 8003b60:	40020440 	.word	0x40020440
 8003b64:	40020458 	.word	0x40020458
 8003b68:	40020470 	.word	0x40020470
 8003b6c:	40020488 	.word	0x40020488
 8003b70:	400204a0 	.word	0x400204a0
 8003b74:	400204b8 	.word	0x400204b8
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	681a      	ldr	r2, [r3, #0]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f022 020a 	bic.w	r2, r2, #10
 8003b86:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2200      	movs	r2, #0
 8003b94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	f000 8097 	beq.w	8003cd0 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ba6:	6878      	ldr	r0, [r7, #4]
 8003ba8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003baa:	e091      	b.n	8003cd0 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bb0:	f003 031f 	and.w	r3, r3, #31
 8003bb4:	2208      	movs	r2, #8
 8003bb6:	409a      	lsls	r2, r3
 8003bb8:	697b      	ldr	r3, [r7, #20]
 8003bba:	4013      	ands	r3, r2
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	f000 8088 	beq.w	8003cd2 <HAL_DMA_IRQHandler+0xe0e>
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	f003 0308 	and.w	r3, r3, #8
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	f000 8082 	beq.w	8003cd2 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a41      	ldr	r2, [pc, #260]	@ (8003cd8 <HAL_DMA_IRQHandler+0xe14>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d04a      	beq.n	8003c6e <HAL_DMA_IRQHandler+0xdaa>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a3f      	ldr	r2, [pc, #252]	@ (8003cdc <HAL_DMA_IRQHandler+0xe18>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d045      	beq.n	8003c6e <HAL_DMA_IRQHandler+0xdaa>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a3e      	ldr	r2, [pc, #248]	@ (8003ce0 <HAL_DMA_IRQHandler+0xe1c>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d040      	beq.n	8003c6e <HAL_DMA_IRQHandler+0xdaa>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a3c      	ldr	r2, [pc, #240]	@ (8003ce4 <HAL_DMA_IRQHandler+0xe20>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d03b      	beq.n	8003c6e <HAL_DMA_IRQHandler+0xdaa>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a3b      	ldr	r2, [pc, #236]	@ (8003ce8 <HAL_DMA_IRQHandler+0xe24>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d036      	beq.n	8003c6e <HAL_DMA_IRQHandler+0xdaa>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a39      	ldr	r2, [pc, #228]	@ (8003cec <HAL_DMA_IRQHandler+0xe28>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d031      	beq.n	8003c6e <HAL_DMA_IRQHandler+0xdaa>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a38      	ldr	r2, [pc, #224]	@ (8003cf0 <HAL_DMA_IRQHandler+0xe2c>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d02c      	beq.n	8003c6e <HAL_DMA_IRQHandler+0xdaa>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a36      	ldr	r2, [pc, #216]	@ (8003cf4 <HAL_DMA_IRQHandler+0xe30>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d027      	beq.n	8003c6e <HAL_DMA_IRQHandler+0xdaa>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a35      	ldr	r2, [pc, #212]	@ (8003cf8 <HAL_DMA_IRQHandler+0xe34>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d022      	beq.n	8003c6e <HAL_DMA_IRQHandler+0xdaa>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a33      	ldr	r2, [pc, #204]	@ (8003cfc <HAL_DMA_IRQHandler+0xe38>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d01d      	beq.n	8003c6e <HAL_DMA_IRQHandler+0xdaa>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a32      	ldr	r2, [pc, #200]	@ (8003d00 <HAL_DMA_IRQHandler+0xe3c>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d018      	beq.n	8003c6e <HAL_DMA_IRQHandler+0xdaa>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a30      	ldr	r2, [pc, #192]	@ (8003d04 <HAL_DMA_IRQHandler+0xe40>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d013      	beq.n	8003c6e <HAL_DMA_IRQHandler+0xdaa>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4a2f      	ldr	r2, [pc, #188]	@ (8003d08 <HAL_DMA_IRQHandler+0xe44>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d00e      	beq.n	8003c6e <HAL_DMA_IRQHandler+0xdaa>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a2d      	ldr	r2, [pc, #180]	@ (8003d0c <HAL_DMA_IRQHandler+0xe48>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d009      	beq.n	8003c6e <HAL_DMA_IRQHandler+0xdaa>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a2c      	ldr	r2, [pc, #176]	@ (8003d10 <HAL_DMA_IRQHandler+0xe4c>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d004      	beq.n	8003c6e <HAL_DMA_IRQHandler+0xdaa>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a2a      	ldr	r2, [pc, #168]	@ (8003d14 <HAL_DMA_IRQHandler+0xe50>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d108      	bne.n	8003c80 <HAL_DMA_IRQHandler+0xdbc>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f022 021c 	bic.w	r2, r2, #28
 8003c7c:	601a      	str	r2, [r3, #0]
 8003c7e:	e007      	b.n	8003c90 <HAL_DMA_IRQHandler+0xdcc>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f022 020e 	bic.w	r2, r2, #14
 8003c8e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c94:	f003 031f 	and.w	r3, r3, #31
 8003c98:	2201      	movs	r2, #1
 8003c9a:	409a      	lsls	r2, r3
 8003c9c:	69fb      	ldr	r3, [r7, #28]
 8003c9e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2201      	movs	r2, #1
 8003caa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d009      	beq.n	8003cd2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cc2:	6878      	ldr	r0, [r7, #4]
 8003cc4:	4798      	blx	r3
 8003cc6:	e004      	b.n	8003cd2 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8003cc8:	bf00      	nop
 8003cca:	e002      	b.n	8003cd2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003ccc:	bf00      	nop
 8003cce:	e000      	b.n	8003cd2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003cd0:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003cd2:	3728      	adds	r7, #40	@ 0x28
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bd80      	pop	{r7, pc}
 8003cd8:	40020010 	.word	0x40020010
 8003cdc:	40020028 	.word	0x40020028
 8003ce0:	40020040 	.word	0x40020040
 8003ce4:	40020058 	.word	0x40020058
 8003ce8:	40020070 	.word	0x40020070
 8003cec:	40020088 	.word	0x40020088
 8003cf0:	400200a0 	.word	0x400200a0
 8003cf4:	400200b8 	.word	0x400200b8
 8003cf8:	40020410 	.word	0x40020410
 8003cfc:	40020428 	.word	0x40020428
 8003d00:	40020440 	.word	0x40020440
 8003d04:	40020458 	.word	0x40020458
 8003d08:	40020470 	.word	0x40020470
 8003d0c:	40020488 	.word	0x40020488
 8003d10:	400204a0 	.word	0x400204a0
 8003d14:	400204b8 	.word	0x400204b8

08003d18 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	b087      	sub	sp, #28
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	60f8      	str	r0, [r7, #12]
 8003d20:	60b9      	str	r1, [r7, #8]
 8003d22:	607a      	str	r2, [r7, #4]
 8003d24:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d2a:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d30:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a7f      	ldr	r2, [pc, #508]	@ (8003f34 <DMA_SetConfig+0x21c>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d072      	beq.n	8003e22 <DMA_SetConfig+0x10a>
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a7d      	ldr	r2, [pc, #500]	@ (8003f38 <DMA_SetConfig+0x220>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d06d      	beq.n	8003e22 <DMA_SetConfig+0x10a>
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4a7c      	ldr	r2, [pc, #496]	@ (8003f3c <DMA_SetConfig+0x224>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d068      	beq.n	8003e22 <DMA_SetConfig+0x10a>
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a7a      	ldr	r2, [pc, #488]	@ (8003f40 <DMA_SetConfig+0x228>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d063      	beq.n	8003e22 <DMA_SetConfig+0x10a>
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a79      	ldr	r2, [pc, #484]	@ (8003f44 <DMA_SetConfig+0x22c>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d05e      	beq.n	8003e22 <DMA_SetConfig+0x10a>
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4a77      	ldr	r2, [pc, #476]	@ (8003f48 <DMA_SetConfig+0x230>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d059      	beq.n	8003e22 <DMA_SetConfig+0x10a>
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4a76      	ldr	r2, [pc, #472]	@ (8003f4c <DMA_SetConfig+0x234>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d054      	beq.n	8003e22 <DMA_SetConfig+0x10a>
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a74      	ldr	r2, [pc, #464]	@ (8003f50 <DMA_SetConfig+0x238>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d04f      	beq.n	8003e22 <DMA_SetConfig+0x10a>
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a73      	ldr	r2, [pc, #460]	@ (8003f54 <DMA_SetConfig+0x23c>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d04a      	beq.n	8003e22 <DMA_SetConfig+0x10a>
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a71      	ldr	r2, [pc, #452]	@ (8003f58 <DMA_SetConfig+0x240>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d045      	beq.n	8003e22 <DMA_SetConfig+0x10a>
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4a70      	ldr	r2, [pc, #448]	@ (8003f5c <DMA_SetConfig+0x244>)
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d040      	beq.n	8003e22 <DMA_SetConfig+0x10a>
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a6e      	ldr	r2, [pc, #440]	@ (8003f60 <DMA_SetConfig+0x248>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d03b      	beq.n	8003e22 <DMA_SetConfig+0x10a>
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4a6d      	ldr	r2, [pc, #436]	@ (8003f64 <DMA_SetConfig+0x24c>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d036      	beq.n	8003e22 <DMA_SetConfig+0x10a>
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a6b      	ldr	r2, [pc, #428]	@ (8003f68 <DMA_SetConfig+0x250>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d031      	beq.n	8003e22 <DMA_SetConfig+0x10a>
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a6a      	ldr	r2, [pc, #424]	@ (8003f6c <DMA_SetConfig+0x254>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d02c      	beq.n	8003e22 <DMA_SetConfig+0x10a>
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a68      	ldr	r2, [pc, #416]	@ (8003f70 <DMA_SetConfig+0x258>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d027      	beq.n	8003e22 <DMA_SetConfig+0x10a>
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a67      	ldr	r2, [pc, #412]	@ (8003f74 <DMA_SetConfig+0x25c>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d022      	beq.n	8003e22 <DMA_SetConfig+0x10a>
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a65      	ldr	r2, [pc, #404]	@ (8003f78 <DMA_SetConfig+0x260>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d01d      	beq.n	8003e22 <DMA_SetConfig+0x10a>
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a64      	ldr	r2, [pc, #400]	@ (8003f7c <DMA_SetConfig+0x264>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d018      	beq.n	8003e22 <DMA_SetConfig+0x10a>
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a62      	ldr	r2, [pc, #392]	@ (8003f80 <DMA_SetConfig+0x268>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d013      	beq.n	8003e22 <DMA_SetConfig+0x10a>
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a61      	ldr	r2, [pc, #388]	@ (8003f84 <DMA_SetConfig+0x26c>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d00e      	beq.n	8003e22 <DMA_SetConfig+0x10a>
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a5f      	ldr	r2, [pc, #380]	@ (8003f88 <DMA_SetConfig+0x270>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d009      	beq.n	8003e22 <DMA_SetConfig+0x10a>
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a5e      	ldr	r2, [pc, #376]	@ (8003f8c <DMA_SetConfig+0x274>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d004      	beq.n	8003e22 <DMA_SetConfig+0x10a>
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a5c      	ldr	r2, [pc, #368]	@ (8003f90 <DMA_SetConfig+0x278>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d101      	bne.n	8003e26 <DMA_SetConfig+0x10e>
 8003e22:	2301      	movs	r3, #1
 8003e24:	e000      	b.n	8003e28 <DMA_SetConfig+0x110>
 8003e26:	2300      	movs	r3, #0
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d00d      	beq.n	8003e48 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003e30:	68fa      	ldr	r2, [r7, #12]
 8003e32:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003e34:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d004      	beq.n	8003e48 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e42:	68fa      	ldr	r2, [r7, #12]
 8003e44:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003e46:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a39      	ldr	r2, [pc, #228]	@ (8003f34 <DMA_SetConfig+0x21c>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d04a      	beq.n	8003ee8 <DMA_SetConfig+0x1d0>
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a38      	ldr	r2, [pc, #224]	@ (8003f38 <DMA_SetConfig+0x220>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d045      	beq.n	8003ee8 <DMA_SetConfig+0x1d0>
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a36      	ldr	r2, [pc, #216]	@ (8003f3c <DMA_SetConfig+0x224>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d040      	beq.n	8003ee8 <DMA_SetConfig+0x1d0>
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a35      	ldr	r2, [pc, #212]	@ (8003f40 <DMA_SetConfig+0x228>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d03b      	beq.n	8003ee8 <DMA_SetConfig+0x1d0>
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a33      	ldr	r2, [pc, #204]	@ (8003f44 <DMA_SetConfig+0x22c>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d036      	beq.n	8003ee8 <DMA_SetConfig+0x1d0>
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a32      	ldr	r2, [pc, #200]	@ (8003f48 <DMA_SetConfig+0x230>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d031      	beq.n	8003ee8 <DMA_SetConfig+0x1d0>
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a30      	ldr	r2, [pc, #192]	@ (8003f4c <DMA_SetConfig+0x234>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d02c      	beq.n	8003ee8 <DMA_SetConfig+0x1d0>
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a2f      	ldr	r2, [pc, #188]	@ (8003f50 <DMA_SetConfig+0x238>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d027      	beq.n	8003ee8 <DMA_SetConfig+0x1d0>
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a2d      	ldr	r2, [pc, #180]	@ (8003f54 <DMA_SetConfig+0x23c>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d022      	beq.n	8003ee8 <DMA_SetConfig+0x1d0>
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a2c      	ldr	r2, [pc, #176]	@ (8003f58 <DMA_SetConfig+0x240>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d01d      	beq.n	8003ee8 <DMA_SetConfig+0x1d0>
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a2a      	ldr	r2, [pc, #168]	@ (8003f5c <DMA_SetConfig+0x244>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d018      	beq.n	8003ee8 <DMA_SetConfig+0x1d0>
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a29      	ldr	r2, [pc, #164]	@ (8003f60 <DMA_SetConfig+0x248>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d013      	beq.n	8003ee8 <DMA_SetConfig+0x1d0>
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a27      	ldr	r2, [pc, #156]	@ (8003f64 <DMA_SetConfig+0x24c>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d00e      	beq.n	8003ee8 <DMA_SetConfig+0x1d0>
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4a26      	ldr	r2, [pc, #152]	@ (8003f68 <DMA_SetConfig+0x250>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d009      	beq.n	8003ee8 <DMA_SetConfig+0x1d0>
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a24      	ldr	r2, [pc, #144]	@ (8003f6c <DMA_SetConfig+0x254>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d004      	beq.n	8003ee8 <DMA_SetConfig+0x1d0>
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a23      	ldr	r2, [pc, #140]	@ (8003f70 <DMA_SetConfig+0x258>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d101      	bne.n	8003eec <DMA_SetConfig+0x1d4>
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e000      	b.n	8003eee <DMA_SetConfig+0x1d6>
 8003eec:	2300      	movs	r3, #0
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d059      	beq.n	8003fa6 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ef6:	f003 031f 	and.w	r3, r3, #31
 8003efa:	223f      	movs	r2, #63	@ 0x3f
 8003efc:	409a      	lsls	r2, r3
 8003efe:	697b      	ldr	r3, [r7, #20]
 8003f00:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	681a      	ldr	r2, [r3, #0]
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003f10:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	683a      	ldr	r2, [r7, #0]
 8003f18:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	2b40      	cmp	r3, #64	@ 0x40
 8003f20:	d138      	bne.n	8003f94 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	687a      	ldr	r2, [r7, #4]
 8003f28:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	68ba      	ldr	r2, [r7, #8]
 8003f30:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003f32:	e086      	b.n	8004042 <DMA_SetConfig+0x32a>
 8003f34:	40020010 	.word	0x40020010
 8003f38:	40020028 	.word	0x40020028
 8003f3c:	40020040 	.word	0x40020040
 8003f40:	40020058 	.word	0x40020058
 8003f44:	40020070 	.word	0x40020070
 8003f48:	40020088 	.word	0x40020088
 8003f4c:	400200a0 	.word	0x400200a0
 8003f50:	400200b8 	.word	0x400200b8
 8003f54:	40020410 	.word	0x40020410
 8003f58:	40020428 	.word	0x40020428
 8003f5c:	40020440 	.word	0x40020440
 8003f60:	40020458 	.word	0x40020458
 8003f64:	40020470 	.word	0x40020470
 8003f68:	40020488 	.word	0x40020488
 8003f6c:	400204a0 	.word	0x400204a0
 8003f70:	400204b8 	.word	0x400204b8
 8003f74:	58025408 	.word	0x58025408
 8003f78:	5802541c 	.word	0x5802541c
 8003f7c:	58025430 	.word	0x58025430
 8003f80:	58025444 	.word	0x58025444
 8003f84:	58025458 	.word	0x58025458
 8003f88:	5802546c 	.word	0x5802546c
 8003f8c:	58025480 	.word	0x58025480
 8003f90:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	68ba      	ldr	r2, [r7, #8]
 8003f9a:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	687a      	ldr	r2, [r7, #4]
 8003fa2:	60da      	str	r2, [r3, #12]
}
 8003fa4:	e04d      	b.n	8004042 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	4a29      	ldr	r2, [pc, #164]	@ (8004050 <DMA_SetConfig+0x338>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d022      	beq.n	8003ff6 <DMA_SetConfig+0x2de>
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a27      	ldr	r2, [pc, #156]	@ (8004054 <DMA_SetConfig+0x33c>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d01d      	beq.n	8003ff6 <DMA_SetConfig+0x2de>
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a26      	ldr	r2, [pc, #152]	@ (8004058 <DMA_SetConfig+0x340>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d018      	beq.n	8003ff6 <DMA_SetConfig+0x2de>
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a24      	ldr	r2, [pc, #144]	@ (800405c <DMA_SetConfig+0x344>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d013      	beq.n	8003ff6 <DMA_SetConfig+0x2de>
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a23      	ldr	r2, [pc, #140]	@ (8004060 <DMA_SetConfig+0x348>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d00e      	beq.n	8003ff6 <DMA_SetConfig+0x2de>
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4a21      	ldr	r2, [pc, #132]	@ (8004064 <DMA_SetConfig+0x34c>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d009      	beq.n	8003ff6 <DMA_SetConfig+0x2de>
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4a20      	ldr	r2, [pc, #128]	@ (8004068 <DMA_SetConfig+0x350>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d004      	beq.n	8003ff6 <DMA_SetConfig+0x2de>
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a1e      	ldr	r2, [pc, #120]	@ (800406c <DMA_SetConfig+0x354>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d101      	bne.n	8003ffa <DMA_SetConfig+0x2e2>
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e000      	b.n	8003ffc <DMA_SetConfig+0x2e4>
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d020      	beq.n	8004042 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004004:	f003 031f 	and.w	r3, r3, #31
 8004008:	2201      	movs	r2, #1
 800400a:	409a      	lsls	r2, r3
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	683a      	ldr	r2, [r7, #0]
 8004016:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	689b      	ldr	r3, [r3, #8]
 800401c:	2b40      	cmp	r3, #64	@ 0x40
 800401e:	d108      	bne.n	8004032 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	687a      	ldr	r2, [r7, #4]
 8004026:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	68ba      	ldr	r2, [r7, #8]
 800402e:	60da      	str	r2, [r3, #12]
}
 8004030:	e007      	b.n	8004042 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	68ba      	ldr	r2, [r7, #8]
 8004038:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	687a      	ldr	r2, [r7, #4]
 8004040:	60da      	str	r2, [r3, #12]
}
 8004042:	bf00      	nop
 8004044:	371c      	adds	r7, #28
 8004046:	46bd      	mov	sp, r7
 8004048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404c:	4770      	bx	lr
 800404e:	bf00      	nop
 8004050:	58025408 	.word	0x58025408
 8004054:	5802541c 	.word	0x5802541c
 8004058:	58025430 	.word	0x58025430
 800405c:	58025444 	.word	0x58025444
 8004060:	58025458 	.word	0x58025458
 8004064:	5802546c 	.word	0x5802546c
 8004068:	58025480 	.word	0x58025480
 800406c:	58025494 	.word	0x58025494

08004070 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004070:	b480      	push	{r7}
 8004072:	b085      	sub	sp, #20
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a42      	ldr	r2, [pc, #264]	@ (8004188 <DMA_CalcBaseAndBitshift+0x118>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d04a      	beq.n	8004118 <DMA_CalcBaseAndBitshift+0xa8>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a41      	ldr	r2, [pc, #260]	@ (800418c <DMA_CalcBaseAndBitshift+0x11c>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d045      	beq.n	8004118 <DMA_CalcBaseAndBitshift+0xa8>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a3f      	ldr	r2, [pc, #252]	@ (8004190 <DMA_CalcBaseAndBitshift+0x120>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d040      	beq.n	8004118 <DMA_CalcBaseAndBitshift+0xa8>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a3e      	ldr	r2, [pc, #248]	@ (8004194 <DMA_CalcBaseAndBitshift+0x124>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d03b      	beq.n	8004118 <DMA_CalcBaseAndBitshift+0xa8>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a3c      	ldr	r2, [pc, #240]	@ (8004198 <DMA_CalcBaseAndBitshift+0x128>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d036      	beq.n	8004118 <DMA_CalcBaseAndBitshift+0xa8>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4a3b      	ldr	r2, [pc, #236]	@ (800419c <DMA_CalcBaseAndBitshift+0x12c>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d031      	beq.n	8004118 <DMA_CalcBaseAndBitshift+0xa8>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4a39      	ldr	r2, [pc, #228]	@ (80041a0 <DMA_CalcBaseAndBitshift+0x130>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d02c      	beq.n	8004118 <DMA_CalcBaseAndBitshift+0xa8>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4a38      	ldr	r2, [pc, #224]	@ (80041a4 <DMA_CalcBaseAndBitshift+0x134>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d027      	beq.n	8004118 <DMA_CalcBaseAndBitshift+0xa8>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a36      	ldr	r2, [pc, #216]	@ (80041a8 <DMA_CalcBaseAndBitshift+0x138>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d022      	beq.n	8004118 <DMA_CalcBaseAndBitshift+0xa8>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a35      	ldr	r2, [pc, #212]	@ (80041ac <DMA_CalcBaseAndBitshift+0x13c>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d01d      	beq.n	8004118 <DMA_CalcBaseAndBitshift+0xa8>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a33      	ldr	r2, [pc, #204]	@ (80041b0 <DMA_CalcBaseAndBitshift+0x140>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d018      	beq.n	8004118 <DMA_CalcBaseAndBitshift+0xa8>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4a32      	ldr	r2, [pc, #200]	@ (80041b4 <DMA_CalcBaseAndBitshift+0x144>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d013      	beq.n	8004118 <DMA_CalcBaseAndBitshift+0xa8>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a30      	ldr	r2, [pc, #192]	@ (80041b8 <DMA_CalcBaseAndBitshift+0x148>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d00e      	beq.n	8004118 <DMA_CalcBaseAndBitshift+0xa8>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4a2f      	ldr	r2, [pc, #188]	@ (80041bc <DMA_CalcBaseAndBitshift+0x14c>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d009      	beq.n	8004118 <DMA_CalcBaseAndBitshift+0xa8>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a2d      	ldr	r2, [pc, #180]	@ (80041c0 <DMA_CalcBaseAndBitshift+0x150>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d004      	beq.n	8004118 <DMA_CalcBaseAndBitshift+0xa8>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a2c      	ldr	r2, [pc, #176]	@ (80041c4 <DMA_CalcBaseAndBitshift+0x154>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d101      	bne.n	800411c <DMA_CalcBaseAndBitshift+0xac>
 8004118:	2301      	movs	r3, #1
 800411a:	e000      	b.n	800411e <DMA_CalcBaseAndBitshift+0xae>
 800411c:	2300      	movs	r3, #0
 800411e:	2b00      	cmp	r3, #0
 8004120:	d024      	beq.n	800416c <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	b2db      	uxtb	r3, r3
 8004128:	3b10      	subs	r3, #16
 800412a:	4a27      	ldr	r2, [pc, #156]	@ (80041c8 <DMA_CalcBaseAndBitshift+0x158>)
 800412c:	fba2 2303 	umull	r2, r3, r2, r3
 8004130:	091b      	lsrs	r3, r3, #4
 8004132:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	f003 0307 	and.w	r3, r3, #7
 800413a:	4a24      	ldr	r2, [pc, #144]	@ (80041cc <DMA_CalcBaseAndBitshift+0x15c>)
 800413c:	5cd3      	ldrb	r3, [r2, r3]
 800413e:	461a      	mov	r2, r3
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2b03      	cmp	r3, #3
 8004148:	d908      	bls.n	800415c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	461a      	mov	r2, r3
 8004150:	4b1f      	ldr	r3, [pc, #124]	@ (80041d0 <DMA_CalcBaseAndBitshift+0x160>)
 8004152:	4013      	ands	r3, r2
 8004154:	1d1a      	adds	r2, r3, #4
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	659a      	str	r2, [r3, #88]	@ 0x58
 800415a:	e00d      	b.n	8004178 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	461a      	mov	r2, r3
 8004162:	4b1b      	ldr	r3, [pc, #108]	@ (80041d0 <DMA_CalcBaseAndBitshift+0x160>)
 8004164:	4013      	ands	r3, r2
 8004166:	687a      	ldr	r2, [r7, #4]
 8004168:	6593      	str	r3, [r2, #88]	@ 0x58
 800416a:	e005      	b.n	8004178 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800417c:	4618      	mov	r0, r3
 800417e:	3714      	adds	r7, #20
 8004180:	46bd      	mov	sp, r7
 8004182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004186:	4770      	bx	lr
 8004188:	40020010 	.word	0x40020010
 800418c:	40020028 	.word	0x40020028
 8004190:	40020040 	.word	0x40020040
 8004194:	40020058 	.word	0x40020058
 8004198:	40020070 	.word	0x40020070
 800419c:	40020088 	.word	0x40020088
 80041a0:	400200a0 	.word	0x400200a0
 80041a4:	400200b8 	.word	0x400200b8
 80041a8:	40020410 	.word	0x40020410
 80041ac:	40020428 	.word	0x40020428
 80041b0:	40020440 	.word	0x40020440
 80041b4:	40020458 	.word	0x40020458
 80041b8:	40020470 	.word	0x40020470
 80041bc:	40020488 	.word	0x40020488
 80041c0:	400204a0 	.word	0x400204a0
 80041c4:	400204b8 	.word	0x400204b8
 80041c8:	aaaaaaab 	.word	0xaaaaaaab
 80041cc:	0800b444 	.word	0x0800b444
 80041d0:	fffffc00 	.word	0xfffffc00

080041d4 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b085      	sub	sp, #20
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041dc:	2300      	movs	r3, #0
 80041de:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	699b      	ldr	r3, [r3, #24]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d120      	bne.n	800422a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041ec:	2b03      	cmp	r3, #3
 80041ee:	d858      	bhi.n	80042a2 <DMA_CheckFifoParam+0xce>
 80041f0:	a201      	add	r2, pc, #4	@ (adr r2, 80041f8 <DMA_CheckFifoParam+0x24>)
 80041f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041f6:	bf00      	nop
 80041f8:	08004209 	.word	0x08004209
 80041fc:	0800421b 	.word	0x0800421b
 8004200:	08004209 	.word	0x08004209
 8004204:	080042a3 	.word	0x080042a3
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800420c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004210:	2b00      	cmp	r3, #0
 8004212:	d048      	beq.n	80042a6 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004214:	2301      	movs	r3, #1
 8004216:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004218:	e045      	b.n	80042a6 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800421e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004222:	d142      	bne.n	80042aa <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004224:	2301      	movs	r3, #1
 8004226:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004228:	e03f      	b.n	80042aa <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	699b      	ldr	r3, [r3, #24]
 800422e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004232:	d123      	bne.n	800427c <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004238:	2b03      	cmp	r3, #3
 800423a:	d838      	bhi.n	80042ae <DMA_CheckFifoParam+0xda>
 800423c:	a201      	add	r2, pc, #4	@ (adr r2, 8004244 <DMA_CheckFifoParam+0x70>)
 800423e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004242:	bf00      	nop
 8004244:	08004255 	.word	0x08004255
 8004248:	0800425b 	.word	0x0800425b
 800424c:	08004255 	.word	0x08004255
 8004250:	0800426d 	.word	0x0800426d
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004254:	2301      	movs	r3, #1
 8004256:	73fb      	strb	r3, [r7, #15]
        break;
 8004258:	e030      	b.n	80042bc <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800425e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004262:	2b00      	cmp	r3, #0
 8004264:	d025      	beq.n	80042b2 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8004266:	2301      	movs	r3, #1
 8004268:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800426a:	e022      	b.n	80042b2 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004270:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004274:	d11f      	bne.n	80042b6 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8004276:	2301      	movs	r3, #1
 8004278:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800427a:	e01c      	b.n	80042b6 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004280:	2b02      	cmp	r3, #2
 8004282:	d902      	bls.n	800428a <DMA_CheckFifoParam+0xb6>
 8004284:	2b03      	cmp	r3, #3
 8004286:	d003      	beq.n	8004290 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004288:	e018      	b.n	80042bc <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	73fb      	strb	r3, [r7, #15]
        break;
 800428e:	e015      	b.n	80042bc <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004294:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004298:	2b00      	cmp	r3, #0
 800429a:	d00e      	beq.n	80042ba <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800429c:	2301      	movs	r3, #1
 800429e:	73fb      	strb	r3, [r7, #15]
    break;
 80042a0:	e00b      	b.n	80042ba <DMA_CheckFifoParam+0xe6>
        break;
 80042a2:	bf00      	nop
 80042a4:	e00a      	b.n	80042bc <DMA_CheckFifoParam+0xe8>
        break;
 80042a6:	bf00      	nop
 80042a8:	e008      	b.n	80042bc <DMA_CheckFifoParam+0xe8>
        break;
 80042aa:	bf00      	nop
 80042ac:	e006      	b.n	80042bc <DMA_CheckFifoParam+0xe8>
        break;
 80042ae:	bf00      	nop
 80042b0:	e004      	b.n	80042bc <DMA_CheckFifoParam+0xe8>
        break;
 80042b2:	bf00      	nop
 80042b4:	e002      	b.n	80042bc <DMA_CheckFifoParam+0xe8>
        break;
 80042b6:	bf00      	nop
 80042b8:	e000      	b.n	80042bc <DMA_CheckFifoParam+0xe8>
    break;
 80042ba:	bf00      	nop
    }
  }

  return status;
 80042bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80042be:	4618      	mov	r0, r3
 80042c0:	3714      	adds	r7, #20
 80042c2:	46bd      	mov	sp, r7
 80042c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c8:	4770      	bx	lr
 80042ca:	bf00      	nop

080042cc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b085      	sub	sp, #20
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a38      	ldr	r2, [pc, #224]	@ (80043c0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d022      	beq.n	800432a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a36      	ldr	r2, [pc, #216]	@ (80043c4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d01d      	beq.n	800432a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a35      	ldr	r2, [pc, #212]	@ (80043c8 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d018      	beq.n	800432a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a33      	ldr	r2, [pc, #204]	@ (80043cc <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d013      	beq.n	800432a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a32      	ldr	r2, [pc, #200]	@ (80043d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d00e      	beq.n	800432a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a30      	ldr	r2, [pc, #192]	@ (80043d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d009      	beq.n	800432a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a2f      	ldr	r2, [pc, #188]	@ (80043d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d004      	beq.n	800432a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a2d      	ldr	r2, [pc, #180]	@ (80043dc <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d101      	bne.n	800432e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800432a:	2301      	movs	r3, #1
 800432c:	e000      	b.n	8004330 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800432e:	2300      	movs	r3, #0
 8004330:	2b00      	cmp	r3, #0
 8004332:	d01a      	beq.n	800436a <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	b2db      	uxtb	r3, r3
 800433a:	3b08      	subs	r3, #8
 800433c:	4a28      	ldr	r2, [pc, #160]	@ (80043e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800433e:	fba2 2303 	umull	r2, r3, r2, r3
 8004342:	091b      	lsrs	r3, r3, #4
 8004344:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004346:	68fa      	ldr	r2, [r7, #12]
 8004348:	4b26      	ldr	r3, [pc, #152]	@ (80043e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800434a:	4413      	add	r3, r2
 800434c:	009b      	lsls	r3, r3, #2
 800434e:	461a      	mov	r2, r3
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	4a24      	ldr	r2, [pc, #144]	@ (80043e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004358:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	f003 031f 	and.w	r3, r3, #31
 8004360:	2201      	movs	r2, #1
 8004362:	409a      	lsls	r2, r3
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8004368:	e024      	b.n	80043b4 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	b2db      	uxtb	r3, r3
 8004370:	3b10      	subs	r3, #16
 8004372:	4a1e      	ldr	r2, [pc, #120]	@ (80043ec <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004374:	fba2 2303 	umull	r2, r3, r2, r3
 8004378:	091b      	lsrs	r3, r3, #4
 800437a:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	4a1c      	ldr	r2, [pc, #112]	@ (80043f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d806      	bhi.n	8004392 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	4a1b      	ldr	r2, [pc, #108]	@ (80043f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d902      	bls.n	8004392 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	3308      	adds	r3, #8
 8004390:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004392:	68fa      	ldr	r2, [r7, #12]
 8004394:	4b18      	ldr	r3, [pc, #96]	@ (80043f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8004396:	4413      	add	r3, r2
 8004398:	009b      	lsls	r3, r3, #2
 800439a:	461a      	mov	r2, r3
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	4a16      	ldr	r2, [pc, #88]	@ (80043fc <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80043a4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	f003 031f 	and.w	r3, r3, #31
 80043ac:	2201      	movs	r2, #1
 80043ae:	409a      	lsls	r2, r3
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80043b4:	bf00      	nop
 80043b6:	3714      	adds	r7, #20
 80043b8:	46bd      	mov	sp, r7
 80043ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043be:	4770      	bx	lr
 80043c0:	58025408 	.word	0x58025408
 80043c4:	5802541c 	.word	0x5802541c
 80043c8:	58025430 	.word	0x58025430
 80043cc:	58025444 	.word	0x58025444
 80043d0:	58025458 	.word	0x58025458
 80043d4:	5802546c 	.word	0x5802546c
 80043d8:	58025480 	.word	0x58025480
 80043dc:	58025494 	.word	0x58025494
 80043e0:	cccccccd 	.word	0xcccccccd
 80043e4:	16009600 	.word	0x16009600
 80043e8:	58025880 	.word	0x58025880
 80043ec:	aaaaaaab 	.word	0xaaaaaaab
 80043f0:	400204b8 	.word	0x400204b8
 80043f4:	4002040f 	.word	0x4002040f
 80043f8:	10008200 	.word	0x10008200
 80043fc:	40020880 	.word	0x40020880

08004400 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004400:	b480      	push	{r7}
 8004402:	b085      	sub	sp, #20
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	b2db      	uxtb	r3, r3
 800440e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d04a      	beq.n	80044ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2b08      	cmp	r3, #8
 800441a:	d847      	bhi.n	80044ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a25      	ldr	r2, [pc, #148]	@ (80044b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d022      	beq.n	800446c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a24      	ldr	r2, [pc, #144]	@ (80044bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d01d      	beq.n	800446c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4a22      	ldr	r2, [pc, #136]	@ (80044c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d018      	beq.n	800446c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a21      	ldr	r2, [pc, #132]	@ (80044c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d013      	beq.n	800446c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a1f      	ldr	r2, [pc, #124]	@ (80044c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d00e      	beq.n	800446c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a1e      	ldr	r2, [pc, #120]	@ (80044cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d009      	beq.n	800446c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4a1c      	ldr	r2, [pc, #112]	@ (80044d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d004      	beq.n	800446c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4a1b      	ldr	r2, [pc, #108]	@ (80044d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d101      	bne.n	8004470 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800446c:	2301      	movs	r3, #1
 800446e:	e000      	b.n	8004472 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004470:	2300      	movs	r3, #0
 8004472:	2b00      	cmp	r3, #0
 8004474:	d00a      	beq.n	800448c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004476:	68fa      	ldr	r2, [r7, #12]
 8004478:	4b17      	ldr	r3, [pc, #92]	@ (80044d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800447a:	4413      	add	r3, r2
 800447c:	009b      	lsls	r3, r3, #2
 800447e:	461a      	mov	r2, r3
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	4a15      	ldr	r2, [pc, #84]	@ (80044dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004488:	671a      	str	r2, [r3, #112]	@ 0x70
 800448a:	e009      	b.n	80044a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800448c:	68fa      	ldr	r2, [r7, #12]
 800448e:	4b14      	ldr	r3, [pc, #80]	@ (80044e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004490:	4413      	add	r3, r2
 8004492:	009b      	lsls	r3, r3, #2
 8004494:	461a      	mov	r2, r3
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	4a11      	ldr	r2, [pc, #68]	@ (80044e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800449e:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	3b01      	subs	r3, #1
 80044a4:	2201      	movs	r2, #1
 80044a6:	409a      	lsls	r2, r3
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80044ac:	bf00      	nop
 80044ae:	3714      	adds	r7, #20
 80044b0:	46bd      	mov	sp, r7
 80044b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b6:	4770      	bx	lr
 80044b8:	58025408 	.word	0x58025408
 80044bc:	5802541c 	.word	0x5802541c
 80044c0:	58025430 	.word	0x58025430
 80044c4:	58025444 	.word	0x58025444
 80044c8:	58025458 	.word	0x58025458
 80044cc:	5802546c 	.word	0x5802546c
 80044d0:	58025480 	.word	0x58025480
 80044d4:	58025494 	.word	0x58025494
 80044d8:	1600963f 	.word	0x1600963f
 80044dc:	58025940 	.word	0x58025940
 80044e0:	1000823f 	.word	0x1000823f
 80044e4:	40020940 	.word	0x40020940

080044e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b089      	sub	sp, #36	@ 0x24
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
 80044f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80044f2:	2300      	movs	r3, #0
 80044f4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80044f6:	4b86      	ldr	r3, [pc, #536]	@ (8004710 <HAL_GPIO_Init+0x228>)
 80044f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80044fa:	e18c      	b.n	8004816 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	2101      	movs	r1, #1
 8004502:	69fb      	ldr	r3, [r7, #28]
 8004504:	fa01 f303 	lsl.w	r3, r1, r3
 8004508:	4013      	ands	r3, r2
 800450a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	2b00      	cmp	r3, #0
 8004510:	f000 817e 	beq.w	8004810 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	f003 0303 	and.w	r3, r3, #3
 800451c:	2b01      	cmp	r3, #1
 800451e:	d005      	beq.n	800452c <HAL_GPIO_Init+0x44>
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	f003 0303 	and.w	r3, r3, #3
 8004528:	2b02      	cmp	r3, #2
 800452a:	d130      	bne.n	800458e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	689b      	ldr	r3, [r3, #8]
 8004530:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004532:	69fb      	ldr	r3, [r7, #28]
 8004534:	005b      	lsls	r3, r3, #1
 8004536:	2203      	movs	r2, #3
 8004538:	fa02 f303 	lsl.w	r3, r2, r3
 800453c:	43db      	mvns	r3, r3
 800453e:	69ba      	ldr	r2, [r7, #24]
 8004540:	4013      	ands	r3, r2
 8004542:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	68da      	ldr	r2, [r3, #12]
 8004548:	69fb      	ldr	r3, [r7, #28]
 800454a:	005b      	lsls	r3, r3, #1
 800454c:	fa02 f303 	lsl.w	r3, r2, r3
 8004550:	69ba      	ldr	r2, [r7, #24]
 8004552:	4313      	orrs	r3, r2
 8004554:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	69ba      	ldr	r2, [r7, #24]
 800455a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004562:	2201      	movs	r2, #1
 8004564:	69fb      	ldr	r3, [r7, #28]
 8004566:	fa02 f303 	lsl.w	r3, r2, r3
 800456a:	43db      	mvns	r3, r3
 800456c:	69ba      	ldr	r2, [r7, #24]
 800456e:	4013      	ands	r3, r2
 8004570:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	091b      	lsrs	r3, r3, #4
 8004578:	f003 0201 	and.w	r2, r3, #1
 800457c:	69fb      	ldr	r3, [r7, #28]
 800457e:	fa02 f303 	lsl.w	r3, r2, r3
 8004582:	69ba      	ldr	r2, [r7, #24]
 8004584:	4313      	orrs	r3, r2
 8004586:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	69ba      	ldr	r2, [r7, #24]
 800458c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	685b      	ldr	r3, [r3, #4]
 8004592:	f003 0303 	and.w	r3, r3, #3
 8004596:	2b03      	cmp	r3, #3
 8004598:	d017      	beq.n	80045ca <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	68db      	ldr	r3, [r3, #12]
 800459e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80045a0:	69fb      	ldr	r3, [r7, #28]
 80045a2:	005b      	lsls	r3, r3, #1
 80045a4:	2203      	movs	r2, #3
 80045a6:	fa02 f303 	lsl.w	r3, r2, r3
 80045aa:	43db      	mvns	r3, r3
 80045ac:	69ba      	ldr	r2, [r7, #24]
 80045ae:	4013      	ands	r3, r2
 80045b0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	689a      	ldr	r2, [r3, #8]
 80045b6:	69fb      	ldr	r3, [r7, #28]
 80045b8:	005b      	lsls	r3, r3, #1
 80045ba:	fa02 f303 	lsl.w	r3, r2, r3
 80045be:	69ba      	ldr	r2, [r7, #24]
 80045c0:	4313      	orrs	r3, r2
 80045c2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	69ba      	ldr	r2, [r7, #24]
 80045c8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	f003 0303 	and.w	r3, r3, #3
 80045d2:	2b02      	cmp	r3, #2
 80045d4:	d123      	bne.n	800461e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80045d6:	69fb      	ldr	r3, [r7, #28]
 80045d8:	08da      	lsrs	r2, r3, #3
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	3208      	adds	r2, #8
 80045de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80045e4:	69fb      	ldr	r3, [r7, #28]
 80045e6:	f003 0307 	and.w	r3, r3, #7
 80045ea:	009b      	lsls	r3, r3, #2
 80045ec:	220f      	movs	r2, #15
 80045ee:	fa02 f303 	lsl.w	r3, r2, r3
 80045f2:	43db      	mvns	r3, r3
 80045f4:	69ba      	ldr	r2, [r7, #24]
 80045f6:	4013      	ands	r3, r2
 80045f8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	691a      	ldr	r2, [r3, #16]
 80045fe:	69fb      	ldr	r3, [r7, #28]
 8004600:	f003 0307 	and.w	r3, r3, #7
 8004604:	009b      	lsls	r3, r3, #2
 8004606:	fa02 f303 	lsl.w	r3, r2, r3
 800460a:	69ba      	ldr	r2, [r7, #24]
 800460c:	4313      	orrs	r3, r2
 800460e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004610:	69fb      	ldr	r3, [r7, #28]
 8004612:	08da      	lsrs	r2, r3, #3
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	3208      	adds	r2, #8
 8004618:	69b9      	ldr	r1, [r7, #24]
 800461a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004624:	69fb      	ldr	r3, [r7, #28]
 8004626:	005b      	lsls	r3, r3, #1
 8004628:	2203      	movs	r2, #3
 800462a:	fa02 f303 	lsl.w	r3, r2, r3
 800462e:	43db      	mvns	r3, r3
 8004630:	69ba      	ldr	r2, [r7, #24]
 8004632:	4013      	ands	r3, r2
 8004634:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	f003 0203 	and.w	r2, r3, #3
 800463e:	69fb      	ldr	r3, [r7, #28]
 8004640:	005b      	lsls	r3, r3, #1
 8004642:	fa02 f303 	lsl.w	r3, r2, r3
 8004646:	69ba      	ldr	r2, [r7, #24]
 8004648:	4313      	orrs	r3, r2
 800464a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	69ba      	ldr	r2, [r7, #24]
 8004650:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800465a:	2b00      	cmp	r3, #0
 800465c:	f000 80d8 	beq.w	8004810 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004660:	4b2c      	ldr	r3, [pc, #176]	@ (8004714 <HAL_GPIO_Init+0x22c>)
 8004662:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004666:	4a2b      	ldr	r2, [pc, #172]	@ (8004714 <HAL_GPIO_Init+0x22c>)
 8004668:	f043 0302 	orr.w	r3, r3, #2
 800466c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004670:	4b28      	ldr	r3, [pc, #160]	@ (8004714 <HAL_GPIO_Init+0x22c>)
 8004672:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004676:	f003 0302 	and.w	r3, r3, #2
 800467a:	60fb      	str	r3, [r7, #12]
 800467c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800467e:	4a26      	ldr	r2, [pc, #152]	@ (8004718 <HAL_GPIO_Init+0x230>)
 8004680:	69fb      	ldr	r3, [r7, #28]
 8004682:	089b      	lsrs	r3, r3, #2
 8004684:	3302      	adds	r3, #2
 8004686:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800468a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800468c:	69fb      	ldr	r3, [r7, #28]
 800468e:	f003 0303 	and.w	r3, r3, #3
 8004692:	009b      	lsls	r3, r3, #2
 8004694:	220f      	movs	r2, #15
 8004696:	fa02 f303 	lsl.w	r3, r2, r3
 800469a:	43db      	mvns	r3, r3
 800469c:	69ba      	ldr	r2, [r7, #24]
 800469e:	4013      	ands	r3, r2
 80046a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	4a1d      	ldr	r2, [pc, #116]	@ (800471c <HAL_GPIO_Init+0x234>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d04a      	beq.n	8004740 <HAL_GPIO_Init+0x258>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	4a1c      	ldr	r2, [pc, #112]	@ (8004720 <HAL_GPIO_Init+0x238>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d02b      	beq.n	800470a <HAL_GPIO_Init+0x222>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	4a1b      	ldr	r2, [pc, #108]	@ (8004724 <HAL_GPIO_Init+0x23c>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d025      	beq.n	8004706 <HAL_GPIO_Init+0x21e>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	4a1a      	ldr	r2, [pc, #104]	@ (8004728 <HAL_GPIO_Init+0x240>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d01f      	beq.n	8004702 <HAL_GPIO_Init+0x21a>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	4a19      	ldr	r2, [pc, #100]	@ (800472c <HAL_GPIO_Init+0x244>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d019      	beq.n	80046fe <HAL_GPIO_Init+0x216>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	4a18      	ldr	r2, [pc, #96]	@ (8004730 <HAL_GPIO_Init+0x248>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d013      	beq.n	80046fa <HAL_GPIO_Init+0x212>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	4a17      	ldr	r2, [pc, #92]	@ (8004734 <HAL_GPIO_Init+0x24c>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d00d      	beq.n	80046f6 <HAL_GPIO_Init+0x20e>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	4a16      	ldr	r2, [pc, #88]	@ (8004738 <HAL_GPIO_Init+0x250>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d007      	beq.n	80046f2 <HAL_GPIO_Init+0x20a>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	4a15      	ldr	r2, [pc, #84]	@ (800473c <HAL_GPIO_Init+0x254>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d101      	bne.n	80046ee <HAL_GPIO_Init+0x206>
 80046ea:	2309      	movs	r3, #9
 80046ec:	e029      	b.n	8004742 <HAL_GPIO_Init+0x25a>
 80046ee:	230a      	movs	r3, #10
 80046f0:	e027      	b.n	8004742 <HAL_GPIO_Init+0x25a>
 80046f2:	2307      	movs	r3, #7
 80046f4:	e025      	b.n	8004742 <HAL_GPIO_Init+0x25a>
 80046f6:	2306      	movs	r3, #6
 80046f8:	e023      	b.n	8004742 <HAL_GPIO_Init+0x25a>
 80046fa:	2305      	movs	r3, #5
 80046fc:	e021      	b.n	8004742 <HAL_GPIO_Init+0x25a>
 80046fe:	2304      	movs	r3, #4
 8004700:	e01f      	b.n	8004742 <HAL_GPIO_Init+0x25a>
 8004702:	2303      	movs	r3, #3
 8004704:	e01d      	b.n	8004742 <HAL_GPIO_Init+0x25a>
 8004706:	2302      	movs	r3, #2
 8004708:	e01b      	b.n	8004742 <HAL_GPIO_Init+0x25a>
 800470a:	2301      	movs	r3, #1
 800470c:	e019      	b.n	8004742 <HAL_GPIO_Init+0x25a>
 800470e:	bf00      	nop
 8004710:	58000080 	.word	0x58000080
 8004714:	58024400 	.word	0x58024400
 8004718:	58000400 	.word	0x58000400
 800471c:	58020000 	.word	0x58020000
 8004720:	58020400 	.word	0x58020400
 8004724:	58020800 	.word	0x58020800
 8004728:	58020c00 	.word	0x58020c00
 800472c:	58021000 	.word	0x58021000
 8004730:	58021400 	.word	0x58021400
 8004734:	58021800 	.word	0x58021800
 8004738:	58021c00 	.word	0x58021c00
 800473c:	58022400 	.word	0x58022400
 8004740:	2300      	movs	r3, #0
 8004742:	69fa      	ldr	r2, [r7, #28]
 8004744:	f002 0203 	and.w	r2, r2, #3
 8004748:	0092      	lsls	r2, r2, #2
 800474a:	4093      	lsls	r3, r2
 800474c:	69ba      	ldr	r2, [r7, #24]
 800474e:	4313      	orrs	r3, r2
 8004750:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004752:	4938      	ldr	r1, [pc, #224]	@ (8004834 <HAL_GPIO_Init+0x34c>)
 8004754:	69fb      	ldr	r3, [r7, #28]
 8004756:	089b      	lsrs	r3, r3, #2
 8004758:	3302      	adds	r3, #2
 800475a:	69ba      	ldr	r2, [r7, #24]
 800475c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004760:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004768:	693b      	ldr	r3, [r7, #16]
 800476a:	43db      	mvns	r3, r3
 800476c:	69ba      	ldr	r2, [r7, #24]
 800476e:	4013      	ands	r3, r2
 8004770:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800477a:	2b00      	cmp	r3, #0
 800477c:	d003      	beq.n	8004786 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800477e:	69ba      	ldr	r2, [r7, #24]
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	4313      	orrs	r3, r2
 8004784:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8004786:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800478a:	69bb      	ldr	r3, [r7, #24]
 800478c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800478e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	43db      	mvns	r3, r3
 800479a:	69ba      	ldr	r2, [r7, #24]
 800479c:	4013      	ands	r3, r2
 800479e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d003      	beq.n	80047b4 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80047ac:	69ba      	ldr	r2, [r7, #24]
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	4313      	orrs	r3, r2
 80047b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80047b4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80047b8:	69bb      	ldr	r3, [r7, #24]
 80047ba:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	43db      	mvns	r3, r3
 80047c6:	69ba      	ldr	r2, [r7, #24]
 80047c8:	4013      	ands	r3, r2
 80047ca:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d003      	beq.n	80047e0 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80047d8:	69ba      	ldr	r2, [r7, #24]
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	4313      	orrs	r3, r2
 80047de:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	69ba      	ldr	r2, [r7, #24]
 80047e4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80047e6:	697b      	ldr	r3, [r7, #20]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80047ec:	693b      	ldr	r3, [r7, #16]
 80047ee:	43db      	mvns	r3, r3
 80047f0:	69ba      	ldr	r2, [r7, #24]
 80047f2:	4013      	ands	r3, r2
 80047f4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d003      	beq.n	800480a <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8004802:	69ba      	ldr	r2, [r7, #24]
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	4313      	orrs	r3, r2
 8004808:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800480a:	697b      	ldr	r3, [r7, #20]
 800480c:	69ba      	ldr	r2, [r7, #24]
 800480e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004810:	69fb      	ldr	r3, [r7, #28]
 8004812:	3301      	adds	r3, #1
 8004814:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	681a      	ldr	r2, [r3, #0]
 800481a:	69fb      	ldr	r3, [r7, #28]
 800481c:	fa22 f303 	lsr.w	r3, r2, r3
 8004820:	2b00      	cmp	r3, #0
 8004822:	f47f ae6b 	bne.w	80044fc <HAL_GPIO_Init+0x14>
  }
}
 8004826:	bf00      	nop
 8004828:	bf00      	nop
 800482a:	3724      	adds	r7, #36	@ 0x24
 800482c:	46bd      	mov	sp, r7
 800482e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004832:	4770      	bx	lr
 8004834:	58000400 	.word	0x58000400

08004838 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b084      	sub	sp, #16
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004840:	4b19      	ldr	r3, [pc, #100]	@ (80048a8 <HAL_PWREx_ConfigSupply+0x70>)
 8004842:	68db      	ldr	r3, [r3, #12]
 8004844:	f003 0304 	and.w	r3, r3, #4
 8004848:	2b04      	cmp	r3, #4
 800484a:	d00a      	beq.n	8004862 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800484c:	4b16      	ldr	r3, [pc, #88]	@ (80048a8 <HAL_PWREx_ConfigSupply+0x70>)
 800484e:	68db      	ldr	r3, [r3, #12]
 8004850:	f003 0307 	and.w	r3, r3, #7
 8004854:	687a      	ldr	r2, [r7, #4]
 8004856:	429a      	cmp	r2, r3
 8004858:	d001      	beq.n	800485e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	e01f      	b.n	800489e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800485e:	2300      	movs	r3, #0
 8004860:	e01d      	b.n	800489e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004862:	4b11      	ldr	r3, [pc, #68]	@ (80048a8 <HAL_PWREx_ConfigSupply+0x70>)
 8004864:	68db      	ldr	r3, [r3, #12]
 8004866:	f023 0207 	bic.w	r2, r3, #7
 800486a:	490f      	ldr	r1, [pc, #60]	@ (80048a8 <HAL_PWREx_ConfigSupply+0x70>)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	4313      	orrs	r3, r2
 8004870:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004872:	f7fc fe6d 	bl	8001550 <HAL_GetTick>
 8004876:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004878:	e009      	b.n	800488e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800487a:	f7fc fe69 	bl	8001550 <HAL_GetTick>
 800487e:	4602      	mov	r2, r0
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	1ad3      	subs	r3, r2, r3
 8004884:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004888:	d901      	bls.n	800488e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800488a:	2301      	movs	r3, #1
 800488c:	e007      	b.n	800489e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800488e:	4b06      	ldr	r3, [pc, #24]	@ (80048a8 <HAL_PWREx_ConfigSupply+0x70>)
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004896:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800489a:	d1ee      	bne.n	800487a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800489c:	2300      	movs	r3, #0
}
 800489e:	4618      	mov	r0, r3
 80048a0:	3710      	adds	r7, #16
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bd80      	pop	{r7, pc}
 80048a6:	bf00      	nop
 80048a8:	58024800 	.word	0x58024800

080048ac <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b08c      	sub	sp, #48	@ 0x30
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d101      	bne.n	80048be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	e3c8      	b.n	8005050 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f003 0301 	and.w	r3, r3, #1
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	f000 8087 	beq.w	80049da <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80048cc:	4b88      	ldr	r3, [pc, #544]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 80048ce:	691b      	ldr	r3, [r3, #16]
 80048d0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80048d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80048d6:	4b86      	ldr	r3, [pc, #536]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 80048d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048da:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80048dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048de:	2b10      	cmp	r3, #16
 80048e0:	d007      	beq.n	80048f2 <HAL_RCC_OscConfig+0x46>
 80048e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048e4:	2b18      	cmp	r3, #24
 80048e6:	d110      	bne.n	800490a <HAL_RCC_OscConfig+0x5e>
 80048e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048ea:	f003 0303 	and.w	r3, r3, #3
 80048ee:	2b02      	cmp	r3, #2
 80048f0:	d10b      	bne.n	800490a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048f2:	4b7f      	ldr	r3, [pc, #508]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d06c      	beq.n	80049d8 <HAL_RCC_OscConfig+0x12c>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d168      	bne.n	80049d8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	e3a2      	b.n	8005050 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004912:	d106      	bne.n	8004922 <HAL_RCC_OscConfig+0x76>
 8004914:	4b76      	ldr	r3, [pc, #472]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a75      	ldr	r2, [pc, #468]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 800491a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800491e:	6013      	str	r3, [r2, #0]
 8004920:	e02e      	b.n	8004980 <HAL_RCC_OscConfig+0xd4>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d10c      	bne.n	8004944 <HAL_RCC_OscConfig+0x98>
 800492a:	4b71      	ldr	r3, [pc, #452]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4a70      	ldr	r2, [pc, #448]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 8004930:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004934:	6013      	str	r3, [r2, #0]
 8004936:	4b6e      	ldr	r3, [pc, #440]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4a6d      	ldr	r2, [pc, #436]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 800493c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004940:	6013      	str	r3, [r2, #0]
 8004942:	e01d      	b.n	8004980 <HAL_RCC_OscConfig+0xd4>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800494c:	d10c      	bne.n	8004968 <HAL_RCC_OscConfig+0xbc>
 800494e:	4b68      	ldr	r3, [pc, #416]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a67      	ldr	r2, [pc, #412]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 8004954:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004958:	6013      	str	r3, [r2, #0]
 800495a:	4b65      	ldr	r3, [pc, #404]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4a64      	ldr	r2, [pc, #400]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 8004960:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004964:	6013      	str	r3, [r2, #0]
 8004966:	e00b      	b.n	8004980 <HAL_RCC_OscConfig+0xd4>
 8004968:	4b61      	ldr	r3, [pc, #388]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a60      	ldr	r2, [pc, #384]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 800496e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004972:	6013      	str	r3, [r2, #0]
 8004974:	4b5e      	ldr	r3, [pc, #376]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4a5d      	ldr	r2, [pc, #372]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 800497a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800497e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d013      	beq.n	80049b0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004988:	f7fc fde2 	bl	8001550 <HAL_GetTick>
 800498c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800498e:	e008      	b.n	80049a2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004990:	f7fc fdde 	bl	8001550 <HAL_GetTick>
 8004994:	4602      	mov	r2, r0
 8004996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004998:	1ad3      	subs	r3, r2, r3
 800499a:	2b64      	cmp	r3, #100	@ 0x64
 800499c:	d901      	bls.n	80049a2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800499e:	2303      	movs	r3, #3
 80049a0:	e356      	b.n	8005050 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80049a2:	4b53      	ldr	r3, [pc, #332]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d0f0      	beq.n	8004990 <HAL_RCC_OscConfig+0xe4>
 80049ae:	e014      	b.n	80049da <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049b0:	f7fc fdce 	bl	8001550 <HAL_GetTick>
 80049b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80049b6:	e008      	b.n	80049ca <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049b8:	f7fc fdca 	bl	8001550 <HAL_GetTick>
 80049bc:	4602      	mov	r2, r0
 80049be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049c0:	1ad3      	subs	r3, r2, r3
 80049c2:	2b64      	cmp	r3, #100	@ 0x64
 80049c4:	d901      	bls.n	80049ca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80049c6:	2303      	movs	r3, #3
 80049c8:	e342      	b.n	8005050 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80049ca:	4b49      	ldr	r3, [pc, #292]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d1f0      	bne.n	80049b8 <HAL_RCC_OscConfig+0x10c>
 80049d6:	e000      	b.n	80049da <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f003 0302 	and.w	r3, r3, #2
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	f000 808c 	beq.w	8004b00 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80049e8:	4b41      	ldr	r3, [pc, #260]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 80049ea:	691b      	ldr	r3, [r3, #16]
 80049ec:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80049f0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80049f2:	4b3f      	ldr	r3, [pc, #252]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 80049f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049f6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80049f8:	6a3b      	ldr	r3, [r7, #32]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d007      	beq.n	8004a0e <HAL_RCC_OscConfig+0x162>
 80049fe:	6a3b      	ldr	r3, [r7, #32]
 8004a00:	2b18      	cmp	r3, #24
 8004a02:	d137      	bne.n	8004a74 <HAL_RCC_OscConfig+0x1c8>
 8004a04:	69fb      	ldr	r3, [r7, #28]
 8004a06:	f003 0303 	and.w	r3, r3, #3
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d132      	bne.n	8004a74 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a0e:	4b38      	ldr	r3, [pc, #224]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0304 	and.w	r3, r3, #4
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d005      	beq.n	8004a26 <HAL_RCC_OscConfig+0x17a>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	68db      	ldr	r3, [r3, #12]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d101      	bne.n	8004a26 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004a22:	2301      	movs	r3, #1
 8004a24:	e314      	b.n	8005050 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004a26:	4b32      	ldr	r3, [pc, #200]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f023 0219 	bic.w	r2, r3, #25
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	68db      	ldr	r3, [r3, #12]
 8004a32:	492f      	ldr	r1, [pc, #188]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 8004a34:	4313      	orrs	r3, r2
 8004a36:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a38:	f7fc fd8a 	bl	8001550 <HAL_GetTick>
 8004a3c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004a3e:	e008      	b.n	8004a52 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a40:	f7fc fd86 	bl	8001550 <HAL_GetTick>
 8004a44:	4602      	mov	r2, r0
 8004a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a48:	1ad3      	subs	r3, r2, r3
 8004a4a:	2b02      	cmp	r3, #2
 8004a4c:	d901      	bls.n	8004a52 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8004a4e:	2303      	movs	r3, #3
 8004a50:	e2fe      	b.n	8005050 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004a52:	4b27      	ldr	r3, [pc, #156]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f003 0304 	and.w	r3, r3, #4
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d0f0      	beq.n	8004a40 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a5e:	4b24      	ldr	r3, [pc, #144]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	691b      	ldr	r3, [r3, #16]
 8004a6a:	061b      	lsls	r3, r3, #24
 8004a6c:	4920      	ldr	r1, [pc, #128]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a72:	e045      	b.n	8004b00 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	68db      	ldr	r3, [r3, #12]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d026      	beq.n	8004aca <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004a7c:	4b1c      	ldr	r3, [pc, #112]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f023 0219 	bic.w	r2, r3, #25
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	68db      	ldr	r3, [r3, #12]
 8004a88:	4919      	ldr	r1, [pc, #100]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 8004a8a:	4313      	orrs	r3, r2
 8004a8c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a8e:	f7fc fd5f 	bl	8001550 <HAL_GetTick>
 8004a92:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004a94:	e008      	b.n	8004aa8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a96:	f7fc fd5b 	bl	8001550 <HAL_GetTick>
 8004a9a:	4602      	mov	r2, r0
 8004a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a9e:	1ad3      	subs	r3, r2, r3
 8004aa0:	2b02      	cmp	r3, #2
 8004aa2:	d901      	bls.n	8004aa8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8004aa4:	2303      	movs	r3, #3
 8004aa6:	e2d3      	b.n	8005050 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004aa8:	4b11      	ldr	r3, [pc, #68]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f003 0304 	and.w	r3, r3, #4
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d0f0      	beq.n	8004a96 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ab4:	4b0e      	ldr	r3, [pc, #56]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	691b      	ldr	r3, [r3, #16]
 8004ac0:	061b      	lsls	r3, r3, #24
 8004ac2:	490b      	ldr	r1, [pc, #44]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	604b      	str	r3, [r1, #4]
 8004ac8:	e01a      	b.n	8004b00 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004aca:	4b09      	ldr	r3, [pc, #36]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a08      	ldr	r2, [pc, #32]	@ (8004af0 <HAL_RCC_OscConfig+0x244>)
 8004ad0:	f023 0301 	bic.w	r3, r3, #1
 8004ad4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ad6:	f7fc fd3b 	bl	8001550 <HAL_GetTick>
 8004ada:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004adc:	e00a      	b.n	8004af4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ade:	f7fc fd37 	bl	8001550 <HAL_GetTick>
 8004ae2:	4602      	mov	r2, r0
 8004ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae6:	1ad3      	subs	r3, r2, r3
 8004ae8:	2b02      	cmp	r3, #2
 8004aea:	d903      	bls.n	8004af4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004aec:	2303      	movs	r3, #3
 8004aee:	e2af      	b.n	8005050 <HAL_RCC_OscConfig+0x7a4>
 8004af0:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004af4:	4b96      	ldr	r3, [pc, #600]	@ (8004d50 <HAL_RCC_OscConfig+0x4a4>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f003 0304 	and.w	r3, r3, #4
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d1ee      	bne.n	8004ade <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f003 0310 	and.w	r3, r3, #16
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d06a      	beq.n	8004be2 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b0c:	4b90      	ldr	r3, [pc, #576]	@ (8004d50 <HAL_RCC_OscConfig+0x4a4>)
 8004b0e:	691b      	ldr	r3, [r3, #16]
 8004b10:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004b14:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004b16:	4b8e      	ldr	r3, [pc, #568]	@ (8004d50 <HAL_RCC_OscConfig+0x4a4>)
 8004b18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b1a:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004b1c:	69bb      	ldr	r3, [r7, #24]
 8004b1e:	2b08      	cmp	r3, #8
 8004b20:	d007      	beq.n	8004b32 <HAL_RCC_OscConfig+0x286>
 8004b22:	69bb      	ldr	r3, [r7, #24]
 8004b24:	2b18      	cmp	r3, #24
 8004b26:	d11b      	bne.n	8004b60 <HAL_RCC_OscConfig+0x2b4>
 8004b28:	697b      	ldr	r3, [r7, #20]
 8004b2a:	f003 0303 	and.w	r3, r3, #3
 8004b2e:	2b01      	cmp	r3, #1
 8004b30:	d116      	bne.n	8004b60 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004b32:	4b87      	ldr	r3, [pc, #540]	@ (8004d50 <HAL_RCC_OscConfig+0x4a4>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d005      	beq.n	8004b4a <HAL_RCC_OscConfig+0x29e>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	69db      	ldr	r3, [r3, #28]
 8004b42:	2b80      	cmp	r3, #128	@ 0x80
 8004b44:	d001      	beq.n	8004b4a <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	e282      	b.n	8005050 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004b4a:	4b81      	ldr	r3, [pc, #516]	@ (8004d50 <HAL_RCC_OscConfig+0x4a4>)
 8004b4c:	68db      	ldr	r3, [r3, #12]
 8004b4e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6a1b      	ldr	r3, [r3, #32]
 8004b56:	061b      	lsls	r3, r3, #24
 8004b58:	497d      	ldr	r1, [pc, #500]	@ (8004d50 <HAL_RCC_OscConfig+0x4a4>)
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004b5e:	e040      	b.n	8004be2 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	69db      	ldr	r3, [r3, #28]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d023      	beq.n	8004bb0 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004b68:	4b79      	ldr	r3, [pc, #484]	@ (8004d50 <HAL_RCC_OscConfig+0x4a4>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a78      	ldr	r2, [pc, #480]	@ (8004d50 <HAL_RCC_OscConfig+0x4a4>)
 8004b6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b74:	f7fc fcec 	bl	8001550 <HAL_GetTick>
 8004b78:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004b7a:	e008      	b.n	8004b8e <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004b7c:	f7fc fce8 	bl	8001550 <HAL_GetTick>
 8004b80:	4602      	mov	r2, r0
 8004b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b84:	1ad3      	subs	r3, r2, r3
 8004b86:	2b02      	cmp	r3, #2
 8004b88:	d901      	bls.n	8004b8e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004b8a:	2303      	movs	r3, #3
 8004b8c:	e260      	b.n	8005050 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004b8e:	4b70      	ldr	r3, [pc, #448]	@ (8004d50 <HAL_RCC_OscConfig+0x4a4>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d0f0      	beq.n	8004b7c <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004b9a:	4b6d      	ldr	r3, [pc, #436]	@ (8004d50 <HAL_RCC_OscConfig+0x4a4>)
 8004b9c:	68db      	ldr	r3, [r3, #12]
 8004b9e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6a1b      	ldr	r3, [r3, #32]
 8004ba6:	061b      	lsls	r3, r3, #24
 8004ba8:	4969      	ldr	r1, [pc, #420]	@ (8004d50 <HAL_RCC_OscConfig+0x4a4>)
 8004baa:	4313      	orrs	r3, r2
 8004bac:	60cb      	str	r3, [r1, #12]
 8004bae:	e018      	b.n	8004be2 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004bb0:	4b67      	ldr	r3, [pc, #412]	@ (8004d50 <HAL_RCC_OscConfig+0x4a4>)
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4a66      	ldr	r2, [pc, #408]	@ (8004d50 <HAL_RCC_OscConfig+0x4a4>)
 8004bb6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004bba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bbc:	f7fc fcc8 	bl	8001550 <HAL_GetTick>
 8004bc0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004bc2:	e008      	b.n	8004bd6 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004bc4:	f7fc fcc4 	bl	8001550 <HAL_GetTick>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bcc:	1ad3      	subs	r3, r2, r3
 8004bce:	2b02      	cmp	r3, #2
 8004bd0:	d901      	bls.n	8004bd6 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8004bd2:	2303      	movs	r3, #3
 8004bd4:	e23c      	b.n	8005050 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004bd6:	4b5e      	ldr	r3, [pc, #376]	@ (8004d50 <HAL_RCC_OscConfig+0x4a4>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d1f0      	bne.n	8004bc4 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 0308 	and.w	r3, r3, #8
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d036      	beq.n	8004c5c <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	695b      	ldr	r3, [r3, #20]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d019      	beq.n	8004c2a <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004bf6:	4b56      	ldr	r3, [pc, #344]	@ (8004d50 <HAL_RCC_OscConfig+0x4a4>)
 8004bf8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004bfa:	4a55      	ldr	r2, [pc, #340]	@ (8004d50 <HAL_RCC_OscConfig+0x4a4>)
 8004bfc:	f043 0301 	orr.w	r3, r3, #1
 8004c00:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c02:	f7fc fca5 	bl	8001550 <HAL_GetTick>
 8004c06:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004c08:	e008      	b.n	8004c1c <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c0a:	f7fc fca1 	bl	8001550 <HAL_GetTick>
 8004c0e:	4602      	mov	r2, r0
 8004c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c12:	1ad3      	subs	r3, r2, r3
 8004c14:	2b02      	cmp	r3, #2
 8004c16:	d901      	bls.n	8004c1c <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8004c18:	2303      	movs	r3, #3
 8004c1a:	e219      	b.n	8005050 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004c1c:	4b4c      	ldr	r3, [pc, #304]	@ (8004d50 <HAL_RCC_OscConfig+0x4a4>)
 8004c1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c20:	f003 0302 	and.w	r3, r3, #2
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d0f0      	beq.n	8004c0a <HAL_RCC_OscConfig+0x35e>
 8004c28:	e018      	b.n	8004c5c <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c2a:	4b49      	ldr	r3, [pc, #292]	@ (8004d50 <HAL_RCC_OscConfig+0x4a4>)
 8004c2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c2e:	4a48      	ldr	r2, [pc, #288]	@ (8004d50 <HAL_RCC_OscConfig+0x4a4>)
 8004c30:	f023 0301 	bic.w	r3, r3, #1
 8004c34:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c36:	f7fc fc8b 	bl	8001550 <HAL_GetTick>
 8004c3a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004c3c:	e008      	b.n	8004c50 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c3e:	f7fc fc87 	bl	8001550 <HAL_GetTick>
 8004c42:	4602      	mov	r2, r0
 8004c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c46:	1ad3      	subs	r3, r2, r3
 8004c48:	2b02      	cmp	r3, #2
 8004c4a:	d901      	bls.n	8004c50 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8004c4c:	2303      	movs	r3, #3
 8004c4e:	e1ff      	b.n	8005050 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004c50:	4b3f      	ldr	r3, [pc, #252]	@ (8004d50 <HAL_RCC_OscConfig+0x4a4>)
 8004c52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c54:	f003 0302 	and.w	r3, r3, #2
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d1f0      	bne.n	8004c3e <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f003 0320 	and.w	r3, r3, #32
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d036      	beq.n	8004cd6 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	699b      	ldr	r3, [r3, #24]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d019      	beq.n	8004ca4 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004c70:	4b37      	ldr	r3, [pc, #220]	@ (8004d50 <HAL_RCC_OscConfig+0x4a4>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a36      	ldr	r2, [pc, #216]	@ (8004d50 <HAL_RCC_OscConfig+0x4a4>)
 8004c76:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004c7a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004c7c:	f7fc fc68 	bl	8001550 <HAL_GetTick>
 8004c80:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004c82:	e008      	b.n	8004c96 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004c84:	f7fc fc64 	bl	8001550 <HAL_GetTick>
 8004c88:	4602      	mov	r2, r0
 8004c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c8c:	1ad3      	subs	r3, r2, r3
 8004c8e:	2b02      	cmp	r3, #2
 8004c90:	d901      	bls.n	8004c96 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8004c92:	2303      	movs	r3, #3
 8004c94:	e1dc      	b.n	8005050 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004c96:	4b2e      	ldr	r3, [pc, #184]	@ (8004d50 <HAL_RCC_OscConfig+0x4a4>)
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d0f0      	beq.n	8004c84 <HAL_RCC_OscConfig+0x3d8>
 8004ca2:	e018      	b.n	8004cd6 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004ca4:	4b2a      	ldr	r3, [pc, #168]	@ (8004d50 <HAL_RCC_OscConfig+0x4a4>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4a29      	ldr	r2, [pc, #164]	@ (8004d50 <HAL_RCC_OscConfig+0x4a4>)
 8004caa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004cae:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004cb0:	f7fc fc4e 	bl	8001550 <HAL_GetTick>
 8004cb4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004cb6:	e008      	b.n	8004cca <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004cb8:	f7fc fc4a 	bl	8001550 <HAL_GetTick>
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cc0:	1ad3      	subs	r3, r2, r3
 8004cc2:	2b02      	cmp	r3, #2
 8004cc4:	d901      	bls.n	8004cca <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8004cc6:	2303      	movs	r3, #3
 8004cc8:	e1c2      	b.n	8005050 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004cca:	4b21      	ldr	r3, [pc, #132]	@ (8004d50 <HAL_RCC_OscConfig+0x4a4>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d1f0      	bne.n	8004cb8 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f003 0304 	and.w	r3, r3, #4
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	f000 8086 	beq.w	8004df0 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004ce4:	4b1b      	ldr	r3, [pc, #108]	@ (8004d54 <HAL_RCC_OscConfig+0x4a8>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4a1a      	ldr	r2, [pc, #104]	@ (8004d54 <HAL_RCC_OscConfig+0x4a8>)
 8004cea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cee:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004cf0:	f7fc fc2e 	bl	8001550 <HAL_GetTick>
 8004cf4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004cf6:	e008      	b.n	8004d0a <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cf8:	f7fc fc2a 	bl	8001550 <HAL_GetTick>
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d00:	1ad3      	subs	r3, r2, r3
 8004d02:	2b64      	cmp	r3, #100	@ 0x64
 8004d04:	d901      	bls.n	8004d0a <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8004d06:	2303      	movs	r3, #3
 8004d08:	e1a2      	b.n	8005050 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004d0a:	4b12      	ldr	r3, [pc, #72]	@ (8004d54 <HAL_RCC_OscConfig+0x4a8>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d0f0      	beq.n	8004cf8 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	689b      	ldr	r3, [r3, #8]
 8004d1a:	2b01      	cmp	r3, #1
 8004d1c:	d106      	bne.n	8004d2c <HAL_RCC_OscConfig+0x480>
 8004d1e:	4b0c      	ldr	r3, [pc, #48]	@ (8004d50 <HAL_RCC_OscConfig+0x4a4>)
 8004d20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d22:	4a0b      	ldr	r2, [pc, #44]	@ (8004d50 <HAL_RCC_OscConfig+0x4a4>)
 8004d24:	f043 0301 	orr.w	r3, r3, #1
 8004d28:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d2a:	e032      	b.n	8004d92 <HAL_RCC_OscConfig+0x4e6>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	689b      	ldr	r3, [r3, #8]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d111      	bne.n	8004d58 <HAL_RCC_OscConfig+0x4ac>
 8004d34:	4b06      	ldr	r3, [pc, #24]	@ (8004d50 <HAL_RCC_OscConfig+0x4a4>)
 8004d36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d38:	4a05      	ldr	r2, [pc, #20]	@ (8004d50 <HAL_RCC_OscConfig+0x4a4>)
 8004d3a:	f023 0301 	bic.w	r3, r3, #1
 8004d3e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d40:	4b03      	ldr	r3, [pc, #12]	@ (8004d50 <HAL_RCC_OscConfig+0x4a4>)
 8004d42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d44:	4a02      	ldr	r2, [pc, #8]	@ (8004d50 <HAL_RCC_OscConfig+0x4a4>)
 8004d46:	f023 0304 	bic.w	r3, r3, #4
 8004d4a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d4c:	e021      	b.n	8004d92 <HAL_RCC_OscConfig+0x4e6>
 8004d4e:	bf00      	nop
 8004d50:	58024400 	.word	0x58024400
 8004d54:	58024800 	.word	0x58024800
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	2b05      	cmp	r3, #5
 8004d5e:	d10c      	bne.n	8004d7a <HAL_RCC_OscConfig+0x4ce>
 8004d60:	4b83      	ldr	r3, [pc, #524]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004d62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d64:	4a82      	ldr	r2, [pc, #520]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004d66:	f043 0304 	orr.w	r3, r3, #4
 8004d6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d6c:	4b80      	ldr	r3, [pc, #512]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004d6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d70:	4a7f      	ldr	r2, [pc, #508]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004d72:	f043 0301 	orr.w	r3, r3, #1
 8004d76:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d78:	e00b      	b.n	8004d92 <HAL_RCC_OscConfig+0x4e6>
 8004d7a:	4b7d      	ldr	r3, [pc, #500]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004d7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d7e:	4a7c      	ldr	r2, [pc, #496]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004d80:	f023 0301 	bic.w	r3, r3, #1
 8004d84:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d86:	4b7a      	ldr	r3, [pc, #488]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004d88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d8a:	4a79      	ldr	r2, [pc, #484]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004d8c:	f023 0304 	bic.w	r3, r3, #4
 8004d90:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d015      	beq.n	8004dc6 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d9a:	f7fc fbd9 	bl	8001550 <HAL_GetTick>
 8004d9e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004da0:	e00a      	b.n	8004db8 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004da2:	f7fc fbd5 	bl	8001550 <HAL_GetTick>
 8004da6:	4602      	mov	r2, r0
 8004da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004daa:	1ad3      	subs	r3, r2, r3
 8004dac:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d901      	bls.n	8004db8 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8004db4:	2303      	movs	r3, #3
 8004db6:	e14b      	b.n	8005050 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004db8:	4b6d      	ldr	r3, [pc, #436]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004dba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dbc:	f003 0302 	and.w	r3, r3, #2
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d0ee      	beq.n	8004da2 <HAL_RCC_OscConfig+0x4f6>
 8004dc4:	e014      	b.n	8004df0 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dc6:	f7fc fbc3 	bl	8001550 <HAL_GetTick>
 8004dca:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004dcc:	e00a      	b.n	8004de4 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dce:	f7fc fbbf 	bl	8001550 <HAL_GetTick>
 8004dd2:	4602      	mov	r2, r0
 8004dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dd6:	1ad3      	subs	r3, r2, r3
 8004dd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d901      	bls.n	8004de4 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8004de0:	2303      	movs	r3, #3
 8004de2:	e135      	b.n	8005050 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004de4:	4b62      	ldr	r3, [pc, #392]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004de6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004de8:	f003 0302 	and.w	r3, r3, #2
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d1ee      	bne.n	8004dce <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	f000 812a 	beq.w	800504e <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004dfa:	4b5d      	ldr	r3, [pc, #372]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004dfc:	691b      	ldr	r3, [r3, #16]
 8004dfe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004e02:	2b18      	cmp	r3, #24
 8004e04:	f000 80ba 	beq.w	8004f7c <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e0c:	2b02      	cmp	r3, #2
 8004e0e:	f040 8095 	bne.w	8004f3c <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e12:	4b57      	ldr	r3, [pc, #348]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a56      	ldr	r2, [pc, #344]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004e18:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e1e:	f7fc fb97 	bl	8001550 <HAL_GetTick>
 8004e22:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004e24:	e008      	b.n	8004e38 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e26:	f7fc fb93 	bl	8001550 <HAL_GetTick>
 8004e2a:	4602      	mov	r2, r0
 8004e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e2e:	1ad3      	subs	r3, r2, r3
 8004e30:	2b02      	cmp	r3, #2
 8004e32:	d901      	bls.n	8004e38 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8004e34:	2303      	movs	r3, #3
 8004e36:	e10b      	b.n	8005050 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004e38:	4b4d      	ldr	r3, [pc, #308]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d1f0      	bne.n	8004e26 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004e44:	4b4a      	ldr	r3, [pc, #296]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004e46:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004e48:	4b4a      	ldr	r3, [pc, #296]	@ (8004f74 <HAL_RCC_OscConfig+0x6c8>)
 8004e4a:	4013      	ands	r3, r2
 8004e4c:	687a      	ldr	r2, [r7, #4]
 8004e4e:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004e50:	687a      	ldr	r2, [r7, #4]
 8004e52:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004e54:	0112      	lsls	r2, r2, #4
 8004e56:	430a      	orrs	r2, r1
 8004e58:	4945      	ldr	r1, [pc, #276]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	628b      	str	r3, [r1, #40]	@ 0x28
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e62:	3b01      	subs	r3, #1
 8004e64:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e6c:	3b01      	subs	r3, #1
 8004e6e:	025b      	lsls	r3, r3, #9
 8004e70:	b29b      	uxth	r3, r3
 8004e72:	431a      	orrs	r2, r3
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e78:	3b01      	subs	r3, #1
 8004e7a:	041b      	lsls	r3, r3, #16
 8004e7c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004e80:	431a      	orrs	r2, r3
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e86:	3b01      	subs	r3, #1
 8004e88:	061b      	lsls	r3, r3, #24
 8004e8a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004e8e:	4938      	ldr	r1, [pc, #224]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004e90:	4313      	orrs	r3, r2
 8004e92:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8004e94:	4b36      	ldr	r3, [pc, #216]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004e96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e98:	4a35      	ldr	r2, [pc, #212]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004e9a:	f023 0301 	bic.w	r3, r3, #1
 8004e9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004ea0:	4b33      	ldr	r3, [pc, #204]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004ea2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004ea4:	4b34      	ldr	r3, [pc, #208]	@ (8004f78 <HAL_RCC_OscConfig+0x6cc>)
 8004ea6:	4013      	ands	r3, r2
 8004ea8:	687a      	ldr	r2, [r7, #4]
 8004eaa:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004eac:	00d2      	lsls	r2, r2, #3
 8004eae:	4930      	ldr	r1, [pc, #192]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004eb4:	4b2e      	ldr	r3, [pc, #184]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eb8:	f023 020c 	bic.w	r2, r3, #12
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ec0:	492b      	ldr	r1, [pc, #172]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004ec6:	4b2a      	ldr	r3, [pc, #168]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004ec8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eca:	f023 0202 	bic.w	r2, r3, #2
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ed2:	4927      	ldr	r1, [pc, #156]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004ed8:	4b25      	ldr	r3, [pc, #148]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004eda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004edc:	4a24      	ldr	r2, [pc, #144]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004ede:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ee2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ee4:	4b22      	ldr	r3, [pc, #136]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ee8:	4a21      	ldr	r2, [pc, #132]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004eea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004eee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004ef0:	4b1f      	ldr	r3, [pc, #124]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004ef2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ef4:	4a1e      	ldr	r2, [pc, #120]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004ef6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004efa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8004efc:	4b1c      	ldr	r3, [pc, #112]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004efe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f00:	4a1b      	ldr	r2, [pc, #108]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004f02:	f043 0301 	orr.w	r3, r3, #1
 8004f06:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f08:	4b19      	ldr	r3, [pc, #100]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a18      	ldr	r2, [pc, #96]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004f0e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f14:	f7fc fb1c 	bl	8001550 <HAL_GetTick>
 8004f18:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004f1a:	e008      	b.n	8004f2e <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f1c:	f7fc fb18 	bl	8001550 <HAL_GetTick>
 8004f20:	4602      	mov	r2, r0
 8004f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f24:	1ad3      	subs	r3, r2, r3
 8004f26:	2b02      	cmp	r3, #2
 8004f28:	d901      	bls.n	8004f2e <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8004f2a:	2303      	movs	r3, #3
 8004f2c:	e090      	b.n	8005050 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004f2e:	4b10      	ldr	r3, [pc, #64]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d0f0      	beq.n	8004f1c <HAL_RCC_OscConfig+0x670>
 8004f3a:	e088      	b.n	800504e <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f3c:	4b0c      	ldr	r3, [pc, #48]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4a0b      	ldr	r2, [pc, #44]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004f42:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004f46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f48:	f7fc fb02 	bl	8001550 <HAL_GetTick>
 8004f4c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004f4e:	e008      	b.n	8004f62 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f50:	f7fc fafe 	bl	8001550 <HAL_GetTick>
 8004f54:	4602      	mov	r2, r0
 8004f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f58:	1ad3      	subs	r3, r2, r3
 8004f5a:	2b02      	cmp	r3, #2
 8004f5c:	d901      	bls.n	8004f62 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8004f5e:	2303      	movs	r3, #3
 8004f60:	e076      	b.n	8005050 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004f62:	4b03      	ldr	r3, [pc, #12]	@ (8004f70 <HAL_RCC_OscConfig+0x6c4>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d1f0      	bne.n	8004f50 <HAL_RCC_OscConfig+0x6a4>
 8004f6e:	e06e      	b.n	800504e <HAL_RCC_OscConfig+0x7a2>
 8004f70:	58024400 	.word	0x58024400
 8004f74:	fffffc0c 	.word	0xfffffc0c
 8004f78:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004f7c:	4b36      	ldr	r3, [pc, #216]	@ (8005058 <HAL_RCC_OscConfig+0x7ac>)
 8004f7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f80:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004f82:	4b35      	ldr	r3, [pc, #212]	@ (8005058 <HAL_RCC_OscConfig+0x7ac>)
 8004f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f86:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f8c:	2b01      	cmp	r3, #1
 8004f8e:	d031      	beq.n	8004ff4 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f90:	693b      	ldr	r3, [r7, #16]
 8004f92:	f003 0203 	and.w	r2, r3, #3
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	d12a      	bne.n	8004ff4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004f9e:	693b      	ldr	r3, [r7, #16]
 8004fa0:	091b      	lsrs	r3, r3, #4
 8004fa2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004faa:	429a      	cmp	r2, r3
 8004fac:	d122      	bne.n	8004ff4 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fb8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004fba:	429a      	cmp	r2, r3
 8004fbc:	d11a      	bne.n	8004ff4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	0a5b      	lsrs	r3, r3, #9
 8004fc2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fca:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	d111      	bne.n	8004ff4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	0c1b      	lsrs	r3, r3, #16
 8004fd4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fdc:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004fde:	429a      	cmp	r2, r3
 8004fe0:	d108      	bne.n	8004ff4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	0e1b      	lsrs	r3, r3, #24
 8004fe6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fee:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004ff0:	429a      	cmp	r2, r3
 8004ff2:	d001      	beq.n	8004ff8 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	e02b      	b.n	8005050 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004ff8:	4b17      	ldr	r3, [pc, #92]	@ (8005058 <HAL_RCC_OscConfig+0x7ac>)
 8004ffa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ffc:	08db      	lsrs	r3, r3, #3
 8004ffe:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005002:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005008:	693a      	ldr	r2, [r7, #16]
 800500a:	429a      	cmp	r2, r3
 800500c:	d01f      	beq.n	800504e <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800500e:	4b12      	ldr	r3, [pc, #72]	@ (8005058 <HAL_RCC_OscConfig+0x7ac>)
 8005010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005012:	4a11      	ldr	r2, [pc, #68]	@ (8005058 <HAL_RCC_OscConfig+0x7ac>)
 8005014:	f023 0301 	bic.w	r3, r3, #1
 8005018:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800501a:	f7fc fa99 	bl	8001550 <HAL_GetTick>
 800501e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005020:	bf00      	nop
 8005022:	f7fc fa95 	bl	8001550 <HAL_GetTick>
 8005026:	4602      	mov	r2, r0
 8005028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800502a:	4293      	cmp	r3, r2
 800502c:	d0f9      	beq.n	8005022 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800502e:	4b0a      	ldr	r3, [pc, #40]	@ (8005058 <HAL_RCC_OscConfig+0x7ac>)
 8005030:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005032:	4b0a      	ldr	r3, [pc, #40]	@ (800505c <HAL_RCC_OscConfig+0x7b0>)
 8005034:	4013      	ands	r3, r2
 8005036:	687a      	ldr	r2, [r7, #4]
 8005038:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800503a:	00d2      	lsls	r2, r2, #3
 800503c:	4906      	ldr	r1, [pc, #24]	@ (8005058 <HAL_RCC_OscConfig+0x7ac>)
 800503e:	4313      	orrs	r3, r2
 8005040:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8005042:	4b05      	ldr	r3, [pc, #20]	@ (8005058 <HAL_RCC_OscConfig+0x7ac>)
 8005044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005046:	4a04      	ldr	r2, [pc, #16]	@ (8005058 <HAL_RCC_OscConfig+0x7ac>)
 8005048:	f043 0301 	orr.w	r3, r3, #1
 800504c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800504e:	2300      	movs	r3, #0
}
 8005050:	4618      	mov	r0, r3
 8005052:	3730      	adds	r7, #48	@ 0x30
 8005054:	46bd      	mov	sp, r7
 8005056:	bd80      	pop	{r7, pc}
 8005058:	58024400 	.word	0x58024400
 800505c:	ffff0007 	.word	0xffff0007

08005060 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b086      	sub	sp, #24
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
 8005068:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d101      	bne.n	8005074 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005070:	2301      	movs	r3, #1
 8005072:	e19c      	b.n	80053ae <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005074:	4b8a      	ldr	r3, [pc, #552]	@ (80052a0 <HAL_RCC_ClockConfig+0x240>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f003 030f 	and.w	r3, r3, #15
 800507c:	683a      	ldr	r2, [r7, #0]
 800507e:	429a      	cmp	r2, r3
 8005080:	d910      	bls.n	80050a4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005082:	4b87      	ldr	r3, [pc, #540]	@ (80052a0 <HAL_RCC_ClockConfig+0x240>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f023 020f 	bic.w	r2, r3, #15
 800508a:	4985      	ldr	r1, [pc, #532]	@ (80052a0 <HAL_RCC_ClockConfig+0x240>)
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	4313      	orrs	r3, r2
 8005090:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005092:	4b83      	ldr	r3, [pc, #524]	@ (80052a0 <HAL_RCC_ClockConfig+0x240>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f003 030f 	and.w	r3, r3, #15
 800509a:	683a      	ldr	r2, [r7, #0]
 800509c:	429a      	cmp	r2, r3
 800509e:	d001      	beq.n	80050a4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80050a0:	2301      	movs	r3, #1
 80050a2:	e184      	b.n	80053ae <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f003 0304 	and.w	r3, r3, #4
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d010      	beq.n	80050d2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	691a      	ldr	r2, [r3, #16]
 80050b4:	4b7b      	ldr	r3, [pc, #492]	@ (80052a4 <HAL_RCC_ClockConfig+0x244>)
 80050b6:	699b      	ldr	r3, [r3, #24]
 80050b8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80050bc:	429a      	cmp	r2, r3
 80050be:	d908      	bls.n	80050d2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80050c0:	4b78      	ldr	r3, [pc, #480]	@ (80052a4 <HAL_RCC_ClockConfig+0x244>)
 80050c2:	699b      	ldr	r3, [r3, #24]
 80050c4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	691b      	ldr	r3, [r3, #16]
 80050cc:	4975      	ldr	r1, [pc, #468]	@ (80052a4 <HAL_RCC_ClockConfig+0x244>)
 80050ce:	4313      	orrs	r3, r2
 80050d0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f003 0308 	and.w	r3, r3, #8
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d010      	beq.n	8005100 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	695a      	ldr	r2, [r3, #20]
 80050e2:	4b70      	ldr	r3, [pc, #448]	@ (80052a4 <HAL_RCC_ClockConfig+0x244>)
 80050e4:	69db      	ldr	r3, [r3, #28]
 80050e6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80050ea:	429a      	cmp	r2, r3
 80050ec:	d908      	bls.n	8005100 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80050ee:	4b6d      	ldr	r3, [pc, #436]	@ (80052a4 <HAL_RCC_ClockConfig+0x244>)
 80050f0:	69db      	ldr	r3, [r3, #28]
 80050f2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	695b      	ldr	r3, [r3, #20]
 80050fa:	496a      	ldr	r1, [pc, #424]	@ (80052a4 <HAL_RCC_ClockConfig+0x244>)
 80050fc:	4313      	orrs	r3, r2
 80050fe:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f003 0310 	and.w	r3, r3, #16
 8005108:	2b00      	cmp	r3, #0
 800510a:	d010      	beq.n	800512e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	699a      	ldr	r2, [r3, #24]
 8005110:	4b64      	ldr	r3, [pc, #400]	@ (80052a4 <HAL_RCC_ClockConfig+0x244>)
 8005112:	69db      	ldr	r3, [r3, #28]
 8005114:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005118:	429a      	cmp	r2, r3
 800511a:	d908      	bls.n	800512e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800511c:	4b61      	ldr	r3, [pc, #388]	@ (80052a4 <HAL_RCC_ClockConfig+0x244>)
 800511e:	69db      	ldr	r3, [r3, #28]
 8005120:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	699b      	ldr	r3, [r3, #24]
 8005128:	495e      	ldr	r1, [pc, #376]	@ (80052a4 <HAL_RCC_ClockConfig+0x244>)
 800512a:	4313      	orrs	r3, r2
 800512c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f003 0320 	and.w	r3, r3, #32
 8005136:	2b00      	cmp	r3, #0
 8005138:	d010      	beq.n	800515c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	69da      	ldr	r2, [r3, #28]
 800513e:	4b59      	ldr	r3, [pc, #356]	@ (80052a4 <HAL_RCC_ClockConfig+0x244>)
 8005140:	6a1b      	ldr	r3, [r3, #32]
 8005142:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005146:	429a      	cmp	r2, r3
 8005148:	d908      	bls.n	800515c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800514a:	4b56      	ldr	r3, [pc, #344]	@ (80052a4 <HAL_RCC_ClockConfig+0x244>)
 800514c:	6a1b      	ldr	r3, [r3, #32]
 800514e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	69db      	ldr	r3, [r3, #28]
 8005156:	4953      	ldr	r1, [pc, #332]	@ (80052a4 <HAL_RCC_ClockConfig+0x244>)
 8005158:	4313      	orrs	r3, r2
 800515a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f003 0302 	and.w	r3, r3, #2
 8005164:	2b00      	cmp	r3, #0
 8005166:	d010      	beq.n	800518a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	68da      	ldr	r2, [r3, #12]
 800516c:	4b4d      	ldr	r3, [pc, #308]	@ (80052a4 <HAL_RCC_ClockConfig+0x244>)
 800516e:	699b      	ldr	r3, [r3, #24]
 8005170:	f003 030f 	and.w	r3, r3, #15
 8005174:	429a      	cmp	r2, r3
 8005176:	d908      	bls.n	800518a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005178:	4b4a      	ldr	r3, [pc, #296]	@ (80052a4 <HAL_RCC_ClockConfig+0x244>)
 800517a:	699b      	ldr	r3, [r3, #24]
 800517c:	f023 020f 	bic.w	r2, r3, #15
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	68db      	ldr	r3, [r3, #12]
 8005184:	4947      	ldr	r1, [pc, #284]	@ (80052a4 <HAL_RCC_ClockConfig+0x244>)
 8005186:	4313      	orrs	r3, r2
 8005188:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f003 0301 	and.w	r3, r3, #1
 8005192:	2b00      	cmp	r3, #0
 8005194:	d055      	beq.n	8005242 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005196:	4b43      	ldr	r3, [pc, #268]	@ (80052a4 <HAL_RCC_ClockConfig+0x244>)
 8005198:	699b      	ldr	r3, [r3, #24]
 800519a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	689b      	ldr	r3, [r3, #8]
 80051a2:	4940      	ldr	r1, [pc, #256]	@ (80052a4 <HAL_RCC_ClockConfig+0x244>)
 80051a4:	4313      	orrs	r3, r2
 80051a6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	2b02      	cmp	r3, #2
 80051ae:	d107      	bne.n	80051c0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80051b0:	4b3c      	ldr	r3, [pc, #240]	@ (80052a4 <HAL_RCC_ClockConfig+0x244>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d121      	bne.n	8005200 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80051bc:	2301      	movs	r3, #1
 80051be:	e0f6      	b.n	80053ae <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	2b03      	cmp	r3, #3
 80051c6:	d107      	bne.n	80051d8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80051c8:	4b36      	ldr	r3, [pc, #216]	@ (80052a4 <HAL_RCC_ClockConfig+0x244>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d115      	bne.n	8005200 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80051d4:	2301      	movs	r3, #1
 80051d6:	e0ea      	b.n	80053ae <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	685b      	ldr	r3, [r3, #4]
 80051dc:	2b01      	cmp	r3, #1
 80051de:	d107      	bne.n	80051f0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80051e0:	4b30      	ldr	r3, [pc, #192]	@ (80052a4 <HAL_RCC_ClockConfig+0x244>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d109      	bne.n	8005200 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80051ec:	2301      	movs	r3, #1
 80051ee:	e0de      	b.n	80053ae <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80051f0:	4b2c      	ldr	r3, [pc, #176]	@ (80052a4 <HAL_RCC_ClockConfig+0x244>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f003 0304 	and.w	r3, r3, #4
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d101      	bne.n	8005200 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80051fc:	2301      	movs	r3, #1
 80051fe:	e0d6      	b.n	80053ae <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005200:	4b28      	ldr	r3, [pc, #160]	@ (80052a4 <HAL_RCC_ClockConfig+0x244>)
 8005202:	691b      	ldr	r3, [r3, #16]
 8005204:	f023 0207 	bic.w	r2, r3, #7
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	4925      	ldr	r1, [pc, #148]	@ (80052a4 <HAL_RCC_ClockConfig+0x244>)
 800520e:	4313      	orrs	r3, r2
 8005210:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005212:	f7fc f99d 	bl	8001550 <HAL_GetTick>
 8005216:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005218:	e00a      	b.n	8005230 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800521a:	f7fc f999 	bl	8001550 <HAL_GetTick>
 800521e:	4602      	mov	r2, r0
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	1ad3      	subs	r3, r2, r3
 8005224:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005228:	4293      	cmp	r3, r2
 800522a:	d901      	bls.n	8005230 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800522c:	2303      	movs	r3, #3
 800522e:	e0be      	b.n	80053ae <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005230:	4b1c      	ldr	r3, [pc, #112]	@ (80052a4 <HAL_RCC_ClockConfig+0x244>)
 8005232:	691b      	ldr	r3, [r3, #16]
 8005234:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	00db      	lsls	r3, r3, #3
 800523e:	429a      	cmp	r2, r3
 8005240:	d1eb      	bne.n	800521a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f003 0302 	and.w	r3, r3, #2
 800524a:	2b00      	cmp	r3, #0
 800524c:	d010      	beq.n	8005270 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	68da      	ldr	r2, [r3, #12]
 8005252:	4b14      	ldr	r3, [pc, #80]	@ (80052a4 <HAL_RCC_ClockConfig+0x244>)
 8005254:	699b      	ldr	r3, [r3, #24]
 8005256:	f003 030f 	and.w	r3, r3, #15
 800525a:	429a      	cmp	r2, r3
 800525c:	d208      	bcs.n	8005270 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800525e:	4b11      	ldr	r3, [pc, #68]	@ (80052a4 <HAL_RCC_ClockConfig+0x244>)
 8005260:	699b      	ldr	r3, [r3, #24]
 8005262:	f023 020f 	bic.w	r2, r3, #15
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	68db      	ldr	r3, [r3, #12]
 800526a:	490e      	ldr	r1, [pc, #56]	@ (80052a4 <HAL_RCC_ClockConfig+0x244>)
 800526c:	4313      	orrs	r3, r2
 800526e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005270:	4b0b      	ldr	r3, [pc, #44]	@ (80052a0 <HAL_RCC_ClockConfig+0x240>)
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f003 030f 	and.w	r3, r3, #15
 8005278:	683a      	ldr	r2, [r7, #0]
 800527a:	429a      	cmp	r2, r3
 800527c:	d214      	bcs.n	80052a8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800527e:	4b08      	ldr	r3, [pc, #32]	@ (80052a0 <HAL_RCC_ClockConfig+0x240>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f023 020f 	bic.w	r2, r3, #15
 8005286:	4906      	ldr	r1, [pc, #24]	@ (80052a0 <HAL_RCC_ClockConfig+0x240>)
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	4313      	orrs	r3, r2
 800528c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800528e:	4b04      	ldr	r3, [pc, #16]	@ (80052a0 <HAL_RCC_ClockConfig+0x240>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f003 030f 	and.w	r3, r3, #15
 8005296:	683a      	ldr	r2, [r7, #0]
 8005298:	429a      	cmp	r2, r3
 800529a:	d005      	beq.n	80052a8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800529c:	2301      	movs	r3, #1
 800529e:	e086      	b.n	80053ae <HAL_RCC_ClockConfig+0x34e>
 80052a0:	52002000 	.word	0x52002000
 80052a4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f003 0304 	and.w	r3, r3, #4
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d010      	beq.n	80052d6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	691a      	ldr	r2, [r3, #16]
 80052b8:	4b3f      	ldr	r3, [pc, #252]	@ (80053b8 <HAL_RCC_ClockConfig+0x358>)
 80052ba:	699b      	ldr	r3, [r3, #24]
 80052bc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d208      	bcs.n	80052d6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80052c4:	4b3c      	ldr	r3, [pc, #240]	@ (80053b8 <HAL_RCC_ClockConfig+0x358>)
 80052c6:	699b      	ldr	r3, [r3, #24]
 80052c8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	691b      	ldr	r3, [r3, #16]
 80052d0:	4939      	ldr	r1, [pc, #228]	@ (80053b8 <HAL_RCC_ClockConfig+0x358>)
 80052d2:	4313      	orrs	r3, r2
 80052d4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f003 0308 	and.w	r3, r3, #8
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d010      	beq.n	8005304 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	695a      	ldr	r2, [r3, #20]
 80052e6:	4b34      	ldr	r3, [pc, #208]	@ (80053b8 <HAL_RCC_ClockConfig+0x358>)
 80052e8:	69db      	ldr	r3, [r3, #28]
 80052ea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80052ee:	429a      	cmp	r2, r3
 80052f0:	d208      	bcs.n	8005304 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80052f2:	4b31      	ldr	r3, [pc, #196]	@ (80053b8 <HAL_RCC_ClockConfig+0x358>)
 80052f4:	69db      	ldr	r3, [r3, #28]
 80052f6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	695b      	ldr	r3, [r3, #20]
 80052fe:	492e      	ldr	r1, [pc, #184]	@ (80053b8 <HAL_RCC_ClockConfig+0x358>)
 8005300:	4313      	orrs	r3, r2
 8005302:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f003 0310 	and.w	r3, r3, #16
 800530c:	2b00      	cmp	r3, #0
 800530e:	d010      	beq.n	8005332 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	699a      	ldr	r2, [r3, #24]
 8005314:	4b28      	ldr	r3, [pc, #160]	@ (80053b8 <HAL_RCC_ClockConfig+0x358>)
 8005316:	69db      	ldr	r3, [r3, #28]
 8005318:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800531c:	429a      	cmp	r2, r3
 800531e:	d208      	bcs.n	8005332 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005320:	4b25      	ldr	r3, [pc, #148]	@ (80053b8 <HAL_RCC_ClockConfig+0x358>)
 8005322:	69db      	ldr	r3, [r3, #28]
 8005324:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	699b      	ldr	r3, [r3, #24]
 800532c:	4922      	ldr	r1, [pc, #136]	@ (80053b8 <HAL_RCC_ClockConfig+0x358>)
 800532e:	4313      	orrs	r3, r2
 8005330:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f003 0320 	and.w	r3, r3, #32
 800533a:	2b00      	cmp	r3, #0
 800533c:	d010      	beq.n	8005360 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	69da      	ldr	r2, [r3, #28]
 8005342:	4b1d      	ldr	r3, [pc, #116]	@ (80053b8 <HAL_RCC_ClockConfig+0x358>)
 8005344:	6a1b      	ldr	r3, [r3, #32]
 8005346:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800534a:	429a      	cmp	r2, r3
 800534c:	d208      	bcs.n	8005360 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800534e:	4b1a      	ldr	r3, [pc, #104]	@ (80053b8 <HAL_RCC_ClockConfig+0x358>)
 8005350:	6a1b      	ldr	r3, [r3, #32]
 8005352:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	69db      	ldr	r3, [r3, #28]
 800535a:	4917      	ldr	r1, [pc, #92]	@ (80053b8 <HAL_RCC_ClockConfig+0x358>)
 800535c:	4313      	orrs	r3, r2
 800535e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005360:	f000 f834 	bl	80053cc <HAL_RCC_GetSysClockFreq>
 8005364:	4602      	mov	r2, r0
 8005366:	4b14      	ldr	r3, [pc, #80]	@ (80053b8 <HAL_RCC_ClockConfig+0x358>)
 8005368:	699b      	ldr	r3, [r3, #24]
 800536a:	0a1b      	lsrs	r3, r3, #8
 800536c:	f003 030f 	and.w	r3, r3, #15
 8005370:	4912      	ldr	r1, [pc, #72]	@ (80053bc <HAL_RCC_ClockConfig+0x35c>)
 8005372:	5ccb      	ldrb	r3, [r1, r3]
 8005374:	f003 031f 	and.w	r3, r3, #31
 8005378:	fa22 f303 	lsr.w	r3, r2, r3
 800537c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800537e:	4b0e      	ldr	r3, [pc, #56]	@ (80053b8 <HAL_RCC_ClockConfig+0x358>)
 8005380:	699b      	ldr	r3, [r3, #24]
 8005382:	f003 030f 	and.w	r3, r3, #15
 8005386:	4a0d      	ldr	r2, [pc, #52]	@ (80053bc <HAL_RCC_ClockConfig+0x35c>)
 8005388:	5cd3      	ldrb	r3, [r2, r3]
 800538a:	f003 031f 	and.w	r3, r3, #31
 800538e:	693a      	ldr	r2, [r7, #16]
 8005390:	fa22 f303 	lsr.w	r3, r2, r3
 8005394:	4a0a      	ldr	r2, [pc, #40]	@ (80053c0 <HAL_RCC_ClockConfig+0x360>)
 8005396:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005398:	4a0a      	ldr	r2, [pc, #40]	@ (80053c4 <HAL_RCC_ClockConfig+0x364>)
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800539e:	4b0a      	ldr	r3, [pc, #40]	@ (80053c8 <HAL_RCC_ClockConfig+0x368>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4618      	mov	r0, r3
 80053a4:	f7fc f88a 	bl	80014bc <HAL_InitTick>
 80053a8:	4603      	mov	r3, r0
 80053aa:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80053ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	3718      	adds	r7, #24
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}
 80053b6:	bf00      	nop
 80053b8:	58024400 	.word	0x58024400
 80053bc:	0800b434 	.word	0x0800b434
 80053c0:	24000004 	.word	0x24000004
 80053c4:	24000000 	.word	0x24000000
 80053c8:	24000008 	.word	0x24000008

080053cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b089      	sub	sp, #36	@ 0x24
 80053d0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80053d2:	4bb3      	ldr	r3, [pc, #716]	@ (80056a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80053d4:	691b      	ldr	r3, [r3, #16]
 80053d6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80053da:	2b18      	cmp	r3, #24
 80053dc:	f200 8155 	bhi.w	800568a <HAL_RCC_GetSysClockFreq+0x2be>
 80053e0:	a201      	add	r2, pc, #4	@ (adr r2, 80053e8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80053e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053e6:	bf00      	nop
 80053e8:	0800544d 	.word	0x0800544d
 80053ec:	0800568b 	.word	0x0800568b
 80053f0:	0800568b 	.word	0x0800568b
 80053f4:	0800568b 	.word	0x0800568b
 80053f8:	0800568b 	.word	0x0800568b
 80053fc:	0800568b 	.word	0x0800568b
 8005400:	0800568b 	.word	0x0800568b
 8005404:	0800568b 	.word	0x0800568b
 8005408:	08005473 	.word	0x08005473
 800540c:	0800568b 	.word	0x0800568b
 8005410:	0800568b 	.word	0x0800568b
 8005414:	0800568b 	.word	0x0800568b
 8005418:	0800568b 	.word	0x0800568b
 800541c:	0800568b 	.word	0x0800568b
 8005420:	0800568b 	.word	0x0800568b
 8005424:	0800568b 	.word	0x0800568b
 8005428:	08005479 	.word	0x08005479
 800542c:	0800568b 	.word	0x0800568b
 8005430:	0800568b 	.word	0x0800568b
 8005434:	0800568b 	.word	0x0800568b
 8005438:	0800568b 	.word	0x0800568b
 800543c:	0800568b 	.word	0x0800568b
 8005440:	0800568b 	.word	0x0800568b
 8005444:	0800568b 	.word	0x0800568b
 8005448:	0800547f 	.word	0x0800547f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800544c:	4b94      	ldr	r3, [pc, #592]	@ (80056a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f003 0320 	and.w	r3, r3, #32
 8005454:	2b00      	cmp	r3, #0
 8005456:	d009      	beq.n	800546c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005458:	4b91      	ldr	r3, [pc, #580]	@ (80056a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	08db      	lsrs	r3, r3, #3
 800545e:	f003 0303 	and.w	r3, r3, #3
 8005462:	4a90      	ldr	r2, [pc, #576]	@ (80056a4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005464:	fa22 f303 	lsr.w	r3, r2, r3
 8005468:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800546a:	e111      	b.n	8005690 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800546c:	4b8d      	ldr	r3, [pc, #564]	@ (80056a4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800546e:	61bb      	str	r3, [r7, #24]
      break;
 8005470:	e10e      	b.n	8005690 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8005472:	4b8d      	ldr	r3, [pc, #564]	@ (80056a8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005474:	61bb      	str	r3, [r7, #24]
      break;
 8005476:	e10b      	b.n	8005690 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8005478:	4b8c      	ldr	r3, [pc, #560]	@ (80056ac <HAL_RCC_GetSysClockFreq+0x2e0>)
 800547a:	61bb      	str	r3, [r7, #24]
      break;
 800547c:	e108      	b.n	8005690 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800547e:	4b88      	ldr	r3, [pc, #544]	@ (80056a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005482:	f003 0303 	and.w	r3, r3, #3
 8005486:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8005488:	4b85      	ldr	r3, [pc, #532]	@ (80056a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800548a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800548c:	091b      	lsrs	r3, r3, #4
 800548e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005492:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005494:	4b82      	ldr	r3, [pc, #520]	@ (80056a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005498:	f003 0301 	and.w	r3, r3, #1
 800549c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800549e:	4b80      	ldr	r3, [pc, #512]	@ (80056a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80054a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054a2:	08db      	lsrs	r3, r3, #3
 80054a4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80054a8:	68fa      	ldr	r2, [r7, #12]
 80054aa:	fb02 f303 	mul.w	r3, r2, r3
 80054ae:	ee07 3a90 	vmov	s15, r3
 80054b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054b6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	f000 80e1 	beq.w	8005684 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80054c2:	697b      	ldr	r3, [r7, #20]
 80054c4:	2b02      	cmp	r3, #2
 80054c6:	f000 8083 	beq.w	80055d0 <HAL_RCC_GetSysClockFreq+0x204>
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	2b02      	cmp	r3, #2
 80054ce:	f200 80a1 	bhi.w	8005614 <HAL_RCC_GetSysClockFreq+0x248>
 80054d2:	697b      	ldr	r3, [r7, #20]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d003      	beq.n	80054e0 <HAL_RCC_GetSysClockFreq+0x114>
 80054d8:	697b      	ldr	r3, [r7, #20]
 80054da:	2b01      	cmp	r3, #1
 80054dc:	d056      	beq.n	800558c <HAL_RCC_GetSysClockFreq+0x1c0>
 80054de:	e099      	b.n	8005614 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80054e0:	4b6f      	ldr	r3, [pc, #444]	@ (80056a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f003 0320 	and.w	r3, r3, #32
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d02d      	beq.n	8005548 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80054ec:	4b6c      	ldr	r3, [pc, #432]	@ (80056a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	08db      	lsrs	r3, r3, #3
 80054f2:	f003 0303 	and.w	r3, r3, #3
 80054f6:	4a6b      	ldr	r2, [pc, #428]	@ (80056a4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80054f8:	fa22 f303 	lsr.w	r3, r2, r3
 80054fc:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	ee07 3a90 	vmov	s15, r3
 8005504:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	ee07 3a90 	vmov	s15, r3
 800550e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005512:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005516:	4b62      	ldr	r3, [pc, #392]	@ (80056a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800551a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800551e:	ee07 3a90 	vmov	s15, r3
 8005522:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005526:	ed97 6a02 	vldr	s12, [r7, #8]
 800552a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80056b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800552e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005532:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005536:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800553a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800553e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005542:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8005546:	e087      	b.n	8005658 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005548:	693b      	ldr	r3, [r7, #16]
 800554a:	ee07 3a90 	vmov	s15, r3
 800554e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005552:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80056b4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8005556:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800555a:	4b51      	ldr	r3, [pc, #324]	@ (80056a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800555c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800555e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005562:	ee07 3a90 	vmov	s15, r3
 8005566:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800556a:	ed97 6a02 	vldr	s12, [r7, #8]
 800556e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80056b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005572:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005576:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800557a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800557e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005582:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005586:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800558a:	e065      	b.n	8005658 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800558c:	693b      	ldr	r3, [r7, #16]
 800558e:	ee07 3a90 	vmov	s15, r3
 8005592:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005596:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80056b8 <HAL_RCC_GetSysClockFreq+0x2ec>
 800559a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800559e:	4b40      	ldr	r3, [pc, #256]	@ (80056a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80055a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055a6:	ee07 3a90 	vmov	s15, r3
 80055aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80055ae:	ed97 6a02 	vldr	s12, [r7, #8]
 80055b2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80056b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80055b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80055ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80055be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80055c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80055c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055ca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80055ce:	e043      	b.n	8005658 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	ee07 3a90 	vmov	s15, r3
 80055d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055da:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80056bc <HAL_RCC_GetSysClockFreq+0x2f0>
 80055de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80055e2:	4b2f      	ldr	r3, [pc, #188]	@ (80056a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80055e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055ea:	ee07 3a90 	vmov	s15, r3
 80055ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80055f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80055f6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80056b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80055fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80055fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005602:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005606:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800560a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800560e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005612:	e021      	b.n	8005658 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005614:	693b      	ldr	r3, [r7, #16]
 8005616:	ee07 3a90 	vmov	s15, r3
 800561a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800561e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80056b8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005622:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005626:	4b1e      	ldr	r3, [pc, #120]	@ (80056a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800562a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800562e:	ee07 3a90 	vmov	s15, r3
 8005632:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005636:	ed97 6a02 	vldr	s12, [r7, #8]
 800563a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80056b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800563e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005642:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005646:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800564a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800564e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005652:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005656:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8005658:	4b11      	ldr	r3, [pc, #68]	@ (80056a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800565a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800565c:	0a5b      	lsrs	r3, r3, #9
 800565e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005662:	3301      	adds	r3, #1
 8005664:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	ee07 3a90 	vmov	s15, r3
 800566c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005670:	edd7 6a07 	vldr	s13, [r7, #28]
 8005674:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005678:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800567c:	ee17 3a90 	vmov	r3, s15
 8005680:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8005682:	e005      	b.n	8005690 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8005684:	2300      	movs	r3, #0
 8005686:	61bb      	str	r3, [r7, #24]
      break;
 8005688:	e002      	b.n	8005690 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800568a:	4b07      	ldr	r3, [pc, #28]	@ (80056a8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800568c:	61bb      	str	r3, [r7, #24]
      break;
 800568e:	bf00      	nop
  }

  return sysclockfreq;
 8005690:	69bb      	ldr	r3, [r7, #24]
}
 8005692:	4618      	mov	r0, r3
 8005694:	3724      	adds	r7, #36	@ 0x24
 8005696:	46bd      	mov	sp, r7
 8005698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569c:	4770      	bx	lr
 800569e:	bf00      	nop
 80056a0:	58024400 	.word	0x58024400
 80056a4:	03d09000 	.word	0x03d09000
 80056a8:	003d0900 	.word	0x003d0900
 80056ac:	007a1200 	.word	0x007a1200
 80056b0:	46000000 	.word	0x46000000
 80056b4:	4c742400 	.word	0x4c742400
 80056b8:	4a742400 	.word	0x4a742400
 80056bc:	4af42400 	.word	0x4af42400

080056c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b082      	sub	sp, #8
 80056c4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80056c6:	f7ff fe81 	bl	80053cc <HAL_RCC_GetSysClockFreq>
 80056ca:	4602      	mov	r2, r0
 80056cc:	4b10      	ldr	r3, [pc, #64]	@ (8005710 <HAL_RCC_GetHCLKFreq+0x50>)
 80056ce:	699b      	ldr	r3, [r3, #24]
 80056d0:	0a1b      	lsrs	r3, r3, #8
 80056d2:	f003 030f 	and.w	r3, r3, #15
 80056d6:	490f      	ldr	r1, [pc, #60]	@ (8005714 <HAL_RCC_GetHCLKFreq+0x54>)
 80056d8:	5ccb      	ldrb	r3, [r1, r3]
 80056da:	f003 031f 	and.w	r3, r3, #31
 80056de:	fa22 f303 	lsr.w	r3, r2, r3
 80056e2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80056e4:	4b0a      	ldr	r3, [pc, #40]	@ (8005710 <HAL_RCC_GetHCLKFreq+0x50>)
 80056e6:	699b      	ldr	r3, [r3, #24]
 80056e8:	f003 030f 	and.w	r3, r3, #15
 80056ec:	4a09      	ldr	r2, [pc, #36]	@ (8005714 <HAL_RCC_GetHCLKFreq+0x54>)
 80056ee:	5cd3      	ldrb	r3, [r2, r3]
 80056f0:	f003 031f 	and.w	r3, r3, #31
 80056f4:	687a      	ldr	r2, [r7, #4]
 80056f6:	fa22 f303 	lsr.w	r3, r2, r3
 80056fa:	4a07      	ldr	r2, [pc, #28]	@ (8005718 <HAL_RCC_GetHCLKFreq+0x58>)
 80056fc:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80056fe:	4a07      	ldr	r2, [pc, #28]	@ (800571c <HAL_RCC_GetHCLKFreq+0x5c>)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8005704:	4b04      	ldr	r3, [pc, #16]	@ (8005718 <HAL_RCC_GetHCLKFreq+0x58>)
 8005706:	681b      	ldr	r3, [r3, #0]
}
 8005708:	4618      	mov	r0, r3
 800570a:	3708      	adds	r7, #8
 800570c:	46bd      	mov	sp, r7
 800570e:	bd80      	pop	{r7, pc}
 8005710:	58024400 	.word	0x58024400
 8005714:	0800b434 	.word	0x0800b434
 8005718:	24000004 	.word	0x24000004
 800571c:	24000000 	.word	0x24000000

08005720 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8005724:	f7ff ffcc 	bl	80056c0 <HAL_RCC_GetHCLKFreq>
 8005728:	4602      	mov	r2, r0
 800572a:	4b06      	ldr	r3, [pc, #24]	@ (8005744 <HAL_RCC_GetPCLK1Freq+0x24>)
 800572c:	69db      	ldr	r3, [r3, #28]
 800572e:	091b      	lsrs	r3, r3, #4
 8005730:	f003 0307 	and.w	r3, r3, #7
 8005734:	4904      	ldr	r1, [pc, #16]	@ (8005748 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005736:	5ccb      	ldrb	r3, [r1, r3]
 8005738:	f003 031f 	and.w	r3, r3, #31
 800573c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8005740:	4618      	mov	r0, r3
 8005742:	bd80      	pop	{r7, pc}
 8005744:	58024400 	.word	0x58024400
 8005748:	0800b434 	.word	0x0800b434

0800574c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8005750:	f7ff ffb6 	bl	80056c0 <HAL_RCC_GetHCLKFreq>
 8005754:	4602      	mov	r2, r0
 8005756:	4b06      	ldr	r3, [pc, #24]	@ (8005770 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005758:	69db      	ldr	r3, [r3, #28]
 800575a:	0a1b      	lsrs	r3, r3, #8
 800575c:	f003 0307 	and.w	r3, r3, #7
 8005760:	4904      	ldr	r1, [pc, #16]	@ (8005774 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005762:	5ccb      	ldrb	r3, [r1, r3]
 8005764:	f003 031f 	and.w	r3, r3, #31
 8005768:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800576c:	4618      	mov	r0, r3
 800576e:	bd80      	pop	{r7, pc}
 8005770:	58024400 	.word	0x58024400
 8005774:	0800b434 	.word	0x0800b434

08005778 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005778:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800577c:	b0c6      	sub	sp, #280	@ 0x118
 800577e:	af00      	add	r7, sp, #0
 8005780:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005784:	2300      	movs	r3, #0
 8005786:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800578a:	2300      	movs	r3, #0
 800578c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005790:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005798:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800579c:	2500      	movs	r5, #0
 800579e:	ea54 0305 	orrs.w	r3, r4, r5
 80057a2:	d049      	beq.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80057a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80057aa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80057ae:	d02f      	beq.n	8005810 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80057b0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80057b4:	d828      	bhi.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80057b6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80057ba:	d01a      	beq.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80057bc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80057c0:	d822      	bhi.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d003      	beq.n	80057ce <HAL_RCCEx_PeriphCLKConfig+0x56>
 80057c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80057ca:	d007      	beq.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0x64>
 80057cc:	e01c      	b.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80057ce:	4bab      	ldr	r3, [pc, #684]	@ (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80057d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057d2:	4aaa      	ldr	r2, [pc, #680]	@ (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80057d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80057d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80057da:	e01a      	b.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80057dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057e0:	3308      	adds	r3, #8
 80057e2:	2102      	movs	r1, #2
 80057e4:	4618      	mov	r0, r3
 80057e6:	f001 fc25 	bl	8007034 <RCCEx_PLL2_Config>
 80057ea:	4603      	mov	r3, r0
 80057ec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80057f0:	e00f      	b.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80057f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057f6:	3328      	adds	r3, #40	@ 0x28
 80057f8:	2102      	movs	r1, #2
 80057fa:	4618      	mov	r0, r3
 80057fc:	f001 fccc 	bl	8007198 <RCCEx_PLL3_Config>
 8005800:	4603      	mov	r3, r0
 8005802:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005806:	e004      	b.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005808:	2301      	movs	r3, #1
 800580a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800580e:	e000      	b.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8005810:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005812:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005816:	2b00      	cmp	r3, #0
 8005818:	d10a      	bne.n	8005830 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800581a:	4b98      	ldr	r3, [pc, #608]	@ (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800581c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800581e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005822:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005826:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005828:	4a94      	ldr	r2, [pc, #592]	@ (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800582a:	430b      	orrs	r3, r1
 800582c:	6513      	str	r3, [r2, #80]	@ 0x50
 800582e:	e003      	b.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005830:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005834:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005838:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800583c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005840:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8005844:	f04f 0900 	mov.w	r9, #0
 8005848:	ea58 0309 	orrs.w	r3, r8, r9
 800584c:	d047      	beq.n	80058de <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800584e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005852:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005854:	2b04      	cmp	r3, #4
 8005856:	d82a      	bhi.n	80058ae <HAL_RCCEx_PeriphCLKConfig+0x136>
 8005858:	a201      	add	r2, pc, #4	@ (adr r2, 8005860 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800585a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800585e:	bf00      	nop
 8005860:	08005875 	.word	0x08005875
 8005864:	08005883 	.word	0x08005883
 8005868:	08005899 	.word	0x08005899
 800586c:	080058b7 	.word	0x080058b7
 8005870:	080058b7 	.word	0x080058b7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005874:	4b81      	ldr	r3, [pc, #516]	@ (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005878:	4a80      	ldr	r2, [pc, #512]	@ (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800587a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800587e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005880:	e01a      	b.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005882:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005886:	3308      	adds	r3, #8
 8005888:	2100      	movs	r1, #0
 800588a:	4618      	mov	r0, r3
 800588c:	f001 fbd2 	bl	8007034 <RCCEx_PLL2_Config>
 8005890:	4603      	mov	r3, r0
 8005892:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005896:	e00f      	b.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005898:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800589c:	3328      	adds	r3, #40	@ 0x28
 800589e:	2100      	movs	r1, #0
 80058a0:	4618      	mov	r0, r3
 80058a2:	f001 fc79 	bl	8007198 <RCCEx_PLL3_Config>
 80058a6:	4603      	mov	r3, r0
 80058a8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80058ac:	e004      	b.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80058ae:	2301      	movs	r3, #1
 80058b0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80058b4:	e000      	b.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80058b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058b8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d10a      	bne.n	80058d6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80058c0:	4b6e      	ldr	r3, [pc, #440]	@ (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80058c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058c4:	f023 0107 	bic.w	r1, r3, #7
 80058c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058ce:	4a6b      	ldr	r2, [pc, #428]	@ (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80058d0:	430b      	orrs	r3, r1
 80058d2:	6513      	str	r3, [r2, #80]	@ 0x50
 80058d4:	e003      	b.n	80058de <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058d6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80058da:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80058de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058e6:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 80058ea:	f04f 0b00 	mov.w	fp, #0
 80058ee:	ea5a 030b 	orrs.w	r3, sl, fp
 80058f2:	d05b      	beq.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80058f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058f8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80058fc:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8005900:	d03b      	beq.n	800597a <HAL_RCCEx_PeriphCLKConfig+0x202>
 8005902:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8005906:	d834      	bhi.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8005908:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800590c:	d037      	beq.n	800597e <HAL_RCCEx_PeriphCLKConfig+0x206>
 800590e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005912:	d82e      	bhi.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8005914:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005918:	d033      	beq.n	8005982 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800591a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800591e:	d828      	bhi.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8005920:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005924:	d01a      	beq.n	800595c <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8005926:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800592a:	d822      	bhi.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800592c:	2b00      	cmp	r3, #0
 800592e:	d003      	beq.n	8005938 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8005930:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005934:	d007      	beq.n	8005946 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8005936:	e01c      	b.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005938:	4b50      	ldr	r3, [pc, #320]	@ (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800593a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800593c:	4a4f      	ldr	r2, [pc, #316]	@ (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800593e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005942:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005944:	e01e      	b.n	8005984 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005946:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800594a:	3308      	adds	r3, #8
 800594c:	2100      	movs	r1, #0
 800594e:	4618      	mov	r0, r3
 8005950:	f001 fb70 	bl	8007034 <RCCEx_PLL2_Config>
 8005954:	4603      	mov	r3, r0
 8005956:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800595a:	e013      	b.n	8005984 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800595c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005960:	3328      	adds	r3, #40	@ 0x28
 8005962:	2100      	movs	r1, #0
 8005964:	4618      	mov	r0, r3
 8005966:	f001 fc17 	bl	8007198 <RCCEx_PLL3_Config>
 800596a:	4603      	mov	r3, r0
 800596c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005970:	e008      	b.n	8005984 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005972:	2301      	movs	r3, #1
 8005974:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005978:	e004      	b.n	8005984 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800597a:	bf00      	nop
 800597c:	e002      	b.n	8005984 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800597e:	bf00      	nop
 8005980:	e000      	b.n	8005984 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8005982:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005984:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005988:	2b00      	cmp	r3, #0
 800598a:	d10b      	bne.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800598c:	4b3b      	ldr	r3, [pc, #236]	@ (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800598e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005990:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8005994:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005998:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800599c:	4a37      	ldr	r2, [pc, #220]	@ (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800599e:	430b      	orrs	r3, r1
 80059a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80059a2:	e003      	b.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059a4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80059a8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80059ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059b4:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80059b8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80059bc:	2300      	movs	r3, #0
 80059be:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80059c2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80059c6:	460b      	mov	r3, r1
 80059c8:	4313      	orrs	r3, r2
 80059ca:	d05d      	beq.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80059cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059d0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80059d4:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80059d8:	d03b      	beq.n	8005a52 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80059da:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80059de:	d834      	bhi.n	8005a4a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80059e0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80059e4:	d037      	beq.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 80059e6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80059ea:	d82e      	bhi.n	8005a4a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80059ec:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80059f0:	d033      	beq.n	8005a5a <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 80059f2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80059f6:	d828      	bhi.n	8005a4a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80059f8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80059fc:	d01a      	beq.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 80059fe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005a02:	d822      	bhi.n	8005a4a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d003      	beq.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8005a08:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005a0c:	d007      	beq.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8005a0e:	e01c      	b.n	8005a4a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a10:	4b1a      	ldr	r3, [pc, #104]	@ (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005a12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a14:	4a19      	ldr	r2, [pc, #100]	@ (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005a16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a1a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005a1c:	e01e      	b.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005a1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a22:	3308      	adds	r3, #8
 8005a24:	2100      	movs	r1, #0
 8005a26:	4618      	mov	r0, r3
 8005a28:	f001 fb04 	bl	8007034 <RCCEx_PLL2_Config>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005a32:	e013      	b.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005a34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a38:	3328      	adds	r3, #40	@ 0x28
 8005a3a:	2100      	movs	r1, #0
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	f001 fbab 	bl	8007198 <RCCEx_PLL3_Config>
 8005a42:	4603      	mov	r3, r0
 8005a44:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005a48:	e008      	b.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005a50:	e004      	b.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8005a52:	bf00      	nop
 8005a54:	e002      	b.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8005a56:	bf00      	nop
 8005a58:	e000      	b.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8005a5a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a5c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d10d      	bne.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005a64:	4b05      	ldr	r3, [pc, #20]	@ (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005a66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a68:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005a6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a70:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005a74:	4a01      	ldr	r2, [pc, #4]	@ (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005a76:	430b      	orrs	r3, r1
 8005a78:	6593      	str	r3, [r2, #88]	@ 0x58
 8005a7a:	e005      	b.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8005a7c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a80:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005a84:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005a88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a90:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005a94:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005a98:	2300      	movs	r3, #0
 8005a9a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005a9e:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005aa2:	460b      	mov	r3, r1
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	d03a      	beq.n	8005b1e <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8005aa8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005aae:	2b30      	cmp	r3, #48	@ 0x30
 8005ab0:	d01f      	beq.n	8005af2 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8005ab2:	2b30      	cmp	r3, #48	@ 0x30
 8005ab4:	d819      	bhi.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0x372>
 8005ab6:	2b20      	cmp	r3, #32
 8005ab8:	d00c      	beq.n	8005ad4 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8005aba:	2b20      	cmp	r3, #32
 8005abc:	d815      	bhi.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0x372>
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d019      	beq.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8005ac2:	2b10      	cmp	r3, #16
 8005ac4:	d111      	bne.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ac6:	4baa      	ldr	r3, [pc, #680]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aca:	4aa9      	ldr	r2, [pc, #676]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005acc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ad0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8005ad2:	e011      	b.n	8005af8 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005ad4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ad8:	3308      	adds	r3, #8
 8005ada:	2102      	movs	r1, #2
 8005adc:	4618      	mov	r0, r3
 8005ade:	f001 faa9 	bl	8007034 <RCCEx_PLL2_Config>
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8005ae8:	e006      	b.n	8005af8 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005aea:	2301      	movs	r3, #1
 8005aec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005af0:	e002      	b.n	8005af8 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8005af2:	bf00      	nop
 8005af4:	e000      	b.n	8005af8 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8005af6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005af8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d10a      	bne.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005b00:	4b9b      	ldr	r3, [pc, #620]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005b02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b04:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005b08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b0e:	4a98      	ldr	r2, [pc, #608]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005b10:	430b      	orrs	r3, r1
 8005b12:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005b14:	e003      	b.n	8005b1e <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b16:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005b1a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005b1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b26:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8005b2a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005b2e:	2300      	movs	r3, #0
 8005b30:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005b34:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8005b38:	460b      	mov	r3, r1
 8005b3a:	4313      	orrs	r3, r2
 8005b3c:	d051      	beq.n	8005be2 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8005b3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b44:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b48:	d035      	beq.n	8005bb6 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8005b4a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b4e:	d82e      	bhi.n	8005bae <HAL_RCCEx_PeriphCLKConfig+0x436>
 8005b50:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005b54:	d031      	beq.n	8005bba <HAL_RCCEx_PeriphCLKConfig+0x442>
 8005b56:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005b5a:	d828      	bhi.n	8005bae <HAL_RCCEx_PeriphCLKConfig+0x436>
 8005b5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b60:	d01a      	beq.n	8005b98 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8005b62:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b66:	d822      	bhi.n	8005bae <HAL_RCCEx_PeriphCLKConfig+0x436>
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d003      	beq.n	8005b74 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8005b6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b70:	d007      	beq.n	8005b82 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8005b72:	e01c      	b.n	8005bae <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b74:	4b7e      	ldr	r3, [pc, #504]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005b76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b78:	4a7d      	ldr	r2, [pc, #500]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005b7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b7e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005b80:	e01c      	b.n	8005bbc <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005b82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b86:	3308      	adds	r3, #8
 8005b88:	2100      	movs	r1, #0
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	f001 fa52 	bl	8007034 <RCCEx_PLL2_Config>
 8005b90:	4603      	mov	r3, r0
 8005b92:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005b96:	e011      	b.n	8005bbc <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005b98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b9c:	3328      	adds	r3, #40	@ 0x28
 8005b9e:	2100      	movs	r1, #0
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	f001 faf9 	bl	8007198 <RCCEx_PLL3_Config>
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005bac:	e006      	b.n	8005bbc <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005bae:	2301      	movs	r3, #1
 8005bb0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005bb4:	e002      	b.n	8005bbc <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8005bb6:	bf00      	nop
 8005bb8:	e000      	b.n	8005bbc <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8005bba:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005bbc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d10a      	bne.n	8005bda <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005bc4:	4b6a      	ldr	r3, [pc, #424]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005bc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bc8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005bcc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bd2:	4a67      	ldr	r2, [pc, #412]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005bd4:	430b      	orrs	r3, r1
 8005bd6:	6513      	str	r3, [r2, #80]	@ 0x50
 8005bd8:	e003      	b.n	8005be2 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bda:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005bde:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005be2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bea:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005bee:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005bf8:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8005bfc:	460b      	mov	r3, r1
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	d053      	beq.n	8005caa <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8005c02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c08:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005c0c:	d033      	beq.n	8005c76 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8005c0e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005c12:	d82c      	bhi.n	8005c6e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8005c14:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005c18:	d02f      	beq.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0x502>
 8005c1a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005c1e:	d826      	bhi.n	8005c6e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8005c20:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005c24:	d02b      	beq.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0x506>
 8005c26:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005c2a:	d820      	bhi.n	8005c6e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8005c2c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c30:	d012      	beq.n	8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8005c32:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c36:	d81a      	bhi.n	8005c6e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d022      	beq.n	8005c82 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8005c3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c40:	d115      	bne.n	8005c6e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005c42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c46:	3308      	adds	r3, #8
 8005c48:	2101      	movs	r1, #1
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	f001 f9f2 	bl	8007034 <RCCEx_PLL2_Config>
 8005c50:	4603      	mov	r3, r0
 8005c52:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005c56:	e015      	b.n	8005c84 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005c58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c5c:	3328      	adds	r3, #40	@ 0x28
 8005c5e:	2101      	movs	r1, #1
 8005c60:	4618      	mov	r0, r3
 8005c62:	f001 fa99 	bl	8007198 <RCCEx_PLL3_Config>
 8005c66:	4603      	mov	r3, r0
 8005c68:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005c6c:	e00a      	b.n	8005c84 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005c74:	e006      	b.n	8005c84 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8005c76:	bf00      	nop
 8005c78:	e004      	b.n	8005c84 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8005c7a:	bf00      	nop
 8005c7c:	e002      	b.n	8005c84 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8005c7e:	bf00      	nop
 8005c80:	e000      	b.n	8005c84 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8005c82:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c84:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d10a      	bne.n	8005ca2 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005c8c:	4b38      	ldr	r3, [pc, #224]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005c8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c90:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005c94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c9a:	4a35      	ldr	r2, [pc, #212]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005c9c:	430b      	orrs	r3, r1
 8005c9e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005ca0:	e003      	b.n	8005caa <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ca2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005ca6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005caa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cb2:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005cb6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005cba:	2300      	movs	r3, #0
 8005cbc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005cc0:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005cc4:	460b      	mov	r3, r1
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	d058      	beq.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005cca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005cce:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005cd2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005cd6:	d033      	beq.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8005cd8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005cdc:	d82c      	bhi.n	8005d38 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8005cde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ce2:	d02f      	beq.n	8005d44 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8005ce4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ce8:	d826      	bhi.n	8005d38 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8005cea:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005cee:	d02b      	beq.n	8005d48 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8005cf0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005cf4:	d820      	bhi.n	8005d38 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8005cf6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005cfa:	d012      	beq.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8005cfc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d00:	d81a      	bhi.n	8005d38 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d022      	beq.n	8005d4c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8005d06:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d0a:	d115      	bne.n	8005d38 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005d0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d10:	3308      	adds	r3, #8
 8005d12:	2101      	movs	r1, #1
 8005d14:	4618      	mov	r0, r3
 8005d16:	f001 f98d 	bl	8007034 <RCCEx_PLL2_Config>
 8005d1a:	4603      	mov	r3, r0
 8005d1c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005d20:	e015      	b.n	8005d4e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005d22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d26:	3328      	adds	r3, #40	@ 0x28
 8005d28:	2101      	movs	r1, #1
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	f001 fa34 	bl	8007198 <RCCEx_PLL3_Config>
 8005d30:	4603      	mov	r3, r0
 8005d32:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005d36:	e00a      	b.n	8005d4e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8005d38:	2301      	movs	r3, #1
 8005d3a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005d3e:	e006      	b.n	8005d4e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8005d40:	bf00      	nop
 8005d42:	e004      	b.n	8005d4e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8005d44:	bf00      	nop
 8005d46:	e002      	b.n	8005d4e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8005d48:	bf00      	nop
 8005d4a:	e000      	b.n	8005d4e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8005d4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d4e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d10e      	bne.n	8005d74 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005d56:	4b06      	ldr	r3, [pc, #24]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005d58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d5a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005d5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d62:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005d66:	4a02      	ldr	r2, [pc, #8]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005d68:	430b      	orrs	r3, r1
 8005d6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d6c:	e006      	b.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0x604>
 8005d6e:	bf00      	nop
 8005d70:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d74:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005d78:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005d7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d84:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005d88:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005d92:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005d96:	460b      	mov	r3, r1
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	d037      	beq.n	8005e0c <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005d9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005da0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005da2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005da6:	d00e      	beq.n	8005dc6 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8005da8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005dac:	d816      	bhi.n	8005ddc <HAL_RCCEx_PeriphCLKConfig+0x664>
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d018      	beq.n	8005de4 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8005db2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005db6:	d111      	bne.n	8005ddc <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005db8:	4bc4      	ldr	r3, [pc, #784]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dbc:	4ac3      	ldr	r2, [pc, #780]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005dbe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005dc2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005dc4:	e00f      	b.n	8005de6 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005dc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005dca:	3308      	adds	r3, #8
 8005dcc:	2101      	movs	r1, #1
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f001 f930 	bl	8007034 <RCCEx_PLL2_Config>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005dda:	e004      	b.n	8005de6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ddc:	2301      	movs	r3, #1
 8005dde:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005de2:	e000      	b.n	8005de6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8005de4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005de6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d10a      	bne.n	8005e04 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005dee:	4bb7      	ldr	r3, [pc, #732]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005df0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005df2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005df6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005dfa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005dfc:	4ab3      	ldr	r2, [pc, #716]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005dfe:	430b      	orrs	r3, r1
 8005e00:	6513      	str	r3, [r2, #80]	@ 0x50
 8005e02:	e003      	b.n	8005e0c <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e04:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005e08:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005e0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e14:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005e18:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005e22:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8005e26:	460b      	mov	r3, r1
 8005e28:	4313      	orrs	r3, r2
 8005e2a:	d039      	beq.n	8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8005e2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e32:	2b03      	cmp	r3, #3
 8005e34:	d81c      	bhi.n	8005e70 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8005e36:	a201      	add	r2, pc, #4	@ (adr r2, 8005e3c <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8005e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e3c:	08005e79 	.word	0x08005e79
 8005e40:	08005e4d 	.word	0x08005e4d
 8005e44:	08005e5b 	.word	0x08005e5b
 8005e48:	08005e79 	.word	0x08005e79
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e4c:	4b9f      	ldr	r3, [pc, #636]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e50:	4a9e      	ldr	r2, [pc, #632]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005e52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e56:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005e58:	e00f      	b.n	8005e7a <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005e5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e5e:	3308      	adds	r3, #8
 8005e60:	2102      	movs	r1, #2
 8005e62:	4618      	mov	r0, r3
 8005e64:	f001 f8e6 	bl	8007034 <RCCEx_PLL2_Config>
 8005e68:	4603      	mov	r3, r0
 8005e6a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005e6e:	e004      	b.n	8005e7a <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005e70:	2301      	movs	r3, #1
 8005e72:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005e76:	e000      	b.n	8005e7a <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8005e78:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e7a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d10a      	bne.n	8005e98 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005e82:	4b92      	ldr	r3, [pc, #584]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005e84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e86:	f023 0103 	bic.w	r1, r3, #3
 8005e8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e90:	4a8e      	ldr	r2, [pc, #568]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005e92:	430b      	orrs	r3, r1
 8005e94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005e96:	e003      	b.n	8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e98:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005e9c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005ea0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ea8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005eac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005eb6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005eba:	460b      	mov	r3, r1
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	f000 8099 	beq.w	8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005ec2:	4b83      	ldr	r3, [pc, #524]	@ (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	4a82      	ldr	r2, [pc, #520]	@ (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005ec8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ecc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005ece:	f7fb fb3f 	bl	8001550 <HAL_GetTick>
 8005ed2:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005ed6:	e00b      	b.n	8005ef0 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ed8:	f7fb fb3a 	bl	8001550 <HAL_GetTick>
 8005edc:	4602      	mov	r2, r0
 8005ede:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005ee2:	1ad3      	subs	r3, r2, r3
 8005ee4:	2b64      	cmp	r3, #100	@ 0x64
 8005ee6:	d903      	bls.n	8005ef0 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8005ee8:	2303      	movs	r3, #3
 8005eea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005eee:	e005      	b.n	8005efc <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005ef0:	4b77      	ldr	r3, [pc, #476]	@ (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d0ed      	beq.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8005efc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d173      	bne.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005f04:	4b71      	ldr	r3, [pc, #452]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005f06:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005f08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f0c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005f10:	4053      	eors	r3, r2
 8005f12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d015      	beq.n	8005f46 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005f1a:	4b6c      	ldr	r3, [pc, #432]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005f1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f22:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005f26:	4b69      	ldr	r3, [pc, #420]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005f28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f2a:	4a68      	ldr	r2, [pc, #416]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005f2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f30:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005f32:	4b66      	ldr	r3, [pc, #408]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005f34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f36:	4a65      	ldr	r2, [pc, #404]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005f38:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f3c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005f3e:	4a63      	ldr	r2, [pc, #396]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005f40:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005f44:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005f46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f4a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005f4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f52:	d118      	bne.n	8005f86 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f54:	f7fb fafc 	bl	8001550 <HAL_GetTick>
 8005f58:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005f5c:	e00d      	b.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f5e:	f7fb faf7 	bl	8001550 <HAL_GetTick>
 8005f62:	4602      	mov	r2, r0
 8005f64:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005f68:	1ad2      	subs	r2, r2, r3
 8005f6a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005f6e:	429a      	cmp	r2, r3
 8005f70:	d903      	bls.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8005f72:	2303      	movs	r3, #3
 8005f74:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8005f78:	e005      	b.n	8005f86 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005f7a:	4b54      	ldr	r3, [pc, #336]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005f7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f7e:	f003 0302 	and.w	r3, r3, #2
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d0eb      	beq.n	8005f5e <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8005f86:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d129      	bne.n	8005fe2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005f8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f92:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005f96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f9a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005f9e:	d10e      	bne.n	8005fbe <HAL_RCCEx_PeriphCLKConfig+0x846>
 8005fa0:	4b4a      	ldr	r3, [pc, #296]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005fa2:	691b      	ldr	r3, [r3, #16]
 8005fa4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005fa8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005fac:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005fb0:	091a      	lsrs	r2, r3, #4
 8005fb2:	4b48      	ldr	r3, [pc, #288]	@ (80060d4 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8005fb4:	4013      	ands	r3, r2
 8005fb6:	4a45      	ldr	r2, [pc, #276]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005fb8:	430b      	orrs	r3, r1
 8005fba:	6113      	str	r3, [r2, #16]
 8005fbc:	e005      	b.n	8005fca <HAL_RCCEx_PeriphCLKConfig+0x852>
 8005fbe:	4b43      	ldr	r3, [pc, #268]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005fc0:	691b      	ldr	r3, [r3, #16]
 8005fc2:	4a42      	ldr	r2, [pc, #264]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005fc4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005fc8:	6113      	str	r3, [r2, #16]
 8005fca:	4b40      	ldr	r3, [pc, #256]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005fcc:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005fce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005fd2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005fd6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005fda:	4a3c      	ldr	r2, [pc, #240]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005fdc:	430b      	orrs	r3, r1
 8005fde:	6713      	str	r3, [r2, #112]	@ 0x70
 8005fe0:	e008      	b.n	8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005fe2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005fe6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8005fea:	e003      	b.n	8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005ff0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005ff4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ffc:	f002 0301 	and.w	r3, r2, #1
 8006000:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006004:	2300      	movs	r3, #0
 8006006:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800600a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800600e:	460b      	mov	r3, r1
 8006010:	4313      	orrs	r3, r2
 8006012:	f000 808f 	beq.w	8006134 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8006016:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800601a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800601c:	2b28      	cmp	r3, #40	@ 0x28
 800601e:	d871      	bhi.n	8006104 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8006020:	a201      	add	r2, pc, #4	@ (adr r2, 8006028 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8006022:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006026:	bf00      	nop
 8006028:	0800610d 	.word	0x0800610d
 800602c:	08006105 	.word	0x08006105
 8006030:	08006105 	.word	0x08006105
 8006034:	08006105 	.word	0x08006105
 8006038:	08006105 	.word	0x08006105
 800603c:	08006105 	.word	0x08006105
 8006040:	08006105 	.word	0x08006105
 8006044:	08006105 	.word	0x08006105
 8006048:	080060d9 	.word	0x080060d9
 800604c:	08006105 	.word	0x08006105
 8006050:	08006105 	.word	0x08006105
 8006054:	08006105 	.word	0x08006105
 8006058:	08006105 	.word	0x08006105
 800605c:	08006105 	.word	0x08006105
 8006060:	08006105 	.word	0x08006105
 8006064:	08006105 	.word	0x08006105
 8006068:	080060ef 	.word	0x080060ef
 800606c:	08006105 	.word	0x08006105
 8006070:	08006105 	.word	0x08006105
 8006074:	08006105 	.word	0x08006105
 8006078:	08006105 	.word	0x08006105
 800607c:	08006105 	.word	0x08006105
 8006080:	08006105 	.word	0x08006105
 8006084:	08006105 	.word	0x08006105
 8006088:	0800610d 	.word	0x0800610d
 800608c:	08006105 	.word	0x08006105
 8006090:	08006105 	.word	0x08006105
 8006094:	08006105 	.word	0x08006105
 8006098:	08006105 	.word	0x08006105
 800609c:	08006105 	.word	0x08006105
 80060a0:	08006105 	.word	0x08006105
 80060a4:	08006105 	.word	0x08006105
 80060a8:	0800610d 	.word	0x0800610d
 80060ac:	08006105 	.word	0x08006105
 80060b0:	08006105 	.word	0x08006105
 80060b4:	08006105 	.word	0x08006105
 80060b8:	08006105 	.word	0x08006105
 80060bc:	08006105 	.word	0x08006105
 80060c0:	08006105 	.word	0x08006105
 80060c4:	08006105 	.word	0x08006105
 80060c8:	0800610d 	.word	0x0800610d
 80060cc:	58024400 	.word	0x58024400
 80060d0:	58024800 	.word	0x58024800
 80060d4:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80060d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060dc:	3308      	adds	r3, #8
 80060de:	2101      	movs	r1, #1
 80060e0:	4618      	mov	r0, r3
 80060e2:	f000 ffa7 	bl	8007034 <RCCEx_PLL2_Config>
 80060e6:	4603      	mov	r3, r0
 80060e8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80060ec:	e00f      	b.n	800610e <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80060ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060f2:	3328      	adds	r3, #40	@ 0x28
 80060f4:	2101      	movs	r1, #1
 80060f6:	4618      	mov	r0, r3
 80060f8:	f001 f84e 	bl	8007198 <RCCEx_PLL3_Config>
 80060fc:	4603      	mov	r3, r0
 80060fe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006102:	e004      	b.n	800610e <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006104:	2301      	movs	r3, #1
 8006106:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800610a:	e000      	b.n	800610e <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800610c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800610e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006112:	2b00      	cmp	r3, #0
 8006114:	d10a      	bne.n	800612c <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006116:	4bbf      	ldr	r3, [pc, #764]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006118:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800611a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800611e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006122:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006124:	4abb      	ldr	r2, [pc, #748]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006126:	430b      	orrs	r3, r1
 8006128:	6553      	str	r3, [r2, #84]	@ 0x54
 800612a:	e003      	b.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800612c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006130:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006134:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800613c:	f002 0302 	and.w	r3, r2, #2
 8006140:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006144:	2300      	movs	r3, #0
 8006146:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800614a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800614e:	460b      	mov	r3, r1
 8006150:	4313      	orrs	r3, r2
 8006152:	d041      	beq.n	80061d8 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8006154:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006158:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800615a:	2b05      	cmp	r3, #5
 800615c:	d824      	bhi.n	80061a8 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800615e:	a201      	add	r2, pc, #4	@ (adr r2, 8006164 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8006160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006164:	080061b1 	.word	0x080061b1
 8006168:	0800617d 	.word	0x0800617d
 800616c:	08006193 	.word	0x08006193
 8006170:	080061b1 	.word	0x080061b1
 8006174:	080061b1 	.word	0x080061b1
 8006178:	080061b1 	.word	0x080061b1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800617c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006180:	3308      	adds	r3, #8
 8006182:	2101      	movs	r1, #1
 8006184:	4618      	mov	r0, r3
 8006186:	f000 ff55 	bl	8007034 <RCCEx_PLL2_Config>
 800618a:	4603      	mov	r3, r0
 800618c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006190:	e00f      	b.n	80061b2 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006192:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006196:	3328      	adds	r3, #40	@ 0x28
 8006198:	2101      	movs	r1, #1
 800619a:	4618      	mov	r0, r3
 800619c:	f000 fffc 	bl	8007198 <RCCEx_PLL3_Config>
 80061a0:	4603      	mov	r3, r0
 80061a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80061a6:	e004      	b.n	80061b2 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80061a8:	2301      	movs	r3, #1
 80061aa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80061ae:	e000      	b.n	80061b2 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 80061b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80061b2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d10a      	bne.n	80061d0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80061ba:	4b96      	ldr	r3, [pc, #600]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80061bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061be:	f023 0107 	bic.w	r1, r3, #7
 80061c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80061c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061c8:	4a92      	ldr	r2, [pc, #584]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80061ca:	430b      	orrs	r3, r1
 80061cc:	6553      	str	r3, [r2, #84]	@ 0x54
 80061ce:	e003      	b.n	80061d8 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061d0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80061d4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80061d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80061dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061e0:	f002 0304 	and.w	r3, r2, #4
 80061e4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80061e8:	2300      	movs	r3, #0
 80061ea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80061ee:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80061f2:	460b      	mov	r3, r1
 80061f4:	4313      	orrs	r3, r2
 80061f6:	d044      	beq.n	8006282 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80061f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80061fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006200:	2b05      	cmp	r3, #5
 8006202:	d825      	bhi.n	8006250 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8006204:	a201      	add	r2, pc, #4	@ (adr r2, 800620c <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8006206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800620a:	bf00      	nop
 800620c:	08006259 	.word	0x08006259
 8006210:	08006225 	.word	0x08006225
 8006214:	0800623b 	.word	0x0800623b
 8006218:	08006259 	.word	0x08006259
 800621c:	08006259 	.word	0x08006259
 8006220:	08006259 	.word	0x08006259
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006224:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006228:	3308      	adds	r3, #8
 800622a:	2101      	movs	r1, #1
 800622c:	4618      	mov	r0, r3
 800622e:	f000 ff01 	bl	8007034 <RCCEx_PLL2_Config>
 8006232:	4603      	mov	r3, r0
 8006234:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006238:	e00f      	b.n	800625a <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800623a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800623e:	3328      	adds	r3, #40	@ 0x28
 8006240:	2101      	movs	r1, #1
 8006242:	4618      	mov	r0, r3
 8006244:	f000 ffa8 	bl	8007198 <RCCEx_PLL3_Config>
 8006248:	4603      	mov	r3, r0
 800624a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800624e:	e004      	b.n	800625a <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006250:	2301      	movs	r3, #1
 8006252:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006256:	e000      	b.n	800625a <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8006258:	bf00      	nop
    }

    if (ret == HAL_OK)
 800625a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800625e:	2b00      	cmp	r3, #0
 8006260:	d10b      	bne.n	800627a <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006262:	4b6c      	ldr	r3, [pc, #432]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006264:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006266:	f023 0107 	bic.w	r1, r3, #7
 800626a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800626e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006272:	4a68      	ldr	r2, [pc, #416]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006274:	430b      	orrs	r3, r1
 8006276:	6593      	str	r3, [r2, #88]	@ 0x58
 8006278:	e003      	b.n	8006282 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800627a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800627e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006282:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800628a:	f002 0320 	and.w	r3, r2, #32
 800628e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006292:	2300      	movs	r3, #0
 8006294:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006298:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800629c:	460b      	mov	r3, r1
 800629e:	4313      	orrs	r3, r2
 80062a0:	d055      	beq.n	800634e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80062a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80062aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80062ae:	d033      	beq.n	8006318 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 80062b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80062b4:	d82c      	bhi.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80062b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062ba:	d02f      	beq.n	800631c <HAL_RCCEx_PeriphCLKConfig+0xba4>
 80062bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062c0:	d826      	bhi.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80062c2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80062c6:	d02b      	beq.n	8006320 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 80062c8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80062cc:	d820      	bhi.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80062ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80062d2:	d012      	beq.n	80062fa <HAL_RCCEx_PeriphCLKConfig+0xb82>
 80062d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80062d8:	d81a      	bhi.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d022      	beq.n	8006324 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 80062de:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80062e2:	d115      	bne.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80062e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062e8:	3308      	adds	r3, #8
 80062ea:	2100      	movs	r1, #0
 80062ec:	4618      	mov	r0, r3
 80062ee:	f000 fea1 	bl	8007034 <RCCEx_PLL2_Config>
 80062f2:	4603      	mov	r3, r0
 80062f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80062f8:	e015      	b.n	8006326 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80062fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062fe:	3328      	adds	r3, #40	@ 0x28
 8006300:	2102      	movs	r1, #2
 8006302:	4618      	mov	r0, r3
 8006304:	f000 ff48 	bl	8007198 <RCCEx_PLL3_Config>
 8006308:	4603      	mov	r3, r0
 800630a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800630e:	e00a      	b.n	8006326 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006310:	2301      	movs	r3, #1
 8006312:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006316:	e006      	b.n	8006326 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8006318:	bf00      	nop
 800631a:	e004      	b.n	8006326 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800631c:	bf00      	nop
 800631e:	e002      	b.n	8006326 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8006320:	bf00      	nop
 8006322:	e000      	b.n	8006326 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8006324:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006326:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800632a:	2b00      	cmp	r3, #0
 800632c:	d10b      	bne.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800632e:	4b39      	ldr	r3, [pc, #228]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006330:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006332:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006336:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800633a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800633e:	4a35      	ldr	r2, [pc, #212]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006340:	430b      	orrs	r3, r1
 8006342:	6553      	str	r3, [r2, #84]	@ 0x54
 8006344:	e003      	b.n	800634e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006346:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800634a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800634e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006356:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800635a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800635e:	2300      	movs	r3, #0
 8006360:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006364:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8006368:	460b      	mov	r3, r1
 800636a:	4313      	orrs	r3, r2
 800636c:	d058      	beq.n	8006420 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800636e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006372:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006376:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800637a:	d033      	beq.n	80063e4 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800637c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006380:	d82c      	bhi.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8006382:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006386:	d02f      	beq.n	80063e8 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8006388:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800638c:	d826      	bhi.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800638e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006392:	d02b      	beq.n	80063ec <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8006394:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006398:	d820      	bhi.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800639a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800639e:	d012      	beq.n	80063c6 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 80063a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80063a4:	d81a      	bhi.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d022      	beq.n	80063f0 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 80063aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063ae:	d115      	bne.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80063b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063b4:	3308      	adds	r3, #8
 80063b6:	2100      	movs	r1, #0
 80063b8:	4618      	mov	r0, r3
 80063ba:	f000 fe3b 	bl	8007034 <RCCEx_PLL2_Config>
 80063be:	4603      	mov	r3, r0
 80063c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80063c4:	e015      	b.n	80063f2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80063c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063ca:	3328      	adds	r3, #40	@ 0x28
 80063cc:	2102      	movs	r1, #2
 80063ce:	4618      	mov	r0, r3
 80063d0:	f000 fee2 	bl	8007198 <RCCEx_PLL3_Config>
 80063d4:	4603      	mov	r3, r0
 80063d6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80063da:	e00a      	b.n	80063f2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80063dc:	2301      	movs	r3, #1
 80063de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80063e2:	e006      	b.n	80063f2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80063e4:	bf00      	nop
 80063e6:	e004      	b.n	80063f2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80063e8:	bf00      	nop
 80063ea:	e002      	b.n	80063f2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80063ec:	bf00      	nop
 80063ee:	e000      	b.n	80063f2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80063f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80063f2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d10e      	bne.n	8006418 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80063fa:	4b06      	ldr	r3, [pc, #24]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80063fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063fe:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8006402:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006406:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800640a:	4a02      	ldr	r2, [pc, #8]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800640c:	430b      	orrs	r3, r1
 800640e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006410:	e006      	b.n	8006420 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8006412:	bf00      	nop
 8006414:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006418:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800641c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006420:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006428:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800642c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006430:	2300      	movs	r3, #0
 8006432:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006436:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800643a:	460b      	mov	r3, r1
 800643c:	4313      	orrs	r3, r2
 800643e:	d055      	beq.n	80064ec <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8006440:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006444:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006448:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800644c:	d033      	beq.n	80064b6 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800644e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006452:	d82c      	bhi.n	80064ae <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8006454:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006458:	d02f      	beq.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800645a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800645e:	d826      	bhi.n	80064ae <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8006460:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006464:	d02b      	beq.n	80064be <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8006466:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800646a:	d820      	bhi.n	80064ae <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800646c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006470:	d012      	beq.n	8006498 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8006472:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006476:	d81a      	bhi.n	80064ae <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8006478:	2b00      	cmp	r3, #0
 800647a:	d022      	beq.n	80064c2 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800647c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006480:	d115      	bne.n	80064ae <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006482:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006486:	3308      	adds	r3, #8
 8006488:	2100      	movs	r1, #0
 800648a:	4618      	mov	r0, r3
 800648c:	f000 fdd2 	bl	8007034 <RCCEx_PLL2_Config>
 8006490:	4603      	mov	r3, r0
 8006492:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006496:	e015      	b.n	80064c4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006498:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800649c:	3328      	adds	r3, #40	@ 0x28
 800649e:	2102      	movs	r1, #2
 80064a0:	4618      	mov	r0, r3
 80064a2:	f000 fe79 	bl	8007198 <RCCEx_PLL3_Config>
 80064a6:	4603      	mov	r3, r0
 80064a8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80064ac:	e00a      	b.n	80064c4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80064ae:	2301      	movs	r3, #1
 80064b0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80064b4:	e006      	b.n	80064c4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80064b6:	bf00      	nop
 80064b8:	e004      	b.n	80064c4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80064ba:	bf00      	nop
 80064bc:	e002      	b.n	80064c4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80064be:	bf00      	nop
 80064c0:	e000      	b.n	80064c4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80064c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80064c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d10b      	bne.n	80064e4 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80064cc:	4ba0      	ldr	r3, [pc, #640]	@ (8006750 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80064ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064d0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80064d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064d8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80064dc:	4a9c      	ldr	r2, [pc, #624]	@ (8006750 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80064de:	430b      	orrs	r3, r1
 80064e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80064e2:	e003      	b.n	80064ec <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80064e8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 80064ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064f4:	f002 0308 	and.w	r3, r2, #8
 80064f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80064fc:	2300      	movs	r3, #0
 80064fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006502:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8006506:	460b      	mov	r3, r1
 8006508:	4313      	orrs	r3, r2
 800650a:	d01e      	beq.n	800654a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800650c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006510:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006514:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006518:	d10c      	bne.n	8006534 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800651a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800651e:	3328      	adds	r3, #40	@ 0x28
 8006520:	2102      	movs	r1, #2
 8006522:	4618      	mov	r0, r3
 8006524:	f000 fe38 	bl	8007198 <RCCEx_PLL3_Config>
 8006528:	4603      	mov	r3, r0
 800652a:	2b00      	cmp	r3, #0
 800652c:	d002      	beq.n	8006534 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800652e:	2301      	movs	r3, #1
 8006530:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8006534:	4b86      	ldr	r3, [pc, #536]	@ (8006750 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006536:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006538:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800653c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006540:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006544:	4a82      	ldr	r2, [pc, #520]	@ (8006750 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006546:	430b      	orrs	r3, r1
 8006548:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800654a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800654e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006552:	f002 0310 	and.w	r3, r2, #16
 8006556:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800655a:	2300      	movs	r3, #0
 800655c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006560:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006564:	460b      	mov	r3, r1
 8006566:	4313      	orrs	r3, r2
 8006568:	d01e      	beq.n	80065a8 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800656a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800656e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006572:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006576:	d10c      	bne.n	8006592 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006578:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800657c:	3328      	adds	r3, #40	@ 0x28
 800657e:	2102      	movs	r1, #2
 8006580:	4618      	mov	r0, r3
 8006582:	f000 fe09 	bl	8007198 <RCCEx_PLL3_Config>
 8006586:	4603      	mov	r3, r0
 8006588:	2b00      	cmp	r3, #0
 800658a:	d002      	beq.n	8006592 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800658c:	2301      	movs	r3, #1
 800658e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006592:	4b6f      	ldr	r3, [pc, #444]	@ (8006750 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006594:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006596:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800659a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800659e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80065a2:	4a6b      	ldr	r2, [pc, #428]	@ (8006750 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80065a4:	430b      	orrs	r3, r1
 80065a6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80065a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065b0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80065b4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80065b6:	2300      	movs	r3, #0
 80065b8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80065ba:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80065be:	460b      	mov	r3, r1
 80065c0:	4313      	orrs	r3, r2
 80065c2:	d03e      	beq.n	8006642 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80065c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065c8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80065cc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80065d0:	d022      	beq.n	8006618 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 80065d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80065d6:	d81b      	bhi.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d003      	beq.n	80065e4 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 80065dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80065e0:	d00b      	beq.n	80065fa <HAL_RCCEx_PeriphCLKConfig+0xe82>
 80065e2:	e015      	b.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80065e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065e8:	3308      	adds	r3, #8
 80065ea:	2100      	movs	r1, #0
 80065ec:	4618      	mov	r0, r3
 80065ee:	f000 fd21 	bl	8007034 <RCCEx_PLL2_Config>
 80065f2:	4603      	mov	r3, r0
 80065f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80065f8:	e00f      	b.n	800661a <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80065fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065fe:	3328      	adds	r3, #40	@ 0x28
 8006600:	2102      	movs	r1, #2
 8006602:	4618      	mov	r0, r3
 8006604:	f000 fdc8 	bl	8007198 <RCCEx_PLL3_Config>
 8006608:	4603      	mov	r3, r0
 800660a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800660e:	e004      	b.n	800661a <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006610:	2301      	movs	r3, #1
 8006612:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006616:	e000      	b.n	800661a <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8006618:	bf00      	nop
    }

    if (ret == HAL_OK)
 800661a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800661e:	2b00      	cmp	r3, #0
 8006620:	d10b      	bne.n	800663a <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006622:	4b4b      	ldr	r3, [pc, #300]	@ (8006750 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006624:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006626:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800662a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800662e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006632:	4a47      	ldr	r2, [pc, #284]	@ (8006750 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006634:	430b      	orrs	r3, r1
 8006636:	6593      	str	r3, [r2, #88]	@ 0x58
 8006638:	e003      	b.n	8006642 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800663a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800663e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006642:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800664a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800664e:	673b      	str	r3, [r7, #112]	@ 0x70
 8006650:	2300      	movs	r3, #0
 8006652:	677b      	str	r3, [r7, #116]	@ 0x74
 8006654:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006658:	460b      	mov	r3, r1
 800665a:	4313      	orrs	r3, r2
 800665c:	d03b      	beq.n	80066d6 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800665e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006662:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006666:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800666a:	d01f      	beq.n	80066ac <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800666c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006670:	d818      	bhi.n	80066a4 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8006672:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006676:	d003      	beq.n	8006680 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8006678:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800667c:	d007      	beq.n	800668e <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800667e:	e011      	b.n	80066a4 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006680:	4b33      	ldr	r3, [pc, #204]	@ (8006750 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006682:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006684:	4a32      	ldr	r2, [pc, #200]	@ (8006750 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006686:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800668a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800668c:	e00f      	b.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800668e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006692:	3328      	adds	r3, #40	@ 0x28
 8006694:	2101      	movs	r1, #1
 8006696:	4618      	mov	r0, r3
 8006698:	f000 fd7e 	bl	8007198 <RCCEx_PLL3_Config>
 800669c:	4603      	mov	r3, r0
 800669e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 80066a2:	e004      	b.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80066a4:	2301      	movs	r3, #1
 80066a6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80066aa:	e000      	b.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 80066ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80066ae:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d10b      	bne.n	80066ce <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80066b6:	4b26      	ldr	r3, [pc, #152]	@ (8006750 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80066b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066ba:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80066be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80066c6:	4a22      	ldr	r2, [pc, #136]	@ (8006750 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80066c8:	430b      	orrs	r3, r1
 80066ca:	6553      	str	r3, [r2, #84]	@ 0x54
 80066cc:	e003      	b.n	80066d6 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066ce:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80066d2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80066d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066de:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80066e2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80066e4:	2300      	movs	r3, #0
 80066e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80066e8:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80066ec:	460b      	mov	r3, r1
 80066ee:	4313      	orrs	r3, r2
 80066f0:	d034      	beq.n	800675c <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80066f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d003      	beq.n	8006704 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 80066fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006700:	d007      	beq.n	8006712 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8006702:	e011      	b.n	8006728 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006704:	4b12      	ldr	r3, [pc, #72]	@ (8006750 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006708:	4a11      	ldr	r2, [pc, #68]	@ (8006750 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800670a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800670e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006710:	e00e      	b.n	8006730 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006712:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006716:	3308      	adds	r3, #8
 8006718:	2102      	movs	r1, #2
 800671a:	4618      	mov	r0, r3
 800671c:	f000 fc8a 	bl	8007034 <RCCEx_PLL2_Config>
 8006720:	4603      	mov	r3, r0
 8006722:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006726:	e003      	b.n	8006730 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8006728:	2301      	movs	r3, #1
 800672a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800672e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006730:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006734:	2b00      	cmp	r3, #0
 8006736:	d10d      	bne.n	8006754 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006738:	4b05      	ldr	r3, [pc, #20]	@ (8006750 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800673a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800673c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006740:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006744:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006746:	4a02      	ldr	r2, [pc, #8]	@ (8006750 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006748:	430b      	orrs	r3, r1
 800674a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800674c:	e006      	b.n	800675c <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800674e:	bf00      	nop
 8006750:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006754:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006758:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800675c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006764:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8006768:	663b      	str	r3, [r7, #96]	@ 0x60
 800676a:	2300      	movs	r3, #0
 800676c:	667b      	str	r3, [r7, #100]	@ 0x64
 800676e:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006772:	460b      	mov	r3, r1
 8006774:	4313      	orrs	r3, r2
 8006776:	d00c      	beq.n	8006792 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006778:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800677c:	3328      	adds	r3, #40	@ 0x28
 800677e:	2102      	movs	r1, #2
 8006780:	4618      	mov	r0, r3
 8006782:	f000 fd09 	bl	8007198 <RCCEx_PLL3_Config>
 8006786:	4603      	mov	r3, r0
 8006788:	2b00      	cmp	r3, #0
 800678a:	d002      	beq.n	8006792 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800678c:	2301      	movs	r3, #1
 800678e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006792:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800679a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800679e:	65bb      	str	r3, [r7, #88]	@ 0x58
 80067a0:	2300      	movs	r3, #0
 80067a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80067a4:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80067a8:	460b      	mov	r3, r1
 80067aa:	4313      	orrs	r3, r2
 80067ac:	d036      	beq.n	800681c <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 80067ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80067b4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80067b8:	d018      	beq.n	80067ec <HAL_RCCEx_PeriphCLKConfig+0x1074>
 80067ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80067be:	d811      	bhi.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80067c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80067c4:	d014      	beq.n	80067f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 80067c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80067ca:	d80b      	bhi.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d011      	beq.n	80067f4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 80067d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067d4:	d106      	bne.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80067d6:	4bb7      	ldr	r3, [pc, #732]	@ (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80067d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067da:	4ab6      	ldr	r2, [pc, #728]	@ (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80067dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80067e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80067e2:	e008      	b.n	80067f6 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80067e4:	2301      	movs	r3, #1
 80067e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80067ea:	e004      	b.n	80067f6 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80067ec:	bf00      	nop
 80067ee:	e002      	b.n	80067f6 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80067f0:	bf00      	nop
 80067f2:	e000      	b.n	80067f6 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80067f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067f6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d10a      	bne.n	8006814 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80067fe:	4bad      	ldr	r3, [pc, #692]	@ (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006800:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006802:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006806:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800680a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800680c:	4aa9      	ldr	r2, [pc, #676]	@ (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800680e:	430b      	orrs	r3, r1
 8006810:	6553      	str	r3, [r2, #84]	@ 0x54
 8006812:	e003      	b.n	800681c <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006814:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006818:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800681c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006824:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006828:	653b      	str	r3, [r7, #80]	@ 0x50
 800682a:	2300      	movs	r3, #0
 800682c:	657b      	str	r3, [r7, #84]	@ 0x54
 800682e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006832:	460b      	mov	r3, r1
 8006834:	4313      	orrs	r3, r2
 8006836:	d009      	beq.n	800684c <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006838:	4b9e      	ldr	r3, [pc, #632]	@ (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800683a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800683c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006840:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006844:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006846:	4a9b      	ldr	r2, [pc, #620]	@ (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006848:	430b      	orrs	r3, r1
 800684a:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800684c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006854:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006858:	64bb      	str	r3, [r7, #72]	@ 0x48
 800685a:	2300      	movs	r3, #0
 800685c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800685e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006862:	460b      	mov	r3, r1
 8006864:	4313      	orrs	r3, r2
 8006866:	d009      	beq.n	800687c <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006868:	4b92      	ldr	r3, [pc, #584]	@ (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800686a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800686c:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8006870:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006874:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006876:	4a8f      	ldr	r2, [pc, #572]	@ (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006878:	430b      	orrs	r3, r1
 800687a:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800687c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006884:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8006888:	643b      	str	r3, [r7, #64]	@ 0x40
 800688a:	2300      	movs	r3, #0
 800688c:	647b      	str	r3, [r7, #68]	@ 0x44
 800688e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006892:	460b      	mov	r3, r1
 8006894:	4313      	orrs	r3, r2
 8006896:	d00e      	beq.n	80068b6 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006898:	4b86      	ldr	r3, [pc, #536]	@ (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800689a:	691b      	ldr	r3, [r3, #16]
 800689c:	4a85      	ldr	r2, [pc, #532]	@ (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800689e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80068a2:	6113      	str	r3, [r2, #16]
 80068a4:	4b83      	ldr	r3, [pc, #524]	@ (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80068a6:	6919      	ldr	r1, [r3, #16]
 80068a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068ac:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80068b0:	4a80      	ldr	r2, [pc, #512]	@ (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80068b2:	430b      	orrs	r3, r1
 80068b4:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80068b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068be:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80068c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80068c4:	2300      	movs	r3, #0
 80068c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80068c8:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80068cc:	460b      	mov	r3, r1
 80068ce:	4313      	orrs	r3, r2
 80068d0:	d009      	beq.n	80068e6 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80068d2:	4b78      	ldr	r3, [pc, #480]	@ (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80068d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068d6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80068da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068e0:	4a74      	ldr	r2, [pc, #464]	@ (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80068e2:	430b      	orrs	r3, r1
 80068e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80068e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068ee:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80068f2:	633b      	str	r3, [r7, #48]	@ 0x30
 80068f4:	2300      	movs	r3, #0
 80068f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80068f8:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80068fc:	460b      	mov	r3, r1
 80068fe:	4313      	orrs	r3, r2
 8006900:	d00a      	beq.n	8006918 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006902:	4b6c      	ldr	r3, [pc, #432]	@ (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006904:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006906:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800690a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800690e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006912:	4a68      	ldr	r2, [pc, #416]	@ (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006914:	430b      	orrs	r3, r1
 8006916:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8006918:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800691c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006920:	2100      	movs	r1, #0
 8006922:	62b9      	str	r1, [r7, #40]	@ 0x28
 8006924:	f003 0301 	and.w	r3, r3, #1
 8006928:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800692a:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800692e:	460b      	mov	r3, r1
 8006930:	4313      	orrs	r3, r2
 8006932:	d011      	beq.n	8006958 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006934:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006938:	3308      	adds	r3, #8
 800693a:	2100      	movs	r1, #0
 800693c:	4618      	mov	r0, r3
 800693e:	f000 fb79 	bl	8007034 <RCCEx_PLL2_Config>
 8006942:	4603      	mov	r3, r0
 8006944:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8006948:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800694c:	2b00      	cmp	r3, #0
 800694e:	d003      	beq.n	8006958 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006950:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006954:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8006958:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800695c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006960:	2100      	movs	r1, #0
 8006962:	6239      	str	r1, [r7, #32]
 8006964:	f003 0302 	and.w	r3, r3, #2
 8006968:	627b      	str	r3, [r7, #36]	@ 0x24
 800696a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800696e:	460b      	mov	r3, r1
 8006970:	4313      	orrs	r3, r2
 8006972:	d011      	beq.n	8006998 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006974:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006978:	3308      	adds	r3, #8
 800697a:	2101      	movs	r1, #1
 800697c:	4618      	mov	r0, r3
 800697e:	f000 fb59 	bl	8007034 <RCCEx_PLL2_Config>
 8006982:	4603      	mov	r3, r0
 8006984:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8006988:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800698c:	2b00      	cmp	r3, #0
 800698e:	d003      	beq.n	8006998 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006990:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006994:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8006998:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800699c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069a0:	2100      	movs	r1, #0
 80069a2:	61b9      	str	r1, [r7, #24]
 80069a4:	f003 0304 	and.w	r3, r3, #4
 80069a8:	61fb      	str	r3, [r7, #28]
 80069aa:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80069ae:	460b      	mov	r3, r1
 80069b0:	4313      	orrs	r3, r2
 80069b2:	d011      	beq.n	80069d8 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80069b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069b8:	3308      	adds	r3, #8
 80069ba:	2102      	movs	r1, #2
 80069bc:	4618      	mov	r0, r3
 80069be:	f000 fb39 	bl	8007034 <RCCEx_PLL2_Config>
 80069c2:	4603      	mov	r3, r0
 80069c4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80069c8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d003      	beq.n	80069d8 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069d0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80069d4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80069d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069e0:	2100      	movs	r1, #0
 80069e2:	6139      	str	r1, [r7, #16]
 80069e4:	f003 0308 	and.w	r3, r3, #8
 80069e8:	617b      	str	r3, [r7, #20]
 80069ea:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80069ee:	460b      	mov	r3, r1
 80069f0:	4313      	orrs	r3, r2
 80069f2:	d011      	beq.n	8006a18 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80069f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069f8:	3328      	adds	r3, #40	@ 0x28
 80069fa:	2100      	movs	r1, #0
 80069fc:	4618      	mov	r0, r3
 80069fe:	f000 fbcb 	bl	8007198 <RCCEx_PLL3_Config>
 8006a02:	4603      	mov	r3, r0
 8006a04:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8006a08:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d003      	beq.n	8006a18 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a10:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a14:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8006a18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a20:	2100      	movs	r1, #0
 8006a22:	60b9      	str	r1, [r7, #8]
 8006a24:	f003 0310 	and.w	r3, r3, #16
 8006a28:	60fb      	str	r3, [r7, #12]
 8006a2a:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006a2e:	460b      	mov	r3, r1
 8006a30:	4313      	orrs	r3, r2
 8006a32:	d011      	beq.n	8006a58 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006a34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a38:	3328      	adds	r3, #40	@ 0x28
 8006a3a:	2101      	movs	r1, #1
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	f000 fbab 	bl	8007198 <RCCEx_PLL3_Config>
 8006a42:	4603      	mov	r3, r0
 8006a44:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8006a48:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d003      	beq.n	8006a58 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a50:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a54:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8006a58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a60:	2100      	movs	r1, #0
 8006a62:	6039      	str	r1, [r7, #0]
 8006a64:	f003 0320 	and.w	r3, r3, #32
 8006a68:	607b      	str	r3, [r7, #4]
 8006a6a:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006a6e:	460b      	mov	r3, r1
 8006a70:	4313      	orrs	r3, r2
 8006a72:	d011      	beq.n	8006a98 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006a74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a78:	3328      	adds	r3, #40	@ 0x28
 8006a7a:	2102      	movs	r1, #2
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	f000 fb8b 	bl	8007198 <RCCEx_PLL3_Config>
 8006a82:	4603      	mov	r3, r0
 8006a84:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8006a88:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d003      	beq.n	8006a98 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a90:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a94:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8006a98:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d101      	bne.n	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	e000      	b.n	8006aa6 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8006aa4:	2301      	movs	r3, #1
}
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8006aac:	46bd      	mov	sp, r7
 8006aae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006ab2:	bf00      	nop
 8006ab4:	58024400 	.word	0x58024400

08006ab8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006abc:	f7fe fe00 	bl	80056c0 <HAL_RCC_GetHCLKFreq>
 8006ac0:	4602      	mov	r2, r0
 8006ac2:	4b06      	ldr	r3, [pc, #24]	@ (8006adc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006ac4:	6a1b      	ldr	r3, [r3, #32]
 8006ac6:	091b      	lsrs	r3, r3, #4
 8006ac8:	f003 0307 	and.w	r3, r3, #7
 8006acc:	4904      	ldr	r1, [pc, #16]	@ (8006ae0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006ace:	5ccb      	ldrb	r3, [r1, r3]
 8006ad0:	f003 031f 	and.w	r3, r3, #31
 8006ad4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006ad8:	4618      	mov	r0, r3
 8006ada:	bd80      	pop	{r7, pc}
 8006adc:	58024400 	.word	0x58024400
 8006ae0:	0800b434 	.word	0x0800b434

08006ae4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	b089      	sub	sp, #36	@ 0x24
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006aec:	4ba1      	ldr	r3, [pc, #644]	@ (8006d74 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006aee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006af0:	f003 0303 	and.w	r3, r3, #3
 8006af4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8006af6:	4b9f      	ldr	r3, [pc, #636]	@ (8006d74 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006af8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006afa:	0b1b      	lsrs	r3, r3, #12
 8006afc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006b00:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006b02:	4b9c      	ldr	r3, [pc, #624]	@ (8006d74 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b06:	091b      	lsrs	r3, r3, #4
 8006b08:	f003 0301 	and.w	r3, r3, #1
 8006b0c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006b0e:	4b99      	ldr	r3, [pc, #612]	@ (8006d74 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b12:	08db      	lsrs	r3, r3, #3
 8006b14:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006b18:	693a      	ldr	r2, [r7, #16]
 8006b1a:	fb02 f303 	mul.w	r3, r2, r3
 8006b1e:	ee07 3a90 	vmov	s15, r3
 8006b22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b26:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006b2a:	697b      	ldr	r3, [r7, #20]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	f000 8111 	beq.w	8006d54 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8006b32:	69bb      	ldr	r3, [r7, #24]
 8006b34:	2b02      	cmp	r3, #2
 8006b36:	f000 8083 	beq.w	8006c40 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006b3a:	69bb      	ldr	r3, [r7, #24]
 8006b3c:	2b02      	cmp	r3, #2
 8006b3e:	f200 80a1 	bhi.w	8006c84 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8006b42:	69bb      	ldr	r3, [r7, #24]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d003      	beq.n	8006b50 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006b48:	69bb      	ldr	r3, [r7, #24]
 8006b4a:	2b01      	cmp	r3, #1
 8006b4c:	d056      	beq.n	8006bfc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8006b4e:	e099      	b.n	8006c84 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006b50:	4b88      	ldr	r3, [pc, #544]	@ (8006d74 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f003 0320 	and.w	r3, r3, #32
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d02d      	beq.n	8006bb8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006b5c:	4b85      	ldr	r3, [pc, #532]	@ (8006d74 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	08db      	lsrs	r3, r3, #3
 8006b62:	f003 0303 	and.w	r3, r3, #3
 8006b66:	4a84      	ldr	r2, [pc, #528]	@ (8006d78 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006b68:	fa22 f303 	lsr.w	r3, r2, r3
 8006b6c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	ee07 3a90 	vmov	s15, r3
 8006b74:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b78:	697b      	ldr	r3, [r7, #20]
 8006b7a:	ee07 3a90 	vmov	s15, r3
 8006b7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b86:	4b7b      	ldr	r3, [pc, #492]	@ (8006d74 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b8e:	ee07 3a90 	vmov	s15, r3
 8006b92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b96:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b9a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006d7c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006b9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ba2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ba6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006baa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006bae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bb2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006bb6:	e087      	b.n	8006cc8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006bb8:	697b      	ldr	r3, [r7, #20]
 8006bba:	ee07 3a90 	vmov	s15, r3
 8006bbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bc2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006d80 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8006bc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006bca:	4b6a      	ldr	r3, [pc, #424]	@ (8006d74 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006bcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006bd2:	ee07 3a90 	vmov	s15, r3
 8006bd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006bda:	ed97 6a03 	vldr	s12, [r7, #12]
 8006bde:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006d7c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006be2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006be6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006bea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006bee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006bf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bf6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006bfa:	e065      	b.n	8006cc8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006bfc:	697b      	ldr	r3, [r7, #20]
 8006bfe:	ee07 3a90 	vmov	s15, r3
 8006c02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c06:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006d84 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006c0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c0e:	4b59      	ldr	r3, [pc, #356]	@ (8006d74 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006c10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c16:	ee07 3a90 	vmov	s15, r3
 8006c1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c1e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006c22:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006d7c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006c26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c3a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006c3e:	e043      	b.n	8006cc8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006c40:	697b      	ldr	r3, [r7, #20]
 8006c42:	ee07 3a90 	vmov	s15, r3
 8006c46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c4a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006d88 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006c4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c52:	4b48      	ldr	r3, [pc, #288]	@ (8006d74 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006c54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c5a:	ee07 3a90 	vmov	s15, r3
 8006c5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c62:	ed97 6a03 	vldr	s12, [r7, #12]
 8006c66:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006d7c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006c6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c7e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006c82:	e021      	b.n	8006cc8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006c84:	697b      	ldr	r3, [r7, #20]
 8006c86:	ee07 3a90 	vmov	s15, r3
 8006c8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c8e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006d84 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006c92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c96:	4b37      	ldr	r3, [pc, #220]	@ (8006d74 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006c98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c9e:	ee07 3a90 	vmov	s15, r3
 8006ca2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ca6:	ed97 6a03 	vldr	s12, [r7, #12]
 8006caa:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006d7c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006cae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006cb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006cb6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006cba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006cbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006cc2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006cc6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006cc8:	4b2a      	ldr	r3, [pc, #168]	@ (8006d74 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006cca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ccc:	0a5b      	lsrs	r3, r3, #9
 8006cce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006cd2:	ee07 3a90 	vmov	s15, r3
 8006cd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cda:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006cde:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006ce2:	edd7 6a07 	vldr	s13, [r7, #28]
 8006ce6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006cea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006cee:	ee17 2a90 	vmov	r2, s15
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8006cf6:	4b1f      	ldr	r3, [pc, #124]	@ (8006d74 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006cf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cfa:	0c1b      	lsrs	r3, r3, #16
 8006cfc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d00:	ee07 3a90 	vmov	s15, r3
 8006d04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d08:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006d0c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006d10:	edd7 6a07 	vldr	s13, [r7, #28]
 8006d14:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006d18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006d1c:	ee17 2a90 	vmov	r2, s15
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006d24:	4b13      	ldr	r3, [pc, #76]	@ (8006d74 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006d26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d28:	0e1b      	lsrs	r3, r3, #24
 8006d2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d2e:	ee07 3a90 	vmov	s15, r3
 8006d32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d36:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006d3a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006d3e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006d42:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006d46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006d4a:	ee17 2a90 	vmov	r2, s15
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006d52:	e008      	b.n	8006d66 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2200      	movs	r2, #0
 8006d58:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2200      	movs	r2, #0
 8006d64:	609a      	str	r2, [r3, #8]
}
 8006d66:	bf00      	nop
 8006d68:	3724      	adds	r7, #36	@ 0x24
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d70:	4770      	bx	lr
 8006d72:	bf00      	nop
 8006d74:	58024400 	.word	0x58024400
 8006d78:	03d09000 	.word	0x03d09000
 8006d7c:	46000000 	.word	0x46000000
 8006d80:	4c742400 	.word	0x4c742400
 8006d84:	4a742400 	.word	0x4a742400
 8006d88:	4af42400 	.word	0x4af42400

08006d8c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b089      	sub	sp, #36	@ 0x24
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006d94:	4ba1      	ldr	r3, [pc, #644]	@ (800701c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d98:	f003 0303 	and.w	r3, r3, #3
 8006d9c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8006d9e:	4b9f      	ldr	r3, [pc, #636]	@ (800701c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006da0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006da2:	0d1b      	lsrs	r3, r3, #20
 8006da4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006da8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006daa:	4b9c      	ldr	r3, [pc, #624]	@ (800701c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006dac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dae:	0a1b      	lsrs	r3, r3, #8
 8006db0:	f003 0301 	and.w	r3, r3, #1
 8006db4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006db6:	4b99      	ldr	r3, [pc, #612]	@ (800701c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006db8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dba:	08db      	lsrs	r3, r3, #3
 8006dbc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006dc0:	693a      	ldr	r2, [r7, #16]
 8006dc2:	fb02 f303 	mul.w	r3, r2, r3
 8006dc6:	ee07 3a90 	vmov	s15, r3
 8006dca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006dce:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006dd2:	697b      	ldr	r3, [r7, #20]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	f000 8111 	beq.w	8006ffc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8006dda:	69bb      	ldr	r3, [r7, #24]
 8006ddc:	2b02      	cmp	r3, #2
 8006dde:	f000 8083 	beq.w	8006ee8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006de2:	69bb      	ldr	r3, [r7, #24]
 8006de4:	2b02      	cmp	r3, #2
 8006de6:	f200 80a1 	bhi.w	8006f2c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8006dea:	69bb      	ldr	r3, [r7, #24]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d003      	beq.n	8006df8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006df0:	69bb      	ldr	r3, [r7, #24]
 8006df2:	2b01      	cmp	r3, #1
 8006df4:	d056      	beq.n	8006ea4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8006df6:	e099      	b.n	8006f2c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006df8:	4b88      	ldr	r3, [pc, #544]	@ (800701c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f003 0320 	and.w	r3, r3, #32
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d02d      	beq.n	8006e60 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006e04:	4b85      	ldr	r3, [pc, #532]	@ (800701c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	08db      	lsrs	r3, r3, #3
 8006e0a:	f003 0303 	and.w	r3, r3, #3
 8006e0e:	4a84      	ldr	r2, [pc, #528]	@ (8007020 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006e10:	fa22 f303 	lsr.w	r3, r2, r3
 8006e14:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006e16:	68bb      	ldr	r3, [r7, #8]
 8006e18:	ee07 3a90 	vmov	s15, r3
 8006e1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e20:	697b      	ldr	r3, [r7, #20]
 8006e22:	ee07 3a90 	vmov	s15, r3
 8006e26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e2e:	4b7b      	ldr	r3, [pc, #492]	@ (800701c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e36:	ee07 3a90 	vmov	s15, r3
 8006e3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e3e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006e42:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007024 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006e46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e5a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006e5e:	e087      	b.n	8006f70 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006e60:	697b      	ldr	r3, [r7, #20]
 8006e62:	ee07 3a90 	vmov	s15, r3
 8006e66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e6a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007028 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8006e6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e72:	4b6a      	ldr	r3, [pc, #424]	@ (800701c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e7a:	ee07 3a90 	vmov	s15, r3
 8006e7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e82:	ed97 6a03 	vldr	s12, [r7, #12]
 8006e86:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007024 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006e8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e9e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006ea2:	e065      	b.n	8006f70 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006ea4:	697b      	ldr	r3, [r7, #20]
 8006ea6:	ee07 3a90 	vmov	s15, r3
 8006eaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006eae:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800702c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006eb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006eb6:	4b59      	ldr	r3, [pc, #356]	@ (800701c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ebe:	ee07 3a90 	vmov	s15, r3
 8006ec2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ec6:	ed97 6a03 	vldr	s12, [r7, #12]
 8006eca:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007024 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006ece:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ed2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ed6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006eda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ede:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ee2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006ee6:	e043      	b.n	8006f70 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006ee8:	697b      	ldr	r3, [r7, #20]
 8006eea:	ee07 3a90 	vmov	s15, r3
 8006eee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ef2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007030 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8006ef6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006efa:	4b48      	ldr	r3, [pc, #288]	@ (800701c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006efe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f02:	ee07 3a90 	vmov	s15, r3
 8006f06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f0a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006f0e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007024 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006f12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f1a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f26:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006f2a:	e021      	b.n	8006f70 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006f2c:	697b      	ldr	r3, [r7, #20]
 8006f2e:	ee07 3a90 	vmov	s15, r3
 8006f32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f36:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800702c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006f3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f3e:	4b37      	ldr	r3, [pc, #220]	@ (800701c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f46:	ee07 3a90 	vmov	s15, r3
 8006f4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f4e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006f52:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007024 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006f56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f5e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f6a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006f6e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006f70:	4b2a      	ldr	r3, [pc, #168]	@ (800701c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006f72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f74:	0a5b      	lsrs	r3, r3, #9
 8006f76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006f7a:	ee07 3a90 	vmov	s15, r3
 8006f7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f82:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006f86:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006f8a:	edd7 6a07 	vldr	s13, [r7, #28]
 8006f8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006f92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006f96:	ee17 2a90 	vmov	r2, s15
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8006f9e:	4b1f      	ldr	r3, [pc, #124]	@ (800701c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fa2:	0c1b      	lsrs	r3, r3, #16
 8006fa4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006fa8:	ee07 3a90 	vmov	s15, r3
 8006fac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fb0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006fb4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006fb8:	edd7 6a07 	vldr	s13, [r7, #28]
 8006fbc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006fc0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006fc4:	ee17 2a90 	vmov	r2, s15
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006fcc:	4b13      	ldr	r3, [pc, #76]	@ (800701c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006fce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fd0:	0e1b      	lsrs	r3, r3, #24
 8006fd2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006fd6:	ee07 3a90 	vmov	s15, r3
 8006fda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fde:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006fe2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006fe6:	edd7 6a07 	vldr	s13, [r7, #28]
 8006fea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006fee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006ff2:	ee17 2a90 	vmov	r2, s15
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006ffa:	e008      	b.n	800700e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2200      	movs	r2, #0
 8007000:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2200      	movs	r2, #0
 8007006:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2200      	movs	r2, #0
 800700c:	609a      	str	r2, [r3, #8]
}
 800700e:	bf00      	nop
 8007010:	3724      	adds	r7, #36	@ 0x24
 8007012:	46bd      	mov	sp, r7
 8007014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007018:	4770      	bx	lr
 800701a:	bf00      	nop
 800701c:	58024400 	.word	0x58024400
 8007020:	03d09000 	.word	0x03d09000
 8007024:	46000000 	.word	0x46000000
 8007028:	4c742400 	.word	0x4c742400
 800702c:	4a742400 	.word	0x4a742400
 8007030:	4af42400 	.word	0x4af42400

08007034 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b084      	sub	sp, #16
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
 800703c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800703e:	2300      	movs	r3, #0
 8007040:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007042:	4b53      	ldr	r3, [pc, #332]	@ (8007190 <RCCEx_PLL2_Config+0x15c>)
 8007044:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007046:	f003 0303 	and.w	r3, r3, #3
 800704a:	2b03      	cmp	r3, #3
 800704c:	d101      	bne.n	8007052 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800704e:	2301      	movs	r3, #1
 8007050:	e099      	b.n	8007186 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007052:	4b4f      	ldr	r3, [pc, #316]	@ (8007190 <RCCEx_PLL2_Config+0x15c>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4a4e      	ldr	r2, [pc, #312]	@ (8007190 <RCCEx_PLL2_Config+0x15c>)
 8007058:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800705c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800705e:	f7fa fa77 	bl	8001550 <HAL_GetTick>
 8007062:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007064:	e008      	b.n	8007078 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007066:	f7fa fa73 	bl	8001550 <HAL_GetTick>
 800706a:	4602      	mov	r2, r0
 800706c:	68bb      	ldr	r3, [r7, #8]
 800706e:	1ad3      	subs	r3, r2, r3
 8007070:	2b02      	cmp	r3, #2
 8007072:	d901      	bls.n	8007078 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007074:	2303      	movs	r3, #3
 8007076:	e086      	b.n	8007186 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007078:	4b45      	ldr	r3, [pc, #276]	@ (8007190 <RCCEx_PLL2_Config+0x15c>)
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007080:	2b00      	cmp	r3, #0
 8007082:	d1f0      	bne.n	8007066 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007084:	4b42      	ldr	r3, [pc, #264]	@ (8007190 <RCCEx_PLL2_Config+0x15c>)
 8007086:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007088:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	031b      	lsls	r3, r3, #12
 8007092:	493f      	ldr	r1, [pc, #252]	@ (8007190 <RCCEx_PLL2_Config+0x15c>)
 8007094:	4313      	orrs	r3, r2
 8007096:	628b      	str	r3, [r1, #40]	@ 0x28
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	685b      	ldr	r3, [r3, #4]
 800709c:	3b01      	subs	r3, #1
 800709e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	689b      	ldr	r3, [r3, #8]
 80070a6:	3b01      	subs	r3, #1
 80070a8:	025b      	lsls	r3, r3, #9
 80070aa:	b29b      	uxth	r3, r3
 80070ac:	431a      	orrs	r2, r3
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	68db      	ldr	r3, [r3, #12]
 80070b2:	3b01      	subs	r3, #1
 80070b4:	041b      	lsls	r3, r3, #16
 80070b6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80070ba:	431a      	orrs	r2, r3
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	691b      	ldr	r3, [r3, #16]
 80070c0:	3b01      	subs	r3, #1
 80070c2:	061b      	lsls	r3, r3, #24
 80070c4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80070c8:	4931      	ldr	r1, [pc, #196]	@ (8007190 <RCCEx_PLL2_Config+0x15c>)
 80070ca:	4313      	orrs	r3, r2
 80070cc:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80070ce:	4b30      	ldr	r3, [pc, #192]	@ (8007190 <RCCEx_PLL2_Config+0x15c>)
 80070d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070d2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	695b      	ldr	r3, [r3, #20]
 80070da:	492d      	ldr	r1, [pc, #180]	@ (8007190 <RCCEx_PLL2_Config+0x15c>)
 80070dc:	4313      	orrs	r3, r2
 80070de:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80070e0:	4b2b      	ldr	r3, [pc, #172]	@ (8007190 <RCCEx_PLL2_Config+0x15c>)
 80070e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070e4:	f023 0220 	bic.w	r2, r3, #32
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	699b      	ldr	r3, [r3, #24]
 80070ec:	4928      	ldr	r1, [pc, #160]	@ (8007190 <RCCEx_PLL2_Config+0x15c>)
 80070ee:	4313      	orrs	r3, r2
 80070f0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80070f2:	4b27      	ldr	r3, [pc, #156]	@ (8007190 <RCCEx_PLL2_Config+0x15c>)
 80070f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070f6:	4a26      	ldr	r2, [pc, #152]	@ (8007190 <RCCEx_PLL2_Config+0x15c>)
 80070f8:	f023 0310 	bic.w	r3, r3, #16
 80070fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80070fe:	4b24      	ldr	r3, [pc, #144]	@ (8007190 <RCCEx_PLL2_Config+0x15c>)
 8007100:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007102:	4b24      	ldr	r3, [pc, #144]	@ (8007194 <RCCEx_PLL2_Config+0x160>)
 8007104:	4013      	ands	r3, r2
 8007106:	687a      	ldr	r2, [r7, #4]
 8007108:	69d2      	ldr	r2, [r2, #28]
 800710a:	00d2      	lsls	r2, r2, #3
 800710c:	4920      	ldr	r1, [pc, #128]	@ (8007190 <RCCEx_PLL2_Config+0x15c>)
 800710e:	4313      	orrs	r3, r2
 8007110:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007112:	4b1f      	ldr	r3, [pc, #124]	@ (8007190 <RCCEx_PLL2_Config+0x15c>)
 8007114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007116:	4a1e      	ldr	r2, [pc, #120]	@ (8007190 <RCCEx_PLL2_Config+0x15c>)
 8007118:	f043 0310 	orr.w	r3, r3, #16
 800711c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d106      	bne.n	8007132 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007124:	4b1a      	ldr	r3, [pc, #104]	@ (8007190 <RCCEx_PLL2_Config+0x15c>)
 8007126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007128:	4a19      	ldr	r2, [pc, #100]	@ (8007190 <RCCEx_PLL2_Config+0x15c>)
 800712a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800712e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007130:	e00f      	b.n	8007152 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	2b01      	cmp	r3, #1
 8007136:	d106      	bne.n	8007146 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007138:	4b15      	ldr	r3, [pc, #84]	@ (8007190 <RCCEx_PLL2_Config+0x15c>)
 800713a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800713c:	4a14      	ldr	r2, [pc, #80]	@ (8007190 <RCCEx_PLL2_Config+0x15c>)
 800713e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007142:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007144:	e005      	b.n	8007152 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007146:	4b12      	ldr	r3, [pc, #72]	@ (8007190 <RCCEx_PLL2_Config+0x15c>)
 8007148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800714a:	4a11      	ldr	r2, [pc, #68]	@ (8007190 <RCCEx_PLL2_Config+0x15c>)
 800714c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007150:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007152:	4b0f      	ldr	r3, [pc, #60]	@ (8007190 <RCCEx_PLL2_Config+0x15c>)
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4a0e      	ldr	r2, [pc, #56]	@ (8007190 <RCCEx_PLL2_Config+0x15c>)
 8007158:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800715c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800715e:	f7fa f9f7 	bl	8001550 <HAL_GetTick>
 8007162:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007164:	e008      	b.n	8007178 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007166:	f7fa f9f3 	bl	8001550 <HAL_GetTick>
 800716a:	4602      	mov	r2, r0
 800716c:	68bb      	ldr	r3, [r7, #8]
 800716e:	1ad3      	subs	r3, r2, r3
 8007170:	2b02      	cmp	r3, #2
 8007172:	d901      	bls.n	8007178 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007174:	2303      	movs	r3, #3
 8007176:	e006      	b.n	8007186 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007178:	4b05      	ldr	r3, [pc, #20]	@ (8007190 <RCCEx_PLL2_Config+0x15c>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007180:	2b00      	cmp	r3, #0
 8007182:	d0f0      	beq.n	8007166 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007184:	7bfb      	ldrb	r3, [r7, #15]
}
 8007186:	4618      	mov	r0, r3
 8007188:	3710      	adds	r7, #16
 800718a:	46bd      	mov	sp, r7
 800718c:	bd80      	pop	{r7, pc}
 800718e:	bf00      	nop
 8007190:	58024400 	.word	0x58024400
 8007194:	ffff0007 	.word	0xffff0007

08007198 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b084      	sub	sp, #16
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
 80071a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80071a2:	2300      	movs	r3, #0
 80071a4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80071a6:	4b53      	ldr	r3, [pc, #332]	@ (80072f4 <RCCEx_PLL3_Config+0x15c>)
 80071a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071aa:	f003 0303 	and.w	r3, r3, #3
 80071ae:	2b03      	cmp	r3, #3
 80071b0:	d101      	bne.n	80071b6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80071b2:	2301      	movs	r3, #1
 80071b4:	e099      	b.n	80072ea <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80071b6:	4b4f      	ldr	r3, [pc, #316]	@ (80072f4 <RCCEx_PLL3_Config+0x15c>)
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	4a4e      	ldr	r2, [pc, #312]	@ (80072f4 <RCCEx_PLL3_Config+0x15c>)
 80071bc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80071c0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80071c2:	f7fa f9c5 	bl	8001550 <HAL_GetTick>
 80071c6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80071c8:	e008      	b.n	80071dc <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80071ca:	f7fa f9c1 	bl	8001550 <HAL_GetTick>
 80071ce:	4602      	mov	r2, r0
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	1ad3      	subs	r3, r2, r3
 80071d4:	2b02      	cmp	r3, #2
 80071d6:	d901      	bls.n	80071dc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80071d8:	2303      	movs	r3, #3
 80071da:	e086      	b.n	80072ea <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80071dc:	4b45      	ldr	r3, [pc, #276]	@ (80072f4 <RCCEx_PLL3_Config+0x15c>)
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d1f0      	bne.n	80071ca <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80071e8:	4b42      	ldr	r3, [pc, #264]	@ (80072f4 <RCCEx_PLL3_Config+0x15c>)
 80071ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071ec:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	051b      	lsls	r3, r3, #20
 80071f6:	493f      	ldr	r1, [pc, #252]	@ (80072f4 <RCCEx_PLL3_Config+0x15c>)
 80071f8:	4313      	orrs	r3, r2
 80071fa:	628b      	str	r3, [r1, #40]	@ 0x28
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	685b      	ldr	r3, [r3, #4]
 8007200:	3b01      	subs	r3, #1
 8007202:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	689b      	ldr	r3, [r3, #8]
 800720a:	3b01      	subs	r3, #1
 800720c:	025b      	lsls	r3, r3, #9
 800720e:	b29b      	uxth	r3, r3
 8007210:	431a      	orrs	r2, r3
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	68db      	ldr	r3, [r3, #12]
 8007216:	3b01      	subs	r3, #1
 8007218:	041b      	lsls	r3, r3, #16
 800721a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800721e:	431a      	orrs	r2, r3
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	691b      	ldr	r3, [r3, #16]
 8007224:	3b01      	subs	r3, #1
 8007226:	061b      	lsls	r3, r3, #24
 8007228:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800722c:	4931      	ldr	r1, [pc, #196]	@ (80072f4 <RCCEx_PLL3_Config+0x15c>)
 800722e:	4313      	orrs	r3, r2
 8007230:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007232:	4b30      	ldr	r3, [pc, #192]	@ (80072f4 <RCCEx_PLL3_Config+0x15c>)
 8007234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007236:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	695b      	ldr	r3, [r3, #20]
 800723e:	492d      	ldr	r1, [pc, #180]	@ (80072f4 <RCCEx_PLL3_Config+0x15c>)
 8007240:	4313      	orrs	r3, r2
 8007242:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007244:	4b2b      	ldr	r3, [pc, #172]	@ (80072f4 <RCCEx_PLL3_Config+0x15c>)
 8007246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007248:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	699b      	ldr	r3, [r3, #24]
 8007250:	4928      	ldr	r1, [pc, #160]	@ (80072f4 <RCCEx_PLL3_Config+0x15c>)
 8007252:	4313      	orrs	r3, r2
 8007254:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007256:	4b27      	ldr	r3, [pc, #156]	@ (80072f4 <RCCEx_PLL3_Config+0x15c>)
 8007258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800725a:	4a26      	ldr	r2, [pc, #152]	@ (80072f4 <RCCEx_PLL3_Config+0x15c>)
 800725c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007260:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007262:	4b24      	ldr	r3, [pc, #144]	@ (80072f4 <RCCEx_PLL3_Config+0x15c>)
 8007264:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007266:	4b24      	ldr	r3, [pc, #144]	@ (80072f8 <RCCEx_PLL3_Config+0x160>)
 8007268:	4013      	ands	r3, r2
 800726a:	687a      	ldr	r2, [r7, #4]
 800726c:	69d2      	ldr	r2, [r2, #28]
 800726e:	00d2      	lsls	r2, r2, #3
 8007270:	4920      	ldr	r1, [pc, #128]	@ (80072f4 <RCCEx_PLL3_Config+0x15c>)
 8007272:	4313      	orrs	r3, r2
 8007274:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007276:	4b1f      	ldr	r3, [pc, #124]	@ (80072f4 <RCCEx_PLL3_Config+0x15c>)
 8007278:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800727a:	4a1e      	ldr	r2, [pc, #120]	@ (80072f4 <RCCEx_PLL3_Config+0x15c>)
 800727c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007280:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d106      	bne.n	8007296 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007288:	4b1a      	ldr	r3, [pc, #104]	@ (80072f4 <RCCEx_PLL3_Config+0x15c>)
 800728a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800728c:	4a19      	ldr	r2, [pc, #100]	@ (80072f4 <RCCEx_PLL3_Config+0x15c>)
 800728e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007292:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007294:	e00f      	b.n	80072b6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	2b01      	cmp	r3, #1
 800729a:	d106      	bne.n	80072aa <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800729c:	4b15      	ldr	r3, [pc, #84]	@ (80072f4 <RCCEx_PLL3_Config+0x15c>)
 800729e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072a0:	4a14      	ldr	r2, [pc, #80]	@ (80072f4 <RCCEx_PLL3_Config+0x15c>)
 80072a2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80072a6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80072a8:	e005      	b.n	80072b6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80072aa:	4b12      	ldr	r3, [pc, #72]	@ (80072f4 <RCCEx_PLL3_Config+0x15c>)
 80072ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072ae:	4a11      	ldr	r2, [pc, #68]	@ (80072f4 <RCCEx_PLL3_Config+0x15c>)
 80072b0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80072b4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80072b6:	4b0f      	ldr	r3, [pc, #60]	@ (80072f4 <RCCEx_PLL3_Config+0x15c>)
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	4a0e      	ldr	r2, [pc, #56]	@ (80072f4 <RCCEx_PLL3_Config+0x15c>)
 80072bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80072c0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80072c2:	f7fa f945 	bl	8001550 <HAL_GetTick>
 80072c6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80072c8:	e008      	b.n	80072dc <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80072ca:	f7fa f941 	bl	8001550 <HAL_GetTick>
 80072ce:	4602      	mov	r2, r0
 80072d0:	68bb      	ldr	r3, [r7, #8]
 80072d2:	1ad3      	subs	r3, r2, r3
 80072d4:	2b02      	cmp	r3, #2
 80072d6:	d901      	bls.n	80072dc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80072d8:	2303      	movs	r3, #3
 80072da:	e006      	b.n	80072ea <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80072dc:	4b05      	ldr	r3, [pc, #20]	@ (80072f4 <RCCEx_PLL3_Config+0x15c>)
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d0f0      	beq.n	80072ca <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80072e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80072ea:	4618      	mov	r0, r3
 80072ec:	3710      	adds	r7, #16
 80072ee:	46bd      	mov	sp, r7
 80072f0:	bd80      	pop	{r7, pc}
 80072f2:	bf00      	nop
 80072f4:	58024400 	.word	0x58024400
 80072f8:	ffff0007 	.word	0xffff0007

080072fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b082      	sub	sp, #8
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d101      	bne.n	800730e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800730a:	2301      	movs	r3, #1
 800730c:	e049      	b.n	80073a2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007314:	b2db      	uxtb	r3, r3
 8007316:	2b00      	cmp	r3, #0
 8007318:	d106      	bne.n	8007328 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2200      	movs	r2, #0
 800731e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007322:	6878      	ldr	r0, [r7, #4]
 8007324:	f7f9 fcfa 	bl	8000d1c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2202      	movs	r2, #2
 800732c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681a      	ldr	r2, [r3, #0]
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	3304      	adds	r3, #4
 8007338:	4619      	mov	r1, r3
 800733a:	4610      	mov	r0, r2
 800733c:	f000 feb0 	bl	80080a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2201      	movs	r2, #1
 8007344:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2201      	movs	r2, #1
 800734c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2201      	movs	r2, #1
 8007354:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2201      	movs	r2, #1
 800735c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2201      	movs	r2, #1
 8007364:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2201      	movs	r2, #1
 800736c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2201      	movs	r2, #1
 8007374:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2201      	movs	r2, #1
 800737c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2201      	movs	r2, #1
 8007384:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2201      	movs	r2, #1
 800738c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2201      	movs	r2, #1
 8007394:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2201      	movs	r2, #1
 800739c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80073a0:	2300      	movs	r3, #0
}
 80073a2:	4618      	mov	r0, r3
 80073a4:	3708      	adds	r7, #8
 80073a6:	46bd      	mov	sp, r7
 80073a8:	bd80      	pop	{r7, pc}
	...

080073ac <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b085      	sub	sp, #20
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80073ba:	b2db      	uxtb	r3, r3
 80073bc:	2b01      	cmp	r3, #1
 80073be:	d001      	beq.n	80073c4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80073c0:	2301      	movs	r3, #1
 80073c2:	e056      	b.n	8007472 <HAL_TIM_Base_Start+0xc6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2202      	movs	r2, #2
 80073c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	4a2b      	ldr	r2, [pc, #172]	@ (8007480 <HAL_TIM_Base_Start+0xd4>)
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d02c      	beq.n	8007430 <HAL_TIM_Base_Start+0x84>
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073de:	d027      	beq.n	8007430 <HAL_TIM_Base_Start+0x84>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	4a27      	ldr	r2, [pc, #156]	@ (8007484 <HAL_TIM_Base_Start+0xd8>)
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d022      	beq.n	8007430 <HAL_TIM_Base_Start+0x84>
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	4a26      	ldr	r2, [pc, #152]	@ (8007488 <HAL_TIM_Base_Start+0xdc>)
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d01d      	beq.n	8007430 <HAL_TIM_Base_Start+0x84>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	4a24      	ldr	r2, [pc, #144]	@ (800748c <HAL_TIM_Base_Start+0xe0>)
 80073fa:	4293      	cmp	r3, r2
 80073fc:	d018      	beq.n	8007430 <HAL_TIM_Base_Start+0x84>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	4a23      	ldr	r2, [pc, #140]	@ (8007490 <HAL_TIM_Base_Start+0xe4>)
 8007404:	4293      	cmp	r3, r2
 8007406:	d013      	beq.n	8007430 <HAL_TIM_Base_Start+0x84>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	4a21      	ldr	r2, [pc, #132]	@ (8007494 <HAL_TIM_Base_Start+0xe8>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d00e      	beq.n	8007430 <HAL_TIM_Base_Start+0x84>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	4a20      	ldr	r2, [pc, #128]	@ (8007498 <HAL_TIM_Base_Start+0xec>)
 8007418:	4293      	cmp	r3, r2
 800741a:	d009      	beq.n	8007430 <HAL_TIM_Base_Start+0x84>
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4a1e      	ldr	r2, [pc, #120]	@ (800749c <HAL_TIM_Base_Start+0xf0>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d004      	beq.n	8007430 <HAL_TIM_Base_Start+0x84>
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	4a1d      	ldr	r2, [pc, #116]	@ (80074a0 <HAL_TIM_Base_Start+0xf4>)
 800742c:	4293      	cmp	r3, r2
 800742e:	d115      	bne.n	800745c <HAL_TIM_Base_Start+0xb0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	689a      	ldr	r2, [r3, #8]
 8007436:	4b1b      	ldr	r3, [pc, #108]	@ (80074a4 <HAL_TIM_Base_Start+0xf8>)
 8007438:	4013      	ands	r3, r2
 800743a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	2b06      	cmp	r3, #6
 8007440:	d015      	beq.n	800746e <HAL_TIM_Base_Start+0xc2>
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007448:	d011      	beq.n	800746e <HAL_TIM_Base_Start+0xc2>
    {
      __HAL_TIM_ENABLE(htim);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	681a      	ldr	r2, [r3, #0]
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f042 0201 	orr.w	r2, r2, #1
 8007458:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800745a:	e008      	b.n	800746e <HAL_TIM_Base_Start+0xc2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	681a      	ldr	r2, [r3, #0]
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f042 0201 	orr.w	r2, r2, #1
 800746a:	601a      	str	r2, [r3, #0]
 800746c:	e000      	b.n	8007470 <HAL_TIM_Base_Start+0xc4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800746e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007470:	2300      	movs	r3, #0
}
 8007472:	4618      	mov	r0, r3
 8007474:	3714      	adds	r7, #20
 8007476:	46bd      	mov	sp, r7
 8007478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747c:	4770      	bx	lr
 800747e:	bf00      	nop
 8007480:	40010000 	.word	0x40010000
 8007484:	40000400 	.word	0x40000400
 8007488:	40000800 	.word	0x40000800
 800748c:	40000c00 	.word	0x40000c00
 8007490:	40010400 	.word	0x40010400
 8007494:	40001800 	.word	0x40001800
 8007498:	40014000 	.word	0x40014000
 800749c:	4000e000 	.word	0x4000e000
 80074a0:	4000e400 	.word	0x4000e400
 80074a4:	00010007 	.word	0x00010007

080074a8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b082      	sub	sp, #8
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d101      	bne.n	80074ba <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80074b6:	2301      	movs	r3, #1
 80074b8:	e049      	b.n	800754e <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80074c0:	b2db      	uxtb	r3, r3
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d106      	bne.n	80074d4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2200      	movs	r2, #0
 80074ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80074ce:	6878      	ldr	r0, [r7, #4]
 80074d0:	f000 f841 	bl	8007556 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2202      	movs	r2, #2
 80074d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681a      	ldr	r2, [r3, #0]
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	3304      	adds	r3, #4
 80074e4:	4619      	mov	r1, r3
 80074e6:	4610      	mov	r0, r2
 80074e8:	f000 fdda 	bl	80080a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2201      	movs	r2, #1
 80074f0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2201      	movs	r2, #1
 80074f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2201      	movs	r2, #1
 8007500:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2201      	movs	r2, #1
 8007508:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2201      	movs	r2, #1
 8007510:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2201      	movs	r2, #1
 8007518:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2201      	movs	r2, #1
 8007520:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2201      	movs	r2, #1
 8007528:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2201      	movs	r2, #1
 8007530:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2201      	movs	r2, #1
 8007538:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2201      	movs	r2, #1
 8007540:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2201      	movs	r2, #1
 8007548:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800754c:	2300      	movs	r3, #0
}
 800754e:	4618      	mov	r0, r3
 8007550:	3708      	adds	r7, #8
 8007552:	46bd      	mov	sp, r7
 8007554:	bd80      	pop	{r7, pc}

08007556 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8007556:	b480      	push	{r7}
 8007558:	b083      	sub	sp, #12
 800755a:	af00      	add	r7, sp, #0
 800755c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800755e:	bf00      	nop
 8007560:	370c      	adds	r7, #12
 8007562:	46bd      	mov	sp, r7
 8007564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007568:	4770      	bx	lr
	...

0800756c <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b086      	sub	sp, #24
 8007570:	af00      	add	r7, sp, #0
 8007572:	60f8      	str	r0, [r7, #12]
 8007574:	60b9      	str	r1, [r7, #8]
 8007576:	607a      	str	r2, [r7, #4]
 8007578:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800757a:	2300      	movs	r3, #0
 800757c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800757e:	68bb      	ldr	r3, [r7, #8]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d104      	bne.n	800758e <HAL_TIM_IC_Start_DMA+0x22>
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800758a:	b2db      	uxtb	r3, r3
 800758c:	e023      	b.n	80075d6 <HAL_TIM_IC_Start_DMA+0x6a>
 800758e:	68bb      	ldr	r3, [r7, #8]
 8007590:	2b04      	cmp	r3, #4
 8007592:	d104      	bne.n	800759e <HAL_TIM_IC_Start_DMA+0x32>
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800759a:	b2db      	uxtb	r3, r3
 800759c:	e01b      	b.n	80075d6 <HAL_TIM_IC_Start_DMA+0x6a>
 800759e:	68bb      	ldr	r3, [r7, #8]
 80075a0:	2b08      	cmp	r3, #8
 80075a2:	d104      	bne.n	80075ae <HAL_TIM_IC_Start_DMA+0x42>
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80075aa:	b2db      	uxtb	r3, r3
 80075ac:	e013      	b.n	80075d6 <HAL_TIM_IC_Start_DMA+0x6a>
 80075ae:	68bb      	ldr	r3, [r7, #8]
 80075b0:	2b0c      	cmp	r3, #12
 80075b2:	d104      	bne.n	80075be <HAL_TIM_IC_Start_DMA+0x52>
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075ba:	b2db      	uxtb	r3, r3
 80075bc:	e00b      	b.n	80075d6 <HAL_TIM_IC_Start_DMA+0x6a>
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	2b10      	cmp	r3, #16
 80075c2:	d104      	bne.n	80075ce <HAL_TIM_IC_Start_DMA+0x62>
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80075ca:	b2db      	uxtb	r3, r3
 80075cc:	e003      	b.n	80075d6 <HAL_TIM_IC_Start_DMA+0x6a>
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80075d4:	b2db      	uxtb	r3, r3
 80075d6:	75bb      	strb	r3, [r7, #22]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d104      	bne.n	80075e8 <HAL_TIM_IC_Start_DMA+0x7c>
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80075e4:	b2db      	uxtb	r3, r3
 80075e6:	e013      	b.n	8007610 <HAL_TIM_IC_Start_DMA+0xa4>
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	2b04      	cmp	r3, #4
 80075ec:	d104      	bne.n	80075f8 <HAL_TIM_IC_Start_DMA+0x8c>
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80075f4:	b2db      	uxtb	r3, r3
 80075f6:	e00b      	b.n	8007610 <HAL_TIM_IC_Start_DMA+0xa4>
 80075f8:	68bb      	ldr	r3, [r7, #8]
 80075fa:	2b08      	cmp	r3, #8
 80075fc:	d104      	bne.n	8007608 <HAL_TIM_IC_Start_DMA+0x9c>
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8007604:	b2db      	uxtb	r3, r3
 8007606:	e003      	b.n	8007610 <HAL_TIM_IC_Start_DMA+0xa4>
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800760e:	b2db      	uxtb	r3, r3
 8007610:	757b      	strb	r3, [r7, #21]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Set the TIM channel state */
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 8007612:	7dbb      	ldrb	r3, [r7, #22]
 8007614:	2b02      	cmp	r3, #2
 8007616:	d002      	beq.n	800761e <HAL_TIM_IC_Start_DMA+0xb2>
      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 8007618:	7d7b      	ldrb	r3, [r7, #21]
 800761a:	2b02      	cmp	r3, #2
 800761c:	d101      	bne.n	8007622 <HAL_TIM_IC_Start_DMA+0xb6>
  {
    return HAL_BUSY;
 800761e:	2302      	movs	r3, #2
 8007620:	e166      	b.n	80078f0 <HAL_TIM_IC_Start_DMA+0x384>
  }
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 8007622:	7dbb      	ldrb	r3, [r7, #22]
 8007624:	2b01      	cmp	r3, #1
 8007626:	d153      	bne.n	80076d0 <HAL_TIM_IC_Start_DMA+0x164>
           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 8007628:	7d7b      	ldrb	r3, [r7, #21]
 800762a:	2b01      	cmp	r3, #1
 800762c:	d150      	bne.n	80076d0 <HAL_TIM_IC_Start_DMA+0x164>
  {
    if ((pData == NULL) || (Length == 0U))
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d002      	beq.n	800763a <HAL_TIM_IC_Start_DMA+0xce>
 8007634:	887b      	ldrh	r3, [r7, #2]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d101      	bne.n	800763e <HAL_TIM_IC_Start_DMA+0xd2>
    {
      return HAL_ERROR;
 800763a:	2301      	movs	r3, #1
 800763c:	e158      	b.n	80078f0 <HAL_TIM_IC_Start_DMA+0x384>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800763e:	68bb      	ldr	r3, [r7, #8]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d104      	bne.n	800764e <HAL_TIM_IC_Start_DMA+0xe2>
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	2202      	movs	r2, #2
 8007648:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800764c:	e023      	b.n	8007696 <HAL_TIM_IC_Start_DMA+0x12a>
 800764e:	68bb      	ldr	r3, [r7, #8]
 8007650:	2b04      	cmp	r3, #4
 8007652:	d104      	bne.n	800765e <HAL_TIM_IC_Start_DMA+0xf2>
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	2202      	movs	r2, #2
 8007658:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800765c:	e01b      	b.n	8007696 <HAL_TIM_IC_Start_DMA+0x12a>
 800765e:	68bb      	ldr	r3, [r7, #8]
 8007660:	2b08      	cmp	r3, #8
 8007662:	d104      	bne.n	800766e <HAL_TIM_IC_Start_DMA+0x102>
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	2202      	movs	r2, #2
 8007668:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800766c:	e013      	b.n	8007696 <HAL_TIM_IC_Start_DMA+0x12a>
 800766e:	68bb      	ldr	r3, [r7, #8]
 8007670:	2b0c      	cmp	r3, #12
 8007672:	d104      	bne.n	800767e <HAL_TIM_IC_Start_DMA+0x112>
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	2202      	movs	r2, #2
 8007678:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800767c:	e00b      	b.n	8007696 <HAL_TIM_IC_Start_DMA+0x12a>
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	2b10      	cmp	r3, #16
 8007682:	d104      	bne.n	800768e <HAL_TIM_IC_Start_DMA+0x122>
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	2202      	movs	r2, #2
 8007688:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800768c:	e003      	b.n	8007696 <HAL_TIM_IC_Start_DMA+0x12a>
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	2202      	movs	r2, #2
 8007692:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007696:	68bb      	ldr	r3, [r7, #8]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d104      	bne.n	80076a6 <HAL_TIM_IC_Start_DMA+0x13a>
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	2202      	movs	r2, #2
 80076a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    if ((pData == NULL) || (Length == 0U))
 80076a4:	e016      	b.n	80076d4 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80076a6:	68bb      	ldr	r3, [r7, #8]
 80076a8:	2b04      	cmp	r3, #4
 80076aa:	d104      	bne.n	80076b6 <HAL_TIM_IC_Start_DMA+0x14a>
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	2202      	movs	r2, #2
 80076b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    if ((pData == NULL) || (Length == 0U))
 80076b4:	e00e      	b.n	80076d4 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80076b6:	68bb      	ldr	r3, [r7, #8]
 80076b8:	2b08      	cmp	r3, #8
 80076ba:	d104      	bne.n	80076c6 <HAL_TIM_IC_Start_DMA+0x15a>
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	2202      	movs	r2, #2
 80076c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
    if ((pData == NULL) || (Length == 0U))
 80076c4:	e006      	b.n	80076d4 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	2202      	movs	r2, #2
 80076ca:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
    if ((pData == NULL) || (Length == 0U))
 80076ce:	e001      	b.n	80076d4 <HAL_TIM_IC_Start_DMA+0x168>
    }
  }
  else
  {
    return HAL_ERROR;
 80076d0:	2301      	movs	r3, #1
 80076d2:	e10d      	b.n	80078f0 <HAL_TIM_IC_Start_DMA+0x384>
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	2201      	movs	r2, #1
 80076da:	68b9      	ldr	r1, [r7, #8]
 80076dc:	4618      	mov	r0, r3
 80076de:	f000 ff5f 	bl	80085a0 <TIM_CCxChannelCmd>

  switch (Channel)
 80076e2:	68bb      	ldr	r3, [r7, #8]
 80076e4:	2b0c      	cmp	r3, #12
 80076e6:	f200 80ad 	bhi.w	8007844 <HAL_TIM_IC_Start_DMA+0x2d8>
 80076ea:	a201      	add	r2, pc, #4	@ (adr r2, 80076f0 <HAL_TIM_IC_Start_DMA+0x184>)
 80076ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076f0:	08007725 	.word	0x08007725
 80076f4:	08007845 	.word	0x08007845
 80076f8:	08007845 	.word	0x08007845
 80076fc:	08007845 	.word	0x08007845
 8007700:	0800776d 	.word	0x0800776d
 8007704:	08007845 	.word	0x08007845
 8007708:	08007845 	.word	0x08007845
 800770c:	08007845 	.word	0x08007845
 8007710:	080077b5 	.word	0x080077b5
 8007714:	08007845 	.word	0x08007845
 8007718:	08007845 	.word	0x08007845
 800771c:	08007845 	.word	0x08007845
 8007720:	080077fd 	.word	0x080077fd
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007728:	4a73      	ldr	r2, [pc, #460]	@ (80078f8 <HAL_TIM_IC_Start_DMA+0x38c>)
 800772a:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007730:	4a72      	ldr	r2, [pc, #456]	@ (80078fc <HAL_TIM_IC_Start_DMA+0x390>)
 8007732:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007738:	4a71      	ldr	r2, [pc, #452]	@ (8007900 <HAL_TIM_IC_Start_DMA+0x394>)
 800773a:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	3334      	adds	r3, #52	@ 0x34
 8007746:	4619      	mov	r1, r3
 8007748:	687a      	ldr	r2, [r7, #4]
 800774a:	887b      	ldrh	r3, [r7, #2]
 800774c:	f7fa fbec 	bl	8001f28 <HAL_DMA_Start_IT>
 8007750:	4603      	mov	r3, r0
 8007752:	2b00      	cmp	r3, #0
 8007754:	d001      	beq.n	800775a <HAL_TIM_IC_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007756:	2301      	movs	r3, #1
 8007758:	e0ca      	b.n	80078f0 <HAL_TIM_IC_Start_DMA+0x384>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	68da      	ldr	r2, [r3, #12]
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007768:	60da      	str	r2, [r3, #12]
      break;
 800776a:	e06e      	b.n	800784a <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007770:	4a61      	ldr	r2, [pc, #388]	@ (80078f8 <HAL_TIM_IC_Start_DMA+0x38c>)
 8007772:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007778:	4a60      	ldr	r2, [pc, #384]	@ (80078fc <HAL_TIM_IC_Start_DMA+0x390>)
 800777a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007780:	4a5f      	ldr	r2, [pc, #380]	@ (8007900 <HAL_TIM_IC_Start_DMA+0x394>)
 8007782:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	3338      	adds	r3, #56	@ 0x38
 800778e:	4619      	mov	r1, r3
 8007790:	687a      	ldr	r2, [r7, #4]
 8007792:	887b      	ldrh	r3, [r7, #2]
 8007794:	f7fa fbc8 	bl	8001f28 <HAL_DMA_Start_IT>
 8007798:	4603      	mov	r3, r0
 800779a:	2b00      	cmp	r3, #0
 800779c:	d001      	beq.n	80077a2 <HAL_TIM_IC_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800779e:	2301      	movs	r3, #1
 80077a0:	e0a6      	b.n	80078f0 <HAL_TIM_IC_Start_DMA+0x384>
      }
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	68da      	ldr	r2, [r3, #12]
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80077b0:	60da      	str	r2, [r3, #12]
      break;
 80077b2:	e04a      	b.n	800784a <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077b8:	4a4f      	ldr	r2, [pc, #316]	@ (80078f8 <HAL_TIM_IC_Start_DMA+0x38c>)
 80077ba:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077c0:	4a4e      	ldr	r2, [pc, #312]	@ (80078fc <HAL_TIM_IC_Start_DMA+0x390>)
 80077c2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077c8:	4a4d      	ldr	r2, [pc, #308]	@ (8007900 <HAL_TIM_IC_Start_DMA+0x394>)
 80077ca:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	333c      	adds	r3, #60	@ 0x3c
 80077d6:	4619      	mov	r1, r3
 80077d8:	687a      	ldr	r2, [r7, #4]
 80077da:	887b      	ldrh	r3, [r7, #2]
 80077dc:	f7fa fba4 	bl	8001f28 <HAL_DMA_Start_IT>
 80077e0:	4603      	mov	r3, r0
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d001      	beq.n	80077ea <HAL_TIM_IC_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80077e6:	2301      	movs	r3, #1
 80077e8:	e082      	b.n	80078f0 <HAL_TIM_IC_Start_DMA+0x384>
      }
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	68da      	ldr	r2, [r3, #12]
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80077f8:	60da      	str	r2, [r3, #12]
      break;
 80077fa:	e026      	b.n	800784a <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007800:	4a3d      	ldr	r2, [pc, #244]	@ (80078f8 <HAL_TIM_IC_Start_DMA+0x38c>)
 8007802:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007808:	4a3c      	ldr	r2, [pc, #240]	@ (80078fc <HAL_TIM_IC_Start_DMA+0x390>)
 800780a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007810:	4a3b      	ldr	r2, [pc, #236]	@ (8007900 <HAL_TIM_IC_Start_DMA+0x394>)
 8007812:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	3340      	adds	r3, #64	@ 0x40
 800781e:	4619      	mov	r1, r3
 8007820:	687a      	ldr	r2, [r7, #4]
 8007822:	887b      	ldrh	r3, [r7, #2]
 8007824:	f7fa fb80 	bl	8001f28 <HAL_DMA_Start_IT>
 8007828:	4603      	mov	r3, r0
 800782a:	2b00      	cmp	r3, #0
 800782c:	d001      	beq.n	8007832 <HAL_TIM_IC_Start_DMA+0x2c6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800782e:	2301      	movs	r3, #1
 8007830:	e05e      	b.n	80078f0 <HAL_TIM_IC_Start_DMA+0x384>
      }
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	68da      	ldr	r2, [r3, #12]
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007840:	60da      	str	r2, [r3, #12]
      break;
 8007842:	e002      	b.n	800784a <HAL_TIM_IC_Start_DMA+0x2de>
    }

    default:
      status = HAL_ERROR;
 8007844:	2301      	movs	r3, #1
 8007846:	75fb      	strb	r3, [r7, #23]
      break;
 8007848:	bf00      	nop
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	4a2d      	ldr	r2, [pc, #180]	@ (8007904 <HAL_TIM_IC_Start_DMA+0x398>)
 8007850:	4293      	cmp	r3, r2
 8007852:	d02c      	beq.n	80078ae <HAL_TIM_IC_Start_DMA+0x342>
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800785c:	d027      	beq.n	80078ae <HAL_TIM_IC_Start_DMA+0x342>
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	4a29      	ldr	r2, [pc, #164]	@ (8007908 <HAL_TIM_IC_Start_DMA+0x39c>)
 8007864:	4293      	cmp	r3, r2
 8007866:	d022      	beq.n	80078ae <HAL_TIM_IC_Start_DMA+0x342>
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	4a27      	ldr	r2, [pc, #156]	@ (800790c <HAL_TIM_IC_Start_DMA+0x3a0>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d01d      	beq.n	80078ae <HAL_TIM_IC_Start_DMA+0x342>
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	4a26      	ldr	r2, [pc, #152]	@ (8007910 <HAL_TIM_IC_Start_DMA+0x3a4>)
 8007878:	4293      	cmp	r3, r2
 800787a:	d018      	beq.n	80078ae <HAL_TIM_IC_Start_DMA+0x342>
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	4a24      	ldr	r2, [pc, #144]	@ (8007914 <HAL_TIM_IC_Start_DMA+0x3a8>)
 8007882:	4293      	cmp	r3, r2
 8007884:	d013      	beq.n	80078ae <HAL_TIM_IC_Start_DMA+0x342>
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	4a23      	ldr	r2, [pc, #140]	@ (8007918 <HAL_TIM_IC_Start_DMA+0x3ac>)
 800788c:	4293      	cmp	r3, r2
 800788e:	d00e      	beq.n	80078ae <HAL_TIM_IC_Start_DMA+0x342>
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	4a21      	ldr	r2, [pc, #132]	@ (800791c <HAL_TIM_IC_Start_DMA+0x3b0>)
 8007896:	4293      	cmp	r3, r2
 8007898:	d009      	beq.n	80078ae <HAL_TIM_IC_Start_DMA+0x342>
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	4a20      	ldr	r2, [pc, #128]	@ (8007920 <HAL_TIM_IC_Start_DMA+0x3b4>)
 80078a0:	4293      	cmp	r3, r2
 80078a2:	d004      	beq.n	80078ae <HAL_TIM_IC_Start_DMA+0x342>
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	4a1e      	ldr	r2, [pc, #120]	@ (8007924 <HAL_TIM_IC_Start_DMA+0x3b8>)
 80078aa:	4293      	cmp	r3, r2
 80078ac:	d115      	bne.n	80078da <HAL_TIM_IC_Start_DMA+0x36e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	689a      	ldr	r2, [r3, #8]
 80078b4:	4b1c      	ldr	r3, [pc, #112]	@ (8007928 <HAL_TIM_IC_Start_DMA+0x3bc>)
 80078b6:	4013      	ands	r3, r2
 80078b8:	613b      	str	r3, [r7, #16]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078ba:	693b      	ldr	r3, [r7, #16]
 80078bc:	2b06      	cmp	r3, #6
 80078be:	d015      	beq.n	80078ec <HAL_TIM_IC_Start_DMA+0x380>
 80078c0:	693b      	ldr	r3, [r7, #16]
 80078c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80078c6:	d011      	beq.n	80078ec <HAL_TIM_IC_Start_DMA+0x380>
    {
      __HAL_TIM_ENABLE(htim);
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	681a      	ldr	r2, [r3, #0]
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f042 0201 	orr.w	r2, r2, #1
 80078d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078d8:	e008      	b.n	80078ec <HAL_TIM_IC_Start_DMA+0x380>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	681a      	ldr	r2, [r3, #0]
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f042 0201 	orr.w	r2, r2, #1
 80078e8:	601a      	str	r2, [r3, #0]
 80078ea:	e000      	b.n	80078ee <HAL_TIM_IC_Start_DMA+0x382>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078ec:	bf00      	nop
  }

  /* Return function status */
  return status;
 80078ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	3718      	adds	r7, #24
 80078f4:	46bd      	mov	sp, r7
 80078f6:	bd80      	pop	{r7, pc}
 80078f8:	08007f6f 	.word	0x08007f6f
 80078fc:	08008037 	.word	0x08008037
 8007900:	08007edd 	.word	0x08007edd
 8007904:	40010000 	.word	0x40010000
 8007908:	40000400 	.word	0x40000400
 800790c:	40000800 	.word	0x40000800
 8007910:	40000c00 	.word	0x40000c00
 8007914:	40010400 	.word	0x40010400
 8007918:	40001800 	.word	0x40001800
 800791c:	40014000 	.word	0x40014000
 8007920:	4000e000 	.word	0x4000e000
 8007924:	4000e400 	.word	0x4000e400
 8007928:	00010007 	.word	0x00010007

0800792c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b084      	sub	sp, #16
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	68db      	ldr	r3, [r3, #12]
 800793a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	691b      	ldr	r3, [r3, #16]
 8007942:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007944:	68bb      	ldr	r3, [r7, #8]
 8007946:	f003 0302 	and.w	r3, r3, #2
 800794a:	2b00      	cmp	r3, #0
 800794c:	d020      	beq.n	8007990 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	f003 0302 	and.w	r3, r3, #2
 8007954:	2b00      	cmp	r3, #0
 8007956:	d01b      	beq.n	8007990 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f06f 0202 	mvn.w	r2, #2
 8007960:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	2201      	movs	r2, #1
 8007966:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	699b      	ldr	r3, [r3, #24]
 800796e:	f003 0303 	and.w	r3, r3, #3
 8007972:	2b00      	cmp	r3, #0
 8007974:	d003      	beq.n	800797e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007976:	6878      	ldr	r0, [r7, #4]
 8007978:	f000 fa7e 	bl	8007e78 <HAL_TIM_IC_CaptureCallback>
 800797c:	e005      	b.n	800798a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f000 fa70 	bl	8007e64 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007984:	6878      	ldr	r0, [r7, #4]
 8007986:	f000 fa8b 	bl	8007ea0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2200      	movs	r2, #0
 800798e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007990:	68bb      	ldr	r3, [r7, #8]
 8007992:	f003 0304 	and.w	r3, r3, #4
 8007996:	2b00      	cmp	r3, #0
 8007998:	d020      	beq.n	80079dc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	f003 0304 	and.w	r3, r3, #4
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d01b      	beq.n	80079dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f06f 0204 	mvn.w	r2, #4
 80079ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2202      	movs	r2, #2
 80079b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	699b      	ldr	r3, [r3, #24]
 80079ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d003      	beq.n	80079ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80079c2:	6878      	ldr	r0, [r7, #4]
 80079c4:	f000 fa58 	bl	8007e78 <HAL_TIM_IC_CaptureCallback>
 80079c8:	e005      	b.n	80079d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80079ca:	6878      	ldr	r0, [r7, #4]
 80079cc:	f000 fa4a 	bl	8007e64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80079d0:	6878      	ldr	r0, [r7, #4]
 80079d2:	f000 fa65 	bl	8007ea0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	2200      	movs	r2, #0
 80079da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80079dc:	68bb      	ldr	r3, [r7, #8]
 80079de:	f003 0308 	and.w	r3, r3, #8
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d020      	beq.n	8007a28 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	f003 0308 	and.w	r3, r3, #8
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d01b      	beq.n	8007a28 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f06f 0208 	mvn.w	r2, #8
 80079f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2204      	movs	r2, #4
 80079fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	69db      	ldr	r3, [r3, #28]
 8007a06:	f003 0303 	and.w	r3, r3, #3
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d003      	beq.n	8007a16 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a0e:	6878      	ldr	r0, [r7, #4]
 8007a10:	f000 fa32 	bl	8007e78 <HAL_TIM_IC_CaptureCallback>
 8007a14:	e005      	b.n	8007a22 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a16:	6878      	ldr	r0, [r7, #4]
 8007a18:	f000 fa24 	bl	8007e64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a1c:	6878      	ldr	r0, [r7, #4]
 8007a1e:	f000 fa3f 	bl	8007ea0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2200      	movs	r2, #0
 8007a26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	f003 0310 	and.w	r3, r3, #16
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d020      	beq.n	8007a74 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	f003 0310 	and.w	r3, r3, #16
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d01b      	beq.n	8007a74 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	f06f 0210 	mvn.w	r2, #16
 8007a44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2208      	movs	r2, #8
 8007a4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	69db      	ldr	r3, [r3, #28]
 8007a52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d003      	beq.n	8007a62 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a5a:	6878      	ldr	r0, [r7, #4]
 8007a5c:	f000 fa0c 	bl	8007e78 <HAL_TIM_IC_CaptureCallback>
 8007a60:	e005      	b.n	8007a6e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a62:	6878      	ldr	r0, [r7, #4]
 8007a64:	f000 f9fe 	bl	8007e64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a68:	6878      	ldr	r0, [r7, #4]
 8007a6a:	f000 fa19 	bl	8007ea0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2200      	movs	r2, #0
 8007a72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007a74:	68bb      	ldr	r3, [r7, #8]
 8007a76:	f003 0301 	and.w	r3, r3, #1
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d00c      	beq.n	8007a98 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	f003 0301 	and.w	r3, r3, #1
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d007      	beq.n	8007a98 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	f06f 0201 	mvn.w	r2, #1
 8007a90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007a92:	6878      	ldr	r0, [r7, #4]
 8007a94:	f7f9 f8ce 	bl	8000c34 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d104      	bne.n	8007aac <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d00c      	beq.n	8007ac6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d007      	beq.n	8007ac6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007abe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007ac0:	6878      	ldr	r0, [r7, #4]
 8007ac2:	f000 fe39 	bl	8008738 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007ac6:	68bb      	ldr	r3, [r7, #8]
 8007ac8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d00c      	beq.n	8007aea <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d007      	beq.n	8007aea <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007ae2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007ae4:	6878      	ldr	r0, [r7, #4]
 8007ae6:	f000 fe31 	bl	800874c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007aea:	68bb      	ldr	r3, [r7, #8]
 8007aec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d00c      	beq.n	8007b0e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d007      	beq.n	8007b0e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007b06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007b08:	6878      	ldr	r0, [r7, #4]
 8007b0a:	f000 f9d3 	bl	8007eb4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	f003 0320 	and.w	r3, r3, #32
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d00c      	beq.n	8007b32 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	f003 0320 	and.w	r3, r3, #32
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d007      	beq.n	8007b32 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f06f 0220 	mvn.w	r2, #32
 8007b2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007b2c:	6878      	ldr	r0, [r7, #4]
 8007b2e:	f000 fdf9 	bl	8008724 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007b32:	bf00      	nop
 8007b34:	3710      	adds	r7, #16
 8007b36:	46bd      	mov	sp, r7
 8007b38:	bd80      	pop	{r7, pc}

08007b3a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007b3a:	b580      	push	{r7, lr}
 8007b3c:	b086      	sub	sp, #24
 8007b3e:	af00      	add	r7, sp, #0
 8007b40:	60f8      	str	r0, [r7, #12]
 8007b42:	60b9      	str	r1, [r7, #8]
 8007b44:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007b46:	2300      	movs	r3, #0
 8007b48:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007b50:	2b01      	cmp	r3, #1
 8007b52:	d101      	bne.n	8007b58 <HAL_TIM_IC_ConfigChannel+0x1e>
 8007b54:	2302      	movs	r3, #2
 8007b56:	e088      	b.n	8007c6a <HAL_TIM_IC_ConfigChannel+0x130>
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	2201      	movs	r2, #1
 8007b5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d11b      	bne.n	8007b9e <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007b6a:	68bb      	ldr	r3, [r7, #8]
 8007b6c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007b6e:	68bb      	ldr	r3, [r7, #8]
 8007b70:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007b72:	68bb      	ldr	r3, [r7, #8]
 8007b74:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8007b76:	f000 fb3f 	bl	80081f8 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	699a      	ldr	r2, [r3, #24]
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	f022 020c 	bic.w	r2, r2, #12
 8007b88:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	6999      	ldr	r1, [r3, #24]
 8007b90:	68bb      	ldr	r3, [r7, #8]
 8007b92:	689a      	ldr	r2, [r3, #8]
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	430a      	orrs	r2, r1
 8007b9a:	619a      	str	r2, [r3, #24]
 8007b9c:	e060      	b.n	8007c60 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	2b04      	cmp	r3, #4
 8007ba2:	d11c      	bne.n	8007bde <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007bac:	68bb      	ldr	r3, [r7, #8]
 8007bae:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007bb0:	68bb      	ldr	r3, [r7, #8]
 8007bb2:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8007bb4:	f000 fbcf 	bl	8008356 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	699a      	ldr	r2, [r3, #24]
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007bc6:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	6999      	ldr	r1, [r3, #24]
 8007bce:	68bb      	ldr	r3, [r7, #8]
 8007bd0:	689b      	ldr	r3, [r3, #8]
 8007bd2:	021a      	lsls	r2, r3, #8
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	430a      	orrs	r2, r1
 8007bda:	619a      	str	r2, [r3, #24]
 8007bdc:	e040      	b.n	8007c60 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	2b08      	cmp	r3, #8
 8007be2:	d11b      	bne.n	8007c1c <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007be8:	68bb      	ldr	r3, [r7, #8]
 8007bea:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007bf0:	68bb      	ldr	r3, [r7, #8]
 8007bf2:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8007bf4:	f000 fc1c 	bl	8008430 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	69da      	ldr	r2, [r3, #28]
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f022 020c 	bic.w	r2, r2, #12
 8007c06:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	69d9      	ldr	r1, [r3, #28]
 8007c0e:	68bb      	ldr	r3, [r7, #8]
 8007c10:	689a      	ldr	r2, [r3, #8]
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	430a      	orrs	r2, r1
 8007c18:	61da      	str	r2, [r3, #28]
 8007c1a:	e021      	b.n	8007c60 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2b0c      	cmp	r3, #12
 8007c20:	d11c      	bne.n	8007c5c <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007c2a:	68bb      	ldr	r3, [r7, #8]
 8007c2c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007c2e:	68bb      	ldr	r3, [r7, #8]
 8007c30:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8007c32:	f000 fc39 	bl	80084a8 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	69da      	ldr	r2, [r3, #28]
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007c44:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	69d9      	ldr	r1, [r3, #28]
 8007c4c:	68bb      	ldr	r3, [r7, #8]
 8007c4e:	689b      	ldr	r3, [r3, #8]
 8007c50:	021a      	lsls	r2, r3, #8
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	430a      	orrs	r2, r1
 8007c58:	61da      	str	r2, [r3, #28]
 8007c5a:	e001      	b.n	8007c60 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007c5c:	2301      	movs	r3, #1
 8007c5e:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	2200      	movs	r2, #0
 8007c64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007c68:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	3718      	adds	r7, #24
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	bd80      	pop	{r7, pc}
	...

08007c74 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b084      	sub	sp, #16
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
 8007c7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007c7e:	2300      	movs	r3, #0
 8007c80:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007c88:	2b01      	cmp	r3, #1
 8007c8a:	d101      	bne.n	8007c90 <HAL_TIM_ConfigClockSource+0x1c>
 8007c8c:	2302      	movs	r3, #2
 8007c8e:	e0dc      	b.n	8007e4a <HAL_TIM_ConfigClockSource+0x1d6>
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2201      	movs	r2, #1
 8007c94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2202      	movs	r2, #2
 8007c9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	689b      	ldr	r3, [r3, #8]
 8007ca6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007ca8:	68ba      	ldr	r2, [r7, #8]
 8007caa:	4b6a      	ldr	r3, [pc, #424]	@ (8007e54 <HAL_TIM_ConfigClockSource+0x1e0>)
 8007cac:	4013      	ands	r3, r2
 8007cae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007cb0:	68bb      	ldr	r3, [r7, #8]
 8007cb2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007cb6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	68ba      	ldr	r2, [r7, #8]
 8007cbe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	4a64      	ldr	r2, [pc, #400]	@ (8007e58 <HAL_TIM_ConfigClockSource+0x1e4>)
 8007cc6:	4293      	cmp	r3, r2
 8007cc8:	f000 80a9 	beq.w	8007e1e <HAL_TIM_ConfigClockSource+0x1aa>
 8007ccc:	4a62      	ldr	r2, [pc, #392]	@ (8007e58 <HAL_TIM_ConfigClockSource+0x1e4>)
 8007cce:	4293      	cmp	r3, r2
 8007cd0:	f200 80ae 	bhi.w	8007e30 <HAL_TIM_ConfigClockSource+0x1bc>
 8007cd4:	4a61      	ldr	r2, [pc, #388]	@ (8007e5c <HAL_TIM_ConfigClockSource+0x1e8>)
 8007cd6:	4293      	cmp	r3, r2
 8007cd8:	f000 80a1 	beq.w	8007e1e <HAL_TIM_ConfigClockSource+0x1aa>
 8007cdc:	4a5f      	ldr	r2, [pc, #380]	@ (8007e5c <HAL_TIM_ConfigClockSource+0x1e8>)
 8007cde:	4293      	cmp	r3, r2
 8007ce0:	f200 80a6 	bhi.w	8007e30 <HAL_TIM_ConfigClockSource+0x1bc>
 8007ce4:	4a5e      	ldr	r2, [pc, #376]	@ (8007e60 <HAL_TIM_ConfigClockSource+0x1ec>)
 8007ce6:	4293      	cmp	r3, r2
 8007ce8:	f000 8099 	beq.w	8007e1e <HAL_TIM_ConfigClockSource+0x1aa>
 8007cec:	4a5c      	ldr	r2, [pc, #368]	@ (8007e60 <HAL_TIM_ConfigClockSource+0x1ec>)
 8007cee:	4293      	cmp	r3, r2
 8007cf0:	f200 809e 	bhi.w	8007e30 <HAL_TIM_ConfigClockSource+0x1bc>
 8007cf4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007cf8:	f000 8091 	beq.w	8007e1e <HAL_TIM_ConfigClockSource+0x1aa>
 8007cfc:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007d00:	f200 8096 	bhi.w	8007e30 <HAL_TIM_ConfigClockSource+0x1bc>
 8007d04:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d08:	f000 8089 	beq.w	8007e1e <HAL_TIM_ConfigClockSource+0x1aa>
 8007d0c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d10:	f200 808e 	bhi.w	8007e30 <HAL_TIM_ConfigClockSource+0x1bc>
 8007d14:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d18:	d03e      	beq.n	8007d98 <HAL_TIM_ConfigClockSource+0x124>
 8007d1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d1e:	f200 8087 	bhi.w	8007e30 <HAL_TIM_ConfigClockSource+0x1bc>
 8007d22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d26:	f000 8086 	beq.w	8007e36 <HAL_TIM_ConfigClockSource+0x1c2>
 8007d2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d2e:	d87f      	bhi.n	8007e30 <HAL_TIM_ConfigClockSource+0x1bc>
 8007d30:	2b70      	cmp	r3, #112	@ 0x70
 8007d32:	d01a      	beq.n	8007d6a <HAL_TIM_ConfigClockSource+0xf6>
 8007d34:	2b70      	cmp	r3, #112	@ 0x70
 8007d36:	d87b      	bhi.n	8007e30 <HAL_TIM_ConfigClockSource+0x1bc>
 8007d38:	2b60      	cmp	r3, #96	@ 0x60
 8007d3a:	d050      	beq.n	8007dde <HAL_TIM_ConfigClockSource+0x16a>
 8007d3c:	2b60      	cmp	r3, #96	@ 0x60
 8007d3e:	d877      	bhi.n	8007e30 <HAL_TIM_ConfigClockSource+0x1bc>
 8007d40:	2b50      	cmp	r3, #80	@ 0x50
 8007d42:	d03c      	beq.n	8007dbe <HAL_TIM_ConfigClockSource+0x14a>
 8007d44:	2b50      	cmp	r3, #80	@ 0x50
 8007d46:	d873      	bhi.n	8007e30 <HAL_TIM_ConfigClockSource+0x1bc>
 8007d48:	2b40      	cmp	r3, #64	@ 0x40
 8007d4a:	d058      	beq.n	8007dfe <HAL_TIM_ConfigClockSource+0x18a>
 8007d4c:	2b40      	cmp	r3, #64	@ 0x40
 8007d4e:	d86f      	bhi.n	8007e30 <HAL_TIM_ConfigClockSource+0x1bc>
 8007d50:	2b30      	cmp	r3, #48	@ 0x30
 8007d52:	d064      	beq.n	8007e1e <HAL_TIM_ConfigClockSource+0x1aa>
 8007d54:	2b30      	cmp	r3, #48	@ 0x30
 8007d56:	d86b      	bhi.n	8007e30 <HAL_TIM_ConfigClockSource+0x1bc>
 8007d58:	2b20      	cmp	r3, #32
 8007d5a:	d060      	beq.n	8007e1e <HAL_TIM_ConfigClockSource+0x1aa>
 8007d5c:	2b20      	cmp	r3, #32
 8007d5e:	d867      	bhi.n	8007e30 <HAL_TIM_ConfigClockSource+0x1bc>
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d05c      	beq.n	8007e1e <HAL_TIM_ConfigClockSource+0x1aa>
 8007d64:	2b10      	cmp	r3, #16
 8007d66:	d05a      	beq.n	8007e1e <HAL_TIM_ConfigClockSource+0x1aa>
 8007d68:	e062      	b.n	8007e30 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007d6e:	683b      	ldr	r3, [r7, #0]
 8007d70:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007d72:	683b      	ldr	r3, [r7, #0]
 8007d74:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007d76:	683b      	ldr	r3, [r7, #0]
 8007d78:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007d7a:	f000 fbf1 	bl	8008560 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	689b      	ldr	r3, [r3, #8]
 8007d84:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007d86:	68bb      	ldr	r3, [r7, #8]
 8007d88:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007d8c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	68ba      	ldr	r2, [r7, #8]
 8007d94:	609a      	str	r2, [r3, #8]
      break;
 8007d96:	e04f      	b.n	8007e38 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007d9c:	683b      	ldr	r3, [r7, #0]
 8007d9e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007da8:	f000 fbda 	bl	8008560 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	689a      	ldr	r2, [r3, #8]
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007dba:	609a      	str	r2, [r3, #8]
      break;
 8007dbc:	e03c      	b.n	8007e38 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007dc2:	683b      	ldr	r3, [r7, #0]
 8007dc4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007dc6:	683b      	ldr	r3, [r7, #0]
 8007dc8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007dca:	461a      	mov	r2, r3
 8007dcc:	f000 fa94 	bl	80082f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	2150      	movs	r1, #80	@ 0x50
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	f000 fba4 	bl	8008524 <TIM_ITRx_SetConfig>
      break;
 8007ddc:	e02c      	b.n	8007e38 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007de2:	683b      	ldr	r3, [r7, #0]
 8007de4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007dea:	461a      	mov	r2, r3
 8007dec:	f000 faf0 	bl	80083d0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	2160      	movs	r1, #96	@ 0x60
 8007df6:	4618      	mov	r0, r3
 8007df8:	f000 fb94 	bl	8008524 <TIM_ITRx_SetConfig>
      break;
 8007dfc:	e01c      	b.n	8007e38 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007e06:	683b      	ldr	r3, [r7, #0]
 8007e08:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e0a:	461a      	mov	r2, r3
 8007e0c:	f000 fa74 	bl	80082f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	2140      	movs	r1, #64	@ 0x40
 8007e16:	4618      	mov	r0, r3
 8007e18:	f000 fb84 	bl	8008524 <TIM_ITRx_SetConfig>
      break;
 8007e1c:	e00c      	b.n	8007e38 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681a      	ldr	r2, [r3, #0]
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	4619      	mov	r1, r3
 8007e28:	4610      	mov	r0, r2
 8007e2a:	f000 fb7b 	bl	8008524 <TIM_ITRx_SetConfig>
      break;
 8007e2e:	e003      	b.n	8007e38 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8007e30:	2301      	movs	r3, #1
 8007e32:	73fb      	strb	r3, [r7, #15]
      break;
 8007e34:	e000      	b.n	8007e38 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8007e36:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2201      	movs	r2, #1
 8007e3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2200      	movs	r2, #0
 8007e44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007e48:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	3710      	adds	r7, #16
 8007e4e:	46bd      	mov	sp, r7
 8007e50:	bd80      	pop	{r7, pc}
 8007e52:	bf00      	nop
 8007e54:	ffceff88 	.word	0xffceff88
 8007e58:	00100040 	.word	0x00100040
 8007e5c:	00100030 	.word	0x00100030
 8007e60:	00100020 	.word	0x00100020

08007e64 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007e64:	b480      	push	{r7}
 8007e66:	b083      	sub	sp, #12
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007e6c:	bf00      	nop
 8007e6e:	370c      	adds	r7, #12
 8007e70:	46bd      	mov	sp, r7
 8007e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e76:	4770      	bx	lr

08007e78 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007e78:	b480      	push	{r7}
 8007e7a:	b083      	sub	sp, #12
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007e80:	bf00      	nop
 8007e82:	370c      	adds	r7, #12
 8007e84:	46bd      	mov	sp, r7
 8007e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8a:	4770      	bx	lr

08007e8c <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	b083      	sub	sp, #12
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8007e94:	bf00      	nop
 8007e96:	370c      	adds	r7, #12
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e9e:	4770      	bx	lr

08007ea0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007ea0:	b480      	push	{r7}
 8007ea2:	b083      	sub	sp, #12
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007ea8:	bf00      	nop
 8007eaa:	370c      	adds	r7, #12
 8007eac:	46bd      	mov	sp, r7
 8007eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb2:	4770      	bx	lr

08007eb4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007eb4:	b480      	push	{r7}
 8007eb6:	b083      	sub	sp, #12
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007ebc:	bf00      	nop
 8007ebe:	370c      	adds	r7, #12
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec6:	4770      	bx	lr

08007ec8 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8007ec8:	b480      	push	{r7}
 8007eca:	b083      	sub	sp, #12
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8007ed0:	bf00      	nop
 8007ed2:	370c      	adds	r7, #12
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eda:	4770      	bx	lr

08007edc <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	b084      	sub	sp, #16
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ee8:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eee:	687a      	ldr	r2, [r7, #4]
 8007ef0:	429a      	cmp	r2, r3
 8007ef2:	d107      	bne.n	8007f04 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	2201      	movs	r2, #1
 8007ef8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	2201      	movs	r2, #1
 8007efe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007f02:	e02a      	b.n	8007f5a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f08:	687a      	ldr	r2, [r7, #4]
 8007f0a:	429a      	cmp	r2, r3
 8007f0c:	d107      	bne.n	8007f1e <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	2202      	movs	r2, #2
 8007f12:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	2201      	movs	r2, #1
 8007f18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007f1c:	e01d      	b.n	8007f5a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f22:	687a      	ldr	r2, [r7, #4]
 8007f24:	429a      	cmp	r2, r3
 8007f26:	d107      	bne.n	8007f38 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	2204      	movs	r2, #4
 8007f2c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	2201      	movs	r2, #1
 8007f32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007f36:	e010      	b.n	8007f5a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f3c:	687a      	ldr	r2, [r7, #4]
 8007f3e:	429a      	cmp	r2, r3
 8007f40:	d107      	bne.n	8007f52 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	2208      	movs	r2, #8
 8007f46:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	2201      	movs	r2, #1
 8007f4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007f50:	e003      	b.n	8007f5a <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	2201      	movs	r2, #1
 8007f56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8007f5a:	68f8      	ldr	r0, [r7, #12]
 8007f5c:	f7ff ffb4 	bl	8007ec8 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	2200      	movs	r2, #0
 8007f64:	771a      	strb	r2, [r3, #28]
}
 8007f66:	bf00      	nop
 8007f68:	3710      	adds	r7, #16
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	bd80      	pop	{r7, pc}

08007f6e <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 8007f6e:	b580      	push	{r7, lr}
 8007f70:	b084      	sub	sp, #16
 8007f72:	af00      	add	r7, sp, #0
 8007f74:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f7a:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f80:	687a      	ldr	r2, [r7, #4]
 8007f82:	429a      	cmp	r2, r3
 8007f84:	d10f      	bne.n	8007fa6 <TIM_DMACaptureCplt+0x38>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	2201      	movs	r2, #1
 8007f8a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	69db      	ldr	r3, [r3, #28]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d146      	bne.n	8008022 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	2201      	movs	r2, #1
 8007f98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	2201      	movs	r2, #1
 8007fa0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007fa4:	e03d      	b.n	8008022 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007faa:	687a      	ldr	r2, [r7, #4]
 8007fac:	429a      	cmp	r2, r3
 8007fae:	d10f      	bne.n	8007fd0 <TIM_DMACaptureCplt+0x62>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	2202      	movs	r2, #2
 8007fb4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	69db      	ldr	r3, [r3, #28]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d131      	bne.n	8008022 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	2201      	movs	r2, #1
 8007fc2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	2201      	movs	r2, #1
 8007fca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007fce:	e028      	b.n	8008022 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fd4:	687a      	ldr	r2, [r7, #4]
 8007fd6:	429a      	cmp	r2, r3
 8007fd8:	d10f      	bne.n	8007ffa <TIM_DMACaptureCplt+0x8c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	2204      	movs	r2, #4
 8007fde:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	69db      	ldr	r3, [r3, #28]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d11c      	bne.n	8008022 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	2201      	movs	r2, #1
 8007fec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	2201      	movs	r2, #1
 8007ff4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007ff8:	e013      	b.n	8008022 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ffe:	687a      	ldr	r2, [r7, #4]
 8008000:	429a      	cmp	r2, r3
 8008002:	d10e      	bne.n	8008022 <TIM_DMACaptureCplt+0xb4>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	2208      	movs	r2, #8
 8008008:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	69db      	ldr	r3, [r3, #28]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d107      	bne.n	8008022 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	2201      	movs	r2, #1
 8008016:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	2201      	movs	r2, #1
 800801e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureCallback(htim);
#else
  HAL_TIM_IC_CaptureCallback(htim);
 8008022:	68f8      	ldr	r0, [r7, #12]
 8008024:	f7ff ff28 	bl	8007e78 <HAL_TIM_IC_CaptureCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	2200      	movs	r2, #0
 800802c:	771a      	strb	r2, [r3, #28]
}
 800802e:	bf00      	nop
 8008030:	3710      	adds	r7, #16
 8008032:	46bd      	mov	sp, r7
 8008034:	bd80      	pop	{r7, pc}

08008036 <TIM_DMACaptureHalfCplt>:
  * @brief  TIM DMA Capture half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008036:	b580      	push	{r7, lr}
 8008038:	b084      	sub	sp, #16
 800803a:	af00      	add	r7, sp, #0
 800803c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008042:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008048:	687a      	ldr	r2, [r7, #4]
 800804a:	429a      	cmp	r2, r3
 800804c:	d103      	bne.n	8008056 <TIM_DMACaptureHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	2201      	movs	r2, #1
 8008052:	771a      	strb	r2, [r3, #28]
 8008054:	e019      	b.n	800808a <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800805a:	687a      	ldr	r2, [r7, #4]
 800805c:	429a      	cmp	r2, r3
 800805e:	d103      	bne.n	8008068 <TIM_DMACaptureHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	2202      	movs	r2, #2
 8008064:	771a      	strb	r2, [r3, #28]
 8008066:	e010      	b.n	800808a <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800806c:	687a      	ldr	r2, [r7, #4]
 800806e:	429a      	cmp	r2, r3
 8008070:	d103      	bne.n	800807a <TIM_DMACaptureHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	2204      	movs	r2, #4
 8008076:	771a      	strb	r2, [r3, #28]
 8008078:	e007      	b.n	800808a <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800807e:	687a      	ldr	r2, [r7, #4]
 8008080:	429a      	cmp	r2, r3
 8008082:	d102      	bne.n	800808a <TIM_DMACaptureHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	2208      	movs	r2, #8
 8008088:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureHalfCpltCallback(htim);
#else
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800808a:	68f8      	ldr	r0, [r7, #12]
 800808c:	f7ff fefe 	bl	8007e8c <HAL_TIM_IC_CaptureHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	2200      	movs	r2, #0
 8008094:	771a      	strb	r2, [r3, #28]
}
 8008096:	bf00      	nop
 8008098:	3710      	adds	r7, #16
 800809a:	46bd      	mov	sp, r7
 800809c:	bd80      	pop	{r7, pc}
	...

080080a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80080a0:	b480      	push	{r7}
 80080a2:	b085      	sub	sp, #20
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
 80080a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	4a47      	ldr	r2, [pc, #284]	@ (80081d0 <TIM_Base_SetConfig+0x130>)
 80080b4:	4293      	cmp	r3, r2
 80080b6:	d013      	beq.n	80080e0 <TIM_Base_SetConfig+0x40>
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080be:	d00f      	beq.n	80080e0 <TIM_Base_SetConfig+0x40>
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	4a44      	ldr	r2, [pc, #272]	@ (80081d4 <TIM_Base_SetConfig+0x134>)
 80080c4:	4293      	cmp	r3, r2
 80080c6:	d00b      	beq.n	80080e0 <TIM_Base_SetConfig+0x40>
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	4a43      	ldr	r2, [pc, #268]	@ (80081d8 <TIM_Base_SetConfig+0x138>)
 80080cc:	4293      	cmp	r3, r2
 80080ce:	d007      	beq.n	80080e0 <TIM_Base_SetConfig+0x40>
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	4a42      	ldr	r2, [pc, #264]	@ (80081dc <TIM_Base_SetConfig+0x13c>)
 80080d4:	4293      	cmp	r3, r2
 80080d6:	d003      	beq.n	80080e0 <TIM_Base_SetConfig+0x40>
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	4a41      	ldr	r2, [pc, #260]	@ (80081e0 <TIM_Base_SetConfig+0x140>)
 80080dc:	4293      	cmp	r3, r2
 80080de:	d108      	bne.n	80080f2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80080e8:	683b      	ldr	r3, [r7, #0]
 80080ea:	685b      	ldr	r3, [r3, #4]
 80080ec:	68fa      	ldr	r2, [r7, #12]
 80080ee:	4313      	orrs	r3, r2
 80080f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	4a36      	ldr	r2, [pc, #216]	@ (80081d0 <TIM_Base_SetConfig+0x130>)
 80080f6:	4293      	cmp	r3, r2
 80080f8:	d027      	beq.n	800814a <TIM_Base_SetConfig+0xaa>
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008100:	d023      	beq.n	800814a <TIM_Base_SetConfig+0xaa>
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	4a33      	ldr	r2, [pc, #204]	@ (80081d4 <TIM_Base_SetConfig+0x134>)
 8008106:	4293      	cmp	r3, r2
 8008108:	d01f      	beq.n	800814a <TIM_Base_SetConfig+0xaa>
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	4a32      	ldr	r2, [pc, #200]	@ (80081d8 <TIM_Base_SetConfig+0x138>)
 800810e:	4293      	cmp	r3, r2
 8008110:	d01b      	beq.n	800814a <TIM_Base_SetConfig+0xaa>
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	4a31      	ldr	r2, [pc, #196]	@ (80081dc <TIM_Base_SetConfig+0x13c>)
 8008116:	4293      	cmp	r3, r2
 8008118:	d017      	beq.n	800814a <TIM_Base_SetConfig+0xaa>
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	4a30      	ldr	r2, [pc, #192]	@ (80081e0 <TIM_Base_SetConfig+0x140>)
 800811e:	4293      	cmp	r3, r2
 8008120:	d013      	beq.n	800814a <TIM_Base_SetConfig+0xaa>
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	4a2f      	ldr	r2, [pc, #188]	@ (80081e4 <TIM_Base_SetConfig+0x144>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d00f      	beq.n	800814a <TIM_Base_SetConfig+0xaa>
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	4a2e      	ldr	r2, [pc, #184]	@ (80081e8 <TIM_Base_SetConfig+0x148>)
 800812e:	4293      	cmp	r3, r2
 8008130:	d00b      	beq.n	800814a <TIM_Base_SetConfig+0xaa>
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	4a2d      	ldr	r2, [pc, #180]	@ (80081ec <TIM_Base_SetConfig+0x14c>)
 8008136:	4293      	cmp	r3, r2
 8008138:	d007      	beq.n	800814a <TIM_Base_SetConfig+0xaa>
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	4a2c      	ldr	r2, [pc, #176]	@ (80081f0 <TIM_Base_SetConfig+0x150>)
 800813e:	4293      	cmp	r3, r2
 8008140:	d003      	beq.n	800814a <TIM_Base_SetConfig+0xaa>
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	4a2b      	ldr	r2, [pc, #172]	@ (80081f4 <TIM_Base_SetConfig+0x154>)
 8008146:	4293      	cmp	r3, r2
 8008148:	d108      	bne.n	800815c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008150:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	68db      	ldr	r3, [r3, #12]
 8008156:	68fa      	ldr	r2, [r7, #12]
 8008158:	4313      	orrs	r3, r2
 800815a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008162:	683b      	ldr	r3, [r7, #0]
 8008164:	695b      	ldr	r3, [r3, #20]
 8008166:	4313      	orrs	r3, r2
 8008168:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800816a:	683b      	ldr	r3, [r7, #0]
 800816c:	689a      	ldr	r2, [r3, #8]
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008172:	683b      	ldr	r3, [r7, #0]
 8008174:	681a      	ldr	r2, [r3, #0]
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	4a14      	ldr	r2, [pc, #80]	@ (80081d0 <TIM_Base_SetConfig+0x130>)
 800817e:	4293      	cmp	r3, r2
 8008180:	d00f      	beq.n	80081a2 <TIM_Base_SetConfig+0x102>
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	4a16      	ldr	r2, [pc, #88]	@ (80081e0 <TIM_Base_SetConfig+0x140>)
 8008186:	4293      	cmp	r3, r2
 8008188:	d00b      	beq.n	80081a2 <TIM_Base_SetConfig+0x102>
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	4a15      	ldr	r2, [pc, #84]	@ (80081e4 <TIM_Base_SetConfig+0x144>)
 800818e:	4293      	cmp	r3, r2
 8008190:	d007      	beq.n	80081a2 <TIM_Base_SetConfig+0x102>
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	4a14      	ldr	r2, [pc, #80]	@ (80081e8 <TIM_Base_SetConfig+0x148>)
 8008196:	4293      	cmp	r3, r2
 8008198:	d003      	beq.n	80081a2 <TIM_Base_SetConfig+0x102>
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	4a13      	ldr	r2, [pc, #76]	@ (80081ec <TIM_Base_SetConfig+0x14c>)
 800819e:	4293      	cmp	r3, r2
 80081a0:	d103      	bne.n	80081aa <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	691a      	ldr	r2, [r3, #16]
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f043 0204 	orr.w	r2, r3, #4
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	2201      	movs	r2, #1
 80081ba:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	68fa      	ldr	r2, [r7, #12]
 80081c0:	601a      	str	r2, [r3, #0]
}
 80081c2:	bf00      	nop
 80081c4:	3714      	adds	r7, #20
 80081c6:	46bd      	mov	sp, r7
 80081c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081cc:	4770      	bx	lr
 80081ce:	bf00      	nop
 80081d0:	40010000 	.word	0x40010000
 80081d4:	40000400 	.word	0x40000400
 80081d8:	40000800 	.word	0x40000800
 80081dc:	40000c00 	.word	0x40000c00
 80081e0:	40010400 	.word	0x40010400
 80081e4:	40014000 	.word	0x40014000
 80081e8:	40014400 	.word	0x40014400
 80081ec:	40014800 	.word	0x40014800
 80081f0:	4000e000 	.word	0x4000e000
 80081f4:	4000e400 	.word	0x4000e400

080081f8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80081f8:	b480      	push	{r7}
 80081fa:	b087      	sub	sp, #28
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	60f8      	str	r0, [r7, #12]
 8008200:	60b9      	str	r1, [r7, #8]
 8008202:	607a      	str	r2, [r7, #4]
 8008204:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	6a1b      	ldr	r3, [r3, #32]
 800820a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	6a1b      	ldr	r3, [r3, #32]
 8008210:	f023 0201 	bic.w	r2, r3, #1
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	699b      	ldr	r3, [r3, #24]
 800821c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	4a2c      	ldr	r2, [pc, #176]	@ (80082d4 <TIM_TI1_SetConfig+0xdc>)
 8008222:	4293      	cmp	r3, r2
 8008224:	d023      	beq.n	800826e <TIM_TI1_SetConfig+0x76>
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800822c:	d01f      	beq.n	800826e <TIM_TI1_SetConfig+0x76>
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	4a29      	ldr	r2, [pc, #164]	@ (80082d8 <TIM_TI1_SetConfig+0xe0>)
 8008232:	4293      	cmp	r3, r2
 8008234:	d01b      	beq.n	800826e <TIM_TI1_SetConfig+0x76>
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	4a28      	ldr	r2, [pc, #160]	@ (80082dc <TIM_TI1_SetConfig+0xe4>)
 800823a:	4293      	cmp	r3, r2
 800823c:	d017      	beq.n	800826e <TIM_TI1_SetConfig+0x76>
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	4a27      	ldr	r2, [pc, #156]	@ (80082e0 <TIM_TI1_SetConfig+0xe8>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d013      	beq.n	800826e <TIM_TI1_SetConfig+0x76>
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	4a26      	ldr	r2, [pc, #152]	@ (80082e4 <TIM_TI1_SetConfig+0xec>)
 800824a:	4293      	cmp	r3, r2
 800824c:	d00f      	beq.n	800826e <TIM_TI1_SetConfig+0x76>
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	4a25      	ldr	r2, [pc, #148]	@ (80082e8 <TIM_TI1_SetConfig+0xf0>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d00b      	beq.n	800826e <TIM_TI1_SetConfig+0x76>
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	4a24      	ldr	r2, [pc, #144]	@ (80082ec <TIM_TI1_SetConfig+0xf4>)
 800825a:	4293      	cmp	r3, r2
 800825c:	d007      	beq.n	800826e <TIM_TI1_SetConfig+0x76>
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	4a23      	ldr	r2, [pc, #140]	@ (80082f0 <TIM_TI1_SetConfig+0xf8>)
 8008262:	4293      	cmp	r3, r2
 8008264:	d003      	beq.n	800826e <TIM_TI1_SetConfig+0x76>
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	4a22      	ldr	r2, [pc, #136]	@ (80082f4 <TIM_TI1_SetConfig+0xfc>)
 800826a:	4293      	cmp	r3, r2
 800826c:	d101      	bne.n	8008272 <TIM_TI1_SetConfig+0x7a>
 800826e:	2301      	movs	r3, #1
 8008270:	e000      	b.n	8008274 <TIM_TI1_SetConfig+0x7c>
 8008272:	2300      	movs	r3, #0
 8008274:	2b00      	cmp	r3, #0
 8008276:	d008      	beq.n	800828a <TIM_TI1_SetConfig+0x92>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008278:	697b      	ldr	r3, [r7, #20]
 800827a:	f023 0303 	bic.w	r3, r3, #3
 800827e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008280:	697a      	ldr	r2, [r7, #20]
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	4313      	orrs	r3, r2
 8008286:	617b      	str	r3, [r7, #20]
 8008288:	e003      	b.n	8008292 <TIM_TI1_SetConfig+0x9a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800828a:	697b      	ldr	r3, [r7, #20]
 800828c:	f043 0301 	orr.w	r3, r3, #1
 8008290:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008292:	697b      	ldr	r3, [r7, #20]
 8008294:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008298:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	011b      	lsls	r3, r3, #4
 800829e:	b2db      	uxtb	r3, r3
 80082a0:	697a      	ldr	r2, [r7, #20]
 80082a2:	4313      	orrs	r3, r2
 80082a4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80082a6:	693b      	ldr	r3, [r7, #16]
 80082a8:	f023 030a 	bic.w	r3, r3, #10
 80082ac:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80082ae:	68bb      	ldr	r3, [r7, #8]
 80082b0:	f003 030a 	and.w	r3, r3, #10
 80082b4:	693a      	ldr	r2, [r7, #16]
 80082b6:	4313      	orrs	r3, r2
 80082b8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	697a      	ldr	r2, [r7, #20]
 80082be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	693a      	ldr	r2, [r7, #16]
 80082c4:	621a      	str	r2, [r3, #32]
}
 80082c6:	bf00      	nop
 80082c8:	371c      	adds	r7, #28
 80082ca:	46bd      	mov	sp, r7
 80082cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d0:	4770      	bx	lr
 80082d2:	bf00      	nop
 80082d4:	40010000 	.word	0x40010000
 80082d8:	40000400 	.word	0x40000400
 80082dc:	40000800 	.word	0x40000800
 80082e0:	40000c00 	.word	0x40000c00
 80082e4:	40010400 	.word	0x40010400
 80082e8:	40001800 	.word	0x40001800
 80082ec:	40014000 	.word	0x40014000
 80082f0:	4000e000 	.word	0x4000e000
 80082f4:	4000e400 	.word	0x4000e400

080082f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80082f8:	b480      	push	{r7}
 80082fa:	b087      	sub	sp, #28
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	60f8      	str	r0, [r7, #12]
 8008300:	60b9      	str	r1, [r7, #8]
 8008302:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	6a1b      	ldr	r3, [r3, #32]
 8008308:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	6a1b      	ldr	r3, [r3, #32]
 800830e:	f023 0201 	bic.w	r2, r3, #1
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	699b      	ldr	r3, [r3, #24]
 800831a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800831c:	693b      	ldr	r3, [r7, #16]
 800831e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008322:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	011b      	lsls	r3, r3, #4
 8008328:	693a      	ldr	r2, [r7, #16]
 800832a:	4313      	orrs	r3, r2
 800832c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800832e:	697b      	ldr	r3, [r7, #20]
 8008330:	f023 030a 	bic.w	r3, r3, #10
 8008334:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008336:	697a      	ldr	r2, [r7, #20]
 8008338:	68bb      	ldr	r3, [r7, #8]
 800833a:	4313      	orrs	r3, r2
 800833c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	693a      	ldr	r2, [r7, #16]
 8008342:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	697a      	ldr	r2, [r7, #20]
 8008348:	621a      	str	r2, [r3, #32]
}
 800834a:	bf00      	nop
 800834c:	371c      	adds	r7, #28
 800834e:	46bd      	mov	sp, r7
 8008350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008354:	4770      	bx	lr

08008356 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008356:	b480      	push	{r7}
 8008358:	b087      	sub	sp, #28
 800835a:	af00      	add	r7, sp, #0
 800835c:	60f8      	str	r0, [r7, #12]
 800835e:	60b9      	str	r1, [r7, #8]
 8008360:	607a      	str	r2, [r7, #4]
 8008362:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	6a1b      	ldr	r3, [r3, #32]
 8008368:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	6a1b      	ldr	r3, [r3, #32]
 800836e:	f023 0210 	bic.w	r2, r3, #16
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	699b      	ldr	r3, [r3, #24]
 800837a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800837c:	693b      	ldr	r3, [r7, #16]
 800837e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008382:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	021b      	lsls	r3, r3, #8
 8008388:	693a      	ldr	r2, [r7, #16]
 800838a:	4313      	orrs	r3, r2
 800838c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800838e:	693b      	ldr	r3, [r7, #16]
 8008390:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008394:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008396:	683b      	ldr	r3, [r7, #0]
 8008398:	031b      	lsls	r3, r3, #12
 800839a:	b29b      	uxth	r3, r3
 800839c:	693a      	ldr	r2, [r7, #16]
 800839e:	4313      	orrs	r3, r2
 80083a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80083a2:	697b      	ldr	r3, [r7, #20]
 80083a4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80083a8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80083aa:	68bb      	ldr	r3, [r7, #8]
 80083ac:	011b      	lsls	r3, r3, #4
 80083ae:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80083b2:	697a      	ldr	r2, [r7, #20]
 80083b4:	4313      	orrs	r3, r2
 80083b6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	693a      	ldr	r2, [r7, #16]
 80083bc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	697a      	ldr	r2, [r7, #20]
 80083c2:	621a      	str	r2, [r3, #32]
}
 80083c4:	bf00      	nop
 80083c6:	371c      	adds	r7, #28
 80083c8:	46bd      	mov	sp, r7
 80083ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ce:	4770      	bx	lr

080083d0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80083d0:	b480      	push	{r7}
 80083d2:	b087      	sub	sp, #28
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	60f8      	str	r0, [r7, #12]
 80083d8:	60b9      	str	r1, [r7, #8]
 80083da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	6a1b      	ldr	r3, [r3, #32]
 80083e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	6a1b      	ldr	r3, [r3, #32]
 80083e6:	f023 0210 	bic.w	r2, r3, #16
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	699b      	ldr	r3, [r3, #24]
 80083f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80083f4:	693b      	ldr	r3, [r7, #16]
 80083f6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80083fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	031b      	lsls	r3, r3, #12
 8008400:	693a      	ldr	r2, [r7, #16]
 8008402:	4313      	orrs	r3, r2
 8008404:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008406:	697b      	ldr	r3, [r7, #20]
 8008408:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800840c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800840e:	68bb      	ldr	r3, [r7, #8]
 8008410:	011b      	lsls	r3, r3, #4
 8008412:	697a      	ldr	r2, [r7, #20]
 8008414:	4313      	orrs	r3, r2
 8008416:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	693a      	ldr	r2, [r7, #16]
 800841c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	697a      	ldr	r2, [r7, #20]
 8008422:	621a      	str	r2, [r3, #32]
}
 8008424:	bf00      	nop
 8008426:	371c      	adds	r7, #28
 8008428:	46bd      	mov	sp, r7
 800842a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842e:	4770      	bx	lr

08008430 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008430:	b480      	push	{r7}
 8008432:	b087      	sub	sp, #28
 8008434:	af00      	add	r7, sp, #0
 8008436:	60f8      	str	r0, [r7, #12]
 8008438:	60b9      	str	r1, [r7, #8]
 800843a:	607a      	str	r2, [r7, #4]
 800843c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	6a1b      	ldr	r3, [r3, #32]
 8008442:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	6a1b      	ldr	r3, [r3, #32]
 8008448:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	69db      	ldr	r3, [r3, #28]
 8008454:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008456:	693b      	ldr	r3, [r7, #16]
 8008458:	f023 0303 	bic.w	r3, r3, #3
 800845c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800845e:	693a      	ldr	r2, [r7, #16]
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	4313      	orrs	r3, r2
 8008464:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008466:	693b      	ldr	r3, [r7, #16]
 8008468:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800846c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	011b      	lsls	r3, r3, #4
 8008472:	b2db      	uxtb	r3, r3
 8008474:	693a      	ldr	r2, [r7, #16]
 8008476:	4313      	orrs	r3, r2
 8008478:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800847a:	697b      	ldr	r3, [r7, #20]
 800847c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8008480:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008482:	68bb      	ldr	r3, [r7, #8]
 8008484:	021b      	lsls	r3, r3, #8
 8008486:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800848a:	697a      	ldr	r2, [r7, #20]
 800848c:	4313      	orrs	r3, r2
 800848e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	693a      	ldr	r2, [r7, #16]
 8008494:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	697a      	ldr	r2, [r7, #20]
 800849a:	621a      	str	r2, [r3, #32]
}
 800849c:	bf00      	nop
 800849e:	371c      	adds	r7, #28
 80084a0:	46bd      	mov	sp, r7
 80084a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a6:	4770      	bx	lr

080084a8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80084a8:	b480      	push	{r7}
 80084aa:	b087      	sub	sp, #28
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	60f8      	str	r0, [r7, #12]
 80084b0:	60b9      	str	r1, [r7, #8]
 80084b2:	607a      	str	r2, [r7, #4]
 80084b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	6a1b      	ldr	r3, [r3, #32]
 80084ba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	6a1b      	ldr	r3, [r3, #32]
 80084c0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	69db      	ldr	r3, [r3, #28]
 80084cc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80084ce:	693b      	ldr	r3, [r7, #16]
 80084d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80084d4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	021b      	lsls	r3, r3, #8
 80084da:	693a      	ldr	r2, [r7, #16]
 80084dc:	4313      	orrs	r3, r2
 80084de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80084e0:	693b      	ldr	r3, [r7, #16]
 80084e2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80084e6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80084e8:	683b      	ldr	r3, [r7, #0]
 80084ea:	031b      	lsls	r3, r3, #12
 80084ec:	b29b      	uxth	r3, r3
 80084ee:	693a      	ldr	r2, [r7, #16]
 80084f0:	4313      	orrs	r3, r2
 80084f2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80084f4:	697b      	ldr	r3, [r7, #20]
 80084f6:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80084fa:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80084fc:	68bb      	ldr	r3, [r7, #8]
 80084fe:	031b      	lsls	r3, r3, #12
 8008500:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8008504:	697a      	ldr	r2, [r7, #20]
 8008506:	4313      	orrs	r3, r2
 8008508:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	693a      	ldr	r2, [r7, #16]
 800850e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	697a      	ldr	r2, [r7, #20]
 8008514:	621a      	str	r2, [r3, #32]
}
 8008516:	bf00      	nop
 8008518:	371c      	adds	r7, #28
 800851a:	46bd      	mov	sp, r7
 800851c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008520:	4770      	bx	lr
	...

08008524 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008524:	b480      	push	{r7}
 8008526:	b085      	sub	sp, #20
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
 800852c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	689b      	ldr	r3, [r3, #8]
 8008532:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008534:	68fa      	ldr	r2, [r7, #12]
 8008536:	4b09      	ldr	r3, [pc, #36]	@ (800855c <TIM_ITRx_SetConfig+0x38>)
 8008538:	4013      	ands	r3, r2
 800853a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800853c:	683a      	ldr	r2, [r7, #0]
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	4313      	orrs	r3, r2
 8008542:	f043 0307 	orr.w	r3, r3, #7
 8008546:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	68fa      	ldr	r2, [r7, #12]
 800854c:	609a      	str	r2, [r3, #8]
}
 800854e:	bf00      	nop
 8008550:	3714      	adds	r7, #20
 8008552:	46bd      	mov	sp, r7
 8008554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008558:	4770      	bx	lr
 800855a:	bf00      	nop
 800855c:	ffcfff8f 	.word	0xffcfff8f

08008560 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008560:	b480      	push	{r7}
 8008562:	b087      	sub	sp, #28
 8008564:	af00      	add	r7, sp, #0
 8008566:	60f8      	str	r0, [r7, #12]
 8008568:	60b9      	str	r1, [r7, #8]
 800856a:	607a      	str	r2, [r7, #4]
 800856c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	689b      	ldr	r3, [r3, #8]
 8008572:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008574:	697b      	ldr	r3, [r7, #20]
 8008576:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800857a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800857c:	683b      	ldr	r3, [r7, #0]
 800857e:	021a      	lsls	r2, r3, #8
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	431a      	orrs	r2, r3
 8008584:	68bb      	ldr	r3, [r7, #8]
 8008586:	4313      	orrs	r3, r2
 8008588:	697a      	ldr	r2, [r7, #20]
 800858a:	4313      	orrs	r3, r2
 800858c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	697a      	ldr	r2, [r7, #20]
 8008592:	609a      	str	r2, [r3, #8]
}
 8008594:	bf00      	nop
 8008596:	371c      	adds	r7, #28
 8008598:	46bd      	mov	sp, r7
 800859a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859e:	4770      	bx	lr

080085a0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80085a0:	b480      	push	{r7}
 80085a2:	b087      	sub	sp, #28
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	60f8      	str	r0, [r7, #12]
 80085a8:	60b9      	str	r1, [r7, #8]
 80085aa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80085ac:	68bb      	ldr	r3, [r7, #8]
 80085ae:	f003 031f 	and.w	r3, r3, #31
 80085b2:	2201      	movs	r2, #1
 80085b4:	fa02 f303 	lsl.w	r3, r2, r3
 80085b8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	6a1a      	ldr	r2, [r3, #32]
 80085be:	697b      	ldr	r3, [r7, #20]
 80085c0:	43db      	mvns	r3, r3
 80085c2:	401a      	ands	r2, r3
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	6a1a      	ldr	r2, [r3, #32]
 80085cc:	68bb      	ldr	r3, [r7, #8]
 80085ce:	f003 031f 	and.w	r3, r3, #31
 80085d2:	6879      	ldr	r1, [r7, #4]
 80085d4:	fa01 f303 	lsl.w	r3, r1, r3
 80085d8:	431a      	orrs	r2, r3
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	621a      	str	r2, [r3, #32]
}
 80085de:	bf00      	nop
 80085e0:	371c      	adds	r7, #28
 80085e2:	46bd      	mov	sp, r7
 80085e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e8:	4770      	bx	lr
	...

080085ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80085ec:	b480      	push	{r7}
 80085ee:	b085      	sub	sp, #20
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
 80085f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80085fc:	2b01      	cmp	r3, #1
 80085fe:	d101      	bne.n	8008604 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008600:	2302      	movs	r3, #2
 8008602:	e077      	b.n	80086f4 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2201      	movs	r2, #1
 8008608:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2202      	movs	r2, #2
 8008610:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	685b      	ldr	r3, [r3, #4]
 800861a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	689b      	ldr	r3, [r3, #8]
 8008622:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	4a35      	ldr	r2, [pc, #212]	@ (8008700 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800862a:	4293      	cmp	r3, r2
 800862c:	d004      	beq.n	8008638 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	4a34      	ldr	r2, [pc, #208]	@ (8008704 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008634:	4293      	cmp	r3, r2
 8008636:	d108      	bne.n	800864a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800863e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	685b      	ldr	r3, [r3, #4]
 8008644:	68fa      	ldr	r2, [r7, #12]
 8008646:	4313      	orrs	r3, r2
 8008648:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008650:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008652:	683b      	ldr	r3, [r7, #0]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	68fa      	ldr	r2, [r7, #12]
 8008658:	4313      	orrs	r3, r2
 800865a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	68fa      	ldr	r2, [r7, #12]
 8008662:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	4a25      	ldr	r2, [pc, #148]	@ (8008700 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800866a:	4293      	cmp	r3, r2
 800866c:	d02c      	beq.n	80086c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008676:	d027      	beq.n	80086c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	4a22      	ldr	r2, [pc, #136]	@ (8008708 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800867e:	4293      	cmp	r3, r2
 8008680:	d022      	beq.n	80086c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	4a21      	ldr	r2, [pc, #132]	@ (800870c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8008688:	4293      	cmp	r3, r2
 800868a:	d01d      	beq.n	80086c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	4a1f      	ldr	r2, [pc, #124]	@ (8008710 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8008692:	4293      	cmp	r3, r2
 8008694:	d018      	beq.n	80086c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	4a1a      	ldr	r2, [pc, #104]	@ (8008704 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800869c:	4293      	cmp	r3, r2
 800869e:	d013      	beq.n	80086c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	4a1b      	ldr	r2, [pc, #108]	@ (8008714 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80086a6:	4293      	cmp	r3, r2
 80086a8:	d00e      	beq.n	80086c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	4a1a      	ldr	r2, [pc, #104]	@ (8008718 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 80086b0:	4293      	cmp	r3, r2
 80086b2:	d009      	beq.n	80086c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	4a18      	ldr	r2, [pc, #96]	@ (800871c <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 80086ba:	4293      	cmp	r3, r2
 80086bc:	d004      	beq.n	80086c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	4a17      	ldr	r2, [pc, #92]	@ (8008720 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 80086c4:	4293      	cmp	r3, r2
 80086c6:	d10c      	bne.n	80086e2 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80086c8:	68bb      	ldr	r3, [r7, #8]
 80086ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80086ce:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	689b      	ldr	r3, [r3, #8]
 80086d4:	68ba      	ldr	r2, [r7, #8]
 80086d6:	4313      	orrs	r3, r2
 80086d8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	68ba      	ldr	r2, [r7, #8]
 80086e0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2201      	movs	r2, #1
 80086e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	2200      	movs	r2, #0
 80086ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80086f2:	2300      	movs	r3, #0
}
 80086f4:	4618      	mov	r0, r3
 80086f6:	3714      	adds	r7, #20
 80086f8:	46bd      	mov	sp, r7
 80086fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fe:	4770      	bx	lr
 8008700:	40010000 	.word	0x40010000
 8008704:	40010400 	.word	0x40010400
 8008708:	40000400 	.word	0x40000400
 800870c:	40000800 	.word	0x40000800
 8008710:	40000c00 	.word	0x40000c00
 8008714:	40001800 	.word	0x40001800
 8008718:	40014000 	.word	0x40014000
 800871c:	4000e000 	.word	0x4000e000
 8008720:	4000e400 	.word	0x4000e400

08008724 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008724:	b480      	push	{r7}
 8008726:	b083      	sub	sp, #12
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800872c:	bf00      	nop
 800872e:	370c      	adds	r7, #12
 8008730:	46bd      	mov	sp, r7
 8008732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008736:	4770      	bx	lr

08008738 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008738:	b480      	push	{r7}
 800873a:	b083      	sub	sp, #12
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008740:	bf00      	nop
 8008742:	370c      	adds	r7, #12
 8008744:	46bd      	mov	sp, r7
 8008746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874a:	4770      	bx	lr

0800874c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800874c:	b480      	push	{r7}
 800874e:	b083      	sub	sp, #12
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008754:	bf00      	nop
 8008756:	370c      	adds	r7, #12
 8008758:	46bd      	mov	sp, r7
 800875a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875e:	4770      	bx	lr

08008760 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008760:	b580      	push	{r7, lr}
 8008762:	b082      	sub	sp, #8
 8008764:	af00      	add	r7, sp, #0
 8008766:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d101      	bne.n	8008772 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800876e:	2301      	movs	r3, #1
 8008770:	e042      	b.n	80087f8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008778:	2b00      	cmp	r3, #0
 800877a:	d106      	bne.n	800878a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	2200      	movs	r2, #0
 8008780:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008784:	6878      	ldr	r0, [r7, #4]
 8008786:	f7f8 fc07 	bl	8000f98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	2224      	movs	r2, #36	@ 0x24
 800878e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	681a      	ldr	r2, [r3, #0]
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	f022 0201 	bic.w	r2, r2, #1
 80087a0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d002      	beq.n	80087b0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80087aa:	6878      	ldr	r0, [r7, #4]
 80087ac:	f001 fb18 	bl	8009de0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80087b0:	6878      	ldr	r0, [r7, #4]
 80087b2:	f000 fca9 	bl	8009108 <UART_SetConfig>
 80087b6:	4603      	mov	r3, r0
 80087b8:	2b01      	cmp	r3, #1
 80087ba:	d101      	bne.n	80087c0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80087bc:	2301      	movs	r3, #1
 80087be:	e01b      	b.n	80087f8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	685a      	ldr	r2, [r3, #4]
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80087ce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	689a      	ldr	r2, [r3, #8]
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80087de:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	681a      	ldr	r2, [r3, #0]
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	f042 0201 	orr.w	r2, r2, #1
 80087ee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80087f0:	6878      	ldr	r0, [r7, #4]
 80087f2:	f001 fb97 	bl	8009f24 <UART_CheckIdleState>
 80087f6:	4603      	mov	r3, r0
}
 80087f8:	4618      	mov	r0, r3
 80087fa:	3708      	adds	r7, #8
 80087fc:	46bd      	mov	sp, r7
 80087fe:	bd80      	pop	{r7, pc}

08008800 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008800:	b580      	push	{r7, lr}
 8008802:	b08a      	sub	sp, #40	@ 0x28
 8008804:	af02      	add	r7, sp, #8
 8008806:	60f8      	str	r0, [r7, #12]
 8008808:	60b9      	str	r1, [r7, #8]
 800880a:	603b      	str	r3, [r7, #0]
 800880c:	4613      	mov	r3, r2
 800880e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008816:	2b20      	cmp	r3, #32
 8008818:	d17b      	bne.n	8008912 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800881a:	68bb      	ldr	r3, [r7, #8]
 800881c:	2b00      	cmp	r3, #0
 800881e:	d002      	beq.n	8008826 <HAL_UART_Transmit+0x26>
 8008820:	88fb      	ldrh	r3, [r7, #6]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d101      	bne.n	800882a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008826:	2301      	movs	r3, #1
 8008828:	e074      	b.n	8008914 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	2200      	movs	r2, #0
 800882e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	2221      	movs	r2, #33	@ 0x21
 8008836:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800883a:	f7f8 fe89 	bl	8001550 <HAL_GetTick>
 800883e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	88fa      	ldrh	r2, [r7, #6]
 8008844:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	88fa      	ldrh	r2, [r7, #6]
 800884c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	689b      	ldr	r3, [r3, #8]
 8008854:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008858:	d108      	bne.n	800886c <HAL_UART_Transmit+0x6c>
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	691b      	ldr	r3, [r3, #16]
 800885e:	2b00      	cmp	r3, #0
 8008860:	d104      	bne.n	800886c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008862:	2300      	movs	r3, #0
 8008864:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	61bb      	str	r3, [r7, #24]
 800886a:	e003      	b.n	8008874 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800886c:	68bb      	ldr	r3, [r7, #8]
 800886e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008870:	2300      	movs	r3, #0
 8008872:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008874:	e030      	b.n	80088d8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008876:	683b      	ldr	r3, [r7, #0]
 8008878:	9300      	str	r3, [sp, #0]
 800887a:	697b      	ldr	r3, [r7, #20]
 800887c:	2200      	movs	r2, #0
 800887e:	2180      	movs	r1, #128	@ 0x80
 8008880:	68f8      	ldr	r0, [r7, #12]
 8008882:	f001 fbf9 	bl	800a078 <UART_WaitOnFlagUntilTimeout>
 8008886:	4603      	mov	r3, r0
 8008888:	2b00      	cmp	r3, #0
 800888a:	d005      	beq.n	8008898 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	2220      	movs	r2, #32
 8008890:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008894:	2303      	movs	r3, #3
 8008896:	e03d      	b.n	8008914 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008898:	69fb      	ldr	r3, [r7, #28]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d10b      	bne.n	80088b6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800889e:	69bb      	ldr	r3, [r7, #24]
 80088a0:	881b      	ldrh	r3, [r3, #0]
 80088a2:	461a      	mov	r2, r3
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80088ac:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80088ae:	69bb      	ldr	r3, [r7, #24]
 80088b0:	3302      	adds	r3, #2
 80088b2:	61bb      	str	r3, [r7, #24]
 80088b4:	e007      	b.n	80088c6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80088b6:	69fb      	ldr	r3, [r7, #28]
 80088b8:	781a      	ldrb	r2, [r3, #0]
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80088c0:	69fb      	ldr	r3, [r7, #28]
 80088c2:	3301      	adds	r3, #1
 80088c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80088cc:	b29b      	uxth	r3, r3
 80088ce:	3b01      	subs	r3, #1
 80088d0:	b29a      	uxth	r2, r3
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80088de:	b29b      	uxth	r3, r3
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d1c8      	bne.n	8008876 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80088e4:	683b      	ldr	r3, [r7, #0]
 80088e6:	9300      	str	r3, [sp, #0]
 80088e8:	697b      	ldr	r3, [r7, #20]
 80088ea:	2200      	movs	r2, #0
 80088ec:	2140      	movs	r1, #64	@ 0x40
 80088ee:	68f8      	ldr	r0, [r7, #12]
 80088f0:	f001 fbc2 	bl	800a078 <UART_WaitOnFlagUntilTimeout>
 80088f4:	4603      	mov	r3, r0
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d005      	beq.n	8008906 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	2220      	movs	r2, #32
 80088fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008902:	2303      	movs	r3, #3
 8008904:	e006      	b.n	8008914 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	2220      	movs	r2, #32
 800890a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800890e:	2300      	movs	r3, #0
 8008910:	e000      	b.n	8008914 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008912:	2302      	movs	r3, #2
  }
}
 8008914:	4618      	mov	r0, r3
 8008916:	3720      	adds	r7, #32
 8008918:	46bd      	mov	sp, r7
 800891a:	bd80      	pop	{r7, pc}

0800891c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800891c:	b580      	push	{r7, lr}
 800891e:	b0ba      	sub	sp, #232	@ 0xe8
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	69db      	ldr	r3, [r3, #28]
 800892a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	689b      	ldr	r3, [r3, #8]
 800893e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008942:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008946:	f640 030f 	movw	r3, #2063	@ 0x80f
 800894a:	4013      	ands	r3, r2
 800894c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008950:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008954:	2b00      	cmp	r3, #0
 8008956:	d11b      	bne.n	8008990 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008958:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800895c:	f003 0320 	and.w	r3, r3, #32
 8008960:	2b00      	cmp	r3, #0
 8008962:	d015      	beq.n	8008990 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008964:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008968:	f003 0320 	and.w	r3, r3, #32
 800896c:	2b00      	cmp	r3, #0
 800896e:	d105      	bne.n	800897c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008970:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008974:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008978:	2b00      	cmp	r3, #0
 800897a:	d009      	beq.n	8008990 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008980:	2b00      	cmp	r3, #0
 8008982:	f000 8393 	beq.w	80090ac <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800898a:	6878      	ldr	r0, [r7, #4]
 800898c:	4798      	blx	r3
      }
      return;
 800898e:	e38d      	b.n	80090ac <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008990:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008994:	2b00      	cmp	r3, #0
 8008996:	f000 8123 	beq.w	8008be0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800899a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800899e:	4b8d      	ldr	r3, [pc, #564]	@ (8008bd4 <HAL_UART_IRQHandler+0x2b8>)
 80089a0:	4013      	ands	r3, r2
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d106      	bne.n	80089b4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80089a6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80089aa:	4b8b      	ldr	r3, [pc, #556]	@ (8008bd8 <HAL_UART_IRQHandler+0x2bc>)
 80089ac:	4013      	ands	r3, r2
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	f000 8116 	beq.w	8008be0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80089b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089b8:	f003 0301 	and.w	r3, r3, #1
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d011      	beq.n	80089e4 <HAL_UART_IRQHandler+0xc8>
 80089c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d00b      	beq.n	80089e4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	2201      	movs	r2, #1
 80089d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089da:	f043 0201 	orr.w	r2, r3, #1
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80089e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089e8:	f003 0302 	and.w	r3, r3, #2
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d011      	beq.n	8008a14 <HAL_UART_IRQHandler+0xf8>
 80089f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80089f4:	f003 0301 	and.w	r3, r3, #1
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d00b      	beq.n	8008a14 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	2202      	movs	r2, #2
 8008a02:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a0a:	f043 0204 	orr.w	r2, r3, #4
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008a14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a18:	f003 0304 	and.w	r3, r3, #4
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d011      	beq.n	8008a44 <HAL_UART_IRQHandler+0x128>
 8008a20:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008a24:	f003 0301 	and.w	r3, r3, #1
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d00b      	beq.n	8008a44 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	2204      	movs	r2, #4
 8008a32:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a3a:	f043 0202 	orr.w	r2, r3, #2
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008a44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a48:	f003 0308 	and.w	r3, r3, #8
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d017      	beq.n	8008a80 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008a50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a54:	f003 0320 	and.w	r3, r3, #32
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d105      	bne.n	8008a68 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008a5c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008a60:	4b5c      	ldr	r3, [pc, #368]	@ (8008bd4 <HAL_UART_IRQHandler+0x2b8>)
 8008a62:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d00b      	beq.n	8008a80 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	2208      	movs	r2, #8
 8008a6e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a76:	f043 0208 	orr.w	r2, r3, #8
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008a80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a84:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d012      	beq.n	8008ab2 <HAL_UART_IRQHandler+0x196>
 8008a8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a90:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d00c      	beq.n	8008ab2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008aa0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008aa8:	f043 0220 	orr.w	r2, r3, #32
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	f000 82f9 	beq.w	80090b0 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008abe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ac2:	f003 0320 	and.w	r3, r3, #32
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d013      	beq.n	8008af2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008aca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ace:	f003 0320 	and.w	r3, r3, #32
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d105      	bne.n	8008ae2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008ad6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008ada:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d007      	beq.n	8008af2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d003      	beq.n	8008af2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008aee:	6878      	ldr	r0, [r7, #4]
 8008af0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008af8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	689b      	ldr	r3, [r3, #8]
 8008b02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b06:	2b40      	cmp	r3, #64	@ 0x40
 8008b08:	d005      	beq.n	8008b16 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008b0a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008b0e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d054      	beq.n	8008bc0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	f001 fb1c 	bl	800a154 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	689b      	ldr	r3, [r3, #8]
 8008b22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b26:	2b40      	cmp	r3, #64	@ 0x40
 8008b28:	d146      	bne.n	8008bb8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	3308      	adds	r3, #8
 8008b30:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b34:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008b38:	e853 3f00 	ldrex	r3, [r3]
 8008b3c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008b40:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008b44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008b48:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	3308      	adds	r3, #8
 8008b52:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008b56:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008b5a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b5e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008b62:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008b66:	e841 2300 	strex	r3, r2, [r1]
 8008b6a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008b6e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d1d9      	bne.n	8008b2a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d017      	beq.n	8008bb0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b86:	4a15      	ldr	r2, [pc, #84]	@ (8008bdc <HAL_UART_IRQHandler+0x2c0>)
 8008b88:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b90:	4618      	mov	r0, r3
 8008b92:	f7f9 ff51 	bl	8002a38 <HAL_DMA_Abort_IT>
 8008b96:	4603      	mov	r3, r0
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d019      	beq.n	8008bd0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ba2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ba4:	687a      	ldr	r2, [r7, #4]
 8008ba6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008baa:	4610      	mov	r0, r2
 8008bac:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bae:	e00f      	b.n	8008bd0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008bb0:	6878      	ldr	r0, [r7, #4]
 8008bb2:	f000 fa93 	bl	80090dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bb6:	e00b      	b.n	8008bd0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008bb8:	6878      	ldr	r0, [r7, #4]
 8008bba:	f000 fa8f 	bl	80090dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bbe:	e007      	b.n	8008bd0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008bc0:	6878      	ldr	r0, [r7, #4]
 8008bc2:	f000 fa8b 	bl	80090dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	2200      	movs	r2, #0
 8008bca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008bce:	e26f      	b.n	80090b0 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bd0:	bf00      	nop
    return;
 8008bd2:	e26d      	b.n	80090b0 <HAL_UART_IRQHandler+0x794>
 8008bd4:	10000001 	.word	0x10000001
 8008bd8:	04000120 	.word	0x04000120
 8008bdc:	0800a221 	.word	0x0800a221

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008be4:	2b01      	cmp	r3, #1
 8008be6:	f040 8203 	bne.w	8008ff0 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008bea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bee:	f003 0310 	and.w	r3, r3, #16
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	f000 81fc 	beq.w	8008ff0 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008bf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008bfc:	f003 0310 	and.w	r3, r3, #16
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	f000 81f5 	beq.w	8008ff0 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	2210      	movs	r2, #16
 8008c0c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	689b      	ldr	r3, [r3, #8]
 8008c14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c18:	2b40      	cmp	r3, #64	@ 0x40
 8008c1a:	f040 816d 	bne.w	8008ef8 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	4aa4      	ldr	r2, [pc, #656]	@ (8008eb8 <HAL_UART_IRQHandler+0x59c>)
 8008c28:	4293      	cmp	r3, r2
 8008c2a:	d068      	beq.n	8008cfe <HAL_UART_IRQHandler+0x3e2>
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	4aa1      	ldr	r2, [pc, #644]	@ (8008ebc <HAL_UART_IRQHandler+0x5a0>)
 8008c36:	4293      	cmp	r3, r2
 8008c38:	d061      	beq.n	8008cfe <HAL_UART_IRQHandler+0x3e2>
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	4a9f      	ldr	r2, [pc, #636]	@ (8008ec0 <HAL_UART_IRQHandler+0x5a4>)
 8008c44:	4293      	cmp	r3, r2
 8008c46:	d05a      	beq.n	8008cfe <HAL_UART_IRQHandler+0x3e2>
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	4a9c      	ldr	r2, [pc, #624]	@ (8008ec4 <HAL_UART_IRQHandler+0x5a8>)
 8008c52:	4293      	cmp	r3, r2
 8008c54:	d053      	beq.n	8008cfe <HAL_UART_IRQHandler+0x3e2>
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	4a9a      	ldr	r2, [pc, #616]	@ (8008ec8 <HAL_UART_IRQHandler+0x5ac>)
 8008c60:	4293      	cmp	r3, r2
 8008c62:	d04c      	beq.n	8008cfe <HAL_UART_IRQHandler+0x3e2>
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	4a97      	ldr	r2, [pc, #604]	@ (8008ecc <HAL_UART_IRQHandler+0x5b0>)
 8008c6e:	4293      	cmp	r3, r2
 8008c70:	d045      	beq.n	8008cfe <HAL_UART_IRQHandler+0x3e2>
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	4a95      	ldr	r2, [pc, #596]	@ (8008ed0 <HAL_UART_IRQHandler+0x5b4>)
 8008c7c:	4293      	cmp	r3, r2
 8008c7e:	d03e      	beq.n	8008cfe <HAL_UART_IRQHandler+0x3e2>
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	4a92      	ldr	r2, [pc, #584]	@ (8008ed4 <HAL_UART_IRQHandler+0x5b8>)
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d037      	beq.n	8008cfe <HAL_UART_IRQHandler+0x3e2>
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	4a90      	ldr	r2, [pc, #576]	@ (8008ed8 <HAL_UART_IRQHandler+0x5bc>)
 8008c98:	4293      	cmp	r3, r2
 8008c9a:	d030      	beq.n	8008cfe <HAL_UART_IRQHandler+0x3e2>
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	4a8d      	ldr	r2, [pc, #564]	@ (8008edc <HAL_UART_IRQHandler+0x5c0>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d029      	beq.n	8008cfe <HAL_UART_IRQHandler+0x3e2>
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	4a8b      	ldr	r2, [pc, #556]	@ (8008ee0 <HAL_UART_IRQHandler+0x5c4>)
 8008cb4:	4293      	cmp	r3, r2
 8008cb6:	d022      	beq.n	8008cfe <HAL_UART_IRQHandler+0x3e2>
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	4a88      	ldr	r2, [pc, #544]	@ (8008ee4 <HAL_UART_IRQHandler+0x5c8>)
 8008cc2:	4293      	cmp	r3, r2
 8008cc4:	d01b      	beq.n	8008cfe <HAL_UART_IRQHandler+0x3e2>
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	4a86      	ldr	r2, [pc, #536]	@ (8008ee8 <HAL_UART_IRQHandler+0x5cc>)
 8008cd0:	4293      	cmp	r3, r2
 8008cd2:	d014      	beq.n	8008cfe <HAL_UART_IRQHandler+0x3e2>
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	4a83      	ldr	r2, [pc, #524]	@ (8008eec <HAL_UART_IRQHandler+0x5d0>)
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d00d      	beq.n	8008cfe <HAL_UART_IRQHandler+0x3e2>
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	4a81      	ldr	r2, [pc, #516]	@ (8008ef0 <HAL_UART_IRQHandler+0x5d4>)
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d006      	beq.n	8008cfe <HAL_UART_IRQHandler+0x3e2>
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	4a7e      	ldr	r2, [pc, #504]	@ (8008ef4 <HAL_UART_IRQHandler+0x5d8>)
 8008cfa:	4293      	cmp	r3, r2
 8008cfc:	d106      	bne.n	8008d0c <HAL_UART_IRQHandler+0x3f0>
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	685b      	ldr	r3, [r3, #4]
 8008d08:	b29b      	uxth	r3, r3
 8008d0a:	e005      	b.n	8008d18 <HAL_UART_IRQHandler+0x3fc>
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	685b      	ldr	r3, [r3, #4]
 8008d16:	b29b      	uxth	r3, r3
 8008d18:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008d1c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	f000 80ad 	beq.w	8008e80 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008d2c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008d30:	429a      	cmp	r2, r3
 8008d32:	f080 80a5 	bcs.w	8008e80 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008d3c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d46:	69db      	ldr	r3, [r3, #28]
 8008d48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d4c:	f000 8087 	beq.w	8008e5e <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d58:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008d5c:	e853 3f00 	ldrex	r3, [r3]
 8008d60:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008d64:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008d68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008d6c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	461a      	mov	r2, r3
 8008d76:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008d7a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008d7e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d82:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008d86:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008d8a:	e841 2300 	strex	r3, r2, [r1]
 8008d8e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008d92:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d1da      	bne.n	8008d50 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	3308      	adds	r3, #8
 8008da0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008da2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008da4:	e853 3f00 	ldrex	r3, [r3]
 8008da8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008daa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008dac:	f023 0301 	bic.w	r3, r3, #1
 8008db0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	3308      	adds	r3, #8
 8008dba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008dbe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008dc2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dc4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008dc6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008dca:	e841 2300 	strex	r3, r2, [r1]
 8008dce:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008dd0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d1e1      	bne.n	8008d9a <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	3308      	adds	r3, #8
 8008ddc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dde:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008de0:	e853 3f00 	ldrex	r3, [r3]
 8008de4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008de6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008de8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008dec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	3308      	adds	r3, #8
 8008df6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008dfa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008dfc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dfe:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008e00:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008e02:	e841 2300 	strex	r3, r2, [r1]
 8008e06:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008e08:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d1e3      	bne.n	8008dd6 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	2220      	movs	r2, #32
 8008e12:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	2200      	movs	r2, #0
 8008e1a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e24:	e853 3f00 	ldrex	r3, [r3]
 8008e28:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008e2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e2c:	f023 0310 	bic.w	r3, r3, #16
 8008e30:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	461a      	mov	r2, r3
 8008e3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008e3e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008e40:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e42:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008e44:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008e46:	e841 2300 	strex	r3, r2, [r1]
 8008e4a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008e4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d1e4      	bne.n	8008e1c <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e58:	4618      	mov	r0, r3
 8008e5a:	f7f9 facf 	bl	80023fc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	2202      	movs	r2, #2
 8008e62:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008e70:	b29b      	uxth	r3, r3
 8008e72:	1ad3      	subs	r3, r2, r3
 8008e74:	b29b      	uxth	r3, r3
 8008e76:	4619      	mov	r1, r3
 8008e78:	6878      	ldr	r0, [r7, #4]
 8008e7a:	f000 f939 	bl	80090f0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008e7e:	e119      	b.n	80090b4 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008e86:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008e8a:	429a      	cmp	r2, r3
 8008e8c:	f040 8112 	bne.w	80090b4 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e96:	69db      	ldr	r3, [r3, #28]
 8008e98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008e9c:	f040 810a 	bne.w	80090b4 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	2202      	movs	r2, #2
 8008ea4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008eac:	4619      	mov	r1, r3
 8008eae:	6878      	ldr	r0, [r7, #4]
 8008eb0:	f000 f91e 	bl	80090f0 <HAL_UARTEx_RxEventCallback>
      return;
 8008eb4:	e0fe      	b.n	80090b4 <HAL_UART_IRQHandler+0x798>
 8008eb6:	bf00      	nop
 8008eb8:	40020010 	.word	0x40020010
 8008ebc:	40020028 	.word	0x40020028
 8008ec0:	40020040 	.word	0x40020040
 8008ec4:	40020058 	.word	0x40020058
 8008ec8:	40020070 	.word	0x40020070
 8008ecc:	40020088 	.word	0x40020088
 8008ed0:	400200a0 	.word	0x400200a0
 8008ed4:	400200b8 	.word	0x400200b8
 8008ed8:	40020410 	.word	0x40020410
 8008edc:	40020428 	.word	0x40020428
 8008ee0:	40020440 	.word	0x40020440
 8008ee4:	40020458 	.word	0x40020458
 8008ee8:	40020470 	.word	0x40020470
 8008eec:	40020488 	.word	0x40020488
 8008ef0:	400204a0 	.word	0x400204a0
 8008ef4:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008f04:	b29b      	uxth	r3, r3
 8008f06:	1ad3      	subs	r3, r2, r3
 8008f08:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008f12:	b29b      	uxth	r3, r3
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	f000 80cf 	beq.w	80090b8 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8008f1a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	f000 80ca 	beq.w	80090b8 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f2c:	e853 3f00 	ldrex	r3, [r3]
 8008f30:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008f32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f34:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008f38:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	461a      	mov	r2, r3
 8008f42:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008f46:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f48:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f4a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008f4c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008f4e:	e841 2300 	strex	r3, r2, [r1]
 8008f52:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008f54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d1e4      	bne.n	8008f24 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	3308      	adds	r3, #8
 8008f60:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f64:	e853 3f00 	ldrex	r3, [r3]
 8008f68:	623b      	str	r3, [r7, #32]
   return(result);
 8008f6a:	6a3a      	ldr	r2, [r7, #32]
 8008f6c:	4b55      	ldr	r3, [pc, #340]	@ (80090c4 <HAL_UART_IRQHandler+0x7a8>)
 8008f6e:	4013      	ands	r3, r2
 8008f70:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	3308      	adds	r3, #8
 8008f7a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008f7e:	633a      	str	r2, [r7, #48]	@ 0x30
 8008f80:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f82:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008f84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f86:	e841 2300 	strex	r3, r2, [r1]
 8008f8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008f8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d1e3      	bne.n	8008f5a <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	2220      	movs	r2, #32
 8008f96:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fac:	693b      	ldr	r3, [r7, #16]
 8008fae:	e853 3f00 	ldrex	r3, [r3]
 8008fb2:	60fb      	str	r3, [r7, #12]
   return(result);
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	f023 0310 	bic.w	r3, r3, #16
 8008fba:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	461a      	mov	r2, r3
 8008fc4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008fc8:	61fb      	str	r3, [r7, #28]
 8008fca:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fcc:	69b9      	ldr	r1, [r7, #24]
 8008fce:	69fa      	ldr	r2, [r7, #28]
 8008fd0:	e841 2300 	strex	r3, r2, [r1]
 8008fd4:	617b      	str	r3, [r7, #20]
   return(result);
 8008fd6:	697b      	ldr	r3, [r7, #20]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d1e4      	bne.n	8008fa6 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	2202      	movs	r2, #2
 8008fe0:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008fe2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008fe6:	4619      	mov	r1, r3
 8008fe8:	6878      	ldr	r0, [r7, #4]
 8008fea:	f000 f881 	bl	80090f0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008fee:	e063      	b.n	80090b8 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008ff0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ff4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d00e      	beq.n	800901a <HAL_UART_IRQHandler+0x6fe>
 8008ffc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009000:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009004:	2b00      	cmp	r3, #0
 8009006:	d008      	beq.n	800901a <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009010:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009012:	6878      	ldr	r0, [r7, #4]
 8009014:	f001 f941 	bl	800a29a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009018:	e051      	b.n	80090be <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800901a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800901e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009022:	2b00      	cmp	r3, #0
 8009024:	d014      	beq.n	8009050 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009026:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800902a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800902e:	2b00      	cmp	r3, #0
 8009030:	d105      	bne.n	800903e <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009032:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009036:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800903a:	2b00      	cmp	r3, #0
 800903c:	d008      	beq.n	8009050 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009042:	2b00      	cmp	r3, #0
 8009044:	d03a      	beq.n	80090bc <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800904a:	6878      	ldr	r0, [r7, #4]
 800904c:	4798      	blx	r3
    }
    return;
 800904e:	e035      	b.n	80090bc <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009050:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009054:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009058:	2b00      	cmp	r3, #0
 800905a:	d009      	beq.n	8009070 <HAL_UART_IRQHandler+0x754>
 800905c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009060:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009064:	2b00      	cmp	r3, #0
 8009066:	d003      	beq.n	8009070 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8009068:	6878      	ldr	r0, [r7, #4]
 800906a:	f001 f8eb 	bl	800a244 <UART_EndTransmit_IT>
    return;
 800906e:	e026      	b.n	80090be <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009070:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009074:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009078:	2b00      	cmp	r3, #0
 800907a:	d009      	beq.n	8009090 <HAL_UART_IRQHandler+0x774>
 800907c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009080:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009084:	2b00      	cmp	r3, #0
 8009086:	d003      	beq.n	8009090 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009088:	6878      	ldr	r0, [r7, #4]
 800908a:	f001 f91a 	bl	800a2c2 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800908e:	e016      	b.n	80090be <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009090:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009094:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009098:	2b00      	cmp	r3, #0
 800909a:	d010      	beq.n	80090be <HAL_UART_IRQHandler+0x7a2>
 800909c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	da0c      	bge.n	80090be <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80090a4:	6878      	ldr	r0, [r7, #4]
 80090a6:	f001 f902 	bl	800a2ae <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80090aa:	e008      	b.n	80090be <HAL_UART_IRQHandler+0x7a2>
      return;
 80090ac:	bf00      	nop
 80090ae:	e006      	b.n	80090be <HAL_UART_IRQHandler+0x7a2>
    return;
 80090b0:	bf00      	nop
 80090b2:	e004      	b.n	80090be <HAL_UART_IRQHandler+0x7a2>
      return;
 80090b4:	bf00      	nop
 80090b6:	e002      	b.n	80090be <HAL_UART_IRQHandler+0x7a2>
      return;
 80090b8:	bf00      	nop
 80090ba:	e000      	b.n	80090be <HAL_UART_IRQHandler+0x7a2>
    return;
 80090bc:	bf00      	nop
  }
}
 80090be:	37e8      	adds	r7, #232	@ 0xe8
 80090c0:	46bd      	mov	sp, r7
 80090c2:	bd80      	pop	{r7, pc}
 80090c4:	effffffe 	.word	0xeffffffe

080090c8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80090c8:	b480      	push	{r7}
 80090ca:	b083      	sub	sp, #12
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80090d0:	bf00      	nop
 80090d2:	370c      	adds	r7, #12
 80090d4:	46bd      	mov	sp, r7
 80090d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090da:	4770      	bx	lr

080090dc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80090dc:	b480      	push	{r7}
 80090de:	b083      	sub	sp, #12
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80090e4:	bf00      	nop
 80090e6:	370c      	adds	r7, #12
 80090e8:	46bd      	mov	sp, r7
 80090ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ee:	4770      	bx	lr

080090f0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80090f0:	b480      	push	{r7}
 80090f2:	b083      	sub	sp, #12
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	6078      	str	r0, [r7, #4]
 80090f8:	460b      	mov	r3, r1
 80090fa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80090fc:	bf00      	nop
 80090fe:	370c      	adds	r7, #12
 8009100:	46bd      	mov	sp, r7
 8009102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009106:	4770      	bx	lr

08009108 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009108:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800910c:	b092      	sub	sp, #72	@ 0x48
 800910e:	af00      	add	r7, sp, #0
 8009110:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009112:	2300      	movs	r3, #0
 8009114:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009118:	697b      	ldr	r3, [r7, #20]
 800911a:	689a      	ldr	r2, [r3, #8]
 800911c:	697b      	ldr	r3, [r7, #20]
 800911e:	691b      	ldr	r3, [r3, #16]
 8009120:	431a      	orrs	r2, r3
 8009122:	697b      	ldr	r3, [r7, #20]
 8009124:	695b      	ldr	r3, [r3, #20]
 8009126:	431a      	orrs	r2, r3
 8009128:	697b      	ldr	r3, [r7, #20]
 800912a:	69db      	ldr	r3, [r3, #28]
 800912c:	4313      	orrs	r3, r2
 800912e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009130:	697b      	ldr	r3, [r7, #20]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	681a      	ldr	r2, [r3, #0]
 8009136:	4bbe      	ldr	r3, [pc, #760]	@ (8009430 <UART_SetConfig+0x328>)
 8009138:	4013      	ands	r3, r2
 800913a:	697a      	ldr	r2, [r7, #20]
 800913c:	6812      	ldr	r2, [r2, #0]
 800913e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009140:	430b      	orrs	r3, r1
 8009142:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009144:	697b      	ldr	r3, [r7, #20]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	685b      	ldr	r3, [r3, #4]
 800914a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800914e:	697b      	ldr	r3, [r7, #20]
 8009150:	68da      	ldr	r2, [r3, #12]
 8009152:	697b      	ldr	r3, [r7, #20]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	430a      	orrs	r2, r1
 8009158:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800915a:	697b      	ldr	r3, [r7, #20]
 800915c:	699b      	ldr	r3, [r3, #24]
 800915e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009160:	697b      	ldr	r3, [r7, #20]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	4ab3      	ldr	r2, [pc, #716]	@ (8009434 <UART_SetConfig+0x32c>)
 8009166:	4293      	cmp	r3, r2
 8009168:	d004      	beq.n	8009174 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800916a:	697b      	ldr	r3, [r7, #20]
 800916c:	6a1b      	ldr	r3, [r3, #32]
 800916e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009170:	4313      	orrs	r3, r2
 8009172:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009174:	697b      	ldr	r3, [r7, #20]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	689a      	ldr	r2, [r3, #8]
 800917a:	4baf      	ldr	r3, [pc, #700]	@ (8009438 <UART_SetConfig+0x330>)
 800917c:	4013      	ands	r3, r2
 800917e:	697a      	ldr	r2, [r7, #20]
 8009180:	6812      	ldr	r2, [r2, #0]
 8009182:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009184:	430b      	orrs	r3, r1
 8009186:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009188:	697b      	ldr	r3, [r7, #20]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800918e:	f023 010f 	bic.w	r1, r3, #15
 8009192:	697b      	ldr	r3, [r7, #20]
 8009194:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009196:	697b      	ldr	r3, [r7, #20]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	430a      	orrs	r2, r1
 800919c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800919e:	697b      	ldr	r3, [r7, #20]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	4aa6      	ldr	r2, [pc, #664]	@ (800943c <UART_SetConfig+0x334>)
 80091a4:	4293      	cmp	r3, r2
 80091a6:	d177      	bne.n	8009298 <UART_SetConfig+0x190>
 80091a8:	4ba5      	ldr	r3, [pc, #660]	@ (8009440 <UART_SetConfig+0x338>)
 80091aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80091ac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80091b0:	2b28      	cmp	r3, #40	@ 0x28
 80091b2:	d86d      	bhi.n	8009290 <UART_SetConfig+0x188>
 80091b4:	a201      	add	r2, pc, #4	@ (adr r2, 80091bc <UART_SetConfig+0xb4>)
 80091b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091ba:	bf00      	nop
 80091bc:	08009261 	.word	0x08009261
 80091c0:	08009291 	.word	0x08009291
 80091c4:	08009291 	.word	0x08009291
 80091c8:	08009291 	.word	0x08009291
 80091cc:	08009291 	.word	0x08009291
 80091d0:	08009291 	.word	0x08009291
 80091d4:	08009291 	.word	0x08009291
 80091d8:	08009291 	.word	0x08009291
 80091dc:	08009269 	.word	0x08009269
 80091e0:	08009291 	.word	0x08009291
 80091e4:	08009291 	.word	0x08009291
 80091e8:	08009291 	.word	0x08009291
 80091ec:	08009291 	.word	0x08009291
 80091f0:	08009291 	.word	0x08009291
 80091f4:	08009291 	.word	0x08009291
 80091f8:	08009291 	.word	0x08009291
 80091fc:	08009271 	.word	0x08009271
 8009200:	08009291 	.word	0x08009291
 8009204:	08009291 	.word	0x08009291
 8009208:	08009291 	.word	0x08009291
 800920c:	08009291 	.word	0x08009291
 8009210:	08009291 	.word	0x08009291
 8009214:	08009291 	.word	0x08009291
 8009218:	08009291 	.word	0x08009291
 800921c:	08009279 	.word	0x08009279
 8009220:	08009291 	.word	0x08009291
 8009224:	08009291 	.word	0x08009291
 8009228:	08009291 	.word	0x08009291
 800922c:	08009291 	.word	0x08009291
 8009230:	08009291 	.word	0x08009291
 8009234:	08009291 	.word	0x08009291
 8009238:	08009291 	.word	0x08009291
 800923c:	08009281 	.word	0x08009281
 8009240:	08009291 	.word	0x08009291
 8009244:	08009291 	.word	0x08009291
 8009248:	08009291 	.word	0x08009291
 800924c:	08009291 	.word	0x08009291
 8009250:	08009291 	.word	0x08009291
 8009254:	08009291 	.word	0x08009291
 8009258:	08009291 	.word	0x08009291
 800925c:	08009289 	.word	0x08009289
 8009260:	2301      	movs	r3, #1
 8009262:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009266:	e326      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009268:	2304      	movs	r3, #4
 800926a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800926e:	e322      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009270:	2308      	movs	r3, #8
 8009272:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009276:	e31e      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009278:	2310      	movs	r3, #16
 800927a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800927e:	e31a      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009280:	2320      	movs	r3, #32
 8009282:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009286:	e316      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009288:	2340      	movs	r3, #64	@ 0x40
 800928a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800928e:	e312      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009290:	2380      	movs	r3, #128	@ 0x80
 8009292:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009296:	e30e      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009298:	697b      	ldr	r3, [r7, #20]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	4a69      	ldr	r2, [pc, #420]	@ (8009444 <UART_SetConfig+0x33c>)
 800929e:	4293      	cmp	r3, r2
 80092a0:	d130      	bne.n	8009304 <UART_SetConfig+0x1fc>
 80092a2:	4b67      	ldr	r3, [pc, #412]	@ (8009440 <UART_SetConfig+0x338>)
 80092a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092a6:	f003 0307 	and.w	r3, r3, #7
 80092aa:	2b05      	cmp	r3, #5
 80092ac:	d826      	bhi.n	80092fc <UART_SetConfig+0x1f4>
 80092ae:	a201      	add	r2, pc, #4	@ (adr r2, 80092b4 <UART_SetConfig+0x1ac>)
 80092b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092b4:	080092cd 	.word	0x080092cd
 80092b8:	080092d5 	.word	0x080092d5
 80092bc:	080092dd 	.word	0x080092dd
 80092c0:	080092e5 	.word	0x080092e5
 80092c4:	080092ed 	.word	0x080092ed
 80092c8:	080092f5 	.word	0x080092f5
 80092cc:	2300      	movs	r3, #0
 80092ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092d2:	e2f0      	b.n	80098b6 <UART_SetConfig+0x7ae>
 80092d4:	2304      	movs	r3, #4
 80092d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092da:	e2ec      	b.n	80098b6 <UART_SetConfig+0x7ae>
 80092dc:	2308      	movs	r3, #8
 80092de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092e2:	e2e8      	b.n	80098b6 <UART_SetConfig+0x7ae>
 80092e4:	2310      	movs	r3, #16
 80092e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092ea:	e2e4      	b.n	80098b6 <UART_SetConfig+0x7ae>
 80092ec:	2320      	movs	r3, #32
 80092ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092f2:	e2e0      	b.n	80098b6 <UART_SetConfig+0x7ae>
 80092f4:	2340      	movs	r3, #64	@ 0x40
 80092f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092fa:	e2dc      	b.n	80098b6 <UART_SetConfig+0x7ae>
 80092fc:	2380      	movs	r3, #128	@ 0x80
 80092fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009302:	e2d8      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009304:	697b      	ldr	r3, [r7, #20]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	4a4f      	ldr	r2, [pc, #316]	@ (8009448 <UART_SetConfig+0x340>)
 800930a:	4293      	cmp	r3, r2
 800930c:	d130      	bne.n	8009370 <UART_SetConfig+0x268>
 800930e:	4b4c      	ldr	r3, [pc, #304]	@ (8009440 <UART_SetConfig+0x338>)
 8009310:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009312:	f003 0307 	and.w	r3, r3, #7
 8009316:	2b05      	cmp	r3, #5
 8009318:	d826      	bhi.n	8009368 <UART_SetConfig+0x260>
 800931a:	a201      	add	r2, pc, #4	@ (adr r2, 8009320 <UART_SetConfig+0x218>)
 800931c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009320:	08009339 	.word	0x08009339
 8009324:	08009341 	.word	0x08009341
 8009328:	08009349 	.word	0x08009349
 800932c:	08009351 	.word	0x08009351
 8009330:	08009359 	.word	0x08009359
 8009334:	08009361 	.word	0x08009361
 8009338:	2300      	movs	r3, #0
 800933a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800933e:	e2ba      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009340:	2304      	movs	r3, #4
 8009342:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009346:	e2b6      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009348:	2308      	movs	r3, #8
 800934a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800934e:	e2b2      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009350:	2310      	movs	r3, #16
 8009352:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009356:	e2ae      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009358:	2320      	movs	r3, #32
 800935a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800935e:	e2aa      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009360:	2340      	movs	r3, #64	@ 0x40
 8009362:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009366:	e2a6      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009368:	2380      	movs	r3, #128	@ 0x80
 800936a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800936e:	e2a2      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009370:	697b      	ldr	r3, [r7, #20]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	4a35      	ldr	r2, [pc, #212]	@ (800944c <UART_SetConfig+0x344>)
 8009376:	4293      	cmp	r3, r2
 8009378:	d130      	bne.n	80093dc <UART_SetConfig+0x2d4>
 800937a:	4b31      	ldr	r3, [pc, #196]	@ (8009440 <UART_SetConfig+0x338>)
 800937c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800937e:	f003 0307 	and.w	r3, r3, #7
 8009382:	2b05      	cmp	r3, #5
 8009384:	d826      	bhi.n	80093d4 <UART_SetConfig+0x2cc>
 8009386:	a201      	add	r2, pc, #4	@ (adr r2, 800938c <UART_SetConfig+0x284>)
 8009388:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800938c:	080093a5 	.word	0x080093a5
 8009390:	080093ad 	.word	0x080093ad
 8009394:	080093b5 	.word	0x080093b5
 8009398:	080093bd 	.word	0x080093bd
 800939c:	080093c5 	.word	0x080093c5
 80093a0:	080093cd 	.word	0x080093cd
 80093a4:	2300      	movs	r3, #0
 80093a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093aa:	e284      	b.n	80098b6 <UART_SetConfig+0x7ae>
 80093ac:	2304      	movs	r3, #4
 80093ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093b2:	e280      	b.n	80098b6 <UART_SetConfig+0x7ae>
 80093b4:	2308      	movs	r3, #8
 80093b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093ba:	e27c      	b.n	80098b6 <UART_SetConfig+0x7ae>
 80093bc:	2310      	movs	r3, #16
 80093be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093c2:	e278      	b.n	80098b6 <UART_SetConfig+0x7ae>
 80093c4:	2320      	movs	r3, #32
 80093c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093ca:	e274      	b.n	80098b6 <UART_SetConfig+0x7ae>
 80093cc:	2340      	movs	r3, #64	@ 0x40
 80093ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093d2:	e270      	b.n	80098b6 <UART_SetConfig+0x7ae>
 80093d4:	2380      	movs	r3, #128	@ 0x80
 80093d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093da:	e26c      	b.n	80098b6 <UART_SetConfig+0x7ae>
 80093dc:	697b      	ldr	r3, [r7, #20]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	4a1b      	ldr	r2, [pc, #108]	@ (8009450 <UART_SetConfig+0x348>)
 80093e2:	4293      	cmp	r3, r2
 80093e4:	d142      	bne.n	800946c <UART_SetConfig+0x364>
 80093e6:	4b16      	ldr	r3, [pc, #88]	@ (8009440 <UART_SetConfig+0x338>)
 80093e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093ea:	f003 0307 	and.w	r3, r3, #7
 80093ee:	2b05      	cmp	r3, #5
 80093f0:	d838      	bhi.n	8009464 <UART_SetConfig+0x35c>
 80093f2:	a201      	add	r2, pc, #4	@ (adr r2, 80093f8 <UART_SetConfig+0x2f0>)
 80093f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093f8:	08009411 	.word	0x08009411
 80093fc:	08009419 	.word	0x08009419
 8009400:	08009421 	.word	0x08009421
 8009404:	08009429 	.word	0x08009429
 8009408:	08009455 	.word	0x08009455
 800940c:	0800945d 	.word	0x0800945d
 8009410:	2300      	movs	r3, #0
 8009412:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009416:	e24e      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009418:	2304      	movs	r3, #4
 800941a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800941e:	e24a      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009420:	2308      	movs	r3, #8
 8009422:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009426:	e246      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009428:	2310      	movs	r3, #16
 800942a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800942e:	e242      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009430:	cfff69f3 	.word	0xcfff69f3
 8009434:	58000c00 	.word	0x58000c00
 8009438:	11fff4ff 	.word	0x11fff4ff
 800943c:	40011000 	.word	0x40011000
 8009440:	58024400 	.word	0x58024400
 8009444:	40004400 	.word	0x40004400
 8009448:	40004800 	.word	0x40004800
 800944c:	40004c00 	.word	0x40004c00
 8009450:	40005000 	.word	0x40005000
 8009454:	2320      	movs	r3, #32
 8009456:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800945a:	e22c      	b.n	80098b6 <UART_SetConfig+0x7ae>
 800945c:	2340      	movs	r3, #64	@ 0x40
 800945e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009462:	e228      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009464:	2380      	movs	r3, #128	@ 0x80
 8009466:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800946a:	e224      	b.n	80098b6 <UART_SetConfig+0x7ae>
 800946c:	697b      	ldr	r3, [r7, #20]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	4ab1      	ldr	r2, [pc, #708]	@ (8009738 <UART_SetConfig+0x630>)
 8009472:	4293      	cmp	r3, r2
 8009474:	d176      	bne.n	8009564 <UART_SetConfig+0x45c>
 8009476:	4bb1      	ldr	r3, [pc, #708]	@ (800973c <UART_SetConfig+0x634>)
 8009478:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800947a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800947e:	2b28      	cmp	r3, #40	@ 0x28
 8009480:	d86c      	bhi.n	800955c <UART_SetConfig+0x454>
 8009482:	a201      	add	r2, pc, #4	@ (adr r2, 8009488 <UART_SetConfig+0x380>)
 8009484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009488:	0800952d 	.word	0x0800952d
 800948c:	0800955d 	.word	0x0800955d
 8009490:	0800955d 	.word	0x0800955d
 8009494:	0800955d 	.word	0x0800955d
 8009498:	0800955d 	.word	0x0800955d
 800949c:	0800955d 	.word	0x0800955d
 80094a0:	0800955d 	.word	0x0800955d
 80094a4:	0800955d 	.word	0x0800955d
 80094a8:	08009535 	.word	0x08009535
 80094ac:	0800955d 	.word	0x0800955d
 80094b0:	0800955d 	.word	0x0800955d
 80094b4:	0800955d 	.word	0x0800955d
 80094b8:	0800955d 	.word	0x0800955d
 80094bc:	0800955d 	.word	0x0800955d
 80094c0:	0800955d 	.word	0x0800955d
 80094c4:	0800955d 	.word	0x0800955d
 80094c8:	0800953d 	.word	0x0800953d
 80094cc:	0800955d 	.word	0x0800955d
 80094d0:	0800955d 	.word	0x0800955d
 80094d4:	0800955d 	.word	0x0800955d
 80094d8:	0800955d 	.word	0x0800955d
 80094dc:	0800955d 	.word	0x0800955d
 80094e0:	0800955d 	.word	0x0800955d
 80094e4:	0800955d 	.word	0x0800955d
 80094e8:	08009545 	.word	0x08009545
 80094ec:	0800955d 	.word	0x0800955d
 80094f0:	0800955d 	.word	0x0800955d
 80094f4:	0800955d 	.word	0x0800955d
 80094f8:	0800955d 	.word	0x0800955d
 80094fc:	0800955d 	.word	0x0800955d
 8009500:	0800955d 	.word	0x0800955d
 8009504:	0800955d 	.word	0x0800955d
 8009508:	0800954d 	.word	0x0800954d
 800950c:	0800955d 	.word	0x0800955d
 8009510:	0800955d 	.word	0x0800955d
 8009514:	0800955d 	.word	0x0800955d
 8009518:	0800955d 	.word	0x0800955d
 800951c:	0800955d 	.word	0x0800955d
 8009520:	0800955d 	.word	0x0800955d
 8009524:	0800955d 	.word	0x0800955d
 8009528:	08009555 	.word	0x08009555
 800952c:	2301      	movs	r3, #1
 800952e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009532:	e1c0      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009534:	2304      	movs	r3, #4
 8009536:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800953a:	e1bc      	b.n	80098b6 <UART_SetConfig+0x7ae>
 800953c:	2308      	movs	r3, #8
 800953e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009542:	e1b8      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009544:	2310      	movs	r3, #16
 8009546:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800954a:	e1b4      	b.n	80098b6 <UART_SetConfig+0x7ae>
 800954c:	2320      	movs	r3, #32
 800954e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009552:	e1b0      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009554:	2340      	movs	r3, #64	@ 0x40
 8009556:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800955a:	e1ac      	b.n	80098b6 <UART_SetConfig+0x7ae>
 800955c:	2380      	movs	r3, #128	@ 0x80
 800955e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009562:	e1a8      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009564:	697b      	ldr	r3, [r7, #20]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	4a75      	ldr	r2, [pc, #468]	@ (8009740 <UART_SetConfig+0x638>)
 800956a:	4293      	cmp	r3, r2
 800956c:	d130      	bne.n	80095d0 <UART_SetConfig+0x4c8>
 800956e:	4b73      	ldr	r3, [pc, #460]	@ (800973c <UART_SetConfig+0x634>)
 8009570:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009572:	f003 0307 	and.w	r3, r3, #7
 8009576:	2b05      	cmp	r3, #5
 8009578:	d826      	bhi.n	80095c8 <UART_SetConfig+0x4c0>
 800957a:	a201      	add	r2, pc, #4	@ (adr r2, 8009580 <UART_SetConfig+0x478>)
 800957c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009580:	08009599 	.word	0x08009599
 8009584:	080095a1 	.word	0x080095a1
 8009588:	080095a9 	.word	0x080095a9
 800958c:	080095b1 	.word	0x080095b1
 8009590:	080095b9 	.word	0x080095b9
 8009594:	080095c1 	.word	0x080095c1
 8009598:	2300      	movs	r3, #0
 800959a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800959e:	e18a      	b.n	80098b6 <UART_SetConfig+0x7ae>
 80095a0:	2304      	movs	r3, #4
 80095a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095a6:	e186      	b.n	80098b6 <UART_SetConfig+0x7ae>
 80095a8:	2308      	movs	r3, #8
 80095aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095ae:	e182      	b.n	80098b6 <UART_SetConfig+0x7ae>
 80095b0:	2310      	movs	r3, #16
 80095b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095b6:	e17e      	b.n	80098b6 <UART_SetConfig+0x7ae>
 80095b8:	2320      	movs	r3, #32
 80095ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095be:	e17a      	b.n	80098b6 <UART_SetConfig+0x7ae>
 80095c0:	2340      	movs	r3, #64	@ 0x40
 80095c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095c6:	e176      	b.n	80098b6 <UART_SetConfig+0x7ae>
 80095c8:	2380      	movs	r3, #128	@ 0x80
 80095ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095ce:	e172      	b.n	80098b6 <UART_SetConfig+0x7ae>
 80095d0:	697b      	ldr	r3, [r7, #20]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	4a5b      	ldr	r2, [pc, #364]	@ (8009744 <UART_SetConfig+0x63c>)
 80095d6:	4293      	cmp	r3, r2
 80095d8:	d130      	bne.n	800963c <UART_SetConfig+0x534>
 80095da:	4b58      	ldr	r3, [pc, #352]	@ (800973c <UART_SetConfig+0x634>)
 80095dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80095de:	f003 0307 	and.w	r3, r3, #7
 80095e2:	2b05      	cmp	r3, #5
 80095e4:	d826      	bhi.n	8009634 <UART_SetConfig+0x52c>
 80095e6:	a201      	add	r2, pc, #4	@ (adr r2, 80095ec <UART_SetConfig+0x4e4>)
 80095e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095ec:	08009605 	.word	0x08009605
 80095f0:	0800960d 	.word	0x0800960d
 80095f4:	08009615 	.word	0x08009615
 80095f8:	0800961d 	.word	0x0800961d
 80095fc:	08009625 	.word	0x08009625
 8009600:	0800962d 	.word	0x0800962d
 8009604:	2300      	movs	r3, #0
 8009606:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800960a:	e154      	b.n	80098b6 <UART_SetConfig+0x7ae>
 800960c:	2304      	movs	r3, #4
 800960e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009612:	e150      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009614:	2308      	movs	r3, #8
 8009616:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800961a:	e14c      	b.n	80098b6 <UART_SetConfig+0x7ae>
 800961c:	2310      	movs	r3, #16
 800961e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009622:	e148      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009624:	2320      	movs	r3, #32
 8009626:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800962a:	e144      	b.n	80098b6 <UART_SetConfig+0x7ae>
 800962c:	2340      	movs	r3, #64	@ 0x40
 800962e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009632:	e140      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009634:	2380      	movs	r3, #128	@ 0x80
 8009636:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800963a:	e13c      	b.n	80098b6 <UART_SetConfig+0x7ae>
 800963c:	697b      	ldr	r3, [r7, #20]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	4a41      	ldr	r2, [pc, #260]	@ (8009748 <UART_SetConfig+0x640>)
 8009642:	4293      	cmp	r3, r2
 8009644:	f040 8082 	bne.w	800974c <UART_SetConfig+0x644>
 8009648:	4b3c      	ldr	r3, [pc, #240]	@ (800973c <UART_SetConfig+0x634>)
 800964a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800964c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009650:	2b28      	cmp	r3, #40	@ 0x28
 8009652:	d86d      	bhi.n	8009730 <UART_SetConfig+0x628>
 8009654:	a201      	add	r2, pc, #4	@ (adr r2, 800965c <UART_SetConfig+0x554>)
 8009656:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800965a:	bf00      	nop
 800965c:	08009701 	.word	0x08009701
 8009660:	08009731 	.word	0x08009731
 8009664:	08009731 	.word	0x08009731
 8009668:	08009731 	.word	0x08009731
 800966c:	08009731 	.word	0x08009731
 8009670:	08009731 	.word	0x08009731
 8009674:	08009731 	.word	0x08009731
 8009678:	08009731 	.word	0x08009731
 800967c:	08009709 	.word	0x08009709
 8009680:	08009731 	.word	0x08009731
 8009684:	08009731 	.word	0x08009731
 8009688:	08009731 	.word	0x08009731
 800968c:	08009731 	.word	0x08009731
 8009690:	08009731 	.word	0x08009731
 8009694:	08009731 	.word	0x08009731
 8009698:	08009731 	.word	0x08009731
 800969c:	08009711 	.word	0x08009711
 80096a0:	08009731 	.word	0x08009731
 80096a4:	08009731 	.word	0x08009731
 80096a8:	08009731 	.word	0x08009731
 80096ac:	08009731 	.word	0x08009731
 80096b0:	08009731 	.word	0x08009731
 80096b4:	08009731 	.word	0x08009731
 80096b8:	08009731 	.word	0x08009731
 80096bc:	08009719 	.word	0x08009719
 80096c0:	08009731 	.word	0x08009731
 80096c4:	08009731 	.word	0x08009731
 80096c8:	08009731 	.word	0x08009731
 80096cc:	08009731 	.word	0x08009731
 80096d0:	08009731 	.word	0x08009731
 80096d4:	08009731 	.word	0x08009731
 80096d8:	08009731 	.word	0x08009731
 80096dc:	08009721 	.word	0x08009721
 80096e0:	08009731 	.word	0x08009731
 80096e4:	08009731 	.word	0x08009731
 80096e8:	08009731 	.word	0x08009731
 80096ec:	08009731 	.word	0x08009731
 80096f0:	08009731 	.word	0x08009731
 80096f4:	08009731 	.word	0x08009731
 80096f8:	08009731 	.word	0x08009731
 80096fc:	08009729 	.word	0x08009729
 8009700:	2301      	movs	r3, #1
 8009702:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009706:	e0d6      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009708:	2304      	movs	r3, #4
 800970a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800970e:	e0d2      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009710:	2308      	movs	r3, #8
 8009712:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009716:	e0ce      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009718:	2310      	movs	r3, #16
 800971a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800971e:	e0ca      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009720:	2320      	movs	r3, #32
 8009722:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009726:	e0c6      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009728:	2340      	movs	r3, #64	@ 0x40
 800972a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800972e:	e0c2      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009730:	2380      	movs	r3, #128	@ 0x80
 8009732:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009736:	e0be      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009738:	40011400 	.word	0x40011400
 800973c:	58024400 	.word	0x58024400
 8009740:	40007800 	.word	0x40007800
 8009744:	40007c00 	.word	0x40007c00
 8009748:	40011800 	.word	0x40011800
 800974c:	697b      	ldr	r3, [r7, #20]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	4aad      	ldr	r2, [pc, #692]	@ (8009a08 <UART_SetConfig+0x900>)
 8009752:	4293      	cmp	r3, r2
 8009754:	d176      	bne.n	8009844 <UART_SetConfig+0x73c>
 8009756:	4bad      	ldr	r3, [pc, #692]	@ (8009a0c <UART_SetConfig+0x904>)
 8009758:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800975a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800975e:	2b28      	cmp	r3, #40	@ 0x28
 8009760:	d86c      	bhi.n	800983c <UART_SetConfig+0x734>
 8009762:	a201      	add	r2, pc, #4	@ (adr r2, 8009768 <UART_SetConfig+0x660>)
 8009764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009768:	0800980d 	.word	0x0800980d
 800976c:	0800983d 	.word	0x0800983d
 8009770:	0800983d 	.word	0x0800983d
 8009774:	0800983d 	.word	0x0800983d
 8009778:	0800983d 	.word	0x0800983d
 800977c:	0800983d 	.word	0x0800983d
 8009780:	0800983d 	.word	0x0800983d
 8009784:	0800983d 	.word	0x0800983d
 8009788:	08009815 	.word	0x08009815
 800978c:	0800983d 	.word	0x0800983d
 8009790:	0800983d 	.word	0x0800983d
 8009794:	0800983d 	.word	0x0800983d
 8009798:	0800983d 	.word	0x0800983d
 800979c:	0800983d 	.word	0x0800983d
 80097a0:	0800983d 	.word	0x0800983d
 80097a4:	0800983d 	.word	0x0800983d
 80097a8:	0800981d 	.word	0x0800981d
 80097ac:	0800983d 	.word	0x0800983d
 80097b0:	0800983d 	.word	0x0800983d
 80097b4:	0800983d 	.word	0x0800983d
 80097b8:	0800983d 	.word	0x0800983d
 80097bc:	0800983d 	.word	0x0800983d
 80097c0:	0800983d 	.word	0x0800983d
 80097c4:	0800983d 	.word	0x0800983d
 80097c8:	08009825 	.word	0x08009825
 80097cc:	0800983d 	.word	0x0800983d
 80097d0:	0800983d 	.word	0x0800983d
 80097d4:	0800983d 	.word	0x0800983d
 80097d8:	0800983d 	.word	0x0800983d
 80097dc:	0800983d 	.word	0x0800983d
 80097e0:	0800983d 	.word	0x0800983d
 80097e4:	0800983d 	.word	0x0800983d
 80097e8:	0800982d 	.word	0x0800982d
 80097ec:	0800983d 	.word	0x0800983d
 80097f0:	0800983d 	.word	0x0800983d
 80097f4:	0800983d 	.word	0x0800983d
 80097f8:	0800983d 	.word	0x0800983d
 80097fc:	0800983d 	.word	0x0800983d
 8009800:	0800983d 	.word	0x0800983d
 8009804:	0800983d 	.word	0x0800983d
 8009808:	08009835 	.word	0x08009835
 800980c:	2301      	movs	r3, #1
 800980e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009812:	e050      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009814:	2304      	movs	r3, #4
 8009816:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800981a:	e04c      	b.n	80098b6 <UART_SetConfig+0x7ae>
 800981c:	2308      	movs	r3, #8
 800981e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009822:	e048      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009824:	2310      	movs	r3, #16
 8009826:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800982a:	e044      	b.n	80098b6 <UART_SetConfig+0x7ae>
 800982c:	2320      	movs	r3, #32
 800982e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009832:	e040      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009834:	2340      	movs	r3, #64	@ 0x40
 8009836:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800983a:	e03c      	b.n	80098b6 <UART_SetConfig+0x7ae>
 800983c:	2380      	movs	r3, #128	@ 0x80
 800983e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009842:	e038      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009844:	697b      	ldr	r3, [r7, #20]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	4a71      	ldr	r2, [pc, #452]	@ (8009a10 <UART_SetConfig+0x908>)
 800984a:	4293      	cmp	r3, r2
 800984c:	d130      	bne.n	80098b0 <UART_SetConfig+0x7a8>
 800984e:	4b6f      	ldr	r3, [pc, #444]	@ (8009a0c <UART_SetConfig+0x904>)
 8009850:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009852:	f003 0307 	and.w	r3, r3, #7
 8009856:	2b05      	cmp	r3, #5
 8009858:	d826      	bhi.n	80098a8 <UART_SetConfig+0x7a0>
 800985a:	a201      	add	r2, pc, #4	@ (adr r2, 8009860 <UART_SetConfig+0x758>)
 800985c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009860:	08009879 	.word	0x08009879
 8009864:	08009881 	.word	0x08009881
 8009868:	08009889 	.word	0x08009889
 800986c:	08009891 	.word	0x08009891
 8009870:	08009899 	.word	0x08009899
 8009874:	080098a1 	.word	0x080098a1
 8009878:	2302      	movs	r3, #2
 800987a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800987e:	e01a      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009880:	2304      	movs	r3, #4
 8009882:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009886:	e016      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009888:	2308      	movs	r3, #8
 800988a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800988e:	e012      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009890:	2310      	movs	r3, #16
 8009892:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009896:	e00e      	b.n	80098b6 <UART_SetConfig+0x7ae>
 8009898:	2320      	movs	r3, #32
 800989a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800989e:	e00a      	b.n	80098b6 <UART_SetConfig+0x7ae>
 80098a0:	2340      	movs	r3, #64	@ 0x40
 80098a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80098a6:	e006      	b.n	80098b6 <UART_SetConfig+0x7ae>
 80098a8:	2380      	movs	r3, #128	@ 0x80
 80098aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80098ae:	e002      	b.n	80098b6 <UART_SetConfig+0x7ae>
 80098b0:	2380      	movs	r3, #128	@ 0x80
 80098b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80098b6:	697b      	ldr	r3, [r7, #20]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	4a55      	ldr	r2, [pc, #340]	@ (8009a10 <UART_SetConfig+0x908>)
 80098bc:	4293      	cmp	r3, r2
 80098be:	f040 80f8 	bne.w	8009ab2 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80098c2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80098c6:	2b20      	cmp	r3, #32
 80098c8:	dc46      	bgt.n	8009958 <UART_SetConfig+0x850>
 80098ca:	2b02      	cmp	r3, #2
 80098cc:	db75      	blt.n	80099ba <UART_SetConfig+0x8b2>
 80098ce:	3b02      	subs	r3, #2
 80098d0:	2b1e      	cmp	r3, #30
 80098d2:	d872      	bhi.n	80099ba <UART_SetConfig+0x8b2>
 80098d4:	a201      	add	r2, pc, #4	@ (adr r2, 80098dc <UART_SetConfig+0x7d4>)
 80098d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098da:	bf00      	nop
 80098dc:	0800995f 	.word	0x0800995f
 80098e0:	080099bb 	.word	0x080099bb
 80098e4:	08009967 	.word	0x08009967
 80098e8:	080099bb 	.word	0x080099bb
 80098ec:	080099bb 	.word	0x080099bb
 80098f0:	080099bb 	.word	0x080099bb
 80098f4:	08009977 	.word	0x08009977
 80098f8:	080099bb 	.word	0x080099bb
 80098fc:	080099bb 	.word	0x080099bb
 8009900:	080099bb 	.word	0x080099bb
 8009904:	080099bb 	.word	0x080099bb
 8009908:	080099bb 	.word	0x080099bb
 800990c:	080099bb 	.word	0x080099bb
 8009910:	080099bb 	.word	0x080099bb
 8009914:	08009987 	.word	0x08009987
 8009918:	080099bb 	.word	0x080099bb
 800991c:	080099bb 	.word	0x080099bb
 8009920:	080099bb 	.word	0x080099bb
 8009924:	080099bb 	.word	0x080099bb
 8009928:	080099bb 	.word	0x080099bb
 800992c:	080099bb 	.word	0x080099bb
 8009930:	080099bb 	.word	0x080099bb
 8009934:	080099bb 	.word	0x080099bb
 8009938:	080099bb 	.word	0x080099bb
 800993c:	080099bb 	.word	0x080099bb
 8009940:	080099bb 	.word	0x080099bb
 8009944:	080099bb 	.word	0x080099bb
 8009948:	080099bb 	.word	0x080099bb
 800994c:	080099bb 	.word	0x080099bb
 8009950:	080099bb 	.word	0x080099bb
 8009954:	080099ad 	.word	0x080099ad
 8009958:	2b40      	cmp	r3, #64	@ 0x40
 800995a:	d02a      	beq.n	80099b2 <UART_SetConfig+0x8aa>
 800995c:	e02d      	b.n	80099ba <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800995e:	f7fd f8ab 	bl	8006ab8 <HAL_RCCEx_GetD3PCLK1Freq>
 8009962:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009964:	e02f      	b.n	80099c6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009966:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800996a:	4618      	mov	r0, r3
 800996c:	f7fd f8ba 	bl	8006ae4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009972:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009974:	e027      	b.n	80099c6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009976:	f107 0318 	add.w	r3, r7, #24
 800997a:	4618      	mov	r0, r3
 800997c:	f7fd fa06 	bl	8006d8c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009980:	69fb      	ldr	r3, [r7, #28]
 8009982:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009984:	e01f      	b.n	80099c6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009986:	4b21      	ldr	r3, [pc, #132]	@ (8009a0c <UART_SetConfig+0x904>)
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	f003 0320 	and.w	r3, r3, #32
 800998e:	2b00      	cmp	r3, #0
 8009990:	d009      	beq.n	80099a6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009992:	4b1e      	ldr	r3, [pc, #120]	@ (8009a0c <UART_SetConfig+0x904>)
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	08db      	lsrs	r3, r3, #3
 8009998:	f003 0303 	and.w	r3, r3, #3
 800999c:	4a1d      	ldr	r2, [pc, #116]	@ (8009a14 <UART_SetConfig+0x90c>)
 800999e:	fa22 f303 	lsr.w	r3, r2, r3
 80099a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80099a4:	e00f      	b.n	80099c6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80099a6:	4b1b      	ldr	r3, [pc, #108]	@ (8009a14 <UART_SetConfig+0x90c>)
 80099a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80099aa:	e00c      	b.n	80099c6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80099ac:	4b1a      	ldr	r3, [pc, #104]	@ (8009a18 <UART_SetConfig+0x910>)
 80099ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80099b0:	e009      	b.n	80099c6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80099b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80099b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80099b8:	e005      	b.n	80099c6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80099ba:	2300      	movs	r3, #0
 80099bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80099be:	2301      	movs	r3, #1
 80099c0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80099c4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80099c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	f000 81ee 	beq.w	8009daa <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80099ce:	697b      	ldr	r3, [r7, #20]
 80099d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099d2:	4a12      	ldr	r2, [pc, #72]	@ (8009a1c <UART_SetConfig+0x914>)
 80099d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80099d8:	461a      	mov	r2, r3
 80099da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80099e0:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80099e2:	697b      	ldr	r3, [r7, #20]
 80099e4:	685a      	ldr	r2, [r3, #4]
 80099e6:	4613      	mov	r3, r2
 80099e8:	005b      	lsls	r3, r3, #1
 80099ea:	4413      	add	r3, r2
 80099ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80099ee:	429a      	cmp	r2, r3
 80099f0:	d305      	bcc.n	80099fe <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80099f2:	697b      	ldr	r3, [r7, #20]
 80099f4:	685b      	ldr	r3, [r3, #4]
 80099f6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80099f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80099fa:	429a      	cmp	r2, r3
 80099fc:	d910      	bls.n	8009a20 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 80099fe:	2301      	movs	r3, #1
 8009a00:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009a04:	e1d1      	b.n	8009daa <UART_SetConfig+0xca2>
 8009a06:	bf00      	nop
 8009a08:	40011c00 	.word	0x40011c00
 8009a0c:	58024400 	.word	0x58024400
 8009a10:	58000c00 	.word	0x58000c00
 8009a14:	03d09000 	.word	0x03d09000
 8009a18:	003d0900 	.word	0x003d0900
 8009a1c:	0800b44c 	.word	0x0800b44c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009a20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a22:	2200      	movs	r2, #0
 8009a24:	60bb      	str	r3, [r7, #8]
 8009a26:	60fa      	str	r2, [r7, #12]
 8009a28:	697b      	ldr	r3, [r7, #20]
 8009a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a2c:	4ac0      	ldr	r2, [pc, #768]	@ (8009d30 <UART_SetConfig+0xc28>)
 8009a2e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009a32:	b29b      	uxth	r3, r3
 8009a34:	2200      	movs	r2, #0
 8009a36:	603b      	str	r3, [r7, #0]
 8009a38:	607a      	str	r2, [r7, #4]
 8009a3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009a3e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009a42:	f7f6 fcb5 	bl	80003b0 <__aeabi_uldivmod>
 8009a46:	4602      	mov	r2, r0
 8009a48:	460b      	mov	r3, r1
 8009a4a:	4610      	mov	r0, r2
 8009a4c:	4619      	mov	r1, r3
 8009a4e:	f04f 0200 	mov.w	r2, #0
 8009a52:	f04f 0300 	mov.w	r3, #0
 8009a56:	020b      	lsls	r3, r1, #8
 8009a58:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009a5c:	0202      	lsls	r2, r0, #8
 8009a5e:	6979      	ldr	r1, [r7, #20]
 8009a60:	6849      	ldr	r1, [r1, #4]
 8009a62:	0849      	lsrs	r1, r1, #1
 8009a64:	2000      	movs	r0, #0
 8009a66:	460c      	mov	r4, r1
 8009a68:	4605      	mov	r5, r0
 8009a6a:	eb12 0804 	adds.w	r8, r2, r4
 8009a6e:	eb43 0905 	adc.w	r9, r3, r5
 8009a72:	697b      	ldr	r3, [r7, #20]
 8009a74:	685b      	ldr	r3, [r3, #4]
 8009a76:	2200      	movs	r2, #0
 8009a78:	469a      	mov	sl, r3
 8009a7a:	4693      	mov	fp, r2
 8009a7c:	4652      	mov	r2, sl
 8009a7e:	465b      	mov	r3, fp
 8009a80:	4640      	mov	r0, r8
 8009a82:	4649      	mov	r1, r9
 8009a84:	f7f6 fc94 	bl	80003b0 <__aeabi_uldivmod>
 8009a88:	4602      	mov	r2, r0
 8009a8a:	460b      	mov	r3, r1
 8009a8c:	4613      	mov	r3, r2
 8009a8e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009a90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a92:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009a96:	d308      	bcc.n	8009aaa <UART_SetConfig+0x9a2>
 8009a98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009a9e:	d204      	bcs.n	8009aaa <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8009aa0:	697b      	ldr	r3, [r7, #20]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009aa6:	60da      	str	r2, [r3, #12]
 8009aa8:	e17f      	b.n	8009daa <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8009aaa:	2301      	movs	r3, #1
 8009aac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009ab0:	e17b      	b.n	8009daa <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009ab2:	697b      	ldr	r3, [r7, #20]
 8009ab4:	69db      	ldr	r3, [r3, #28]
 8009ab6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009aba:	f040 80bd 	bne.w	8009c38 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8009abe:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009ac2:	2b20      	cmp	r3, #32
 8009ac4:	dc48      	bgt.n	8009b58 <UART_SetConfig+0xa50>
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	db7b      	blt.n	8009bc2 <UART_SetConfig+0xaba>
 8009aca:	2b20      	cmp	r3, #32
 8009acc:	d879      	bhi.n	8009bc2 <UART_SetConfig+0xaba>
 8009ace:	a201      	add	r2, pc, #4	@ (adr r2, 8009ad4 <UART_SetConfig+0x9cc>)
 8009ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ad4:	08009b5f 	.word	0x08009b5f
 8009ad8:	08009b67 	.word	0x08009b67
 8009adc:	08009bc3 	.word	0x08009bc3
 8009ae0:	08009bc3 	.word	0x08009bc3
 8009ae4:	08009b6f 	.word	0x08009b6f
 8009ae8:	08009bc3 	.word	0x08009bc3
 8009aec:	08009bc3 	.word	0x08009bc3
 8009af0:	08009bc3 	.word	0x08009bc3
 8009af4:	08009b7f 	.word	0x08009b7f
 8009af8:	08009bc3 	.word	0x08009bc3
 8009afc:	08009bc3 	.word	0x08009bc3
 8009b00:	08009bc3 	.word	0x08009bc3
 8009b04:	08009bc3 	.word	0x08009bc3
 8009b08:	08009bc3 	.word	0x08009bc3
 8009b0c:	08009bc3 	.word	0x08009bc3
 8009b10:	08009bc3 	.word	0x08009bc3
 8009b14:	08009b8f 	.word	0x08009b8f
 8009b18:	08009bc3 	.word	0x08009bc3
 8009b1c:	08009bc3 	.word	0x08009bc3
 8009b20:	08009bc3 	.word	0x08009bc3
 8009b24:	08009bc3 	.word	0x08009bc3
 8009b28:	08009bc3 	.word	0x08009bc3
 8009b2c:	08009bc3 	.word	0x08009bc3
 8009b30:	08009bc3 	.word	0x08009bc3
 8009b34:	08009bc3 	.word	0x08009bc3
 8009b38:	08009bc3 	.word	0x08009bc3
 8009b3c:	08009bc3 	.word	0x08009bc3
 8009b40:	08009bc3 	.word	0x08009bc3
 8009b44:	08009bc3 	.word	0x08009bc3
 8009b48:	08009bc3 	.word	0x08009bc3
 8009b4c:	08009bc3 	.word	0x08009bc3
 8009b50:	08009bc3 	.word	0x08009bc3
 8009b54:	08009bb5 	.word	0x08009bb5
 8009b58:	2b40      	cmp	r3, #64	@ 0x40
 8009b5a:	d02e      	beq.n	8009bba <UART_SetConfig+0xab2>
 8009b5c:	e031      	b.n	8009bc2 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009b5e:	f7fb fddf 	bl	8005720 <HAL_RCC_GetPCLK1Freq>
 8009b62:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009b64:	e033      	b.n	8009bce <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009b66:	f7fb fdf1 	bl	800574c <HAL_RCC_GetPCLK2Freq>
 8009b6a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009b6c:	e02f      	b.n	8009bce <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009b6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009b72:	4618      	mov	r0, r3
 8009b74:	f7fc ffb6 	bl	8006ae4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009b78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009b7c:	e027      	b.n	8009bce <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009b7e:	f107 0318 	add.w	r3, r7, #24
 8009b82:	4618      	mov	r0, r3
 8009b84:	f7fd f902 	bl	8006d8c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009b88:	69fb      	ldr	r3, [r7, #28]
 8009b8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009b8c:	e01f      	b.n	8009bce <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009b8e:	4b69      	ldr	r3, [pc, #420]	@ (8009d34 <UART_SetConfig+0xc2c>)
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	f003 0320 	and.w	r3, r3, #32
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d009      	beq.n	8009bae <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009b9a:	4b66      	ldr	r3, [pc, #408]	@ (8009d34 <UART_SetConfig+0xc2c>)
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	08db      	lsrs	r3, r3, #3
 8009ba0:	f003 0303 	and.w	r3, r3, #3
 8009ba4:	4a64      	ldr	r2, [pc, #400]	@ (8009d38 <UART_SetConfig+0xc30>)
 8009ba6:	fa22 f303 	lsr.w	r3, r2, r3
 8009baa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009bac:	e00f      	b.n	8009bce <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8009bae:	4b62      	ldr	r3, [pc, #392]	@ (8009d38 <UART_SetConfig+0xc30>)
 8009bb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009bb2:	e00c      	b.n	8009bce <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009bb4:	4b61      	ldr	r3, [pc, #388]	@ (8009d3c <UART_SetConfig+0xc34>)
 8009bb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009bb8:	e009      	b.n	8009bce <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009bba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009bbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009bc0:	e005      	b.n	8009bce <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8009bc2:	2300      	movs	r3, #0
 8009bc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009bc6:	2301      	movs	r3, #1
 8009bc8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009bcc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009bce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	f000 80ea 	beq.w	8009daa <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009bd6:	697b      	ldr	r3, [r7, #20]
 8009bd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bda:	4a55      	ldr	r2, [pc, #340]	@ (8009d30 <UART_SetConfig+0xc28>)
 8009bdc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009be0:	461a      	mov	r2, r3
 8009be2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009be4:	fbb3 f3f2 	udiv	r3, r3, r2
 8009be8:	005a      	lsls	r2, r3, #1
 8009bea:	697b      	ldr	r3, [r7, #20]
 8009bec:	685b      	ldr	r3, [r3, #4]
 8009bee:	085b      	lsrs	r3, r3, #1
 8009bf0:	441a      	add	r2, r3
 8009bf2:	697b      	ldr	r3, [r7, #20]
 8009bf4:	685b      	ldr	r3, [r3, #4]
 8009bf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bfa:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009bfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bfe:	2b0f      	cmp	r3, #15
 8009c00:	d916      	bls.n	8009c30 <UART_SetConfig+0xb28>
 8009c02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009c08:	d212      	bcs.n	8009c30 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009c0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c0c:	b29b      	uxth	r3, r3
 8009c0e:	f023 030f 	bic.w	r3, r3, #15
 8009c12:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009c14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c16:	085b      	lsrs	r3, r3, #1
 8009c18:	b29b      	uxth	r3, r3
 8009c1a:	f003 0307 	and.w	r3, r3, #7
 8009c1e:	b29a      	uxth	r2, r3
 8009c20:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009c22:	4313      	orrs	r3, r2
 8009c24:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8009c26:	697b      	ldr	r3, [r7, #20]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8009c2c:	60da      	str	r2, [r3, #12]
 8009c2e:	e0bc      	b.n	8009daa <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8009c30:	2301      	movs	r3, #1
 8009c32:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009c36:	e0b8      	b.n	8009daa <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009c38:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009c3c:	2b20      	cmp	r3, #32
 8009c3e:	dc4b      	bgt.n	8009cd8 <UART_SetConfig+0xbd0>
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	f2c0 8087 	blt.w	8009d54 <UART_SetConfig+0xc4c>
 8009c46:	2b20      	cmp	r3, #32
 8009c48:	f200 8084 	bhi.w	8009d54 <UART_SetConfig+0xc4c>
 8009c4c:	a201      	add	r2, pc, #4	@ (adr r2, 8009c54 <UART_SetConfig+0xb4c>)
 8009c4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c52:	bf00      	nop
 8009c54:	08009cdf 	.word	0x08009cdf
 8009c58:	08009ce7 	.word	0x08009ce7
 8009c5c:	08009d55 	.word	0x08009d55
 8009c60:	08009d55 	.word	0x08009d55
 8009c64:	08009cef 	.word	0x08009cef
 8009c68:	08009d55 	.word	0x08009d55
 8009c6c:	08009d55 	.word	0x08009d55
 8009c70:	08009d55 	.word	0x08009d55
 8009c74:	08009cff 	.word	0x08009cff
 8009c78:	08009d55 	.word	0x08009d55
 8009c7c:	08009d55 	.word	0x08009d55
 8009c80:	08009d55 	.word	0x08009d55
 8009c84:	08009d55 	.word	0x08009d55
 8009c88:	08009d55 	.word	0x08009d55
 8009c8c:	08009d55 	.word	0x08009d55
 8009c90:	08009d55 	.word	0x08009d55
 8009c94:	08009d0f 	.word	0x08009d0f
 8009c98:	08009d55 	.word	0x08009d55
 8009c9c:	08009d55 	.word	0x08009d55
 8009ca0:	08009d55 	.word	0x08009d55
 8009ca4:	08009d55 	.word	0x08009d55
 8009ca8:	08009d55 	.word	0x08009d55
 8009cac:	08009d55 	.word	0x08009d55
 8009cb0:	08009d55 	.word	0x08009d55
 8009cb4:	08009d55 	.word	0x08009d55
 8009cb8:	08009d55 	.word	0x08009d55
 8009cbc:	08009d55 	.word	0x08009d55
 8009cc0:	08009d55 	.word	0x08009d55
 8009cc4:	08009d55 	.word	0x08009d55
 8009cc8:	08009d55 	.word	0x08009d55
 8009ccc:	08009d55 	.word	0x08009d55
 8009cd0:	08009d55 	.word	0x08009d55
 8009cd4:	08009d47 	.word	0x08009d47
 8009cd8:	2b40      	cmp	r3, #64	@ 0x40
 8009cda:	d037      	beq.n	8009d4c <UART_SetConfig+0xc44>
 8009cdc:	e03a      	b.n	8009d54 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009cde:	f7fb fd1f 	bl	8005720 <HAL_RCC_GetPCLK1Freq>
 8009ce2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009ce4:	e03c      	b.n	8009d60 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009ce6:	f7fb fd31 	bl	800574c <HAL_RCC_GetPCLK2Freq>
 8009cea:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009cec:	e038      	b.n	8009d60 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009cee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	f7fc fef6 	bl	8006ae4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009cfc:	e030      	b.n	8009d60 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009cfe:	f107 0318 	add.w	r3, r7, #24
 8009d02:	4618      	mov	r0, r3
 8009d04:	f7fd f842 	bl	8006d8c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009d08:	69fb      	ldr	r3, [r7, #28]
 8009d0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d0c:	e028      	b.n	8009d60 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009d0e:	4b09      	ldr	r3, [pc, #36]	@ (8009d34 <UART_SetConfig+0xc2c>)
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	f003 0320 	and.w	r3, r3, #32
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d012      	beq.n	8009d40 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009d1a:	4b06      	ldr	r3, [pc, #24]	@ (8009d34 <UART_SetConfig+0xc2c>)
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	08db      	lsrs	r3, r3, #3
 8009d20:	f003 0303 	and.w	r3, r3, #3
 8009d24:	4a04      	ldr	r2, [pc, #16]	@ (8009d38 <UART_SetConfig+0xc30>)
 8009d26:	fa22 f303 	lsr.w	r3, r2, r3
 8009d2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009d2c:	e018      	b.n	8009d60 <UART_SetConfig+0xc58>
 8009d2e:	bf00      	nop
 8009d30:	0800b44c 	.word	0x0800b44c
 8009d34:	58024400 	.word	0x58024400
 8009d38:	03d09000 	.word	0x03d09000
 8009d3c:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8009d40:	4b24      	ldr	r3, [pc, #144]	@ (8009dd4 <UART_SetConfig+0xccc>)
 8009d42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d44:	e00c      	b.n	8009d60 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009d46:	4b24      	ldr	r3, [pc, #144]	@ (8009dd8 <UART_SetConfig+0xcd0>)
 8009d48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d4a:	e009      	b.n	8009d60 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009d4c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009d50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d52:	e005      	b.n	8009d60 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8009d54:	2300      	movs	r3, #0
 8009d56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009d58:	2301      	movs	r3, #1
 8009d5a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009d5e:	bf00      	nop
    }

    if (pclk != 0U)
 8009d60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d021      	beq.n	8009daa <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009d66:	697b      	ldr	r3, [r7, #20]
 8009d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d6a:	4a1c      	ldr	r2, [pc, #112]	@ (8009ddc <UART_SetConfig+0xcd4>)
 8009d6c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009d70:	461a      	mov	r2, r3
 8009d72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d74:	fbb3 f2f2 	udiv	r2, r3, r2
 8009d78:	697b      	ldr	r3, [r7, #20]
 8009d7a:	685b      	ldr	r3, [r3, #4]
 8009d7c:	085b      	lsrs	r3, r3, #1
 8009d7e:	441a      	add	r2, r3
 8009d80:	697b      	ldr	r3, [r7, #20]
 8009d82:	685b      	ldr	r3, [r3, #4]
 8009d84:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d88:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009d8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d8c:	2b0f      	cmp	r3, #15
 8009d8e:	d909      	bls.n	8009da4 <UART_SetConfig+0xc9c>
 8009d90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d92:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009d96:	d205      	bcs.n	8009da4 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009d98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d9a:	b29a      	uxth	r2, r3
 8009d9c:	697b      	ldr	r3, [r7, #20]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	60da      	str	r2, [r3, #12]
 8009da2:	e002      	b.n	8009daa <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8009da4:	2301      	movs	r3, #1
 8009da6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009daa:	697b      	ldr	r3, [r7, #20]
 8009dac:	2201      	movs	r2, #1
 8009dae:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009db2:	697b      	ldr	r3, [r7, #20]
 8009db4:	2201      	movs	r2, #1
 8009db6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009dba:	697b      	ldr	r3, [r7, #20]
 8009dbc:	2200      	movs	r2, #0
 8009dbe:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009dc0:	697b      	ldr	r3, [r7, #20]
 8009dc2:	2200      	movs	r2, #0
 8009dc4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009dc6:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8009dca:	4618      	mov	r0, r3
 8009dcc:	3748      	adds	r7, #72	@ 0x48
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009dd4:	03d09000 	.word	0x03d09000
 8009dd8:	003d0900 	.word	0x003d0900
 8009ddc:	0800b44c 	.word	0x0800b44c

08009de0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009de0:	b480      	push	{r7}
 8009de2:	b083      	sub	sp, #12
 8009de4:	af00      	add	r7, sp, #0
 8009de6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dec:	f003 0308 	and.w	r3, r3, #8
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d00a      	beq.n	8009e0a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	685b      	ldr	r3, [r3, #4]
 8009dfa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	430a      	orrs	r2, r1
 8009e08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e0e:	f003 0301 	and.w	r3, r3, #1
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d00a      	beq.n	8009e2c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	685b      	ldr	r3, [r3, #4]
 8009e1c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	430a      	orrs	r2, r1
 8009e2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e30:	f003 0302 	and.w	r3, r3, #2
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d00a      	beq.n	8009e4e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	685b      	ldr	r3, [r3, #4]
 8009e3e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	430a      	orrs	r2, r1
 8009e4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e52:	f003 0304 	and.w	r3, r3, #4
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d00a      	beq.n	8009e70 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	685b      	ldr	r3, [r3, #4]
 8009e60:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	430a      	orrs	r2, r1
 8009e6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e74:	f003 0310 	and.w	r3, r3, #16
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d00a      	beq.n	8009e92 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	689b      	ldr	r3, [r3, #8]
 8009e82:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	430a      	orrs	r2, r1
 8009e90:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e96:	f003 0320 	and.w	r3, r3, #32
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d00a      	beq.n	8009eb4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	689b      	ldr	r3, [r3, #8]
 8009ea4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	430a      	orrs	r2, r1
 8009eb2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009eb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d01a      	beq.n	8009ef6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	685b      	ldr	r3, [r3, #4]
 8009ec6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	430a      	orrs	r2, r1
 8009ed4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009eda:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009ede:	d10a      	bne.n	8009ef6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	685b      	ldr	r3, [r3, #4]
 8009ee6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	430a      	orrs	r2, r1
 8009ef4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009efa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d00a      	beq.n	8009f18 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	685b      	ldr	r3, [r3, #4]
 8009f08:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	430a      	orrs	r2, r1
 8009f16:	605a      	str	r2, [r3, #4]
  }
}
 8009f18:	bf00      	nop
 8009f1a:	370c      	adds	r7, #12
 8009f1c:	46bd      	mov	sp, r7
 8009f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f22:	4770      	bx	lr

08009f24 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009f24:	b580      	push	{r7, lr}
 8009f26:	b098      	sub	sp, #96	@ 0x60
 8009f28:	af02      	add	r7, sp, #8
 8009f2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	2200      	movs	r2, #0
 8009f30:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009f34:	f7f7 fb0c 	bl	8001550 <HAL_GetTick>
 8009f38:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	f003 0308 	and.w	r3, r3, #8
 8009f44:	2b08      	cmp	r3, #8
 8009f46:	d12f      	bne.n	8009fa8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009f48:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009f4c:	9300      	str	r3, [sp, #0]
 8009f4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009f50:	2200      	movs	r2, #0
 8009f52:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009f56:	6878      	ldr	r0, [r7, #4]
 8009f58:	f000 f88e 	bl	800a078 <UART_WaitOnFlagUntilTimeout>
 8009f5c:	4603      	mov	r3, r0
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d022      	beq.n	8009fa8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f6a:	e853 3f00 	ldrex	r3, [r3]
 8009f6e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009f70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f72:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009f76:	653b      	str	r3, [r7, #80]	@ 0x50
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	461a      	mov	r2, r3
 8009f7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009f80:	647b      	str	r3, [r7, #68]	@ 0x44
 8009f82:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f84:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009f86:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009f88:	e841 2300 	strex	r3, r2, [r1]
 8009f8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009f8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d1e6      	bne.n	8009f62 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	2220      	movs	r2, #32
 8009f98:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	2200      	movs	r2, #0
 8009fa0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009fa4:	2303      	movs	r3, #3
 8009fa6:	e063      	b.n	800a070 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	f003 0304 	and.w	r3, r3, #4
 8009fb2:	2b04      	cmp	r3, #4
 8009fb4:	d149      	bne.n	800a04a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009fb6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009fba:	9300      	str	r3, [sp, #0]
 8009fbc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009fbe:	2200      	movs	r2, #0
 8009fc0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009fc4:	6878      	ldr	r0, [r7, #4]
 8009fc6:	f000 f857 	bl	800a078 <UART_WaitOnFlagUntilTimeout>
 8009fca:	4603      	mov	r3, r0
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d03c      	beq.n	800a04a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fd8:	e853 3f00 	ldrex	r3, [r3]
 8009fdc:	623b      	str	r3, [r7, #32]
   return(result);
 8009fde:	6a3b      	ldr	r3, [r7, #32]
 8009fe0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009fe4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	461a      	mov	r2, r3
 8009fec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009fee:	633b      	str	r3, [r7, #48]	@ 0x30
 8009ff0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ff2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009ff4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ff6:	e841 2300 	strex	r3, r2, [r1]
 8009ffa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009ffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d1e6      	bne.n	8009fd0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	3308      	adds	r3, #8
 800a008:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a00a:	693b      	ldr	r3, [r7, #16]
 800a00c:	e853 3f00 	ldrex	r3, [r3]
 800a010:	60fb      	str	r3, [r7, #12]
   return(result);
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	f023 0301 	bic.w	r3, r3, #1
 800a018:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	3308      	adds	r3, #8
 800a020:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a022:	61fa      	str	r2, [r7, #28]
 800a024:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a026:	69b9      	ldr	r1, [r7, #24]
 800a028:	69fa      	ldr	r2, [r7, #28]
 800a02a:	e841 2300 	strex	r3, r2, [r1]
 800a02e:	617b      	str	r3, [r7, #20]
   return(result);
 800a030:	697b      	ldr	r3, [r7, #20]
 800a032:	2b00      	cmp	r3, #0
 800a034:	d1e5      	bne.n	800a002 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	2220      	movs	r2, #32
 800a03a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	2200      	movs	r2, #0
 800a042:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a046:	2303      	movs	r3, #3
 800a048:	e012      	b.n	800a070 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	2220      	movs	r2, #32
 800a04e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	2220      	movs	r2, #32
 800a056:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	2200      	movs	r2, #0
 800a05e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	2200      	movs	r2, #0
 800a064:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	2200      	movs	r2, #0
 800a06a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a06e:	2300      	movs	r3, #0
}
 800a070:	4618      	mov	r0, r3
 800a072:	3758      	adds	r7, #88	@ 0x58
 800a074:	46bd      	mov	sp, r7
 800a076:	bd80      	pop	{r7, pc}

0800a078 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a078:	b580      	push	{r7, lr}
 800a07a:	b084      	sub	sp, #16
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	60f8      	str	r0, [r7, #12]
 800a080:	60b9      	str	r1, [r7, #8]
 800a082:	603b      	str	r3, [r7, #0]
 800a084:	4613      	mov	r3, r2
 800a086:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a088:	e04f      	b.n	800a12a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a08a:	69bb      	ldr	r3, [r7, #24]
 800a08c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a090:	d04b      	beq.n	800a12a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a092:	f7f7 fa5d 	bl	8001550 <HAL_GetTick>
 800a096:	4602      	mov	r2, r0
 800a098:	683b      	ldr	r3, [r7, #0]
 800a09a:	1ad3      	subs	r3, r2, r3
 800a09c:	69ba      	ldr	r2, [r7, #24]
 800a09e:	429a      	cmp	r2, r3
 800a0a0:	d302      	bcc.n	800a0a8 <UART_WaitOnFlagUntilTimeout+0x30>
 800a0a2:	69bb      	ldr	r3, [r7, #24]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d101      	bne.n	800a0ac <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a0a8:	2303      	movs	r3, #3
 800a0aa:	e04e      	b.n	800a14a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	f003 0304 	and.w	r3, r3, #4
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d037      	beq.n	800a12a <UART_WaitOnFlagUntilTimeout+0xb2>
 800a0ba:	68bb      	ldr	r3, [r7, #8]
 800a0bc:	2b80      	cmp	r3, #128	@ 0x80
 800a0be:	d034      	beq.n	800a12a <UART_WaitOnFlagUntilTimeout+0xb2>
 800a0c0:	68bb      	ldr	r3, [r7, #8]
 800a0c2:	2b40      	cmp	r3, #64	@ 0x40
 800a0c4:	d031      	beq.n	800a12a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	69db      	ldr	r3, [r3, #28]
 800a0cc:	f003 0308 	and.w	r3, r3, #8
 800a0d0:	2b08      	cmp	r3, #8
 800a0d2:	d110      	bne.n	800a0f6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	2208      	movs	r2, #8
 800a0da:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a0dc:	68f8      	ldr	r0, [r7, #12]
 800a0de:	f000 f839 	bl	800a154 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	2208      	movs	r2, #8
 800a0e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	2200      	movs	r2, #0
 800a0ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a0f2:	2301      	movs	r3, #1
 800a0f4:	e029      	b.n	800a14a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	69db      	ldr	r3, [r3, #28]
 800a0fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a100:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a104:	d111      	bne.n	800a12a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a10e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a110:	68f8      	ldr	r0, [r7, #12]
 800a112:	f000 f81f 	bl	800a154 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	2220      	movs	r2, #32
 800a11a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	2200      	movs	r2, #0
 800a122:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a126:	2303      	movs	r3, #3
 800a128:	e00f      	b.n	800a14a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	69da      	ldr	r2, [r3, #28]
 800a130:	68bb      	ldr	r3, [r7, #8]
 800a132:	4013      	ands	r3, r2
 800a134:	68ba      	ldr	r2, [r7, #8]
 800a136:	429a      	cmp	r2, r3
 800a138:	bf0c      	ite	eq
 800a13a:	2301      	moveq	r3, #1
 800a13c:	2300      	movne	r3, #0
 800a13e:	b2db      	uxtb	r3, r3
 800a140:	461a      	mov	r2, r3
 800a142:	79fb      	ldrb	r3, [r7, #7]
 800a144:	429a      	cmp	r2, r3
 800a146:	d0a0      	beq.n	800a08a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a148:	2300      	movs	r3, #0
}
 800a14a:	4618      	mov	r0, r3
 800a14c:	3710      	adds	r7, #16
 800a14e:	46bd      	mov	sp, r7
 800a150:	bd80      	pop	{r7, pc}
	...

0800a154 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a154:	b480      	push	{r7}
 800a156:	b095      	sub	sp, #84	@ 0x54
 800a158:	af00      	add	r7, sp, #0
 800a15a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a162:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a164:	e853 3f00 	ldrex	r3, [r3]
 800a168:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a16a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a16c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a170:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	461a      	mov	r2, r3
 800a178:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a17a:	643b      	str	r3, [r7, #64]	@ 0x40
 800a17c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a17e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a180:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a182:	e841 2300 	strex	r3, r2, [r1]
 800a186:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a188:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d1e6      	bne.n	800a15c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	3308      	adds	r3, #8
 800a194:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a196:	6a3b      	ldr	r3, [r7, #32]
 800a198:	e853 3f00 	ldrex	r3, [r3]
 800a19c:	61fb      	str	r3, [r7, #28]
   return(result);
 800a19e:	69fa      	ldr	r2, [r7, #28]
 800a1a0:	4b1e      	ldr	r3, [pc, #120]	@ (800a21c <UART_EndRxTransfer+0xc8>)
 800a1a2:	4013      	ands	r3, r2
 800a1a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	3308      	adds	r3, #8
 800a1ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a1ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a1b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1b2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a1b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a1b6:	e841 2300 	strex	r3, r2, [r1]
 800a1ba:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a1bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d1e5      	bne.n	800a18e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a1c6:	2b01      	cmp	r3, #1
 800a1c8:	d118      	bne.n	800a1fc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	e853 3f00 	ldrex	r3, [r3]
 800a1d6:	60bb      	str	r3, [r7, #8]
   return(result);
 800a1d8:	68bb      	ldr	r3, [r7, #8]
 800a1da:	f023 0310 	bic.w	r3, r3, #16
 800a1de:	647b      	str	r3, [r7, #68]	@ 0x44
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	461a      	mov	r2, r3
 800a1e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a1e8:	61bb      	str	r3, [r7, #24]
 800a1ea:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1ec:	6979      	ldr	r1, [r7, #20]
 800a1ee:	69ba      	ldr	r2, [r7, #24]
 800a1f0:	e841 2300 	strex	r3, r2, [r1]
 800a1f4:	613b      	str	r3, [r7, #16]
   return(result);
 800a1f6:	693b      	ldr	r3, [r7, #16]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d1e6      	bne.n	800a1ca <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2220      	movs	r2, #32
 800a200:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	2200      	movs	r2, #0
 800a208:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	2200      	movs	r2, #0
 800a20e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a210:	bf00      	nop
 800a212:	3754      	adds	r7, #84	@ 0x54
 800a214:	46bd      	mov	sp, r7
 800a216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a21a:	4770      	bx	lr
 800a21c:	effffffe 	.word	0xeffffffe

0800a220 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a220:	b580      	push	{r7, lr}
 800a222:	b084      	sub	sp, #16
 800a224:	af00      	add	r7, sp, #0
 800a226:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a22c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	2200      	movs	r2, #0
 800a232:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a236:	68f8      	ldr	r0, [r7, #12]
 800a238:	f7fe ff50 	bl	80090dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a23c:	bf00      	nop
 800a23e:	3710      	adds	r7, #16
 800a240:	46bd      	mov	sp, r7
 800a242:	bd80      	pop	{r7, pc}

0800a244 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a244:	b580      	push	{r7, lr}
 800a246:	b088      	sub	sp, #32
 800a248:	af00      	add	r7, sp, #0
 800a24a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	e853 3f00 	ldrex	r3, [r3]
 800a258:	60bb      	str	r3, [r7, #8]
   return(result);
 800a25a:	68bb      	ldr	r3, [r7, #8]
 800a25c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a260:	61fb      	str	r3, [r7, #28]
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	461a      	mov	r2, r3
 800a268:	69fb      	ldr	r3, [r7, #28]
 800a26a:	61bb      	str	r3, [r7, #24]
 800a26c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a26e:	6979      	ldr	r1, [r7, #20]
 800a270:	69ba      	ldr	r2, [r7, #24]
 800a272:	e841 2300 	strex	r3, r2, [r1]
 800a276:	613b      	str	r3, [r7, #16]
   return(result);
 800a278:	693b      	ldr	r3, [r7, #16]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d1e6      	bne.n	800a24c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	2220      	movs	r2, #32
 800a282:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	2200      	movs	r2, #0
 800a28a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a28c:	6878      	ldr	r0, [r7, #4]
 800a28e:	f7fe ff1b 	bl	80090c8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a292:	bf00      	nop
 800a294:	3720      	adds	r7, #32
 800a296:	46bd      	mov	sp, r7
 800a298:	bd80      	pop	{r7, pc}

0800a29a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a29a:	b480      	push	{r7}
 800a29c:	b083      	sub	sp, #12
 800a29e:	af00      	add	r7, sp, #0
 800a2a0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a2a2:	bf00      	nop
 800a2a4:	370c      	adds	r7, #12
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ac:	4770      	bx	lr

0800a2ae <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a2ae:	b480      	push	{r7}
 800a2b0:	b083      	sub	sp, #12
 800a2b2:	af00      	add	r7, sp, #0
 800a2b4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a2b6:	bf00      	nop
 800a2b8:	370c      	adds	r7, #12
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c0:	4770      	bx	lr

0800a2c2 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a2c2:	b480      	push	{r7}
 800a2c4:	b083      	sub	sp, #12
 800a2c6:	af00      	add	r7, sp, #0
 800a2c8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a2ca:	bf00      	nop
 800a2cc:	370c      	adds	r7, #12
 800a2ce:	46bd      	mov	sp, r7
 800a2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d4:	4770      	bx	lr

0800a2d6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a2d6:	b480      	push	{r7}
 800a2d8:	b085      	sub	sp, #20
 800a2da:	af00      	add	r7, sp, #0
 800a2dc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a2e4:	2b01      	cmp	r3, #1
 800a2e6:	d101      	bne.n	800a2ec <HAL_UARTEx_DisableFifoMode+0x16>
 800a2e8:	2302      	movs	r3, #2
 800a2ea:	e027      	b.n	800a33c <HAL_UARTEx_DisableFifoMode+0x66>
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	2201      	movs	r2, #1
 800a2f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	2224      	movs	r2, #36	@ 0x24
 800a2f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	681a      	ldr	r2, [r3, #0]
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	f022 0201 	bic.w	r2, r2, #1
 800a312:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a31a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	2200      	movs	r2, #0
 800a320:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	68fa      	ldr	r2, [r7, #12]
 800a328:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	2220      	movs	r2, #32
 800a32e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	2200      	movs	r2, #0
 800a336:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a33a:	2300      	movs	r3, #0
}
 800a33c:	4618      	mov	r0, r3
 800a33e:	3714      	adds	r7, #20
 800a340:	46bd      	mov	sp, r7
 800a342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a346:	4770      	bx	lr

0800a348 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a348:	b580      	push	{r7, lr}
 800a34a:	b084      	sub	sp, #16
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	6078      	str	r0, [r7, #4]
 800a350:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a358:	2b01      	cmp	r3, #1
 800a35a:	d101      	bne.n	800a360 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a35c:	2302      	movs	r3, #2
 800a35e:	e02d      	b.n	800a3bc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	2201      	movs	r2, #1
 800a364:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	2224      	movs	r2, #36	@ 0x24
 800a36c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	681a      	ldr	r2, [r3, #0]
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	f022 0201 	bic.w	r2, r2, #1
 800a386:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	689b      	ldr	r3, [r3, #8]
 800a38e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	683a      	ldr	r2, [r7, #0]
 800a398:	430a      	orrs	r2, r1
 800a39a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a39c:	6878      	ldr	r0, [r7, #4]
 800a39e:	f000 f84f 	bl	800a440 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	68fa      	ldr	r2, [r7, #12]
 800a3a8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	2220      	movs	r2, #32
 800a3ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	2200      	movs	r2, #0
 800a3b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a3ba:	2300      	movs	r3, #0
}
 800a3bc:	4618      	mov	r0, r3
 800a3be:	3710      	adds	r7, #16
 800a3c0:	46bd      	mov	sp, r7
 800a3c2:	bd80      	pop	{r7, pc}

0800a3c4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a3c4:	b580      	push	{r7, lr}
 800a3c6:	b084      	sub	sp, #16
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	6078      	str	r0, [r7, #4]
 800a3cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a3d4:	2b01      	cmp	r3, #1
 800a3d6:	d101      	bne.n	800a3dc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a3d8:	2302      	movs	r3, #2
 800a3da:	e02d      	b.n	800a438 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	2201      	movs	r2, #1
 800a3e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	2224      	movs	r2, #36	@ 0x24
 800a3e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	681a      	ldr	r2, [r3, #0]
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	f022 0201 	bic.w	r2, r2, #1
 800a402:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	689b      	ldr	r3, [r3, #8]
 800a40a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	683a      	ldr	r2, [r7, #0]
 800a414:	430a      	orrs	r2, r1
 800a416:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a418:	6878      	ldr	r0, [r7, #4]
 800a41a:	f000 f811 	bl	800a440 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	68fa      	ldr	r2, [r7, #12]
 800a424:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	2220      	movs	r2, #32
 800a42a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	2200      	movs	r2, #0
 800a432:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a436:	2300      	movs	r3, #0
}
 800a438:	4618      	mov	r0, r3
 800a43a:	3710      	adds	r7, #16
 800a43c:	46bd      	mov	sp, r7
 800a43e:	bd80      	pop	{r7, pc}

0800a440 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a440:	b480      	push	{r7}
 800a442:	b085      	sub	sp, #20
 800a444:	af00      	add	r7, sp, #0
 800a446:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d108      	bne.n	800a462 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	2201      	movs	r2, #1
 800a454:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	2201      	movs	r2, #1
 800a45c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a460:	e031      	b.n	800a4c6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a462:	2310      	movs	r3, #16
 800a464:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a466:	2310      	movs	r3, #16
 800a468:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	689b      	ldr	r3, [r3, #8]
 800a470:	0e5b      	lsrs	r3, r3, #25
 800a472:	b2db      	uxtb	r3, r3
 800a474:	f003 0307 	and.w	r3, r3, #7
 800a478:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	689b      	ldr	r3, [r3, #8]
 800a480:	0f5b      	lsrs	r3, r3, #29
 800a482:	b2db      	uxtb	r3, r3
 800a484:	f003 0307 	and.w	r3, r3, #7
 800a488:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a48a:	7bbb      	ldrb	r3, [r7, #14]
 800a48c:	7b3a      	ldrb	r2, [r7, #12]
 800a48e:	4911      	ldr	r1, [pc, #68]	@ (800a4d4 <UARTEx_SetNbDataToProcess+0x94>)
 800a490:	5c8a      	ldrb	r2, [r1, r2]
 800a492:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a496:	7b3a      	ldrb	r2, [r7, #12]
 800a498:	490f      	ldr	r1, [pc, #60]	@ (800a4d8 <UARTEx_SetNbDataToProcess+0x98>)
 800a49a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a49c:	fb93 f3f2 	sdiv	r3, r3, r2
 800a4a0:	b29a      	uxth	r2, r3
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a4a8:	7bfb      	ldrb	r3, [r7, #15]
 800a4aa:	7b7a      	ldrb	r2, [r7, #13]
 800a4ac:	4909      	ldr	r1, [pc, #36]	@ (800a4d4 <UARTEx_SetNbDataToProcess+0x94>)
 800a4ae:	5c8a      	ldrb	r2, [r1, r2]
 800a4b0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a4b4:	7b7a      	ldrb	r2, [r7, #13]
 800a4b6:	4908      	ldr	r1, [pc, #32]	@ (800a4d8 <UARTEx_SetNbDataToProcess+0x98>)
 800a4b8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a4ba:	fb93 f3f2 	sdiv	r3, r3, r2
 800a4be:	b29a      	uxth	r2, r3
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a4c6:	bf00      	nop
 800a4c8:	3714      	adds	r7, #20
 800a4ca:	46bd      	mov	sp, r7
 800a4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d0:	4770      	bx	lr
 800a4d2:	bf00      	nop
 800a4d4:	0800b464 	.word	0x0800b464
 800a4d8:	0800b46c 	.word	0x0800b46c

0800a4dc <std>:
 800a4dc:	2300      	movs	r3, #0
 800a4de:	b510      	push	{r4, lr}
 800a4e0:	4604      	mov	r4, r0
 800a4e2:	e9c0 3300 	strd	r3, r3, [r0]
 800a4e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a4ea:	6083      	str	r3, [r0, #8]
 800a4ec:	8181      	strh	r1, [r0, #12]
 800a4ee:	6643      	str	r3, [r0, #100]	@ 0x64
 800a4f0:	81c2      	strh	r2, [r0, #14]
 800a4f2:	6183      	str	r3, [r0, #24]
 800a4f4:	4619      	mov	r1, r3
 800a4f6:	2208      	movs	r2, #8
 800a4f8:	305c      	adds	r0, #92	@ 0x5c
 800a4fa:	f000 f9f9 	bl	800a8f0 <memset>
 800a4fe:	4b0d      	ldr	r3, [pc, #52]	@ (800a534 <std+0x58>)
 800a500:	6263      	str	r3, [r4, #36]	@ 0x24
 800a502:	4b0d      	ldr	r3, [pc, #52]	@ (800a538 <std+0x5c>)
 800a504:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a506:	4b0d      	ldr	r3, [pc, #52]	@ (800a53c <std+0x60>)
 800a508:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a50a:	4b0d      	ldr	r3, [pc, #52]	@ (800a540 <std+0x64>)
 800a50c:	6323      	str	r3, [r4, #48]	@ 0x30
 800a50e:	4b0d      	ldr	r3, [pc, #52]	@ (800a544 <std+0x68>)
 800a510:	6224      	str	r4, [r4, #32]
 800a512:	429c      	cmp	r4, r3
 800a514:	d006      	beq.n	800a524 <std+0x48>
 800a516:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a51a:	4294      	cmp	r4, r2
 800a51c:	d002      	beq.n	800a524 <std+0x48>
 800a51e:	33d0      	adds	r3, #208	@ 0xd0
 800a520:	429c      	cmp	r4, r3
 800a522:	d105      	bne.n	800a530 <std+0x54>
 800a524:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a528:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a52c:	f000 ba58 	b.w	800a9e0 <__retarget_lock_init_recursive>
 800a530:	bd10      	pop	{r4, pc}
 800a532:	bf00      	nop
 800a534:	0800a741 	.word	0x0800a741
 800a538:	0800a763 	.word	0x0800a763
 800a53c:	0800a79b 	.word	0x0800a79b
 800a540:	0800a7bf 	.word	0x0800a7bf
 800a544:	24000458 	.word	0x24000458

0800a548 <stdio_exit_handler>:
 800a548:	4a02      	ldr	r2, [pc, #8]	@ (800a554 <stdio_exit_handler+0xc>)
 800a54a:	4903      	ldr	r1, [pc, #12]	@ (800a558 <stdio_exit_handler+0x10>)
 800a54c:	4803      	ldr	r0, [pc, #12]	@ (800a55c <stdio_exit_handler+0x14>)
 800a54e:	f000 b869 	b.w	800a624 <_fwalk_sglue>
 800a552:	bf00      	nop
 800a554:	24000010 	.word	0x24000010
 800a558:	0800b27d 	.word	0x0800b27d
 800a55c:	24000020 	.word	0x24000020

0800a560 <cleanup_stdio>:
 800a560:	6841      	ldr	r1, [r0, #4]
 800a562:	4b0c      	ldr	r3, [pc, #48]	@ (800a594 <cleanup_stdio+0x34>)
 800a564:	4299      	cmp	r1, r3
 800a566:	b510      	push	{r4, lr}
 800a568:	4604      	mov	r4, r0
 800a56a:	d001      	beq.n	800a570 <cleanup_stdio+0x10>
 800a56c:	f000 fe86 	bl	800b27c <_fflush_r>
 800a570:	68a1      	ldr	r1, [r4, #8]
 800a572:	4b09      	ldr	r3, [pc, #36]	@ (800a598 <cleanup_stdio+0x38>)
 800a574:	4299      	cmp	r1, r3
 800a576:	d002      	beq.n	800a57e <cleanup_stdio+0x1e>
 800a578:	4620      	mov	r0, r4
 800a57a:	f000 fe7f 	bl	800b27c <_fflush_r>
 800a57e:	68e1      	ldr	r1, [r4, #12]
 800a580:	4b06      	ldr	r3, [pc, #24]	@ (800a59c <cleanup_stdio+0x3c>)
 800a582:	4299      	cmp	r1, r3
 800a584:	d004      	beq.n	800a590 <cleanup_stdio+0x30>
 800a586:	4620      	mov	r0, r4
 800a588:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a58c:	f000 be76 	b.w	800b27c <_fflush_r>
 800a590:	bd10      	pop	{r4, pc}
 800a592:	bf00      	nop
 800a594:	24000458 	.word	0x24000458
 800a598:	240004c0 	.word	0x240004c0
 800a59c:	24000528 	.word	0x24000528

0800a5a0 <global_stdio_init.part.0>:
 800a5a0:	b510      	push	{r4, lr}
 800a5a2:	4b0b      	ldr	r3, [pc, #44]	@ (800a5d0 <global_stdio_init.part.0+0x30>)
 800a5a4:	4c0b      	ldr	r4, [pc, #44]	@ (800a5d4 <global_stdio_init.part.0+0x34>)
 800a5a6:	4a0c      	ldr	r2, [pc, #48]	@ (800a5d8 <global_stdio_init.part.0+0x38>)
 800a5a8:	601a      	str	r2, [r3, #0]
 800a5aa:	4620      	mov	r0, r4
 800a5ac:	2200      	movs	r2, #0
 800a5ae:	2104      	movs	r1, #4
 800a5b0:	f7ff ff94 	bl	800a4dc <std>
 800a5b4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a5b8:	2201      	movs	r2, #1
 800a5ba:	2109      	movs	r1, #9
 800a5bc:	f7ff ff8e 	bl	800a4dc <std>
 800a5c0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a5c4:	2202      	movs	r2, #2
 800a5c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a5ca:	2112      	movs	r1, #18
 800a5cc:	f7ff bf86 	b.w	800a4dc <std>
 800a5d0:	24000590 	.word	0x24000590
 800a5d4:	24000458 	.word	0x24000458
 800a5d8:	0800a549 	.word	0x0800a549

0800a5dc <__sfp_lock_acquire>:
 800a5dc:	4801      	ldr	r0, [pc, #4]	@ (800a5e4 <__sfp_lock_acquire+0x8>)
 800a5de:	f000 ba00 	b.w	800a9e2 <__retarget_lock_acquire_recursive>
 800a5e2:	bf00      	nop
 800a5e4:	24000599 	.word	0x24000599

0800a5e8 <__sfp_lock_release>:
 800a5e8:	4801      	ldr	r0, [pc, #4]	@ (800a5f0 <__sfp_lock_release+0x8>)
 800a5ea:	f000 b9fb 	b.w	800a9e4 <__retarget_lock_release_recursive>
 800a5ee:	bf00      	nop
 800a5f0:	24000599 	.word	0x24000599

0800a5f4 <__sinit>:
 800a5f4:	b510      	push	{r4, lr}
 800a5f6:	4604      	mov	r4, r0
 800a5f8:	f7ff fff0 	bl	800a5dc <__sfp_lock_acquire>
 800a5fc:	6a23      	ldr	r3, [r4, #32]
 800a5fe:	b11b      	cbz	r3, 800a608 <__sinit+0x14>
 800a600:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a604:	f7ff bff0 	b.w	800a5e8 <__sfp_lock_release>
 800a608:	4b04      	ldr	r3, [pc, #16]	@ (800a61c <__sinit+0x28>)
 800a60a:	6223      	str	r3, [r4, #32]
 800a60c:	4b04      	ldr	r3, [pc, #16]	@ (800a620 <__sinit+0x2c>)
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	2b00      	cmp	r3, #0
 800a612:	d1f5      	bne.n	800a600 <__sinit+0xc>
 800a614:	f7ff ffc4 	bl	800a5a0 <global_stdio_init.part.0>
 800a618:	e7f2      	b.n	800a600 <__sinit+0xc>
 800a61a:	bf00      	nop
 800a61c:	0800a561 	.word	0x0800a561
 800a620:	24000590 	.word	0x24000590

0800a624 <_fwalk_sglue>:
 800a624:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a628:	4607      	mov	r7, r0
 800a62a:	4688      	mov	r8, r1
 800a62c:	4614      	mov	r4, r2
 800a62e:	2600      	movs	r6, #0
 800a630:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a634:	f1b9 0901 	subs.w	r9, r9, #1
 800a638:	d505      	bpl.n	800a646 <_fwalk_sglue+0x22>
 800a63a:	6824      	ldr	r4, [r4, #0]
 800a63c:	2c00      	cmp	r4, #0
 800a63e:	d1f7      	bne.n	800a630 <_fwalk_sglue+0xc>
 800a640:	4630      	mov	r0, r6
 800a642:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a646:	89ab      	ldrh	r3, [r5, #12]
 800a648:	2b01      	cmp	r3, #1
 800a64a:	d907      	bls.n	800a65c <_fwalk_sglue+0x38>
 800a64c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a650:	3301      	adds	r3, #1
 800a652:	d003      	beq.n	800a65c <_fwalk_sglue+0x38>
 800a654:	4629      	mov	r1, r5
 800a656:	4638      	mov	r0, r7
 800a658:	47c0      	blx	r8
 800a65a:	4306      	orrs	r6, r0
 800a65c:	3568      	adds	r5, #104	@ 0x68
 800a65e:	e7e9      	b.n	800a634 <_fwalk_sglue+0x10>

0800a660 <iprintf>:
 800a660:	b40f      	push	{r0, r1, r2, r3}
 800a662:	b507      	push	{r0, r1, r2, lr}
 800a664:	4906      	ldr	r1, [pc, #24]	@ (800a680 <iprintf+0x20>)
 800a666:	ab04      	add	r3, sp, #16
 800a668:	6808      	ldr	r0, [r1, #0]
 800a66a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a66e:	6881      	ldr	r1, [r0, #8]
 800a670:	9301      	str	r3, [sp, #4]
 800a672:	f000 fadb 	bl	800ac2c <_vfiprintf_r>
 800a676:	b003      	add	sp, #12
 800a678:	f85d eb04 	ldr.w	lr, [sp], #4
 800a67c:	b004      	add	sp, #16
 800a67e:	4770      	bx	lr
 800a680:	2400001c 	.word	0x2400001c

0800a684 <_puts_r>:
 800a684:	6a03      	ldr	r3, [r0, #32]
 800a686:	b570      	push	{r4, r5, r6, lr}
 800a688:	6884      	ldr	r4, [r0, #8]
 800a68a:	4605      	mov	r5, r0
 800a68c:	460e      	mov	r6, r1
 800a68e:	b90b      	cbnz	r3, 800a694 <_puts_r+0x10>
 800a690:	f7ff ffb0 	bl	800a5f4 <__sinit>
 800a694:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a696:	07db      	lsls	r3, r3, #31
 800a698:	d405      	bmi.n	800a6a6 <_puts_r+0x22>
 800a69a:	89a3      	ldrh	r3, [r4, #12]
 800a69c:	0598      	lsls	r0, r3, #22
 800a69e:	d402      	bmi.n	800a6a6 <_puts_r+0x22>
 800a6a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a6a2:	f000 f99e 	bl	800a9e2 <__retarget_lock_acquire_recursive>
 800a6a6:	89a3      	ldrh	r3, [r4, #12]
 800a6a8:	0719      	lsls	r1, r3, #28
 800a6aa:	d502      	bpl.n	800a6b2 <_puts_r+0x2e>
 800a6ac:	6923      	ldr	r3, [r4, #16]
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d135      	bne.n	800a71e <_puts_r+0x9a>
 800a6b2:	4621      	mov	r1, r4
 800a6b4:	4628      	mov	r0, r5
 800a6b6:	f000 f8c5 	bl	800a844 <__swsetup_r>
 800a6ba:	b380      	cbz	r0, 800a71e <_puts_r+0x9a>
 800a6bc:	f04f 35ff 	mov.w	r5, #4294967295
 800a6c0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a6c2:	07da      	lsls	r2, r3, #31
 800a6c4:	d405      	bmi.n	800a6d2 <_puts_r+0x4e>
 800a6c6:	89a3      	ldrh	r3, [r4, #12]
 800a6c8:	059b      	lsls	r3, r3, #22
 800a6ca:	d402      	bmi.n	800a6d2 <_puts_r+0x4e>
 800a6cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a6ce:	f000 f989 	bl	800a9e4 <__retarget_lock_release_recursive>
 800a6d2:	4628      	mov	r0, r5
 800a6d4:	bd70      	pop	{r4, r5, r6, pc}
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	da04      	bge.n	800a6e4 <_puts_r+0x60>
 800a6da:	69a2      	ldr	r2, [r4, #24]
 800a6dc:	429a      	cmp	r2, r3
 800a6de:	dc17      	bgt.n	800a710 <_puts_r+0x8c>
 800a6e0:	290a      	cmp	r1, #10
 800a6e2:	d015      	beq.n	800a710 <_puts_r+0x8c>
 800a6e4:	6823      	ldr	r3, [r4, #0]
 800a6e6:	1c5a      	adds	r2, r3, #1
 800a6e8:	6022      	str	r2, [r4, #0]
 800a6ea:	7019      	strb	r1, [r3, #0]
 800a6ec:	68a3      	ldr	r3, [r4, #8]
 800a6ee:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a6f2:	3b01      	subs	r3, #1
 800a6f4:	60a3      	str	r3, [r4, #8]
 800a6f6:	2900      	cmp	r1, #0
 800a6f8:	d1ed      	bne.n	800a6d6 <_puts_r+0x52>
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	da11      	bge.n	800a722 <_puts_r+0x9e>
 800a6fe:	4622      	mov	r2, r4
 800a700:	210a      	movs	r1, #10
 800a702:	4628      	mov	r0, r5
 800a704:	f000 f85f 	bl	800a7c6 <__swbuf_r>
 800a708:	3001      	adds	r0, #1
 800a70a:	d0d7      	beq.n	800a6bc <_puts_r+0x38>
 800a70c:	250a      	movs	r5, #10
 800a70e:	e7d7      	b.n	800a6c0 <_puts_r+0x3c>
 800a710:	4622      	mov	r2, r4
 800a712:	4628      	mov	r0, r5
 800a714:	f000 f857 	bl	800a7c6 <__swbuf_r>
 800a718:	3001      	adds	r0, #1
 800a71a:	d1e7      	bne.n	800a6ec <_puts_r+0x68>
 800a71c:	e7ce      	b.n	800a6bc <_puts_r+0x38>
 800a71e:	3e01      	subs	r6, #1
 800a720:	e7e4      	b.n	800a6ec <_puts_r+0x68>
 800a722:	6823      	ldr	r3, [r4, #0]
 800a724:	1c5a      	adds	r2, r3, #1
 800a726:	6022      	str	r2, [r4, #0]
 800a728:	220a      	movs	r2, #10
 800a72a:	701a      	strb	r2, [r3, #0]
 800a72c:	e7ee      	b.n	800a70c <_puts_r+0x88>
	...

0800a730 <puts>:
 800a730:	4b02      	ldr	r3, [pc, #8]	@ (800a73c <puts+0xc>)
 800a732:	4601      	mov	r1, r0
 800a734:	6818      	ldr	r0, [r3, #0]
 800a736:	f7ff bfa5 	b.w	800a684 <_puts_r>
 800a73a:	bf00      	nop
 800a73c:	2400001c 	.word	0x2400001c

0800a740 <__sread>:
 800a740:	b510      	push	{r4, lr}
 800a742:	460c      	mov	r4, r1
 800a744:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a748:	f000 f8fc 	bl	800a944 <_read_r>
 800a74c:	2800      	cmp	r0, #0
 800a74e:	bfab      	itete	ge
 800a750:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a752:	89a3      	ldrhlt	r3, [r4, #12]
 800a754:	181b      	addge	r3, r3, r0
 800a756:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a75a:	bfac      	ite	ge
 800a75c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a75e:	81a3      	strhlt	r3, [r4, #12]
 800a760:	bd10      	pop	{r4, pc}

0800a762 <__swrite>:
 800a762:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a766:	461f      	mov	r7, r3
 800a768:	898b      	ldrh	r3, [r1, #12]
 800a76a:	05db      	lsls	r3, r3, #23
 800a76c:	4605      	mov	r5, r0
 800a76e:	460c      	mov	r4, r1
 800a770:	4616      	mov	r6, r2
 800a772:	d505      	bpl.n	800a780 <__swrite+0x1e>
 800a774:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a778:	2302      	movs	r3, #2
 800a77a:	2200      	movs	r2, #0
 800a77c:	f000 f8d0 	bl	800a920 <_lseek_r>
 800a780:	89a3      	ldrh	r3, [r4, #12]
 800a782:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a786:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a78a:	81a3      	strh	r3, [r4, #12]
 800a78c:	4632      	mov	r2, r6
 800a78e:	463b      	mov	r3, r7
 800a790:	4628      	mov	r0, r5
 800a792:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a796:	f000 b8e7 	b.w	800a968 <_write_r>

0800a79a <__sseek>:
 800a79a:	b510      	push	{r4, lr}
 800a79c:	460c      	mov	r4, r1
 800a79e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7a2:	f000 f8bd 	bl	800a920 <_lseek_r>
 800a7a6:	1c43      	adds	r3, r0, #1
 800a7a8:	89a3      	ldrh	r3, [r4, #12]
 800a7aa:	bf15      	itete	ne
 800a7ac:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a7ae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a7b2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a7b6:	81a3      	strheq	r3, [r4, #12]
 800a7b8:	bf18      	it	ne
 800a7ba:	81a3      	strhne	r3, [r4, #12]
 800a7bc:	bd10      	pop	{r4, pc}

0800a7be <__sclose>:
 800a7be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7c2:	f000 b89d 	b.w	800a900 <_close_r>

0800a7c6 <__swbuf_r>:
 800a7c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7c8:	460e      	mov	r6, r1
 800a7ca:	4614      	mov	r4, r2
 800a7cc:	4605      	mov	r5, r0
 800a7ce:	b118      	cbz	r0, 800a7d8 <__swbuf_r+0x12>
 800a7d0:	6a03      	ldr	r3, [r0, #32]
 800a7d2:	b90b      	cbnz	r3, 800a7d8 <__swbuf_r+0x12>
 800a7d4:	f7ff ff0e 	bl	800a5f4 <__sinit>
 800a7d8:	69a3      	ldr	r3, [r4, #24]
 800a7da:	60a3      	str	r3, [r4, #8]
 800a7dc:	89a3      	ldrh	r3, [r4, #12]
 800a7de:	071a      	lsls	r2, r3, #28
 800a7e0:	d501      	bpl.n	800a7e6 <__swbuf_r+0x20>
 800a7e2:	6923      	ldr	r3, [r4, #16]
 800a7e4:	b943      	cbnz	r3, 800a7f8 <__swbuf_r+0x32>
 800a7e6:	4621      	mov	r1, r4
 800a7e8:	4628      	mov	r0, r5
 800a7ea:	f000 f82b 	bl	800a844 <__swsetup_r>
 800a7ee:	b118      	cbz	r0, 800a7f8 <__swbuf_r+0x32>
 800a7f0:	f04f 37ff 	mov.w	r7, #4294967295
 800a7f4:	4638      	mov	r0, r7
 800a7f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a7f8:	6823      	ldr	r3, [r4, #0]
 800a7fa:	6922      	ldr	r2, [r4, #16]
 800a7fc:	1a98      	subs	r0, r3, r2
 800a7fe:	6963      	ldr	r3, [r4, #20]
 800a800:	b2f6      	uxtb	r6, r6
 800a802:	4283      	cmp	r3, r0
 800a804:	4637      	mov	r7, r6
 800a806:	dc05      	bgt.n	800a814 <__swbuf_r+0x4e>
 800a808:	4621      	mov	r1, r4
 800a80a:	4628      	mov	r0, r5
 800a80c:	f000 fd36 	bl	800b27c <_fflush_r>
 800a810:	2800      	cmp	r0, #0
 800a812:	d1ed      	bne.n	800a7f0 <__swbuf_r+0x2a>
 800a814:	68a3      	ldr	r3, [r4, #8]
 800a816:	3b01      	subs	r3, #1
 800a818:	60a3      	str	r3, [r4, #8]
 800a81a:	6823      	ldr	r3, [r4, #0]
 800a81c:	1c5a      	adds	r2, r3, #1
 800a81e:	6022      	str	r2, [r4, #0]
 800a820:	701e      	strb	r6, [r3, #0]
 800a822:	6962      	ldr	r2, [r4, #20]
 800a824:	1c43      	adds	r3, r0, #1
 800a826:	429a      	cmp	r2, r3
 800a828:	d004      	beq.n	800a834 <__swbuf_r+0x6e>
 800a82a:	89a3      	ldrh	r3, [r4, #12]
 800a82c:	07db      	lsls	r3, r3, #31
 800a82e:	d5e1      	bpl.n	800a7f4 <__swbuf_r+0x2e>
 800a830:	2e0a      	cmp	r6, #10
 800a832:	d1df      	bne.n	800a7f4 <__swbuf_r+0x2e>
 800a834:	4621      	mov	r1, r4
 800a836:	4628      	mov	r0, r5
 800a838:	f000 fd20 	bl	800b27c <_fflush_r>
 800a83c:	2800      	cmp	r0, #0
 800a83e:	d0d9      	beq.n	800a7f4 <__swbuf_r+0x2e>
 800a840:	e7d6      	b.n	800a7f0 <__swbuf_r+0x2a>
	...

0800a844 <__swsetup_r>:
 800a844:	b538      	push	{r3, r4, r5, lr}
 800a846:	4b29      	ldr	r3, [pc, #164]	@ (800a8ec <__swsetup_r+0xa8>)
 800a848:	4605      	mov	r5, r0
 800a84a:	6818      	ldr	r0, [r3, #0]
 800a84c:	460c      	mov	r4, r1
 800a84e:	b118      	cbz	r0, 800a858 <__swsetup_r+0x14>
 800a850:	6a03      	ldr	r3, [r0, #32]
 800a852:	b90b      	cbnz	r3, 800a858 <__swsetup_r+0x14>
 800a854:	f7ff fece 	bl	800a5f4 <__sinit>
 800a858:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a85c:	0719      	lsls	r1, r3, #28
 800a85e:	d422      	bmi.n	800a8a6 <__swsetup_r+0x62>
 800a860:	06da      	lsls	r2, r3, #27
 800a862:	d407      	bmi.n	800a874 <__swsetup_r+0x30>
 800a864:	2209      	movs	r2, #9
 800a866:	602a      	str	r2, [r5, #0]
 800a868:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a86c:	81a3      	strh	r3, [r4, #12]
 800a86e:	f04f 30ff 	mov.w	r0, #4294967295
 800a872:	e033      	b.n	800a8dc <__swsetup_r+0x98>
 800a874:	0758      	lsls	r0, r3, #29
 800a876:	d512      	bpl.n	800a89e <__swsetup_r+0x5a>
 800a878:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a87a:	b141      	cbz	r1, 800a88e <__swsetup_r+0x4a>
 800a87c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a880:	4299      	cmp	r1, r3
 800a882:	d002      	beq.n	800a88a <__swsetup_r+0x46>
 800a884:	4628      	mov	r0, r5
 800a886:	f000 f8af 	bl	800a9e8 <_free_r>
 800a88a:	2300      	movs	r3, #0
 800a88c:	6363      	str	r3, [r4, #52]	@ 0x34
 800a88e:	89a3      	ldrh	r3, [r4, #12]
 800a890:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a894:	81a3      	strh	r3, [r4, #12]
 800a896:	2300      	movs	r3, #0
 800a898:	6063      	str	r3, [r4, #4]
 800a89a:	6923      	ldr	r3, [r4, #16]
 800a89c:	6023      	str	r3, [r4, #0]
 800a89e:	89a3      	ldrh	r3, [r4, #12]
 800a8a0:	f043 0308 	orr.w	r3, r3, #8
 800a8a4:	81a3      	strh	r3, [r4, #12]
 800a8a6:	6923      	ldr	r3, [r4, #16]
 800a8a8:	b94b      	cbnz	r3, 800a8be <__swsetup_r+0x7a>
 800a8aa:	89a3      	ldrh	r3, [r4, #12]
 800a8ac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a8b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a8b4:	d003      	beq.n	800a8be <__swsetup_r+0x7a>
 800a8b6:	4621      	mov	r1, r4
 800a8b8:	4628      	mov	r0, r5
 800a8ba:	f000 fd2d 	bl	800b318 <__smakebuf_r>
 800a8be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a8c2:	f013 0201 	ands.w	r2, r3, #1
 800a8c6:	d00a      	beq.n	800a8de <__swsetup_r+0x9a>
 800a8c8:	2200      	movs	r2, #0
 800a8ca:	60a2      	str	r2, [r4, #8]
 800a8cc:	6962      	ldr	r2, [r4, #20]
 800a8ce:	4252      	negs	r2, r2
 800a8d0:	61a2      	str	r2, [r4, #24]
 800a8d2:	6922      	ldr	r2, [r4, #16]
 800a8d4:	b942      	cbnz	r2, 800a8e8 <__swsetup_r+0xa4>
 800a8d6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a8da:	d1c5      	bne.n	800a868 <__swsetup_r+0x24>
 800a8dc:	bd38      	pop	{r3, r4, r5, pc}
 800a8de:	0799      	lsls	r1, r3, #30
 800a8e0:	bf58      	it	pl
 800a8e2:	6962      	ldrpl	r2, [r4, #20]
 800a8e4:	60a2      	str	r2, [r4, #8]
 800a8e6:	e7f4      	b.n	800a8d2 <__swsetup_r+0x8e>
 800a8e8:	2000      	movs	r0, #0
 800a8ea:	e7f7      	b.n	800a8dc <__swsetup_r+0x98>
 800a8ec:	2400001c 	.word	0x2400001c

0800a8f0 <memset>:
 800a8f0:	4402      	add	r2, r0
 800a8f2:	4603      	mov	r3, r0
 800a8f4:	4293      	cmp	r3, r2
 800a8f6:	d100      	bne.n	800a8fa <memset+0xa>
 800a8f8:	4770      	bx	lr
 800a8fa:	f803 1b01 	strb.w	r1, [r3], #1
 800a8fe:	e7f9      	b.n	800a8f4 <memset+0x4>

0800a900 <_close_r>:
 800a900:	b538      	push	{r3, r4, r5, lr}
 800a902:	4d06      	ldr	r5, [pc, #24]	@ (800a91c <_close_r+0x1c>)
 800a904:	2300      	movs	r3, #0
 800a906:	4604      	mov	r4, r0
 800a908:	4608      	mov	r0, r1
 800a90a:	602b      	str	r3, [r5, #0]
 800a90c:	f7f6 fc5b 	bl	80011c6 <_close>
 800a910:	1c43      	adds	r3, r0, #1
 800a912:	d102      	bne.n	800a91a <_close_r+0x1a>
 800a914:	682b      	ldr	r3, [r5, #0]
 800a916:	b103      	cbz	r3, 800a91a <_close_r+0x1a>
 800a918:	6023      	str	r3, [r4, #0]
 800a91a:	bd38      	pop	{r3, r4, r5, pc}
 800a91c:	24000594 	.word	0x24000594

0800a920 <_lseek_r>:
 800a920:	b538      	push	{r3, r4, r5, lr}
 800a922:	4d07      	ldr	r5, [pc, #28]	@ (800a940 <_lseek_r+0x20>)
 800a924:	4604      	mov	r4, r0
 800a926:	4608      	mov	r0, r1
 800a928:	4611      	mov	r1, r2
 800a92a:	2200      	movs	r2, #0
 800a92c:	602a      	str	r2, [r5, #0]
 800a92e:	461a      	mov	r2, r3
 800a930:	f7f6 fc70 	bl	8001214 <_lseek>
 800a934:	1c43      	adds	r3, r0, #1
 800a936:	d102      	bne.n	800a93e <_lseek_r+0x1e>
 800a938:	682b      	ldr	r3, [r5, #0]
 800a93a:	b103      	cbz	r3, 800a93e <_lseek_r+0x1e>
 800a93c:	6023      	str	r3, [r4, #0]
 800a93e:	bd38      	pop	{r3, r4, r5, pc}
 800a940:	24000594 	.word	0x24000594

0800a944 <_read_r>:
 800a944:	b538      	push	{r3, r4, r5, lr}
 800a946:	4d07      	ldr	r5, [pc, #28]	@ (800a964 <_read_r+0x20>)
 800a948:	4604      	mov	r4, r0
 800a94a:	4608      	mov	r0, r1
 800a94c:	4611      	mov	r1, r2
 800a94e:	2200      	movs	r2, #0
 800a950:	602a      	str	r2, [r5, #0]
 800a952:	461a      	mov	r2, r3
 800a954:	f7f6 fbfe 	bl	8001154 <_read>
 800a958:	1c43      	adds	r3, r0, #1
 800a95a:	d102      	bne.n	800a962 <_read_r+0x1e>
 800a95c:	682b      	ldr	r3, [r5, #0]
 800a95e:	b103      	cbz	r3, 800a962 <_read_r+0x1e>
 800a960:	6023      	str	r3, [r4, #0]
 800a962:	bd38      	pop	{r3, r4, r5, pc}
 800a964:	24000594 	.word	0x24000594

0800a968 <_write_r>:
 800a968:	b538      	push	{r3, r4, r5, lr}
 800a96a:	4d07      	ldr	r5, [pc, #28]	@ (800a988 <_write_r+0x20>)
 800a96c:	4604      	mov	r4, r0
 800a96e:	4608      	mov	r0, r1
 800a970:	4611      	mov	r1, r2
 800a972:	2200      	movs	r2, #0
 800a974:	602a      	str	r2, [r5, #0]
 800a976:	461a      	mov	r2, r3
 800a978:	f7f6 fc09 	bl	800118e <_write>
 800a97c:	1c43      	adds	r3, r0, #1
 800a97e:	d102      	bne.n	800a986 <_write_r+0x1e>
 800a980:	682b      	ldr	r3, [r5, #0]
 800a982:	b103      	cbz	r3, 800a986 <_write_r+0x1e>
 800a984:	6023      	str	r3, [r4, #0]
 800a986:	bd38      	pop	{r3, r4, r5, pc}
 800a988:	24000594 	.word	0x24000594

0800a98c <__errno>:
 800a98c:	4b01      	ldr	r3, [pc, #4]	@ (800a994 <__errno+0x8>)
 800a98e:	6818      	ldr	r0, [r3, #0]
 800a990:	4770      	bx	lr
 800a992:	bf00      	nop
 800a994:	2400001c 	.word	0x2400001c

0800a998 <__libc_init_array>:
 800a998:	b570      	push	{r4, r5, r6, lr}
 800a99a:	4d0d      	ldr	r5, [pc, #52]	@ (800a9d0 <__libc_init_array+0x38>)
 800a99c:	4c0d      	ldr	r4, [pc, #52]	@ (800a9d4 <__libc_init_array+0x3c>)
 800a99e:	1b64      	subs	r4, r4, r5
 800a9a0:	10a4      	asrs	r4, r4, #2
 800a9a2:	2600      	movs	r6, #0
 800a9a4:	42a6      	cmp	r6, r4
 800a9a6:	d109      	bne.n	800a9bc <__libc_init_array+0x24>
 800a9a8:	4d0b      	ldr	r5, [pc, #44]	@ (800a9d8 <__libc_init_array+0x40>)
 800a9aa:	4c0c      	ldr	r4, [pc, #48]	@ (800a9dc <__libc_init_array+0x44>)
 800a9ac:	f000 fd22 	bl	800b3f4 <_init>
 800a9b0:	1b64      	subs	r4, r4, r5
 800a9b2:	10a4      	asrs	r4, r4, #2
 800a9b4:	2600      	movs	r6, #0
 800a9b6:	42a6      	cmp	r6, r4
 800a9b8:	d105      	bne.n	800a9c6 <__libc_init_array+0x2e>
 800a9ba:	bd70      	pop	{r4, r5, r6, pc}
 800a9bc:	f855 3b04 	ldr.w	r3, [r5], #4
 800a9c0:	4798      	blx	r3
 800a9c2:	3601      	adds	r6, #1
 800a9c4:	e7ee      	b.n	800a9a4 <__libc_init_array+0xc>
 800a9c6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a9ca:	4798      	blx	r3
 800a9cc:	3601      	adds	r6, #1
 800a9ce:	e7f2      	b.n	800a9b6 <__libc_init_array+0x1e>
 800a9d0:	0800b4b0 	.word	0x0800b4b0
 800a9d4:	0800b4b0 	.word	0x0800b4b0
 800a9d8:	0800b4b0 	.word	0x0800b4b0
 800a9dc:	0800b4b4 	.word	0x0800b4b4

0800a9e0 <__retarget_lock_init_recursive>:
 800a9e0:	4770      	bx	lr

0800a9e2 <__retarget_lock_acquire_recursive>:
 800a9e2:	4770      	bx	lr

0800a9e4 <__retarget_lock_release_recursive>:
 800a9e4:	4770      	bx	lr
	...

0800a9e8 <_free_r>:
 800a9e8:	b538      	push	{r3, r4, r5, lr}
 800a9ea:	4605      	mov	r5, r0
 800a9ec:	2900      	cmp	r1, #0
 800a9ee:	d041      	beq.n	800aa74 <_free_r+0x8c>
 800a9f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a9f4:	1f0c      	subs	r4, r1, #4
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	bfb8      	it	lt
 800a9fa:	18e4      	addlt	r4, r4, r3
 800a9fc:	f000 f8e0 	bl	800abc0 <__malloc_lock>
 800aa00:	4a1d      	ldr	r2, [pc, #116]	@ (800aa78 <_free_r+0x90>)
 800aa02:	6813      	ldr	r3, [r2, #0]
 800aa04:	b933      	cbnz	r3, 800aa14 <_free_r+0x2c>
 800aa06:	6063      	str	r3, [r4, #4]
 800aa08:	6014      	str	r4, [r2, #0]
 800aa0a:	4628      	mov	r0, r5
 800aa0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aa10:	f000 b8dc 	b.w	800abcc <__malloc_unlock>
 800aa14:	42a3      	cmp	r3, r4
 800aa16:	d908      	bls.n	800aa2a <_free_r+0x42>
 800aa18:	6820      	ldr	r0, [r4, #0]
 800aa1a:	1821      	adds	r1, r4, r0
 800aa1c:	428b      	cmp	r3, r1
 800aa1e:	bf01      	itttt	eq
 800aa20:	6819      	ldreq	r1, [r3, #0]
 800aa22:	685b      	ldreq	r3, [r3, #4]
 800aa24:	1809      	addeq	r1, r1, r0
 800aa26:	6021      	streq	r1, [r4, #0]
 800aa28:	e7ed      	b.n	800aa06 <_free_r+0x1e>
 800aa2a:	461a      	mov	r2, r3
 800aa2c:	685b      	ldr	r3, [r3, #4]
 800aa2e:	b10b      	cbz	r3, 800aa34 <_free_r+0x4c>
 800aa30:	42a3      	cmp	r3, r4
 800aa32:	d9fa      	bls.n	800aa2a <_free_r+0x42>
 800aa34:	6811      	ldr	r1, [r2, #0]
 800aa36:	1850      	adds	r0, r2, r1
 800aa38:	42a0      	cmp	r0, r4
 800aa3a:	d10b      	bne.n	800aa54 <_free_r+0x6c>
 800aa3c:	6820      	ldr	r0, [r4, #0]
 800aa3e:	4401      	add	r1, r0
 800aa40:	1850      	adds	r0, r2, r1
 800aa42:	4283      	cmp	r3, r0
 800aa44:	6011      	str	r1, [r2, #0]
 800aa46:	d1e0      	bne.n	800aa0a <_free_r+0x22>
 800aa48:	6818      	ldr	r0, [r3, #0]
 800aa4a:	685b      	ldr	r3, [r3, #4]
 800aa4c:	6053      	str	r3, [r2, #4]
 800aa4e:	4408      	add	r0, r1
 800aa50:	6010      	str	r0, [r2, #0]
 800aa52:	e7da      	b.n	800aa0a <_free_r+0x22>
 800aa54:	d902      	bls.n	800aa5c <_free_r+0x74>
 800aa56:	230c      	movs	r3, #12
 800aa58:	602b      	str	r3, [r5, #0]
 800aa5a:	e7d6      	b.n	800aa0a <_free_r+0x22>
 800aa5c:	6820      	ldr	r0, [r4, #0]
 800aa5e:	1821      	adds	r1, r4, r0
 800aa60:	428b      	cmp	r3, r1
 800aa62:	bf04      	itt	eq
 800aa64:	6819      	ldreq	r1, [r3, #0]
 800aa66:	685b      	ldreq	r3, [r3, #4]
 800aa68:	6063      	str	r3, [r4, #4]
 800aa6a:	bf04      	itt	eq
 800aa6c:	1809      	addeq	r1, r1, r0
 800aa6e:	6021      	streq	r1, [r4, #0]
 800aa70:	6054      	str	r4, [r2, #4]
 800aa72:	e7ca      	b.n	800aa0a <_free_r+0x22>
 800aa74:	bd38      	pop	{r3, r4, r5, pc}
 800aa76:	bf00      	nop
 800aa78:	240005a0 	.word	0x240005a0

0800aa7c <sbrk_aligned>:
 800aa7c:	b570      	push	{r4, r5, r6, lr}
 800aa7e:	4e0f      	ldr	r6, [pc, #60]	@ (800aabc <sbrk_aligned+0x40>)
 800aa80:	460c      	mov	r4, r1
 800aa82:	6831      	ldr	r1, [r6, #0]
 800aa84:	4605      	mov	r5, r0
 800aa86:	b911      	cbnz	r1, 800aa8e <sbrk_aligned+0x12>
 800aa88:	f000 fca4 	bl	800b3d4 <_sbrk_r>
 800aa8c:	6030      	str	r0, [r6, #0]
 800aa8e:	4621      	mov	r1, r4
 800aa90:	4628      	mov	r0, r5
 800aa92:	f000 fc9f 	bl	800b3d4 <_sbrk_r>
 800aa96:	1c43      	adds	r3, r0, #1
 800aa98:	d103      	bne.n	800aaa2 <sbrk_aligned+0x26>
 800aa9a:	f04f 34ff 	mov.w	r4, #4294967295
 800aa9e:	4620      	mov	r0, r4
 800aaa0:	bd70      	pop	{r4, r5, r6, pc}
 800aaa2:	1cc4      	adds	r4, r0, #3
 800aaa4:	f024 0403 	bic.w	r4, r4, #3
 800aaa8:	42a0      	cmp	r0, r4
 800aaaa:	d0f8      	beq.n	800aa9e <sbrk_aligned+0x22>
 800aaac:	1a21      	subs	r1, r4, r0
 800aaae:	4628      	mov	r0, r5
 800aab0:	f000 fc90 	bl	800b3d4 <_sbrk_r>
 800aab4:	3001      	adds	r0, #1
 800aab6:	d1f2      	bne.n	800aa9e <sbrk_aligned+0x22>
 800aab8:	e7ef      	b.n	800aa9a <sbrk_aligned+0x1e>
 800aaba:	bf00      	nop
 800aabc:	2400059c 	.word	0x2400059c

0800aac0 <_malloc_r>:
 800aac0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aac4:	1ccd      	adds	r5, r1, #3
 800aac6:	f025 0503 	bic.w	r5, r5, #3
 800aaca:	3508      	adds	r5, #8
 800aacc:	2d0c      	cmp	r5, #12
 800aace:	bf38      	it	cc
 800aad0:	250c      	movcc	r5, #12
 800aad2:	2d00      	cmp	r5, #0
 800aad4:	4606      	mov	r6, r0
 800aad6:	db01      	blt.n	800aadc <_malloc_r+0x1c>
 800aad8:	42a9      	cmp	r1, r5
 800aada:	d904      	bls.n	800aae6 <_malloc_r+0x26>
 800aadc:	230c      	movs	r3, #12
 800aade:	6033      	str	r3, [r6, #0]
 800aae0:	2000      	movs	r0, #0
 800aae2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aae6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800abbc <_malloc_r+0xfc>
 800aaea:	f000 f869 	bl	800abc0 <__malloc_lock>
 800aaee:	f8d8 3000 	ldr.w	r3, [r8]
 800aaf2:	461c      	mov	r4, r3
 800aaf4:	bb44      	cbnz	r4, 800ab48 <_malloc_r+0x88>
 800aaf6:	4629      	mov	r1, r5
 800aaf8:	4630      	mov	r0, r6
 800aafa:	f7ff ffbf 	bl	800aa7c <sbrk_aligned>
 800aafe:	1c43      	adds	r3, r0, #1
 800ab00:	4604      	mov	r4, r0
 800ab02:	d158      	bne.n	800abb6 <_malloc_r+0xf6>
 800ab04:	f8d8 4000 	ldr.w	r4, [r8]
 800ab08:	4627      	mov	r7, r4
 800ab0a:	2f00      	cmp	r7, #0
 800ab0c:	d143      	bne.n	800ab96 <_malloc_r+0xd6>
 800ab0e:	2c00      	cmp	r4, #0
 800ab10:	d04b      	beq.n	800abaa <_malloc_r+0xea>
 800ab12:	6823      	ldr	r3, [r4, #0]
 800ab14:	4639      	mov	r1, r7
 800ab16:	4630      	mov	r0, r6
 800ab18:	eb04 0903 	add.w	r9, r4, r3
 800ab1c:	f000 fc5a 	bl	800b3d4 <_sbrk_r>
 800ab20:	4581      	cmp	r9, r0
 800ab22:	d142      	bne.n	800abaa <_malloc_r+0xea>
 800ab24:	6821      	ldr	r1, [r4, #0]
 800ab26:	1a6d      	subs	r5, r5, r1
 800ab28:	4629      	mov	r1, r5
 800ab2a:	4630      	mov	r0, r6
 800ab2c:	f7ff ffa6 	bl	800aa7c <sbrk_aligned>
 800ab30:	3001      	adds	r0, #1
 800ab32:	d03a      	beq.n	800abaa <_malloc_r+0xea>
 800ab34:	6823      	ldr	r3, [r4, #0]
 800ab36:	442b      	add	r3, r5
 800ab38:	6023      	str	r3, [r4, #0]
 800ab3a:	f8d8 3000 	ldr.w	r3, [r8]
 800ab3e:	685a      	ldr	r2, [r3, #4]
 800ab40:	bb62      	cbnz	r2, 800ab9c <_malloc_r+0xdc>
 800ab42:	f8c8 7000 	str.w	r7, [r8]
 800ab46:	e00f      	b.n	800ab68 <_malloc_r+0xa8>
 800ab48:	6822      	ldr	r2, [r4, #0]
 800ab4a:	1b52      	subs	r2, r2, r5
 800ab4c:	d420      	bmi.n	800ab90 <_malloc_r+0xd0>
 800ab4e:	2a0b      	cmp	r2, #11
 800ab50:	d917      	bls.n	800ab82 <_malloc_r+0xc2>
 800ab52:	1961      	adds	r1, r4, r5
 800ab54:	42a3      	cmp	r3, r4
 800ab56:	6025      	str	r5, [r4, #0]
 800ab58:	bf18      	it	ne
 800ab5a:	6059      	strne	r1, [r3, #4]
 800ab5c:	6863      	ldr	r3, [r4, #4]
 800ab5e:	bf08      	it	eq
 800ab60:	f8c8 1000 	streq.w	r1, [r8]
 800ab64:	5162      	str	r2, [r4, r5]
 800ab66:	604b      	str	r3, [r1, #4]
 800ab68:	4630      	mov	r0, r6
 800ab6a:	f000 f82f 	bl	800abcc <__malloc_unlock>
 800ab6e:	f104 000b 	add.w	r0, r4, #11
 800ab72:	1d23      	adds	r3, r4, #4
 800ab74:	f020 0007 	bic.w	r0, r0, #7
 800ab78:	1ac2      	subs	r2, r0, r3
 800ab7a:	bf1c      	itt	ne
 800ab7c:	1a1b      	subne	r3, r3, r0
 800ab7e:	50a3      	strne	r3, [r4, r2]
 800ab80:	e7af      	b.n	800aae2 <_malloc_r+0x22>
 800ab82:	6862      	ldr	r2, [r4, #4]
 800ab84:	42a3      	cmp	r3, r4
 800ab86:	bf0c      	ite	eq
 800ab88:	f8c8 2000 	streq.w	r2, [r8]
 800ab8c:	605a      	strne	r2, [r3, #4]
 800ab8e:	e7eb      	b.n	800ab68 <_malloc_r+0xa8>
 800ab90:	4623      	mov	r3, r4
 800ab92:	6864      	ldr	r4, [r4, #4]
 800ab94:	e7ae      	b.n	800aaf4 <_malloc_r+0x34>
 800ab96:	463c      	mov	r4, r7
 800ab98:	687f      	ldr	r7, [r7, #4]
 800ab9a:	e7b6      	b.n	800ab0a <_malloc_r+0x4a>
 800ab9c:	461a      	mov	r2, r3
 800ab9e:	685b      	ldr	r3, [r3, #4]
 800aba0:	42a3      	cmp	r3, r4
 800aba2:	d1fb      	bne.n	800ab9c <_malloc_r+0xdc>
 800aba4:	2300      	movs	r3, #0
 800aba6:	6053      	str	r3, [r2, #4]
 800aba8:	e7de      	b.n	800ab68 <_malloc_r+0xa8>
 800abaa:	230c      	movs	r3, #12
 800abac:	6033      	str	r3, [r6, #0]
 800abae:	4630      	mov	r0, r6
 800abb0:	f000 f80c 	bl	800abcc <__malloc_unlock>
 800abb4:	e794      	b.n	800aae0 <_malloc_r+0x20>
 800abb6:	6005      	str	r5, [r0, #0]
 800abb8:	e7d6      	b.n	800ab68 <_malloc_r+0xa8>
 800abba:	bf00      	nop
 800abbc:	240005a0 	.word	0x240005a0

0800abc0 <__malloc_lock>:
 800abc0:	4801      	ldr	r0, [pc, #4]	@ (800abc8 <__malloc_lock+0x8>)
 800abc2:	f7ff bf0e 	b.w	800a9e2 <__retarget_lock_acquire_recursive>
 800abc6:	bf00      	nop
 800abc8:	24000598 	.word	0x24000598

0800abcc <__malloc_unlock>:
 800abcc:	4801      	ldr	r0, [pc, #4]	@ (800abd4 <__malloc_unlock+0x8>)
 800abce:	f7ff bf09 	b.w	800a9e4 <__retarget_lock_release_recursive>
 800abd2:	bf00      	nop
 800abd4:	24000598 	.word	0x24000598

0800abd8 <__sfputc_r>:
 800abd8:	6893      	ldr	r3, [r2, #8]
 800abda:	3b01      	subs	r3, #1
 800abdc:	2b00      	cmp	r3, #0
 800abde:	b410      	push	{r4}
 800abe0:	6093      	str	r3, [r2, #8]
 800abe2:	da08      	bge.n	800abf6 <__sfputc_r+0x1e>
 800abe4:	6994      	ldr	r4, [r2, #24]
 800abe6:	42a3      	cmp	r3, r4
 800abe8:	db01      	blt.n	800abee <__sfputc_r+0x16>
 800abea:	290a      	cmp	r1, #10
 800abec:	d103      	bne.n	800abf6 <__sfputc_r+0x1e>
 800abee:	f85d 4b04 	ldr.w	r4, [sp], #4
 800abf2:	f7ff bde8 	b.w	800a7c6 <__swbuf_r>
 800abf6:	6813      	ldr	r3, [r2, #0]
 800abf8:	1c58      	adds	r0, r3, #1
 800abfa:	6010      	str	r0, [r2, #0]
 800abfc:	7019      	strb	r1, [r3, #0]
 800abfe:	4608      	mov	r0, r1
 800ac00:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ac04:	4770      	bx	lr

0800ac06 <__sfputs_r>:
 800ac06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac08:	4606      	mov	r6, r0
 800ac0a:	460f      	mov	r7, r1
 800ac0c:	4614      	mov	r4, r2
 800ac0e:	18d5      	adds	r5, r2, r3
 800ac10:	42ac      	cmp	r4, r5
 800ac12:	d101      	bne.n	800ac18 <__sfputs_r+0x12>
 800ac14:	2000      	movs	r0, #0
 800ac16:	e007      	b.n	800ac28 <__sfputs_r+0x22>
 800ac18:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac1c:	463a      	mov	r2, r7
 800ac1e:	4630      	mov	r0, r6
 800ac20:	f7ff ffda 	bl	800abd8 <__sfputc_r>
 800ac24:	1c43      	adds	r3, r0, #1
 800ac26:	d1f3      	bne.n	800ac10 <__sfputs_r+0xa>
 800ac28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ac2c <_vfiprintf_r>:
 800ac2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac30:	460d      	mov	r5, r1
 800ac32:	b09d      	sub	sp, #116	@ 0x74
 800ac34:	4614      	mov	r4, r2
 800ac36:	4698      	mov	r8, r3
 800ac38:	4606      	mov	r6, r0
 800ac3a:	b118      	cbz	r0, 800ac44 <_vfiprintf_r+0x18>
 800ac3c:	6a03      	ldr	r3, [r0, #32]
 800ac3e:	b90b      	cbnz	r3, 800ac44 <_vfiprintf_r+0x18>
 800ac40:	f7ff fcd8 	bl	800a5f4 <__sinit>
 800ac44:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ac46:	07d9      	lsls	r1, r3, #31
 800ac48:	d405      	bmi.n	800ac56 <_vfiprintf_r+0x2a>
 800ac4a:	89ab      	ldrh	r3, [r5, #12]
 800ac4c:	059a      	lsls	r2, r3, #22
 800ac4e:	d402      	bmi.n	800ac56 <_vfiprintf_r+0x2a>
 800ac50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ac52:	f7ff fec6 	bl	800a9e2 <__retarget_lock_acquire_recursive>
 800ac56:	89ab      	ldrh	r3, [r5, #12]
 800ac58:	071b      	lsls	r3, r3, #28
 800ac5a:	d501      	bpl.n	800ac60 <_vfiprintf_r+0x34>
 800ac5c:	692b      	ldr	r3, [r5, #16]
 800ac5e:	b99b      	cbnz	r3, 800ac88 <_vfiprintf_r+0x5c>
 800ac60:	4629      	mov	r1, r5
 800ac62:	4630      	mov	r0, r6
 800ac64:	f7ff fdee 	bl	800a844 <__swsetup_r>
 800ac68:	b170      	cbz	r0, 800ac88 <_vfiprintf_r+0x5c>
 800ac6a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ac6c:	07dc      	lsls	r4, r3, #31
 800ac6e:	d504      	bpl.n	800ac7a <_vfiprintf_r+0x4e>
 800ac70:	f04f 30ff 	mov.w	r0, #4294967295
 800ac74:	b01d      	add	sp, #116	@ 0x74
 800ac76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac7a:	89ab      	ldrh	r3, [r5, #12]
 800ac7c:	0598      	lsls	r0, r3, #22
 800ac7e:	d4f7      	bmi.n	800ac70 <_vfiprintf_r+0x44>
 800ac80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ac82:	f7ff feaf 	bl	800a9e4 <__retarget_lock_release_recursive>
 800ac86:	e7f3      	b.n	800ac70 <_vfiprintf_r+0x44>
 800ac88:	2300      	movs	r3, #0
 800ac8a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac8c:	2320      	movs	r3, #32
 800ac8e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ac92:	f8cd 800c 	str.w	r8, [sp, #12]
 800ac96:	2330      	movs	r3, #48	@ 0x30
 800ac98:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ae48 <_vfiprintf_r+0x21c>
 800ac9c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800aca0:	f04f 0901 	mov.w	r9, #1
 800aca4:	4623      	mov	r3, r4
 800aca6:	469a      	mov	sl, r3
 800aca8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800acac:	b10a      	cbz	r2, 800acb2 <_vfiprintf_r+0x86>
 800acae:	2a25      	cmp	r2, #37	@ 0x25
 800acb0:	d1f9      	bne.n	800aca6 <_vfiprintf_r+0x7a>
 800acb2:	ebba 0b04 	subs.w	fp, sl, r4
 800acb6:	d00b      	beq.n	800acd0 <_vfiprintf_r+0xa4>
 800acb8:	465b      	mov	r3, fp
 800acba:	4622      	mov	r2, r4
 800acbc:	4629      	mov	r1, r5
 800acbe:	4630      	mov	r0, r6
 800acc0:	f7ff ffa1 	bl	800ac06 <__sfputs_r>
 800acc4:	3001      	adds	r0, #1
 800acc6:	f000 80a7 	beq.w	800ae18 <_vfiprintf_r+0x1ec>
 800acca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800accc:	445a      	add	r2, fp
 800acce:	9209      	str	r2, [sp, #36]	@ 0x24
 800acd0:	f89a 3000 	ldrb.w	r3, [sl]
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	f000 809f 	beq.w	800ae18 <_vfiprintf_r+0x1ec>
 800acda:	2300      	movs	r3, #0
 800acdc:	f04f 32ff 	mov.w	r2, #4294967295
 800ace0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ace4:	f10a 0a01 	add.w	sl, sl, #1
 800ace8:	9304      	str	r3, [sp, #16]
 800acea:	9307      	str	r3, [sp, #28]
 800acec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800acf0:	931a      	str	r3, [sp, #104]	@ 0x68
 800acf2:	4654      	mov	r4, sl
 800acf4:	2205      	movs	r2, #5
 800acf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800acfa:	4853      	ldr	r0, [pc, #332]	@ (800ae48 <_vfiprintf_r+0x21c>)
 800acfc:	f7f5 fb08 	bl	8000310 <memchr>
 800ad00:	9a04      	ldr	r2, [sp, #16]
 800ad02:	b9d8      	cbnz	r0, 800ad3c <_vfiprintf_r+0x110>
 800ad04:	06d1      	lsls	r1, r2, #27
 800ad06:	bf44      	itt	mi
 800ad08:	2320      	movmi	r3, #32
 800ad0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ad0e:	0713      	lsls	r3, r2, #28
 800ad10:	bf44      	itt	mi
 800ad12:	232b      	movmi	r3, #43	@ 0x2b
 800ad14:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ad18:	f89a 3000 	ldrb.w	r3, [sl]
 800ad1c:	2b2a      	cmp	r3, #42	@ 0x2a
 800ad1e:	d015      	beq.n	800ad4c <_vfiprintf_r+0x120>
 800ad20:	9a07      	ldr	r2, [sp, #28]
 800ad22:	4654      	mov	r4, sl
 800ad24:	2000      	movs	r0, #0
 800ad26:	f04f 0c0a 	mov.w	ip, #10
 800ad2a:	4621      	mov	r1, r4
 800ad2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ad30:	3b30      	subs	r3, #48	@ 0x30
 800ad32:	2b09      	cmp	r3, #9
 800ad34:	d94b      	bls.n	800adce <_vfiprintf_r+0x1a2>
 800ad36:	b1b0      	cbz	r0, 800ad66 <_vfiprintf_r+0x13a>
 800ad38:	9207      	str	r2, [sp, #28]
 800ad3a:	e014      	b.n	800ad66 <_vfiprintf_r+0x13a>
 800ad3c:	eba0 0308 	sub.w	r3, r0, r8
 800ad40:	fa09 f303 	lsl.w	r3, r9, r3
 800ad44:	4313      	orrs	r3, r2
 800ad46:	9304      	str	r3, [sp, #16]
 800ad48:	46a2      	mov	sl, r4
 800ad4a:	e7d2      	b.n	800acf2 <_vfiprintf_r+0xc6>
 800ad4c:	9b03      	ldr	r3, [sp, #12]
 800ad4e:	1d19      	adds	r1, r3, #4
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	9103      	str	r1, [sp, #12]
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	bfbb      	ittet	lt
 800ad58:	425b      	neglt	r3, r3
 800ad5a:	f042 0202 	orrlt.w	r2, r2, #2
 800ad5e:	9307      	strge	r3, [sp, #28]
 800ad60:	9307      	strlt	r3, [sp, #28]
 800ad62:	bfb8      	it	lt
 800ad64:	9204      	strlt	r2, [sp, #16]
 800ad66:	7823      	ldrb	r3, [r4, #0]
 800ad68:	2b2e      	cmp	r3, #46	@ 0x2e
 800ad6a:	d10a      	bne.n	800ad82 <_vfiprintf_r+0x156>
 800ad6c:	7863      	ldrb	r3, [r4, #1]
 800ad6e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ad70:	d132      	bne.n	800add8 <_vfiprintf_r+0x1ac>
 800ad72:	9b03      	ldr	r3, [sp, #12]
 800ad74:	1d1a      	adds	r2, r3, #4
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	9203      	str	r2, [sp, #12]
 800ad7a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ad7e:	3402      	adds	r4, #2
 800ad80:	9305      	str	r3, [sp, #20]
 800ad82:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ae58 <_vfiprintf_r+0x22c>
 800ad86:	7821      	ldrb	r1, [r4, #0]
 800ad88:	2203      	movs	r2, #3
 800ad8a:	4650      	mov	r0, sl
 800ad8c:	f7f5 fac0 	bl	8000310 <memchr>
 800ad90:	b138      	cbz	r0, 800ada2 <_vfiprintf_r+0x176>
 800ad92:	9b04      	ldr	r3, [sp, #16]
 800ad94:	eba0 000a 	sub.w	r0, r0, sl
 800ad98:	2240      	movs	r2, #64	@ 0x40
 800ad9a:	4082      	lsls	r2, r0
 800ad9c:	4313      	orrs	r3, r2
 800ad9e:	3401      	adds	r4, #1
 800ada0:	9304      	str	r3, [sp, #16]
 800ada2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ada6:	4829      	ldr	r0, [pc, #164]	@ (800ae4c <_vfiprintf_r+0x220>)
 800ada8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800adac:	2206      	movs	r2, #6
 800adae:	f7f5 faaf 	bl	8000310 <memchr>
 800adb2:	2800      	cmp	r0, #0
 800adb4:	d03f      	beq.n	800ae36 <_vfiprintf_r+0x20a>
 800adb6:	4b26      	ldr	r3, [pc, #152]	@ (800ae50 <_vfiprintf_r+0x224>)
 800adb8:	bb1b      	cbnz	r3, 800ae02 <_vfiprintf_r+0x1d6>
 800adba:	9b03      	ldr	r3, [sp, #12]
 800adbc:	3307      	adds	r3, #7
 800adbe:	f023 0307 	bic.w	r3, r3, #7
 800adc2:	3308      	adds	r3, #8
 800adc4:	9303      	str	r3, [sp, #12]
 800adc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800adc8:	443b      	add	r3, r7
 800adca:	9309      	str	r3, [sp, #36]	@ 0x24
 800adcc:	e76a      	b.n	800aca4 <_vfiprintf_r+0x78>
 800adce:	fb0c 3202 	mla	r2, ip, r2, r3
 800add2:	460c      	mov	r4, r1
 800add4:	2001      	movs	r0, #1
 800add6:	e7a8      	b.n	800ad2a <_vfiprintf_r+0xfe>
 800add8:	2300      	movs	r3, #0
 800adda:	3401      	adds	r4, #1
 800addc:	9305      	str	r3, [sp, #20]
 800adde:	4619      	mov	r1, r3
 800ade0:	f04f 0c0a 	mov.w	ip, #10
 800ade4:	4620      	mov	r0, r4
 800ade6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800adea:	3a30      	subs	r2, #48	@ 0x30
 800adec:	2a09      	cmp	r2, #9
 800adee:	d903      	bls.n	800adf8 <_vfiprintf_r+0x1cc>
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d0c6      	beq.n	800ad82 <_vfiprintf_r+0x156>
 800adf4:	9105      	str	r1, [sp, #20]
 800adf6:	e7c4      	b.n	800ad82 <_vfiprintf_r+0x156>
 800adf8:	fb0c 2101 	mla	r1, ip, r1, r2
 800adfc:	4604      	mov	r4, r0
 800adfe:	2301      	movs	r3, #1
 800ae00:	e7f0      	b.n	800ade4 <_vfiprintf_r+0x1b8>
 800ae02:	ab03      	add	r3, sp, #12
 800ae04:	9300      	str	r3, [sp, #0]
 800ae06:	462a      	mov	r2, r5
 800ae08:	4b12      	ldr	r3, [pc, #72]	@ (800ae54 <_vfiprintf_r+0x228>)
 800ae0a:	a904      	add	r1, sp, #16
 800ae0c:	4630      	mov	r0, r6
 800ae0e:	f3af 8000 	nop.w
 800ae12:	4607      	mov	r7, r0
 800ae14:	1c78      	adds	r0, r7, #1
 800ae16:	d1d6      	bne.n	800adc6 <_vfiprintf_r+0x19a>
 800ae18:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ae1a:	07d9      	lsls	r1, r3, #31
 800ae1c:	d405      	bmi.n	800ae2a <_vfiprintf_r+0x1fe>
 800ae1e:	89ab      	ldrh	r3, [r5, #12]
 800ae20:	059a      	lsls	r2, r3, #22
 800ae22:	d402      	bmi.n	800ae2a <_vfiprintf_r+0x1fe>
 800ae24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ae26:	f7ff fddd 	bl	800a9e4 <__retarget_lock_release_recursive>
 800ae2a:	89ab      	ldrh	r3, [r5, #12]
 800ae2c:	065b      	lsls	r3, r3, #25
 800ae2e:	f53f af1f 	bmi.w	800ac70 <_vfiprintf_r+0x44>
 800ae32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ae34:	e71e      	b.n	800ac74 <_vfiprintf_r+0x48>
 800ae36:	ab03      	add	r3, sp, #12
 800ae38:	9300      	str	r3, [sp, #0]
 800ae3a:	462a      	mov	r2, r5
 800ae3c:	4b05      	ldr	r3, [pc, #20]	@ (800ae54 <_vfiprintf_r+0x228>)
 800ae3e:	a904      	add	r1, sp, #16
 800ae40:	4630      	mov	r0, r6
 800ae42:	f000 f879 	bl	800af38 <_printf_i>
 800ae46:	e7e4      	b.n	800ae12 <_vfiprintf_r+0x1e6>
 800ae48:	0800b474 	.word	0x0800b474
 800ae4c:	0800b47e 	.word	0x0800b47e
 800ae50:	00000000 	.word	0x00000000
 800ae54:	0800ac07 	.word	0x0800ac07
 800ae58:	0800b47a 	.word	0x0800b47a

0800ae5c <_printf_common>:
 800ae5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae60:	4616      	mov	r6, r2
 800ae62:	4698      	mov	r8, r3
 800ae64:	688a      	ldr	r2, [r1, #8]
 800ae66:	690b      	ldr	r3, [r1, #16]
 800ae68:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ae6c:	4293      	cmp	r3, r2
 800ae6e:	bfb8      	it	lt
 800ae70:	4613      	movlt	r3, r2
 800ae72:	6033      	str	r3, [r6, #0]
 800ae74:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ae78:	4607      	mov	r7, r0
 800ae7a:	460c      	mov	r4, r1
 800ae7c:	b10a      	cbz	r2, 800ae82 <_printf_common+0x26>
 800ae7e:	3301      	adds	r3, #1
 800ae80:	6033      	str	r3, [r6, #0]
 800ae82:	6823      	ldr	r3, [r4, #0]
 800ae84:	0699      	lsls	r1, r3, #26
 800ae86:	bf42      	ittt	mi
 800ae88:	6833      	ldrmi	r3, [r6, #0]
 800ae8a:	3302      	addmi	r3, #2
 800ae8c:	6033      	strmi	r3, [r6, #0]
 800ae8e:	6825      	ldr	r5, [r4, #0]
 800ae90:	f015 0506 	ands.w	r5, r5, #6
 800ae94:	d106      	bne.n	800aea4 <_printf_common+0x48>
 800ae96:	f104 0a19 	add.w	sl, r4, #25
 800ae9a:	68e3      	ldr	r3, [r4, #12]
 800ae9c:	6832      	ldr	r2, [r6, #0]
 800ae9e:	1a9b      	subs	r3, r3, r2
 800aea0:	42ab      	cmp	r3, r5
 800aea2:	dc26      	bgt.n	800aef2 <_printf_common+0x96>
 800aea4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800aea8:	6822      	ldr	r2, [r4, #0]
 800aeaa:	3b00      	subs	r3, #0
 800aeac:	bf18      	it	ne
 800aeae:	2301      	movne	r3, #1
 800aeb0:	0692      	lsls	r2, r2, #26
 800aeb2:	d42b      	bmi.n	800af0c <_printf_common+0xb0>
 800aeb4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800aeb8:	4641      	mov	r1, r8
 800aeba:	4638      	mov	r0, r7
 800aebc:	47c8      	blx	r9
 800aebe:	3001      	adds	r0, #1
 800aec0:	d01e      	beq.n	800af00 <_printf_common+0xa4>
 800aec2:	6823      	ldr	r3, [r4, #0]
 800aec4:	6922      	ldr	r2, [r4, #16]
 800aec6:	f003 0306 	and.w	r3, r3, #6
 800aeca:	2b04      	cmp	r3, #4
 800aecc:	bf02      	ittt	eq
 800aece:	68e5      	ldreq	r5, [r4, #12]
 800aed0:	6833      	ldreq	r3, [r6, #0]
 800aed2:	1aed      	subeq	r5, r5, r3
 800aed4:	68a3      	ldr	r3, [r4, #8]
 800aed6:	bf0c      	ite	eq
 800aed8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aedc:	2500      	movne	r5, #0
 800aede:	4293      	cmp	r3, r2
 800aee0:	bfc4      	itt	gt
 800aee2:	1a9b      	subgt	r3, r3, r2
 800aee4:	18ed      	addgt	r5, r5, r3
 800aee6:	2600      	movs	r6, #0
 800aee8:	341a      	adds	r4, #26
 800aeea:	42b5      	cmp	r5, r6
 800aeec:	d11a      	bne.n	800af24 <_printf_common+0xc8>
 800aeee:	2000      	movs	r0, #0
 800aef0:	e008      	b.n	800af04 <_printf_common+0xa8>
 800aef2:	2301      	movs	r3, #1
 800aef4:	4652      	mov	r2, sl
 800aef6:	4641      	mov	r1, r8
 800aef8:	4638      	mov	r0, r7
 800aefa:	47c8      	blx	r9
 800aefc:	3001      	adds	r0, #1
 800aefe:	d103      	bne.n	800af08 <_printf_common+0xac>
 800af00:	f04f 30ff 	mov.w	r0, #4294967295
 800af04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af08:	3501      	adds	r5, #1
 800af0a:	e7c6      	b.n	800ae9a <_printf_common+0x3e>
 800af0c:	18e1      	adds	r1, r4, r3
 800af0e:	1c5a      	adds	r2, r3, #1
 800af10:	2030      	movs	r0, #48	@ 0x30
 800af12:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800af16:	4422      	add	r2, r4
 800af18:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800af1c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800af20:	3302      	adds	r3, #2
 800af22:	e7c7      	b.n	800aeb4 <_printf_common+0x58>
 800af24:	2301      	movs	r3, #1
 800af26:	4622      	mov	r2, r4
 800af28:	4641      	mov	r1, r8
 800af2a:	4638      	mov	r0, r7
 800af2c:	47c8      	blx	r9
 800af2e:	3001      	adds	r0, #1
 800af30:	d0e6      	beq.n	800af00 <_printf_common+0xa4>
 800af32:	3601      	adds	r6, #1
 800af34:	e7d9      	b.n	800aeea <_printf_common+0x8e>
	...

0800af38 <_printf_i>:
 800af38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800af3c:	7e0f      	ldrb	r7, [r1, #24]
 800af3e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800af40:	2f78      	cmp	r7, #120	@ 0x78
 800af42:	4691      	mov	r9, r2
 800af44:	4680      	mov	r8, r0
 800af46:	460c      	mov	r4, r1
 800af48:	469a      	mov	sl, r3
 800af4a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800af4e:	d807      	bhi.n	800af60 <_printf_i+0x28>
 800af50:	2f62      	cmp	r7, #98	@ 0x62
 800af52:	d80a      	bhi.n	800af6a <_printf_i+0x32>
 800af54:	2f00      	cmp	r7, #0
 800af56:	f000 80d1 	beq.w	800b0fc <_printf_i+0x1c4>
 800af5a:	2f58      	cmp	r7, #88	@ 0x58
 800af5c:	f000 80b8 	beq.w	800b0d0 <_printf_i+0x198>
 800af60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800af64:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800af68:	e03a      	b.n	800afe0 <_printf_i+0xa8>
 800af6a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800af6e:	2b15      	cmp	r3, #21
 800af70:	d8f6      	bhi.n	800af60 <_printf_i+0x28>
 800af72:	a101      	add	r1, pc, #4	@ (adr r1, 800af78 <_printf_i+0x40>)
 800af74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800af78:	0800afd1 	.word	0x0800afd1
 800af7c:	0800afe5 	.word	0x0800afe5
 800af80:	0800af61 	.word	0x0800af61
 800af84:	0800af61 	.word	0x0800af61
 800af88:	0800af61 	.word	0x0800af61
 800af8c:	0800af61 	.word	0x0800af61
 800af90:	0800afe5 	.word	0x0800afe5
 800af94:	0800af61 	.word	0x0800af61
 800af98:	0800af61 	.word	0x0800af61
 800af9c:	0800af61 	.word	0x0800af61
 800afa0:	0800af61 	.word	0x0800af61
 800afa4:	0800b0e3 	.word	0x0800b0e3
 800afa8:	0800b00f 	.word	0x0800b00f
 800afac:	0800b09d 	.word	0x0800b09d
 800afb0:	0800af61 	.word	0x0800af61
 800afb4:	0800af61 	.word	0x0800af61
 800afb8:	0800b105 	.word	0x0800b105
 800afbc:	0800af61 	.word	0x0800af61
 800afc0:	0800b00f 	.word	0x0800b00f
 800afc4:	0800af61 	.word	0x0800af61
 800afc8:	0800af61 	.word	0x0800af61
 800afcc:	0800b0a5 	.word	0x0800b0a5
 800afd0:	6833      	ldr	r3, [r6, #0]
 800afd2:	1d1a      	adds	r2, r3, #4
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	6032      	str	r2, [r6, #0]
 800afd8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800afdc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800afe0:	2301      	movs	r3, #1
 800afe2:	e09c      	b.n	800b11e <_printf_i+0x1e6>
 800afe4:	6833      	ldr	r3, [r6, #0]
 800afe6:	6820      	ldr	r0, [r4, #0]
 800afe8:	1d19      	adds	r1, r3, #4
 800afea:	6031      	str	r1, [r6, #0]
 800afec:	0606      	lsls	r6, r0, #24
 800afee:	d501      	bpl.n	800aff4 <_printf_i+0xbc>
 800aff0:	681d      	ldr	r5, [r3, #0]
 800aff2:	e003      	b.n	800affc <_printf_i+0xc4>
 800aff4:	0645      	lsls	r5, r0, #25
 800aff6:	d5fb      	bpl.n	800aff0 <_printf_i+0xb8>
 800aff8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800affc:	2d00      	cmp	r5, #0
 800affe:	da03      	bge.n	800b008 <_printf_i+0xd0>
 800b000:	232d      	movs	r3, #45	@ 0x2d
 800b002:	426d      	negs	r5, r5
 800b004:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b008:	4858      	ldr	r0, [pc, #352]	@ (800b16c <_printf_i+0x234>)
 800b00a:	230a      	movs	r3, #10
 800b00c:	e011      	b.n	800b032 <_printf_i+0xfa>
 800b00e:	6821      	ldr	r1, [r4, #0]
 800b010:	6833      	ldr	r3, [r6, #0]
 800b012:	0608      	lsls	r0, r1, #24
 800b014:	f853 5b04 	ldr.w	r5, [r3], #4
 800b018:	d402      	bmi.n	800b020 <_printf_i+0xe8>
 800b01a:	0649      	lsls	r1, r1, #25
 800b01c:	bf48      	it	mi
 800b01e:	b2ad      	uxthmi	r5, r5
 800b020:	2f6f      	cmp	r7, #111	@ 0x6f
 800b022:	4852      	ldr	r0, [pc, #328]	@ (800b16c <_printf_i+0x234>)
 800b024:	6033      	str	r3, [r6, #0]
 800b026:	bf14      	ite	ne
 800b028:	230a      	movne	r3, #10
 800b02a:	2308      	moveq	r3, #8
 800b02c:	2100      	movs	r1, #0
 800b02e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b032:	6866      	ldr	r6, [r4, #4]
 800b034:	60a6      	str	r6, [r4, #8]
 800b036:	2e00      	cmp	r6, #0
 800b038:	db05      	blt.n	800b046 <_printf_i+0x10e>
 800b03a:	6821      	ldr	r1, [r4, #0]
 800b03c:	432e      	orrs	r6, r5
 800b03e:	f021 0104 	bic.w	r1, r1, #4
 800b042:	6021      	str	r1, [r4, #0]
 800b044:	d04b      	beq.n	800b0de <_printf_i+0x1a6>
 800b046:	4616      	mov	r6, r2
 800b048:	fbb5 f1f3 	udiv	r1, r5, r3
 800b04c:	fb03 5711 	mls	r7, r3, r1, r5
 800b050:	5dc7      	ldrb	r7, [r0, r7]
 800b052:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b056:	462f      	mov	r7, r5
 800b058:	42bb      	cmp	r3, r7
 800b05a:	460d      	mov	r5, r1
 800b05c:	d9f4      	bls.n	800b048 <_printf_i+0x110>
 800b05e:	2b08      	cmp	r3, #8
 800b060:	d10b      	bne.n	800b07a <_printf_i+0x142>
 800b062:	6823      	ldr	r3, [r4, #0]
 800b064:	07df      	lsls	r7, r3, #31
 800b066:	d508      	bpl.n	800b07a <_printf_i+0x142>
 800b068:	6923      	ldr	r3, [r4, #16]
 800b06a:	6861      	ldr	r1, [r4, #4]
 800b06c:	4299      	cmp	r1, r3
 800b06e:	bfde      	ittt	le
 800b070:	2330      	movle	r3, #48	@ 0x30
 800b072:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b076:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b07a:	1b92      	subs	r2, r2, r6
 800b07c:	6122      	str	r2, [r4, #16]
 800b07e:	f8cd a000 	str.w	sl, [sp]
 800b082:	464b      	mov	r3, r9
 800b084:	aa03      	add	r2, sp, #12
 800b086:	4621      	mov	r1, r4
 800b088:	4640      	mov	r0, r8
 800b08a:	f7ff fee7 	bl	800ae5c <_printf_common>
 800b08e:	3001      	adds	r0, #1
 800b090:	d14a      	bne.n	800b128 <_printf_i+0x1f0>
 800b092:	f04f 30ff 	mov.w	r0, #4294967295
 800b096:	b004      	add	sp, #16
 800b098:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b09c:	6823      	ldr	r3, [r4, #0]
 800b09e:	f043 0320 	orr.w	r3, r3, #32
 800b0a2:	6023      	str	r3, [r4, #0]
 800b0a4:	4832      	ldr	r0, [pc, #200]	@ (800b170 <_printf_i+0x238>)
 800b0a6:	2778      	movs	r7, #120	@ 0x78
 800b0a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b0ac:	6823      	ldr	r3, [r4, #0]
 800b0ae:	6831      	ldr	r1, [r6, #0]
 800b0b0:	061f      	lsls	r7, r3, #24
 800b0b2:	f851 5b04 	ldr.w	r5, [r1], #4
 800b0b6:	d402      	bmi.n	800b0be <_printf_i+0x186>
 800b0b8:	065f      	lsls	r7, r3, #25
 800b0ba:	bf48      	it	mi
 800b0bc:	b2ad      	uxthmi	r5, r5
 800b0be:	6031      	str	r1, [r6, #0]
 800b0c0:	07d9      	lsls	r1, r3, #31
 800b0c2:	bf44      	itt	mi
 800b0c4:	f043 0320 	orrmi.w	r3, r3, #32
 800b0c8:	6023      	strmi	r3, [r4, #0]
 800b0ca:	b11d      	cbz	r5, 800b0d4 <_printf_i+0x19c>
 800b0cc:	2310      	movs	r3, #16
 800b0ce:	e7ad      	b.n	800b02c <_printf_i+0xf4>
 800b0d0:	4826      	ldr	r0, [pc, #152]	@ (800b16c <_printf_i+0x234>)
 800b0d2:	e7e9      	b.n	800b0a8 <_printf_i+0x170>
 800b0d4:	6823      	ldr	r3, [r4, #0]
 800b0d6:	f023 0320 	bic.w	r3, r3, #32
 800b0da:	6023      	str	r3, [r4, #0]
 800b0dc:	e7f6      	b.n	800b0cc <_printf_i+0x194>
 800b0de:	4616      	mov	r6, r2
 800b0e0:	e7bd      	b.n	800b05e <_printf_i+0x126>
 800b0e2:	6833      	ldr	r3, [r6, #0]
 800b0e4:	6825      	ldr	r5, [r4, #0]
 800b0e6:	6961      	ldr	r1, [r4, #20]
 800b0e8:	1d18      	adds	r0, r3, #4
 800b0ea:	6030      	str	r0, [r6, #0]
 800b0ec:	062e      	lsls	r6, r5, #24
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	d501      	bpl.n	800b0f6 <_printf_i+0x1be>
 800b0f2:	6019      	str	r1, [r3, #0]
 800b0f4:	e002      	b.n	800b0fc <_printf_i+0x1c4>
 800b0f6:	0668      	lsls	r0, r5, #25
 800b0f8:	d5fb      	bpl.n	800b0f2 <_printf_i+0x1ba>
 800b0fa:	8019      	strh	r1, [r3, #0]
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	6123      	str	r3, [r4, #16]
 800b100:	4616      	mov	r6, r2
 800b102:	e7bc      	b.n	800b07e <_printf_i+0x146>
 800b104:	6833      	ldr	r3, [r6, #0]
 800b106:	1d1a      	adds	r2, r3, #4
 800b108:	6032      	str	r2, [r6, #0]
 800b10a:	681e      	ldr	r6, [r3, #0]
 800b10c:	6862      	ldr	r2, [r4, #4]
 800b10e:	2100      	movs	r1, #0
 800b110:	4630      	mov	r0, r6
 800b112:	f7f5 f8fd 	bl	8000310 <memchr>
 800b116:	b108      	cbz	r0, 800b11c <_printf_i+0x1e4>
 800b118:	1b80      	subs	r0, r0, r6
 800b11a:	6060      	str	r0, [r4, #4]
 800b11c:	6863      	ldr	r3, [r4, #4]
 800b11e:	6123      	str	r3, [r4, #16]
 800b120:	2300      	movs	r3, #0
 800b122:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b126:	e7aa      	b.n	800b07e <_printf_i+0x146>
 800b128:	6923      	ldr	r3, [r4, #16]
 800b12a:	4632      	mov	r2, r6
 800b12c:	4649      	mov	r1, r9
 800b12e:	4640      	mov	r0, r8
 800b130:	47d0      	blx	sl
 800b132:	3001      	adds	r0, #1
 800b134:	d0ad      	beq.n	800b092 <_printf_i+0x15a>
 800b136:	6823      	ldr	r3, [r4, #0]
 800b138:	079b      	lsls	r3, r3, #30
 800b13a:	d413      	bmi.n	800b164 <_printf_i+0x22c>
 800b13c:	68e0      	ldr	r0, [r4, #12]
 800b13e:	9b03      	ldr	r3, [sp, #12]
 800b140:	4298      	cmp	r0, r3
 800b142:	bfb8      	it	lt
 800b144:	4618      	movlt	r0, r3
 800b146:	e7a6      	b.n	800b096 <_printf_i+0x15e>
 800b148:	2301      	movs	r3, #1
 800b14a:	4632      	mov	r2, r6
 800b14c:	4649      	mov	r1, r9
 800b14e:	4640      	mov	r0, r8
 800b150:	47d0      	blx	sl
 800b152:	3001      	adds	r0, #1
 800b154:	d09d      	beq.n	800b092 <_printf_i+0x15a>
 800b156:	3501      	adds	r5, #1
 800b158:	68e3      	ldr	r3, [r4, #12]
 800b15a:	9903      	ldr	r1, [sp, #12]
 800b15c:	1a5b      	subs	r3, r3, r1
 800b15e:	42ab      	cmp	r3, r5
 800b160:	dcf2      	bgt.n	800b148 <_printf_i+0x210>
 800b162:	e7eb      	b.n	800b13c <_printf_i+0x204>
 800b164:	2500      	movs	r5, #0
 800b166:	f104 0619 	add.w	r6, r4, #25
 800b16a:	e7f5      	b.n	800b158 <_printf_i+0x220>
 800b16c:	0800b485 	.word	0x0800b485
 800b170:	0800b496 	.word	0x0800b496

0800b174 <__sflush_r>:
 800b174:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b178:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b17c:	0716      	lsls	r6, r2, #28
 800b17e:	4605      	mov	r5, r0
 800b180:	460c      	mov	r4, r1
 800b182:	d454      	bmi.n	800b22e <__sflush_r+0xba>
 800b184:	684b      	ldr	r3, [r1, #4]
 800b186:	2b00      	cmp	r3, #0
 800b188:	dc02      	bgt.n	800b190 <__sflush_r+0x1c>
 800b18a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	dd48      	ble.n	800b222 <__sflush_r+0xae>
 800b190:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b192:	2e00      	cmp	r6, #0
 800b194:	d045      	beq.n	800b222 <__sflush_r+0xae>
 800b196:	2300      	movs	r3, #0
 800b198:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b19c:	682f      	ldr	r7, [r5, #0]
 800b19e:	6a21      	ldr	r1, [r4, #32]
 800b1a0:	602b      	str	r3, [r5, #0]
 800b1a2:	d030      	beq.n	800b206 <__sflush_r+0x92>
 800b1a4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b1a6:	89a3      	ldrh	r3, [r4, #12]
 800b1a8:	0759      	lsls	r1, r3, #29
 800b1aa:	d505      	bpl.n	800b1b8 <__sflush_r+0x44>
 800b1ac:	6863      	ldr	r3, [r4, #4]
 800b1ae:	1ad2      	subs	r2, r2, r3
 800b1b0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b1b2:	b10b      	cbz	r3, 800b1b8 <__sflush_r+0x44>
 800b1b4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b1b6:	1ad2      	subs	r2, r2, r3
 800b1b8:	2300      	movs	r3, #0
 800b1ba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b1bc:	6a21      	ldr	r1, [r4, #32]
 800b1be:	4628      	mov	r0, r5
 800b1c0:	47b0      	blx	r6
 800b1c2:	1c43      	adds	r3, r0, #1
 800b1c4:	89a3      	ldrh	r3, [r4, #12]
 800b1c6:	d106      	bne.n	800b1d6 <__sflush_r+0x62>
 800b1c8:	6829      	ldr	r1, [r5, #0]
 800b1ca:	291d      	cmp	r1, #29
 800b1cc:	d82b      	bhi.n	800b226 <__sflush_r+0xb2>
 800b1ce:	4a2a      	ldr	r2, [pc, #168]	@ (800b278 <__sflush_r+0x104>)
 800b1d0:	40ca      	lsrs	r2, r1
 800b1d2:	07d6      	lsls	r6, r2, #31
 800b1d4:	d527      	bpl.n	800b226 <__sflush_r+0xb2>
 800b1d6:	2200      	movs	r2, #0
 800b1d8:	6062      	str	r2, [r4, #4]
 800b1da:	04d9      	lsls	r1, r3, #19
 800b1dc:	6922      	ldr	r2, [r4, #16]
 800b1de:	6022      	str	r2, [r4, #0]
 800b1e0:	d504      	bpl.n	800b1ec <__sflush_r+0x78>
 800b1e2:	1c42      	adds	r2, r0, #1
 800b1e4:	d101      	bne.n	800b1ea <__sflush_r+0x76>
 800b1e6:	682b      	ldr	r3, [r5, #0]
 800b1e8:	b903      	cbnz	r3, 800b1ec <__sflush_r+0x78>
 800b1ea:	6560      	str	r0, [r4, #84]	@ 0x54
 800b1ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b1ee:	602f      	str	r7, [r5, #0]
 800b1f0:	b1b9      	cbz	r1, 800b222 <__sflush_r+0xae>
 800b1f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b1f6:	4299      	cmp	r1, r3
 800b1f8:	d002      	beq.n	800b200 <__sflush_r+0x8c>
 800b1fa:	4628      	mov	r0, r5
 800b1fc:	f7ff fbf4 	bl	800a9e8 <_free_r>
 800b200:	2300      	movs	r3, #0
 800b202:	6363      	str	r3, [r4, #52]	@ 0x34
 800b204:	e00d      	b.n	800b222 <__sflush_r+0xae>
 800b206:	2301      	movs	r3, #1
 800b208:	4628      	mov	r0, r5
 800b20a:	47b0      	blx	r6
 800b20c:	4602      	mov	r2, r0
 800b20e:	1c50      	adds	r0, r2, #1
 800b210:	d1c9      	bne.n	800b1a6 <__sflush_r+0x32>
 800b212:	682b      	ldr	r3, [r5, #0]
 800b214:	2b00      	cmp	r3, #0
 800b216:	d0c6      	beq.n	800b1a6 <__sflush_r+0x32>
 800b218:	2b1d      	cmp	r3, #29
 800b21a:	d001      	beq.n	800b220 <__sflush_r+0xac>
 800b21c:	2b16      	cmp	r3, #22
 800b21e:	d11e      	bne.n	800b25e <__sflush_r+0xea>
 800b220:	602f      	str	r7, [r5, #0]
 800b222:	2000      	movs	r0, #0
 800b224:	e022      	b.n	800b26c <__sflush_r+0xf8>
 800b226:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b22a:	b21b      	sxth	r3, r3
 800b22c:	e01b      	b.n	800b266 <__sflush_r+0xf2>
 800b22e:	690f      	ldr	r7, [r1, #16]
 800b230:	2f00      	cmp	r7, #0
 800b232:	d0f6      	beq.n	800b222 <__sflush_r+0xae>
 800b234:	0793      	lsls	r3, r2, #30
 800b236:	680e      	ldr	r6, [r1, #0]
 800b238:	bf08      	it	eq
 800b23a:	694b      	ldreq	r3, [r1, #20]
 800b23c:	600f      	str	r7, [r1, #0]
 800b23e:	bf18      	it	ne
 800b240:	2300      	movne	r3, #0
 800b242:	eba6 0807 	sub.w	r8, r6, r7
 800b246:	608b      	str	r3, [r1, #8]
 800b248:	f1b8 0f00 	cmp.w	r8, #0
 800b24c:	dde9      	ble.n	800b222 <__sflush_r+0xae>
 800b24e:	6a21      	ldr	r1, [r4, #32]
 800b250:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b252:	4643      	mov	r3, r8
 800b254:	463a      	mov	r2, r7
 800b256:	4628      	mov	r0, r5
 800b258:	47b0      	blx	r6
 800b25a:	2800      	cmp	r0, #0
 800b25c:	dc08      	bgt.n	800b270 <__sflush_r+0xfc>
 800b25e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b262:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b266:	81a3      	strh	r3, [r4, #12]
 800b268:	f04f 30ff 	mov.w	r0, #4294967295
 800b26c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b270:	4407      	add	r7, r0
 800b272:	eba8 0800 	sub.w	r8, r8, r0
 800b276:	e7e7      	b.n	800b248 <__sflush_r+0xd4>
 800b278:	20400001 	.word	0x20400001

0800b27c <_fflush_r>:
 800b27c:	b538      	push	{r3, r4, r5, lr}
 800b27e:	690b      	ldr	r3, [r1, #16]
 800b280:	4605      	mov	r5, r0
 800b282:	460c      	mov	r4, r1
 800b284:	b913      	cbnz	r3, 800b28c <_fflush_r+0x10>
 800b286:	2500      	movs	r5, #0
 800b288:	4628      	mov	r0, r5
 800b28a:	bd38      	pop	{r3, r4, r5, pc}
 800b28c:	b118      	cbz	r0, 800b296 <_fflush_r+0x1a>
 800b28e:	6a03      	ldr	r3, [r0, #32]
 800b290:	b90b      	cbnz	r3, 800b296 <_fflush_r+0x1a>
 800b292:	f7ff f9af 	bl	800a5f4 <__sinit>
 800b296:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d0f3      	beq.n	800b286 <_fflush_r+0xa>
 800b29e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b2a0:	07d0      	lsls	r0, r2, #31
 800b2a2:	d404      	bmi.n	800b2ae <_fflush_r+0x32>
 800b2a4:	0599      	lsls	r1, r3, #22
 800b2a6:	d402      	bmi.n	800b2ae <_fflush_r+0x32>
 800b2a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b2aa:	f7ff fb9a 	bl	800a9e2 <__retarget_lock_acquire_recursive>
 800b2ae:	4628      	mov	r0, r5
 800b2b0:	4621      	mov	r1, r4
 800b2b2:	f7ff ff5f 	bl	800b174 <__sflush_r>
 800b2b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b2b8:	07da      	lsls	r2, r3, #31
 800b2ba:	4605      	mov	r5, r0
 800b2bc:	d4e4      	bmi.n	800b288 <_fflush_r+0xc>
 800b2be:	89a3      	ldrh	r3, [r4, #12]
 800b2c0:	059b      	lsls	r3, r3, #22
 800b2c2:	d4e1      	bmi.n	800b288 <_fflush_r+0xc>
 800b2c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b2c6:	f7ff fb8d 	bl	800a9e4 <__retarget_lock_release_recursive>
 800b2ca:	e7dd      	b.n	800b288 <_fflush_r+0xc>

0800b2cc <__swhatbuf_r>:
 800b2cc:	b570      	push	{r4, r5, r6, lr}
 800b2ce:	460c      	mov	r4, r1
 800b2d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b2d4:	2900      	cmp	r1, #0
 800b2d6:	b096      	sub	sp, #88	@ 0x58
 800b2d8:	4615      	mov	r5, r2
 800b2da:	461e      	mov	r6, r3
 800b2dc:	da0d      	bge.n	800b2fa <__swhatbuf_r+0x2e>
 800b2de:	89a3      	ldrh	r3, [r4, #12]
 800b2e0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b2e4:	f04f 0100 	mov.w	r1, #0
 800b2e8:	bf14      	ite	ne
 800b2ea:	2340      	movne	r3, #64	@ 0x40
 800b2ec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b2f0:	2000      	movs	r0, #0
 800b2f2:	6031      	str	r1, [r6, #0]
 800b2f4:	602b      	str	r3, [r5, #0]
 800b2f6:	b016      	add	sp, #88	@ 0x58
 800b2f8:	bd70      	pop	{r4, r5, r6, pc}
 800b2fa:	466a      	mov	r2, sp
 800b2fc:	f000 f848 	bl	800b390 <_fstat_r>
 800b300:	2800      	cmp	r0, #0
 800b302:	dbec      	blt.n	800b2de <__swhatbuf_r+0x12>
 800b304:	9901      	ldr	r1, [sp, #4]
 800b306:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b30a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b30e:	4259      	negs	r1, r3
 800b310:	4159      	adcs	r1, r3
 800b312:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b316:	e7eb      	b.n	800b2f0 <__swhatbuf_r+0x24>

0800b318 <__smakebuf_r>:
 800b318:	898b      	ldrh	r3, [r1, #12]
 800b31a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b31c:	079d      	lsls	r5, r3, #30
 800b31e:	4606      	mov	r6, r0
 800b320:	460c      	mov	r4, r1
 800b322:	d507      	bpl.n	800b334 <__smakebuf_r+0x1c>
 800b324:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b328:	6023      	str	r3, [r4, #0]
 800b32a:	6123      	str	r3, [r4, #16]
 800b32c:	2301      	movs	r3, #1
 800b32e:	6163      	str	r3, [r4, #20]
 800b330:	b003      	add	sp, #12
 800b332:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b334:	ab01      	add	r3, sp, #4
 800b336:	466a      	mov	r2, sp
 800b338:	f7ff ffc8 	bl	800b2cc <__swhatbuf_r>
 800b33c:	9f00      	ldr	r7, [sp, #0]
 800b33e:	4605      	mov	r5, r0
 800b340:	4639      	mov	r1, r7
 800b342:	4630      	mov	r0, r6
 800b344:	f7ff fbbc 	bl	800aac0 <_malloc_r>
 800b348:	b948      	cbnz	r0, 800b35e <__smakebuf_r+0x46>
 800b34a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b34e:	059a      	lsls	r2, r3, #22
 800b350:	d4ee      	bmi.n	800b330 <__smakebuf_r+0x18>
 800b352:	f023 0303 	bic.w	r3, r3, #3
 800b356:	f043 0302 	orr.w	r3, r3, #2
 800b35a:	81a3      	strh	r3, [r4, #12]
 800b35c:	e7e2      	b.n	800b324 <__smakebuf_r+0xc>
 800b35e:	89a3      	ldrh	r3, [r4, #12]
 800b360:	6020      	str	r0, [r4, #0]
 800b362:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b366:	81a3      	strh	r3, [r4, #12]
 800b368:	9b01      	ldr	r3, [sp, #4]
 800b36a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b36e:	b15b      	cbz	r3, 800b388 <__smakebuf_r+0x70>
 800b370:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b374:	4630      	mov	r0, r6
 800b376:	f000 f81d 	bl	800b3b4 <_isatty_r>
 800b37a:	b128      	cbz	r0, 800b388 <__smakebuf_r+0x70>
 800b37c:	89a3      	ldrh	r3, [r4, #12]
 800b37e:	f023 0303 	bic.w	r3, r3, #3
 800b382:	f043 0301 	orr.w	r3, r3, #1
 800b386:	81a3      	strh	r3, [r4, #12]
 800b388:	89a3      	ldrh	r3, [r4, #12]
 800b38a:	431d      	orrs	r5, r3
 800b38c:	81a5      	strh	r5, [r4, #12]
 800b38e:	e7cf      	b.n	800b330 <__smakebuf_r+0x18>

0800b390 <_fstat_r>:
 800b390:	b538      	push	{r3, r4, r5, lr}
 800b392:	4d07      	ldr	r5, [pc, #28]	@ (800b3b0 <_fstat_r+0x20>)
 800b394:	2300      	movs	r3, #0
 800b396:	4604      	mov	r4, r0
 800b398:	4608      	mov	r0, r1
 800b39a:	4611      	mov	r1, r2
 800b39c:	602b      	str	r3, [r5, #0]
 800b39e:	f7f5 ff1e 	bl	80011de <_fstat>
 800b3a2:	1c43      	adds	r3, r0, #1
 800b3a4:	d102      	bne.n	800b3ac <_fstat_r+0x1c>
 800b3a6:	682b      	ldr	r3, [r5, #0]
 800b3a8:	b103      	cbz	r3, 800b3ac <_fstat_r+0x1c>
 800b3aa:	6023      	str	r3, [r4, #0]
 800b3ac:	bd38      	pop	{r3, r4, r5, pc}
 800b3ae:	bf00      	nop
 800b3b0:	24000594 	.word	0x24000594

0800b3b4 <_isatty_r>:
 800b3b4:	b538      	push	{r3, r4, r5, lr}
 800b3b6:	4d06      	ldr	r5, [pc, #24]	@ (800b3d0 <_isatty_r+0x1c>)
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	4604      	mov	r4, r0
 800b3bc:	4608      	mov	r0, r1
 800b3be:	602b      	str	r3, [r5, #0]
 800b3c0:	f7f5 ff1d 	bl	80011fe <_isatty>
 800b3c4:	1c43      	adds	r3, r0, #1
 800b3c6:	d102      	bne.n	800b3ce <_isatty_r+0x1a>
 800b3c8:	682b      	ldr	r3, [r5, #0]
 800b3ca:	b103      	cbz	r3, 800b3ce <_isatty_r+0x1a>
 800b3cc:	6023      	str	r3, [r4, #0]
 800b3ce:	bd38      	pop	{r3, r4, r5, pc}
 800b3d0:	24000594 	.word	0x24000594

0800b3d4 <_sbrk_r>:
 800b3d4:	b538      	push	{r3, r4, r5, lr}
 800b3d6:	4d06      	ldr	r5, [pc, #24]	@ (800b3f0 <_sbrk_r+0x1c>)
 800b3d8:	2300      	movs	r3, #0
 800b3da:	4604      	mov	r4, r0
 800b3dc:	4608      	mov	r0, r1
 800b3de:	602b      	str	r3, [r5, #0]
 800b3e0:	f7f5 ff26 	bl	8001230 <_sbrk>
 800b3e4:	1c43      	adds	r3, r0, #1
 800b3e6:	d102      	bne.n	800b3ee <_sbrk_r+0x1a>
 800b3e8:	682b      	ldr	r3, [r5, #0]
 800b3ea:	b103      	cbz	r3, 800b3ee <_sbrk_r+0x1a>
 800b3ec:	6023      	str	r3, [r4, #0]
 800b3ee:	bd38      	pop	{r3, r4, r5, pc}
 800b3f0:	24000594 	.word	0x24000594

0800b3f4 <_init>:
 800b3f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3f6:	bf00      	nop
 800b3f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b3fa:	bc08      	pop	{r3}
 800b3fc:	469e      	mov	lr, r3
 800b3fe:	4770      	bx	lr

0800b400 <_fini>:
 800b400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b402:	bf00      	nop
 800b404:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b406:	bc08      	pop	{r3}
 800b408:	469e      	mov	lr, r3
 800b40a:	4770      	bx	lr
