[2021-09-09 09:46:03,046]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-09-09 09:46:03,047]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:46:36,354]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; ".

Peak memory: 30453760 bytes

[2021-09-09 09:46:36,355]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:46:37,273]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.06 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.06 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.50 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 49270784 bytes

[2021-09-09 09:46:37,340]mapper_test.py:156:[INFO]: area: 10315 level: 10
[2021-09-09 09:46:37,340]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:46:43,527]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :16722
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :16722
score:100
	Report mapping result:
		klut_size()     :27244
		klut.num_gates():16731
		max delay       :10
		max area        :16722
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :336
		LUT fanins:3	 numbers :196
		LUT fanins:4	 numbers :16198
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 153788416 bytes

[2021-09-09 09:46:43,528]mapper_test.py:220:[INFO]: area: 16731 level: 10
[2021-09-09 11:38:23,001]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-09-09 11:38:23,001]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:38:56,174]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; ".

Peak memory: 30351360 bytes

[2021-09-09 11:38:56,175]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:38:57,069]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.06 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.06 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.50 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 49221632 bytes

[2021-09-09 11:38:57,134]mapper_test.py:156:[INFO]: area: 10315 level: 10
[2021-09-09 11:38:57,135]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:39:15,663]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :16722
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :17787
score:100
	Report mapping result:
		klut_size()     :28305
		klut.num_gates():17792
		max delay       :9
		max area        :17787
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :497
		LUT fanins:3	 numbers :266
		LUT fanins:4	 numbers :17028
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 209600512 bytes

[2021-09-09 11:39:15,664]mapper_test.py:220:[INFO]: area: 17792 level: 9
[2021-09-09 13:09:11,228]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-09-09 13:09:11,228]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:09:44,347]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; ".

Peak memory: 30519296 bytes

[2021-09-09 13:09:44,347]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:09:45,215]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.06 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.06 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.49 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48562176 bytes

[2021-09-09 13:09:45,282]mapper_test.py:156:[INFO]: area: 10315 level: 10
[2021-09-09 13:09:45,283]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:10:03,423]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :16718
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17778
score:100
	Report mapping result:
		klut_size()     :27240
		klut.num_gates():16727
		max delay       :10
		max area        :16718
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :343
		LUT fanins:3	 numbers :200
		LUT fanins:4	 numbers :16183
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 209498112 bytes

[2021-09-09 13:10:03,424]mapper_test.py:220:[INFO]: area: 16727 level: 10
[2021-09-09 14:58:30,391]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-09-09 14:58:30,392]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:58:30,392]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:58:31,363]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.06 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.06 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.03 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.03 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.10 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.10 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.03 sec
Total time =     0.55 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48861184 bytes

[2021-09-09 14:58:31,428]mapper_test.py:156:[INFO]: area: 10315 level: 10
[2021-09-09 14:58:31,428]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:58:51,759]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :18355
score:100
	Report mapping result:
		klut_size()     :28872
		klut.num_gates():18359
		max delay       :9
		max area        :18355
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2629
		LUT fanins:3	 numbers :10044
		LUT fanins:4	 numbers :5685
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 209666048 bytes

[2021-09-09 14:58:51,760]mapper_test.py:220:[INFO]: area: 18359 level: 9
[2021-09-09 15:27:33,377]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-09-09 15:27:33,377]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:27:33,378]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:27:34,337]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.06 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.06 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.03 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.03 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.10 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.10 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.54 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48787456 bytes

[2021-09-09 15:27:34,404]mapper_test.py:156:[INFO]: area: 10315 level: 10
[2021-09-09 15:27:34,404]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:27:54,778]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :18355
score:100
	Report mapping result:
		klut_size()     :28872
		klut.num_gates():18359
		max delay       :9
		max area        :18355
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2629
		LUT fanins:3	 numbers :10044
		LUT fanins:4	 numbers :5685
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 209518592 bytes

[2021-09-09 15:27:54,778]mapper_test.py:220:[INFO]: area: 18359 level: 9
[2021-09-09 16:05:35,690]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-09-09 16:05:35,691]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:05:35,691]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:05:36,661]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.06 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.06 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.03 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.03 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.10 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.10 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.54 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48836608 bytes

[2021-09-09 16:05:36,726]mapper_test.py:156:[INFO]: area: 10315 level: 10
[2021-09-09 16:05:36,727]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:05:57,135]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :18355
score:100
	Report mapping result:
		klut_size()     :28872
		klut.num_gates():18359
		max delay       :9
		max area        :18355
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2629
		LUT fanins:3	 numbers :10044
		LUT fanins:4	 numbers :5685
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 209678336 bytes

[2021-09-09 16:05:57,135]mapper_test.py:220:[INFO]: area: 18359 level: 9
[2021-09-09 16:40:16,979]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-09-09 16:40:16,979]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:40:16,980]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:40:17,985]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.06 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.06 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.03 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.03 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.10 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.10 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.54 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 49000448 bytes

[2021-09-09 16:40:18,051]mapper_test.py:156:[INFO]: area: 10315 level: 10
[2021-09-09 16:40:18,052]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:40:38,459]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :18355
score:100
	Report mapping result:
		klut_size()     :28872
		klut.num_gates():18359
		max delay       :9
		max area        :18355
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2629
		LUT fanins:3	 numbers :10044
		LUT fanins:4	 numbers :5685
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 209555456 bytes

[2021-09-09 16:40:38,460]mapper_test.py:220:[INFO]: area: 18359 level: 9
[2021-09-09 17:16:50,924]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-09-09 17:16:50,926]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:16:50,926]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:16:51,937]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.07 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.07 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.07 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.03 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.03 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.10 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.03 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.10 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.03 sec
Total time =     0.57 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48713728 bytes

[2021-09-09 17:16:52,003]mapper_test.py:156:[INFO]: area: 10315 level: 10
[2021-09-09 17:16:52,003]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:17:12,153]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :18355
score:100
	Report mapping result:
		klut_size()     :28872
		klut.num_gates():18359
		max delay       :9
		max area        :18355
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2629
		LUT fanins:3	 numbers :10044
		LUT fanins:4	 numbers :5685
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 209555456 bytes

[2021-09-09 17:17:12,154]mapper_test.py:220:[INFO]: area: 18359 level: 9
[2021-09-13 23:23:29,895]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-09-13 23:23:29,896]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:23:29,897]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:23:30,864]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.06 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.07 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.07 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.03 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.52 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48619520 bytes

[2021-09-13 23:23:30,929]mapper_test.py:156:[INFO]: area: 10315 level: 10
[2021-09-13 23:23:30,929]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:23:46,789]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:19
	current map manager:
		current min nodes:37837
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :19251
score:100
	Report mapping result:
		klut_size()     :29594
		klut.num_gates():19081
		max delay       :9
		max area        :19251
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2847
		LUT fanins:3	 numbers :10478
		LUT fanins:4	 numbers :5755
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 187432960 bytes

[2021-09-13 23:23:46,790]mapper_test.py:220:[INFO]: area: 19081 level: 9
[2021-09-13 23:40:54,649]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-09-13 23:40:54,650]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:40:54,650]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:40:55,549]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.06 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.47 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48353280 bytes

[2021-09-13 23:40:55,616]mapper_test.py:156:[INFO]: area: 10315 level: 10
[2021-09-13 23:40:55,617]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:41:01,588]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
	Report mapping result:
		klut_size()     :27674
		klut.num_gates():17161
		max delay       :10
		max area        :17153
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2207
		LUT fanins:3	 numbers :9663
		LUT fanins:4	 numbers :5290
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 150736896 bytes

[2021-09-13 23:41:01,588]mapper_test.py:220:[INFO]: area: 17161 level: 10
[2021-09-14 08:52:36,460]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-09-14 08:52:36,460]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:52:36,460]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:52:37,337]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.06 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.48 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48230400 bytes

[2021-09-14 08:52:37,402]mapper_test.py:156:[INFO]: area: 10315 level: 10
[2021-09-14 08:52:37,402]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:52:55,171]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :18355
score:100
	Report mapping result:
		klut_size()     :28872
		klut.num_gates():18359
		max delay       :9
		max area        :18355
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2629
		LUT fanins:3	 numbers :10044
		LUT fanins:4	 numbers :5685
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 209584128 bytes

[2021-09-14 08:52:55,172]mapper_test.py:220:[INFO]: area: 18359 level: 9
[2021-09-14 09:19:51,512]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-09-14 09:19:51,513]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:19:51,513]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:19:52,393]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.06 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.10 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.48 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48467968 bytes

[2021-09-14 09:19:52,461]mapper_test.py:156:[INFO]: area: 10315 level: 10
[2021-09-14 09:19:52,461]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:19:58,586]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
	Report mapping result:
		klut_size()     :27674
		klut.num_gates():17161
		max delay       :10
		max area        :17153
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2207
		LUT fanins:3	 numbers :9663
		LUT fanins:4	 numbers :5290
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 153591808 bytes

[2021-09-14 09:19:58,587]mapper_test.py:220:[INFO]: area: 17161 level: 10
[2021-09-15 15:27:16,157]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-09-15 15:27:16,157]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:27:16,158]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:27:16,987]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.08 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.08 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.44 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48664576 bytes

[2021-09-15 15:27:17,053]mapper_test.py:156:[INFO]: area: 10315 level: 10
[2021-09-15 15:27:17,053]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:27:32,449]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :18421
score:100
	Report mapping result:
		klut_size()     :28938
		klut.num_gates():18425
		max delay       :9
		max area        :18421
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2628
		LUT fanins:3	 numbers :10065
		LUT fanins:4	 numbers :5731
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 193409024 bytes

[2021-09-15 15:27:32,450]mapper_test.py:220:[INFO]: area: 18425 level: 9
[2021-09-15 15:53:24,174]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-09-15 15:53:24,175]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:24,176]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:53:24,946]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.08 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.08 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.44 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48304128 bytes

[2021-09-15 15:53:25,013]mapper_test.py:156:[INFO]: area: 10315 level: 10
[2021-09-15 15:53:25,013]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:53:30,317]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
	Report mapping result:
		klut_size()     :27674
		klut.num_gates():17161
		max delay       :10
		max area        :17153
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2207
		LUT fanins:3	 numbers :9663
		LUT fanins:4	 numbers :5290
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 52776960 bytes

[2021-09-15 15:53:30,318]mapper_test.py:220:[INFO]: area: 17161 level: 10
[2021-09-18 13:57:57,916]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-09-18 13:57:57,918]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:57:57,918]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:57:58,771]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.08 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.08 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.44 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48443392 bytes

[2021-09-18 13:57:58,838]mapper_test.py:156:[INFO]: area: 10315 level: 10
[2021-09-18 13:57:58,838]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:58:13,194]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:19
	current map manager:
		current min nodes:37837
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :18855
score:100
	Report mapping result:
		klut_size()     :29358
		klut.num_gates():18845
		max delay       :9
		max area        :18855
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2715
		LUT fanins:3	 numbers :10445
		LUT fanins:4	 numbers :5684
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 193236992 bytes

[2021-09-18 13:58:13,195]mapper_test.py:220:[INFO]: area: 18845 level: 9
[2021-09-18 16:22:40,210]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-09-18 16:22:40,211]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:22:40,211]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:22:40,987]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.08 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.08 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.44 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48496640 bytes

[2021-09-18 16:22:41,052]mapper_test.py:156:[INFO]: area: 10315 level: 10
[2021-09-18 16:22:41,053]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:22:55,174]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:19
	current map manager:
		current min nodes:37837
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :18827
score:100
	Report mapping result:
		klut_size()     :29332
		klut.num_gates():18819
		max delay       :9
		max area        :18827
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2708
		LUT fanins:3	 numbers :10428
		LUT fanins:4	 numbers :5682
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 163577856 bytes

[2021-09-18 16:22:55,175]mapper_test.py:220:[INFO]: area: 18819 level: 9
[2021-09-22 08:55:25,146]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-09-22 08:55:25,148]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:55:25,149]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:55:25,948]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.08 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.08 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.45 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48386048 bytes

[2021-09-22 08:55:26,016]mapper_test.py:156:[INFO]: area: 10315 level: 10
[2021-09-22 08:55:26,016]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:55:36,018]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	Report mapping result:
		klut_size()     :28867
		klut.num_gates():18354
		max delay       :10
		max area        :18361
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2620
		LUT fanins:3	 numbers :10055
		LUT fanins:4	 numbers :5678
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 104620032 bytes

[2021-09-22 08:55:36,019]mapper_test.py:220:[INFO]: area: 18354 level: 10
[2021-09-22 11:21:20,384]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-09-22 11:21:20,384]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:21:20,384]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:21:21,187]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.08 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.08 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.45 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48488448 bytes

[2021-09-22 11:21:21,255]mapper_test.py:156:[INFO]: area: 10315 level: 10
[2021-09-22 11:21:21,255]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:21:35,745]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :18361
score:100
	Report mapping result:
		klut_size()     :28867
		klut.num_gates():18354
		max delay       :9
		max area        :18361
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2620
		LUT fanins:3	 numbers :10055
		LUT fanins:4	 numbers :5678
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 109932544 bytes

[2021-09-22 11:21:35,746]mapper_test.py:220:[INFO]: area: 18354 level: 9
[2021-09-23 16:39:50,047]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-09-23 16:39:50,047]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:39:50,047]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:39:50,838]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.08 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.08 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.44 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48246784 bytes

[2021-09-23 16:39:50,905]mapper_test.py:156:[INFO]: area: 10315 level: 10
[2021-09-23 16:39:50,906]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:40:06,679]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
balancing!
	current map manager:
		current min nodes:37837
		current min depth:20
rewriting!
	current map manager:
		current min nodes:37837
		current min depth:20
balancing!
	current map manager:
		current min nodes:37837
		current min depth:20
rewriting!
	current map manager:
		current min nodes:37837
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :18361
score:100
	Report mapping result:
		klut_size()     :28867
		klut.num_gates():18354
		max delay       :9
		max area        :18361
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2620
		LUT fanins:3	 numbers :10055
		LUT fanins:4	 numbers :5678
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 149434368 bytes

[2021-09-23 16:40:06,680]mapper_test.py:220:[INFO]: area: 18354 level: 9
[2021-09-23 17:03:22,332]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-09-23 17:03:22,333]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:03:22,333]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:03:23,194]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.45 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48381952 bytes

[2021-09-23 17:03:23,261]mapper_test.py:156:[INFO]: area: 10315 level: 10
[2021-09-23 17:03:23,261]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:03:37,334]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
balancing!
	current map manager:
		current min nodes:37837
		current min depth:20
rewriting!
	current map manager:
		current min nodes:37837
		current min depth:20
balancing!
	current map manager:
		current min nodes:37837
		current min depth:20
rewriting!
	current map manager:
		current min nodes:37837
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :18361
score:100
	Report mapping result:
		klut_size()     :28867
		klut.num_gates():18354
		max delay       :9
		max area        :18361
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2620
		LUT fanins:3	 numbers :10055
		LUT fanins:4	 numbers :5678
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 109760512 bytes

[2021-09-23 17:03:37,334]mapper_test.py:220:[INFO]: area: 18354 level: 9
[2021-09-23 18:04:28,821]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-09-23 18:04:28,822]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:04:28,822]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:04:29,607]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.08 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.08 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.44 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48345088 bytes

[2021-09-23 18:04:29,676]mapper_test.py:156:[INFO]: area: 10315 level: 10
[2021-09-23 18:04:29,676]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:04:45,515]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
balancing!
	current map manager:
		current min nodes:37837
		current min depth:20
rewriting!
	current map manager:
		current min nodes:37837
		current min depth:20
balancing!
	current map manager:
		current min nodes:37837
		current min depth:20
rewriting!
	current map manager:
		current min nodes:37837
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :18361
score:100
	Report mapping result:
		klut_size()     :28867
		klut.num_gates():18354
		max delay       :9
		max area        :18361
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2620
		LUT fanins:3	 numbers :10055
		LUT fanins:4	 numbers :5678
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 149491712 bytes

[2021-09-23 18:04:45,516]mapper_test.py:220:[INFO]: area: 18354 level: 9
[2021-09-27 16:31:44,678]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-09-27 16:31:44,680]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:31:44,680]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:31:45,475]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.08 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.08 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.44 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48422912 bytes

[2021-09-27 16:31:45,543]mapper_test.py:156:[INFO]: area: 10315 level: 10
[2021-09-27 16:31:45,544]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:32:00,443]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
balancing!
	current map manager:
		current min nodes:37837
		current min depth:20
rewriting!
	current map manager:
		current min nodes:37837
		current min depth:20
balancing!
	current map manager:
		current min nodes:37837
		current min depth:20
rewriting!
	current map manager:
		current min nodes:37837
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :18361
score:100
	Report mapping result:
		klut_size()     :28867
		klut.num_gates():18354
		max delay       :9
		max area        :18361
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2620
		LUT fanins:3	 numbers :10055
		LUT fanins:4	 numbers :5678
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 147312640 bytes

[2021-09-27 16:32:00,444]mapper_test.py:220:[INFO]: area: 18354 level: 9
[2021-09-27 17:38:32,192]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-09-27 17:38:32,192]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:38:32,193]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:38:32,968]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.08 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.08 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.44 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48488448 bytes

[2021-09-27 17:38:33,036]mapper_test.py:156:[INFO]: area: 10315 level: 10
[2021-09-27 17:38:33,036]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:38:48,267]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
balancing!
	current map manager:
		current min nodes:37837
		current min depth:20
rewriting!
	current map manager:
		current min nodes:37837
		current min depth:20
balancing!
	current map manager:
		current min nodes:37837
		current min depth:19
rewriting!
	current map manager:
		current min nodes:37837
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :18787
score:100
	Report mapping result:
		klut_size()     :29286
		klut.num_gates():18773
		max delay       :9
		max area        :18787
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2719
		LUT fanins:3	 numbers :10381
		LUT fanins:4	 numbers :5672
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 146149376 bytes

[2021-09-27 17:38:48,267]mapper_test.py:220:[INFO]: area: 18773 level: 9
[2021-09-28 02:04:47,075]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-09-28 02:04:47,075]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:04:47,075]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:04:47,934]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.08 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.08 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.44 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48427008 bytes

[2021-09-28 02:04:47,998]mapper_test.py:156:[INFO]: area: 10315 level: 10
[2021-09-28 02:04:47,999]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:05:03,250]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :18361
score:100
	Report mapping result:
		klut_size()     :28867
		klut.num_gates():18354
		max delay       :9
		max area        :18361
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2620
		LUT fanins:3	 numbers :10055
		LUT fanins:4	 numbers :5678
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 114008064 bytes

[2021-09-28 02:05:03,251]mapper_test.py:220:[INFO]: area: 18354 level: 9
[2021-09-28 16:44:29,557]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-09-28 16:44:29,559]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:44:29,559]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:44:30,367]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.08 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.08 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.45 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48492544 bytes

[2021-09-28 16:44:30,435]mapper_test.py:156:[INFO]: area: 10315 level: 10
[2021-09-28 16:44:30,436]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:44:44,808]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :18361
score:100
	Report mapping result:
		klut_size()     :28867
		klut.num_gates():18354
		max delay       :9
		max area        :18361
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2620
		LUT fanins:3	 numbers :10055
		LUT fanins:4	 numbers :5678
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 109920256 bytes

[2021-09-28 16:44:44,809]mapper_test.py:220:[INFO]: area: 18354 level: 9
[2021-09-28 17:23:29,199]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-09-28 17:23:29,200]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:23:29,200]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:23:30,000]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.08 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.45 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48549888 bytes

[2021-09-28 17:23:30,065]mapper_test.py:156:[INFO]: area: 10315 level: 10
[2021-09-28 17:23:30,065]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:23:44,716]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :18361
score:100
	Report mapping result:
		klut_size()     :28867
		klut.num_gates():18354
		max delay       :9
		max area        :18361
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2620
		LUT fanins:3	 numbers :10055
		LUT fanins:4	 numbers :5678
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 176422912 bytes

[2021-09-28 17:23:44,717]mapper_test.py:220:[INFO]: area: 18354 level: 9
[2021-10-09 10:39:37,906]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-10-09 10:39:37,908]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:39:37,908]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:39:38,692]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.08 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.08 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.44 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48381952 bytes

[2021-10-09 10:39:38,758]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-10-09 10:39:38,758]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:39:48,179]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :19084
score:100
	Report mapping result:
		klut_size()     :29590
		klut.num_gates():19077
		max delay       :9
		max area        :19084
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2847
		LUT fanins:3	 numbers :10480
		LUT fanins:4	 numbers :5749
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 61820928 bytes

[2021-10-09 10:39:48,180]mapper_test.py:224:[INFO]: area: 19077 level: 9
[2021-10-09 11:22:15,677]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-10-09 11:22:15,677]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:22:15,677]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:22:16,469]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.08 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.45 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48562176 bytes

[2021-10-09 11:22:16,536]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-10-09 11:22:16,536]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:22:25,811]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :19089
score:100
	Report mapping result:
		klut_size()     :29591
		klut.num_gates():19078
		max delay       :9
		max area        :19089
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2846
		LUT fanins:3	 numbers :10481
		LUT fanins:4	 numbers :5750
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 70602752 bytes

[2021-10-09 11:22:25,811]mapper_test.py:224:[INFO]: area: 19078 level: 9
[2021-10-09 16:30:11,649]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-10-09 16:30:11,650]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:30:11,651]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:30:12,519]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.46 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48599040 bytes

[2021-10-09 16:30:12,589]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-10-09 16:30:12,589]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:30:20,959]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
	current map manager:
		current min nodes:37837
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
	Report mapping result:
		klut_size()     :27674
		klut.num_gates():17161
		max delay       :10
		max area        :17153
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2207
		LUT fanins:3	 numbers :9663
		LUT fanins:4	 numbers :5290
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 68165632 bytes

[2021-10-09 16:30:20,960]mapper_test.py:224:[INFO]: area: 17161 level: 10
[2021-10-09 16:47:21,965]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-10-09 16:47:21,966]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:47:21,966]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:47:22,752]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.08 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.08 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.45 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48623616 bytes

[2021-10-09 16:47:22,820]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-10-09 16:47:22,820]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:47:31,023]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
	current map manager:
		current min nodes:37837
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
	Report mapping result:
		klut_size()     :27674
		klut.num_gates():17161
		max delay       :10
		max area        :17153
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2207
		LUT fanins:3	 numbers :9663
		LUT fanins:4	 numbers :5290
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 68239360 bytes

[2021-10-09 16:47:31,023]mapper_test.py:224:[INFO]: area: 17161 level: 10
[2021-10-12 10:54:28,479]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-10-12 10:54:28,480]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:54:28,481]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:54:29,329]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.46 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48504832 bytes

[2021-10-12 10:54:29,401]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-10-12 10:54:29,401]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:54:44,491]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :18358
score:100
	Report mapping result:
		klut_size()     :28867
		klut.num_gates():18354
		max delay       :9
		max area        :18358
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2620
		LUT fanins:3	 numbers :10055
		LUT fanins:4	 numbers :5678
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 78577664 bytes

[2021-10-12 10:54:44,492]mapper_test.py:224:[INFO]: area: 18354 level: 9
[2021-10-12 11:16:18,535]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-10-12 11:16:18,535]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:16:18,535]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:16:19,369]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.06 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.46 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48447488 bytes

[2021-10-12 11:16:19,437]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-10-12 11:16:19,437]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:16:29,276]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :19084
score:100
	Report mapping result:
		klut_size()     :29590
		klut.num_gates():19077
		max delay       :9
		max area        :19084
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2847
		LUT fanins:3	 numbers :10480
		LUT fanins:4	 numbers :5749
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 61546496 bytes

[2021-10-12 11:16:29,277]mapper_test.py:224:[INFO]: area: 19077 level: 9
[2021-10-12 13:29:55,018]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-10-12 13:29:55,018]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:29:55,019]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:29:55,895]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.06 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.47 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48619520 bytes

[2021-10-12 13:29:55,961]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-10-12 13:29:55,961]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:30:11,216]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :18358
score:100
	Report mapping result:
		klut_size()     :28867
		klut.num_gates():18354
		max delay       :9
		max area        :18358
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2620
		LUT fanins:3	 numbers :10055
		LUT fanins:4	 numbers :5678
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 78675968 bytes

[2021-10-12 13:30:11,217]mapper_test.py:224:[INFO]: area: 18354 level: 9
[2021-10-12 15:00:31,406]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-10-12 15:00:31,406]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:00:31,406]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:00:32,231]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.46 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48164864 bytes

[2021-10-12 15:00:32,296]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-10-12 15:00:32,296]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:00:47,374]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :18358
score:100
	Report mapping result:
		klut_size()     :28867
		klut.num_gates():18354
		max delay       :9
		max area        :18358
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2620
		LUT fanins:3	 numbers :10055
		LUT fanins:4	 numbers :5678
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 78979072 bytes

[2021-10-12 15:00:47,375]mapper_test.py:224:[INFO]: area: 18354 level: 9
[2021-10-12 18:45:21,373]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-10-12 18:45:21,373]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:45:21,373]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:45:22,220]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.06 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.47 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48267264 bytes

[2021-10-12 18:45:22,288]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-10-12 18:45:22,288]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:45:37,994]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :18358
score:100
	Report mapping result:
		klut_size()     :28867
		klut.num_gates():18354
		max delay       :9
		max area        :18358
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2620
		LUT fanins:3	 numbers :10055
		LUT fanins:4	 numbers :5678
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 64073728 bytes

[2021-10-12 18:45:37,995]mapper_test.py:224:[INFO]: area: 18354 level: 9
[2021-10-18 11:38:49,112]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-10-18 11:38:49,115]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:38:49,115]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:38:49,949]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.47 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48386048 bytes

[2021-10-18 11:38:50,015]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-10-18 11:38:50,015]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:39:05,738]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :18358
score:100
	Report mapping result:
		klut_size()     :28867
		klut.num_gates():18354
		max delay       :9
		max area        :18358
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2620
		LUT fanins:3	 numbers :10055
		LUT fanins:4	 numbers :5678
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 64331776 bytes

[2021-10-18 11:39:05,738]mapper_test.py:224:[INFO]: area: 18354 level: 9
[2021-10-18 12:03:10,773]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-10-18 12:03:10,774]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:10,775]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:11,605]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.06 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.47 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48435200 bytes

[2021-10-18 12:03:11,673]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-10-18 12:03:11,673]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:16,500]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
	Report mapping result:
		klut_size()     :27674
		klut.num_gates():17161
		max delay       :10
		max area        :17153
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2207
		LUT fanins:3	 numbers :9663
		LUT fanins:4	 numbers :5290
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 50651136 bytes

[2021-10-18 12:03:16,500]mapper_test.py:224:[INFO]: area: 17161 level: 10
[2021-10-19 14:11:08,159]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-10-19 14:11:08,161]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:08,161]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:08,981]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.46 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48427008 bytes

[2021-10-19 14:11:09,049]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-10-19 14:11:09,049]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:13,837]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
	Report mapping result:
		klut_size()     :27674
		klut.num_gates():17161
		max delay       :10
		max area        :17153
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2207
		LUT fanins:3	 numbers :9663
		LUT fanins:4	 numbers :5290
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 50683904 bytes

[2021-10-19 14:11:13,837]mapper_test.py:224:[INFO]: area: 17161 level: 10
[2021-10-22 13:30:21,347]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-10-22 13:30:21,347]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:30:21,348]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:30:22,163]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.06 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.46 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48521216 bytes

[2021-10-22 13:30:22,231]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-10-22 13:30:22,231]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:30:48,747]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
	Report mapping result:
		klut_size()     :27674
		klut.num_gates():17161
		max delay       :10
		max area        :17153
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2207
		LUT fanins:3	 numbers :9663
		LUT fanins:4	 numbers :5290
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 53596160 bytes

[2021-10-22 13:30:48,747]mapper_test.py:224:[INFO]: area: 17161 level: 10
[2021-10-22 13:51:14,465]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-10-22 13:51:14,466]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:51:14,466]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:51:15,287]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.47 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48394240 bytes

[2021-10-22 13:51:15,354]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-10-22 13:51:15,355]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:51:41,836]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
	Report mapping result:
		klut_size()     :27674
		klut.num_gates():17161
		max delay       :10
		max area        :17153
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2207
		LUT fanins:3	 numbers :9663
		LUT fanins:4	 numbers :5290
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 53661696 bytes

[2021-10-22 13:51:41,837]mapper_test.py:224:[INFO]: area: 17161 level: 10
[2021-10-22 14:01:29,173]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-10-22 14:01:29,174]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:29,174]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:01:29,993]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.46 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48410624 bytes

[2021-10-22 14:01:30,062]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-10-22 14:01:30,062]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:01:34,801]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
	Report mapping result:
		klut_size()     :27674
		klut.num_gates():17161
		max delay       :10
		max area        :17153
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2207
		LUT fanins:3	 numbers :9663
		LUT fanins:4	 numbers :5290
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 50688000 bytes

[2021-10-22 14:01:34,802]mapper_test.py:224:[INFO]: area: 17161 level: 10
[2021-10-22 14:04:49,936]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-10-22 14:04:49,936]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:49,937]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:50,757]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.46 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48361472 bytes

[2021-10-22 14:04:50,823]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-10-22 14:04:50,823]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:55,578]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
	Report mapping result:
		klut_size()     :27674
		klut.num_gates():17161
		max delay       :10
		max area        :17153
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2207
		LUT fanins:3	 numbers :9663
		LUT fanins:4	 numbers :5290
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 50741248 bytes

[2021-10-22 14:04:55,578]mapper_test.py:224:[INFO]: area: 17161 level: 10
[2021-10-23 13:28:41,434]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-10-23 13:28:41,435]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:28:41,435]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:28:42,260]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.46 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48726016 bytes

[2021-10-23 13:28:42,327]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-10-23 13:28:42,327]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:28:57,071]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :19889
score:100
	Report mapping result:
		klut_size()     :30389
		klut.num_gates():19876
		max delay       :11
		max area        :19889
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :4591
		LUT fanins:3	 numbers :10467
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 64188416 bytes

[2021-10-23 13:28:57,071]mapper_test.py:224:[INFO]: area: 19876 level: 11
[2021-10-24 17:40:06,847]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-10-24 17:40:06,847]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:40:06,847]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:40:07,678]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.46 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48504832 bytes

[2021-10-24 17:40:07,742]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-10-24 17:40:07,743]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:40:23,148]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :19889
score:100
	Report mapping result:
		klut_size()     :27674
		klut.num_gates():17161
		max delay       :10
		max area        :17153
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2207
		LUT fanins:3	 numbers :9663
		LUT fanins:4	 numbers :5290
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 64122880 bytes

[2021-10-24 17:40:23,149]mapper_test.py:224:[INFO]: area: 17161 level: 10
[2021-10-24 18:00:33,716]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-10-24 18:00:33,716]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:00:33,717]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:00:34,535]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.46 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48836608 bytes

[2021-10-24 18:00:34,601]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-10-24 18:00:34,601]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:00:49,967]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
	current map manager:
		current min nodes:37837
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :17153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :18358
score:100
	Report mapping result:
		klut_size()     :28867
		klut.num_gates():18354
		max delay       :9
		max area        :18358
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2620
		LUT fanins:3	 numbers :10055
		LUT fanins:4	 numbers :5678
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 64122880 bytes

[2021-10-24 18:00:49,968]mapper_test.py:224:[INFO]: area: 18354 level: 9
[2021-10-26 10:24:50,228]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-10-26 10:24:50,229]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:50,229]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:51,050]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.46 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48619520 bytes

[2021-10-26 10:24:51,117]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-10-26 10:24:51,118]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:53,268]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	current map manager:
		current min nodes:37837
		current min depth:25
	Report mapping result:
		klut_size()     :27040
		klut.num_gates():16527
		max delay       :10
		max area        :17153
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :426
		LUT fanins:3	 numbers :4135
		LUT fanins:4	 numbers :11965
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 50429952 bytes

[2021-10-26 10:24:53,269]mapper_test.py:224:[INFO]: area: 16527 level: 10
[2021-10-26 10:58:14,193]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-10-26 10:58:14,193]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:58:14,193]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:58:15,027]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.46 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48361472 bytes

[2021-10-26 10:58:15,094]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-10-26 10:58:15,094]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:58:28,766]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	Report mapping result:
		klut_size()     :28228
		klut.num_gates():17715
		max delay       :9
		max area        :18358
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :685
		LUT fanins:3	 numbers :4694
		LUT fanins:4	 numbers :12335
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 63864832 bytes

[2021-10-26 10:58:28,767]mapper_test.py:224:[INFO]: area: 17715 level: 9
[2021-10-26 11:19:28,021]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-10-26 11:19:28,021]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:19:28,021]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:19:28,842]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.46 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48275456 bytes

[2021-10-26 11:19:28,910]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-10-26 11:19:28,910]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:19:40,991]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	Report mapping result:
		klut_size()     :27466
		klut.num_gates():16953
		max delay       :11
		max area        :19889
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :718
		LUT fanins:3	 numbers :4409
		LUT fanins:4	 numbers :11825
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 64000000 bytes

[2021-10-26 11:19:40,991]mapper_test.py:224:[INFO]: area: 16953 level: 11
[2021-10-26 12:17:36,103]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-10-26 12:17:36,104]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:17:36,104]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:17:36,936]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.46 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48373760 bytes

[2021-10-26 12:17:37,002]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-10-26 12:17:37,003]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:17:48,753]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	Report mapping result:
		klut_size()     :28867
		klut.num_gates():18354
		max delay       :9
		max area        :18358
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2620
		LUT fanins:3	 numbers :10055
		LUT fanins:4	 numbers :5678
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 63979520 bytes

[2021-10-26 12:17:48,754]mapper_test.py:224:[INFO]: area: 18354 level: 9
[2021-10-26 14:12:24,628]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-10-26 14:12:24,628]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:24,628]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:25,456]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.06 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.47 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48328704 bytes

[2021-10-26 14:12:25,523]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-10-26 14:12:25,523]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:27,378]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	Report mapping result:
		klut_size()     :27040
		klut.num_gates():16527
		max delay       :10
		max area        :17153
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :426
		LUT fanins:3	 numbers :4135
		LUT fanins:4	 numbers :11965
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 50614272 bytes

[2021-10-26 14:12:27,378]mapper_test.py:224:[INFO]: area: 16527 level: 10
[2021-10-29 16:09:29,334]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-10-29 16:09:29,335]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:29,335]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:30,163]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.46 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48345088 bytes

[2021-10-29 16:09:30,230]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-10-29 16:09:30,231]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:32,076]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	Report mapping result:
		klut_size()     :31874
		klut.num_gates():21361
		max delay       :10
		max area        :21352
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :749
		LUT fanins:3	 numbers :3470
		LUT fanins:4	 numbers :17141
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
Peak memory: 50647040 bytes

[2021-10-29 16:09:32,077]mapper_test.py:224:[INFO]: area: 21361 level: 10
[2021-11-03 09:50:51,659]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-11-03 09:50:51,660]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:50:51,660]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:50:52,494]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.06 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.47 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48361472 bytes

[2021-11-03 09:50:52,561]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-11-03 09:50:52,561]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:50:55,976]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	Report mapping result:
		klut_size()     :31874
		klut.num_gates():21361
		max delay       :10
		max area        :17153
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :749
		LUT fanins:3	 numbers :3470
		LUT fanins:4	 numbers :17141
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig_output.v
	Peak memory: 56168448 bytes

[2021-11-03 09:50:55,977]mapper_test.py:226:[INFO]: area: 21361 level: 10
[2021-11-03 10:02:58,049]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-11-03 10:02:58,049]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:02:58,049]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:02:58,877]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.06 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.47 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48836608 bytes

[2021-11-03 10:02:58,944]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-11-03 10:02:58,944]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:03:02,418]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	Report mapping result:
		klut_size()     :29398
		klut.num_gates():18885
		max delay       :10
		max area        :17153
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :838
		LUT fanins:3	 numbers :4667
		LUT fanins:4	 numbers :13379
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig_output.v
	Peak memory: 55828480 bytes

[2021-11-03 10:03:02,419]mapper_test.py:226:[INFO]: area: 18885 level: 10
[2021-11-03 13:42:57,357]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-11-03 13:42:57,358]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:42:57,358]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:42:58,189]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.06 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.47 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48848896 bytes

[2021-11-03 13:42:58,258]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-11-03 13:42:58,258]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:43:01,723]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	Report mapping result:
		klut_size()     :29398
		klut.num_gates():18885
		max delay       :10
		max area        :17153
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :838
		LUT fanins:3	 numbers :4667
		LUT fanins:4	 numbers :13379
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig_output.v
	Peak memory: 55848960 bytes

[2021-11-03 13:43:01,724]mapper_test.py:226:[INFO]: area: 18885 level: 10
[2021-11-03 13:49:13,204]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-11-03 13:49:13,205]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:13,205]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:14,042]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.06 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.47 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48353280 bytes

[2021-11-03 13:49:14,114]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-11-03 13:49:14,114]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:17,581]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	Report mapping result:
		klut_size()     :29398
		klut.num_gates():18885
		max delay       :10
		max area        :17153
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :838
		LUT fanins:3	 numbers :4667
		LUT fanins:4	 numbers :13379
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig_output.v
	Peak memory: 55840768 bytes

[2021-11-03 13:49:17,581]mapper_test.py:226:[INFO]: area: 18885 level: 10
[2021-11-04 15:56:05,153]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-11-04 15:56:05,156]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:05,156]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:06,010]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.06 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.47 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48488448 bytes

[2021-11-04 15:56:06,076]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-11-04 15:56:06,076]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:09,773]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	Report mapping result:
		klut_size()     :24523
		klut.num_gates():14010
		max delay       :11
		max area        :12711
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :497
		LUT fanins:3	 numbers :3860
		LUT fanins:4	 numbers :9652
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig_output.v
	Peak memory: 54517760 bytes

[2021-11-04 15:56:09,773]mapper_test.py:226:[INFO]: area: 14010 level: 11
[2021-11-16 12:27:31,369]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-11-16 12:27:31,370]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:31,371]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:32,203]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.47 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48713728 bytes

[2021-11-16 12:27:32,270]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-11-16 12:27:32,271]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:34,206]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
Mapping time: 0.685278 secs
	Report mapping result:
		klut_size()     :24523
		klut.num_gates():14010
		max delay       :11
		max area        :12711
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :497
		LUT fanins:3	 numbers :3860
		LUT fanins:4	 numbers :9652
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
	Peak memory: 50278400 bytes

[2021-11-16 12:27:34,207]mapper_test.py:228:[INFO]: area: 14010 level: 11
[2021-11-16 14:16:26,840]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-11-16 14:16:26,840]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:26,840]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:27,733]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.06 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.48 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48324608 bytes

[2021-11-16 14:16:27,800]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-11-16 14:16:27,800]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:29,828]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
Mapping time: 0.748416 secs
	Report mapping result:
		klut_size()     :24523
		klut.num_gates():14010
		max delay       :11
		max area        :12711
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :497
		LUT fanins:3	 numbers :3860
		LUT fanins:4	 numbers :9652
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
	Peak memory: 50270208 bytes

[2021-11-16 14:16:29,829]mapper_test.py:228:[INFO]: area: 14010 level: 11
[2021-11-16 14:22:47,191]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-11-16 14:22:47,192]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:47,192]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:48,037]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.06 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.47 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48279552 bytes

[2021-11-16 14:22:48,106]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-11-16 14:22:48,106]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:50,050]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
Mapping time: 0.690848 secs
	Report mapping result:
		klut_size()     :24523
		klut.num_gates():14010
		max delay       :11
		max area        :12711
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :497
		LUT fanins:3	 numbers :3860
		LUT fanins:4	 numbers :9652
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
	Peak memory: 50274304 bytes

[2021-11-16 14:22:50,050]mapper_test.py:228:[INFO]: area: 14010 level: 11
[2021-11-17 16:35:26,606]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-11-17 16:35:26,607]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:26,607]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:27,543]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.06 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.06 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.49 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48332800 bytes

[2021-11-17 16:35:27,610]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-11-17 16:35:27,610]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:29,637]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
Mapping time: 0.704915 secs
	Report mapping result:
		klut_size()     :23232
		klut.num_gates():12719
		max delay       :11
		max area        :12711
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :447
		LUT fanins:4	 numbers :11749
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
	Peak memory: 51523584 bytes

[2021-11-17 16:35:29,638]mapper_test.py:228:[INFO]: area: 12719 level: 11
[2021-11-18 10:17:55,784]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-11-18 10:17:55,785]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:55,785]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:56,607]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.46 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48738304 bytes

[2021-11-18 10:17:56,674]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-11-18 10:17:56,675]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:59,079]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
Mapping time: 1.15868 secs
	Report mapping result:
		klut_size()     :23232
		klut.num_gates():12719
		max delay       :11
		max area        :12719
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :447
		LUT fanins:4	 numbers :11749
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
	Peak memory: 57262080 bytes

[2021-11-18 10:17:59,080]mapper_test.py:228:[INFO]: area: 12719 level: 11
[2021-11-23 16:10:46,579]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-11-23 16:10:46,581]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:10:46,581]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:10:47,424]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.46 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48357376 bytes

[2021-11-23 16:10:47,491]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-11-23 16:10:47,491]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:10:49,864]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
Mapping time: 1.13767 secs
	Report mapping result:
		klut_size()     :23232
		klut.num_gates():12719
		max delay       :11
		max area        :12719
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :447
		LUT fanins:4	 numbers :11749
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
	Peak memory: 57008128 bytes

[2021-11-23 16:10:49,865]mapper_test.py:228:[INFO]: area: 12719 level: 11
[2021-11-23 16:41:44,562]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-11-23 16:41:44,562]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:41:44,562]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:41:45,437]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.46 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48676864 bytes

[2021-11-23 16:41:45,504]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-11-23 16:41:45,504]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:41:47,900]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
Mapping time: 1.14562 secs
	Report mapping result:
		klut_size()     :23232
		klut.num_gates():12719
		max delay       :11
		max area        :12719
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :447
		LUT fanins:4	 numbers :11749
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
	Peak memory: 56909824 bytes

[2021-11-23 16:41:47,900]mapper_test.py:228:[INFO]: area: 12719 level: 11
[2021-11-24 11:38:19,083]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-11-24 11:38:19,084]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:19,084]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:19,909]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.47 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48459776 bytes

[2021-11-24 11:38:19,977]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-11-24 11:38:19,977]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:21,296]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
Mapping time: 0.032492 secs
	Report mapping result:
		klut_size()     :27674
		klut.num_gates():17161
		max delay       :10
		max area        :17153
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2207
		LUT fanins:3	 numbers :9663
		LUT fanins:4	 numbers :5290
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
	Peak memory: 50688000 bytes

[2021-11-24 11:38:21,297]mapper_test.py:228:[INFO]: area: 17161 level: 10
[2021-11-24 12:01:33,584]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-11-24 12:01:33,584]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:33,584]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:34,409]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.46 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48455680 bytes

[2021-11-24 12:01:34,475]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-11-24 12:01:34,475]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:35,749]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
Mapping time: 0.031675 secs
	Report mapping result:
		klut_size()     :27674
		klut.num_gates():17161
		max delay       :10
		max area        :17153
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2207
		LUT fanins:3	 numbers :9663
		LUT fanins:4	 numbers :5290
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
	Peak memory: 50573312 bytes

[2021-11-24 12:01:35,750]mapper_test.py:228:[INFO]: area: 17161 level: 10
[2021-11-24 12:05:08,626]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-11-24 12:05:08,627]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:08,627]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:09,443]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.46 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48447488 bytes

[2021-11-24 12:05:09,511]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-11-24 12:05:09,512]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:11,445]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
Mapping time: 0.689802 secs
	Report mapping result:
		klut_size()     :23232
		klut.num_gates():12719
		max delay       :11
		max area        :12711
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :447
		LUT fanins:4	 numbers :11749
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
	Peak memory: 51691520 bytes

[2021-11-24 12:05:11,446]mapper_test.py:228:[INFO]: area: 12719 level: 11
[2021-11-24 12:10:53,957]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-11-24 12:10:53,958]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:53,958]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:54,773]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.05 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.46 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48414720 bytes

[2021-11-24 12:10:54,843]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-11-24 12:10:54,843]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:56,249]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
[i] total time =  0.22 secs
Mapping time: 0.21732 secs
	Report mapping result:
		klut_size()     :20820
		klut.num_gates():10307
		max delay       :17
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :594
		LUT fanins:3	 numbers :1855
		LUT fanins:4	 numbers :7857
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
	Peak memory: 133013504 bytes

[2021-11-24 12:10:56,250]mapper_test.py:228:[INFO]: area: 10307 level: 17
[2021-11-24 12:57:07,116]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-11-24 12:57:07,117]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:07,117]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:07,938]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.46 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48427008 bytes

[2021-11-24 12:57:08,006]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-11-24 12:57:08,006]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:09,926]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
Mapping time: 0.684519 secs
	Report mapping result:
		klut_size()     :23232
		klut.num_gates():12719
		max delay       :11
		max area        :12711
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :447
		LUT fanins:4	 numbers :11749
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
	Peak memory: 51728384 bytes

[2021-11-24 12:57:09,927]mapper_test.py:228:[INFO]: area: 12719 level: 11
[2021-11-24 13:05:33,254]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-11-24 13:05:33,254]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:05:33,255]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:05:34,137]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.06 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.47 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48267264 bytes

[2021-11-24 13:05:34,205]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-11-24 13:05:34,206]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:05:47,337]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
Mapping time: 0.694652 secs
Mapping time: 0.70249 secs
	Report mapping result:
		klut_size()     :25534
		klut.num_gates():15021
		max delay       :10
		max area        :15017
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :789
		LUT fanins:3	 numbers :4034
		LUT fanins:4	 numbers :10197
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
	Peak memory: 64372736 bytes

[2021-11-24 13:05:47,338]mapper_test.py:228:[INFO]: area: 15021 level: 10
[2021-11-24 13:28:52,401]mapper_test.py:79:[INFO]: run case "ethernet_comb"
[2021-11-24 13:28:52,402]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:28:52,402]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:28:53,272]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   27325.  Ch =     0.  Total mem =    5.49 MB. Peak cut mem =    0.27 MB.
P:  Del =   10.00.  Ar =   17131.0.  Edge =    54456.  Cut =   152027.  T =     0.05 sec
P:  Del =   10.00.  Ar =   19078.0.  Edge =    65265.  Cut =   151546.  T =     0.06 sec
P:  Del =   10.00.  Ar =   10394.0.  Edge =    38414.  Cut =   151830.  T =     0.05 sec
E:  Del =   10.00.  Ar =   10369.0.  Edge =    38353.  Cut =   151830.  T =     0.02 sec
F:  Del =   10.00.  Ar =   10328.0.  Edge =    38280.  Cut =   123048.  T =     0.04 sec
E:  Del =   10.00.  Ar =   10323.0.  Edge =    38265.  Cut =   123048.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10318.0.  Edge =    37917.  Cut =   122968.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10316.0.  Edge =    37915.  Cut =   122968.  T =     0.02 sec
A:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.09 sec
E:  Del =   10.00.  Ar =   10314.0.  Edge =    37913.  Cut =   122952.  T =     0.02 sec
Total time =     0.46 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %
Peak memory: 48701440 bytes

[2021-11-24 13:28:53,339]mapper_test.py:160:[INFO]: area: 10315 level: 10
[2021-11-24 13:28:53,339]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:29:04,956]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
Mapping time: 0.032582 secs
Mapping time: 0.033852 secs
	Report mapping result:
		klut_size()     :28867
		klut.num_gates():18354
		max delay       :9
		max area        :18358
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2620
		LUT fanins:3	 numbers :10055
		LUT fanins:4	 numbers :5678
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v
	Peak memory: 63823872 bytes

[2021-11-24 13:29:04,957]mapper_test.py:228:[INFO]: area: 18354 level: 9
