Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Apr 15 20:56:26 2025
| Host         : penacony running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cpu_timing_summary_routed.rpt -pb cpu_timing_summary_routed.pb -rpx cpu_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     559         
TIMING-20  Warning           Non-clocked latch               16          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (639)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1247)
5. checking no_input_delay (0)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (639)
--------------------------
 There are 559 register/latch pins with no clock driven by root clock pin: clock (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pc_reg_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pc_reg_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pc_reg_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pc_reg_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pc_reg_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1247)
---------------------------------------------------
 There are 1247 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1309          inf        0.000                      0                 1309           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1309 Endpoints
Min Delay          1309 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dm/data_mem_reg[58][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.541ns  (logic 2.726ns (15.541%)  route 14.815ns (84.459%))
  Logic Levels:           10  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  pc_reg_reg[2]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  pc_reg_reg[2]/Q
                         net (fo=49, routed)          0.991     1.469    rf/Q[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I2_O)        0.295     1.764 r  rf/current_instr_OBUF[7]_inst_i_1/O
                         net (fo=19, routed)          1.728     3.491    rf/registers_reg_0_15_7_7/DPRA3
    SLICE_X6Y18          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     3.644 f  rf/registers_reg_0_15_7_7/DP/O
                         net (fo=6, routed)           1.531     5.175    rf/pc_reg_reg[5]_0[7]
    SLICE_X9Y19          LUT4 (Prop_lut4_I1_O)        0.359     5.534 f  rf/rd_after_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.943     6.477    rf/rd_after_OBUF[15]_inst_i_13_n_1
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.326     6.803 r  rf/rd_after_OBUF[15]_inst_i_10/O
                         net (fo=20, routed)          1.502     8.306    rf/rd_after_OBUF[15]_inst_i_10_n_1
    SLICE_X11Y17         LUT6 (Prop_lut6_I0_O)        0.124     8.430 r  rf/rd_after_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.151     8.581    alu/data_mem_reg[48][7]_5
    SLICE_X11Y17         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  alu/rd_after_OBUF[4]_inst_i_2/O
                         net (fo=125, routed)         3.685    12.390    alu/pc_reg_reg[2][1]
    SLICE_X5Y6           LUT2 (Prop_lut2_I0_O)        0.152    12.542 f  alu/data_mem[52][7]_i_4/O
                         net (fo=33, routed)          2.630    15.172    rf/data_mem_reg[51][7]
    SLICE_X13Y15         LUT5 (Prop_lut5_I2_O)        0.358    15.530 r  rf/data_mem[58][7]_i_4/O
                         net (fo=8, routed)           0.859    16.388    rf/data_mem[58][7]_i_4_n_1
    SLICE_X13Y13         LUT3 (Prop_lut3_I1_O)        0.357    16.745 r  rf/data_mem[58][7]_i_2/O
                         net (fo=1, routed)           0.795    17.541    dm/data_mem_reg[58][7]_1[7]
    SLICE_X12Y13         FDRE                                         r  dm/data_mem_reg[58][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dm/data_mem_reg[60][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.447ns  (logic 2.747ns (15.745%)  route 14.700ns (84.255%))
  Logic Levels:           10  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  pc_reg_reg[2]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  pc_reg_reg[2]/Q
                         net (fo=49, routed)          0.991     1.469    rf/Q[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I2_O)        0.295     1.764 r  rf/current_instr_OBUF[7]_inst_i_1/O
                         net (fo=19, routed)          1.728     3.491    rf/registers_reg_0_15_7_7/DPRA3
    SLICE_X6Y18          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     3.644 f  rf/registers_reg_0_15_7_7/DP/O
                         net (fo=6, routed)           1.531     5.175    rf/pc_reg_reg[5]_0[7]
    SLICE_X9Y19          LUT4 (Prop_lut4_I1_O)        0.359     5.534 f  rf/rd_after_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.943     6.477    rf/rd_after_OBUF[15]_inst_i_13_n_1
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.326     6.803 r  rf/rd_after_OBUF[15]_inst_i_10/O
                         net (fo=20, routed)          1.502     8.306    rf/rd_after_OBUF[15]_inst_i_10_n_1
    SLICE_X11Y17         LUT6 (Prop_lut6_I0_O)        0.124     8.430 r  rf/rd_after_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.151     8.581    alu/data_mem_reg[48][7]_5
    SLICE_X11Y17         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  alu/rd_after_OBUF[4]_inst_i_2/O
                         net (fo=125, routed)         3.685    12.390    alu/pc_reg_reg[2][1]
    SLICE_X5Y6           LUT2 (Prop_lut2_I0_O)        0.152    12.542 f  alu/data_mem[52][7]_i_4/O
                         net (fo=33, routed)          2.614    15.156    rf/data_mem_reg[51][7]
    SLICE_X12Y13         LUT5 (Prop_lut5_I2_O)        0.360    15.516 r  rf/data_mem[60][7]_i_4/O
                         net (fo=8, routed)           0.871    16.387    rf/data_mem[60][7]_i_4_n_1
    SLICE_X12Y15         LUT3 (Prop_lut3_I1_O)        0.376    16.763 r  rf/data_mem[60][3]_i_1/O
                         net (fo=1, routed)           0.684    17.447    dm/data_mem_reg[60][7]_1[3]
    SLICE_X12Y12         FDRE                                         r  dm/data_mem_reg[60][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dm/data_mem_reg[60][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.398ns  (logic 2.745ns (15.778%)  route 14.653ns (84.222%))
  Logic Levels:           10  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  pc_reg_reg[2]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  pc_reg_reg[2]/Q
                         net (fo=49, routed)          0.991     1.469    rf/Q[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I2_O)        0.295     1.764 r  rf/current_instr_OBUF[7]_inst_i_1/O
                         net (fo=19, routed)          1.728     3.491    rf/registers_reg_0_15_7_7/DPRA3
    SLICE_X6Y18          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     3.644 f  rf/registers_reg_0_15_7_7/DP/O
                         net (fo=6, routed)           1.531     5.175    rf/pc_reg_reg[5]_0[7]
    SLICE_X9Y19          LUT4 (Prop_lut4_I1_O)        0.359     5.534 f  rf/rd_after_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.943     6.477    rf/rd_after_OBUF[15]_inst_i_13_n_1
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.326     6.803 r  rf/rd_after_OBUF[15]_inst_i_10/O
                         net (fo=20, routed)          1.502     8.306    rf/rd_after_OBUF[15]_inst_i_10_n_1
    SLICE_X11Y17         LUT6 (Prop_lut6_I0_O)        0.124     8.430 r  rf/rd_after_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.151     8.581    alu/data_mem_reg[48][7]_5
    SLICE_X11Y17         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  alu/rd_after_OBUF[4]_inst_i_2/O
                         net (fo=125, routed)         3.685    12.390    alu/pc_reg_reg[2][1]
    SLICE_X5Y6           LUT2 (Prop_lut2_I0_O)        0.152    12.542 f  alu/data_mem[52][7]_i_4/O
                         net (fo=33, routed)          2.614    15.156    rf/data_mem_reg[51][7]
    SLICE_X12Y13         LUT5 (Prop_lut5_I2_O)        0.360    15.516 r  rf/data_mem[60][7]_i_4/O
                         net (fo=8, routed)           0.881    16.397    rf/data_mem[60][7]_i_4_n_1
    SLICE_X12Y15         LUT3 (Prop_lut3_I1_O)        0.374    16.771 r  rf/data_mem[60][2]_i_1/O
                         net (fo=1, routed)           0.626    17.398    dm/data_mem_reg[60][7]_1[2]
    SLICE_X12Y12         FDRE                                         r  dm/data_mem_reg[60][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dm/data_mem_reg[60][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.393ns  (logic 2.752ns (15.823%)  route 14.641ns (84.177%))
  Logic Levels:           10  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  pc_reg_reg[2]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  pc_reg_reg[2]/Q
                         net (fo=49, routed)          0.991     1.469    rf/Q[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I2_O)        0.295     1.764 r  rf/current_instr_OBUF[7]_inst_i_1/O
                         net (fo=19, routed)          1.728     3.491    rf/registers_reg_0_15_7_7/DPRA3
    SLICE_X6Y18          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     3.644 f  rf/registers_reg_0_15_7_7/DP/O
                         net (fo=6, routed)           1.531     5.175    rf/pc_reg_reg[5]_0[7]
    SLICE_X9Y19          LUT4 (Prop_lut4_I1_O)        0.359     5.534 f  rf/rd_after_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.943     6.477    rf/rd_after_OBUF[15]_inst_i_13_n_1
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.326     6.803 r  rf/rd_after_OBUF[15]_inst_i_10/O
                         net (fo=20, routed)          1.502     8.306    rf/rd_after_OBUF[15]_inst_i_10_n_1
    SLICE_X11Y17         LUT6 (Prop_lut6_I0_O)        0.124     8.430 r  rf/rd_after_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.151     8.581    alu/data_mem_reg[48][7]_5
    SLICE_X11Y17         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  alu/rd_after_OBUF[4]_inst_i_2/O
                         net (fo=125, routed)         3.685    12.390    alu/pc_reg_reg[2][1]
    SLICE_X5Y6           LUT2 (Prop_lut2_I0_O)        0.152    12.542 f  alu/data_mem[52][7]_i_4/O
                         net (fo=33, routed)          2.614    15.156    rf/data_mem_reg[51][7]
    SLICE_X12Y13         LUT5 (Prop_lut5_I2_O)        0.360    15.516 r  rf/data_mem[60][7]_i_4/O
                         net (fo=8, routed)           0.870    16.386    rf/data_mem[60][7]_i_4_n_1
    SLICE_X12Y15         LUT3 (Prop_lut3_I1_O)        0.381    16.767 r  rf/data_mem[60][6]_i_1/O
                         net (fo=1, routed)           0.625    17.393    dm/data_mem_reg[60][7]_1[6]
    SLICE_X12Y12         FDRE                                         r  dm/data_mem_reg[60][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dm/data_mem_reg[60][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.363ns  (logic 2.745ns (15.809%)  route 14.618ns (84.191%))
  Logic Levels:           10  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  pc_reg_reg[2]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  pc_reg_reg[2]/Q
                         net (fo=49, routed)          0.991     1.469    rf/Q[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I2_O)        0.295     1.764 r  rf/current_instr_OBUF[7]_inst_i_1/O
                         net (fo=19, routed)          1.728     3.491    rf/registers_reg_0_15_7_7/DPRA3
    SLICE_X6Y18          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     3.644 f  rf/registers_reg_0_15_7_7/DP/O
                         net (fo=6, routed)           1.531     5.175    rf/pc_reg_reg[5]_0[7]
    SLICE_X9Y19          LUT4 (Prop_lut4_I1_O)        0.359     5.534 f  rf/rd_after_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.943     6.477    rf/rd_after_OBUF[15]_inst_i_13_n_1
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.326     6.803 r  rf/rd_after_OBUF[15]_inst_i_10/O
                         net (fo=20, routed)          1.502     8.306    rf/rd_after_OBUF[15]_inst_i_10_n_1
    SLICE_X11Y17         LUT6 (Prop_lut6_I0_O)        0.124     8.430 r  rf/rd_after_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.151     8.581    alu/data_mem_reg[48][7]_5
    SLICE_X11Y17         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  alu/rd_after_OBUF[4]_inst_i_2/O
                         net (fo=125, routed)         3.685    12.390    alu/pc_reg_reg[2][1]
    SLICE_X5Y6           LUT2 (Prop_lut2_I0_O)        0.152    12.542 f  alu/data_mem[52][7]_i_4/O
                         net (fo=33, routed)          2.614    15.156    rf/data_mem_reg[51][7]
    SLICE_X12Y13         LUT5 (Prop_lut5_I2_O)        0.360    15.516 r  rf/data_mem[60][7]_i_4/O
                         net (fo=8, routed)           0.793    16.309    rf/data_mem[60][7]_i_4_n_1
    SLICE_X12Y16         LUT3 (Prop_lut3_I1_O)        0.374    16.683 r  rf/data_mem[60][0]_i_1/O
                         net (fo=1, routed)           0.680    17.363    dm/data_mem_reg[60][7]_1[0]
    SLICE_X12Y12         FDRE                                         r  dm/data_mem_reg[60][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dm/data_mem_reg[60][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.275ns  (logic 2.747ns (15.901%)  route 14.528ns (84.099%))
  Logic Levels:           10  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  pc_reg_reg[2]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  pc_reg_reg[2]/Q
                         net (fo=49, routed)          0.991     1.469    rf/Q[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I2_O)        0.295     1.764 r  rf/current_instr_OBUF[7]_inst_i_1/O
                         net (fo=19, routed)          1.728     3.491    rf/registers_reg_0_15_7_7/DPRA3
    SLICE_X6Y18          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     3.644 f  rf/registers_reg_0_15_7_7/DP/O
                         net (fo=6, routed)           1.531     5.175    rf/pc_reg_reg[5]_0[7]
    SLICE_X9Y19          LUT4 (Prop_lut4_I1_O)        0.359     5.534 f  rf/rd_after_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.943     6.477    rf/rd_after_OBUF[15]_inst_i_13_n_1
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.326     6.803 r  rf/rd_after_OBUF[15]_inst_i_10/O
                         net (fo=20, routed)          1.502     8.306    rf/rd_after_OBUF[15]_inst_i_10_n_1
    SLICE_X11Y17         LUT6 (Prop_lut6_I0_O)        0.124     8.430 r  rf/rd_after_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.151     8.581    alu/data_mem_reg[48][7]_5
    SLICE_X11Y17         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  alu/rd_after_OBUF[4]_inst_i_2/O
                         net (fo=125, routed)         3.685    12.390    alu/pc_reg_reg[2][1]
    SLICE_X5Y6           LUT2 (Prop_lut2_I0_O)        0.152    12.542 f  alu/data_mem[52][7]_i_4/O
                         net (fo=33, routed)          2.614    15.156    rf/data_mem_reg[51][7]
    SLICE_X12Y13         LUT5 (Prop_lut5_I2_O)        0.360    15.516 r  rf/data_mem[60][7]_i_4/O
                         net (fo=8, routed)           0.877    16.393    rf/data_mem[60][7]_i_4_n_1
    SLICE_X10Y13         LUT3 (Prop_lut3_I1_O)        0.376    16.769 r  rf/data_mem[60][4]_i_1/O
                         net (fo=1, routed)           0.506    17.275    dm/data_mem_reg[60][7]_1[4]
    SLICE_X11Y13         FDRE                                         r  dm/data_mem_reg[60][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dm/data_mem_reg[60][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.269ns  (logic 2.745ns (15.895%)  route 14.524ns (84.105%))
  Logic Levels:           10  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  pc_reg_reg[2]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  pc_reg_reg[2]/Q
                         net (fo=49, routed)          0.991     1.469    rf/Q[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I2_O)        0.295     1.764 r  rf/current_instr_OBUF[7]_inst_i_1/O
                         net (fo=19, routed)          1.728     3.491    rf/registers_reg_0_15_7_7/DPRA3
    SLICE_X6Y18          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     3.644 f  rf/registers_reg_0_15_7_7/DP/O
                         net (fo=6, routed)           1.531     5.175    rf/pc_reg_reg[5]_0[7]
    SLICE_X9Y19          LUT4 (Prop_lut4_I1_O)        0.359     5.534 f  rf/rd_after_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.943     6.477    rf/rd_after_OBUF[15]_inst_i_13_n_1
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.326     6.803 r  rf/rd_after_OBUF[15]_inst_i_10/O
                         net (fo=20, routed)          1.502     8.306    rf/rd_after_OBUF[15]_inst_i_10_n_1
    SLICE_X11Y17         LUT6 (Prop_lut6_I0_O)        0.124     8.430 r  rf/rd_after_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.151     8.581    alu/data_mem_reg[48][7]_5
    SLICE_X11Y17         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  alu/rd_after_OBUF[4]_inst_i_2/O
                         net (fo=125, routed)         3.685    12.390    alu/pc_reg_reg[2][1]
    SLICE_X5Y6           LUT2 (Prop_lut2_I0_O)        0.152    12.542 f  alu/data_mem[52][7]_i_4/O
                         net (fo=33, routed)          2.614    15.156    rf/data_mem_reg[51][7]
    SLICE_X12Y13         LUT5 (Prop_lut5_I2_O)        0.360    15.516 r  rf/data_mem[60][7]_i_4/O
                         net (fo=8, routed)           0.887    16.403    rf/data_mem[60][7]_i_4_n_1
    SLICE_X10Y13         LUT3 (Prop_lut3_I1_O)        0.374    16.777 r  rf/data_mem[60][1]_i_1/O
                         net (fo=1, routed)           0.492    17.269    dm/data_mem_reg[60][7]_1[1]
    SLICE_X9Y13          FDRE                                         r  dm/data_mem_reg[60][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dm/data_mem_reg[58][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.229ns  (logic 2.727ns (15.828%)  route 14.502ns (84.172%))
  Logic Levels:           10  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  pc_reg_reg[2]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  pc_reg_reg[2]/Q
                         net (fo=49, routed)          0.991     1.469    rf/Q[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I2_O)        0.295     1.764 r  rf/current_instr_OBUF[7]_inst_i_1/O
                         net (fo=19, routed)          1.728     3.491    rf/registers_reg_0_15_7_7/DPRA3
    SLICE_X6Y18          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     3.644 f  rf/registers_reg_0_15_7_7/DP/O
                         net (fo=6, routed)           1.531     5.175    rf/pc_reg_reg[5]_0[7]
    SLICE_X9Y19          LUT4 (Prop_lut4_I1_O)        0.359     5.534 f  rf/rd_after_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.943     6.477    rf/rd_after_OBUF[15]_inst_i_13_n_1
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.326     6.803 r  rf/rd_after_OBUF[15]_inst_i_10/O
                         net (fo=20, routed)          1.502     8.306    rf/rd_after_OBUF[15]_inst_i_10_n_1
    SLICE_X11Y17         LUT6 (Prop_lut6_I0_O)        0.124     8.430 r  rf/rd_after_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.151     8.581    alu/data_mem_reg[48][7]_5
    SLICE_X11Y17         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  alu/rd_after_OBUF[4]_inst_i_2/O
                         net (fo=125, routed)         3.685    12.390    alu/pc_reg_reg[2][1]
    SLICE_X5Y6           LUT2 (Prop_lut2_I0_O)        0.152    12.542 f  alu/data_mem[52][7]_i_4/O
                         net (fo=33, routed)          2.630    15.172    rf/data_mem_reg[51][7]
    SLICE_X13Y15         LUT5 (Prop_lut5_I2_O)        0.358    15.530 r  rf/data_mem[58][7]_i_4/O
                         net (fo=8, routed)           0.849    16.379    rf/data_mem[58][7]_i_4_n_1
    SLICE_X11Y12         LUT3 (Prop_lut3_I1_O)        0.358    16.737 r  rf/data_mem[58][4]_i_1/O
                         net (fo=1, routed)           0.492    17.229    dm/data_mem_reg[58][7]_1[4]
    SLICE_X9Y12          FDRE                                         r  dm/data_mem_reg[58][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dm/data_mem_reg[56][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.166ns  (logic 2.754ns (16.043%)  route 14.412ns (83.957%))
  Logic Levels:           10  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  pc_reg_reg[2]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  pc_reg_reg[2]/Q
                         net (fo=49, routed)          0.991     1.469    rf/Q[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I2_O)        0.295     1.764 r  rf/current_instr_OBUF[7]_inst_i_1/O
                         net (fo=19, routed)          1.728     3.491    rf/registers_reg_0_15_7_7/DPRA3
    SLICE_X6Y18          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     3.644 f  rf/registers_reg_0_15_7_7/DP/O
                         net (fo=6, routed)           1.531     5.175    rf/pc_reg_reg[5]_0[7]
    SLICE_X9Y19          LUT4 (Prop_lut4_I1_O)        0.359     5.534 f  rf/rd_after_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.943     6.477    rf/rd_after_OBUF[15]_inst_i_13_n_1
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.326     6.803 r  rf/rd_after_OBUF[15]_inst_i_10/O
                         net (fo=20, routed)          1.502     8.306    rf/rd_after_OBUF[15]_inst_i_10_n_1
    SLICE_X11Y17         LUT6 (Prop_lut6_I0_O)        0.124     8.430 r  rf/rd_after_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.151     8.581    alu/data_mem_reg[48][7]_5
    SLICE_X11Y17         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  alu/rd_after_OBUF[4]_inst_i_2/O
                         net (fo=125, routed)         3.685    12.390    alu/pc_reg_reg[2][1]
    SLICE_X5Y6           LUT2 (Prop_lut2_I0_O)        0.152    12.542 f  alu/data_mem[52][7]_i_4/O
                         net (fo=33, routed)          2.215    14.757    rf/data_mem_reg[51][7]
    SLICE_X14Y12         LUT5 (Prop_lut5_I2_O)        0.358    15.115 r  rf/data_mem[56][7]_i_5/O
                         net (fo=8, routed)           1.167    16.282    rf/data_mem[56][7]_i_5_n_1
    SLICE_X13Y9          LUT3 (Prop_lut3_I1_O)        0.385    16.667 r  rf/data_mem[56][4]_i_1/O
                         net (fo=1, routed)           0.499    17.166    dm/data_mem_reg[56][7]_1[4]
    SLICE_X10Y9          FDRE                                         r  dm/data_mem_reg[56][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dm/data_mem_reg[58][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.164ns  (logic 2.729ns (15.899%)  route 14.435ns (84.101%))
  Logic Levels:           10  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  pc_reg_reg[2]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  pc_reg_reg[2]/Q
                         net (fo=49, routed)          0.991     1.469    rf/Q[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I2_O)        0.295     1.764 r  rf/current_instr_OBUF[7]_inst_i_1/O
                         net (fo=19, routed)          1.728     3.491    rf/registers_reg_0_15_7_7/DPRA3
    SLICE_X6Y18          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     3.644 f  rf/registers_reg_0_15_7_7/DP/O
                         net (fo=6, routed)           1.531     5.175    rf/pc_reg_reg[5]_0[7]
    SLICE_X9Y19          LUT4 (Prop_lut4_I1_O)        0.359     5.534 f  rf/rd_after_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.943     6.477    rf/rd_after_OBUF[15]_inst_i_13_n_1
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.326     6.803 r  rf/rd_after_OBUF[15]_inst_i_10/O
                         net (fo=20, routed)          1.502     8.306    rf/rd_after_OBUF[15]_inst_i_10_n_1
    SLICE_X11Y17         LUT6 (Prop_lut6_I0_O)        0.124     8.430 r  rf/rd_after_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.151     8.581    alu/data_mem_reg[48][7]_5
    SLICE_X11Y17         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  alu/rd_after_OBUF[4]_inst_i_2/O
                         net (fo=125, routed)         3.685    12.390    alu/pc_reg_reg[2][1]
    SLICE_X5Y6           LUT2 (Prop_lut2_I0_O)        0.152    12.542 f  alu/data_mem[52][7]_i_4/O
                         net (fo=33, routed)          2.630    15.172    rf/data_mem_reg[51][7]
    SLICE_X13Y15         LUT5 (Prop_lut5_I2_O)        0.358    15.530 r  rf/data_mem[58][7]_i_4/O
                         net (fo=8, routed)           0.892    16.422    rf/data_mem[58][7]_i_4_n_1
    SLICE_X13Y13         LUT3 (Prop_lut3_I1_O)        0.360    16.782 r  rf/data_mem[58][1]_i_1/O
                         net (fo=1, routed)           0.382    17.164    dm/data_mem_reg[58][7]_1[1]
    SLICE_X12Y13         FDRE                                         r  dm/data_mem_reg[58][1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dm/outWord_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            rf/registers_reg_0_15_5_5/DP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.497ns  (logic 0.223ns (44.868%)  route 0.274ns (55.132%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          LDCE                         0.000     0.000 r  dm/outWord_reg[5]/G
    SLICE_X6Y15          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dm/outWord_reg[5]/Q
                         net (fo=2, routed)           0.155     0.333    dm/data_memory_output[5]
    SLICE_X6Y15          LUT3 (Prop_lut3_I0_O)        0.045     0.378 r  dm/registers_reg_0_15_5_5_i_1/O
                         net (fo=2, routed)           0.119     0.497    rf/registers_reg_0_15_5_5/D
    SLICE_X6Y16          RAMD32                                       r  rf/registers_reg_0_15_5_5/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dm/outWord_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            rf/registers_reg_0_15_5_5/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.497ns  (logic 0.223ns (44.868%)  route 0.274ns (55.132%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          LDCE                         0.000     0.000 r  dm/outWord_reg[5]/G
    SLICE_X6Y15          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dm/outWord_reg[5]/Q
                         net (fo=2, routed)           0.155     0.333    dm/data_memory_output[5]
    SLICE_X6Y15          LUT3 (Prop_lut3_I0_O)        0.045     0.378 r  dm/registers_reg_0_15_5_5_i_1/O
                         net (fo=2, routed)           0.119     0.497    rf/registers_reg_0_15_5_5/D
    SLICE_X6Y16          RAMD32                                       r  rf/registers_reg_0_15_5_5/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dm/outWord_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            rf/registers_reg_0_15_9_9/DP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.517ns  (logic 0.203ns (39.265%)  route 0.314ns (60.735%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          LDCE                         0.000     0.000 r  dm/outWord_reg[9]/G
    SLICE_X5Y16          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dm/outWord_reg[9]/Q
                         net (fo=2, routed)           0.110     0.268    dm/Q[5]
    SLICE_X7Y16          LUT3 (Prop_lut3_I0_O)        0.045     0.313 r  dm/registers_reg_0_15_9_9_i_1/O
                         net (fo=2, routed)           0.204     0.517    rf/registers_reg_0_15_9_9/D
    SLICE_X6Y18          RAMD32                                       r  rf/registers_reg_0_15_9_9/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dm/outWord_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            rf/registers_reg_0_15_9_9/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.517ns  (logic 0.203ns (39.265%)  route 0.314ns (60.735%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          LDCE                         0.000     0.000 r  dm/outWord_reg[9]/G
    SLICE_X5Y16          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dm/outWord_reg[9]/Q
                         net (fo=2, routed)           0.110     0.268    dm/Q[5]
    SLICE_X7Y16          LUT3 (Prop_lut3_I0_O)        0.045     0.313 r  dm/registers_reg_0_15_9_9_i_1/O
                         net (fo=2, routed)           0.204     0.517    rf/registers_reg_0_15_9_9/D
    SLICE_X6Y18          RAMD32                                       r  rf/registers_reg_0_15_9_9/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dm/outWord_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            rf/registers_reg_0_15_7_7/DP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.534ns  (logic 0.203ns (38.010%)  route 0.331ns (61.990%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          LDCE                         0.000     0.000 r  dm/outWord_reg[7]/G
    SLICE_X5Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dm/outWord_reg[7]/Q
                         net (fo=2, routed)           0.231     0.389    dm/Q[3]
    SLICE_X5Y17          LUT3 (Prop_lut3_I0_O)        0.045     0.434 r  dm/registers_reg_0_15_7_7_i_1/O
                         net (fo=2, routed)           0.100     0.534    rf/registers_reg_0_15_7_7/D
    SLICE_X6Y18          RAMD32                                       r  rf/registers_reg_0_15_7_7/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dm/outWord_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            rf/registers_reg_0_15_7_7/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.534ns  (logic 0.203ns (38.010%)  route 0.331ns (61.990%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          LDCE                         0.000     0.000 r  dm/outWord_reg[7]/G
    SLICE_X5Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dm/outWord_reg[7]/Q
                         net (fo=2, routed)           0.231     0.389    dm/Q[3]
    SLICE_X5Y17          LUT3 (Prop_lut3_I0_O)        0.045     0.434 r  dm/registers_reg_0_15_7_7_i_1/O
                         net (fo=2, routed)           0.100     0.534    rf/registers_reg_0_15_7_7/D
    SLICE_X6Y18          RAMD32                                       r  rf/registers_reg_0_15_7_7/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dm/outWord_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            rf/registers_reg_0_15_4_4/DP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.541ns  (logic 0.203ns (37.517%)  route 0.338ns (62.483%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          LDCE                         0.000     0.000 r  dm/outWord_reg[4]/G
    SLICE_X3Y15          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dm/outWord_reg[4]/Q
                         net (fo=2, routed)           0.222     0.380    dm/data_memory_output[4]
    SLICE_X3Y16          LUT3 (Prop_lut3_I0_O)        0.045     0.425 r  dm/registers_reg_0_15_4_4_i_1/O
                         net (fo=2, routed)           0.116     0.541    rf/registers_reg_0_15_4_4/D
    SLICE_X6Y16          RAMD32                                       r  rf/registers_reg_0_15_4_4/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dm/outWord_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            rf/registers_reg_0_15_4_4/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.541ns  (logic 0.203ns (37.517%)  route 0.338ns (62.483%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          LDCE                         0.000     0.000 r  dm/outWord_reg[4]/G
    SLICE_X3Y15          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dm/outWord_reg[4]/Q
                         net (fo=2, routed)           0.222     0.380    dm/data_memory_output[4]
    SLICE_X3Y16          LUT3 (Prop_lut3_I0_O)        0.045     0.425 r  dm/registers_reg_0_15_4_4_i_1/O
                         net (fo=2, routed)           0.116     0.541    rf/registers_reg_0_15_4_4/D
    SLICE_X6Y16          RAMD32                                       r  rf/registers_reg_0_15_4_4/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rf/registers_reg_0_15_0_0/DP/WE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.209ns (36.209%)  route 0.368ns (63.791%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  pc_reg_reg[3]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pc_reg_reg[3]/Q
                         net (fo=49, routed)          0.255     0.419    rf/Q[2]
    SLICE_X5Y18          LUT5 (Prop_lut5_I3_O)        0.045     0.464 r  rf/registers_reg_0_15_0_0_i_2/O
                         net (fo=32, routed)          0.113     0.577    rf/registers_reg_0_15_0_0/WE
    SLICE_X6Y19          RAMD32                                       r  rf/registers_reg_0_15_0_0/DP/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rf/registers_reg_0_15_0_0/SP/WE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.209ns (36.209%)  route 0.368ns (63.791%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  pc_reg_reg[3]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pc_reg_reg[3]/Q
                         net (fo=49, routed)          0.255     0.419    rf/Q[2]
    SLICE_X5Y18          LUT5 (Prop_lut5_I3_O)        0.045     0.464 r  rf/registers_reg_0_15_0_0_i_2/O
                         net (fo=32, routed)          0.113     0.577    rf/registers_reg_0_15_0_0/WE
    SLICE_X6Y19          RAMD32                                       r  rf/registers_reg_0_15_0_0/SP/WE
  -------------------------------------------------------------------    -------------------





