<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Projet automatique: cmsis_lib/source/stm32f4xx_rcc.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Projet automatique
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f4xx__rcc_8c.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32f4xx_rcc.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This file provides firmware functions to manage the following functionalities of the Reset and clock control (RCC) peripheral:  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32f4xx__rcc_8h_source.html">stm32f4xx_rcc.h</a>&quot;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga539e07c3b3c55f1f1d47231341fb11e1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_OFFSET</b>&#160;&#160;&#160;(RCC_BASE - <a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>)</td></tr>
<tr class="separator:ga539e07c3b3c55f1f1d47231341fb11e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa1d3d0ea72132df651c76fc1bdffffc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CR_OFFSET</b>&#160;&#160;&#160;(RCC_OFFSET + 0x00)</td></tr>
<tr class="separator:gafa1d3d0ea72132df651c76fc1bdffffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d3085e491cbef815d223afbe5bf1930"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HSION_BitNumber</b>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ga3d3085e491cbef815d223afbe5bf1930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3290a833c0e35ec17d32c2d494e6133"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CR_HSION_BB</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (CR_OFFSET * 32) + (HSION_BitNumber * 4))</td></tr>
<tr class="separator:gac3290a833c0e35ec17d32c2d494e6133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga253fa44d87aabc55f0cd6628e77a51fd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSSON_BitNumber</b>&#160;&#160;&#160;0x13</td></tr>
<tr class="separator:ga253fa44d87aabc55f0cd6628e77a51fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca914aed10477ae4090fea0a9639b1ea"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CR_CSSON_BB</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))</td></tr>
<tr class="separator:gaca914aed10477ae4090fea0a9639b1ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab24d7f5f8e4b3b717fd91b54f393f6a3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PLLON_BitNumber</b>&#160;&#160;&#160;0x18</td></tr>
<tr class="separator:gab24d7f5f8e4b3b717fd91b54f393f6a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1fb2589cb8b5ac2f7121aba1135a5f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CR_PLLON_BB</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))</td></tr>
<tr class="separator:ga3f1fb2589cb8b5ac2f7121aba1135a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae59c3e4200523e3aa5b6e10aee8c46"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PLLI2SON_BitNumber</b>&#160;&#160;&#160;0x1A</td></tr>
<tr class="separator:gabae59c3e4200523e3aa5b6e10aee8c46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0fb27aba4eb660f7590252596bdfc5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CR_PLLI2SON_BB</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (CR_OFFSET * 32) + (PLLI2SON_BitNumber * 4))</td></tr>
<tr class="separator:ga0c0fb27aba4eb660f7590252596bdfc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8682298330c3b9bae1992e4f1a0af985"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CFGR_OFFSET</b>&#160;&#160;&#160;(RCC_OFFSET + 0x08)</td></tr>
<tr class="separator:ga8682298330c3b9bae1992e4f1a0af985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9561d436b438d8f513b754f1934c3e30"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2SSRC_BitNumber</b>&#160;&#160;&#160;0x17</td></tr>
<tr class="separator:ga9561d436b438d8f513b754f1934c3e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9076f5ddbb262fd45584702f5d280c9e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CFGR_I2SSRC_BB</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (CFGR_OFFSET * 32) + (I2SSRC_BitNumber * 4))</td></tr>
<tr class="separator:ga9076f5ddbb262fd45584702f5d280c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f8a0c3cb5f5c835bf7eef09515138ad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BDCR_OFFSET</b>&#160;&#160;&#160;(RCC_OFFSET + 0x70)</td></tr>
<tr class="separator:ga5f8a0c3cb5f5c835bf7eef09515138ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9302c551752124766afc4cee65436405"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTCEN_BitNumber</b>&#160;&#160;&#160;0x0F</td></tr>
<tr class="separator:ga9302c551752124766afc4cee65436405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf70aaf70b0752ccb3a60307b2fb46038"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BDCR_RTCEN_BB</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))</td></tr>
<tr class="separator:gaf70aaf70b0752ccb3a60307b2fb46038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6718158034388d8fde8caaa28ffe8b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BDRST_BitNumber</b>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:gae6718158034388d8fde8caaa28ffe8b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga892fdf297b85b85cbaf0723649b31818"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BDCR_BDRST_BB</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))</td></tr>
<tr class="separator:ga892fdf297b85b85cbaf0723649b31818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga984cbe73312b6d3d355c5053763d499a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSR_OFFSET</b>&#160;&#160;&#160;(RCC_OFFSET + 0x74)</td></tr>
<tr class="separator:ga984cbe73312b6d3d355c5053763d499a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f9dbe50769ce2a63ae12520433b9b40"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSION_BitNumber</b>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ga3f9dbe50769ce2a63ae12520433b9b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa253e36e7e5fb02998c0e4d0388abc52"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSR_LSION_BB</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))</td></tr>
<tr class="separator:gaa253e36e7e5fb02998c0e4d0388abc52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd7dd9cf31a9cc27fd9c0c1624f9a298"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CFGR_MCO2_RESET_MASK</b>&#160;&#160;&#160;((uint32_t)0x07FFFFFF)</td></tr>
<tr class="separator:gabd7dd9cf31a9cc27fd9c0c1624f9a298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51f5130a66963090dc02b4ebd47e2f83"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CFGR_MCO1_RESET_MASK</b>&#160;&#160;&#160;((uint32_t)0xF89FFFFF)</td></tr>
<tr class="separator:ga51f5130a66963090dc02b4ebd47e2f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga890221cb651a3f30f6d1bca0d9b0e13d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLAG_MASK</b>&#160;&#160;&#160;((uint8_t)0x1F)</td></tr>
<tr class="separator:ga890221cb651a3f30f6d1bca0d9b0e13d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b2724575bb34217aeddcb69c41a1547"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CR_BYTE3_ADDRESS</b>&#160;&#160;&#160;((uint32_t)0x40023802)</td></tr>
<tr class="separator:ga9b2724575bb34217aeddcb69c41a1547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab58c3f3f81bf1ab9a14cf3fececd8c4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CIR_BYTE2_ADDRESS</b>&#160;&#160;&#160;((uint32_t)(RCC_BASE + 0x0C + 0x01))</td></tr>
<tr class="separator:gaab58c3f3f81bf1ab9a14cf3fececd8c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43f47430582c9575970901533e525bb5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CIR_BYTE3_ADDRESS</b>&#160;&#160;&#160;((uint32_t)(RCC_BASE + 0x0C + 0x02))</td></tr>
<tr class="separator:ga43f47430582c9575970901533e525bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b5a415d697b6af7babd8a208c92435"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BDCR_ADDRESS</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + BDCR_OFFSET)</td></tr>
<tr class="separator:ga40b5a415d697b6af7babd8a208c92435"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga413f6422be11b1334abe60b3bff2e062"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group1.html#ga413f6422be11b1334abe60b3bff2e062">RCC_DeInit</a> (void)</td></tr>
<tr class="memdesc:ga413f6422be11b1334abe60b3bff2e062"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the RCC clock configuration to the default reset state.  <a href="group___r_c_c___group1.html#ga413f6422be11b1334abe60b3bff2e062">More...</a><br /></td></tr>
<tr class="separator:ga413f6422be11b1334abe60b3bff2e062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga523b06e73f6aa8a03e42299c855066a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group1.html#ga523b06e73f6aa8a03e42299c855066a8">RCC_HSEConfig</a> (uint8_t RCC_HSE)</td></tr>
<tr class="memdesc:ga523b06e73f6aa8a03e42299c855066a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the External High Speed oscillator (HSE).  <a href="group___r_c_c___group1.html#ga523b06e73f6aa8a03e42299c855066a8">More...</a><br /></td></tr>
<tr class="separator:ga523b06e73f6aa8a03e42299c855066a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0f15692614dd048ee4110a056f001dc"><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group1.html#gae0f15692614dd048ee4110a056f001dc">RCC_WaitForHSEStartUp</a> (void)</td></tr>
<tr class="memdesc:gae0f15692614dd048ee4110a056f001dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waits for HSE start-up.  <a href="group___r_c_c___group1.html#gae0f15692614dd048ee4110a056f001dc">More...</a><br /></td></tr>
<tr class="separator:gae0f15692614dd048ee4110a056f001dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2d6a35f5c2e0f86317c3beb222677fc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group1.html#gaa2d6a35f5c2e0f86317c3beb222677fc">RCC_AdjustHSICalibrationValue</a> (uint8_t HSICalibrationValue)</td></tr>
<tr class="memdesc:gaa2d6a35f5c2e0f86317c3beb222677fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adjusts the Internal High Speed oscillator (HSI) calibration value.  <a href="group___r_c_c___group1.html#gaa2d6a35f5c2e0f86317c3beb222677fc">More...</a><br /></td></tr>
<tr class="separator:gaa2d6a35f5c2e0f86317c3beb222677fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c6772a1e43765909495f57815ef69e2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group1.html#ga0c6772a1e43765909495f57815ef69e2">RCC_HSICmd</a> (FunctionalState NewState)</td></tr>
<tr class="memdesc:ga0c6772a1e43765909495f57815ef69e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Internal High Speed oscillator (HSI).  <a href="group___r_c_c___group1.html#ga0c6772a1e43765909495f57815ef69e2">More...</a><br /></td></tr>
<tr class="separator:ga0c6772a1e43765909495f57815ef69e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65209ab5c3589b249c7d70f978735ca6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group1.html#ga65209ab5c3589b249c7d70f978735ca6">RCC_LSEConfig</a> (uint8_t RCC_LSE)</td></tr>
<tr class="memdesc:ga65209ab5c3589b249c7d70f978735ca6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the External Low Speed oscillator (LSE).  <a href="group___r_c_c___group1.html#ga65209ab5c3589b249c7d70f978735ca6">More...</a><br /></td></tr>
<tr class="separator:ga65209ab5c3589b249c7d70f978735ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e3ca29fd154ac2019bba6936d6d5ed"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group1.html#ga81e3ca29fd154ac2019bba6936d6d5ed">RCC_LSICmd</a> (FunctionalState NewState)</td></tr>
<tr class="memdesc:ga81e3ca29fd154ac2019bba6936d6d5ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Internal Low Speed oscillator (LSI).  <a href="group___r_c_c___group1.html#ga81e3ca29fd154ac2019bba6936d6d5ed">More...</a><br /></td></tr>
<tr class="separator:ga81e3ca29fd154ac2019bba6936d6d5ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga154b93e90bfdede2a874244a1ff1002e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group1.html#ga154b93e90bfdede2a874244a1ff1002e">RCC_PLLConfig</a> (uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)</td></tr>
<tr class="memdesc:ga154b93e90bfdede2a874244a1ff1002e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the main PLL clock source, multiplication and division factors.  <a href="group___r_c_c___group1.html#ga154b93e90bfdede2a874244a1ff1002e">More...</a><br /></td></tr>
<tr class="separator:ga154b93e90bfdede2a874244a1ff1002e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84dee53c75e58fdb53571716593c2272"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group1.html#ga84dee53c75e58fdb53571716593c2272">RCC_PLLCmd</a> (FunctionalState NewState)</td></tr>
<tr class="memdesc:ga84dee53c75e58fdb53571716593c2272"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the main PLL.  <a href="group___r_c_c___group1.html#ga84dee53c75e58fdb53571716593c2272">More...</a><br /></td></tr>
<tr class="separator:ga84dee53c75e58fdb53571716593c2272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c15157382939a693c15620a4867e6ad"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group1.html#ga4c15157382939a693c15620a4867e6ad">RCC_PLLI2SConfig</a> (uint32_t PLLI2SN, uint32_t PLLI2SR)</td></tr>
<tr class="memdesc:ga4c15157382939a693c15620a4867e6ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the PLLI2S clock multiplication and division factors.  <a href="group___r_c_c___group1.html#ga4c15157382939a693c15620a4867e6ad">More...</a><br /></td></tr>
<tr class="separator:ga4c15157382939a693c15620a4867e6ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2efe493a6337d5e0034bfcdfb0f541e4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group1.html#ga2efe493a6337d5e0034bfcdfb0f541e4">RCC_PLLI2SCmd</a> (FunctionalState NewState)</td></tr>
<tr class="memdesc:ga2efe493a6337d5e0034bfcdfb0f541e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the PLLI2S.  <a href="group___r_c_c___group1.html#ga2efe493a6337d5e0034bfcdfb0f541e4">More...</a><br /></td></tr>
<tr class="separator:ga2efe493a6337d5e0034bfcdfb0f541e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ff1fd7b9a8a49cdda11b7d7261c3494"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group1.html#ga0ff1fd7b9a8a49cdda11b7d7261c3494">RCC_ClockSecuritySystemCmd</a> (FunctionalState NewState)</td></tr>
<tr class="memdesc:ga0ff1fd7b9a8a49cdda11b7d7261c3494"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Clock Security System.  <a href="group___r_c_c___group1.html#ga0ff1fd7b9a8a49cdda11b7d7261c3494">More...</a><br /></td></tr>
<tr class="separator:ga0ff1fd7b9a8a49cdda11b7d7261c3494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c9ecb6ef015ed008cb28e5b7a50531"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group1.html#ga15c9ecb6ef015ed008cb28e5b7a50531">RCC_MCO1Config</a> (uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)</td></tr>
<tr class="memdesc:ga15c9ecb6ef015ed008cb28e5b7a50531"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the clock source to output on MCO1 pin(PA8).  <a href="group___r_c_c___group1.html#ga15c9ecb6ef015ed008cb28e5b7a50531">More...</a><br /></td></tr>
<tr class="separator:ga15c9ecb6ef015ed008cb28e5b7a50531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf50f10675b747de60c739e44e5c22aee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group1.html#gaf50f10675b747de60c739e44e5c22aee">RCC_MCO2Config</a> (uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)</td></tr>
<tr class="memdesc:gaf50f10675b747de60c739e44e5c22aee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the clock source to output on MCO2 pin(PC9).  <a href="group___r_c_c___group1.html#gaf50f10675b747de60c739e44e5c22aee">More...</a><br /></td></tr>
<tr class="separator:gaf50f10675b747de60c739e44e5c22aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3551a36a8f0a3dc96a74d6b939048337"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group2.html#ga3551a36a8f0a3dc96a74d6b939048337">RCC_SYSCLKConfig</a> (uint32_t RCC_SYSCLKSource)</td></tr>
<tr class="memdesc:ga3551a36a8f0a3dc96a74d6b939048337"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the system clock (SYSCLK).  <a href="group___r_c_c___group2.html#ga3551a36a8f0a3dc96a74d6b939048337">More...</a><br /></td></tr>
<tr class="separator:ga3551a36a8f0a3dc96a74d6b939048337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb32311c208b2a980841c9c884a41ea"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group2.html#gaaeb32311c208b2a980841c9c884a41ea">RCC_GetSYSCLKSource</a> (void)</td></tr>
<tr class="memdesc:gaaeb32311c208b2a980841c9c884a41ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the clock source used as system clock.  <a href="group___r_c_c___group2.html#gaaeb32311c208b2a980841c9c884a41ea">More...</a><br /></td></tr>
<tr class="separator:gaaeb32311c208b2a980841c9c884a41ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d0aec72e236c6cdf3a3a82dfb525491"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group2.html#ga9d0aec72e236c6cdf3a3a82dfb525491">RCC_HCLKConfig</a> (uint32_t RCC_SYSCLK)</td></tr>
<tr class="memdesc:ga9d0aec72e236c6cdf3a3a82dfb525491"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the AHB clock (HCLK).  <a href="group___r_c_c___group2.html#ga9d0aec72e236c6cdf3a3a82dfb525491">More...</a><br /></td></tr>
<tr class="separator:ga9d0aec72e236c6cdf3a3a82dfb525491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga448137346d4292985d4e7a61dd1a824f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group2.html#ga448137346d4292985d4e7a61dd1a824f">RCC_PCLK1Config</a> (uint32_t RCC_HCLK)</td></tr>
<tr class="memdesc:ga448137346d4292985d4e7a61dd1a824f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the Low Speed APB clock (PCLK1).  <a href="group___r_c_c___group2.html#ga448137346d4292985d4e7a61dd1a824f">More...</a><br /></td></tr>
<tr class="separator:ga448137346d4292985d4e7a61dd1a824f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09f9c010a4adca9e036da42c2ca6126a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group2.html#ga09f9c010a4adca9e036da42c2ca6126a">RCC_PCLK2Config</a> (uint32_t RCC_HCLK)</td></tr>
<tr class="memdesc:ga09f9c010a4adca9e036da42c2ca6126a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the High Speed APB clock (PCLK2).  <a href="group___r_c_c___group2.html#ga09f9c010a4adca9e036da42c2ca6126a">More...</a><br /></td></tr>
<tr class="separator:ga09f9c010a4adca9e036da42c2ca6126a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e9944fd1ed734275222bbb3e3f29993"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group2.html#ga3e9944fd1ed734275222bbb3e3f29993">RCC_GetClocksFreq</a> (<a class="el" href="struct_r_c_c___clocks_type_def.html">RCC_ClocksTypeDef</a> *RCC_Clocks)</td></tr>
<tr class="memdesc:ga3e9944fd1ed734275222bbb3e3f29993"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the frequencies of different on chip clocks; SYSCLK, HCLK, PCLK1 and PCLK2.  <a href="group___r_c_c___group2.html#ga3e9944fd1ed734275222bbb3e3f29993">More...</a><br /></td></tr>
<tr class="separator:ga3e9944fd1ed734275222bbb3e3f29993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1473d8a5a020642966359611c44181b0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#ga1473d8a5a020642966359611c44181b0">RCC_RTCCLKConfig</a> (uint32_t RCC_RTCCLKSource)</td></tr>
<tr class="memdesc:ga1473d8a5a020642966359611c44181b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the RTC clock (RTCCLK).  <a href="group___r_c_c___group3.html#ga1473d8a5a020642966359611c44181b0">More...</a><br /></td></tr>
<tr class="separator:ga1473d8a5a020642966359611c44181b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9802f84846df2cea8e369234ed13b159"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#ga9802f84846df2cea8e369234ed13b159">RCC_RTCCLKCmd</a> (FunctionalState NewState)</td></tr>
<tr class="memdesc:ga9802f84846df2cea8e369234ed13b159"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the RTC clock.  <a href="group___r_c_c___group3.html#ga9802f84846df2cea8e369234ed13b159">More...</a><br /></td></tr>
<tr class="separator:ga9802f84846df2cea8e369234ed13b159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636c3b72f35391e67f12a551b15fa54a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#ga636c3b72f35391e67f12a551b15fa54a">RCC_BackupResetCmd</a> (FunctionalState NewState)</td></tr>
<tr class="memdesc:ga636c3b72f35391e67f12a551b15fa54a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases the Backup domain reset.  <a href="group___r_c_c___group3.html#ga636c3b72f35391e67f12a551b15fa54a">More...</a><br /></td></tr>
<tr class="separator:ga636c3b72f35391e67f12a551b15fa54a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c56f8529988fcc8f4dbffbc1bab27d0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#ga6c56f8529988fcc8f4dbffbc1bab27d0">RCC_I2SCLKConfig</a> (uint32_t RCC_I2SCLKSource)</td></tr>
<tr class="memdesc:ga6c56f8529988fcc8f4dbffbc1bab27d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the I2S clock source (I2SCLK).  <a href="group___r_c_c___group3.html#ga6c56f8529988fcc8f4dbffbc1bab27d0">More...</a><br /></td></tr>
<tr class="separator:ga6c56f8529988fcc8f4dbffbc1bab27d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80c89116820d48bb38db2e7d5e5a49b9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#ga80c89116820d48bb38db2e7d5e5a49b9">RCC_AHB1PeriphClockCmd</a> (uint32_t RCC_AHB1Periph, FunctionalState NewState)</td></tr>
<tr class="memdesc:ga80c89116820d48bb38db2e7d5e5a49b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the AHB1 peripheral clock.  <a href="group___r_c_c___group3.html#ga80c89116820d48bb38db2e7d5e5a49b9">More...</a><br /></td></tr>
<tr class="separator:ga80c89116820d48bb38db2e7d5e5a49b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadffedbd87e796f01d9776b8ee01ff5e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#gaadffedbd87e796f01d9776b8ee01ff5e">RCC_AHB2PeriphClockCmd</a> (uint32_t RCC_AHB2Periph, FunctionalState NewState)</td></tr>
<tr class="memdesc:gaadffedbd87e796f01d9776b8ee01ff5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the AHB2 peripheral clock.  <a href="group___r_c_c___group3.html#gaadffedbd87e796f01d9776b8ee01ff5e">More...</a><br /></td></tr>
<tr class="separator:gaadffedbd87e796f01d9776b8ee01ff5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eb8c119f2e9bf2bd2e042d27f151338"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#ga4eb8c119f2e9bf2bd2e042d27f151338">RCC_AHB3PeriphClockCmd</a> (uint32_t RCC_AHB3Periph, FunctionalState NewState)</td></tr>
<tr class="memdesc:ga4eb8c119f2e9bf2bd2e042d27f151338"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the AHB3 peripheral clock.  <a href="group___r_c_c___group3.html#ga4eb8c119f2e9bf2bd2e042d27f151338">More...</a><br /></td></tr>
<tr class="separator:ga4eb8c119f2e9bf2bd2e042d27f151338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7cc5d73af7fe1986fceff8afd3973e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#gaee7cc5d73af7fe1986fceff8afd3973e">RCC_APB1PeriphClockCmd</a> (uint32_t RCC_APB1Periph, FunctionalState NewState)</td></tr>
<tr class="memdesc:gaee7cc5d73af7fe1986fceff8afd3973e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Low Speed APB (APB1) peripheral clock.  <a href="group___r_c_c___group3.html#gaee7cc5d73af7fe1986fceff8afd3973e">More...</a><br /></td></tr>
<tr class="separator:gaee7cc5d73af7fe1986fceff8afd3973e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56ff55caf8d835351916b40dd030bc87"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#ga56ff55caf8d835351916b40dd030bc87">RCC_APB2PeriphClockCmd</a> (uint32_t RCC_APB2Periph, FunctionalState NewState)</td></tr>
<tr class="memdesc:ga56ff55caf8d835351916b40dd030bc87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the High Speed APB (APB2) peripheral clock.  <a href="group___r_c_c___group3.html#ga56ff55caf8d835351916b40dd030bc87">More...</a><br /></td></tr>
<tr class="separator:ga56ff55caf8d835351916b40dd030bc87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c450567f4731d4f0615f63586cad86"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#gaa7c450567f4731d4f0615f63586cad86">RCC_AHB1PeriphResetCmd</a> (uint32_t RCC_AHB1Periph, FunctionalState NewState)</td></tr>
<tr class="memdesc:gaa7c450567f4731d4f0615f63586cad86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases AHB1 peripheral reset.  <a href="group___r_c_c___group3.html#gaa7c450567f4731d4f0615f63586cad86">More...</a><br /></td></tr>
<tr class="separator:gaa7c450567f4731d4f0615f63586cad86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb119d6d1955d1b8c361e8140845ac5a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#gafb119d6d1955d1b8c361e8140845ac5a">RCC_AHB2PeriphResetCmd</a> (uint32_t RCC_AHB2Periph, FunctionalState NewState)</td></tr>
<tr class="memdesc:gafb119d6d1955d1b8c361e8140845ac5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases AHB2 peripheral reset.  <a href="group___r_c_c___group3.html#gafb119d6d1955d1b8c361e8140845ac5a">More...</a><br /></td></tr>
<tr class="separator:gafb119d6d1955d1b8c361e8140845ac5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee44f159a1ca9ebdd7117bff387cd592"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#gaee44f159a1ca9ebdd7117bff387cd592">RCC_AHB3PeriphResetCmd</a> (uint32_t RCC_AHB3Periph, FunctionalState NewState)</td></tr>
<tr class="memdesc:gaee44f159a1ca9ebdd7117bff387cd592"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases AHB3 peripheral reset.  <a href="group___r_c_c___group3.html#gaee44f159a1ca9ebdd7117bff387cd592">More...</a><br /></td></tr>
<tr class="separator:gaee44f159a1ca9ebdd7117bff387cd592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab197ae4369c10b92640a733b40ed2801"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a> (uint32_t RCC_APB1Periph, FunctionalState NewState)</td></tr>
<tr class="memdesc:gab197ae4369c10b92640a733b40ed2801"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases Low Speed APB (APB1) peripheral reset.  <a href="group___r_c_c___group3.html#gab197ae4369c10b92640a733b40ed2801">More...</a><br /></td></tr>
<tr class="separator:gab197ae4369c10b92640a733b40ed2801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad94553850ac07106a27ee85fec37efdf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a> (uint32_t RCC_APB2Periph, FunctionalState NewState)</td></tr>
<tr class="memdesc:gad94553850ac07106a27ee85fec37efdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases High Speed APB (APB2) peripheral reset.  <a href="group___r_c_c___group3.html#gad94553850ac07106a27ee85fec37efdf">More...</a><br /></td></tr>
<tr class="separator:gad94553850ac07106a27ee85fec37efdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd0d5adbc7496d7005b208bd19ce255"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#ga5cd0d5adbc7496d7005b208bd19ce255">RCC_AHB1PeriphClockLPModeCmd</a> (uint32_t RCC_AHB1Periph, FunctionalState NewState)</td></tr>
<tr class="memdesc:ga5cd0d5adbc7496d7005b208bd19ce255"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.  <a href="group___r_c_c___group3.html#ga5cd0d5adbc7496d7005b208bd19ce255">More...</a><br /></td></tr>
<tr class="separator:ga5cd0d5adbc7496d7005b208bd19ce255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac5bb9676ae9b48e50d6a95de922ce3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#ga1ac5bb9676ae9b48e50d6a95de922ce3">RCC_AHB2PeriphClockLPModeCmd</a> (uint32_t RCC_AHB2Periph, FunctionalState NewState)</td></tr>
<tr class="memdesc:ga1ac5bb9676ae9b48e50d6a95de922ce3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.  <a href="group___r_c_c___group3.html#ga1ac5bb9676ae9b48e50d6a95de922ce3">More...</a><br /></td></tr>
<tr class="separator:ga1ac5bb9676ae9b48e50d6a95de922ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e1df07cdfd81c068902d9d35fcc3911"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#ga4e1df07cdfd81c068902d9d35fcc3911">RCC_AHB3PeriphClockLPModeCmd</a> (uint32_t RCC_AHB3Periph, FunctionalState NewState)</td></tr>
<tr class="memdesc:ga4e1df07cdfd81c068902d9d35fcc3911"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.  <a href="group___r_c_c___group3.html#ga4e1df07cdfd81c068902d9d35fcc3911">More...</a><br /></td></tr>
<tr class="separator:ga4e1df07cdfd81c068902d9d35fcc3911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84dd64badb84768cbcf19e241cadff50"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#ga84dd64badb84768cbcf19e241cadff50">RCC_APB1PeriphClockLPModeCmd</a> (uint32_t RCC_APB1Periph, FunctionalState NewState)</td></tr>
<tr class="memdesc:ga84dd64badb84768cbcf19e241cadff50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.  <a href="group___r_c_c___group3.html#ga84dd64badb84768cbcf19e241cadff50">More...</a><br /></td></tr>
<tr class="separator:ga84dd64badb84768cbcf19e241cadff50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30365b9e0b4c5d7e98c2675c862ddd7e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#ga30365b9e0b4c5d7e98c2675c862ddd7e">RCC_APB2PeriphClockLPModeCmd</a> (uint32_t RCC_APB2Periph, FunctionalState NewState)</td></tr>
<tr class="memdesc:ga30365b9e0b4c5d7e98c2675c862ddd7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.  <a href="group___r_c_c___group3.html#ga30365b9e0b4c5d7e98c2675c862ddd7e">More...</a><br /></td></tr>
<tr class="separator:ga30365b9e0b4c5d7e98c2675c862ddd7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa953aa226e9ce45300d535941e4dfe2f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group4.html#gaa953aa226e9ce45300d535941e4dfe2f">RCC_ITConfig</a> (uint8_t RCC_IT, FunctionalState NewState)</td></tr>
<tr class="memdesc:gaa953aa226e9ce45300d535941e4dfe2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the specified RCC interrupts.  <a href="group___r_c_c___group4.html#gaa953aa226e9ce45300d535941e4dfe2f">More...</a><br /></td></tr>
<tr class="separator:gaa953aa226e9ce45300d535941e4dfe2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2897bdc52f272031c44fb1f72205d295"><td class="memItemLeft" align="right" valign="top">FlagStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group4.html#ga2897bdc52f272031c44fb1f72205d295">RCC_GetFlagStatus</a> (uint8_t RCC_FLAG)</td></tr>
<tr class="memdesc:ga2897bdc52f272031c44fb1f72205d295"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the specified RCC flag is set or not.  <a href="group___r_c_c___group4.html#ga2897bdc52f272031c44fb1f72205d295">More...</a><br /></td></tr>
<tr class="separator:ga2897bdc52f272031c44fb1f72205d295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f909dbb15a54124419084ebda97d72"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group4.html#ga53f909dbb15a54124419084ebda97d72">RCC_ClearFlag</a> (void)</td></tr>
<tr class="memdesc:ga53f909dbb15a54124419084ebda97d72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the RCC reset flags. The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST.  <a href="group___r_c_c___group4.html#ga53f909dbb15a54124419084ebda97d72">More...</a><br /></td></tr>
<tr class="separator:ga53f909dbb15a54124419084ebda97d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6126c99f398ee4be410ad76ae3aee18f"><td class="memItemLeft" align="right" valign="top">ITStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group4.html#ga6126c99f398ee4be410ad76ae3aee18f">RCC_GetITStatus</a> (uint8_t RCC_IT)</td></tr>
<tr class="memdesc:ga6126c99f398ee4be410ad76ae3aee18f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the specified RCC interrupt has occurred or not.  <a href="group___r_c_c___group4.html#ga6126c99f398ee4be410ad76ae3aee18f">More...</a><br /></td></tr>
<tr class="separator:ga6126c99f398ee4be410ad76ae3aee18f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga529842d165910f8f87e26115da36089b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group4.html#ga529842d165910f8f87e26115da36089b">RCC_ClearITPendingBit</a> (uint8_t RCC_IT)</td></tr>
<tr class="memdesc:ga529842d165910f8f87e26115da36089b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the RCC's interrupt pending bits.  <a href="group___r_c_c___group4.html#ga529842d165910f8f87e26115da36089b">More...</a><br /></td></tr>
<tr class="separator:ga529842d165910f8f87e26115da36089b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file provides firmware functions to manage the following functionalities of the Reset and clock control (RCC) peripheral: </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section version"><dt>Version</dt><dd>V1.0.0 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>30-September-2011<ul>
<li>Internal/external clocks, PLL, CSS and MCO configuration</li>
<li>System, AHB and APB busses clocks configuration</li>
<li>Peripheral clocks configuration</li>
<li>Interrupts and flags management</li>
</ul>
</dd></dl>
<pre class="fragment">*               
*          ===================================================================
*                               RCC specific features
*          ===================================================================
*    
*          After reset the device is running from Internal High Speed oscillator 
*          (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache 
*          and I-Cache are disabled, and all peripherals are off except internal
*          SRAM, Flash and JTAG.
*           - There is no prescaler on High speed (AHB) and Low speed (APB) busses;
*             all peripherals mapped on these busses are running at HSI speed.
*             - The clock for all peripherals is switched off, except the SRAM and FLASH.
*           - All GPIOs are in input floating state, except the JTAG pins which
*             are assigned to be used for debug purpose.
*        
*          Once the device started from reset, the user application has to:        
*           - Configure the clock source to be used to drive the System clock
*             (if the application needs higher frequency/performance)
*           - Configure the System clock frequency and Flash settings  
*           - Configure the AHB and APB busses prescalers
*           - Enable the clock for the peripheral(s) to be used
*           - Configure the clock source(s) for peripherals which clocks are not
*             derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)      
*                        
*  </pre><dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<p>THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.</p>
<h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_73040fe574d70257c3238f59fad3a740.html">cmsis_lib</a></li><li class="navelem"><a class="el" href="dir_28d997d5bf7fef3aa6fd4d8192343579.html">source</a></li><li class="navelem"><a class="el" href="stm32f4xx__rcc_8c.html">stm32f4xx_rcc.c</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
