/* Generated by Yosys 0.16+65 (git sha1 051517d61, gcc 9.1.0 -fPIC -Os) */

module pinmux(clk_i, rst_ni, clk_aon_i, rst_aon_ni, pin_wkup_req_o, usb_wkup_req_o, sleep_en_i, strap_en_i, \dft_strap_test_o.valid , dft_hold_tap_sel_i, \lc_jtag_o.tck , \lc_jtag_o.tms , \lc_jtag_o.trst_n , \lc_jtag_o.tdi , \lc_jtag_i.tdo , \lc_jtag_i.tdo_oe , \rv_jtag_o.tck , \rv_jtag_o.tms , \rv_jtag_o.trst_n , \rv_jtag_o.tdi , \rv_jtag_i.tdo 
, \rv_jtag_i.tdo_oe , \dft_jtag_o.tck , \dft_jtag_o.tms , \dft_jtag_o.trst_n , \dft_jtag_o.tdi , \dft_jtag_i.tdo , \dft_jtag_i.tdo_oe , usb_out_of_rst_i, usb_aon_wake_en_i, usb_aon_wake_ack_i, usb_suspend_i, \tl_i.a_valid , \tl_i.d_ready , \tl_o.d_valid , \tl_o.d_error , \tl_o.a_ready , \alert_rx_i[0].ping_p , \alert_rx_i[0].ping_n , \alert_rx_i[0].ack_p , \alert_rx_i[0].ack_n , \alert_tx_o[0].alert_p 
, \alert_tx_o[0].alert_n , \mio_attr_o[31].od_en , \mio_attr_o[31].schmitt_en , \mio_attr_o[31].keep_en , \mio_attr_o[31].pull_select , \mio_attr_o[31].pull_en , \mio_attr_o[31].virt_od_en , \mio_attr_o[31].invert , \mio_attr_o[30].od_en , \mio_attr_o[30].schmitt_en , \mio_attr_o[30].keep_en , \mio_attr_o[30].pull_select , \mio_attr_o[30].pull_en , \mio_attr_o[30].virt_od_en , \mio_attr_o[30].invert , \mio_attr_o[29].od_en , \mio_attr_o[29].schmitt_en , \mio_attr_o[29].keep_en , \mio_attr_o[29].pull_select , \mio_attr_o[29].pull_en , \mio_attr_o[29].virt_od_en 
, \mio_attr_o[29].invert , \mio_attr_o[28].od_en , \mio_attr_o[28].schmitt_en , \mio_attr_o[28].keep_en , \mio_attr_o[28].pull_select , \mio_attr_o[28].pull_en , \mio_attr_o[28].virt_od_en , \mio_attr_o[28].invert , \mio_attr_o[27].od_en , \mio_attr_o[27].schmitt_en , \mio_attr_o[27].keep_en , \mio_attr_o[27].pull_select , \mio_attr_o[27].pull_en , \mio_attr_o[27].virt_od_en , \mio_attr_o[27].invert , \mio_attr_o[26].od_en , \mio_attr_o[26].schmitt_en , \mio_attr_o[26].keep_en , \mio_attr_o[26].pull_select , \mio_attr_o[26].pull_en , \mio_attr_o[26].virt_od_en 
, \mio_attr_o[26].invert , \mio_attr_o[25].od_en , \mio_attr_o[25].schmitt_en , \mio_attr_o[25].keep_en , \mio_attr_o[25].pull_select , \mio_attr_o[25].pull_en , \mio_attr_o[25].virt_od_en , \mio_attr_o[25].invert , \mio_attr_o[24].od_en , \mio_attr_o[24].schmitt_en , \mio_attr_o[24].keep_en , \mio_attr_o[24].pull_select , \mio_attr_o[24].pull_en , \mio_attr_o[24].virt_od_en , \mio_attr_o[24].invert , \mio_attr_o[23].od_en , \mio_attr_o[23].schmitt_en , \mio_attr_o[23].keep_en , \mio_attr_o[23].pull_select , \mio_attr_o[23].pull_en , \mio_attr_o[23].virt_od_en 
, \mio_attr_o[23].invert , \mio_attr_o[22].od_en , \mio_attr_o[22].schmitt_en , \mio_attr_o[22].keep_en , \mio_attr_o[22].pull_select , \mio_attr_o[22].pull_en , \mio_attr_o[22].virt_od_en , \mio_attr_o[22].invert , \mio_attr_o[21].od_en , \mio_attr_o[21].schmitt_en , \mio_attr_o[21].keep_en , \mio_attr_o[21].pull_select , \mio_attr_o[21].pull_en , \mio_attr_o[21].virt_od_en , \mio_attr_o[21].invert , \mio_attr_o[20].od_en , \mio_attr_o[20].schmitt_en , \mio_attr_o[20].keep_en , \mio_attr_o[20].pull_select , \mio_attr_o[20].pull_en , \mio_attr_o[20].virt_od_en 
, \mio_attr_o[20].invert , \mio_attr_o[19].od_en , \mio_attr_o[19].schmitt_en , \mio_attr_o[19].keep_en , \mio_attr_o[19].pull_select , \mio_attr_o[19].pull_en , \mio_attr_o[19].virt_od_en , \mio_attr_o[19].invert , \mio_attr_o[18].od_en , \mio_attr_o[18].schmitt_en , \mio_attr_o[18].keep_en , \mio_attr_o[18].pull_select , \mio_attr_o[18].pull_en , \mio_attr_o[18].virt_od_en , \mio_attr_o[18].invert , \mio_attr_o[17].od_en , \mio_attr_o[17].schmitt_en , \mio_attr_o[17].keep_en , \mio_attr_o[17].pull_select , \mio_attr_o[17].pull_en , \mio_attr_o[17].virt_od_en 
, \mio_attr_o[17].invert , \mio_attr_o[16].od_en , \mio_attr_o[16].schmitt_en , \mio_attr_o[16].keep_en , \mio_attr_o[16].pull_select , \mio_attr_o[16].pull_en , \mio_attr_o[16].virt_od_en , \mio_attr_o[16].invert , \mio_attr_o[15].od_en , \mio_attr_o[15].schmitt_en , \mio_attr_o[15].keep_en , \mio_attr_o[15].pull_select , \mio_attr_o[15].pull_en , \mio_attr_o[15].virt_od_en , \mio_attr_o[15].invert , \mio_attr_o[14].od_en , \mio_attr_o[14].schmitt_en , \mio_attr_o[14].keep_en , \mio_attr_o[14].pull_select , \mio_attr_o[14].pull_en , \mio_attr_o[14].virt_od_en 
, \mio_attr_o[14].invert , \mio_attr_o[13].od_en , \mio_attr_o[13].schmitt_en , \mio_attr_o[13].keep_en , \mio_attr_o[13].pull_select , \mio_attr_o[13].pull_en , \mio_attr_o[13].virt_od_en , \mio_attr_o[13].invert , \mio_attr_o[12].od_en , \mio_attr_o[12].schmitt_en , \mio_attr_o[12].keep_en , \mio_attr_o[12].pull_select , \mio_attr_o[12].pull_en , \mio_attr_o[12].virt_od_en , \mio_attr_o[12].invert , \mio_attr_o[11].od_en , \mio_attr_o[11].schmitt_en , \mio_attr_o[11].keep_en , \mio_attr_o[11].pull_select , \mio_attr_o[11].pull_en , \mio_attr_o[11].virt_od_en 
, \mio_attr_o[11].invert , \mio_attr_o[10].od_en , \mio_attr_o[10].schmitt_en , \mio_attr_o[10].keep_en , \mio_attr_o[10].pull_select , \mio_attr_o[10].pull_en , \mio_attr_o[10].virt_od_en , \mio_attr_o[10].invert , \mio_attr_o[9].od_en , \mio_attr_o[9].schmitt_en , \mio_attr_o[9].keep_en , \mio_attr_o[9].pull_select , \mio_attr_o[9].pull_en , \mio_attr_o[9].virt_od_en , \mio_attr_o[9].invert , \mio_attr_o[8].od_en , \mio_attr_o[8].schmitt_en , \mio_attr_o[8].keep_en , \mio_attr_o[8].pull_select , \mio_attr_o[8].pull_en , \mio_attr_o[8].virt_od_en 
, \mio_attr_o[8].invert , \mio_attr_o[7].od_en , \mio_attr_o[7].schmitt_en , \mio_attr_o[7].keep_en , \mio_attr_o[7].pull_select , \mio_attr_o[7].pull_en , \mio_attr_o[7].virt_od_en , \mio_attr_o[7].invert , \mio_attr_o[6].od_en , \mio_attr_o[6].schmitt_en , \mio_attr_o[6].keep_en , \mio_attr_o[6].pull_select , \mio_attr_o[6].pull_en , \mio_attr_o[6].virt_od_en , \mio_attr_o[6].invert , \mio_attr_o[5].od_en , \mio_attr_o[5].schmitt_en , \mio_attr_o[5].keep_en , \mio_attr_o[5].pull_select , \mio_attr_o[5].pull_en , \mio_attr_o[5].virt_od_en 
, \mio_attr_o[5].invert , \mio_attr_o[4].od_en , \mio_attr_o[4].schmitt_en , \mio_attr_o[4].keep_en , \mio_attr_o[4].pull_select , \mio_attr_o[4].pull_en , \mio_attr_o[4].virt_od_en , \mio_attr_o[4].invert , \mio_attr_o[3].od_en , \mio_attr_o[3].schmitt_en , \mio_attr_o[3].keep_en , \mio_attr_o[3].pull_select , \mio_attr_o[3].pull_en , \mio_attr_o[3].virt_od_en , \mio_attr_o[3].invert , \mio_attr_o[2].od_en , \mio_attr_o[2].schmitt_en , \mio_attr_o[2].keep_en , \mio_attr_o[2].pull_select , \mio_attr_o[2].pull_en , \mio_attr_o[2].virt_od_en 
, \mio_attr_o[2].invert , \mio_attr_o[1].od_en , \mio_attr_o[1].schmitt_en , \mio_attr_o[1].keep_en , \mio_attr_o[1].pull_select , \mio_attr_o[1].pull_en , \mio_attr_o[1].virt_od_en , \mio_attr_o[1].invert , \mio_attr_o[0].od_en , \mio_attr_o[0].schmitt_en , \mio_attr_o[0].keep_en , \mio_attr_o[0].pull_select , \mio_attr_o[0].pull_en , \mio_attr_o[0].virt_od_en , \mio_attr_o[0].invert , \dio_attr_o[15].od_en , \dio_attr_o[15].schmitt_en , \dio_attr_o[15].keep_en , \dio_attr_o[15].pull_select , \dio_attr_o[15].pull_en , \dio_attr_o[15].virt_od_en 
, \dio_attr_o[15].invert , \dio_attr_o[14].od_en , \dio_attr_o[14].schmitt_en , \dio_attr_o[14].keep_en , \dio_attr_o[14].pull_select , \dio_attr_o[14].pull_en , \dio_attr_o[14].virt_od_en , \dio_attr_o[14].invert , \dio_attr_o[13].od_en , \dio_attr_o[13].schmitt_en , \dio_attr_o[13].keep_en , \dio_attr_o[13].pull_select , \dio_attr_o[13].pull_en , \dio_attr_o[13].virt_od_en , \dio_attr_o[13].invert , \dio_attr_o[12].od_en , \dio_attr_o[12].schmitt_en , \dio_attr_o[12].keep_en , \dio_attr_o[12].pull_select , \dio_attr_o[12].pull_en , \dio_attr_o[12].virt_od_en 
, \dio_attr_o[12].invert , \dio_attr_o[11].od_en , \dio_attr_o[11].schmitt_en , \dio_attr_o[11].keep_en , \dio_attr_o[11].pull_select , \dio_attr_o[11].pull_en , \dio_attr_o[11].virt_od_en , \dio_attr_o[11].invert , \dio_attr_o[10].od_en , \dio_attr_o[10].schmitt_en , \dio_attr_o[10].keep_en , \dio_attr_o[10].pull_select , \dio_attr_o[10].pull_en , \dio_attr_o[10].virt_od_en , \dio_attr_o[10].invert , \dio_attr_o[9].od_en , \dio_attr_o[9].schmitt_en , \dio_attr_o[9].keep_en , \dio_attr_o[9].pull_select , \dio_attr_o[9].pull_en , \dio_attr_o[9].virt_od_en 
, \dio_attr_o[9].invert , \dio_attr_o[8].od_en , \dio_attr_o[8].schmitt_en , \dio_attr_o[8].keep_en , \dio_attr_o[8].pull_select , \dio_attr_o[8].pull_en , \dio_attr_o[8].virt_od_en , \dio_attr_o[8].invert , \dio_attr_o[7].od_en , \dio_attr_o[7].schmitt_en , \dio_attr_o[7].keep_en , \dio_attr_o[7].pull_select , \dio_attr_o[7].pull_en , \dio_attr_o[7].virt_od_en , \dio_attr_o[7].invert , \dio_attr_o[6].od_en , \dio_attr_o[6].schmitt_en , \dio_attr_o[6].keep_en , \dio_attr_o[6].pull_select , \dio_attr_o[6].pull_en , \dio_attr_o[6].virt_od_en 
, \dio_attr_o[6].invert , \dio_attr_o[5].od_en , \dio_attr_o[5].schmitt_en , \dio_attr_o[5].keep_en , \dio_attr_o[5].pull_select , \dio_attr_o[5].pull_en , \dio_attr_o[5].virt_od_en , \dio_attr_o[5].invert , \dio_attr_o[4].od_en , \dio_attr_o[4].schmitt_en , \dio_attr_o[4].keep_en , \dio_attr_o[4].pull_select , \dio_attr_o[4].pull_en , \dio_attr_o[4].virt_od_en , \dio_attr_o[4].invert , \dio_attr_o[3].od_en , \dio_attr_o[3].schmitt_en , \dio_attr_o[3].keep_en , \dio_attr_o[3].pull_select , \dio_attr_o[3].pull_en , \dio_attr_o[3].virt_od_en 
, \dio_attr_o[3].invert , \dio_attr_o[2].od_en , \dio_attr_o[2].schmitt_en , \dio_attr_o[2].keep_en , \dio_attr_o[2].pull_select , \dio_attr_o[2].pull_en , \dio_attr_o[2].virt_od_en , \dio_attr_o[2].invert , \dio_attr_o[1].od_en , \dio_attr_o[1].schmitt_en , \dio_attr_o[1].keep_en , \dio_attr_o[1].pull_select , \dio_attr_o[1].pull_en , \dio_attr_o[1].virt_od_en , \dio_attr_o[1].invert , \dio_attr_o[0].od_en , \dio_attr_o[0].schmitt_en , \dio_attr_o[0].keep_en , \dio_attr_o[0].pull_select , \dio_attr_o[0].pull_en , \dio_attr_o[0].virt_od_en 
, \dio_attr_o[0].invert , lc_dft_en_i, lc_hw_debug_en_i, \dft_strap_test_o.straps , \tl_i.a_data , \tl_i.a_mask , \tl_i.a_address , \tl_i.a_source , \tl_i.a_size , \tl_i.a_param , usb_state_debug_o, \tl_i.a_opcode , \tl_o.d_opcode , \mio_attr_o[30].drive_strength , \mio_attr_o[31].slew_rate , periph_to_mio_i, periph_to_mio_oe_i, mio_to_periph_o, periph_to_dio_i, periph_to_dio_oe_i, dio_to_periph_o
, \mio_attr_o[31].drive_strength , mio_out_o, mio_oe_o, mio_in_i, \dio_attr_o[15].drive_strength , dio_out_o, dio_oe_o, dio_in_i, scanmode_i, \tl_i.a_user.rsvd , \tl_i.a_user.instr_type , \tl_i.a_user.cmd_intg , \tl_i.a_user.data_intg , \tl_o.d_param , \tl_o.d_size , \tl_o.d_source , \tl_o.d_sink , \tl_o.d_data , \tl_o.d_user.rsp_intg , \tl_o.d_user.data_intg , \mio_attr_o[30].slew_rate 
, \mio_attr_o[29].drive_strength , \mio_attr_o[29].slew_rate , \mio_attr_o[28].drive_strength , \mio_attr_o[28].slew_rate , \mio_attr_o[27].drive_strength , \mio_attr_o[27].slew_rate , \mio_attr_o[26].drive_strength , \mio_attr_o[26].slew_rate , \mio_attr_o[25].drive_strength , \mio_attr_o[25].slew_rate , \mio_attr_o[24].drive_strength , \mio_attr_o[24].slew_rate , \mio_attr_o[23].drive_strength , \mio_attr_o[23].slew_rate , \mio_attr_o[22].drive_strength , \mio_attr_o[22].slew_rate , \mio_attr_o[21].drive_strength , \mio_attr_o[21].slew_rate , \mio_attr_o[20].drive_strength , \mio_attr_o[20].slew_rate , \mio_attr_o[19].drive_strength 
, \mio_attr_o[19].slew_rate , \mio_attr_o[18].drive_strength , \mio_attr_o[18].slew_rate , \mio_attr_o[17].drive_strength , \mio_attr_o[17].slew_rate , \mio_attr_o[16].drive_strength , \mio_attr_o[16].slew_rate , \mio_attr_o[15].drive_strength , \mio_attr_o[15].slew_rate , \mio_attr_o[14].drive_strength , \mio_attr_o[14].slew_rate , \mio_attr_o[13].drive_strength , \mio_attr_o[13].slew_rate , \mio_attr_o[12].drive_strength , \mio_attr_o[12].slew_rate , \mio_attr_o[11].drive_strength , \mio_attr_o[11].slew_rate , \mio_attr_o[10].drive_strength , \mio_attr_o[10].slew_rate , \mio_attr_o[9].drive_strength , \mio_attr_o[9].slew_rate 
, \mio_attr_o[8].drive_strength , \mio_attr_o[8].slew_rate , \mio_attr_o[7].drive_strength , \mio_attr_o[7].slew_rate , \mio_attr_o[6].drive_strength , \mio_attr_o[6].slew_rate , \mio_attr_o[5].drive_strength , \mio_attr_o[5].slew_rate , \mio_attr_o[4].drive_strength , \mio_attr_o[4].slew_rate , \mio_attr_o[3].drive_strength , \mio_attr_o[3].slew_rate , \mio_attr_o[2].drive_strength , \mio_attr_o[2].slew_rate , \mio_attr_o[1].drive_strength , \mio_attr_o[1].slew_rate , \mio_attr_o[0].drive_strength , \mio_attr_o[0].slew_rate , \dio_attr_o[15].slew_rate , \dio_attr_o[14].drive_strength , \dio_attr_o[14].slew_rate 
, \dio_attr_o[13].drive_strength , \dio_attr_o[13].slew_rate , \dio_attr_o[12].drive_strength , \dio_attr_o[12].slew_rate , \dio_attr_o[11].drive_strength , \dio_attr_o[11].slew_rate , \dio_attr_o[10].drive_strength , \dio_attr_o[10].slew_rate , \dio_attr_o[9].drive_strength , \dio_attr_o[9].slew_rate , \dio_attr_o[8].drive_strength , \dio_attr_o[8].slew_rate , \dio_attr_o[7].drive_strength , \dio_attr_o[7].slew_rate , \dio_attr_o[6].drive_strength , \dio_attr_o[6].slew_rate , \dio_attr_o[5].drive_strength , \dio_attr_o[5].slew_rate , \dio_attr_o[4].drive_strength , \dio_attr_o[4].slew_rate , \dio_attr_o[3].drive_strength 
, \dio_attr_o[3].slew_rate , \dio_attr_o[2].drive_strength , \dio_attr_o[2].slew_rate , \dio_attr_o[1].drive_strength , \dio_attr_o[1].slew_rate , \dio_attr_o[0].drive_strength , \dio_attr_o[0].slew_rate );
  wire _0000_;
  wire _0001_;
  wire _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire _0440_;
  wire _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire _0455_;
  wire _0456_;
  wire _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire _0477_;
  wire _0478_;
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  wire _0510_;
  wire _0511_;
  wire _0512_;
  wire _0513_;
  wire _0514_;
  wire _0515_;
  wire _0516_;
  wire _0517_;
  wire _0518_;
  wire _0519_;
  wire _0520_;
  wire _0521_;
  wire _0522_;
  wire _0523_;
  wire _0524_;
  wire _0525_;
  wire _0526_;
  wire _0527_;
  wire _0528_;
  wire _0529_;
  wire _0530_;
  wire _0531_;
  wire _0532_;
  wire _0533_;
  wire _0534_;
  wire _0535_;
  wire _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire _0540_;
  wire _0541_;
  wire _0542_;
  wire _0543_;
  wire _0544_;
  wire _0545_;
  wire _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire _0550_;
  wire _0551_;
  wire _0552_;
  wire _0553_;
  wire _0554_;
  wire _0555_;
  wire _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire _0561_;
  wire _0562_;
  wire _0563_;
  wire _0564_;
  wire _0565_;
  wire _0566_;
  wire _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire _0576_;
  wire _0577_;
  wire _0578_;
  wire _0579_;
  wire _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire _0584_;
  wire _0585_;
  wire _0586_;
  wire _0587_;
  wire _0588_;
  wire _0589_;
  wire _0590_;
  wire _0591_;
  wire _0592_;
  wire _0593_;
  wire _0594_;
  wire _0595_;
  wire _0596_;
  wire _0597_;
  wire _0598_;
  wire _0599_;
  wire _0600_;
  wire _0601_;
  wire _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  wire _0606_;
  wire _0607_;
  wire _0608_;
  wire _0609_;
  wire _0610_;
  wire _0611_;
  wire _0612_;
  wire _0613_;
  wire _0614_;
  wire _0615_;
  wire _0616_;
  wire _0617_;
  wire _0618_;
  wire _0619_;
  wire _0620_;
  wire _0621_;
  wire _0622_;
  wire _0623_;
  wire _0624_;
  wire _0625_;
  wire _0626_;
  wire _0627_;
  wire _0628_;
  wire _0629_;
  wire _0630_;
  wire _0631_;
  wire _0632_;
  wire _0633_;
  wire _0634_;
  wire _0635_;
  wire _0636_;
  wire _0637_;
  wire _0638_;
  wire _0639_;
  wire _0640_;
  wire _0641_;
  wire _0642_;
  wire _0643_;
  wire _0644_;
  wire _0645_;
  wire _0646_;
  wire _0647_;
  wire _0648_;
  wire _0649_;
  wire _0650_;
  wire _0651_;
  wire _0652_;
  wire _0653_;
  wire _0654_;
  wire _0655_;
  wire _0656_;
  wire _0657_;
  wire _0658_;
  wire _0659_;
  wire _0660_;
  wire _0661_;
  wire _0662_;
  wire _0663_;
  wire _0664_;
  wire _0665_;
  wire _0666_;
  wire _0667_;
  wire _0668_;
  wire _0669_;
  wire _0670_;
  wire _0671_;
  wire _0672_;
  wire _0673_;
  wire _0674_;
  wire _0675_;
  wire _0676_;
  wire _0677_;
  wire _0678_;
  wire _0679_;
  wire _0680_;
  wire _0681_;
  wire _0682_;
  wire _0683_;
  wire _0684_;
  wire _0685_;
  wire _0686_;
  wire _0687_;
  wire _0688_;
  wire _0689_;
  wire _0690_;
  wire _0691_;
  wire _0692_;
  wire _0693_;
  wire _0694_;
  wire _0695_;
  wire _0696_;
  wire _0697_;
  wire _0698_;
  wire _0699_;
  wire _0700_;
  wire _0701_;
  wire _0702_;
  wire _0703_;
  wire _0704_;
  wire _0705_;
  wire _0706_;
  wire _0707_;
  wire _0708_;
  wire _0709_;
  wire _0710_;
  wire _0711_;
  wire _0712_;
  wire _0713_;
  wire _0714_;
  wire _0715_;
  wire _0716_;
  wire _0717_;
  wire _0718_;
  wire _0719_;
  wire _0720_;
  wire _0721_;
  wire _0722_;
  wire _0723_;
  wire _0724_;
  wire _0725_;
  wire _0726_;
  wire _0727_;
  wire _0728_;
  wire _0729_;
  wire _0730_;
  wire _0731_;
  wire _0732_;
  wire _0733_;
  wire _0734_;
  wire _0735_;
  wire _0736_;
  wire _0737_;
  wire _0738_;
  wire _0739_;
  wire _0740_;
  wire _0741_;
  wire _0742_;
  wire _0743_;
  wire _0744_;
  wire _0745_;
  wire _0746_;
  wire _0747_;
  wire _0748_;
  wire _0749_;
  wire _0750_;
  wire _0751_;
  wire _0752_;
  wire _0753_;
  wire _0754_;
  wire _0755_;
  wire _0756_;
  wire _0757_;
  wire _0758_;
  wire _0759_;
  wire _0760_;
  wire _0761_;
  wire _0762_;
  wire _0763_;
  wire _0764_;
  wire _0765_;
  wire _0766_;
  wire _0767_;
  wire _0768_;
  wire _0769_;
  wire _0770_;
  wire _0771_;
  wire _0772_;
  wire _0773_;
  wire _0774_;
  wire _0775_;
  wire _0776_;
  wire _0777_;
  wire _0778_;
  wire _0779_;
  wire _0780_;
  wire _0781_;
  wire _0782_;
  wire _0783_;
  wire _0784_;
  wire _0785_;
  wire _0786_;
  wire _0787_;
  wire _0788_;
  wire _0789_;
  wire _0790_;
  wire _0791_;
  wire _0792_;
  wire _0793_;
  wire _0794_;
  wire _0795_;
  wire _0796_;
  wire _0797_;
  wire _0798_;
  wire _0799_;
  wire _0800_;
  wire _0801_;
  wire _0802_;
  wire _0803_;
  wire _0804_;
  wire _0805_;
  wire _0806_;
  wire _0807_;
  wire _0808_;
  wire _0809_;
  wire _0810_;
  wire _0811_;
  wire _0812_;
  wire _0813_;
  wire _0814_;
  wire _0815_;
  wire _0816_;
  wire _0817_;
  wire _0818_;
  wire _0819_;
  wire _0820_;
  wire _0821_;
  wire _0822_;
  wire _0823_;
  wire _0824_;
  wire _0825_;
  wire _0826_;
  wire _0827_;
  wire _0828_;
  wire _0829_;
  wire _0830_;
  wire _0831_;
  wire _0832_;
  wire _0833_;
  wire _0834_;
  wire _0835_;
  wire _0836_;
  wire _0837_;
  wire _0838_;
  wire _0839_;
  wire _0840_;
  wire _0841_;
  wire _0842_;
  wire _0843_;
  wire _0844_;
  wire _0845_;
  wire _0846_;
  wire _0847_;
  wire _0848_;
  wire _0849_;
  wire _0850_;
  wire _0851_;
  wire _0852_;
  wire _0853_;
  wire _0854_;
  wire _0855_;
  wire _0856_;
  wire _0857_;
  wire _0858_;
  wire _0859_;
  wire _0860_;
  wire _0861_;
  wire _0862_;
  wire _0863_;
  wire _0864_;
  wire _0865_;
  wire _0866_;
  wire _0867_;
  wire _0868_;
  wire _0869_;
  wire _0870_;
  wire _0871_;
  wire _0872_;
  wire _0873_;
  wire _0874_;
  wire _0875_;
  wire _0876_;
  wire _0877_;
  wire _0878_;
  wire _0879_;
  wire _0880_;
  wire _0881_;
  wire _0882_;
  wire _0883_;
  wire _0884_;
  wire _0885_;
  wire _0886_;
  wire _0887_;
  wire _0888_;
  wire _0889_;
  wire _0890_;
  wire _0891_;
  wire _0892_;
  wire _0893_;
  wire _0894_;
  wire _0895_;
  wire _0896_;
  wire _0897_;
  wire _0898_;
  wire _0899_;
  wire _0900_;
  wire _0901_;
  wire _0902_;
  wire _0903_;
  wire _0904_;
  wire _0905_;
  wire _0906_;
  wire _0907_;
  wire _0908_;
  wire _0909_;
  wire _0910_;
  wire _0911_;
  wire _0912_;
  wire _0913_;
  wire _0914_;
  wire _0915_;
  wire _0916_;
  wire _0917_;
  wire _0918_;
  wire _0919_;
  wire _0920_;
  wire _0921_;
  wire _0922_;
  wire _0923_;
  wire _0924_;
  wire _0925_;
  wire _0926_;
  wire _0927_;
  wire _0928_;
  wire _0929_;
  wire _0930_;
  wire _0931_;
  input \alert_rx_i[0].ack_n ;
  wire \alert_rx_i[0].ack_n ;
  input \alert_rx_i[0].ack_p ;
  wire \alert_rx_i[0].ack_p ;
  input \alert_rx_i[0].ping_n ;
  wire \alert_rx_i[0].ping_n ;
  input \alert_rx_i[0].ping_p ;
  wire \alert_rx_i[0].ping_p ;
  output \alert_tx_o[0].alert_n ;
  wire \alert_tx_o[0].alert_n ;
  output \alert_tx_o[0].alert_p ;
  wire \alert_tx_o[0].alert_p ;
  input clk_aon_i;
  wire clk_aon_i;
  input clk_i;
  wire clk_i;
  input dft_hold_tap_sel_i;
  wire dft_hold_tap_sel_i;
  input \dft_jtag_i.tdo ;
  wire \dft_jtag_i.tdo ;
  input \dft_jtag_i.tdo_oe ;
  wire \dft_jtag_i.tdo_oe ;
  output \dft_jtag_o.tck ;
  wire \dft_jtag_o.tck ;
  output \dft_jtag_o.tdi ;
  wire \dft_jtag_o.tdi ;
  output \dft_jtag_o.tms ;
  wire \dft_jtag_o.tms ;
  output \dft_jtag_o.trst_n ;
  wire \dft_jtag_o.trst_n ;
  output [1:0] \dft_strap_test_o.straps ;
  wire [1:0] \dft_strap_test_o.straps ;
  output \dft_strap_test_o.valid ;
  wire \dft_strap_test_o.valid ;
  output [3:0] \dio_attr_o[0].drive_strength ;
  wire [3:0] \dio_attr_o[0].drive_strength ;
  output \dio_attr_o[0].invert ;
  wire \dio_attr_o[0].invert ;
  output \dio_attr_o[0].keep_en ;
  wire \dio_attr_o[0].keep_en ;
  output \dio_attr_o[0].od_en ;
  wire \dio_attr_o[0].od_en ;
  output \dio_attr_o[0].pull_en ;
  wire \dio_attr_o[0].pull_en ;
  output \dio_attr_o[0].pull_select ;
  wire \dio_attr_o[0].pull_select ;
  output \dio_attr_o[0].schmitt_en ;
  wire \dio_attr_o[0].schmitt_en ;
  output [1:0] \dio_attr_o[0].slew_rate ;
  wire [1:0] \dio_attr_o[0].slew_rate ;
  output \dio_attr_o[0].virt_od_en ;
  wire \dio_attr_o[0].virt_od_en ;
  output [3:0] \dio_attr_o[10].drive_strength ;
  wire [3:0] \dio_attr_o[10].drive_strength ;
  output \dio_attr_o[10].invert ;
  wire \dio_attr_o[10].invert ;
  output \dio_attr_o[10].keep_en ;
  wire \dio_attr_o[10].keep_en ;
  output \dio_attr_o[10].od_en ;
  wire \dio_attr_o[10].od_en ;
  output \dio_attr_o[10].pull_en ;
  wire \dio_attr_o[10].pull_en ;
  output \dio_attr_o[10].pull_select ;
  wire \dio_attr_o[10].pull_select ;
  output \dio_attr_o[10].schmitt_en ;
  wire \dio_attr_o[10].schmitt_en ;
  output [1:0] \dio_attr_o[10].slew_rate ;
  wire [1:0] \dio_attr_o[10].slew_rate ;
  output \dio_attr_o[10].virt_od_en ;
  wire \dio_attr_o[10].virt_od_en ;
  output [3:0] \dio_attr_o[11].drive_strength ;
  wire [3:0] \dio_attr_o[11].drive_strength ;
  output \dio_attr_o[11].invert ;
  wire \dio_attr_o[11].invert ;
  output \dio_attr_o[11].keep_en ;
  wire \dio_attr_o[11].keep_en ;
  output \dio_attr_o[11].od_en ;
  wire \dio_attr_o[11].od_en ;
  output \dio_attr_o[11].pull_en ;
  wire \dio_attr_o[11].pull_en ;
  output \dio_attr_o[11].pull_select ;
  wire \dio_attr_o[11].pull_select ;
  output \dio_attr_o[11].schmitt_en ;
  wire \dio_attr_o[11].schmitt_en ;
  output [1:0] \dio_attr_o[11].slew_rate ;
  wire [1:0] \dio_attr_o[11].slew_rate ;
  output \dio_attr_o[11].virt_od_en ;
  wire \dio_attr_o[11].virt_od_en ;
  output [3:0] \dio_attr_o[12].drive_strength ;
  wire [3:0] \dio_attr_o[12].drive_strength ;
  output \dio_attr_o[12].invert ;
  wire \dio_attr_o[12].invert ;
  output \dio_attr_o[12].keep_en ;
  wire \dio_attr_o[12].keep_en ;
  output \dio_attr_o[12].od_en ;
  wire \dio_attr_o[12].od_en ;
  output \dio_attr_o[12].pull_en ;
  wire \dio_attr_o[12].pull_en ;
  output \dio_attr_o[12].pull_select ;
  wire \dio_attr_o[12].pull_select ;
  output \dio_attr_o[12].schmitt_en ;
  wire \dio_attr_o[12].schmitt_en ;
  output [1:0] \dio_attr_o[12].slew_rate ;
  wire [1:0] \dio_attr_o[12].slew_rate ;
  output \dio_attr_o[12].virt_od_en ;
  wire \dio_attr_o[12].virt_od_en ;
  output [3:0] \dio_attr_o[13].drive_strength ;
  wire [3:0] \dio_attr_o[13].drive_strength ;
  output \dio_attr_o[13].invert ;
  wire \dio_attr_o[13].invert ;
  output \dio_attr_o[13].keep_en ;
  wire \dio_attr_o[13].keep_en ;
  output \dio_attr_o[13].od_en ;
  wire \dio_attr_o[13].od_en ;
  output \dio_attr_o[13].pull_en ;
  wire \dio_attr_o[13].pull_en ;
  output \dio_attr_o[13].pull_select ;
  wire \dio_attr_o[13].pull_select ;
  output \dio_attr_o[13].schmitt_en ;
  wire \dio_attr_o[13].schmitt_en ;
  output [1:0] \dio_attr_o[13].slew_rate ;
  wire [1:0] \dio_attr_o[13].slew_rate ;
  output \dio_attr_o[13].virt_od_en ;
  wire \dio_attr_o[13].virt_od_en ;
  output [3:0] \dio_attr_o[14].drive_strength ;
  wire [3:0] \dio_attr_o[14].drive_strength ;
  output \dio_attr_o[14].invert ;
  wire \dio_attr_o[14].invert ;
  output \dio_attr_o[14].keep_en ;
  wire \dio_attr_o[14].keep_en ;
  output \dio_attr_o[14].od_en ;
  wire \dio_attr_o[14].od_en ;
  output \dio_attr_o[14].pull_en ;
  wire \dio_attr_o[14].pull_en ;
  output \dio_attr_o[14].pull_select ;
  wire \dio_attr_o[14].pull_select ;
  output \dio_attr_o[14].schmitt_en ;
  wire \dio_attr_o[14].schmitt_en ;
  output [1:0] \dio_attr_o[14].slew_rate ;
  wire [1:0] \dio_attr_o[14].slew_rate ;
  output \dio_attr_o[14].virt_od_en ;
  wire \dio_attr_o[14].virt_od_en ;
  output [3:0] \dio_attr_o[15].drive_strength ;
  wire [3:0] \dio_attr_o[15].drive_strength ;
  output \dio_attr_o[15].invert ;
  wire \dio_attr_o[15].invert ;
  output \dio_attr_o[15].keep_en ;
  wire \dio_attr_o[15].keep_en ;
  output \dio_attr_o[15].od_en ;
  wire \dio_attr_o[15].od_en ;
  output \dio_attr_o[15].pull_en ;
  wire \dio_attr_o[15].pull_en ;
  output \dio_attr_o[15].pull_select ;
  wire \dio_attr_o[15].pull_select ;
  output \dio_attr_o[15].schmitt_en ;
  wire \dio_attr_o[15].schmitt_en ;
  output [1:0] \dio_attr_o[15].slew_rate ;
  wire [1:0] \dio_attr_o[15].slew_rate ;
  output \dio_attr_o[15].virt_od_en ;
  wire \dio_attr_o[15].virt_od_en ;
  output [3:0] \dio_attr_o[1].drive_strength ;
  wire [3:0] \dio_attr_o[1].drive_strength ;
  output \dio_attr_o[1].invert ;
  wire \dio_attr_o[1].invert ;
  output \dio_attr_o[1].keep_en ;
  wire \dio_attr_o[1].keep_en ;
  output \dio_attr_o[1].od_en ;
  wire \dio_attr_o[1].od_en ;
  output \dio_attr_o[1].pull_en ;
  wire \dio_attr_o[1].pull_en ;
  output \dio_attr_o[1].pull_select ;
  wire \dio_attr_o[1].pull_select ;
  output \dio_attr_o[1].schmitt_en ;
  wire \dio_attr_o[1].schmitt_en ;
  output [1:0] \dio_attr_o[1].slew_rate ;
  wire [1:0] \dio_attr_o[1].slew_rate ;
  output \dio_attr_o[1].virt_od_en ;
  wire \dio_attr_o[1].virt_od_en ;
  output [3:0] \dio_attr_o[2].drive_strength ;
  wire [3:0] \dio_attr_o[2].drive_strength ;
  output \dio_attr_o[2].invert ;
  wire \dio_attr_o[2].invert ;
  output \dio_attr_o[2].keep_en ;
  wire \dio_attr_o[2].keep_en ;
  output \dio_attr_o[2].od_en ;
  wire \dio_attr_o[2].od_en ;
  output \dio_attr_o[2].pull_en ;
  wire \dio_attr_o[2].pull_en ;
  output \dio_attr_o[2].pull_select ;
  wire \dio_attr_o[2].pull_select ;
  output \dio_attr_o[2].schmitt_en ;
  wire \dio_attr_o[2].schmitt_en ;
  output [1:0] \dio_attr_o[2].slew_rate ;
  wire [1:0] \dio_attr_o[2].slew_rate ;
  output \dio_attr_o[2].virt_od_en ;
  wire \dio_attr_o[2].virt_od_en ;
  output [3:0] \dio_attr_o[3].drive_strength ;
  wire [3:0] \dio_attr_o[3].drive_strength ;
  output \dio_attr_o[3].invert ;
  wire \dio_attr_o[3].invert ;
  output \dio_attr_o[3].keep_en ;
  wire \dio_attr_o[3].keep_en ;
  output \dio_attr_o[3].od_en ;
  wire \dio_attr_o[3].od_en ;
  output \dio_attr_o[3].pull_en ;
  wire \dio_attr_o[3].pull_en ;
  output \dio_attr_o[3].pull_select ;
  wire \dio_attr_o[3].pull_select ;
  output \dio_attr_o[3].schmitt_en ;
  wire \dio_attr_o[3].schmitt_en ;
  output [1:0] \dio_attr_o[3].slew_rate ;
  wire [1:0] \dio_attr_o[3].slew_rate ;
  output \dio_attr_o[3].virt_od_en ;
  wire \dio_attr_o[3].virt_od_en ;
  output [3:0] \dio_attr_o[4].drive_strength ;
  wire [3:0] \dio_attr_o[4].drive_strength ;
  output \dio_attr_o[4].invert ;
  wire \dio_attr_o[4].invert ;
  output \dio_attr_o[4].keep_en ;
  wire \dio_attr_o[4].keep_en ;
  output \dio_attr_o[4].od_en ;
  wire \dio_attr_o[4].od_en ;
  output \dio_attr_o[4].pull_en ;
  wire \dio_attr_o[4].pull_en ;
  output \dio_attr_o[4].pull_select ;
  wire \dio_attr_o[4].pull_select ;
  output \dio_attr_o[4].schmitt_en ;
  wire \dio_attr_o[4].schmitt_en ;
  output [1:0] \dio_attr_o[4].slew_rate ;
  wire [1:0] \dio_attr_o[4].slew_rate ;
  output \dio_attr_o[4].virt_od_en ;
  wire \dio_attr_o[4].virt_od_en ;
  output [3:0] \dio_attr_o[5].drive_strength ;
  wire [3:0] \dio_attr_o[5].drive_strength ;
  output \dio_attr_o[5].invert ;
  wire \dio_attr_o[5].invert ;
  output \dio_attr_o[5].keep_en ;
  wire \dio_attr_o[5].keep_en ;
  output \dio_attr_o[5].od_en ;
  wire \dio_attr_o[5].od_en ;
  output \dio_attr_o[5].pull_en ;
  wire \dio_attr_o[5].pull_en ;
  output \dio_attr_o[5].pull_select ;
  wire \dio_attr_o[5].pull_select ;
  output \dio_attr_o[5].schmitt_en ;
  wire \dio_attr_o[5].schmitt_en ;
  output [1:0] \dio_attr_o[5].slew_rate ;
  wire [1:0] \dio_attr_o[5].slew_rate ;
  output \dio_attr_o[5].virt_od_en ;
  wire \dio_attr_o[5].virt_od_en ;
  output [3:0] \dio_attr_o[6].drive_strength ;
  wire [3:0] \dio_attr_o[6].drive_strength ;
  output \dio_attr_o[6].invert ;
  wire \dio_attr_o[6].invert ;
  output \dio_attr_o[6].keep_en ;
  wire \dio_attr_o[6].keep_en ;
  output \dio_attr_o[6].od_en ;
  wire \dio_attr_o[6].od_en ;
  output \dio_attr_o[6].pull_en ;
  wire \dio_attr_o[6].pull_en ;
  output \dio_attr_o[6].pull_select ;
  wire \dio_attr_o[6].pull_select ;
  output \dio_attr_o[6].schmitt_en ;
  wire \dio_attr_o[6].schmitt_en ;
  output [1:0] \dio_attr_o[6].slew_rate ;
  wire [1:0] \dio_attr_o[6].slew_rate ;
  output \dio_attr_o[6].virt_od_en ;
  wire \dio_attr_o[6].virt_od_en ;
  output [3:0] \dio_attr_o[7].drive_strength ;
  wire [3:0] \dio_attr_o[7].drive_strength ;
  output \dio_attr_o[7].invert ;
  wire \dio_attr_o[7].invert ;
  output \dio_attr_o[7].keep_en ;
  wire \dio_attr_o[7].keep_en ;
  output \dio_attr_o[7].od_en ;
  wire \dio_attr_o[7].od_en ;
  output \dio_attr_o[7].pull_en ;
  wire \dio_attr_o[7].pull_en ;
  output \dio_attr_o[7].pull_select ;
  wire \dio_attr_o[7].pull_select ;
  output \dio_attr_o[7].schmitt_en ;
  wire \dio_attr_o[7].schmitt_en ;
  output [1:0] \dio_attr_o[7].slew_rate ;
  wire [1:0] \dio_attr_o[7].slew_rate ;
  output \dio_attr_o[7].virt_od_en ;
  wire \dio_attr_o[7].virt_od_en ;
  output [3:0] \dio_attr_o[8].drive_strength ;
  wire [3:0] \dio_attr_o[8].drive_strength ;
  output \dio_attr_o[8].invert ;
  wire \dio_attr_o[8].invert ;
  output \dio_attr_o[8].keep_en ;
  wire \dio_attr_o[8].keep_en ;
  output \dio_attr_o[8].od_en ;
  wire \dio_attr_o[8].od_en ;
  output \dio_attr_o[8].pull_en ;
  wire \dio_attr_o[8].pull_en ;
  output \dio_attr_o[8].pull_select ;
  wire \dio_attr_o[8].pull_select ;
  output \dio_attr_o[8].schmitt_en ;
  wire \dio_attr_o[8].schmitt_en ;
  output [1:0] \dio_attr_o[8].slew_rate ;
  wire [1:0] \dio_attr_o[8].slew_rate ;
  output \dio_attr_o[8].virt_od_en ;
  wire \dio_attr_o[8].virt_od_en ;
  output [3:0] \dio_attr_o[9].drive_strength ;
  wire [3:0] \dio_attr_o[9].drive_strength ;
  output \dio_attr_o[9].invert ;
  wire \dio_attr_o[9].invert ;
  output \dio_attr_o[9].keep_en ;
  wire \dio_attr_o[9].keep_en ;
  output \dio_attr_o[9].od_en ;
  wire \dio_attr_o[9].od_en ;
  output \dio_attr_o[9].pull_en ;
  wire \dio_attr_o[9].pull_en ;
  output \dio_attr_o[9].pull_select ;
  wire \dio_attr_o[9].pull_select ;
  output \dio_attr_o[9].schmitt_en ;
  wire \dio_attr_o[9].schmitt_en ;
  output [1:0] \dio_attr_o[9].slew_rate ;
  wire [1:0] \dio_attr_o[9].slew_rate ;
  output \dio_attr_o[9].virt_od_en ;
  wire \dio_attr_o[9].virt_od_en ;
  input [15:0] dio_in_i;
  wire [15:0] dio_in_i;
  output [15:0] dio_oe_o;
  wire [15:0] dio_oe_o;
  output [15:0] dio_out_o;
  wire [15:0] dio_out_o;
  output [15:0] dio_to_periph_o;
  wire [15:0] dio_to_periph_o;
  wire \gen_alert_tx[0].u_prim_alert_sender.ack_level ;
  wire \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.level_q ;
  wire \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd ;
  wire [1:0] \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q ;
  wire [2:0] \gen_alert_tx[0].u_prim_alert_sender.state_q ;
  input [3:0] lc_dft_en_i;
  wire [3:0] lc_dft_en_i;
  input [3:0] lc_hw_debug_en_i;
  wire [3:0] lc_hw_debug_en_i;
  input \lc_jtag_i.tdo ;
  wire \lc_jtag_i.tdo ;
  input \lc_jtag_i.tdo_oe ;
  wire \lc_jtag_i.tdo_oe ;
  output \lc_jtag_o.tck ;
  wire \lc_jtag_o.tck ;
  output \lc_jtag_o.tdi ;
  wire \lc_jtag_o.tdi ;
  output \lc_jtag_o.tms ;
  wire \lc_jtag_o.tms ;
  output \lc_jtag_o.trst_n ;
  wire \lc_jtag_o.trst_n ;
  output [3:0] \mio_attr_o[0].drive_strength ;
  wire [3:0] \mio_attr_o[0].drive_strength ;
  output \mio_attr_o[0].invert ;
  wire \mio_attr_o[0].invert ;
  output \mio_attr_o[0].keep_en ;
  wire \mio_attr_o[0].keep_en ;
  output \mio_attr_o[0].od_en ;
  wire \mio_attr_o[0].od_en ;
  output \mio_attr_o[0].pull_en ;
  wire \mio_attr_o[0].pull_en ;
  output \mio_attr_o[0].pull_select ;
  wire \mio_attr_o[0].pull_select ;
  output \mio_attr_o[0].schmitt_en ;
  wire \mio_attr_o[0].schmitt_en ;
  output [1:0] \mio_attr_o[0].slew_rate ;
  wire [1:0] \mio_attr_o[0].slew_rate ;
  output \mio_attr_o[0].virt_od_en ;
  wire \mio_attr_o[0].virt_od_en ;
  output [3:0] \mio_attr_o[10].drive_strength ;
  wire [3:0] \mio_attr_o[10].drive_strength ;
  output \mio_attr_o[10].invert ;
  wire \mio_attr_o[10].invert ;
  output \mio_attr_o[10].keep_en ;
  wire \mio_attr_o[10].keep_en ;
  output \mio_attr_o[10].od_en ;
  wire \mio_attr_o[10].od_en ;
  output \mio_attr_o[10].pull_en ;
  wire \mio_attr_o[10].pull_en ;
  output \mio_attr_o[10].pull_select ;
  wire \mio_attr_o[10].pull_select ;
  output \mio_attr_o[10].schmitt_en ;
  wire \mio_attr_o[10].schmitt_en ;
  output [1:0] \mio_attr_o[10].slew_rate ;
  wire [1:0] \mio_attr_o[10].slew_rate ;
  output \mio_attr_o[10].virt_od_en ;
  wire \mio_attr_o[10].virt_od_en ;
  output [3:0] \mio_attr_o[11].drive_strength ;
  wire [3:0] \mio_attr_o[11].drive_strength ;
  output \mio_attr_o[11].invert ;
  wire \mio_attr_o[11].invert ;
  output \mio_attr_o[11].keep_en ;
  wire \mio_attr_o[11].keep_en ;
  output \mio_attr_o[11].od_en ;
  wire \mio_attr_o[11].od_en ;
  output \mio_attr_o[11].pull_en ;
  wire \mio_attr_o[11].pull_en ;
  output \mio_attr_o[11].pull_select ;
  wire \mio_attr_o[11].pull_select ;
  output \mio_attr_o[11].schmitt_en ;
  wire \mio_attr_o[11].schmitt_en ;
  output [1:0] \mio_attr_o[11].slew_rate ;
  wire [1:0] \mio_attr_o[11].slew_rate ;
  output \mio_attr_o[11].virt_od_en ;
  wire \mio_attr_o[11].virt_od_en ;
  output [3:0] \mio_attr_o[12].drive_strength ;
  wire [3:0] \mio_attr_o[12].drive_strength ;
  output \mio_attr_o[12].invert ;
  wire \mio_attr_o[12].invert ;
  output \mio_attr_o[12].keep_en ;
  wire \mio_attr_o[12].keep_en ;
  output \mio_attr_o[12].od_en ;
  wire \mio_attr_o[12].od_en ;
  output \mio_attr_o[12].pull_en ;
  wire \mio_attr_o[12].pull_en ;
  output \mio_attr_o[12].pull_select ;
  wire \mio_attr_o[12].pull_select ;
  output \mio_attr_o[12].schmitt_en ;
  wire \mio_attr_o[12].schmitt_en ;
  output [1:0] \mio_attr_o[12].slew_rate ;
  wire [1:0] \mio_attr_o[12].slew_rate ;
  output \mio_attr_o[12].virt_od_en ;
  wire \mio_attr_o[12].virt_od_en ;
  output [3:0] \mio_attr_o[13].drive_strength ;
  wire [3:0] \mio_attr_o[13].drive_strength ;
  output \mio_attr_o[13].invert ;
  wire \mio_attr_o[13].invert ;
  output \mio_attr_o[13].keep_en ;
  wire \mio_attr_o[13].keep_en ;
  output \mio_attr_o[13].od_en ;
  wire \mio_attr_o[13].od_en ;
  output \mio_attr_o[13].pull_en ;
  wire \mio_attr_o[13].pull_en ;
  output \mio_attr_o[13].pull_select ;
  wire \mio_attr_o[13].pull_select ;
  output \mio_attr_o[13].schmitt_en ;
  wire \mio_attr_o[13].schmitt_en ;
  output [1:0] \mio_attr_o[13].slew_rate ;
  wire [1:0] \mio_attr_o[13].slew_rate ;
  output \mio_attr_o[13].virt_od_en ;
  wire \mio_attr_o[13].virt_od_en ;
  output [3:0] \mio_attr_o[14].drive_strength ;
  wire [3:0] \mio_attr_o[14].drive_strength ;
  output \mio_attr_o[14].invert ;
  wire \mio_attr_o[14].invert ;
  output \mio_attr_o[14].keep_en ;
  wire \mio_attr_o[14].keep_en ;
  output \mio_attr_o[14].od_en ;
  wire \mio_attr_o[14].od_en ;
  output \mio_attr_o[14].pull_en ;
  wire \mio_attr_o[14].pull_en ;
  output \mio_attr_o[14].pull_select ;
  wire \mio_attr_o[14].pull_select ;
  output \mio_attr_o[14].schmitt_en ;
  wire \mio_attr_o[14].schmitt_en ;
  output [1:0] \mio_attr_o[14].slew_rate ;
  wire [1:0] \mio_attr_o[14].slew_rate ;
  output \mio_attr_o[14].virt_od_en ;
  wire \mio_attr_o[14].virt_od_en ;
  output [3:0] \mio_attr_o[15].drive_strength ;
  wire [3:0] \mio_attr_o[15].drive_strength ;
  output \mio_attr_o[15].invert ;
  wire \mio_attr_o[15].invert ;
  output \mio_attr_o[15].keep_en ;
  wire \mio_attr_o[15].keep_en ;
  output \mio_attr_o[15].od_en ;
  wire \mio_attr_o[15].od_en ;
  output \mio_attr_o[15].pull_en ;
  wire \mio_attr_o[15].pull_en ;
  output \mio_attr_o[15].pull_select ;
  wire \mio_attr_o[15].pull_select ;
  output \mio_attr_o[15].schmitt_en ;
  wire \mio_attr_o[15].schmitt_en ;
  output [1:0] \mio_attr_o[15].slew_rate ;
  wire [1:0] \mio_attr_o[15].slew_rate ;
  output \mio_attr_o[15].virt_od_en ;
  wire \mio_attr_o[15].virt_od_en ;
  output [3:0] \mio_attr_o[16].drive_strength ;
  wire [3:0] \mio_attr_o[16].drive_strength ;
  output \mio_attr_o[16].invert ;
  wire \mio_attr_o[16].invert ;
  output \mio_attr_o[16].keep_en ;
  wire \mio_attr_o[16].keep_en ;
  output \mio_attr_o[16].od_en ;
  wire \mio_attr_o[16].od_en ;
  output \mio_attr_o[16].pull_en ;
  wire \mio_attr_o[16].pull_en ;
  output \mio_attr_o[16].pull_select ;
  wire \mio_attr_o[16].pull_select ;
  output \mio_attr_o[16].schmitt_en ;
  wire \mio_attr_o[16].schmitt_en ;
  output [1:0] \mio_attr_o[16].slew_rate ;
  wire [1:0] \mio_attr_o[16].slew_rate ;
  output \mio_attr_o[16].virt_od_en ;
  wire \mio_attr_o[16].virt_od_en ;
  output [3:0] \mio_attr_o[17].drive_strength ;
  wire [3:0] \mio_attr_o[17].drive_strength ;
  output \mio_attr_o[17].invert ;
  wire \mio_attr_o[17].invert ;
  output \mio_attr_o[17].keep_en ;
  wire \mio_attr_o[17].keep_en ;
  output \mio_attr_o[17].od_en ;
  wire \mio_attr_o[17].od_en ;
  output \mio_attr_o[17].pull_en ;
  wire \mio_attr_o[17].pull_en ;
  output \mio_attr_o[17].pull_select ;
  wire \mio_attr_o[17].pull_select ;
  output \mio_attr_o[17].schmitt_en ;
  wire \mio_attr_o[17].schmitt_en ;
  output [1:0] \mio_attr_o[17].slew_rate ;
  wire [1:0] \mio_attr_o[17].slew_rate ;
  output \mio_attr_o[17].virt_od_en ;
  wire \mio_attr_o[17].virt_od_en ;
  output [3:0] \mio_attr_o[18].drive_strength ;
  wire [3:0] \mio_attr_o[18].drive_strength ;
  output \mio_attr_o[18].invert ;
  wire \mio_attr_o[18].invert ;
  output \mio_attr_o[18].keep_en ;
  wire \mio_attr_o[18].keep_en ;
  output \mio_attr_o[18].od_en ;
  wire \mio_attr_o[18].od_en ;
  output \mio_attr_o[18].pull_en ;
  wire \mio_attr_o[18].pull_en ;
  output \mio_attr_o[18].pull_select ;
  wire \mio_attr_o[18].pull_select ;
  output \mio_attr_o[18].schmitt_en ;
  wire \mio_attr_o[18].schmitt_en ;
  output [1:0] \mio_attr_o[18].slew_rate ;
  wire [1:0] \mio_attr_o[18].slew_rate ;
  output \mio_attr_o[18].virt_od_en ;
  wire \mio_attr_o[18].virt_od_en ;
  output [3:0] \mio_attr_o[19].drive_strength ;
  wire [3:0] \mio_attr_o[19].drive_strength ;
  output \mio_attr_o[19].invert ;
  wire \mio_attr_o[19].invert ;
  output \mio_attr_o[19].keep_en ;
  wire \mio_attr_o[19].keep_en ;
  output \mio_attr_o[19].od_en ;
  wire \mio_attr_o[19].od_en ;
  output \mio_attr_o[19].pull_en ;
  wire \mio_attr_o[19].pull_en ;
  output \mio_attr_o[19].pull_select ;
  wire \mio_attr_o[19].pull_select ;
  output \mio_attr_o[19].schmitt_en ;
  wire \mio_attr_o[19].schmitt_en ;
  output [1:0] \mio_attr_o[19].slew_rate ;
  wire [1:0] \mio_attr_o[19].slew_rate ;
  output \mio_attr_o[19].virt_od_en ;
  wire \mio_attr_o[19].virt_od_en ;
  output [3:0] \mio_attr_o[1].drive_strength ;
  wire [3:0] \mio_attr_o[1].drive_strength ;
  output \mio_attr_o[1].invert ;
  wire \mio_attr_o[1].invert ;
  output \mio_attr_o[1].keep_en ;
  wire \mio_attr_o[1].keep_en ;
  output \mio_attr_o[1].od_en ;
  wire \mio_attr_o[1].od_en ;
  output \mio_attr_o[1].pull_en ;
  wire \mio_attr_o[1].pull_en ;
  output \mio_attr_o[1].pull_select ;
  wire \mio_attr_o[1].pull_select ;
  output \mio_attr_o[1].schmitt_en ;
  wire \mio_attr_o[1].schmitt_en ;
  output [1:0] \mio_attr_o[1].slew_rate ;
  wire [1:0] \mio_attr_o[1].slew_rate ;
  output \mio_attr_o[1].virt_od_en ;
  wire \mio_attr_o[1].virt_od_en ;
  output [3:0] \mio_attr_o[20].drive_strength ;
  wire [3:0] \mio_attr_o[20].drive_strength ;
  output \mio_attr_o[20].invert ;
  wire \mio_attr_o[20].invert ;
  output \mio_attr_o[20].keep_en ;
  wire \mio_attr_o[20].keep_en ;
  output \mio_attr_o[20].od_en ;
  wire \mio_attr_o[20].od_en ;
  output \mio_attr_o[20].pull_en ;
  wire \mio_attr_o[20].pull_en ;
  output \mio_attr_o[20].pull_select ;
  wire \mio_attr_o[20].pull_select ;
  output \mio_attr_o[20].schmitt_en ;
  wire \mio_attr_o[20].schmitt_en ;
  output [1:0] \mio_attr_o[20].slew_rate ;
  wire [1:0] \mio_attr_o[20].slew_rate ;
  output \mio_attr_o[20].virt_od_en ;
  wire \mio_attr_o[20].virt_od_en ;
  output [3:0] \mio_attr_o[21].drive_strength ;
  wire [3:0] \mio_attr_o[21].drive_strength ;
  output \mio_attr_o[21].invert ;
  wire \mio_attr_o[21].invert ;
  output \mio_attr_o[21].keep_en ;
  wire \mio_attr_o[21].keep_en ;
  output \mio_attr_o[21].od_en ;
  wire \mio_attr_o[21].od_en ;
  output \mio_attr_o[21].pull_en ;
  wire \mio_attr_o[21].pull_en ;
  output \mio_attr_o[21].pull_select ;
  wire \mio_attr_o[21].pull_select ;
  output \mio_attr_o[21].schmitt_en ;
  wire \mio_attr_o[21].schmitt_en ;
  output [1:0] \mio_attr_o[21].slew_rate ;
  wire [1:0] \mio_attr_o[21].slew_rate ;
  output \mio_attr_o[21].virt_od_en ;
  wire \mio_attr_o[21].virt_od_en ;
  output [3:0] \mio_attr_o[22].drive_strength ;
  wire [3:0] \mio_attr_o[22].drive_strength ;
  output \mio_attr_o[22].invert ;
  wire \mio_attr_o[22].invert ;
  output \mio_attr_o[22].keep_en ;
  wire \mio_attr_o[22].keep_en ;
  output \mio_attr_o[22].od_en ;
  wire \mio_attr_o[22].od_en ;
  output \mio_attr_o[22].pull_en ;
  wire \mio_attr_o[22].pull_en ;
  output \mio_attr_o[22].pull_select ;
  wire \mio_attr_o[22].pull_select ;
  output \mio_attr_o[22].schmitt_en ;
  wire \mio_attr_o[22].schmitt_en ;
  output [1:0] \mio_attr_o[22].slew_rate ;
  wire [1:0] \mio_attr_o[22].slew_rate ;
  output \mio_attr_o[22].virt_od_en ;
  wire \mio_attr_o[22].virt_od_en ;
  output [3:0] \mio_attr_o[23].drive_strength ;
  wire [3:0] \mio_attr_o[23].drive_strength ;
  output \mio_attr_o[23].invert ;
  wire \mio_attr_o[23].invert ;
  output \mio_attr_o[23].keep_en ;
  wire \mio_attr_o[23].keep_en ;
  output \mio_attr_o[23].od_en ;
  wire \mio_attr_o[23].od_en ;
  output \mio_attr_o[23].pull_en ;
  wire \mio_attr_o[23].pull_en ;
  output \mio_attr_o[23].pull_select ;
  wire \mio_attr_o[23].pull_select ;
  output \mio_attr_o[23].schmitt_en ;
  wire \mio_attr_o[23].schmitt_en ;
  output [1:0] \mio_attr_o[23].slew_rate ;
  wire [1:0] \mio_attr_o[23].slew_rate ;
  output \mio_attr_o[23].virt_od_en ;
  wire \mio_attr_o[23].virt_od_en ;
  output [3:0] \mio_attr_o[24].drive_strength ;
  wire [3:0] \mio_attr_o[24].drive_strength ;
  output \mio_attr_o[24].invert ;
  wire \mio_attr_o[24].invert ;
  output \mio_attr_o[24].keep_en ;
  wire \mio_attr_o[24].keep_en ;
  output \mio_attr_o[24].od_en ;
  wire \mio_attr_o[24].od_en ;
  output \mio_attr_o[24].pull_en ;
  wire \mio_attr_o[24].pull_en ;
  output \mio_attr_o[24].pull_select ;
  wire \mio_attr_o[24].pull_select ;
  output \mio_attr_o[24].schmitt_en ;
  wire \mio_attr_o[24].schmitt_en ;
  output [1:0] \mio_attr_o[24].slew_rate ;
  wire [1:0] \mio_attr_o[24].slew_rate ;
  output \mio_attr_o[24].virt_od_en ;
  wire \mio_attr_o[24].virt_od_en ;
  output [3:0] \mio_attr_o[25].drive_strength ;
  wire [3:0] \mio_attr_o[25].drive_strength ;
  output \mio_attr_o[25].invert ;
  wire \mio_attr_o[25].invert ;
  output \mio_attr_o[25].keep_en ;
  wire \mio_attr_o[25].keep_en ;
  output \mio_attr_o[25].od_en ;
  wire \mio_attr_o[25].od_en ;
  output \mio_attr_o[25].pull_en ;
  wire \mio_attr_o[25].pull_en ;
  output \mio_attr_o[25].pull_select ;
  wire \mio_attr_o[25].pull_select ;
  output \mio_attr_o[25].schmitt_en ;
  wire \mio_attr_o[25].schmitt_en ;
  output [1:0] \mio_attr_o[25].slew_rate ;
  wire [1:0] \mio_attr_o[25].slew_rate ;
  output \mio_attr_o[25].virt_od_en ;
  wire \mio_attr_o[25].virt_od_en ;
  output [3:0] \mio_attr_o[26].drive_strength ;
  wire [3:0] \mio_attr_o[26].drive_strength ;
  output \mio_attr_o[26].invert ;
  wire \mio_attr_o[26].invert ;
  output \mio_attr_o[26].keep_en ;
  wire \mio_attr_o[26].keep_en ;
  output \mio_attr_o[26].od_en ;
  wire \mio_attr_o[26].od_en ;
  output \mio_attr_o[26].pull_en ;
  wire \mio_attr_o[26].pull_en ;
  output \mio_attr_o[26].pull_select ;
  wire \mio_attr_o[26].pull_select ;
  output \mio_attr_o[26].schmitt_en ;
  wire \mio_attr_o[26].schmitt_en ;
  output [1:0] \mio_attr_o[26].slew_rate ;
  wire [1:0] \mio_attr_o[26].slew_rate ;
  output \mio_attr_o[26].virt_od_en ;
  wire \mio_attr_o[26].virt_od_en ;
  output [3:0] \mio_attr_o[27].drive_strength ;
  wire [3:0] \mio_attr_o[27].drive_strength ;
  output \mio_attr_o[27].invert ;
  wire \mio_attr_o[27].invert ;
  output \mio_attr_o[27].keep_en ;
  wire \mio_attr_o[27].keep_en ;
  output \mio_attr_o[27].od_en ;
  wire \mio_attr_o[27].od_en ;
  output \mio_attr_o[27].pull_en ;
  wire \mio_attr_o[27].pull_en ;
  output \mio_attr_o[27].pull_select ;
  wire \mio_attr_o[27].pull_select ;
  output \mio_attr_o[27].schmitt_en ;
  wire \mio_attr_o[27].schmitt_en ;
  output [1:0] \mio_attr_o[27].slew_rate ;
  wire [1:0] \mio_attr_o[27].slew_rate ;
  output \mio_attr_o[27].virt_od_en ;
  wire \mio_attr_o[27].virt_od_en ;
  output [3:0] \mio_attr_o[28].drive_strength ;
  wire [3:0] \mio_attr_o[28].drive_strength ;
  output \mio_attr_o[28].invert ;
  wire \mio_attr_o[28].invert ;
  output \mio_attr_o[28].keep_en ;
  wire \mio_attr_o[28].keep_en ;
  output \mio_attr_o[28].od_en ;
  wire \mio_attr_o[28].od_en ;
  output \mio_attr_o[28].pull_en ;
  wire \mio_attr_o[28].pull_en ;
  output \mio_attr_o[28].pull_select ;
  wire \mio_attr_o[28].pull_select ;
  output \mio_attr_o[28].schmitt_en ;
  wire \mio_attr_o[28].schmitt_en ;
  output [1:0] \mio_attr_o[28].slew_rate ;
  wire [1:0] \mio_attr_o[28].slew_rate ;
  output \mio_attr_o[28].virt_od_en ;
  wire \mio_attr_o[28].virt_od_en ;
  output [3:0] \mio_attr_o[29].drive_strength ;
  wire [3:0] \mio_attr_o[29].drive_strength ;
  output \mio_attr_o[29].invert ;
  wire \mio_attr_o[29].invert ;
  output \mio_attr_o[29].keep_en ;
  wire \mio_attr_o[29].keep_en ;
  output \mio_attr_o[29].od_en ;
  wire \mio_attr_o[29].od_en ;
  output \mio_attr_o[29].pull_en ;
  wire \mio_attr_o[29].pull_en ;
  output \mio_attr_o[29].pull_select ;
  wire \mio_attr_o[29].pull_select ;
  output \mio_attr_o[29].schmitt_en ;
  wire \mio_attr_o[29].schmitt_en ;
  output [1:0] \mio_attr_o[29].slew_rate ;
  wire [1:0] \mio_attr_o[29].slew_rate ;
  output \mio_attr_o[29].virt_od_en ;
  wire \mio_attr_o[29].virt_od_en ;
  output [3:0] \mio_attr_o[2].drive_strength ;
  wire [3:0] \mio_attr_o[2].drive_strength ;
  output \mio_attr_o[2].invert ;
  wire \mio_attr_o[2].invert ;
  output \mio_attr_o[2].keep_en ;
  wire \mio_attr_o[2].keep_en ;
  output \mio_attr_o[2].od_en ;
  wire \mio_attr_o[2].od_en ;
  output \mio_attr_o[2].pull_en ;
  wire \mio_attr_o[2].pull_en ;
  output \mio_attr_o[2].pull_select ;
  wire \mio_attr_o[2].pull_select ;
  output \mio_attr_o[2].schmitt_en ;
  wire \mio_attr_o[2].schmitt_en ;
  output [1:0] \mio_attr_o[2].slew_rate ;
  wire [1:0] \mio_attr_o[2].slew_rate ;
  output \mio_attr_o[2].virt_od_en ;
  wire \mio_attr_o[2].virt_od_en ;
  output [3:0] \mio_attr_o[30].drive_strength ;
  wire [3:0] \mio_attr_o[30].drive_strength ;
  output \mio_attr_o[30].invert ;
  wire \mio_attr_o[30].invert ;
  output \mio_attr_o[30].keep_en ;
  wire \mio_attr_o[30].keep_en ;
  output \mio_attr_o[30].od_en ;
  wire \mio_attr_o[30].od_en ;
  output \mio_attr_o[30].pull_en ;
  wire \mio_attr_o[30].pull_en ;
  output \mio_attr_o[30].pull_select ;
  wire \mio_attr_o[30].pull_select ;
  output \mio_attr_o[30].schmitt_en ;
  wire \mio_attr_o[30].schmitt_en ;
  output [1:0] \mio_attr_o[30].slew_rate ;
  wire [1:0] \mio_attr_o[30].slew_rate ;
  output \mio_attr_o[30].virt_od_en ;
  wire \mio_attr_o[30].virt_od_en ;
  output [3:0] \mio_attr_o[31].drive_strength ;
  wire [3:0] \mio_attr_o[31].drive_strength ;
  output \mio_attr_o[31].invert ;
  wire \mio_attr_o[31].invert ;
  output \mio_attr_o[31].keep_en ;
  wire \mio_attr_o[31].keep_en ;
  output \mio_attr_o[31].od_en ;
  wire \mio_attr_o[31].od_en ;
  output \mio_attr_o[31].pull_en ;
  wire \mio_attr_o[31].pull_en ;
  output \mio_attr_o[31].pull_select ;
  wire \mio_attr_o[31].pull_select ;
  output \mio_attr_o[31].schmitt_en ;
  wire \mio_attr_o[31].schmitt_en ;
  output [1:0] \mio_attr_o[31].slew_rate ;
  wire [1:0] \mio_attr_o[31].slew_rate ;
  output \mio_attr_o[31].virt_od_en ;
  wire \mio_attr_o[31].virt_od_en ;
  output [3:0] \mio_attr_o[3].drive_strength ;
  wire [3:0] \mio_attr_o[3].drive_strength ;
  output \mio_attr_o[3].invert ;
  wire \mio_attr_o[3].invert ;
  output \mio_attr_o[3].keep_en ;
  wire \mio_attr_o[3].keep_en ;
  output \mio_attr_o[3].od_en ;
  wire \mio_attr_o[3].od_en ;
  output \mio_attr_o[3].pull_en ;
  wire \mio_attr_o[3].pull_en ;
  output \mio_attr_o[3].pull_select ;
  wire \mio_attr_o[3].pull_select ;
  output \mio_attr_o[3].schmitt_en ;
  wire \mio_attr_o[3].schmitt_en ;
  output [1:0] \mio_attr_o[3].slew_rate ;
  wire [1:0] \mio_attr_o[3].slew_rate ;
  output \mio_attr_o[3].virt_od_en ;
  wire \mio_attr_o[3].virt_od_en ;
  output [3:0] \mio_attr_o[4].drive_strength ;
  wire [3:0] \mio_attr_o[4].drive_strength ;
  output \mio_attr_o[4].invert ;
  wire \mio_attr_o[4].invert ;
  output \mio_attr_o[4].keep_en ;
  wire \mio_attr_o[4].keep_en ;
  output \mio_attr_o[4].od_en ;
  wire \mio_attr_o[4].od_en ;
  output \mio_attr_o[4].pull_en ;
  wire \mio_attr_o[4].pull_en ;
  output \mio_attr_o[4].pull_select ;
  wire \mio_attr_o[4].pull_select ;
  output \mio_attr_o[4].schmitt_en ;
  wire \mio_attr_o[4].schmitt_en ;
  output [1:0] \mio_attr_o[4].slew_rate ;
  wire [1:0] \mio_attr_o[4].slew_rate ;
  output \mio_attr_o[4].virt_od_en ;
  wire \mio_attr_o[4].virt_od_en ;
  output [3:0] \mio_attr_o[5].drive_strength ;
  wire [3:0] \mio_attr_o[5].drive_strength ;
  output \mio_attr_o[5].invert ;
  wire \mio_attr_o[5].invert ;
  output \mio_attr_o[5].keep_en ;
  wire \mio_attr_o[5].keep_en ;
  output \mio_attr_o[5].od_en ;
  wire \mio_attr_o[5].od_en ;
  output \mio_attr_o[5].pull_en ;
  wire \mio_attr_o[5].pull_en ;
  output \mio_attr_o[5].pull_select ;
  wire \mio_attr_o[5].pull_select ;
  output \mio_attr_o[5].schmitt_en ;
  wire \mio_attr_o[5].schmitt_en ;
  output [1:0] \mio_attr_o[5].slew_rate ;
  wire [1:0] \mio_attr_o[5].slew_rate ;
  output \mio_attr_o[5].virt_od_en ;
  wire \mio_attr_o[5].virt_od_en ;
  output [3:0] \mio_attr_o[6].drive_strength ;
  wire [3:0] \mio_attr_o[6].drive_strength ;
  output \mio_attr_o[6].invert ;
  wire \mio_attr_o[6].invert ;
  output \mio_attr_o[6].keep_en ;
  wire \mio_attr_o[6].keep_en ;
  output \mio_attr_o[6].od_en ;
  wire \mio_attr_o[6].od_en ;
  output \mio_attr_o[6].pull_en ;
  wire \mio_attr_o[6].pull_en ;
  output \mio_attr_o[6].pull_select ;
  wire \mio_attr_o[6].pull_select ;
  output \mio_attr_o[6].schmitt_en ;
  wire \mio_attr_o[6].schmitt_en ;
  output [1:0] \mio_attr_o[6].slew_rate ;
  wire [1:0] \mio_attr_o[6].slew_rate ;
  output \mio_attr_o[6].virt_od_en ;
  wire \mio_attr_o[6].virt_od_en ;
  output [3:0] \mio_attr_o[7].drive_strength ;
  wire [3:0] \mio_attr_o[7].drive_strength ;
  output \mio_attr_o[7].invert ;
  wire \mio_attr_o[7].invert ;
  output \mio_attr_o[7].keep_en ;
  wire \mio_attr_o[7].keep_en ;
  output \mio_attr_o[7].od_en ;
  wire \mio_attr_o[7].od_en ;
  output \mio_attr_o[7].pull_en ;
  wire \mio_attr_o[7].pull_en ;
  output \mio_attr_o[7].pull_select ;
  wire \mio_attr_o[7].pull_select ;
  output \mio_attr_o[7].schmitt_en ;
  wire \mio_attr_o[7].schmitt_en ;
  output [1:0] \mio_attr_o[7].slew_rate ;
  wire [1:0] \mio_attr_o[7].slew_rate ;
  output \mio_attr_o[7].virt_od_en ;
  wire \mio_attr_o[7].virt_od_en ;
  output [3:0] \mio_attr_o[8].drive_strength ;
  wire [3:0] \mio_attr_o[8].drive_strength ;
  output \mio_attr_o[8].invert ;
  wire \mio_attr_o[8].invert ;
  output \mio_attr_o[8].keep_en ;
  wire \mio_attr_o[8].keep_en ;
  output \mio_attr_o[8].od_en ;
  wire \mio_attr_o[8].od_en ;
  output \mio_attr_o[8].pull_en ;
  wire \mio_attr_o[8].pull_en ;
  output \mio_attr_o[8].pull_select ;
  wire \mio_attr_o[8].pull_select ;
  output \mio_attr_o[8].schmitt_en ;
  wire \mio_attr_o[8].schmitt_en ;
  output [1:0] \mio_attr_o[8].slew_rate ;
  wire [1:0] \mio_attr_o[8].slew_rate ;
  output \mio_attr_o[8].virt_od_en ;
  wire \mio_attr_o[8].virt_od_en ;
  output [3:0] \mio_attr_o[9].drive_strength ;
  wire [3:0] \mio_attr_o[9].drive_strength ;
  output \mio_attr_o[9].invert ;
  wire \mio_attr_o[9].invert ;
  output \mio_attr_o[9].keep_en ;
  wire \mio_attr_o[9].keep_en ;
  output \mio_attr_o[9].od_en ;
  wire \mio_attr_o[9].od_en ;
  output \mio_attr_o[9].pull_en ;
  wire \mio_attr_o[9].pull_en ;
  output \mio_attr_o[9].pull_select ;
  wire \mio_attr_o[9].pull_select ;
  output \mio_attr_o[9].schmitt_en ;
  wire \mio_attr_o[9].schmitt_en ;
  output [1:0] \mio_attr_o[9].slew_rate ;
  wire [1:0] \mio_attr_o[9].slew_rate ;
  output \mio_attr_o[9].virt_od_en ;
  wire \mio_attr_o[9].virt_od_en ;
  input [31:0] mio_in_i;
  wire [31:0] mio_in_i;
  output [31:0] mio_oe_o;
  wire [31:0] mio_oe_o;
  output [31:0] mio_out_o;
  wire [31:0] mio_out_o;
  output [32:0] mio_to_periph_o;
  wire [32:0] mio_to_periph_o;
  input [15:0] periph_to_dio_i;
  wire [15:0] periph_to_dio_i;
  input [15:0] periph_to_dio_oe_i;
  wire [15:0] periph_to_dio_oe_i;
  input [31:0] periph_to_mio_i;
  wire [31:0] periph_to_mio_i;
  input [31:0] periph_to_mio_oe_i;
  wire [31:0] periph_to_mio_oe_i;
  output pin_wkup_req_o;
  wire pin_wkup_req_o;
  input rst_aon_ni;
  wire rst_aon_ni;
  input rst_ni;
  wire rst_ni;
  input \rv_jtag_i.tdo ;
  wire \rv_jtag_i.tdo ;
  input \rv_jtag_i.tdo_oe ;
  wire \rv_jtag_i.tdo_oe ;
  output \rv_jtag_o.tck ;
  wire \rv_jtag_o.tck ;
  output \rv_jtag_o.tdi ;
  wire \rv_jtag_o.tdi ;
  output \rv_jtag_o.tms ;
  wire \rv_jtag_o.tms ;
  output \rv_jtag_o.trst_n ;
  wire \rv_jtag_o.trst_n ;
  input [3:0] scanmode_i;
  wire [3:0] scanmode_i;
  input sleep_en_i;
  wire sleep_en_i;
  input strap_en_i;
  wire strap_en_i;
  input [31:0] \tl_i.a_address ;
  wire [31:0] \tl_i.a_address ;
  input [31:0] \tl_i.a_data ;
  wire [31:0] \tl_i.a_data ;
  input [3:0] \tl_i.a_mask ;
  wire [3:0] \tl_i.a_mask ;
  input [2:0] \tl_i.a_opcode ;
  wire [2:0] \tl_i.a_opcode ;
  input [2:0] \tl_i.a_param ;
  wire [2:0] \tl_i.a_param ;
  input [1:0] \tl_i.a_size ;
  wire [1:0] \tl_i.a_size ;
  input [7:0] \tl_i.a_source ;
  wire [7:0] \tl_i.a_source ;
  input [6:0] \tl_i.a_user.cmd_intg ;
  wire [6:0] \tl_i.a_user.cmd_intg ;
  input [6:0] \tl_i.a_user.data_intg ;
  wire [6:0] \tl_i.a_user.data_intg ;
  input [3:0] \tl_i.a_user.instr_type ;
  wire [3:0] \tl_i.a_user.instr_type ;
  input [4:0] \tl_i.a_user.rsvd ;
  wire [4:0] \tl_i.a_user.rsvd ;
  input \tl_i.a_valid ;
  wire \tl_i.a_valid ;
  input \tl_i.d_ready ;
  wire \tl_i.d_ready ;
  output \tl_o.a_ready ;
  wire \tl_o.a_ready ;
  output [31:0] \tl_o.d_data ;
  wire [31:0] \tl_o.d_data ;
  output \tl_o.d_error ;
  wire \tl_o.d_error ;
  output [2:0] \tl_o.d_opcode ;
  wire [2:0] \tl_o.d_opcode ;
  output [2:0] \tl_o.d_param ;
  wire [2:0] \tl_o.d_param ;
  output \tl_o.d_sink ;
  wire \tl_o.d_sink ;
  output [1:0] \tl_o.d_size ;
  wire [1:0] \tl_o.d_size ;
  output [7:0] \tl_o.d_source ;
  wire [7:0] \tl_o.d_source ;
  output [6:0] \tl_o.d_user.data_intg ;
  wire [6:0] \tl_o.d_user.data_intg ;
  output [6:0] \tl_o.d_user.rsp_intg ;
  wire [6:0] \tl_o.d_user.rsp_intg ;
  output \tl_o.d_valid ;
  wire \tl_o.d_valid ;
  wire \u_pinmux_strap_sampling.dft_strap_sample_en ;
  wire \u_pinmux_strap_sampling.lc_strap_sample_en ;
  wire \u_pinmux_strap_sampling.rv_strap_sample_en ;
  wire [1:0] \u_pinmux_strap_sampling.tap_strap ;
  wire [4:0] \u_reg.aon_wkup_detector_0_wdata ;
  wire [4:0] \u_reg.aon_wkup_detector_3_wdata ;
  wire [4:0] \u_reg.aon_wkup_detector_5_wdata ;
  wire [7:0] \u_reg.aon_wkup_detector_cnt_th_0_wdata ;
  wire [7:0] \u_reg.aon_wkup_detector_cnt_th_2_wdata ;
  wire [7:0] \u_reg.aon_wkup_detector_cnt_th_5_wdata ;
  wire [7:0] \u_reg.aon_wkup_detector_cnt_th_6_wdata ;
  wire \u_reg.aon_wkup_detector_en_1_wdata ;
  wire \u_reg.aon_wkup_detector_en_3_wdata ;
  wire \u_reg.aon_wkup_detector_en_6_wdata ;
  wire \u_reg.dio_pad_attr_0_we ;
  wire \u_reg.dio_pad_attr_10_we ;
  wire \u_reg.dio_pad_attr_11_we ;
  wire \u_reg.dio_pad_attr_12_we ;
  wire \u_reg.dio_pad_attr_13_we ;
  wire \u_reg.dio_pad_attr_14_we ;
  wire \u_reg.dio_pad_attr_15_we ;
  wire \u_reg.dio_pad_attr_1_we ;
  wire \u_reg.dio_pad_attr_2_we ;
  wire \u_reg.dio_pad_attr_3_we ;
  wire \u_reg.dio_pad_attr_4_we ;
  wire \u_reg.dio_pad_attr_5_we ;
  wire \u_reg.dio_pad_attr_6_we ;
  wire \u_reg.dio_pad_attr_7_we ;
  wire \u_reg.dio_pad_attr_8_we ;
  wire \u_reg.dio_pad_attr_9_we ;
  wire \u_reg.intg_err ;
  wire \u_reg.mio_pad_attr_0_we ;
  wire \u_reg.mio_pad_attr_10_we ;
  wire \u_reg.mio_pad_attr_11_we ;
  wire \u_reg.mio_pad_attr_12_we ;
  wire \u_reg.mio_pad_attr_13_we ;
  wire \u_reg.mio_pad_attr_14_we ;
  wire \u_reg.mio_pad_attr_15_we ;
  wire \u_reg.mio_pad_attr_16_we ;
  wire \u_reg.mio_pad_attr_17_we ;
  wire \u_reg.mio_pad_attr_18_we ;
  wire \u_reg.mio_pad_attr_19_we ;
  wire \u_reg.mio_pad_attr_1_we ;
  wire \u_reg.mio_pad_attr_20_we ;
  wire \u_reg.mio_pad_attr_21_we ;
  wire \u_reg.mio_pad_attr_22_we ;
  wire \u_reg.mio_pad_attr_23_we ;
  wire \u_reg.mio_pad_attr_24_we ;
  wire \u_reg.mio_pad_attr_25_we ;
  wire \u_reg.mio_pad_attr_26_we ;
  wire \u_reg.mio_pad_attr_27_we ;
  wire \u_reg.mio_pad_attr_28_we ;
  wire \u_reg.mio_pad_attr_29_we ;
  wire \u_reg.mio_pad_attr_2_we ;
  wire \u_reg.mio_pad_attr_30_we ;
  wire \u_reg.mio_pad_attr_31_we ;
  wire \u_reg.mio_pad_attr_3_we ;
  wire \u_reg.mio_pad_attr_4_we ;
  wire \u_reg.mio_pad_attr_5_we ;
  wire \u_reg.mio_pad_attr_6_we ;
  wire \u_reg.mio_pad_attr_7_we ;
  wire \u_reg.mio_pad_attr_8_we ;
  wire \u_reg.mio_pad_attr_9_we ;
  wire \u_reg.u_aon_tgl.ack_sync.d_i ;
  wire \u_reg.u_aon_tgl.req_sync.d_i ;
  wire \u_reg.u_reg_if.a_ack ;
  wire \u_reg.u_wkup_cause_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wkup_cause_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_wkup_detector_0_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wkup_detector_0_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_wkup_detector_1_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wkup_detector_1_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_wkup_detector_2_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wkup_detector_2_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_wkup_detector_3_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wkup_detector_3_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_wkup_detector_3_filter_3.wd ;
  wire \u_reg.u_wkup_detector_3_miodio_3.wd ;
  wire \u_reg.u_wkup_detector_4_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wkup_detector_4_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_wkup_detector_5_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wkup_detector_5_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_wkup_detector_5_filter_5.wd ;
  wire \u_reg.u_wkup_detector_5_miodio_5.wd ;
  wire \u_reg.u_wkup_detector_6_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wkup_detector_6_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_wkup_detector_7_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wkup_detector_7_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_wkup_detector_cnt_th_0_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wkup_detector_cnt_th_0_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_wkup_detector_cnt_th_1_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wkup_detector_cnt_th_1_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_wkup_detector_cnt_th_2_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wkup_detector_cnt_th_2_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_wkup_detector_cnt_th_3_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wkup_detector_cnt_th_3_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_wkup_detector_cnt_th_4_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wkup_detector_cnt_th_4_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_wkup_detector_cnt_th_5_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wkup_detector_cnt_th_5_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_wkup_detector_cnt_th_6_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wkup_detector_cnt_th_6_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_wkup_detector_cnt_th_7_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wkup_detector_cnt_th_7_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_wkup_detector_en_0_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wkup_detector_en_0_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_wkup_detector_en_1_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wkup_detector_en_1_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_wkup_detector_en_2_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wkup_detector_en_2_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_wkup_detector_en_3_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wkup_detector_en_3_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_wkup_detector_en_4_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wkup_detector_en_4_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_wkup_detector_en_5_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wkup_detector_en_5_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_wkup_detector_en_6_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wkup_detector_en_6_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_wkup_detector_en_7_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wkup_detector_en_7_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_usbdev_aon_wake.filter_activity.filter_i ;
  wire \u_usbdev_aon_wake.filter_activity.filter_o ;
  wire \u_usbdev_aon_wake.filter_activity.update_stored_value ;
  wire \u_usbdev_aon_wake.gen_filters[0].u_filter.filter_i ;
  wire \u_usbdev_aon_wake.gen_filters[0].u_filter.filter_o ;
  wire \u_usbdev_aon_wake.gen_filters[0].u_filter.update_stored_value ;
  wire \u_usbdev_aon_wake.gen_filters[1].u_filter.filter_i ;
  wire \u_usbdev_aon_wake.gen_filters[1].u_filter.filter_o ;
  wire \u_usbdev_aon_wake.gen_filters[1].u_filter.update_stored_value ;
  wire \u_usbdev_aon_wake.gen_filters[2].u_filter.filter_i ;
  wire \u_usbdev_aon_wake.gen_filters[2].u_filter.filter_o ;
  wire \u_usbdev_aon_wake.gen_filters[2].u_filter.update_stored_value ;
  input usb_aon_wake_ack_i;
  wire usb_aon_wake_ack_i;
  input usb_aon_wake_en_i;
  wire usb_aon_wake_en_i;
  input usb_out_of_rst_i;
  wire usb_out_of_rst_i;
  output [2:0] usb_state_debug_o;
  wire [2:0] usb_state_debug_o;
  input usb_suspend_i;
  wire usb_suspend_i;
  output usb_wkup_req_o;
  wire usb_wkup_req_o;
  dffsre _0932_ (
    .C(clk_aon_i),
    .D(_0001_),
    .E(_0000_),
    .Q(usb_wkup_req_o),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _0933_ (
    .C(clk_aon_i),
    .D(_0002_),
    .E(_0000_),
    .Q(usb_state_debug_o[1]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _0934_ (
    .C(clk_aon_i),
    .D(_0003_),
    .E(_0000_),
    .Q(usb_state_debug_o[0]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _0935_ (
    .C(clk_i),
    .D(_0005_),
    .E(_0004_),
    .Q(_0007_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0936_ (
    .C(clk_i),
    .D(_0006_),
    .E(_0004_),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0937_ (
    .C(clk_i),
    .D(_0009_),
    .E(_0008_),
    .Q(_0011_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0938_ (
    .C(clk_i),
    .D(_0010_),
    .E(_0008_),
    .Q(_0012_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0939_ (
    .C(clk_i),
    .D(_0014_),
    .E(_0013_),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.state_q [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0940_ (
    .C(clk_i),
    .D(_0016_),
    .E(_0015_),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.state_q [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0941_ (
    .C(clk_i),
    .D(_0017_),
    .E(_0015_),
    .Q(_0018_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0942_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.mio_pad_attr_0_we ),
    .Q(_0019_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0943_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.mio_pad_attr_0_we ),
    .Q(_0020_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0944_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.mio_pad_attr_0_we ),
    .Q(_0021_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0945_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.mio_pad_attr_0_we ),
    .Q(_0022_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0946_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.mio_pad_attr_0_we ),
    .Q(_0023_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0947_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.mio_pad_attr_0_we ),
    .Q(_0024_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0948_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.mio_pad_attr_1_we ),
    .Q(\mio_attr_o[1].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0949_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.mio_pad_attr_1_we ),
    .Q(\mio_attr_o[1].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0950_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.mio_pad_attr_1_we ),
    .Q(\mio_attr_o[1].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0951_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.mio_pad_attr_1_we ),
    .Q(\mio_attr_o[1].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0952_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.mio_pad_attr_1_we ),
    .Q(\mio_attr_o[1].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0953_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.mio_pad_attr_1_we ),
    .Q(\mio_attr_o[1].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0954_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.mio_pad_attr_2_we ),
    .Q(\mio_attr_o[2].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0955_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.mio_pad_attr_2_we ),
    .Q(\mio_attr_o[2].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0956_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.mio_pad_attr_2_we ),
    .Q(\mio_attr_o[2].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0957_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.mio_pad_attr_2_we ),
    .Q(\mio_attr_o[2].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0958_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.mio_pad_attr_2_we ),
    .Q(\mio_attr_o[2].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0959_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.mio_pad_attr_2_we ),
    .Q(\mio_attr_o[2].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0960_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.mio_pad_attr_4_we ),
    .Q(\mio_attr_o[4].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0961_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.mio_pad_attr_4_we ),
    .Q(\mio_attr_o[4].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0962_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.mio_pad_attr_4_we ),
    .Q(\mio_attr_o[4].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0963_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.mio_pad_attr_4_we ),
    .Q(\mio_attr_o[4].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0964_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.mio_pad_attr_4_we ),
    .Q(\mio_attr_o[4].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0965_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.mio_pad_attr_4_we ),
    .Q(\mio_attr_o[4].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0966_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.mio_pad_attr_3_we ),
    .Q(\mio_attr_o[3].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0967_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.mio_pad_attr_3_we ),
    .Q(\mio_attr_o[3].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0968_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.mio_pad_attr_3_we ),
    .Q(\mio_attr_o[3].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0969_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.mio_pad_attr_3_we ),
    .Q(\mio_attr_o[3].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0970_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.mio_pad_attr_3_we ),
    .Q(\mio_attr_o[3].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0971_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.mio_pad_attr_3_we ),
    .Q(\mio_attr_o[3].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0972_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.mio_pad_attr_5_we ),
    .Q(\mio_attr_o[5].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0973_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.mio_pad_attr_5_we ),
    .Q(\mio_attr_o[5].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0974_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.mio_pad_attr_5_we ),
    .Q(\mio_attr_o[5].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0975_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.mio_pad_attr_5_we ),
    .Q(\mio_attr_o[5].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0976_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.mio_pad_attr_5_we ),
    .Q(\mio_attr_o[5].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0977_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.mio_pad_attr_5_we ),
    .Q(\mio_attr_o[5].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0978_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.mio_pad_attr_6_we ),
    .Q(\mio_attr_o[6].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0979_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.mio_pad_attr_6_we ),
    .Q(\mio_attr_o[6].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0980_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.mio_pad_attr_6_we ),
    .Q(\mio_attr_o[6].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0981_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.mio_pad_attr_6_we ),
    .Q(\mio_attr_o[6].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0982_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.mio_pad_attr_6_we ),
    .Q(\mio_attr_o[6].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0983_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.mio_pad_attr_6_we ),
    .Q(\mio_attr_o[6].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0984_ (
    .C(clk_i),
    .D(mio_in_i[0]),
    .E(\u_pinmux_strap_sampling.dft_strap_sample_en ),
    .Q(\dft_strap_test_o.straps [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0985_ (
    .C(clk_i),
    .D(_0026_),
    .E(_0025_),
    .Q(_0027_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0986_ (
    .C(clk_aon_i),
    .D(\u_usbdev_aon_wake.gen_filters[1].u_filter.filter_i ),
    .E(\u_usbdev_aon_wake.gen_filters[1].u_filter.update_stored_value ),
    .Q(\u_usbdev_aon_wake.gen_filters[1].u_filter.filter_o ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _0987_ (
    .C(clk_aon_i),
    .D(\u_usbdev_aon_wake.gen_filters[0].u_filter.filter_i ),
    .E(\u_usbdev_aon_wake.gen_filters[0].u_filter.update_stored_value ),
    .Q(\u_usbdev_aon_wake.gen_filters[0].u_filter.filter_o ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _0988_ (
    .C(clk_aon_i),
    .D(\u_usbdev_aon_wake.filter_activity.filter_i ),
    .E(\u_usbdev_aon_wake.filter_activity.update_stored_value ),
    .Q(\u_usbdev_aon_wake.filter_activity.filter_o ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _0989_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.mio_pad_attr_22_we ),
    .Q(\mio_attr_o[22].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0990_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.mio_pad_attr_22_we ),
    .Q(\mio_attr_o[22].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0991_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.mio_pad_attr_22_we ),
    .Q(\mio_attr_o[22].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0992_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.mio_pad_attr_22_we ),
    .Q(\mio_attr_o[22].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0993_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.mio_pad_attr_22_we ),
    .Q(\mio_attr_o[22].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0994_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.mio_pad_attr_22_we ),
    .Q(\mio_attr_o[22].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0995_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.mio_pad_attr_21_we ),
    .Q(\mio_attr_o[21].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0996_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.mio_pad_attr_21_we ),
    .Q(\mio_attr_o[21].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0997_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.mio_pad_attr_21_we ),
    .Q(\mio_attr_o[21].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0998_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.mio_pad_attr_21_we ),
    .Q(\mio_attr_o[21].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0999_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.mio_pad_attr_21_we ),
    .Q(\mio_attr_o[21].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1000_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.mio_pad_attr_21_we ),
    .Q(\mio_attr_o[21].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1001_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.mio_pad_attr_19_we ),
    .Q(\mio_attr_o[19].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1002_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.mio_pad_attr_19_we ),
    .Q(\mio_attr_o[19].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1003_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.mio_pad_attr_19_we ),
    .Q(\mio_attr_o[19].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1004_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.mio_pad_attr_19_we ),
    .Q(\mio_attr_o[19].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1005_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.mio_pad_attr_19_we ),
    .Q(\mio_attr_o[19].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1006_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.mio_pad_attr_19_we ),
    .Q(\mio_attr_o[19].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1007_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.mio_pad_attr_20_we ),
    .Q(\mio_attr_o[20].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1008_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.mio_pad_attr_20_we ),
    .Q(\mio_attr_o[20].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1009_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.mio_pad_attr_20_we ),
    .Q(\mio_attr_o[20].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1010_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.mio_pad_attr_20_we ),
    .Q(\mio_attr_o[20].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1011_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.mio_pad_attr_20_we ),
    .Q(\mio_attr_o[20].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1012_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.mio_pad_attr_20_we ),
    .Q(\mio_attr_o[20].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1013_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.mio_pad_attr_18_we ),
    .Q(\mio_attr_o[18].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1014_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.mio_pad_attr_18_we ),
    .Q(\mio_attr_o[18].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1015_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.mio_pad_attr_18_we ),
    .Q(\mio_attr_o[18].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1016_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.mio_pad_attr_18_we ),
    .Q(\mio_attr_o[18].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1017_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.mio_pad_attr_18_we ),
    .Q(\mio_attr_o[18].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1018_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.mio_pad_attr_18_we ),
    .Q(\mio_attr_o[18].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1019_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.mio_pad_attr_17_we ),
    .Q(\mio_attr_o[17].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1020_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.mio_pad_attr_17_we ),
    .Q(\mio_attr_o[17].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1021_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.mio_pad_attr_17_we ),
    .Q(\mio_attr_o[17].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1022_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.mio_pad_attr_17_we ),
    .Q(\mio_attr_o[17].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1023_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.mio_pad_attr_17_we ),
    .Q(\mio_attr_o[17].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1024_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.mio_pad_attr_17_we ),
    .Q(\mio_attr_o[17].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1025_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.mio_pad_attr_15_we ),
    .Q(\mio_attr_o[15].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1026_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.mio_pad_attr_15_we ),
    .Q(\mio_attr_o[15].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1027_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.mio_pad_attr_15_we ),
    .Q(\mio_attr_o[15].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1028_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.mio_pad_attr_15_we ),
    .Q(\mio_attr_o[15].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1029_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.mio_pad_attr_15_we ),
    .Q(\mio_attr_o[15].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1030_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.mio_pad_attr_15_we ),
    .Q(\mio_attr_o[15].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1031_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.mio_pad_attr_16_we ),
    .Q(\mio_attr_o[16].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1032_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.mio_pad_attr_16_we ),
    .Q(\mio_attr_o[16].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1033_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.mio_pad_attr_16_we ),
    .Q(\mio_attr_o[16].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1034_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.mio_pad_attr_16_we ),
    .Q(\mio_attr_o[16].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1035_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.mio_pad_attr_16_we ),
    .Q(\mio_attr_o[16].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1036_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.mio_pad_attr_16_we ),
    .Q(\mio_attr_o[16].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1037_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.dio_pad_attr_4_we ),
    .Q(\dio_attr_o[4].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1038_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.dio_pad_attr_4_we ),
    .Q(\dio_attr_o[4].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1039_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.dio_pad_attr_4_we ),
    .Q(\dio_attr_o[4].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1040_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.dio_pad_attr_4_we ),
    .Q(\dio_attr_o[4].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1041_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.dio_pad_attr_4_we ),
    .Q(\dio_attr_o[4].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1042_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.dio_pad_attr_4_we ),
    .Q(\dio_attr_o[4].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1043_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.dio_pad_attr_6_we ),
    .Q(\dio_attr_o[6].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1044_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.dio_pad_attr_6_we ),
    .Q(\dio_attr_o[6].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1045_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.dio_pad_attr_6_we ),
    .Q(\dio_attr_o[6].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1046_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.dio_pad_attr_6_we ),
    .Q(\dio_attr_o[6].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1047_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.dio_pad_attr_6_we ),
    .Q(\dio_attr_o[6].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1048_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.dio_pad_attr_6_we ),
    .Q(\dio_attr_o[6].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1049_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.dio_pad_attr_5_we ),
    .Q(\dio_attr_o[5].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1050_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.dio_pad_attr_5_we ),
    .Q(\dio_attr_o[5].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1051_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.dio_pad_attr_5_we ),
    .Q(\dio_attr_o[5].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1052_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.dio_pad_attr_5_we ),
    .Q(\dio_attr_o[5].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1053_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.dio_pad_attr_5_we ),
    .Q(\dio_attr_o[5].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1054_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.dio_pad_attr_5_we ),
    .Q(\dio_attr_o[5].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1055_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.dio_pad_attr_8_we ),
    .Q(\dio_attr_o[8].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1056_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.dio_pad_attr_8_we ),
    .Q(\dio_attr_o[8].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1057_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.dio_pad_attr_8_we ),
    .Q(\dio_attr_o[8].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1058_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.dio_pad_attr_8_we ),
    .Q(\dio_attr_o[8].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1059_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.dio_pad_attr_8_we ),
    .Q(\dio_attr_o[8].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1060_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.dio_pad_attr_8_we ),
    .Q(\dio_attr_o[8].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1061_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.dio_pad_attr_9_we ),
    .Q(\dio_attr_o[9].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1062_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.dio_pad_attr_9_we ),
    .Q(\dio_attr_o[9].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1063_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.dio_pad_attr_9_we ),
    .Q(\dio_attr_o[9].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1064_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.dio_pad_attr_9_we ),
    .Q(\dio_attr_o[9].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1065_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.dio_pad_attr_9_we ),
    .Q(\dio_attr_o[9].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1066_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.dio_pad_attr_9_we ),
    .Q(\dio_attr_o[9].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1067_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.dio_pad_attr_10_we ),
    .Q(\dio_attr_o[10].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1068_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.dio_pad_attr_10_we ),
    .Q(\dio_attr_o[10].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1069_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.dio_pad_attr_10_we ),
    .Q(\dio_attr_o[10].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1070_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.dio_pad_attr_10_we ),
    .Q(\dio_attr_o[10].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1071_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.dio_pad_attr_10_we ),
    .Q(\dio_attr_o[10].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1072_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.dio_pad_attr_10_we ),
    .Q(\dio_attr_o[10].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1073_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.dio_pad_attr_11_we ),
    .Q(\dio_attr_o[11].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1074_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.dio_pad_attr_11_we ),
    .Q(\dio_attr_o[11].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1075_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.dio_pad_attr_11_we ),
    .Q(\dio_attr_o[11].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1076_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.dio_pad_attr_11_we ),
    .Q(\dio_attr_o[11].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1077_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.dio_pad_attr_11_we ),
    .Q(\dio_attr_o[11].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1078_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.dio_pad_attr_11_we ),
    .Q(\dio_attr_o[11].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1079_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.dio_pad_attr_12_we ),
    .Q(\dio_attr_o[12].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1080_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.dio_pad_attr_12_we ),
    .Q(\dio_attr_o[12].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1081_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.dio_pad_attr_12_we ),
    .Q(\dio_attr_o[12].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1082_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.dio_pad_attr_12_we ),
    .Q(\dio_attr_o[12].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1083_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.dio_pad_attr_12_we ),
    .Q(\dio_attr_o[12].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1084_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.dio_pad_attr_12_we ),
    .Q(\dio_attr_o[12].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1085_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.dio_pad_attr_13_we ),
    .Q(\dio_attr_o[13].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1086_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.dio_pad_attr_13_we ),
    .Q(\dio_attr_o[13].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1087_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.dio_pad_attr_13_we ),
    .Q(\dio_attr_o[13].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1088_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.dio_pad_attr_13_we ),
    .Q(\dio_attr_o[13].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1089_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.dio_pad_attr_13_we ),
    .Q(\dio_attr_o[13].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1090_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.dio_pad_attr_13_we ),
    .Q(\dio_attr_o[13].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1091_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.dio_pad_attr_14_we ),
    .Q(\dio_attr_o[14].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1092_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.dio_pad_attr_14_we ),
    .Q(\dio_attr_o[14].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1093_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.dio_pad_attr_14_we ),
    .Q(\dio_attr_o[14].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1094_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.dio_pad_attr_14_we ),
    .Q(\dio_attr_o[14].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1095_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.dio_pad_attr_14_we ),
    .Q(\dio_attr_o[14].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1096_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.dio_pad_attr_14_we ),
    .Q(\dio_attr_o[14].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1097_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.dio_pad_attr_7_we ),
    .Q(\dio_attr_o[7].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1098_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.dio_pad_attr_7_we ),
    .Q(\dio_attr_o[7].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1099_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.dio_pad_attr_7_we ),
    .Q(\dio_attr_o[7].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1100_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.dio_pad_attr_7_we ),
    .Q(\dio_attr_o[7].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1101_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.dio_pad_attr_7_we ),
    .Q(\dio_attr_o[7].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1102_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.dio_pad_attr_7_we ),
    .Q(\dio_attr_o[7].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1103_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.mio_pad_attr_14_we ),
    .Q(\mio_attr_o[14].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1104_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.mio_pad_attr_14_we ),
    .Q(\mio_attr_o[14].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1105_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.mio_pad_attr_14_we ),
    .Q(\mio_attr_o[14].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1106_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.mio_pad_attr_14_we ),
    .Q(\mio_attr_o[14].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1107_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.mio_pad_attr_14_we ),
    .Q(\mio_attr_o[14].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1108_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.mio_pad_attr_14_we ),
    .Q(\mio_attr_o[14].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1109_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.mio_pad_attr_13_we ),
    .Q(\mio_attr_o[13].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1110_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.mio_pad_attr_13_we ),
    .Q(\mio_attr_o[13].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1111_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.mio_pad_attr_13_we ),
    .Q(\mio_attr_o[13].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1112_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.mio_pad_attr_13_we ),
    .Q(\mio_attr_o[13].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1113_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.mio_pad_attr_13_we ),
    .Q(\mio_attr_o[13].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1114_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.mio_pad_attr_13_we ),
    .Q(\mio_attr_o[13].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1115_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.mio_pad_attr_11_we ),
    .Q(\mio_attr_o[11].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1116_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.mio_pad_attr_11_we ),
    .Q(\mio_attr_o[11].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1117_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.mio_pad_attr_11_we ),
    .Q(\mio_attr_o[11].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1118_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.mio_pad_attr_11_we ),
    .Q(\mio_attr_o[11].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1119_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.mio_pad_attr_11_we ),
    .Q(\mio_attr_o[11].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1120_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.mio_pad_attr_11_we ),
    .Q(\mio_attr_o[11].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1121_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.mio_pad_attr_12_we ),
    .Q(\mio_attr_o[12].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1122_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.mio_pad_attr_12_we ),
    .Q(\mio_attr_o[12].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1123_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.mio_pad_attr_12_we ),
    .Q(\mio_attr_o[12].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1124_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.mio_pad_attr_12_we ),
    .Q(\mio_attr_o[12].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1125_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.mio_pad_attr_12_we ),
    .Q(\mio_attr_o[12].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1126_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.mio_pad_attr_12_we ),
    .Q(\mio_attr_o[12].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1127_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.dio_pad_attr_3_we ),
    .Q(\dio_attr_o[3].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1128_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.dio_pad_attr_3_we ),
    .Q(\dio_attr_o[3].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1129_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.dio_pad_attr_3_we ),
    .Q(\dio_attr_o[3].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1130_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.dio_pad_attr_3_we ),
    .Q(\dio_attr_o[3].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1131_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.dio_pad_attr_3_we ),
    .Q(\dio_attr_o[3].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1132_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.dio_pad_attr_3_we ),
    .Q(\dio_attr_o[3].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1133_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.dio_pad_attr_1_we ),
    .Q(\dio_attr_o[1].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1134_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.dio_pad_attr_1_we ),
    .Q(\dio_attr_o[1].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1135_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.dio_pad_attr_1_we ),
    .Q(\dio_attr_o[1].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1136_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.dio_pad_attr_1_we ),
    .Q(\dio_attr_o[1].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1137_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.dio_pad_attr_1_we ),
    .Q(\dio_attr_o[1].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1138_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.dio_pad_attr_1_we ),
    .Q(\dio_attr_o[1].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1139_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.dio_pad_attr_2_we ),
    .Q(\dio_attr_o[2].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1140_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.dio_pad_attr_2_we ),
    .Q(\dio_attr_o[2].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1141_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.dio_pad_attr_2_we ),
    .Q(\dio_attr_o[2].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1142_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.dio_pad_attr_2_we ),
    .Q(\dio_attr_o[2].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1143_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.dio_pad_attr_2_we ),
    .Q(\dio_attr_o[2].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1144_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.dio_pad_attr_2_we ),
    .Q(\dio_attr_o[2].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1145_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.dio_pad_attr_0_we ),
    .Q(\dio_attr_o[0].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1146_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.dio_pad_attr_0_we ),
    .Q(\dio_attr_o[0].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1147_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.dio_pad_attr_0_we ),
    .Q(\dio_attr_o[0].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1148_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.dio_pad_attr_0_we ),
    .Q(\dio_attr_o[0].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1149_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.dio_pad_attr_0_we ),
    .Q(\dio_attr_o[0].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1150_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.dio_pad_attr_0_we ),
    .Q(\dio_attr_o[0].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1151_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.mio_pad_attr_10_we ),
    .Q(\mio_attr_o[10].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1152_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.mio_pad_attr_10_we ),
    .Q(\mio_attr_o[10].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1153_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.mio_pad_attr_10_we ),
    .Q(\mio_attr_o[10].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1154_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.mio_pad_attr_10_we ),
    .Q(\mio_attr_o[10].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1155_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.mio_pad_attr_10_we ),
    .Q(\mio_attr_o[10].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1156_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.mio_pad_attr_10_we ),
    .Q(\mio_attr_o[10].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1157_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.mio_pad_attr_9_we ),
    .Q(\mio_attr_o[9].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1158_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.mio_pad_attr_9_we ),
    .Q(\mio_attr_o[9].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1159_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.mio_pad_attr_9_we ),
    .Q(\mio_attr_o[9].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1160_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.mio_pad_attr_9_we ),
    .Q(\mio_attr_o[9].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1161_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.mio_pad_attr_9_we ),
    .Q(\mio_attr_o[9].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1162_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.mio_pad_attr_9_we ),
    .Q(\mio_attr_o[9].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1163_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.mio_pad_attr_7_we ),
    .Q(\mio_attr_o[7].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1164_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.mio_pad_attr_7_we ),
    .Q(\mio_attr_o[7].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1165_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.mio_pad_attr_7_we ),
    .Q(\mio_attr_o[7].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1166_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.mio_pad_attr_7_we ),
    .Q(\mio_attr_o[7].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1167_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.mio_pad_attr_7_we ),
    .Q(\mio_attr_o[7].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1168_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.mio_pad_attr_7_we ),
    .Q(\mio_attr_o[7].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1169_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.mio_pad_attr_8_we ),
    .Q(\mio_attr_o[8].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1170_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.mio_pad_attr_8_we ),
    .Q(\mio_attr_o[8].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1171_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.mio_pad_attr_8_we ),
    .Q(\mio_attr_o[8].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1172_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.mio_pad_attr_8_we ),
    .Q(\mio_attr_o[8].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1173_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.mio_pad_attr_8_we ),
    .Q(\mio_attr_o[8].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1174_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.mio_pad_attr_8_we ),
    .Q(\mio_attr_o[8].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1175_ (
    .C(clk_i),
    .D(mio_in_i[0]),
    .E(\u_pinmux_strap_sampling.rv_strap_sample_en ),
    .Q(_0028_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1176_ (
    .C(clk_i),
    .D(\u_reg.u_reg_if.a_ack ),
    .E(_0029_),
    .Q(\tl_o.d_valid ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1177_ (
    .C(clk_i),
    .D(_0031_),
    .E(_0030_),
    .Q(_0032_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1178_ (
    .C(clk_i),
    .D(_0034_),
    .E(_0033_),
    .Q(_0042_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1179_ (
    .C(clk_i),
    .D(_0035_),
    .E(_0033_),
    .Q(_0043_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1180_ (
    .C(clk_i),
    .D(_0036_),
    .E(_0033_),
    .Q(_0044_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1181_ (
    .C(clk_i),
    .D(_0037_),
    .E(_0033_),
    .Q(_0045_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1182_ (
    .C(clk_i),
    .D(_0038_),
    .E(_0033_),
    .Q(_0046_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1183_ (
    .C(clk_i),
    .D(_0039_),
    .E(_0033_),
    .Q(_0047_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1184_ (
    .C(clk_i),
    .D(_0040_),
    .E(_0033_),
    .Q(_0048_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1185_ (
    .C(clk_i),
    .D(_0041_),
    .E(_0033_),
    .Q(_0049_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1186_ (
    .C(clk_i),
    .D(_0051_),
    .E(_0050_),
    .Q(_0052_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1187_ (
    .C(clk_i),
    .D(_0054_),
    .E(_0053_),
    .Q(_0055_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1188_ (
    .C(clk_i),
    .D(_0057_),
    .E(_0056_),
    .Q(_0058_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1189_ (
    .C(clk_i),
    .D(_0060_),
    .E(_0059_),
    .Q(\u_reg.aon_wkup_detector_en_1_wdata ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1190_ (
    .C(clk_i),
    .D(_0062_),
    .E(_0061_),
    .Q(_0063_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1191_ (
    .C(clk_i),
    .D(_0065_),
    .E(_0064_),
    .Q(_0066_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1192_ (
    .C(clk_i),
    .D(_0068_),
    .E(_0067_),
    .Q(_0069_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1193_ (
    .C(clk_i),
    .D(_0071_),
    .E(_0070_),
    .Q(\u_reg.aon_wkup_detector_en_3_wdata ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1194_ (
    .C(clk_i),
    .D(_0073_),
    .E(_0072_),
    .Q(_0074_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1195_ (
    .C(clk_i),
    .D(_0076_),
    .E(_0075_),
    .Q(_0077_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1196_ (
    .C(clk_i),
    .D(_0079_),
    .E(_0078_),
    .Q(_0080_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1197_ (
    .C(clk_i),
    .D(_0082_),
    .E(_0081_),
    .Q(_0083_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1198_ (
    .C(clk_i),
    .D(_0085_),
    .E(_0084_),
    .Q(_0086_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1199_ (
    .C(clk_i),
    .D(_0088_),
    .E(_0087_),
    .Q(\u_reg.aon_wkup_detector_en_6_wdata ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1200_ (
    .C(clk_i),
    .D(_0090_),
    .E(_0089_),
    .Q(_0091_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1201_ (
    .C(clk_i),
    .D(_0093_),
    .E(_0092_),
    .Q(_0101_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1202_ (
    .C(clk_i),
    .D(_0094_),
    .E(_0092_),
    .Q(_0102_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1203_ (
    .C(clk_i),
    .D(_0095_),
    .E(_0092_),
    .Q(_0103_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1204_ (
    .C(clk_i),
    .D(_0096_),
    .E(_0092_),
    .Q(_0104_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1205_ (
    .C(clk_i),
    .D(_0097_),
    .E(_0092_),
    .Q(_0105_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1206_ (
    .C(clk_i),
    .D(_0098_),
    .E(_0092_),
    .Q(_0106_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1207_ (
    .C(clk_i),
    .D(_0099_),
    .E(_0092_),
    .Q(_0107_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1208_ (
    .C(clk_i),
    .D(_0100_),
    .E(_0092_),
    .Q(_0108_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1209_ (
    .C(clk_i),
    .D(_0110_),
    .E(_0109_),
    .Q(_0111_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1210_ (
    .C(clk_i),
    .D(_0113_),
    .E(_0112_),
    .Q(\u_reg.aon_wkup_detector_0_wdata [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1211_ (
    .C(clk_i),
    .D(_0114_),
    .E(_0112_),
    .Q(_0118_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1212_ (
    .C(clk_i),
    .D(_0115_),
    .E(_0112_),
    .Q(_0119_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1213_ (
    .C(clk_i),
    .D(_0116_),
    .E(_0112_),
    .Q(_0120_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1214_ (
    .C(clk_i),
    .D(_0117_),
    .E(_0112_),
    .Q(_0121_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1215_ (
    .C(clk_i),
    .D(_0123_),
    .E(_0122_),
    .Q(_0124_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1216_ (
    .C(clk_i),
    .D(_0126_),
    .E(_0125_),
    .Q(_0131_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1217_ (
    .C(clk_i),
    .D(_0127_),
    .E(_0125_),
    .Q(_0132_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1218_ (
    .C(clk_i),
    .D(_0128_),
    .E(_0125_),
    .Q(_0133_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1219_ (
    .C(clk_i),
    .D(_0129_),
    .E(_0125_),
    .Q(_0134_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1220_ (
    .C(clk_i),
    .D(_0130_),
    .E(_0125_),
    .Q(_0135_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1221_ (
    .C(clk_i),
    .D(_0137_),
    .E(_0136_),
    .Q(_0138_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1222_ (
    .C(clk_i),
    .D(_0140_),
    .E(_0139_),
    .Q(_0145_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1223_ (
    .C(clk_i),
    .D(_0141_),
    .E(_0139_),
    .Q(_0146_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1224_ (
    .C(clk_i),
    .D(_0142_),
    .E(_0139_),
    .Q(_0147_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1225_ (
    .C(clk_i),
    .D(_0143_),
    .E(_0139_),
    .Q(_0148_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1226_ (
    .C(clk_i),
    .D(_0144_),
    .E(_0139_),
    .Q(_0149_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1227_ (
    .C(clk_i),
    .D(_0151_),
    .E(_0150_),
    .Q(_0152_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1228_ (
    .C(clk_i),
    .D(_0154_),
    .E(_0153_),
    .Q(\u_reg.aon_wkup_detector_3_wdata [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1229_ (
    .C(clk_i),
    .D(_0155_),
    .E(_0153_),
    .Q(\u_reg.aon_wkup_detector_3_wdata [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1230_ (
    .C(clk_i),
    .D(_0156_),
    .E(_0153_),
    .Q(\u_reg.aon_wkup_detector_3_wdata [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1231_ (
    .C(clk_i),
    .D(_0157_),
    .E(_0153_),
    .Q(\u_reg.u_wkup_detector_3_filter_3.wd ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1232_ (
    .C(clk_i),
    .D(_0158_),
    .E(_0153_),
    .Q(\u_reg.u_wkup_detector_3_miodio_3.wd ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1233_ (
    .C(clk_i),
    .D(_0160_),
    .E(_0159_),
    .Q(_0161_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1234_ (
    .C(clk_i),
    .D(_0163_),
    .E(_0162_),
    .Q(_0168_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1235_ (
    .C(clk_i),
    .D(_0164_),
    .E(_0162_),
    .Q(_0169_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1236_ (
    .C(clk_i),
    .D(_0165_),
    .E(_0162_),
    .Q(_0170_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1237_ (
    .C(clk_i),
    .D(_0166_),
    .E(_0162_),
    .Q(_0171_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1238_ (
    .C(clk_i),
    .D(_0167_),
    .E(_0162_),
    .Q(_0172_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1239_ (
    .C(clk_i),
    .D(_0174_),
    .E(_0173_),
    .Q(_0175_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1240_ (
    .C(clk_i),
    .D(_0177_),
    .E(_0176_),
    .Q(\u_reg.aon_wkup_detector_5_wdata [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1241_ (
    .C(clk_i),
    .D(_0178_),
    .E(_0176_),
    .Q(\u_reg.aon_wkup_detector_5_wdata [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1242_ (
    .C(clk_i),
    .D(_0179_),
    .E(_0176_),
    .Q(\u_reg.aon_wkup_detector_5_wdata [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1243_ (
    .C(clk_i),
    .D(_0180_),
    .E(_0176_),
    .Q(\u_reg.u_wkup_detector_5_filter_5.wd ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1244_ (
    .C(clk_i),
    .D(_0181_),
    .E(_0176_),
    .Q(\u_reg.u_wkup_detector_5_miodio_5.wd ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1245_ (
    .C(clk_i),
    .D(_0183_),
    .E(_0182_),
    .Q(_0184_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1246_ (
    .C(clk_i),
    .D(_0186_),
    .E(_0185_),
    .Q(_0191_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1247_ (
    .C(clk_i),
    .D(_0187_),
    .E(_0185_),
    .Q(_0192_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1248_ (
    .C(clk_i),
    .D(_0188_),
    .E(_0185_),
    .Q(_0193_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1249_ (
    .C(clk_i),
    .D(_0189_),
    .E(_0185_),
    .Q(_0194_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1250_ (
    .C(clk_i),
    .D(_0190_),
    .E(_0185_),
    .Q(_0195_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1251_ (
    .C(clk_i),
    .D(_0197_),
    .E(_0196_),
    .Q(_0198_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1252_ (
    .C(clk_i),
    .D(_0200_),
    .E(_0199_),
    .Q(_0205_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1253_ (
    .C(clk_i),
    .D(_0201_),
    .E(_0199_),
    .Q(_0206_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1254_ (
    .C(clk_i),
    .D(_0202_),
    .E(_0199_),
    .Q(_0207_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1255_ (
    .C(clk_i),
    .D(_0203_),
    .E(_0199_),
    .Q(_0208_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1256_ (
    .C(clk_i),
    .D(_0204_),
    .E(_0199_),
    .Q(_0209_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1257_ (
    .C(clk_i),
    .D(_0211_),
    .E(_0210_),
    .Q(_0212_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1258_ (
    .C(clk_i),
    .D(_0214_),
    .E(_0213_),
    .Q(\u_reg.aon_wkup_detector_cnt_th_0_wdata [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1259_ (
    .C(clk_i),
    .D(_0215_),
    .E(_0213_),
    .Q(\u_reg.aon_wkup_detector_cnt_th_0_wdata [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1260_ (
    .C(clk_i),
    .D(_0216_),
    .E(_0213_),
    .Q(\u_reg.aon_wkup_detector_cnt_th_0_wdata [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1261_ (
    .C(clk_i),
    .D(_0217_),
    .E(_0213_),
    .Q(\u_reg.aon_wkup_detector_cnt_th_0_wdata [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1262_ (
    .C(clk_i),
    .D(_0218_),
    .E(_0213_),
    .Q(\u_reg.aon_wkup_detector_cnt_th_0_wdata [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1263_ (
    .C(clk_i),
    .D(_0219_),
    .E(_0213_),
    .Q(_0222_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1264_ (
    .C(clk_i),
    .D(_0220_),
    .E(_0213_),
    .Q(_0223_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1265_ (
    .C(clk_i),
    .D(_0221_),
    .E(_0213_),
    .Q(_0224_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1266_ (
    .C(clk_i),
    .D(_0226_),
    .E(_0225_),
    .Q(_0227_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1267_ (
    .C(clk_i),
    .D(_0229_),
    .E(_0228_),
    .Q(_0237_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1268_ (
    .C(clk_i),
    .D(_0230_),
    .E(_0228_),
    .Q(_0238_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1269_ (
    .C(clk_i),
    .D(_0231_),
    .E(_0228_),
    .Q(_0239_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1270_ (
    .C(clk_i),
    .D(_0232_),
    .E(_0228_),
    .Q(_0240_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1271_ (
    .C(clk_i),
    .D(_0233_),
    .E(_0228_),
    .Q(_0241_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1272_ (
    .C(clk_i),
    .D(_0234_),
    .E(_0228_),
    .Q(_0242_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1273_ (
    .C(clk_i),
    .D(_0235_),
    .E(_0228_),
    .Q(_0243_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1274_ (
    .C(clk_i),
    .D(_0236_),
    .E(_0228_),
    .Q(_0244_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1275_ (
    .C(clk_i),
    .D(_0246_),
    .E(_0245_),
    .Q(_0247_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1276_ (
    .C(clk_i),
    .D(_0249_),
    .E(_0248_),
    .Q(\u_reg.aon_wkup_detector_cnt_th_2_wdata [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1277_ (
    .C(clk_i),
    .D(_0250_),
    .E(_0248_),
    .Q(\u_reg.aon_wkup_detector_cnt_th_2_wdata [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1278_ (
    .C(clk_i),
    .D(_0251_),
    .E(_0248_),
    .Q(\u_reg.aon_wkup_detector_cnt_th_2_wdata [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1279_ (
    .C(clk_i),
    .D(_0252_),
    .E(_0248_),
    .Q(\u_reg.aon_wkup_detector_cnt_th_2_wdata [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1280_ (
    .C(clk_i),
    .D(_0253_),
    .E(_0248_),
    .Q(\u_reg.aon_wkup_detector_cnt_th_2_wdata [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1281_ (
    .C(clk_i),
    .D(_0254_),
    .E(_0248_),
    .Q(\u_reg.aon_wkup_detector_cnt_th_2_wdata [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1282_ (
    .C(clk_i),
    .D(_0255_),
    .E(_0248_),
    .Q(\u_reg.aon_wkup_detector_cnt_th_2_wdata [6]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1283_ (
    .C(clk_i),
    .D(_0256_),
    .E(_0248_),
    .Q(\u_reg.aon_wkup_detector_cnt_th_2_wdata [7]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1284_ (
    .C(clk_i),
    .D(_0258_),
    .E(_0257_),
    .Q(_0259_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1285_ (
    .C(clk_i),
    .D(_0261_),
    .E(_0260_),
    .Q(_0269_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1286_ (
    .C(clk_i),
    .D(_0262_),
    .E(_0260_),
    .Q(_0270_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1287_ (
    .C(clk_i),
    .D(_0263_),
    .E(_0260_),
    .Q(_0271_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1288_ (
    .C(clk_i),
    .D(_0264_),
    .E(_0260_),
    .Q(_0272_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1289_ (
    .C(clk_i),
    .D(_0265_),
    .E(_0260_),
    .Q(_0273_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1290_ (
    .C(clk_i),
    .D(_0266_),
    .E(_0260_),
    .Q(_0274_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1291_ (
    .C(clk_i),
    .D(_0267_),
    .E(_0260_),
    .Q(_0275_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1292_ (
    .C(clk_i),
    .D(_0268_),
    .E(_0260_),
    .Q(_0276_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1293_ (
    .C(clk_i),
    .D(_0278_),
    .E(_0277_),
    .Q(_0279_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1294_ (
    .C(clk_i),
    .D(_0281_),
    .E(_0280_),
    .Q(_0289_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1295_ (
    .C(clk_i),
    .D(_0282_),
    .E(_0280_),
    .Q(_0290_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1296_ (
    .C(clk_i),
    .D(_0283_),
    .E(_0280_),
    .Q(_0291_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1297_ (
    .C(clk_i),
    .D(_0284_),
    .E(_0280_),
    .Q(_0292_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1298_ (
    .C(clk_i),
    .D(_0285_),
    .E(_0280_),
    .Q(_0293_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1299_ (
    .C(clk_i),
    .D(_0286_),
    .E(_0280_),
    .Q(_0294_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1300_ (
    .C(clk_i),
    .D(_0287_),
    .E(_0280_),
    .Q(_0295_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1301_ (
    .C(clk_i),
    .D(_0288_),
    .E(_0280_),
    .Q(_0296_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1302_ (
    .C(clk_i),
    .D(_0298_),
    .E(_0297_),
    .Q(_0299_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1303_ (
    .C(clk_i),
    .D(_0301_),
    .E(_0300_),
    .Q(\u_reg.aon_wkup_detector_cnt_th_5_wdata [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1304_ (
    .C(clk_i),
    .D(_0302_),
    .E(_0300_),
    .Q(\u_reg.aon_wkup_detector_cnt_th_5_wdata [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1305_ (
    .C(clk_i),
    .D(_0303_),
    .E(_0300_),
    .Q(\u_reg.aon_wkup_detector_cnt_th_5_wdata [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1306_ (
    .C(clk_i),
    .D(_0304_),
    .E(_0300_),
    .Q(\u_reg.aon_wkup_detector_cnt_th_5_wdata [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1307_ (
    .C(clk_i),
    .D(_0305_),
    .E(_0300_),
    .Q(\u_reg.aon_wkup_detector_cnt_th_5_wdata [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1308_ (
    .C(clk_i),
    .D(_0306_),
    .E(_0300_),
    .Q(\u_reg.aon_wkup_detector_cnt_th_5_wdata [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1309_ (
    .C(clk_i),
    .D(_0307_),
    .E(_0300_),
    .Q(\u_reg.aon_wkup_detector_cnt_th_5_wdata [6]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1310_ (
    .C(clk_i),
    .D(_0308_),
    .E(_0300_),
    .Q(\u_reg.aon_wkup_detector_cnt_th_5_wdata [7]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1311_ (
    .C(clk_i),
    .D(_0310_),
    .E(_0309_),
    .Q(_0311_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1312_ (
    .C(clk_i),
    .D(_0313_),
    .E(_0312_),
    .Q(\u_reg.aon_wkup_detector_cnt_th_6_wdata [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1313_ (
    .C(clk_i),
    .D(_0314_),
    .E(_0312_),
    .Q(\u_reg.aon_wkup_detector_cnt_th_6_wdata [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1314_ (
    .C(clk_i),
    .D(_0315_),
    .E(_0312_),
    .Q(\u_reg.aon_wkup_detector_cnt_th_6_wdata [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1315_ (
    .C(clk_i),
    .D(_0316_),
    .E(_0312_),
    .Q(\u_reg.aon_wkup_detector_cnt_th_6_wdata [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1316_ (
    .C(clk_i),
    .D(_0317_),
    .E(_0312_),
    .Q(\u_reg.aon_wkup_detector_cnt_th_6_wdata [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1317_ (
    .C(clk_i),
    .D(_0318_),
    .E(_0312_),
    .Q(\u_reg.aon_wkup_detector_cnt_th_6_wdata [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1318_ (
    .C(clk_i),
    .D(_0319_),
    .E(_0312_),
    .Q(\u_reg.aon_wkup_detector_cnt_th_6_wdata [6]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1319_ (
    .C(clk_i),
    .D(_0320_),
    .E(_0312_),
    .Q(\u_reg.aon_wkup_detector_cnt_th_6_wdata [7]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1320_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wkup_cause_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0321_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1321_ (
    .C(clk_aon_i),
    .D(_0321_),
    .E(1'b1),
    .Q(_0323_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1322_ (
    .C(clk_aon_i),
    .D(_0322_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_cause_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1323_ (
    .C(clk_aon_i),
    .D(_0323_),
    .E(1'b1),
    .Q(_0401_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1324_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wkup_detector_cnt_th_7_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0324_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1325_ (
    .C(clk_aon_i),
    .D(_0324_),
    .E(1'b1),
    .Q(_0326_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1326_ (
    .C(clk_aon_i),
    .D(_0325_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_cnt_th_7_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1327_ (
    .C(clk_aon_i),
    .D(_0326_),
    .E(1'b1),
    .Q(_0402_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1328_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wkup_detector_cnt_th_6_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0327_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1329_ (
    .C(clk_aon_i),
    .D(_0327_),
    .E(1'b1),
    .Q(_0329_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1330_ (
    .C(clk_aon_i),
    .D(_0328_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_cnt_th_6_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1331_ (
    .C(clk_aon_i),
    .D(_0329_),
    .E(1'b1),
    .Q(_0403_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1332_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wkup_detector_cnt_th_5_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0330_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1333_ (
    .C(clk_aon_i),
    .D(_0330_),
    .E(1'b1),
    .Q(_0332_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1334_ (
    .C(clk_aon_i),
    .D(_0331_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_cnt_th_5_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1335_ (
    .C(clk_aon_i),
    .D(_0332_),
    .E(1'b1),
    .Q(_0404_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1336_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wkup_detector_cnt_th_4_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0333_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1337_ (
    .C(clk_aon_i),
    .D(_0333_),
    .E(1'b1),
    .Q(_0335_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1338_ (
    .C(clk_aon_i),
    .D(_0334_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_cnt_th_4_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1339_ (
    .C(clk_aon_i),
    .D(_0335_),
    .E(1'b1),
    .Q(_0405_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1340_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wkup_detector_cnt_th_3_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0336_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1341_ (
    .C(clk_aon_i),
    .D(_0336_),
    .E(1'b1),
    .Q(_0338_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1342_ (
    .C(clk_aon_i),
    .D(_0337_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_cnt_th_3_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1343_ (
    .C(clk_aon_i),
    .D(_0338_),
    .E(1'b1),
    .Q(_0406_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1344_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wkup_detector_cnt_th_2_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0339_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1345_ (
    .C(clk_aon_i),
    .D(_0339_),
    .E(1'b1),
    .Q(_0341_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1346_ (
    .C(clk_aon_i),
    .D(_0340_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_cnt_th_2_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1347_ (
    .C(clk_aon_i),
    .D(_0341_),
    .E(1'b1),
    .Q(_0407_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1348_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wkup_detector_cnt_th_1_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0342_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1349_ (
    .C(clk_aon_i),
    .D(_0342_),
    .E(1'b1),
    .Q(_0344_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1350_ (
    .C(clk_aon_i),
    .D(_0343_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_cnt_th_1_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1351_ (
    .C(clk_aon_i),
    .D(_0344_),
    .E(1'b1),
    .Q(_0408_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1352_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wkup_detector_cnt_th_0_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0345_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1353_ (
    .C(clk_aon_i),
    .D(_0345_),
    .E(1'b1),
    .Q(_0347_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1354_ (
    .C(clk_aon_i),
    .D(_0346_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_cnt_th_0_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1355_ (
    .C(clk_aon_i),
    .D(_0347_),
    .E(1'b1),
    .Q(_0409_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1356_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wkup_detector_7_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0348_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1357_ (
    .C(clk_aon_i),
    .D(_0348_),
    .E(1'b1),
    .Q(_0350_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1358_ (
    .C(clk_aon_i),
    .D(_0349_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_7_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1359_ (
    .C(clk_aon_i),
    .D(_0350_),
    .E(1'b1),
    .Q(_0410_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1360_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wkup_detector_6_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0351_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1361_ (
    .C(clk_aon_i),
    .D(_0351_),
    .E(1'b1),
    .Q(_0353_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1362_ (
    .C(clk_aon_i),
    .D(_0352_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_6_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1363_ (
    .C(clk_aon_i),
    .D(_0353_),
    .E(1'b1),
    .Q(_0411_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1364_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wkup_detector_5_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0354_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1365_ (
    .C(clk_aon_i),
    .D(_0354_),
    .E(1'b1),
    .Q(_0356_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1366_ (
    .C(clk_aon_i),
    .D(_0355_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_5_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1367_ (
    .C(clk_aon_i),
    .D(_0356_),
    .E(1'b1),
    .Q(_0412_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1368_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wkup_detector_4_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0357_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1369_ (
    .C(clk_aon_i),
    .D(_0357_),
    .E(1'b1),
    .Q(_0359_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1370_ (
    .C(clk_aon_i),
    .D(_0358_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_4_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1371_ (
    .C(clk_aon_i),
    .D(_0359_),
    .E(1'b1),
    .Q(_0413_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1372_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wkup_detector_3_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0360_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1373_ (
    .C(clk_aon_i),
    .D(_0360_),
    .E(1'b1),
    .Q(_0362_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1374_ (
    .C(clk_aon_i),
    .D(_0361_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_3_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1375_ (
    .C(clk_aon_i),
    .D(_0362_),
    .E(1'b1),
    .Q(_0414_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1376_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wkup_detector_2_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0363_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1377_ (
    .C(clk_aon_i),
    .D(_0363_),
    .E(1'b1),
    .Q(_0365_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1378_ (
    .C(clk_aon_i),
    .D(_0364_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_2_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1379_ (
    .C(clk_aon_i),
    .D(_0365_),
    .E(1'b1),
    .Q(_0415_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1380_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wkup_detector_1_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0366_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1381_ (
    .C(clk_aon_i),
    .D(_0366_),
    .E(1'b1),
    .Q(_0368_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1382_ (
    .C(clk_aon_i),
    .D(_0367_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_1_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1383_ (
    .C(clk_aon_i),
    .D(_0368_),
    .E(1'b1),
    .Q(_0416_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1384_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wkup_detector_0_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0369_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1385_ (
    .C(clk_aon_i),
    .D(_0369_),
    .E(1'b1),
    .Q(_0371_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1386_ (
    .C(clk_aon_i),
    .D(_0370_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_0_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1387_ (
    .C(clk_aon_i),
    .D(_0371_),
    .E(1'b1),
    .Q(_0417_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1388_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wkup_detector_en_7_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0372_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1389_ (
    .C(clk_aon_i),
    .D(_0372_),
    .E(1'b1),
    .Q(_0374_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1390_ (
    .C(clk_aon_i),
    .D(_0373_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_en_7_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1391_ (
    .C(clk_aon_i),
    .D(_0374_),
    .E(1'b1),
    .Q(_0418_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1392_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wkup_detector_en_6_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0375_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1393_ (
    .C(clk_aon_i),
    .D(_0375_),
    .E(1'b1),
    .Q(_0377_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1394_ (
    .C(clk_aon_i),
    .D(_0376_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_en_6_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1395_ (
    .C(clk_aon_i),
    .D(_0377_),
    .E(1'b1),
    .Q(_0419_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1396_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wkup_detector_en_5_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0378_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1397_ (
    .C(clk_aon_i),
    .D(_0378_),
    .E(1'b1),
    .Q(_0380_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1398_ (
    .C(clk_aon_i),
    .D(_0379_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_en_5_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1399_ (
    .C(clk_aon_i),
    .D(_0380_),
    .E(1'b1),
    .Q(_0420_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1400_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wkup_detector_en_4_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0381_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1401_ (
    .C(clk_aon_i),
    .D(_0381_),
    .E(1'b1),
    .Q(_0383_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1402_ (
    .C(clk_aon_i),
    .D(_0382_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_en_4_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1403_ (
    .C(clk_aon_i),
    .D(_0383_),
    .E(1'b1),
    .Q(_0421_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1404_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wkup_detector_en_3_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0384_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1405_ (
    .C(clk_aon_i),
    .D(_0384_),
    .E(1'b1),
    .Q(_0386_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1406_ (
    .C(clk_aon_i),
    .D(_0385_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_en_3_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1407_ (
    .C(clk_aon_i),
    .D(_0386_),
    .E(1'b1),
    .Q(_0422_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1408_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wkup_detector_en_2_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0387_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1409_ (
    .C(clk_aon_i),
    .D(_0387_),
    .E(1'b1),
    .Q(_0389_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1410_ (
    .C(clk_aon_i),
    .D(_0388_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_en_2_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1411_ (
    .C(clk_aon_i),
    .D(_0389_),
    .E(1'b1),
    .Q(_0423_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1412_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wkup_detector_en_1_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0390_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1413_ (
    .C(clk_aon_i),
    .D(_0390_),
    .E(1'b1),
    .Q(_0392_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1414_ (
    .C(clk_aon_i),
    .D(_0391_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_en_1_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1415_ (
    .C(clk_aon_i),
    .D(_0392_),
    .E(1'b1),
    .Q(_0424_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1416_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wkup_detector_en_0_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0393_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1417_ (
    .C(clk_aon_i),
    .D(_0393_),
    .E(1'b1),
    .Q(_0395_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1418_ (
    .C(clk_aon_i),
    .D(_0394_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_en_0_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1419_ (
    .C(clk_aon_i),
    .D(_0395_),
    .E(1'b1),
    .Q(_0425_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1420_ (
    .C(clk_aon_i),
    .D(_0396_),
    .E(1'b1),
    .Q(_0397_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1421_ (
    .C(clk_aon_i),
    .D(_0397_),
    .E(1'b1),
    .Q(_0426_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1422_ (
    .C(clk_aon_i),
    .D(_0398_),
    .E(1'b1),
    .Q(\u_reg.u_aon_tgl.req_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1423_ (
    .C(clk_aon_i),
    .D(\u_reg.u_aon_tgl.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0396_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1424_ (
    .C(clk_aon_i),
    .D(\u_usbdev_aon_wake.gen_filters[0].u_filter.filter_i ),
    .E(1'b1),
    .Q(_0427_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1425_ (
    .C(clk_aon_i),
    .D(\u_usbdev_aon_wake.gen_filters[1].u_filter.filter_i ),
    .E(1'b1),
    .Q(_0428_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1426_ (
    .C(clk_aon_i),
    .D(\u_usbdev_aon_wake.gen_filters[2].u_filter.filter_i ),
    .E(1'b1),
    .Q(_0429_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1427_ (
    .C(clk_aon_i),
    .D(\u_usbdev_aon_wake.filter_activity.filter_i ),
    .E(1'b1),
    .Q(_0399_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1428_ (
    .C(clk_aon_i),
    .D(_0399_),
    .E(1'b1),
    .Q(_0400_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1429_ (
    .C(clk_aon_i),
    .D(_0400_),
    .E(1'b1),
    .Q(_0430_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1430_ (
    .C(clk_i),
    .D(_0432_),
    .E(_0431_),
    .Q(_0433_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1431_ (
    .C(clk_i),
    .D(1'b1),
    .E(\u_reg.intg_err ),
    .Q(_0434_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1432_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.mio_pad_attr_23_we ),
    .Q(\mio_attr_o[23].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1433_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.mio_pad_attr_23_we ),
    .Q(\mio_attr_o[23].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1434_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.mio_pad_attr_23_we ),
    .Q(\mio_attr_o[23].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1435_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.mio_pad_attr_23_we ),
    .Q(\mio_attr_o[23].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1436_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.mio_pad_attr_23_we ),
    .Q(\mio_attr_o[23].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1437_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.mio_pad_attr_23_we ),
    .Q(\mio_attr_o[23].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1438_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.mio_pad_attr_24_we ),
    .Q(\mio_attr_o[24].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1439_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.mio_pad_attr_24_we ),
    .Q(\mio_attr_o[24].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1440_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.mio_pad_attr_24_we ),
    .Q(\mio_attr_o[24].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1441_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.mio_pad_attr_24_we ),
    .Q(\mio_attr_o[24].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1442_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.mio_pad_attr_24_we ),
    .Q(\mio_attr_o[24].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1443_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.mio_pad_attr_24_we ),
    .Q(\mio_attr_o[24].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1444_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.mio_pad_attr_25_we ),
    .Q(\mio_attr_o[25].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1445_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.mio_pad_attr_25_we ),
    .Q(\mio_attr_o[25].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1446_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.mio_pad_attr_25_we ),
    .Q(\mio_attr_o[25].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1447_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.mio_pad_attr_25_we ),
    .Q(\mio_attr_o[25].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1448_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.mio_pad_attr_25_we ),
    .Q(\mio_attr_o[25].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1449_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.mio_pad_attr_25_we ),
    .Q(\mio_attr_o[25].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1450_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.mio_pad_attr_26_we ),
    .Q(\mio_attr_o[26].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1451_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.mio_pad_attr_26_we ),
    .Q(\mio_attr_o[26].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1452_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.mio_pad_attr_26_we ),
    .Q(\mio_attr_o[26].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1453_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.mio_pad_attr_26_we ),
    .Q(\mio_attr_o[26].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1454_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.mio_pad_attr_26_we ),
    .Q(\mio_attr_o[26].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1455_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.mio_pad_attr_26_we ),
    .Q(\mio_attr_o[26].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1456_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.mio_pad_attr_27_we ),
    .Q(\mio_attr_o[27].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1457_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.mio_pad_attr_27_we ),
    .Q(\mio_attr_o[27].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1458_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.mio_pad_attr_27_we ),
    .Q(\mio_attr_o[27].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1459_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.mio_pad_attr_27_we ),
    .Q(\mio_attr_o[27].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1460_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.mio_pad_attr_27_we ),
    .Q(\mio_attr_o[27].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1461_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.mio_pad_attr_27_we ),
    .Q(\mio_attr_o[27].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1462_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.mio_pad_attr_28_we ),
    .Q(\mio_attr_o[28].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1463_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.mio_pad_attr_28_we ),
    .Q(\mio_attr_o[28].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1464_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.mio_pad_attr_28_we ),
    .Q(\mio_attr_o[28].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1465_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.mio_pad_attr_28_we ),
    .Q(\mio_attr_o[28].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1466_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.mio_pad_attr_28_we ),
    .Q(\mio_attr_o[28].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1467_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.mio_pad_attr_28_we ),
    .Q(\mio_attr_o[28].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1468_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.mio_pad_attr_29_we ),
    .Q(\mio_attr_o[29].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1469_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.mio_pad_attr_29_we ),
    .Q(\mio_attr_o[29].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1470_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.mio_pad_attr_29_we ),
    .Q(\mio_attr_o[29].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1471_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.mio_pad_attr_29_we ),
    .Q(\mio_attr_o[29].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1472_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.mio_pad_attr_29_we ),
    .Q(\mio_attr_o[29].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1473_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.mio_pad_attr_29_we ),
    .Q(\mio_attr_o[29].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1474_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.mio_pad_attr_30_we ),
    .Q(\mio_attr_o[30].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1475_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.mio_pad_attr_30_we ),
    .Q(\mio_attr_o[30].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1476_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.mio_pad_attr_30_we ),
    .Q(\mio_attr_o[30].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1477_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.mio_pad_attr_30_we ),
    .Q(\mio_attr_o[30].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1478_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.mio_pad_attr_30_we ),
    .Q(\mio_attr_o[30].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1479_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.mio_pad_attr_30_we ),
    .Q(\mio_attr_o[30].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1480_ (
    .C(clk_i),
    .D(_0435_),
    .E(1'b1),
    .Q(\alert_tx_o[0].alert_p ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1481_ (
    .C(clk_i),
    .D(_0436_),
    .E(1'b1),
    .Q(_0535_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1482_ (
    .C(clk_i),
    .D(_0437_),
    .E(1'b1),
    .Q(_0536_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1483_ (
    .C(clk_i),
    .D(_0438_),
    .E(1'b1),
    .Q(_0537_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1484_ (
    .C(clk_i),
    .D(_0439_),
    .E(1'b1),
    .Q(_0440_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1485_ (
    .C(clk_i),
    .D(_0440_),
    .E(1'b1),
    .Q(_0442_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1486_ (
    .C(clk_i),
    .D(\alert_rx_i[0].ping_p ),
    .E(1'b1),
    .Q(_0441_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1487_ (
    .C(clk_i),
    .D(_0441_),
    .E(1'b1),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1488_ (
    .C(clk_i),
    .D(_0442_),
    .E(1'b1),
    .Q(_0538_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1489_ (
    .C(clk_i),
    .D(\gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd ),
    .E(1'b1),
    .Q(_0539_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1490_ (
    .C(clk_i),
    .D(_0443_),
    .E(1'b1),
    .Q(_0444_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1491_ (
    .C(clk_i),
    .D(_0444_),
    .E(1'b1),
    .Q(_0446_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1492_ (
    .C(clk_i),
    .D(\alert_rx_i[0].ack_p ),
    .E(1'b1),
    .Q(_0445_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1493_ (
    .C(clk_i),
    .D(_0445_),
    .E(1'b1),
    .Q(_0447_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1494_ (
    .C(clk_i),
    .D(\gen_alert_tx[0].u_prim_alert_sender.ack_level ),
    .E(1'b1),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.level_q ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1495_ (
    .C(clk_i),
    .D(_0446_),
    .E(1'b1),
    .Q(_0540_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1496_ (
    .C(clk_i),
    .D(_0447_),
    .E(1'b1),
    .Q(_0541_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1497_ (
    .C(clk_i),
    .D(\u_reg.u_wkup_cause_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0448_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1498_ (
    .C(clk_i),
    .D(_0448_),
    .E(1'b1),
    .Q(_0542_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1499_ (
    .C(clk_i),
    .D(_0449_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_cause_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1500_ (
    .C(clk_i),
    .D(_0450_),
    .E(1'b1),
    .Q(_0543_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1501_ (
    .C(clk_i),
    .D(\u_reg.u_wkup_detector_cnt_th_7_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0451_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1502_ (
    .C(clk_i),
    .D(_0451_),
    .E(1'b1),
    .Q(_0544_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1503_ (
    .C(clk_i),
    .D(_0452_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_cnt_th_7_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1504_ (
    .C(clk_i),
    .D(_0453_),
    .E(1'b1),
    .Q(_0545_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1505_ (
    .C(clk_i),
    .D(\u_reg.u_wkup_detector_cnt_th_6_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0454_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1506_ (
    .C(clk_i),
    .D(_0454_),
    .E(1'b1),
    .Q(_0546_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1507_ (
    .C(clk_i),
    .D(_0455_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_cnt_th_6_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1508_ (
    .C(clk_i),
    .D(_0456_),
    .E(1'b1),
    .Q(_0547_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1509_ (
    .C(clk_i),
    .D(\u_reg.u_wkup_detector_cnt_th_5_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0457_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1510_ (
    .C(clk_i),
    .D(_0457_),
    .E(1'b1),
    .Q(_0548_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1511_ (
    .C(clk_i),
    .D(_0458_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_cnt_th_5_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1512_ (
    .C(clk_i),
    .D(_0459_),
    .E(1'b1),
    .Q(_0549_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1513_ (
    .C(clk_i),
    .D(\u_reg.u_wkup_detector_cnt_th_4_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0460_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1514_ (
    .C(clk_i),
    .D(_0460_),
    .E(1'b1),
    .Q(_0550_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1515_ (
    .C(clk_i),
    .D(_0461_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_cnt_th_4_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1516_ (
    .C(clk_i),
    .D(_0462_),
    .E(1'b1),
    .Q(_0551_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1517_ (
    .C(clk_i),
    .D(\u_reg.u_wkup_detector_cnt_th_3_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0463_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1518_ (
    .C(clk_i),
    .D(_0463_),
    .E(1'b1),
    .Q(_0552_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1519_ (
    .C(clk_i),
    .D(_0464_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_cnt_th_3_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1520_ (
    .C(clk_i),
    .D(_0465_),
    .E(1'b1),
    .Q(_0553_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1521_ (
    .C(clk_i),
    .D(\u_reg.u_wkup_detector_cnt_th_2_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0466_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1522_ (
    .C(clk_i),
    .D(_0466_),
    .E(1'b1),
    .Q(_0554_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1523_ (
    .C(clk_i),
    .D(_0467_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_cnt_th_2_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1524_ (
    .C(clk_i),
    .D(_0468_),
    .E(1'b1),
    .Q(_0555_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1525_ (
    .C(clk_i),
    .D(\u_reg.u_wkup_detector_cnt_th_1_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0469_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1526_ (
    .C(clk_i),
    .D(_0469_),
    .E(1'b1),
    .Q(_0556_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1527_ (
    .C(clk_i),
    .D(_0470_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_cnt_th_1_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1528_ (
    .C(clk_i),
    .D(_0471_),
    .E(1'b1),
    .Q(_0557_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1529_ (
    .C(clk_i),
    .D(\u_reg.u_wkup_detector_cnt_th_0_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0472_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1530_ (
    .C(clk_i),
    .D(_0472_),
    .E(1'b1),
    .Q(_0558_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1531_ (
    .C(clk_i),
    .D(_0473_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_cnt_th_0_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1532_ (
    .C(clk_i),
    .D(_0474_),
    .E(1'b1),
    .Q(_0559_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1533_ (
    .C(clk_i),
    .D(\u_reg.u_wkup_detector_7_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0475_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1534_ (
    .C(clk_i),
    .D(_0475_),
    .E(1'b1),
    .Q(_0560_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1535_ (
    .C(clk_i),
    .D(_0476_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_7_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1536_ (
    .C(clk_i),
    .D(_0477_),
    .E(1'b1),
    .Q(_0561_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1537_ (
    .C(clk_i),
    .D(\u_reg.u_wkup_detector_6_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0478_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1538_ (
    .C(clk_i),
    .D(_0478_),
    .E(1'b1),
    .Q(_0562_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1539_ (
    .C(clk_i),
    .D(_0479_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_6_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1540_ (
    .C(clk_i),
    .D(_0480_),
    .E(1'b1),
    .Q(_0563_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1541_ (
    .C(clk_i),
    .D(\u_reg.u_wkup_detector_5_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0481_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1542_ (
    .C(clk_i),
    .D(_0481_),
    .E(1'b1),
    .Q(_0564_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1543_ (
    .C(clk_i),
    .D(_0482_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_5_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1544_ (
    .C(clk_i),
    .D(_0483_),
    .E(1'b1),
    .Q(_0565_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1545_ (
    .C(clk_i),
    .D(\u_reg.u_wkup_detector_4_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0484_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1546_ (
    .C(clk_i),
    .D(_0484_),
    .E(1'b1),
    .Q(_0566_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1547_ (
    .C(clk_i),
    .D(_0485_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_4_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1548_ (
    .C(clk_i),
    .D(_0486_),
    .E(1'b1),
    .Q(_0567_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1549_ (
    .C(clk_i),
    .D(\u_reg.u_wkup_detector_3_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0487_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1550_ (
    .C(clk_i),
    .D(_0487_),
    .E(1'b1),
    .Q(_0568_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1551_ (
    .C(clk_i),
    .D(_0488_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_3_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1552_ (
    .C(clk_i),
    .D(_0489_),
    .E(1'b1),
    .Q(_0569_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1553_ (
    .C(clk_i),
    .D(\u_reg.u_wkup_detector_2_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0490_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1554_ (
    .C(clk_i),
    .D(_0490_),
    .E(1'b1),
    .Q(_0570_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1555_ (
    .C(clk_i),
    .D(_0491_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_2_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1556_ (
    .C(clk_i),
    .D(_0492_),
    .E(1'b1),
    .Q(_0571_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1557_ (
    .C(clk_i),
    .D(\u_reg.u_wkup_detector_1_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0493_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1558_ (
    .C(clk_i),
    .D(_0493_),
    .E(1'b1),
    .Q(_0572_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1559_ (
    .C(clk_i),
    .D(_0494_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_1_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1560_ (
    .C(clk_i),
    .D(_0495_),
    .E(1'b1),
    .Q(_0573_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1561_ (
    .C(clk_i),
    .D(\u_reg.u_wkup_detector_0_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0496_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1562_ (
    .C(clk_i),
    .D(_0496_),
    .E(1'b1),
    .Q(_0574_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1563_ (
    .C(clk_i),
    .D(_0497_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_0_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1564_ (
    .C(clk_i),
    .D(_0498_),
    .E(1'b1),
    .Q(_0575_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1565_ (
    .C(clk_i),
    .D(\u_reg.u_wkup_detector_en_7_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0499_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1566_ (
    .C(clk_i),
    .D(_0499_),
    .E(1'b1),
    .Q(_0576_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1567_ (
    .C(clk_i),
    .D(_0500_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_en_7_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1568_ (
    .C(clk_i),
    .D(_0501_),
    .E(1'b1),
    .Q(_0577_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1569_ (
    .C(clk_i),
    .D(\u_reg.u_wkup_detector_en_6_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0502_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1570_ (
    .C(clk_i),
    .D(_0502_),
    .E(1'b1),
    .Q(_0578_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1571_ (
    .C(clk_i),
    .D(_0503_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_en_6_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1572_ (
    .C(clk_i),
    .D(_0504_),
    .E(1'b1),
    .Q(_0579_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1573_ (
    .C(clk_i),
    .D(\u_reg.u_wkup_detector_en_5_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0505_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1574_ (
    .C(clk_i),
    .D(_0505_),
    .E(1'b1),
    .Q(_0580_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1575_ (
    .C(clk_i),
    .D(_0506_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_en_5_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1576_ (
    .C(clk_i),
    .D(_0507_),
    .E(1'b1),
    .Q(_0581_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1577_ (
    .C(clk_i),
    .D(\u_reg.u_wkup_detector_en_4_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0508_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1578_ (
    .C(clk_i),
    .D(_0508_),
    .E(1'b1),
    .Q(_0582_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1579_ (
    .C(clk_i),
    .D(_0509_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_en_4_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1580_ (
    .C(clk_i),
    .D(_0510_),
    .E(1'b1),
    .Q(_0583_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1581_ (
    .C(clk_i),
    .D(\u_reg.u_wkup_detector_en_3_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0511_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1582_ (
    .C(clk_i),
    .D(_0511_),
    .E(1'b1),
    .Q(_0584_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1583_ (
    .C(clk_i),
    .D(_0512_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_en_3_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1584_ (
    .C(clk_i),
    .D(_0513_),
    .E(1'b1),
    .Q(_0585_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1585_ (
    .C(clk_i),
    .D(\u_reg.u_wkup_detector_en_2_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0514_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1586_ (
    .C(clk_i),
    .D(_0514_),
    .E(1'b1),
    .Q(_0586_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1587_ (
    .C(clk_i),
    .D(_0515_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_en_2_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1588_ (
    .C(clk_i),
    .D(_0516_),
    .E(1'b1),
    .Q(_0587_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1589_ (
    .C(clk_i),
    .D(\u_reg.u_wkup_detector_en_1_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0517_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1590_ (
    .C(clk_i),
    .D(_0517_),
    .E(1'b1),
    .Q(_0588_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1591_ (
    .C(clk_i),
    .D(_0518_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_en_1_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1592_ (
    .C(clk_i),
    .D(_0519_),
    .E(1'b1),
    .Q(_0589_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1593_ (
    .C(clk_i),
    .D(\u_reg.u_wkup_detector_en_0_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0520_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1594_ (
    .C(clk_i),
    .D(_0520_),
    .E(1'b1),
    .Q(_0590_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1595_ (
    .C(clk_i),
    .D(_0521_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_detector_en_0_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1596_ (
    .C(clk_i),
    .D(_0522_),
    .E(1'b1),
    .Q(_0591_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1597_ (
    .C(clk_i),
    .D(_0523_),
    .E(1'b1),
    .Q(_0592_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1598_ (
    .C(clk_i),
    .D(_0524_),
    .E(1'b1),
    .Q(\u_reg.u_aon_tgl.ack_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1599_ (
    .C(clk_i),
    .D(\u_reg.u_aon_tgl.req_sync.d_i ),
    .E(1'b1),
    .Q(_0525_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1600_ (
    .C(clk_i),
    .D(_0525_),
    .E(1'b1),
    .Q(_0523_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1601_ (
    .C(clk_i),
    .D(_0526_),
    .E(1'b1),
    .Q(\dft_strap_test_o.valid ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1602_ (
    .C(clk_i),
    .D(_0527_),
    .E(1'b1),
    .Q(_0593_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1603_ (
    .C(clk_i),
    .D(_0528_),
    .E(1'b1),
    .Q(_0594_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1604_ (
    .C(clk_i),
    .D(_0529_),
    .E(1'b1),
    .Q(_0595_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1605_ (
    .C(clk_i),
    .D(_0530_),
    .E(1'b1),
    .Q(_0596_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1606_ (
    .C(clk_i),
    .D(_0531_),
    .E(1'b1),
    .Q(_0527_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1607_ (
    .C(clk_i),
    .D(_0532_),
    .E(1'b1),
    .Q(_0528_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1608_ (
    .C(clk_i),
    .D(_0533_),
    .E(1'b1),
    .Q(_0529_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1609_ (
    .C(clk_i),
    .D(_0534_),
    .E(1'b1),
    .Q(_0530_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1610_ (
    .C(clk_i),
    .D(mio_in_i[0]),
    .E(\u_pinmux_strap_sampling.lc_strap_sample_en ),
    .Q(\u_pinmux_strap_sampling.tap_strap [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1611_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.mio_pad_attr_31_we ),
    .Q(\mio_attr_o[31].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1612_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.mio_pad_attr_31_we ),
    .Q(\mio_attr_o[31].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1613_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.mio_pad_attr_31_we ),
    .Q(\mio_attr_o[31].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1614_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.mio_pad_attr_31_we ),
    .Q(\mio_attr_o[31].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1615_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.mio_pad_attr_31_we ),
    .Q(\mio_attr_o[31].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1616_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.mio_pad_attr_31_we ),
    .Q(\mio_attr_o[31].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1617_ (
    .C(clk_aon_i),
    .D(\u_usbdev_aon_wake.gen_filters[2].u_filter.filter_i ),
    .E(\u_usbdev_aon_wake.gen_filters[2].u_filter.update_stored_value ),
    .Q(\u_usbdev_aon_wake.gen_filters[2].u_filter.filter_o ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1618_ (
    .C(clk_i),
    .D(\tl_i.a_data [0]),
    .E(\u_reg.dio_pad_attr_15_we ),
    .Q(\dio_attr_o[15].invert ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1619_ (
    .C(clk_i),
    .D(\tl_i.a_data [1]),
    .E(\u_reg.dio_pad_attr_15_we ),
    .Q(\dio_attr_o[15].virt_od_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1620_ (
    .C(clk_i),
    .D(\tl_i.a_data [2]),
    .E(\u_reg.dio_pad_attr_15_we ),
    .Q(\dio_attr_o[15].pull_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1621_ (
    .C(clk_i),
    .D(\tl_i.a_data [3]),
    .E(\u_reg.dio_pad_attr_15_we ),
    .Q(\dio_attr_o[15].pull_select ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1622_ (
    .C(clk_i),
    .D(\tl_i.a_data [4]),
    .E(\u_reg.dio_pad_attr_15_we ),
    .Q(\dio_attr_o[15].keep_en ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1623_ (
    .C(clk_i),
    .D(\tl_i.a_data [9]),
    .E(\u_reg.dio_pad_attr_15_we ),
    .Q(\dio_attr_o[15].drive_strength [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1624_ (
    .C(clk_i),
    .D(_0597_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_opcode [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1625_ (
    .C(clk_i),
    .D(_0598_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_error ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1626_ (
    .C(clk_i),
    .D(_0599_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1627_ (
    .C(clk_i),
    .D(_0600_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1628_ (
    .C(clk_i),
    .D(_0601_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1629_ (
    .C(clk_i),
    .D(_0602_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1630_ (
    .C(clk_i),
    .D(_0603_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1631_ (
    .C(clk_i),
    .D(_0604_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1632_ (
    .C(clk_i),
    .D(_0605_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [6]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1633_ (
    .C(clk_i),
    .D(_0606_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [7]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1634_ (
    .C(clk_i),
    .D(_0607_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [9]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1635_ (
    .C(clk_i),
    .D(_0608_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [31]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1636_ (
    .C(clk_i),
    .D(\tl_i.a_source [0]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1637_ (
    .C(clk_i),
    .D(\tl_i.a_source [1]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1638_ (
    .C(clk_i),
    .D(\tl_i.a_source [2]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1639_ (
    .C(clk_i),
    .D(\tl_i.a_source [3]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1640_ (
    .C(clk_i),
    .D(\tl_i.a_source [4]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1641_ (
    .C(clk_i),
    .D(\tl_i.a_source [5]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1642_ (
    .C(clk_i),
    .D(\tl_i.a_source [6]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [6]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1643_ (
    .C(clk_i),
    .D(\tl_i.a_source [7]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [7]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1644_ (
    .C(clk_i),
    .D(\tl_i.a_size [0]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_size [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1645_ (
    .C(clk_i),
    .D(\tl_i.a_size [1]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_size [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  assign _0609_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [24], \tl_i.a_mask [1], \tl_i.a_user.cmd_intg [3], \tl_i.a_address [20], \tl_i.a_address [8], \tl_i.a_address [14] };
  assign _0610_ = 4'b0100 >> { \tl_i.a_address [2], \tl_i.a_address [3] };
  assign _0611_ = 16'b1001011001101001 >> { \tl_i.a_address [2], \tl_i.a_address [3], \tl_i.a_address [28], \tl_i.a_opcode [1] };
  assign _0612_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_address [13:12], \tl_i.a_address [29], \tl_i.a_user.instr_type [2], _0611_, _0609_ };
  assign _0613_ = 8'b10010110 >> { \tl_i.a_address [18], \tl_i.a_address [19], _0612_ };
  assign _0614_ = 32'd2523490710 >> { \tl_i.a_address [14], \tl_i.a_opcode [0], \tl_i.a_address [16], \tl_i.a_address [17], \tl_i.a_address [11] };
  assign _0615_ = 32'd2523490710 >> { \tl_i.a_address [20], \tl_i.a_address [1], \tl_i.a_user.instr_type [1], \tl_i.a_address [23], \tl_i.a_user.instr_type [0] };
  assign _0616_ = 4'b0110 >> { \tl_i.a_address [6], \tl_i.a_address [7] };
  assign _0617_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [22], \tl_i.a_user.cmd_intg [6], \tl_i.a_address [27], _0616_, _0615_, _0614_ };
  assign _0618_ = 32'd2523490710 >> { \tl_i.a_address [25], \tl_i.a_address [4], \tl_i.a_user.instr_type [3], \tl_i.a_address [30], \tl_i.a_address [26] };
  assign _0619_ = 4'b0100 >> \tl_i.a_address [5:4];
  assign _0620_ = 4'b0100 >> { \tl_i.a_address [4], \tl_i.a_address [5] };
  assign _0621_ = 4'b1000 >> { \tl_i.a_address [4], \tl_i.a_address [5] };
  assign _0622_ = 4'b0001 >> { \tl_i.a_address [4], \tl_i.a_address [5] };
  assign _0623_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [4], \tl_i.a_address [5], \tl_i.a_address [1], \tl_i.a_user.cmd_intg [0], \tl_i.a_address [0], _0616_ };
  assign _0624_ = 16'b0110100110010110 >> { \tl_i.a_opcode [0], \tl_i.a_opcode [2], _0611_, _0623_ };
  assign _0625_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_user.instr_type [1], \tl_i.a_address [30], \tl_i.a_user.instr_type [3], \tl_i.a_mask [3], \tl_i.a_address [29], \tl_i.a_user.instr_type [0] };
  assign _0626_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_mask [2], \tl_i.a_mask [0], \tl_i.a_mask [1], _0625_, \tl_i.a_address [31], \tl_i.a_user.instr_type [2] };
  assign _0627_ = 4'b1000 >> \tl_i.a_address [9:8];
  assign _0628_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_user.cmd_intg [1], \tl_i.a_address [13], \tl_i.a_address [9:8], \tl_i.a_address [28], \tl_i.a_address [12] };
  assign _0629_ = 4'b1001 >> { _0628_, _0614_ };
  assign _0630_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [25], \tl_i.a_address [16], \tl_i.a_address [6], \tl_i.a_address [2], \tl_i.a_user.instr_type [0], \tl_i.a_user.instr_type [3] };
  assign _0631_ = 16'b0110100110010110 >> { \tl_i.a_address [31], \tl_i.a_user.instr_type [2], \tl_i.a_user.cmd_intg [4], \tl_i.a_address [12] };
  assign _0632_ = 16'b1001011001101001 >> { \tl_i.a_address [24], \tl_i.a_address [15], \tl_i.a_address [27], \tl_i.a_address [5] };
  assign _0633_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_address [18], \tl_i.a_address [22:21], \tl_i.a_address [28], \tl_i.a_address [9], \tl_i.a_opcode [2] };
  assign _0634_ = 32'd1771476585 >> { \tl_i.a_mask [2], _0630_, _0631_, _0633_, _0632_ };
  assign _0635_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [1], \tl_i.a_data [10], \tl_i.a_data [20], \tl_i.a_data [7], \tl_i.a_data [31], \tl_i.a_data [28] };
  assign _0636_ = 32'd2523490710 >> { \tl_i.a_user.data_intg [6], \tl_i.a_data [12], _0635_, \tl_i.a_data [2], \tl_i.a_data [8] };
  assign _0637_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_data [13], \tl_i.a_data [3], \tl_i.a_data [9], \tl_i.a_data [22], \tl_i.a_data [1], \tl_i.a_data [12] };
  assign _0638_ = 32'd1771476585 >> { \tl_i.a_data [0], \tl_i.a_data [5], \tl_i.a_user.data_intg [4], \tl_i.a_data [16], _0637_ };
  assign _0639_ = 32'd2523490710 >> { \tl_i.a_data [4], \tl_i.a_data [25], \tl_i.a_data [30], \tl_i.a_data [23], \tl_i.a_data [31] };
  assign _0640_ = 16'b1001011001101001 >> { \tl_i.a_data [18], \tl_i.a_data [13], \tl_i.a_data [26], \tl_i.a_data [2] };
  assign _0641_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [0], \tl_i.a_data [10], \tl_i.a_data [29], \tl_i.a_data [17], \tl_i.a_data [15], \tl_i.a_user.data_intg [0] };
  assign _0642_ = 32'd1771476585 >> { \tl_i.a_data [11], \tl_i.a_data [12], \tl_i.a_data [25], _0640_, _0641_ };
  assign _0643_ = 16'b1001011001101001 >> { \tl_i.a_address [31], \tl_i.a_address [19], \tl_i.a_address [0], \tl_i.a_address [10] };
  assign _0644_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_mask [3], \tl_i.a_address [17], \tl_i.a_address [7], \tl_i.a_address [3], \tl_i.a_user.cmd_intg [5], \tl_i.a_user.instr_type [1] };
  assign _0645_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [29], \tl_i.a_data [17], \tl_i.a_data [0], \tl_i.a_data [10:9], \tl_i.a_user.data_intg [3] };
  assign _0646_ = 32'd2523490710 >> { \tl_i.a_data [4], \tl_i.a_data [6], \tl_i.a_data [28], \tl_i.a_data [14], _0645_ };
  assign _0647_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_data [3], \tl_i.a_data [19], \tl_i.a_data [15], \tl_i.a_data [5], \tl_i.a_user.data_intg [2], \tl_i.a_data [30] };
  assign _0648_ = 32'd2523490710 >> { \tl_i.a_data [20], \tl_i.a_data [8], _0647_, \tl_i.a_data [18], \tl_i.a_data [1] };
  assign _0649_ = 32'd1771476585 >> { \tl_i.a_address [8], \tl_i.a_address [11], \tl_i.a_user.cmd_intg [2], \tl_i.a_opcode [1], _0633_ };
  assign _0650_ = 32'd1771476585 >> { \tl_i.a_address [29], \tl_i.a_address [30], \tl_i.a_mask [0], _0615_, _0649_ };
  assign _0651_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_data [19], \tl_i.a_data [6], \tl_i.a_data [15], \tl_i.a_data [20], \tl_i.a_data [17], \tl_i.a_data [27] };
  assign _0652_ = 32'd1771476585 >> { \tl_i.a_user.data_intg [1], \tl_i.a_data [21], \tl_i.a_data [28], \tl_i.a_data [26], _0651_ };
  assign _0653_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_data [24], \tl_i.a_data [6], \tl_i.a_user.data_intg [5], \tl_i.a_data [23], \tl_i.a_data [9], \tl_i.a_data [29] };
  assign _0654_ = 16'b0110100110010110 >> { \tl_i.a_data [3], \tl_i.a_data [19], _0640_, _0653_ };
  assign _0655_ = 32'd2523490710 >> { \tl_i.a_data [24], \tl_i.a_data [7], \tl_i.a_data [16], \tl_i.a_data [21], \tl_i.a_data [11] };
  assign _0656_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_address [13], \tl_i.a_address [26], _0632_, _0644_, \tl_i.a_address [29], \tl_i.a_user.instr_type [2] };
  assign _0657_ = 32'd4193677215 >> { _0650_, _0656_, _0643_, \tl_i.a_address [21], \tl_i.a_address [23] };
  assign _0658_ = 32'd4193677215 >> { _0654_, \tl_i.a_data [22], _0636_, \tl_i.a_data [27], \tl_i.a_data [14] };
  assign _0659_ = 64'b0000000101000000010000000000000101000000000000010000000101000000 >> { \tl_i.a_address [15], \tl_i.a_address [10], _0629_, _0626_, _0624_, _0658_ };
  assign _0660_ = 32'd20971520 >> { _0659_, _0618_, _0617_, _0613_, _0657_ };
  assign _0661_ = 32'd1761607680 >> { _0660_, _0634_, \tl_i.a_data [5], \tl_i.a_data [8], _0642_ };
  assign _0662_ = 16'b0001100000000000 >> { _0661_, _0655_, _0648_, _0646_ };
  assign \u_reg.intg_err  = 32'd2821368490 >> { _0662_, _0652_, _0639_, _0638_, \tl_i.a_valid  };
  assign _0663_ = 4'b1000 >> \tl_i.a_address [10:9];
  assign _0664_ = 16'b1111111000000000 >> { _0663_, \tl_i.a_address [6], \tl_i.a_address [7], \tl_i.a_address [8] };
  assign _0665_ = 16'b0001000000000000 >> { \tl_i.a_address [6], _0663_, \tl_i.a_address [7], \tl_i.a_address [8] };
  assign _0666_ = 16'b1000111100000000 >> { _0664_, _0665_, \tl_i.a_address [3], _0621_ };
  assign _0667_ = 4'b1000 >> { \tl_i.a_mask [2], \tl_i.a_mask [3] };
  assign _0668_ = 64'b0111111101111111111111111111111101010101000000000011111100000001 >> { \tl_i.a_size [1], \tl_i.a_mask [3], \tl_i.a_size [0], \tl_i.a_mask [1:0], \tl_i.a_mask [2] };
  assign \u_reg.u_reg_if.a_ack  = 4'b0100 >> { \tl_i.a_valid , \tl_o.d_valid  };
  assign _0669_ = 64'b1111111111110000111111111111000011111111111100000100010001000000 >> { \tl_i.a_size [1], \tl_i.a_mask [0], \tl_i.a_address [1:0], \u_reg.u_reg_if.a_ack , \tl_i.a_opcode [2] };
  assign _0670_ = 64'b1111000011110011111100001111001111110000111100110000000001010001 >> { \tl_i.a_address [0], \tl_i.a_size [0], \tl_i.a_mask [3], \tl_i.a_address [1], \tl_i.a_mask [2:1] };
  assign _0671_ = 32'd4289458947 >> { \tl_i.a_address [0], \tl_i.a_size [0], \tl_i.a_size [1], _0670_, \tl_i.a_mask [2] };
  assign _0672_ = 64'b0000000000000000000000000000011100000000000000000000000000000000 >> { \tl_i.a_valid , \tl_i.a_opcode [1], _0669_, _0671_, \tl_i.a_address [1], \tl_i.a_mask [1] };
  assign _0673_ = 16'b0011110100000000 >> { _0672_, \tl_i.a_opcode [0], \tl_i.a_opcode [2], _0668_ };
  assign _0608_ = 4'b1011 >> { _0673_, _0666_ };
  assign _0674_ = 32'd16777216 >> { \u_reg.u_reg_if.a_ack , \tl_i.a_mask [0], \tl_i.a_opcode [2], _0608_, \u_reg.intg_err  };
  assign _0675_ = 4'b1000 >> { \tl_i.a_mask [1], _0674_ };
  assign _0676_ = 16'b0100000000000000 >> { \tl_i.a_address [6], _0675_, _0627_, \tl_i.a_address [7] };
  assign \u_reg.dio_pad_attr_6_we  = 8'b10000000 >> { _0619_, _0610_, _0676_ };
  assign _0677_ = 4'b0100 >> { _0663_, _0664_ };
  assign _0678_ = 4'b1000 >> { _0677_, _0674_ };
  assign _0679_ = 4'b1000 >> { \tl_i.a_address [2], \tl_i.a_address [3] };
  assign _0680_ = 4'b1000 >> { \tl_i.a_address [3], _0619_ };
  assign _0681_ = 4'b1000 >> { _0679_, _0619_ };
  assign _0174_ = 4'b1000 >> { _0681_, _0678_ };
  assign _0682_ = 4'b0100 >> { _0523_, _0592_ };
  assign _0185_ = 32'd1145372656 >> { _0175_, _0682_, _0174_, _0562_, _0563_ };
  assign _0683_ = 64'b1111111111111111011111110111111100000000111111111111111111111111 >> { _0028_, \u_pinmux_strap_sampling.tap_strap [0], \lc_jtag_i.tdo , _0594_, _0593_, \rv_jtag_i.tdo  };
  assign mio_out_o[0] = 64'b1000000000000000000000000000000011111111111111111111111111111111 >> { _0683_, _0595_, _0596_, \u_pinmux_strap_sampling.tap_strap [0], _0028_, \dft_jtag_i.tdo  };
  assign _0684_ = 32'd268435456 >> { \tl_i.a_address [9], \tl_i.a_address [6], \tl_i.a_address [7], \tl_i.a_address [8], \tl_i.a_address [10] };
  assign _0685_ = 4'b1000 >> { _0684_, _0675_ };
  assign \u_reg.mio_pad_attr_24_we  = 4'b1000 >> { _0681_, _0685_ };
  assign _0686_ = 64'b0000111111111111000000000000000001110111011101111111111111111111 >> { \u_pinmux_strap_sampling.tap_strap [0], _0028_, _0595_, _0596_, _0594_, _0593_ };
  assign \mio_attr_o[0].pull_select  = 4'b1000 >> { _0022_, _0686_ };
  assign _0010_ = 64'b0000000000000000000000000000000000000000000000000110111111110110 >> { _0011_, _0012_, _0541_, _0447_, _0540_, _0446_ };
  assign _0006_ = 64'b0000000000000000000000000000000000000000000000000110111111110110 >> { _0007_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0], _0539_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _0538_, _0442_ };
  assign _0687_ = 64'b1110101111101011111010110000000011101011000000001110101111101011 >> { _0442_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _0006_, _0447_, _0446_, _0010_ };
  assign \gen_alert_tx[0].u_prim_alert_sender.ack_level  = 16'b1111111001000000 >> { \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.level_q , _0447_, _0446_, _0011_ };
  assign _0688_ = 8'b00000001 >> { _0536_, _0434_, \u_reg.intg_err  };
  assign _0017_ = 64'b0000000000001111111100111111101000000000000000000000000000000000 >> { _0687_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], \gen_alert_tx[0].u_prim_alert_sender.state_q [2], _0018_, \gen_alert_tx[0].u_prim_alert_sender.ack_level , _0688_ };
  assign _0689_ = 16'b0001000000000000 >> { \tl_i.a_address [7], _0627_, \tl_i.a_address [10], \tl_i.a_address [6] };
  assign _0690_ = 4'b1000 >> { _0622_, _0610_ };
  assign \u_reg.dio_pad_attr_14_we  = 8'b10000000 >> { _0690_, _0675_, _0689_ };
  assign _0691_ = 64'b0011110011000011110000110011110010100101010110100101101010100101 >> { \tl_o.d_data [5], \tl_o.d_data [3], \tl_o.d_data [0], \tl_o.d_data [4], \tl_o.d_data [31], \tl_o.d_data [9] };
  assign \tl_o.d_user.data_intg [4] = 4'b1001 >> { \tl_o.d_data [1], _0691_ };
  assign \tl_o.d_user.data_intg [2] = 16'b0110100110010110 >> { \tl_o.d_data [7], \tl_o.d_data [1], \tl_o.d_data [5], \tl_o.d_data [3] };
  assign \tl_o.d_user.data_intg [1] = 4'b1001 >> { \tl_o.d_data [6], \tl_o.d_data [4] };
  assign \tl_o.d_user.data_intg [5] = 16'b1001011001101001 >> { \tl_o.d_data [2], \tl_o.d_data [6], \tl_o.d_data [3], \tl_o.d_data [9] };
  assign \tl_o.d_user.rsp_intg [1] = 16'b1001011001101001 >> { \tl_o.d_error , \tl_o.d_size , \tl_o.d_opcode [0] };
  assign \tl_o.d_user.data_intg [3] = 32'd3024833460 >> { \tl_o.d_user.data_intg [1], \tl_o.d_data [7], \tl_o.d_data [0], \tl_o.d_data [9], \tl_o.d_data [31] };
  assign \tl_o.d_user.data_intg [6] = 16'b0110100110010110 >> { \tl_o.d_data [2], \tl_o.d_data [7], \tl_o.d_data [1], \tl_o.d_data [31] };
  assign _0692_ = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { \tl_i.a_address [6], _0619_, _0627_, \tl_i.a_address [7], \tl_i.a_address [10], \tl_i.a_address [3] };
  assign _0693_ = 4'b0001 >> { \tl_i.a_address [2], \tl_i.a_address [3] };
  assign _0694_ = 8'b00001101 >> { \tl_i.a_address [5], _0693_, \tl_i.a_address [4] };
  assign _0695_ = 64'b1111010101011111000000001000110000000000000000000000000000000000 >> { \tl_i.a_address [10], \tl_i.a_address [7:6], _0694_, _0622_, \tl_i.a_address [8] };
  assign _0696_ = 4'b0100 >> { _0622_, _0679_ };
  assign _0697_ = 16'b0000000000011111 >> { \tl_i.a_address [7:5], _0696_ };
  assign _0698_ = 64'b0000000000000000000000000000000011111111000100000001000000010000 >> { _0692_, _0695_, \tl_i.a_address [4], \tl_i.a_address [8], \tl_i.a_address [10], _0697_ };
  assign _0699_ = 32'd13631282 >> { \tl_i.a_address [7:5], \tl_i.a_address [8], \tl_i.a_address [4] };
  assign _0700_ = 32'd4293918944 >> { \tl_i.a_address [8], \tl_i.a_address [6], _0696_, \tl_i.a_address [9], _0693_ };
  assign _0701_ = 64'b0000111111111111000000001111111111111000111111001111111111111111 >> { \tl_i.a_address [8], _0622_, \tl_i.a_address [9], \tl_i.a_address [6], \tl_i.a_address [3:2] };
  assign _0702_ = 16'b0000001100000101 >> { \tl_i.a_address [7], \tl_i.a_address [10], _0701_, _0700_ };
  assign _0703_ = 4'b1000 >> { _0693_, _0620_ };
  assign _0704_ = 4'b0100 >> { \tl_i.a_address [5], _0693_ };
  assign _0705_ = 64'b1100000000001100111111111111111111001100010101011111111101010101 >> { \tl_i.a_address [4], _0663_, \tl_i.a_address [5], _0693_, _0665_, _0664_ };
  assign _0706_ = 64'b1010101010101010101010101010101001111101010101010000000011111111 >> { \tl_i.a_address [9], _0699_, \tl_i.a_address [10], \tl_i.a_address [6], _0694_, \tl_i.a_address [8] };
  assign _0707_ = 16'b0001000000000000 >> { _0706_, _0705_, _0702_, _0698_ };
  assign _0708_ = 32'd1073741824 >> { \tl_i.a_address [7], \tl_i.a_address [8], \tl_i.a_address [10], \tl_i.a_address [6], \tl_i.a_address [9] };
  assign _0709_ = 4'b1000 >> { _0679_, _0621_ };
  assign _0710_ = 64'b0000000000000000111111110000111100000000000000001011101110111011 >> { _0694_, _0702_, \tl_i.a_address [7:6], _0708_, _0709_ };
  assign _0711_ = 4'b1000 >> { _0627_, _0710_ };
  assign _0712_ = 4'b0001 >> { _0709_, _0689_ };
  assign _0713_ = 4'b1000 >> { \tl_i.a_address [3], _0622_ };
  assign _0714_ = 4'b0100 >> { _0713_, \tl_i.a_address [2] };
  assign _0715_ = 64'b0000111100001111000011110000111111111111001100111111111101010101 >> { _0690_, _0689_, _0713_, \dio_attr_o[14].pull_en , \dio_attr_o[13].pull_en , \dio_attr_o[12].pull_en  };
  assign _0716_ = 32'd4037725424 >> { \tl_i.a_address [2], \tl_i.a_address [3], \dio_attr_o[9].pull_en , \dio_attr_o[11].pull_en , \dio_attr_o[10].pull_en  };
  assign _0717_ = 64'b0101010101010101010101010101010100001111001100110011001100001111 >> { _0621_, \tl_i.a_address [2], \tl_i.a_address [3], \dio_attr_o[8].pull_en , \dio_attr_o[7].pull_en , _0716_ };
  assign _0718_ = 64'b0000000011111111100011111000111100000000000000000000000000000000 >> { _0711_, _0712_, _0717_, _0715_, \dio_attr_o[15].pull_en , _0714_ };
  assign _0719_ = 64'b1100110010101010111100000000000000000000000000000000000000000000 >> { _0620_, \tl_i.a_address [3:2], _0119_, _0147_, _0133_ };
  assign _0720_ = 4'b1000 >> { _0693_, _0619_ };
  assign _0721_ = 32'd4037725184 >> { \tl_i.a_address [2], _0680_, _0193_, \u_reg.aon_wkup_detector_5_wdata [2], _0170_ };
  assign _0722_ = 32'd1040187392 >> { _0677_, \tl_i.a_address [5:2] };
  assign _0723_ = 32'd252654421 >> { _0665_, _0709_, _0271_, \u_reg.aon_wkup_detector_cnt_th_2_wdata [2], _0239_ };
  assign _0724_ = 32'd8355711 >> { _0665_, _0696_, \tl_i.a_address [3], _0621_, _0677_ };
  assign _0725_ = 64'b0000000000000000111100001111000000000000000000001100110001010101 >> { _0714_, _0724_, _0690_, \u_reg.aon_wkup_detector_cnt_th_5_wdata [2], _0291_, _0723_ };
  assign _0726_ = 4'b1000 >> { _0679_, _0622_ };
  assign _0727_ = 32'd3240099840 >> { _0664_, \tl_i.a_address [4], \tl_i.a_address [2], \tl_i.a_address [5], \tl_i.a_address [3] };
  assign _0728_ = 64'b1111000011110000110011001010101000000000000000000000000000000000 >> { _0727_, _0621_, _0703_, _0103_, _0044_, \u_reg.aon_wkup_detector_cnt_th_6_wdata [2] };
  assign _0729_ = 64'b1100110010101010111100001111000000000000000000000000000000000000 >> { _0722_, _0621_, \tl_i.a_address [2], _0721_, \u_reg.aon_wkup_detector_cnt_th_0_wdata [2], _0207_ };
  assign _0730_ = 64'b0000000000000000000000000000000000000000000000000000111101111111 >> { _0729_, _0666_, _0719_, _0677_, _0720_, \u_reg.aon_wkup_detector_3_wdata [2] };
  assign _0731_ = 4'b1000 >> { _0679_, _0620_ };
  assign _0732_ = 4'b0100 >> { _0704_, _0679_ };
  assign _0733_ = 64'b0000000000000000000011110000111100000000000000000011001101010101 >> { _0731_, _0732_, _0720_, \mio_attr_o[20].pull_en , \mio_attr_o[21].pull_en , \mio_attr_o[19].pull_en  };
  assign _0734_ = 64'b1111000011110000110011001100110000000000101010100000000011111111 >> { _0680_, _0732_, _0733_, \mio_attr_o[23].pull_en , \mio_attr_o[24].pull_en , \mio_attr_o[22].pull_en  };
  assign _0735_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \tl_i.a_address [3:2], \mio_attr_o[26].pull_en , \mio_attr_o[28].pull_en , \mio_attr_o[27].pull_en , \mio_attr_o[25].pull_en  };
  assign _0736_ = 16'b1111100000000000 >> { _0684_, \tl_i.a_address [5:3] };
  assign _0737_ = 16'b0011111000000000 >> { _0684_, \tl_i.a_address [4:2] };
  assign _0738_ = 32'd861212431 >> { _0713_, \tl_i.a_address [2], \mio_attr_o[14].pull_en , \mio_attr_o[16].pull_en , \mio_attr_o[15].pull_en  };
  assign _0739_ = 32'd3433697039 >> { _0620_, \tl_i.a_address [2], _0738_, \mio_attr_o[18].pull_en , \mio_attr_o[17].pull_en  };
  assign _0740_ = 32'd4281536341 >> { \tl_i.a_address [2], \tl_i.a_address [3], \mio_attr_o[11].pull_en , \mio_attr_o[10].pull_en , \mio_attr_o[9].pull_en  };
  assign _0741_ = 32'd4278226831 >> { _0622_, \mio_attr_o[13].pull_en , _0740_, \mio_attr_o[12].pull_en , _0709_ };
  assign _0742_ = 32'd16777216 >> { \tl_i.a_address [9], \tl_i.a_address [7], \tl_i.a_address [8], \tl_i.a_address [10], \tl_i.a_address [6] };
  assign _0743_ = 32'd1061134591 >> { \tl_i.a_address [5], _0684_, \tl_i.a_address [4], _0742_, \tl_i.a_address [3] };
  assign _0744_ = 4'b0001 >> { _0619_, _0731_ };
  assign _0745_ = 64'b0000111100001111000011110000111111111111001100111111111101010101 >> { _0720_, \tl_i.a_address [5], _0680_, \mio_attr_o[5].pull_en , \mio_attr_o[6].pull_en , \mio_attr_o[4].pull_en  };
  assign _0746_ = 64'b0000000000000000000000000000000011001111101011110000111100001111 >> { _0744_, _0680_, \tl_i.a_address [2], _0745_, \mio_attr_o[8].pull_en , \mio_attr_o[7].pull_en  };
  assign _0747_ = 8'b01000000 >> { _0620_, \tl_i.a_address [3:2] };
  assign _0748_ = 64'b0000000011001100111100001010101000000000000000000000000000000000 >> { _0620_, \tl_i.a_address [3:2], \mio_attr_o[2].pull_en , \mio_attr_o[3].pull_en , \mio_attr_o[1].pull_en  };
  assign _0749_ = 32'd4294443008 >> { _0742_, _0746_, _0748_, _0726_, _0021_ };
  assign _0750_ = 32'd16777216 >> { _0696_, _0627_, \tl_i.a_address [6], \tl_i.a_address [7], \tl_i.a_address [10] };
  assign _0751_ = 64'b1111000011110000110011001010101000000000000000000000000000000000 >> { _0750_, _0714_, _0690_, \mio_attr_o[31].pull_en , \mio_attr_o[30].pull_en , \mio_attr_o[29].pull_en  };
  assign _0752_ = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { \tl_i.a_address [6], _0620_, _0627_, \tl_i.a_address [7], \tl_i.a_address [10], _0693_ };
  assign _0753_ = 64'b1111000011110000110011001010101000000000000000000000000000000000 >> { _0752_, _0731_, _0747_, \dio_attr_o[4].pull_en , \dio_attr_o[3].pull_en , \dio_attr_o[2].pull_en  };
  assign _0754_ = 32'd234881024 >> { \tl_i.a_address [6], _0627_, \tl_i.a_address [7], _0703_, _0726_ };
  assign _0755_ = 32'd16223 >> { _0751_, _0703_, _0754_, \dio_attr_o[1].pull_en , \dio_attr_o[0].pull_en  };
  assign _0756_ = 64'b0000000000000000001111110101111100000000000000000000000000000000 >> { _0755_, _0749_, _0621_, _0736_, _0735_, _0734_ };
  assign _0757_ = 64'b0000000000000000001111110101111100000000000000000000000000000000 >> { _0673_, _0753_, \tl_i.a_address [2], _0692_, \dio_attr_o[6].pull_en , \dio_attr_o[5].pull_en  };
  assign _0758_ = 64'b1111001111110101000000000000000000000000000000000000000000000000 >> { _0757_, _0756_, _0737_, _0743_, _0739_, _0741_ };
  assign _0601_ = 64'b0000000000000000111111101111111111111111111111111111111111111111 >> { _0758_, _0707_, _0730_, _0728_, _0725_, _0718_ };
  assign _0759_ = 32'd4291621034 >> { \tl_i.a_address [3:2], \dio_attr_o[10].pull_select , \dio_attr_o[11].pull_select , \dio_attr_o[9].pull_select  };
  assign _0760_ = 32'd3234656426 >> { _0621_, _0681_, \dio_attr_o[8].pull_select , _0759_, \dio_attr_o[7].pull_select  };
  assign _0761_ = 64'b0000111100001111000011110000111111111111001100111111111101010101 >> { _0690_, _0689_, _0713_, \dio_attr_o[14].pull_select , \dio_attr_o[13].pull_select , \dio_attr_o[12].pull_select  };
  assign _0762_ = 64'b1111111100000000100011111000111100000000000000000000000000000000 >> { _0711_, _0712_, _0760_, _0761_, _0714_, \dio_attr_o[15].pull_select  };
  assign _0763_ = 32'd4042312874 >> { _0665_, _0709_, _0272_, \u_reg.aon_wkup_detector_cnt_th_2_wdata [3], _0240_ };
  assign _0764_ = 64'b0000000000000000111100001111000000000000000000001010101011001100 >> { _0714_, _0724_, _0690_, \u_reg.aon_wkup_detector_cnt_th_5_wdata [3], _0763_, _0292_ };
  assign _0765_ = 64'b1100110010101010111100000000000000000000000000000000000000000000 >> { _0620_, \tl_i.a_address [2], \tl_i.a_address [3], _0134_, _0148_, _0120_ };
  assign _0766_ = 64'b0000111100000011000011110000010100001111000011110000111100001111 >> { _0621_, \tl_i.a_address [2], \tl_i.a_address [3], _0765_, \u_reg.aon_wkup_detector_cnt_th_0_wdata [3], _0208_ };
  assign _0767_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \tl_i.a_address [3:2], _0171_, _0194_, \u_reg.u_wkup_detector_5_filter_5.wd , \u_reg.u_wkup_detector_3_filter_3.wd  };
  assign _0768_ = 16'b0100111100000000 >> { _0677_, _0766_, _0619_, _0767_ };
  assign _0769_ = 64'b1111000011110000110011001010101000000000000000000000000000000000 >> { _0727_, _0621_, _0703_, _0104_, _0045_, \u_reg.aon_wkup_detector_cnt_th_6_wdata [3] };
  assign _0770_ = 64'b0000000000000000000000000000000011111111111111111111111111111110 >> { _0707_, _0769_, _0666_, _0768_, _0764_, _0762_ };
  assign _0771_ = 64'b0000000000000000000011110000111100000000000000000011001101010101 >> { _0731_, _0704_, _0720_, \mio_attr_o[20].pull_select , \mio_attr_o[21].pull_select , \mio_attr_o[19].pull_select  };
  assign _0772_ = 16'b1111101011001111 >> { \tl_i.a_address [3:2], \mio_attr_o[22].pull_select , \mio_attr_o[23].pull_select  };
  assign _0773_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \tl_i.a_address [2], \tl_i.a_address [3], \mio_attr_o[28].pull_select , \mio_attr_o[27].pull_select , \mio_attr_o[26].pull_select , \mio_attr_o[25].pull_select  };
  assign _0774_ = 32'd1441854448 >> { \tl_i.a_address [4], \tl_i.a_address [5], _0771_, _0772_, _0773_ };
  assign _0775_ = 32'd11 >> { _0754_, _0750_, _0774_, _0681_, \mio_attr_o[24].pull_select  };
  assign _0776_ = 64'b1111000011110000110011001010101000000000000000000000000000000000 >> { _0750_, _0714_, _0690_, \mio_attr_o[31].pull_select , \mio_attr_o[30].pull_select , \mio_attr_o[29].pull_select  };
  assign _0777_ = 64'b0000000000000000000000000000000000000000000000000101111100111111 >> { _0775_, _0776_, _0703_, _0754_, \dio_attr_o[0].pull_select , \dio_attr_o[1].pull_select  };
  assign _0778_ = 32'd4281536341 >> { \tl_i.a_address [2], \tl_i.a_address [3], \mio_attr_o[11].pull_select , \mio_attr_o[10].pull_select , \mio_attr_o[9].pull_select  };
  assign _0779_ = 32'd4278226831 >> { _0622_, \mio_attr_o[13].pull_select , _0778_, \mio_attr_o[12].pull_select , _0709_ };
  assign _0780_ = 32'd1429409551 >> { _0713_, \tl_i.a_address [2], \mio_attr_o[14].pull_select , \mio_attr_o[15].pull_select , \mio_attr_o[16].pull_select  };
  assign _0781_ = 32'd861270256 >> { _0620_, \tl_i.a_address [2], _0780_, \mio_attr_o[18].pull_select , \mio_attr_o[17].pull_select  };
  assign _0782_ = 64'b0000111100001111000011110000111111111111001100111111111101010101 >> { _0720_, \tl_i.a_address [5], _0680_, \mio_attr_o[5].pull_select , \mio_attr_o[6].pull_select , \mio_attr_o[4].pull_select  };
  assign _0783_ = 64'b0000000000000000000000000000000011001111101011110000111100001111 >> { _0744_, _0680_, \tl_i.a_address [2], _0782_, \mio_attr_o[8].pull_select , \mio_attr_o[7].pull_select  };
  assign _0784_ = 64'b0000111100000101000000110000111100001111000011110000111100001111 >> { _0620_, \tl_i.a_address [3:2], _0783_, \mio_attr_o[2].pull_select , \mio_attr_o[3].pull_select  };
  assign _0785_ = 64'b1111100010001000111111111111111100000000000000000000000000000000 >> { _0742_, _0784_, _0022_, _0726_, _0703_, \mio_attr_o[1].pull_select  };
  assign _0786_ = 64'b1111000011110000110011001010101000000000000000000000000000000000 >> { _0752_, _0731_, _0747_, \dio_attr_o[4].pull_select , \dio_attr_o[3].pull_select , \dio_attr_o[2].pull_select  };
  assign _0787_ = 64'b0000000000000000000000000000000000000000000000000011111101011111 >> { _0785_, _0786_, \tl_i.a_address [2], _0692_, \dio_attr_o[6].pull_select , \dio_attr_o[5].pull_select  };
  assign _0788_ = 64'b1111110011110101000000000000000000000000000000000000000000000000 >> { _0673_, _0787_, _0737_, _0743_, _0781_, _0779_ };
  assign _0602_ = 64'b1111111111111111000000001111111011111111111111111111111111111111 >> { _0788_, _0770_, _0777_, _0754_, _0750_, _0736_ };
  assign _0789_ = 8'b00010000 >> { _0693_, \tl_i.a_address [4], \tl_i.a_address [5] };
  assign _0790_ = 64'b1111111101010101111111110011001100001111000011110000111100001111 >> { _0622_, \tl_i.a_address [3:2], \dio_attr_o[12].virt_od_en , \dio_attr_o[13].virt_od_en , \dio_attr_o[15].virt_od_en  };
  assign _0791_ = 16'b1111000011101110 >> { _0681_, \dio_attr_o[8].virt_od_en , _0621_, \dio_attr_o[7].virt_od_en  };
  assign _0792_ = 64'b0011000011111111010100000101111111110000111111110011000011111111 >> { \tl_i.a_address [3:2], _0791_, _0621_, \dio_attr_o[9].virt_od_en , \dio_attr_o[11].virt_od_en  };
  assign _0793_ = 16'b0111111100000000 >> { _0792_, _0621_, _0610_, \dio_attr_o[10].virt_od_en  };
  assign _0794_ = 64'b0000000011111111100011111000111100000000000000000000000000000000 >> { _0711_, _0712_, _0793_, _0790_, \dio_attr_o[14].virt_od_en , _0690_ };
  assign _0795_ = 32'd264960 >> { \tl_i.a_address [9], \tl_i.a_address [7], \tl_i.a_address [10], _0696_, \tl_i.a_address [6] };
  assign _0796_ = 32'd252654421 >> { _0665_, _0709_, _0270_, \u_reg.aon_wkup_detector_cnt_th_2_wdata [1], _0238_ };
  assign _0797_ = 64'b0000000000000000000000000000000011111100110011001111000001010101 >> { _0724_, _0714_, _0690_, _0290_, \u_reg.aon_wkup_detector_cnt_th_5_wdata [1], _0796_ };
  assign _0798_ = 64'b1111000011110000110011001010101000000000000000000000000000000000 >> { _0727_, _0621_, _0703_, _0102_, _0043_, \u_reg.aon_wkup_detector_cnt_th_6_wdata [1] };
  assign _0799_ = 64'b1100110010101010111100000000000000000000000000000000000000000000 >> { _0620_, \tl_i.a_address [3:2], _0118_, _0146_, _0132_ };
  assign _0800_ = 64'b0011001100110011010101010101010111111111000011111111111100001111 >> { _0680_, \tl_i.a_address [2], _0621_, _0169_, _0192_, \u_reg.aon_wkup_detector_5_wdata [1] };
  assign _0801_ = 64'b1100111110101111000011110000111100000000000000000000000000000000 >> { _0722_, _0621_, \tl_i.a_address [2], _0800_, \u_reg.aon_wkup_detector_cnt_th_0_wdata [1], _0206_ };
  assign _0802_ = 64'b0000000000000000000000000000000000000000000000000000000000000111 >> { _0705_, _0801_, _0666_, _0799_, _0720_, \u_reg.aon_wkup_detector_3_wdata [1] };
  assign _0803_ = 32'd4278255616 >> { _0705_, _0707_, _0795_, _0695_, _0794_ };
  assign _0804_ = 64'b1111000011110000110011001010101000000000000000000000000000000000 >> { _0750_, _0714_, _0690_, \mio_attr_o[31].virt_od_en , \mio_attr_o[30].virt_od_en , \mio_attr_o[29].virt_od_en  };
  assign _0805_ = 32'd252654421 >> { _0720_, _0731_, \mio_attr_o[21].virt_od_en , \mio_attr_o[20].virt_od_en , \mio_attr_o[19].virt_od_en  };
  assign _0806_ = 32'd4039966549 >> { _0732_, _0680_, \mio_attr_o[23].virt_od_en , \mio_attr_o[22].virt_od_en , _0805_ };
  assign _0807_ = 64'b1111000011110000101010101010101011001100110011001111111100000000 >> { \tl_i.a_address [2], \tl_i.a_address [3], \mio_attr_o[25].virt_od_en , \mio_attr_o[28].virt_od_en , \mio_attr_o[27].virt_od_en , \mio_attr_o[26].virt_od_en  };
  assign _0808_ = 64'b1111000011110000101110110000000000000000000000000000000000000000 >> { _0736_, _0621_, _0806_, _0807_, _0681_, \mio_attr_o[24].virt_od_en  };
  assign _0809_ = 64'b0000111100001111000011110000111111111111001100111111111101010101 >> { _0720_, \tl_i.a_address [5], _0680_, \mio_attr_o[5].virt_od_en , \mio_attr_o[6].virt_od_en , \mio_attr_o[4].virt_od_en  };
  assign _0810_ = 64'b0000000000000000000000000000000011001111101011110000111100001111 >> { _0744_, _0680_, \tl_i.a_address [2], _0809_, \mio_attr_o[8].virt_od_en , \mio_attr_o[7].virt_od_en  };
  assign _0811_ = 64'b0000000011001100111100001010101000000000000000000000000000000000 >> { _0620_, \tl_i.a_address [3:2], \mio_attr_o[2].virt_od_en , \mio_attr_o[3].virt_od_en , \mio_attr_o[1].virt_od_en  };
  assign _0812_ = 32'd4294443008 >> { _0742_, _0810_, _0811_, _0020_, _0726_ };
  assign _0813_ = 64'b0000000000000000000000000000000011111111001100110000111101010101 >> { _0622_, \tl_i.a_address [2], \tl_i.a_address [3], \mio_attr_o[11].virt_od_en , \mio_attr_o[10].virt_od_en , \mio_attr_o[9].virt_od_en  };
  assign _0814_ = 8'b01110000 >> { _0813_, _0709_, \mio_attr_o[12].virt_od_en  };
  assign _0815_ = 32'd861212431 >> { _0713_, \tl_i.a_address [2], \mio_attr_o[14].virt_od_en , \mio_attr_o[16].virt_od_en , \mio_attr_o[15].virt_od_en  };
  assign _0816_ = 32'd861270256 >> { _0620_, \tl_i.a_address [2], _0815_, \mio_attr_o[18].virt_od_en , \mio_attr_o[17].virt_od_en  };
  assign _0817_ = 64'b0000000000000000000011110000111100000000000000000000000010111011 >> { _0737_, _0743_, _0814_, _0816_, _0622_, \mio_attr_o[13].virt_od_en  };
  assign _0818_ = 64'b1111000011110000110011001010101000000000000000000000000000000000 >> { _0752_, _0731_, _0747_, \dio_attr_o[4].virt_od_en , \dio_attr_o[3].virt_od_en , \dio_attr_o[2].virt_od_en  };
  assign _0819_ = 16'b1100101000000000 >> { _0692_, \tl_i.a_address [2], \dio_attr_o[6].virt_od_en , \dio_attr_o[5].virt_od_en  };
  assign _0820_ = 64'b0000000000000000000000000000000000000000000000000011111101011111 >> { _0819_, _0818_, _0703_, _0754_, \dio_attr_o[1].virt_od_en , \dio_attr_o[0].virt_od_en  };
  assign _0821_ = 64'b0000000000000001000000000000000000000000000000000000000000000000 >> { _0820_, _0673_, _0817_, _0812_, _0804_, _0808_ };
  assign _0600_ = 32'd15728639 >> { _0821_, _0803_, _0802_, _0798_, _0797_ };
  assign _0183_ = 8'b10000000 >> { _0693_, _0621_, _0678_ };
  assign _0182_ = 16'b1111111101000000 >> { _0183_, _0560_, _0184_, _0561_ };
  assign _0173_ = 16'b1111111101000000 >> { _0174_, _0175_, _0562_, _0563_ };
  assign \lc_jtag_o.tck  = 8'b01000000 >> { \u_pinmux_strap_sampling.tap_strap [0], mio_in_i[0], _0028_ };
  assign _0001_ = 4'b0100 >> usb_state_debug_o[1:0];
  assign _0822_ = 4'b1000 >> { _0742_, _0675_ };
  assign \u_reg.mio_pad_attr_3_we  = 4'b1000 >> { _0747_, _0822_ };
  assign _0008_ = 16'b1110001100111110 >> { _0447_, _0446_, _0011_, _0012_ };
  assign _0073_ = 8'b01000000 >> { _0713_, _0678_, \tl_i.a_address [2] };
  assign _0507_ = 16'b1111111000000000 >> { _0580_, _0074_, _0073_, _0581_ };
  assign _0361_ = 4'b1110 >> { _0414_, _0362_ };
  assign _0823_ = 64'b0000000010101011000000000000000000000000000000000000000011101010 >> { \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _0442_, _0007_, _0539_, _0538_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _0824_ = 4'b0001 >> { _0537_, _0823_ };
  assign _0013_ = 64'b1111111011111111111111111111111111111111111111111111111111111111 >> { _0824_, _0688_, _0687_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0018_, \gen_alert_tx[0].u_prim_alert_sender.state_q [2] };
  assign _0015_ = 32'd4026466304 >> { _0013_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0687_, \gen_alert_tx[0].u_prim_alert_sender.state_q [2], \gen_alert_tx[0].u_prim_alert_sender.ack_level  };
  assign _0825_ = 4'b1000 >> { _0665_, _0674_ };
  assign _0258_ = 4'b1000 >> { _0690_, _0825_ };
  assign _0462_ = 16'b1111111000000000 >> { _0550_, _0259_, _0258_, _0551_ };
  assign _0090_ = 8'b10000000 >> { _0620_, _0610_, _0678_ };
  assign _0089_ = 16'b1111111101000000 >> { _0090_, _0091_, _0574_, _0575_ };
  assign \u_reg.mio_pad_attr_8_we  = 4'b1000 >> { _0681_, _0822_ };
  assign \u_pinmux_strap_sampling.lc_strap_sample_en  = 16'b1111111101000000 >> { strap_en_i, _0595_, _0596_, dft_hold_tap_sel_i };
  assign _0391_ = 4'b1110 >> { _0424_, _0392_ };
  assign _0432_ = 8'b10000000 >> { \tl_i.a_address [2], _0621_, _0825_ };
  assign _0031_ = 64'b0100000000000000000000000000000000000000000000000000000000000000 >> { \tl_i.a_address [2], _0674_, \tl_i.a_address [4], \tl_i.a_address [5], _0708_, \tl_i.a_address [3] };
  assign _0030_ = 16'b1111111101000000 >> { _0031_, _0032_, _0590_, _0591_ };
  assign _0003_ = 64'b0000000000000000000011110000000000000000000000000100010011111111 >> { usb_state_debug_o[1], usb_wkup_req_o, usb_state_debug_o[0], \u_usbdev_aon_wake.gen_filters[2].u_filter.filter_o , \u_usbdev_aon_wake.gen_filters[1].u_filter.filter_o , \u_usbdev_aon_wake.gen_filters[0].u_filter.filter_o  };
  assign _0278_ = 4'b1000 >> { _0714_, _0825_ };
  assign _0459_ = 16'b1111111000000000 >> { _0548_, _0279_, _0278_, _0549_ };
  assign _0137_ = 4'b1000 >> { _0720_, _0678_ };
  assign _0155_ = 32'd1325400064 >> { _0137_, \tl_i.a_data [1], _0138_, _0568_, _0569_ };
  assign _0004_ = 16'b1110001100111110 >> { _0442_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _0007_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign \u_pinmux_strap_sampling.rv_strap_sample_en  = 8'b10000000 >> { _0594_, _0593_, \u_pinmux_strap_sampling.lc_strap_sample_en  };
  assign \u_usbdev_aon_wake.gen_filters[2].u_filter.filter_i  = 4'b0100 >> { sleep_en_i, usb_out_of_rst_i };
  assign \u_usbdev_aon_wake.gen_filters[2].u_filter.update_stored_value  = 4'b1001 >> { _0429_, \u_usbdev_aon_wake.gen_filters[2].u_filter.filter_i  };
  assign _0160_ = 8'b01000000 >> { _0680_, _0678_, \tl_i.a_address [2] };
  assign _0178_ = 32'd1325400064 >> { \tl_i.a_data [1], _0160_, _0161_, _0564_, _0565_ };
  assign _0533_ = 4'b0100 >> lc_dft_en_i[3:2];
  assign \u_reg.mio_pad_attr_9_we  = 8'b10000000 >> { _0693_, _0621_, _0822_ };
  assign _0826_ = 32'd3137384624 >> { _0689_, \dio_attr_o[13].drive_strength [0], \dio_attr_o[12].drive_strength [0], _0622_, _0693_ };
  assign _0827_ = 64'b0000000000000000000000000000000011111111111111111111100010001000 >> { _0712_, _0826_, _0690_, \dio_attr_o[14].drive_strength [0], \dio_attr_o[15].drive_strength [0], _0714_ };
  assign _0828_ = 64'b1111111111001100111100001010101000000000000000000000000000000000 >> { _0621_, \tl_i.a_address [2], \tl_i.a_address [3], \dio_attr_o[11].drive_strength [0], \dio_attr_o[10].drive_strength [0], \dio_attr_o[9].drive_strength [0] };
  assign _0829_ = 64'b1111000011110000111111110100010000000000000000000000000000000000 >> { _0712_, _0681_, _0828_, \dio_attr_o[8].drive_strength [0], \dio_attr_o[7].drive_strength [0], _0621_ };
  assign _0830_ = 32'd65264 >> { _0707_, _0711_, _0666_, _0827_, _0829_ };
  assign _0831_ = 64'b0000000000000000000011110000111100000000000000000011001101010101 >> { _0731_, _0732_, _0720_, \mio_attr_o[20].drive_strength [0], \mio_attr_o[21].drive_strength [0], \mio_attr_o[19].drive_strength [0] };
  assign _0832_ = 64'b1111000011110000110011001100110000000000101010100000000011111111 >> { _0680_, _0732_, _0831_, \mio_attr_o[23].drive_strength [0], \mio_attr_o[24].drive_strength [0], \mio_attr_o[22].drive_strength [0] };
  assign _0833_ = 64'b1111000011110000101010101010101011001100110011001111111100000000 >> { \tl_i.a_address [2], \tl_i.a_address [3], \mio_attr_o[25].drive_strength [0], \mio_attr_o[28].drive_strength [0], \mio_attr_o[27].drive_strength [0], \mio_attr_o[26].drive_strength [0] };
  assign _0834_ = 16'b1100101000000000 >> { _0736_, _0621_, _0833_, _0832_ };
  assign _0835_ = 64'b0000111100001111000011110000111111111111001100111111111101010101 >> { _0720_, \tl_i.a_address [5], _0680_, \mio_attr_o[5].drive_strength [0], \mio_attr_o[6].drive_strength [0], \mio_attr_o[4].drive_strength [0] };
  assign _0836_ = 64'b0000000000000000000000000000000011001111101011110000111100001111 >> { _0744_, _0680_, \tl_i.a_address [2], _0835_, \mio_attr_o[8].drive_strength [0], \mio_attr_o[7].drive_strength [0] };
  assign _0837_ = 64'b0000000011001100111100001010101000000000000000000000000000000000 >> { _0620_, \tl_i.a_address [2], \tl_i.a_address [3], \mio_attr_o[3].drive_strength [0], \mio_attr_o[2].drive_strength [0], \mio_attr_o[1].drive_strength [0] };
  assign _0838_ = 32'd4294443008 >> { _0742_, _0836_, _0837_, _0024_, _0726_ };
  assign _0839_ = 32'd861212431 >> { _0713_, \tl_i.a_address [2], \mio_attr_o[14].drive_strength [0], \mio_attr_o[16].drive_strength [0], \mio_attr_o[15].drive_strength [0] };
  assign _0840_ = 32'd861270256 >> { _0620_, \tl_i.a_address [2], _0839_, \mio_attr_o[18].drive_strength [0], \mio_attr_o[17].drive_strength [0] };
  assign _0841_ = 32'd252316687 >> { \tl_i.a_address [3:2], _0622_, \mio_attr_o[10].drive_strength [0], \mio_attr_o[11].drive_strength [0] };
  assign _0842_ = 32'd3138060288 >> { _0841_, \mio_attr_o[12].drive_strength [0], _0709_, _0693_, \mio_attr_o[9].drive_strength [0] };
  assign _0843_ = 64'b1111000011110000110011001010101000000000000000000000000000000000 >> { _0752_, _0731_, _0747_, \dio_attr_o[4].drive_strength [0], \dio_attr_o[3].drive_strength [0], \dio_attr_o[2].drive_strength [0] };
  assign _0844_ = 64'b1111000011110000110011001010101000000000000000000000000000000000 >> { _0750_, _0714_, _0690_, \mio_attr_o[31].drive_strength [0], \mio_attr_o[30].drive_strength [0], \mio_attr_o[29].drive_strength [0] };
  assign _0845_ = 64'b0000000000000000001111110101111100000000000000000000000000000000 >> { _0673_, _0843_, _0703_, _0754_, \dio_attr_o[1].drive_strength [0], \dio_attr_o[0].drive_strength [0] };
  assign _0846_ = 64'b0000000000000000000000001111111100000000000000001111100011111000 >> { _0737_, _0743_, _0840_, _0842_, \mio_attr_o[13].drive_strength [0], _0622_ };
  assign _0847_ = 64'b0000000000000000000000000000000000000000000000000011111101011111 >> { _0838_, _0844_, \tl_i.a_address [2], _0692_, \dio_attr_o[6].drive_strength [0], \dio_attr_o[5].drive_strength [0] };
  assign _0607_ = 32'd4278190079 >> { _0845_, _0847_, _0846_, _0834_, _0830_ };
  assign \u_reg.dio_pad_attr_0_we  = 4'b1000 >> { _0726_, _0676_ };
  assign _0062_ = 4'b1000 >> { _0789_, _0678_ };
  assign _0110_ = 4'b1000 >> { _0747_, _0678_ };
  assign _0494_ = 16'b0000000000001110 >> { _0572_, _0573_, _0110_, _0111_ };
  assign \u_reg.mio_pad_attr_5_we  = 4'b1000 >> { _0720_, _0822_ };
  assign _0848_ = 8'b10000000 >> { _0621_, _0610_, _0677_ };
  assign _0197_ = 4'b1000 >> { _0848_, _0674_ };
  assign _0473_ = 16'b0000000000001110 >> { _0559_, _0558_, _0197_, _0198_ };
  assign \u_reg.mio_pad_attr_2_we  = 8'b10000000 >> { _0620_, _0610_, _0822_ };
  assign \u_reg.mio_pad_attr_4_we  = 4'b1000 >> { _0731_, _0822_ };
  assign _0286_ = 32'd1325400064 >> { _0258_, \tl_i.a_data [5], _0259_, _0550_, _0551_ };
  assign _0009_ = 64'b0000000001000000000000001011101000000000101011100000000000000001 >> { _0447_, _0446_, _0011_, _0541_, _0540_, _0012_ };
  assign \u_reg.mio_pad_attr_6_we  = 8'b10000000 >> { _0619_, _0610_, _0822_ };
  assign _0213_ = 32'd1145372656 >> { _0198_, _0682_, _0197_, _0558_, _0559_ };
  assign _0151_ = 8'b10000000 >> { _0619_, _0610_, _0678_ };
  assign _0486_ = 16'b1111111000000000 >> { _0566_, _0152_, _0151_, _0567_ };
  assign _0532_ = 4'b0100 >> lc_hw_debug_en_i[1:0];
  assign \u_reg.mio_pad_attr_14_we  = 8'b10000000 >> { _0690_, _0675_, _0684_ };
  assign _0512_ = 16'b0000000000001110 >> { _0584_, _0585_, _0062_, _0063_ };
  assign _0079_ = 4'b1000 >> { _0726_, _0678_ };
  assign _0504_ = 16'b1111111000000000 >> { _0578_, _0080_, _0079_, _0579_ };
  assign _0522_ = 16'b1111111000000000 >> { _0590_, _0031_, _0032_, _0591_ };
  assign _0057_ = 8'b10000000 >> { _0709_, _0708_, _0674_ };
  assign _0515_ = 64'b0000000000000000000000000000000000000000000000001111111110000000 >> { _0587_, _0586_, _0058_, _0709_, _0708_, _0674_ };
  assign _0211_ = 16'b0100000000000000 >> { _0621_, _0678_, \tl_i.a_address [3:2] };
  assign _0210_ = 16'b1111111101000000 >> { _0211_, _0212_, _0556_, _0557_ };
  assign _0226_ = 4'b1000 >> { _0709_, _0678_ };
  assign _0225_ = 16'b1111111101000000 >> { _0226_, _0227_, _0554_, _0555_ };
  assign _0849_ = 8'b10000000 >> { \tl_i.a_address [8], _0703_, \tl_i.a_address [10] };
  assign _0850_ = 64'b1111110000001111001100011100010111111111111111111111010111110101 >> { \tl_i.a_address [9], \tl_i.a_address [6], \tl_i.a_address [8:7], _0696_, _0849_ };
  assign _0851_ = 64'b0000000000000000000000000000000001111111001100110011111100111111 >> { \tl_i.a_opcode [2], _0850_, _0711_, \tl_i.a_mask [1:0], _0667_ };
  assign _0598_ = 32'd4279173119 >> { _0673_, \u_reg.intg_err , \tl_o.d_valid , _0666_, _0851_ };
  assign _0852_ = 32'd15794039 >> { \tl_i.a_address [7:6], _0696_, \tl_i.a_address [8], _0694_ };
  assign _0853_ = 32'd4207935487 >> { _0621_, \tl_i.a_address [3:2], _0055_, \u_reg.aon_wkup_detector_en_1_wdata  };
  assign _0854_ = 64'b0000111100001111000011110000111111111111001100111111111101010101 >> { _0690_, _0689_, _0713_, \dio_attr_o[14].invert , \dio_attr_o[13].invert , \dio_attr_o[12].invert  };
  assign _0855_ = 32'd4291621034 >> { \tl_i.a_address [3:2], \dio_attr_o[10].invert , \dio_attr_o[11].invert , \dio_attr_o[9].invert  };
  assign _0856_ = 32'd4042312874 >> { _0621_, _0681_, _0855_, \dio_attr_o[8].invert , \dio_attr_o[7].invert  };
  assign _0857_ = 64'b1111111100000000100011111000111100000000000000000000000000000000 >> { \tl_i.a_address [8], _0712_, _0856_, _0854_, \dio_attr_o[15].invert , _0714_ };
  assign _0858_ = 32'd2868900092 >> { \tl_i.a_address [9], _0710_, _0852_, _0853_, _0857_ };
  assign _0859_ = 32'd4042312874 >> { _0690_, \tl_i.a_address [9], _0077_, \u_reg.aon_wkup_detector_en_3_wdata , _0066_ };
  assign _0860_ = 32'd1429409551 >> { _0713_, \tl_i.a_address [2], _0859_, _0083_, \u_reg.aon_wkup_detector_en_6_wdata  };
  assign _0861_ = 32'd61687 >> { _0858_, _0677_, _0860_, _0709_, _0708_ };
  assign _0862_ = 32'd53677909 >> { _0665_, _0709_, \u_reg.aon_wkup_detector_cnt_th_2_wdata [0], _0269_, _0237_ };
  assign _0863_ = 32'd53677994 >> { _0714_, _0690_, _0289_, \u_reg.aon_wkup_detector_cnt_th_5_wdata [0], _0862_ };
  assign _0864_ = 32'd3433754864 >> { _0680_, \tl_i.a_address [2], _0168_, _0191_, \u_reg.aon_wkup_detector_5_wdata [0] };
  assign _0865_ = 32'd3433754864 >> { _0621_, \tl_i.a_address [2], _0864_, \u_reg.aon_wkup_detector_cnt_th_0_wdata [0], _0205_ };
  assign _0866_ = 64'b1011101110111011111100001111000011111111000000001111111111111111 >> { \tl_i.a_address [2], \tl_i.a_address [3], _0131_, \u_reg.aon_wkup_detector_0_wdata [0], _0620_, _0145_ };
  assign _0867_ = 32'd3484352512 >> { _0866_, _0619_, _0693_, \u_reg.aon_wkup_detector_3_wdata [0], _0027_ };
  assign _0868_ = 64'b0000000000000000001100110101010100000000000000001111000011110000 >> { _0724_, _0666_, _0722_, _0863_, _0865_, _0867_ };
  assign _0869_ = 32'd4291621034 >> { \tl_i.a_address [3], _0621_, _0101_, \u_reg.aon_wkup_detector_cnt_th_6_wdata [0], _0042_ };
  assign _0870_ = 64'b1111111100000000111111110000000001000100010001001111000011110000 >> { _0705_, _0727_, _0861_, _0868_, _0665_, _0869_ };
  assign _0871_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \tl_i.a_address [2], \tl_i.a_address [3], \mio_attr_o[12].invert , \mio_attr_o[11].invert , \mio_attr_o[10].invert , \mio_attr_o[9].invert  };
  assign _0872_ = 32'd4037725439 >> { \tl_i.a_address [2], _0713_, \mio_attr_o[16].invert , \mio_attr_o[15].invert , \mio_attr_o[14].invert  };
  assign _0873_ = 32'd861212431 >> { _0620_, \tl_i.a_address [2], _0872_, \mio_attr_o[18].invert , \mio_attr_o[17].invert  };
  assign _0874_ = 64'b1111000011110000110011001010101000000000000000000000000000000000 >> { _0750_, _0714_, _0690_, \mio_attr_o[31].invert , \mio_attr_o[30].invert , \mio_attr_o[29].invert  };
  assign _0875_ = 32'd252654421 >> { _0720_, _0731_, \mio_attr_o[21].invert , \mio_attr_o[20].invert , \mio_attr_o[19].invert  };
  assign _0876_ = 32'd196618 >> { _0732_, _0621_, _0680_, \mio_attr_o[22].invert , _0875_ };
  assign _0877_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \tl_i.a_address [2], \tl_i.a_address [3], \mio_attr_o[28].invert , \mio_attr_o[27].invert , \mio_attr_o[26].invert , \mio_attr_o[25].invert  };
  assign _0878_ = 32'd3484352512 >> { _0736_, \tl_i.a_address [2], _0680_, \mio_attr_o[24].invert , \mio_attr_o[23].invert  };
  assign _0879_ = 64'b0000111100001111000011110000111111111111001100111111111101010101 >> { _0720_, \tl_i.a_address [5], _0680_, \mio_attr_o[5].invert , \mio_attr_o[6].invert , \mio_attr_o[4].invert  };
  assign _0880_ = 64'b0000000000000000000000000000000011001111101011110000111100001111 >> { _0744_, _0680_, \tl_i.a_address [2], _0879_, \mio_attr_o[8].invert , \mio_attr_o[7].invert  };
  assign _0881_ = 64'b0000000011001100111100001010101000000000000000000000000000000000 >> { _0620_, \tl_i.a_address [2], \tl_i.a_address [3], \mio_attr_o[3].invert , \mio_attr_o[2].invert , \mio_attr_o[1].invert  };
  assign _0882_ = 32'd4294443008 >> { _0742_, _0880_, _0881_, _0019_, _0713_ };
  assign _0883_ = 64'b1111000011110000110011001010101000000000000000000000000000000000 >> { _0752_, _0731_, _0747_, \dio_attr_o[4].invert , \dio_attr_o[3].invert , \dio_attr_o[2].invert  };
  assign _0884_ = 64'b0000000000000000000000000000000000000000000000000011111101011111 >> { _0883_, _0874_, _0703_, _0754_, \dio_attr_o[1].invert , \dio_attr_o[0].invert  };
  assign _0885_ = 64'b0000000000000000000011110000111100000000000000001100110010101010 >> { _0737_, _0743_, _0622_, _0873_, \mio_attr_o[13].invert , _0871_ };
  assign _0886_ = 64'b0000000000000000000000000000000000000000000000000011111101011111 >> { _0885_, _0882_, \tl_i.a_address [2], _0692_, \dio_attr_o[6].invert , \dio_attr_o[5].invert  };
  assign _0887_ = 32'd4283367424 >> { _0886_, _0876_, _0878_, _0621_, _0877_ };
  assign _0599_ = 32'd536870911 >> { _0887_, _0884_, _0673_, _0870_, _0707_ };
  assign \tl_o.d_user.data_intg [0] = 16'b0110100110010110 >> { \tl_o.d_data [2], \tl_o.d_data [0], \tl_o.d_data [5], \tl_o.d_data [31] };
  assign _0298_ = 4'b1000 >> { _0726_, _0825_ };
  assign _0315_ = 32'd1325400064 >> { _0298_, \tl_i.a_data [2], _0299_, _0546_, _0547_ };
  assign \u_reg.dio_pad_attr_15_we  = 8'b10000000 >> { _0714_, _0675_, _0689_ };
  assign _0382_ = 4'b1110 >> { _0421_, _0383_ };
  assign _0352_ = 4'b1110 >> { _0411_, _0353_ };
  assign _0014_ = 32'd863499071 >> { \gen_alert_tx[0].u_prim_alert_sender.state_q [0], \gen_alert_tx[0].u_prim_alert_sender.state_q [2], _0018_, _0687_, \gen_alert_tx[0].u_prim_alert_sender.ack_level  };
  assign _0482_ = 16'b0000000000001110 >> { _0565_, _0564_, _0160_, _0161_ };
  assign _0313_ = 32'd1325400064 >> { _0298_, \tl_i.a_data [0], _0299_, _0546_, _0547_ };
  assign \u_usbdev_aon_wake.gen_filters[0].u_filter.filter_i  = 4'b1000 >> { usb_aon_wake_ack_i, usb_out_of_rst_i };
  assign \u_usbdev_aon_wake.gen_filters[0].u_filter.update_stored_value  = 4'b1001 >> { _0427_, \u_usbdev_aon_wake.gen_filters[0].u_filter.filter_i  };
  assign _0176_ = 32'd1145372656 >> { _0161_, _0682_, _0160_, _0564_, _0565_ };
  assign _0314_ = 32'd1325400064 >> { _0298_, \tl_i.a_data [1], _0299_, _0546_, _0547_ };
  assign _0002_ = 32'd10485823 >> { usb_state_debug_o[1], usb_wkup_req_o, usb_state_debug_o[0], \u_usbdev_aon_wake.gen_filters[0].u_filter.filter_o , \u_usbdev_aon_wake.gen_filters[2].u_filter.filter_o  };
  assign _0316_ = 32'd1325400064 >> { _0298_, \tl_i.a_data [3], _0299_, _0546_, _0547_ };
  assign _0199_ = 32'd1145372656 >> { _0184_, _0682_, _0183_, _0560_, _0561_ };
  assign \u_reg.mio_pad_attr_30_we  = 32'd268435456 >> { _0690_, _0675_, _0627_, \tl_i.a_address [6], \tl_i.a_address [7] };
  assign \u_usbdev_aon_wake.gen_filters[1].u_filter.filter_i  = 8'b10000000 >> { usb_aon_wake_en_i, usb_out_of_rst_i, usb_suspend_i };
  assign \u_usbdev_aon_wake.gen_filters[1].u_filter.update_stored_value  = 4'b1001 >> { _0428_, \u_usbdev_aon_wake.gen_filters[1].u_filter.filter_i  };
  assign _0398_ = 4'b0001 >> { _0426_, _0397_ };
  assign _0285_ = 32'd1325400064 >> { _0258_, \tl_i.a_data [4], _0259_, _0550_, _0551_ };
  assign _0312_ = 32'd1145372656 >> { _0299_, _0682_, _0298_, _0546_, _0547_ };
  assign _0385_ = 4'b1110 >> { _0422_, _0386_ };
  assign _0394_ = 4'b1110 >> { _0425_, _0395_ };
  assign _0098_ = 32'd1325400064 >> { _0432_, \tl_i.a_data [5], _0433_, _0542_, _0543_ };
  assign _0379_ = 4'b1110 >> { _0420_, _0380_ };
  assign _0236_ = 32'd1325400064 >> { \tl_i.a_data [7], _0211_, _0212_, _0556_, _0557_ };
  assign _0388_ = 4'b1110 >> { _0423_, _0389_ };
  assign _0340_ = 4'b1110 >> { _0407_, _0341_ };
  assign \u_reg.dio_pad_attr_1_we  = 4'b1000 >> { _0703_, _0676_ };
  assign _0346_ = 4'b1110 >> { _0409_, _0347_ };
  assign _0343_ = 4'b1110 >> { _0408_, _0344_ };
  assign _0477_ = 16'b1111111000000000 >> { _0560_, _0184_, _0183_, _0561_ };
  assign _0246_ = 4'b1000 >> { _0789_, _0825_ };
  assign _0464_ = 16'b0000000000001110 >> { _0553_, _0552_, _0246_, _0247_ };
  assign \u_reg.dio_pad_attr_2_we  = 8'b10000000 >> { _0620_, _0610_, _0676_ };
  assign _0337_ = 4'b1110 >> { _0406_, _0338_ };
  assign _0888_ = 32'd252654421 >> { _0665_, _0709_, _0276_, \u_reg.aon_wkup_detector_cnt_th_2_wdata [7], _0244_ };
  assign _0889_ = 64'b0000000000000000111100001111000000000000000000001010101000110011 >> { _0714_, _0724_, _0690_, \u_reg.aon_wkup_detector_cnt_th_5_wdata [7], _0888_, _0296_ };
  assign _0890_ = 32'd252654421 >> { _0621_, _0703_, _0108_, _0049_, \u_reg.aon_wkup_detector_cnt_th_6_wdata [7] };
  assign _0606_ = 64'b1111111111111111111111111111111111111111111111111000111110001000 >> { _0889_, _0608_, _0727_, _0890_, _0224_, _0848_ };
  assign _0891_ = 32'd5583631 >> { \tl_i.a_address [2], \tl_i.a_address [3], \dio_attr_o[9].keep_en , \dio_attr_o[11].keep_en , \dio_attr_o[10].keep_en  };
  assign _0892_ = 64'b0000000000000000111100001111000000000000000000001100110010101010 >> { _0690_, _0713_, _0689_, \dio_attr_o[14].keep_en , \dio_attr_o[13].keep_en , \dio_attr_o[12].keep_en  };
  assign _0893_ = 32'd4042273621 >> { _0621_, _0681_, _0891_, \dio_attr_o[8].keep_en , \dio_attr_o[7].keep_en  };
  assign _0894_ = 64'b0000000011111111111110001111100000000000000000000000000000000000 >> { _0711_, _0712_, _0893_, _0892_, \dio_attr_o[15].keep_en , _0714_ };
  assign _0895_ = 32'd4042312874 >> { _0665_, _0709_, _0273_, \u_reg.aon_wkup_detector_cnt_th_2_wdata [4], _0241_ };
  assign _0896_ = 64'b0000000000000000111100001111000000000000000000001100110010101010 >> { _0690_, _0724_, _0714_, _0293_, \u_reg.aon_wkup_detector_cnt_th_5_wdata [4], _0895_ };
  assign _0897_ = 32'd3433754864 >> { _0680_, \tl_i.a_address [2], _0172_, _0195_, \u_reg.u_wkup_detector_5_miodio_5.wd  };
  assign _0898_ = 32'd861212431 >> { _0621_, \tl_i.a_address [2], _0897_, \u_reg.aon_wkup_detector_cnt_th_0_wdata [4], _0209_ };
  assign _0899_ = 64'b1111000011110000110011001010101000000000000000000000000000000000 >> { _0727_, _0621_, _0703_, _0105_, _0046_, \u_reg.aon_wkup_detector_cnt_th_6_wdata [4] };
  assign _0900_ = 32'd861212671 >> { \tl_i.a_address [3:2], _0121_, _0149_, _0135_ };
  assign _0901_ = 32'd2408054784 >> { _0677_, _0620_, _0900_, \u_reg.u_wkup_detector_3_miodio_3.wd , _0720_ };
  assign _0902_ = 64'b0000000000000000000000000000000000000000000000000000000000001011 >> { _0894_, _0896_, _0901_, _0899_, _0722_, _0898_ };
  assign _0903_ = 32'd4042312874 >> { _0731_, _0720_, \mio_attr_o[20].keep_en , \mio_attr_o[21].keep_en , \mio_attr_o[19].keep_en  };
  assign _0904_ = 64'b1111111110101010110011001111000011110000111100001111000011110000 >> { \tl_i.a_address [5], \tl_i.a_address [2], \tl_i.a_address [3], _0903_, \mio_attr_o[23].keep_en , \mio_attr_o[22].keep_en  };
  assign _0905_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \tl_i.a_address [2], \tl_i.a_address [3], \mio_attr_o[28].keep_en , \mio_attr_o[27].keep_en , \mio_attr_o[26].keep_en , \mio_attr_o[25].keep_en  };
  assign _0906_ = 64'b1010001010100010111100110000000000000000000000000000000000000000 >> { _0736_, _0621_, _0904_, \mio_attr_o[24].keep_en , _0681_, _0905_ };
  assign _0907_ = 8'b00110101 >> { _0703_, \dio_attr_o[1].keep_en , \dio_attr_o[0].keep_en  };
  assign _0908_ = 32'd252654421 >> { _0714_, _0690_, \mio_attr_o[31].keep_en , \mio_attr_o[30].keep_en , \mio_attr_o[29].keep_en  };
  assign _0909_ = 32'd53677994 >> { _0754_, _0750_, _0908_, _0907_, _0906_ };
  assign _0910_ = 64'b0000000000000000000011110000111100000000000000000011001101010101 >> { _0720_, _0680_, \tl_i.a_address [5], \mio_attr_o[5].keep_en , \mio_attr_o[6].keep_en , \mio_attr_o[4].keep_en  };
  assign _0911_ = 64'b0000000000000000000000000000000011110011111101011111000011110000 >> { _0744_, _0680_, \tl_i.a_address [2], _0910_, \mio_attr_o[8].keep_en , \mio_attr_o[7].keep_en  };
  assign _0912_ = 32'd4291621034 >> { \tl_i.a_address [2], \tl_i.a_address [3], \mio_attr_o[3].keep_en , \mio_attr_o[2].keep_en , \mio_attr_o[1].keep_en  };
  assign _0913_ = 64'b0000000011111111111110001000100000000000000000000000000000000000 >> { _0742_, \tl_i.a_address [5:4], _0912_, _0023_, _0679_ };
  assign _0914_ = 32'd1429409551 >> { _0713_, \tl_i.a_address [2], \mio_attr_o[14].keep_en , \mio_attr_o[15].keep_en , \mio_attr_o[16].keep_en  };
  assign _0915_ = 32'd861270256 >> { _0620_, \tl_i.a_address [2], _0914_, \mio_attr_o[18].keep_en , \mio_attr_o[17].keep_en  };
  assign _0916_ = 64'b0000000000000000000000000000000011111111110011001111000010101010 >> { _0622_, \tl_i.a_address [3:2], \mio_attr_o[10].keep_en , \mio_attr_o[11].keep_en , \mio_attr_o[9].keep_en  };
  assign _0917_ = 8'b10110000 >> { _0916_, _0709_, \mio_attr_o[12].keep_en  };
  assign _0918_ = 64'b0000000000000000000000001111111100000000000000001111100011111000 >> { _0737_, _0743_, _0915_, _0917_, \mio_attr_o[13].keep_en , _0622_ };
  assign _0919_ = 64'b0000000000000000000000000000000000000000000000000000000000001101 >> { _0918_, _0909_, _0752_, _0692_, _0911_, _0913_ };
  assign _0920_ = 64'b0000111100001111001100110101010100000000000000000000000000000000 >> { _0752_, _0731_, _0747_, \dio_attr_o[4].keep_en , \dio_attr_o[3].keep_en , \dio_attr_o[2].keep_en  };
  assign _0921_ = 64'b0000000000000000000000000000000000000000000000001100111110101111 >> { _0920_, _0919_, \tl_i.a_address [2], _0692_, \dio_attr_o[6].keep_en , \dio_attr_o[5].keep_en  };
  assign _0603_ = 32'd4278976511 >> { _0673_, _0921_, _0707_, _0902_, _0666_ };
  assign _0922_ = 32'd252654421 >> { _0665_, _0709_, _0275_, \u_reg.aon_wkup_detector_cnt_th_2_wdata [6], _0243_ };
  assign _0923_ = 64'b0000000000000000111100001111000000000000000000001010101000110011 >> { _0714_, _0724_, _0690_, \u_reg.aon_wkup_detector_cnt_th_5_wdata [6], _0922_, _0295_ };
  assign _0924_ = 32'd252654421 >> { _0621_, _0703_, _0107_, _0048_, \u_reg.aon_wkup_detector_cnt_th_6_wdata [6] };
  assign _0605_ = 64'b1111111111111111111111111111111111111111111111111000111110001000 >> { _0923_, _0608_, _0727_, _0924_, _0223_, _0848_ };
  assign _0925_ = 64'b1111000011110000110011001010101000000000000000000000000000000000 >> { _0727_, _0621_, _0703_, _0106_, _0047_, \u_reg.aon_wkup_detector_cnt_th_6_wdata [5] };
  assign _0926_ = 32'd252654421 >> { _0665_, _0709_, _0274_, \u_reg.aon_wkup_detector_cnt_th_2_wdata [5], _0242_ };
  assign _0927_ = 64'b0000000000000000111100001111000000000000000000001010101000110011 >> { _0714_, _0724_, _0690_, \u_reg.aon_wkup_detector_cnt_th_5_wdata [5], _0926_, _0294_ };
  assign _0604_ = 32'd4294967288 >> { _0927_, _0608_, _0925_, _0848_, _0222_ };
  assign \mio_attr_o[0].virt_od_en  = 4'b1000 >> { _0020_, _0686_ };
  assign \mio_attr_o[0].invert  = 4'b1000 >> { _0019_, _0686_ };
  assign _0449_ = 16'b0000000000001110 >> { _0542_, _0543_, _0432_, _0433_ };
  assign _0310_ = 4'b1000 >> { _0703_, _0825_ };
  assign _0309_ = 16'b1111111101000000 >> { _0310_, _0311_, _0544_, _0545_ };
  assign _0162_ = 32'd1145372656 >> { _0152_, _0682_, _0151_, _0566_, _0567_ };
  assign _0277_ = 16'b1111111101000000 >> { _0278_, _0548_, _0279_, _0549_ };
  assign \mio_attr_o[0].pull_en  = 4'b1000 >> { _0021_, _0686_ };
  assign _0297_ = 16'b1111111101000000 >> { _0298_, _0546_, _0299_, _0547_ };
  assign \u_reg.dio_pad_attr_7_we  = 16'b0100000000000000 >> { _0676_, \tl_i.a_address [3], _0619_, \tl_i.a_address [2] };
  assign _0039_ = 32'd1325400064 >> { \tl_i.a_data [5], _0310_, _0311_, _0544_, _0545_ };
  assign _0245_ = 16'b1111111101000000 >> { _0246_, _0247_, _0552_, _0553_ };
  assign \u_reg.mio_pad_attr_11_we  = 16'b0100000000000000 >> { \tl_i.a_address [3], _0621_, _0822_, \tl_i.a_address [2] };
  assign _0479_ = 16'b0000000000001110 >> { _0563_, _0562_, _0174_, _0175_ };
  assign \u_reg.mio_pad_attr_18_we  = 8'b10000000 >> { _0620_, _0610_, _0685_ };
  assign _0163_ = 32'd1325400064 >> { _0151_, \tl_i.a_data [0], _0152_, _0566_, _0567_ };
  assign _0123_ = 4'b1000 >> { _0731_, _0678_ };
  assign _0140_ = 32'd1325400064 >> { \tl_i.a_data [0], _0123_, _0124_, _0570_, _0571_ };
  assign _0094_ = 32'd1325400064 >> { _0432_, \tl_i.a_data [1], _0433_, _0542_, _0543_ };
  assign _0095_ = 32'd1325400064 >> { _0432_, \tl_i.a_data [2], _0433_, _0542_, _0543_ };
  assign _0056_ = 16'b1111111101000000 >> { _0057_, _0058_, _0586_, _0587_ };
  assign _0033_ = 32'd1145372656 >> { _0311_, _0682_, _0310_, _0544_, _0545_ };
  assign _0127_ = 32'd1325400064 >> { _0110_, \tl_i.a_data [1], _0111_, _0572_, _0573_ };
  assign _0114_ = 32'd1325400064 >> { \tl_i.a_data [1], _0090_, _0091_, _0574_, _0575_ };
  assign _0319_ = 32'd1325400064 >> { _0298_, \tl_i.a_data [6], _0299_, _0546_, _0547_ };
  assign _0265_ = 32'd1325400064 >> { \tl_i.a_data [4], _0246_, _0247_, _0552_, _0553_ };
  assign _0461_ = 16'b0000000000001110 >> { _0550_, _0551_, _0258_, _0259_ };
  assign _0317_ = 32'd1325400064 >> { _0298_, \tl_i.a_data [4], _0299_, _0546_, _0547_ };
  assign _0232_ = 32'd1325400064 >> { \tl_i.a_data [3], _0211_, _0212_, _0556_, _0557_ };
  assign _0097_ = 32'd1325400064 >> { _0432_, \tl_i.a_data [4], _0433_, _0542_, _0543_ };
  assign _0100_ = 32'd1325400064 >> { _0432_, \tl_i.a_data [7], _0433_, _0542_, _0543_ };
  assign _0284_ = 32'd1325400064 >> { _0258_, \tl_i.a_data [3], _0259_, _0550_, _0551_ };
  assign \u_reg.mio_pad_attr_29_we  = 32'd268435456 >> { _0789_, _0675_, _0627_, \tl_i.a_address [6], \tl_i.a_address [7] };
  assign \u_reg.mio_pad_attr_10_we  = 8'b10000000 >> { _0621_, _0610_, _0822_ };
  assign _0288_ = 32'd1325400064 >> { _0258_, \tl_i.a_data [7], _0259_, _0550_, _0551_ };
  assign _0016_ = 32'd264568831 >> { _0687_, \gen_alert_tx[0].u_prim_alert_sender.state_q [2], \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0018_, \gen_alert_tx[0].u_prim_alert_sender.ack_level  };
  assign _0476_ = 16'b0000000000001110 >> { _0560_, _0561_, _0183_, _0184_ };
  assign _0065_ = 32'd1325400064 >> { \tl_i.a_data [0], _0057_, _0058_, _0586_, _0587_ };
  assign \u_reg.mio_pad_attr_13_we  = 4'b1000 >> { _0789_, _0685_ };
  assign _0257_ = 16'b1111111101000000 >> { _0258_, _0550_, _0259_, _0551_ };
  assign _0334_ = 4'b1110 >> { _0405_, _0335_ };
  assign _0037_ = 32'd1325400064 >> { \tl_i.a_data [3], _0310_, _0311_, _0544_, _0545_ };
  assign _0041_ = 32'd1325400064 >> { \tl_i.a_data [7], _0310_, _0311_, _0544_, _0545_ };
  assign _0281_ = 32'd1325400064 >> { _0258_, \tl_i.a_data [0], _0259_, _0550_, _0551_ };
  assign _0470_ = 16'b0000000000001110 >> { _0557_, _0556_, _0211_, _0212_ };
  assign _0328_ = 4'b1110 >> { _0403_, _0329_ };
  assign _0364_ = 4'b1110 >> { _0415_, _0365_ };
  assign _0125_ = 32'd1145372656 >> { _0111_, _0682_, _0110_, _0572_, _0573_ };
  assign _0068_ = 4'b1000 >> { _0690_, _0678_ };
  assign _0076_ = 32'd1325400064 >> { _0068_, \tl_i.a_data [0], _0069_, _0582_, _0583_ };
  assign _0156_ = 32'd1325400064 >> { _0137_, \tl_i.a_data [2], _0138_, _0568_, _0569_ };
  assign _0112_ = 32'd1145372656 >> { _0091_, _0682_, _0090_, _0574_, _0575_ };
  assign _0928_ = 64'b1111111011111111111111111111111100000010000000000000000000000000 >> { mio_in_i[0], scanmode_i[3], scanmode_i[1:0], scanmode_i[2], rst_ni };
  assign \lc_jtag_o.trst_n  = 8'b01000000 >> { \u_pinmux_strap_sampling.tap_strap [0], _0928_, _0028_ };
  assign _0051_ = 64'b0100000000000000000000000000000000000000000000000000000000000000 >> { \tl_i.a_address [4], \tl_i.a_address [5], \tl_i.a_address [3], _0674_, _0708_, \tl_i.a_address [2] };
  assign _0325_ = 4'b1110 >> { _0402_, _0326_ };
  assign _0092_ = 32'd1145372656 >> { _0433_, _0682_, _0432_, _0542_, _0543_ };
  assign _0085_ = 4'b1000 >> { _0703_, _0678_ };
  assign _0084_ = 16'b1111111101000000 >> { _0085_, _0086_, _0576_, _0577_ };
  assign _0467_ = 16'b0000000000001110 >> { _0555_, _0554_, _0226_, _0227_ };
  assign _0358_ = 4'b1110 >> { _0413_, _0359_ };
  assign \u_usbdev_aon_wake.filter_activity.filter_i  = 4'b0110 >> { periph_to_dio_i[0], dio_in_i[0] };
  assign _0367_ = 4'b1110 >> { _0416_, _0368_ };
  assign _0370_ = 4'b1110 >> { _0417_, _0371_ };
  assign _0373_ = 4'b1110 >> { _0418_, _0374_ };
  assign _0376_ = 4'b1110 >> { _0419_, _0377_ };
  assign \u_pinmux_strap_sampling.dft_strap_sample_en  = 8'b10000000 >> { _0595_, _0596_, strap_en_i };
  assign _0153_ = 32'd1145372656 >> { _0138_, _0682_, _0137_, _0568_, _0569_ };
  assign _0139_ = 32'd1145372656 >> { _0124_, _0682_, _0123_, _0570_, _0571_ };
  assign _0040_ = 32'd1325400064 >> { \tl_i.a_data [6], _0310_, _0311_, _0544_, _0545_ };
  assign _0035_ = 32'd1325400064 >> { \tl_i.a_data [1], _0310_, _0311_, _0544_, _0545_ };
  assign _0036_ = 32'd1325400064 >> { \tl_i.a_data [2], _0310_, _0311_, _0544_, _0545_ };
  assign _0130_ = 32'd1325400064 >> { _0110_, \tl_i.a_data [4], _0111_, _0572_, _0573_ };
  assign _0129_ = 32'd1325400064 >> { _0110_, \tl_i.a_data [3], _0111_, _0572_, _0573_ };
  assign _0142_ = 32'd1325400064 >> { \tl_i.a_data [2], _0123_, _0124_, _0570_, _0571_ };
  assign _0128_ = 32'd1325400064 >> { _0110_, \tl_i.a_data [2], _0111_, _0572_, _0573_ };
  assign _0117_ = 32'd1325400064 >> { \tl_i.a_data [4], _0090_, _0091_, _0574_, _0575_ };
  assign _0116_ = 32'd1325400064 >> { \tl_i.a_data [3], _0090_, _0091_, _0574_, _0575_ };
  assign _0115_ = 32'd1325400064 >> { \tl_i.a_data [2], _0090_, _0091_, _0574_, _0575_ };
  assign _0188_ = 32'd1325400064 >> { \tl_i.a_data [2], _0174_, _0175_, _0562_, _0563_ };
  assign _0164_ = 32'd1325400064 >> { _0151_, \tl_i.a_data [1], _0152_, _0566_, _0567_ };
  assign _0187_ = 32'd1325400064 >> { \tl_i.a_data [1], _0174_, _0175_, _0562_, _0563_ };
  assign _0189_ = 32'd1325400064 >> { \tl_i.a_data [3], _0174_, _0175_, _0562_, _0563_ };
  assign _0141_ = 32'd1325400064 >> { \tl_i.a_data [1], _0123_, _0124_, _0570_, _0571_ };
  assign _0143_ = 32'd1325400064 >> { \tl_i.a_data [3], _0123_, _0124_, _0570_, _0571_ };
  assign _0166_ = 32'd1325400064 >> { _0151_, \tl_i.a_data [3], _0152_, _0566_, _0567_ };
  assign _0165_ = 32'd1325400064 >> { _0151_, \tl_i.a_data [2], _0152_, _0566_, _0567_ };
  assign _0064_ = 32'd1145372656 >> { _0058_, _0682_, _0057_, _0586_, _0587_ };
  assign _0078_ = 16'b1111111101000000 >> { _0079_, _0578_, _0080_, _0579_ };
  assign _0059_ = 32'd1145372656 >> { _0052_, _0682_, _0051_, _0588_, _0589_ };
  assign _0053_ = 32'd1145372656 >> { _0032_, _0682_, _0031_, _0590_, _0591_ };
  assign _0072_ = 16'b1111111101000000 >> { _0073_, _0580_, _0074_, _0581_ };
  assign _0060_ = 32'd1325400064 >> { \tl_i.a_data [0], _0051_, _0052_, _0588_, _0589_ };
  assign _0087_ = 32'd1145372656 >> { _0080_, _0682_, _0079_, _0578_, _0579_ };
  assign _0081_ = 32'd1145372656 >> { _0074_, _0682_, _0073_, _0580_, _0581_ };
  assign _0088_ = 32'd1325400064 >> { _0079_, \tl_i.a_data [0], _0080_, _0578_, _0579_ };
  assign _0070_ = 32'd1145372656 >> { _0063_, _0682_, _0062_, _0584_, _0585_ };
  assign _0075_ = 32'd1145372656 >> { _0069_, _0682_, _0068_, _0582_, _0583_ };
  assign _0071_ = 32'd1325400064 >> { _0062_, \tl_i.a_data [0], _0063_, _0584_, _0585_ };
  assign _0465_ = 16'b1111111000000000 >> { _0552_, _0247_, _0246_, _0553_ };
  assign \u_usbdev_aon_wake.filter_activity.update_stored_value  = 16'b1000000000000001 >> { _0430_, _0399_, _0400_, \u_usbdev_aon_wake.filter_activity.filter_i  };
  assign _0038_ = 32'd1325400064 >> { \tl_i.a_data [4], _0310_, _0311_, _0544_, _0545_ };
  assign _0320_ = 32'd1325400064 >> { _0298_, \tl_i.a_data [7], _0299_, _0546_, _0547_ };
  assign _0280_ = 32'd1145372656 >> { _0259_, _0682_, _0258_, _0550_, _0551_ };
  assign _0283_ = 32'd1325400064 >> { _0258_, \tl_i.a_data [2], _0259_, _0550_, _0551_ };
  assign _0025_ = 32'd1145372656 >> { _0086_, _0682_, _0085_, _0576_, _0577_ };
  assign _0034_ = 32'd1325400064 >> { \tl_i.a_data [0], _0310_, _0311_, _0544_, _0545_ };
  assign _0355_ = 4'b1110 >> { _0412_, _0356_ };
  assign _0453_ = 16'b1111111000000000 >> { _0544_, _0311_, _0310_, _0545_ };
  assign _0177_ = 32'd1325400064 >> { \tl_i.a_data [0], _0160_, _0161_, _0564_, _0565_ };
  assign _0082_ = 32'd1325400064 >> { _0073_, \tl_i.a_data [0], _0074_, _0580_, _0581_ };
  assign _0154_ = 32'd1325400064 >> { _0137_, \tl_i.a_data [0], _0138_, _0568_, _0569_ };
  assign _0266_ = 32'd1325400064 >> { \tl_i.a_data [5], _0246_, _0247_, _0552_, _0553_ };
  assign _0268_ = 32'd1325400064 >> { \tl_i.a_data [7], _0246_, _0247_, _0552_, _0553_ };
  assign _0308_ = 32'd1325400064 >> { _0278_, \tl_i.a_data [7], _0279_, _0548_, _0549_ };
  assign _0307_ = 32'd1325400064 >> { _0278_, \tl_i.a_data [6], _0279_, _0548_, _0549_ };
  assign _0235_ = 32'd1325400064 >> { \tl_i.a_data [6], _0211_, _0212_, _0556_, _0557_ };
  assign _0234_ = 32'd1325400064 >> { \tl_i.a_data [5], _0211_, _0212_, _0556_, _0557_ };
  assign _0267_ = 32'd1325400064 >> { \tl_i.a_data [6], _0246_, _0247_, _0552_, _0553_ };
  assign _0233_ = 32'd1325400064 >> { \tl_i.a_data [4], _0211_, _0212_, _0556_, _0557_ };
  assign _0005_ = 64'b0000000001000000000000001011101000000000101011100000000000000001 >> { _0442_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _0007_, _0538_, _0539_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _0054_ = 32'd1325400064 >> { \tl_i.a_data [0], _0031_, _0032_, _0590_, _0591_ };
  assign _0282_ = 32'd1325400064 >> { _0258_, \tl_i.a_data [1], _0259_, _0550_, _0551_ };
  assign _0318_ = 32'd1325400064 >> { _0298_, \tl_i.a_data [5], _0299_, _0546_, _0547_ };
  assign _0306_ = 32'd1325400064 >> { _0278_, \tl_i.a_data [5], _0279_, _0548_, _0549_ };
  assign _0061_ = 16'b1111111101000000 >> { _0062_, _0584_, _0063_, _0585_ };
  assign _0503_ = 16'b0000000000001110 >> { _0578_, _0579_, _0079_, _0080_ };
  assign _0513_ = 16'b1111111000000000 >> { _0584_, _0063_, _0062_, _0585_ };
  assign _0492_ = 16'b1111111000000000 >> { _0570_, _0124_, _0123_, _0571_ };
  assign _0531_ = 4'b0100 >> lc_hw_debug_en_i[3:2];
  assign \u_reg.mio_pad_attr_1_we  = 4'b1000 >> { _0703_, _0822_ };
  assign _0526_ = 4'b1110 >> { \dft_strap_test_o.valid , \u_pinmux_strap_sampling.dft_strap_sample_en  };
  assign \u_reg.mio_pad_attr_0_we  = 4'b1000 >> { _0726_, _0822_ };
  assign \mio_attr_o[0].drive_strength [0] = 4'b1000 >> { _0024_, _0686_ };
  assign _0929_ = 64'b1111111111111111111100001111000011111111111111111111111110001000 >> { \gen_alert_tx[0].u_prim_alert_sender.state_q [0], \gen_alert_tx[0].u_prim_alert_sender.state_q [2], _0018_, \gen_alert_tx[0].u_prim_alert_sender.ack_level , _0824_, _0688_ };
  assign _0436_ = 64'b0000000000000000111011111111111111111111111111111111111111111111 >> { _0929_, _0687_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], \gen_alert_tx[0].u_prim_alert_sender.state_q [2], \alert_tx_o[0].alert_p , _0018_ };
  assign _0452_ = 16'b0000000000001110 >> { _0545_, _0544_, _0310_, _0311_ };
  assign \u_reg.mio_pad_attr_20_we  = 4'b1000 >> { _0731_, _0685_ };
  assign \u_reg.mio_pad_attr_19_we  = 4'b1000 >> { _0747_, _0685_ };
  assign \u_reg.mio_pad_attr_21_we  = 4'b1000 >> { _0720_, _0685_ };
  assign _0521_ = 16'b0000000000001110 >> { _0591_, _0590_, _0032_, _0031_ };
  assign _0489_ = 16'b1111111000000000 >> { _0568_, _0138_, _0137_, _0569_ };
  assign \u_reg.mio_pad_attr_22_we  = 8'b10000000 >> { _0619_, _0610_, _0685_ };
  assign _0126_ = 32'd1325400064 >> { _0110_, \tl_i.a_data [0], _0111_, _0572_, _0573_ };
  assign _0113_ = 32'd1325400064 >> { \tl_i.a_data [0], _0090_, _0091_, _0574_, _0575_ };
  assign _0506_ = 16'b0000000000001110 >> { _0580_, _0581_, _0073_, _0074_ };
  assign _0480_ = 16'b1111111000000000 >> { _0562_, _0175_, _0174_, _0563_ };
  assign \u_reg.mio_pad_attr_15_we  = 8'b10000000 >> { _0714_, _0675_, _0684_ };
  assign \u_reg.mio_pad_attr_17_we  = 4'b1000 >> { _0703_, _0685_ };
  assign _0495_ = 16'b1111111000000000 >> { _0572_, _0111_, _0110_, _0573_ };
  assign _0438_ = 64'b0000000000000000000000000000000011111110111111111111111111111111 >> { _0824_, _0687_, \gen_alert_tx[0].u_prim_alert_sender.state_q [2], \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0018_, \gen_alert_tx[0].u_prim_alert_sender.ack_level  };
  assign _0491_ = 16'b0000000000001110 >> { _0571_, _0570_, _0123_, _0124_ };
  assign _0471_ = 16'b1111111000000000 >> { _0556_, _0212_, _0211_, _0557_ };
  assign _0524_ = 4'b1110 >> { _0523_, _0592_ };
  assign \u_reg.dio_pad_attr_3_we  = 4'b1000 >> { _0747_, _0676_ };
  assign _0450_ = 16'b1111111000000000 >> { _0542_, _0433_, _0432_, _0543_ };
  assign \u_reg.mio_pad_attr_28_we  = 4'b1000 >> { _0709_, _0685_ };
  assign \u_reg.mio_pad_attr_27_we  = 16'b0100000000000000 >> { \tl_i.a_address [3], _0621_, _0685_, \tl_i.a_address [2] };
  assign _0468_ = 16'b1111111000000000 >> { _0554_, _0227_, _0226_, _0555_ };
  assign \u_reg.mio_pad_attr_25_we  = 8'b10000000 >> { _0693_, _0621_, _0685_ };
  assign _0510_ = 16'b1111111000000000 >> { _0582_, _0069_, _0068_, _0583_ };
  assign _0500_ = 16'b0000000000001110 >> { _0577_, _0576_, _0085_, _0086_ };
  assign _0435_ = 64'b0000000000000000111111111111111100010000000000000001000000000000 >> { _0687_, _0929_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], \gen_alert_tx[0].u_prim_alert_sender.state_q [2], \alert_tx_o[0].alert_p , _0018_ };
  assign \u_reg.mio_pad_attr_23_we  = 16'b0100000000000000 >> { _0685_, \tl_i.a_address [3], _0619_, \tl_i.a_address [2] };
  assign \u_reg.mio_pad_attr_26_we  = 8'b10000000 >> { _0621_, _0610_, _0685_ };
  assign _0144_ = 32'd1325400064 >> { \tl_i.a_data [4], _0123_, _0124_, _0570_, _0571_ };
  assign _0167_ = 32'd1325400064 >> { _0151_, \tl_i.a_data [4], _0152_, _0566_, _0567_ };
  assign \rv_jtag_o.trst_n  = 32'd1073741824 >> { _0594_, _0593_, _0928_, _0028_, \u_pinmux_strap_sampling.tap_strap [0] };
  assign _0067_ = 16'b1111111101000000 >> { _0068_, _0582_, _0069_, _0583_ };
  assign _0190_ = 32'd1325400064 >> { \tl_i.a_data [4], _0174_, _0175_, _0562_, _0563_ };
  assign _0287_ = 32'd1325400064 >> { _0258_, \tl_i.a_data [6], _0259_, _0550_, _0551_ };
  assign _0099_ = 32'd1325400064 >> { _0432_, \tl_i.a_data [6], _0433_, _0542_, _0543_ };
  assign _0093_ = 32'd1325400064 >> { _0432_, \tl_i.a_data [0], _0433_, _0542_, _0543_ };
  assign _0431_ = 16'b1111111101000000 >> { _0432_, _0542_, _0433_, _0543_ };
  assign _0096_ = 32'd1325400064 >> { _0432_, \tl_i.a_data [3], _0433_, _0542_, _0543_ };
  assign _0322_ = 4'b1110 >> { _0401_, _0323_ };
  assign \mio_attr_o[0].keep_en  = 4'b1000 >> { _0023_, _0686_ };
  assign _0474_ = 16'b1111111000000000 >> { _0558_, _0198_, _0197_, _0559_ };
  assign _0349_ = 4'b1110 >> { _0410_, _0350_ };
  assign _0331_ = 4'b1110 >> { _0404_, _0332_ };
  assign _0597_ = 16'b0001000000000000 >> { \u_reg.u_reg_if.a_ack , \tl_i.a_opcode [2], \tl_i.a_opcode [0], \tl_i.a_opcode [1] };
  assign _0501_ = 16'b1111111000000000 >> { _0576_, _0086_, _0085_, _0577_ };
  assign _0109_ = 16'b1111111101000000 >> { _0110_, _0572_, _0111_, _0573_ };
  assign _0136_ = 16'b1111111101000000 >> { _0137_, _0568_, _0138_, _0569_ };
  assign _0122_ = 16'b1111111101000000 >> { _0123_, _0124_, _0570_, _0571_ };
  assign \dft_jtag_o.trst_n  = 32'd2147483648 >> { _0595_, _0596_, \u_pinmux_strap_sampling.tap_strap [0], _0028_, _0928_ };
  assign _0455_ = 16'b0000000000001110 >> { _0546_, _0547_, _0298_, _0299_ };
  assign _0026_ = 32'd1325400064 >> { \tl_i.a_data [0], _0085_, _0086_, _0576_, _0577_ };
  assign _0200_ = 32'd1325400064 >> { _0183_, \tl_i.a_data [0], _0184_, _0560_, _0561_ };
  assign _0202_ = 32'd1325400064 >> { _0183_, \tl_i.a_data [2], _0184_, _0560_, _0561_ };
  assign _0181_ = 32'd1325400064 >> { \tl_i.a_data [4], _0160_, _0161_, _0564_, _0565_ };
  assign _0196_ = 16'b1111111101000000 >> { _0197_, _0198_, _0558_, _0559_ };
  assign _0204_ = 32'd1325400064 >> { _0183_, \tl_i.a_data [4], _0184_, _0560_, _0561_ };
  assign _0203_ = 32'd1325400064 >> { _0183_, \tl_i.a_data [3], _0184_, _0560_, _0561_ };
  assign _0158_ = 32'd1325400064 >> { _0137_, \tl_i.a_data [4], _0138_, _0568_, _0569_ };
  assign _0150_ = 16'b1111111101000000 >> { _0151_, _0566_, _0152_, _0567_ };
  assign _0179_ = 32'd1325400064 >> { \tl_i.a_data [2], _0160_, _0161_, _0564_, _0565_ };
  assign _0262_ = 32'd1325400064 >> { \tl_i.a_data [1], _0246_, _0247_, _0552_, _0553_ };
  assign _0264_ = 32'd1325400064 >> { \tl_i.a_data [3], _0246_, _0247_, _0552_, _0553_ };
  assign _0518_ = 16'b0000000000001110 >> { _0589_, _0588_, _0052_, _0051_ };
  assign _0260_ = 32'd1145372656 >> { _0247_, _0682_, _0246_, _0552_, _0553_ };
  assign _0219_ = 32'd1325400064 >> { \tl_i.a_data [5], _0197_, _0198_, _0558_, _0559_ };
  assign _0221_ = 32'd1325400064 >> { \tl_i.a_data [7], _0197_, _0198_, _0558_, _0559_ };
  assign _0215_ = 32'd1325400064 >> { \tl_i.a_data [1], _0197_, _0198_, _0558_, _0559_ };
  assign _0217_ = 32'd1325400064 >> { \tl_i.a_data [3], _0197_, _0198_, _0558_, _0559_ };
  assign _0485_ = 16'b0000000000001110 >> { _0566_, _0567_, _0151_, _0152_ };
  assign \u_reg.dio_pad_attr_9_we  = 8'b10000000 >> { _0693_, _0621_, _0676_ };
  assign _0519_ = 16'b1111111000000000 >> { _0588_, _0051_, _0052_, _0589_ };
  assign _0509_ = 16'b0000000000001110 >> { _0582_, _0583_, _0068_, _0069_ };
  assign _0437_ = 64'b0000000000000000000000000000000011111110111111111111111111111111 >> { _0688_, _0687_, _0018_, \gen_alert_tx[0].u_prim_alert_sender.state_q [2], \gen_alert_tx[0].u_prim_alert_sender.state_q [0], \gen_alert_tx[0].u_prim_alert_sender.ack_level  };
  assign _0488_ = 16'b0000000000001110 >> { _0568_, _0569_, _0137_, _0138_ };
  assign \u_reg.dio_pad_attr_8_we  = 4'b1000 >> { _0681_, _0676_ };
  assign _0498_ = 16'b1111111000000000 >> { _0574_, _0091_, _0090_, _0575_ };
  assign _0186_ = 32'd1325400064 >> { \tl_i.a_data [0], _0174_, _0175_, _0562_, _0563_ };
  assign _0159_ = 16'b1111111101000000 >> { _0160_, _0161_, _0564_, _0565_ };
  assign _0483_ = 16'b1111111000000000 >> { _0564_, _0161_, _0160_, _0565_ };
  assign _0201_ = 32'd1325400064 >> { _0183_, \tl_i.a_data [1], _0184_, _0560_, _0561_ };
  assign _0534_ = 4'b0100 >> lc_dft_en_i[1:0];
  assign _0516_ = 64'b1111111111111111111111111000000000000000000000000000000000000000 >> { _0586_, _0587_, _0058_, _0709_, _0708_, _0674_ };
  assign _0157_ = 32'd1325400064 >> { _0137_, \tl_i.a_data [3], _0138_, _0568_, _0569_ };
  assign _0180_ = 32'd1325400064 >> { \tl_i.a_data [3], _0160_, _0161_, _0564_, _0565_ };
  assign _0252_ = 32'd1325400064 >> { \tl_i.a_data [3], _0226_, _0227_, _0554_, _0555_ };
  assign _0254_ = 32'd1325400064 >> { \tl_i.a_data [5], _0226_, _0227_, _0554_, _0555_ };
  assign _0248_ = 32'd1145372656 >> { _0227_, _0682_, _0226_, _0554_, _0555_ };
  assign _0250_ = 32'd1325400064 >> { \tl_i.a_data [1], _0226_, _0227_, _0554_, _0555_ };
  assign _0231_ = 32'd1325400064 >> { \tl_i.a_data [2], _0211_, _0212_, _0556_, _0557_ };
  assign _0497_ = 16'b0000000000001110 >> { _0575_, _0574_, _0090_, _0091_ };
  assign _0256_ = 32'd1325400064 >> { \tl_i.a_data [7], _0226_, _0227_, _0554_, _0555_ };
  assign _0229_ = 32'd1325400064 >> { \tl_i.a_data [0], _0211_, _0212_, _0556_, _0557_ };
  assign _0261_ = 32'd1325400064 >> { \tl_i.a_data [0], _0246_, _0247_, _0552_, _0553_ };
  assign _0263_ = 32'd1325400064 >> { \tl_i.a_data [2], _0246_, _0247_, _0552_, _0553_ };
  assign _0255_ = 32'd1325400064 >> { \tl_i.a_data [6], _0226_, _0227_, _0554_, _0555_ };
  assign _0230_ = 32'd1325400064 >> { \tl_i.a_data [1], _0211_, _0212_, _0556_, _0557_ };
  assign _0302_ = 32'd1325400064 >> { _0278_, \tl_i.a_data [1], _0279_, _0548_, _0549_ };
  assign _0303_ = 32'd1325400064 >> { _0278_, \tl_i.a_data [2], _0279_, _0548_, _0549_ };
  assign _0300_ = 32'd1145372656 >> { _0279_, _0682_, _0278_, _0548_, _0549_ };
  assign _0301_ = 32'd1325400064 >> { _0278_, \tl_i.a_data [0], _0279_, _0548_, _0549_ };
  assign _0218_ = 32'd1325400064 >> { \tl_i.a_data [4], _0197_, _0198_, _0558_, _0559_ };
  assign _0220_ = 32'd1325400064 >> { \tl_i.a_data [6], _0197_, _0198_, _0558_, _0559_ };
  assign _0214_ = 32'd1325400064 >> { \tl_i.a_data [0], _0197_, _0198_, _0558_, _0559_ };
  assign _0216_ = 32'd1325400064 >> { \tl_i.a_data [2], _0197_, _0198_, _0558_, _0559_ };
  assign _0251_ = 32'd1325400064 >> { \tl_i.a_data [2], _0226_, _0227_, _0554_, _0555_ };
  assign _0253_ = 32'd1325400064 >> { \tl_i.a_data [4], _0226_, _0227_, _0554_, _0555_ };
  assign _0228_ = 32'd1145372656 >> { _0212_, _0682_, _0211_, _0556_, _0557_ };
  assign _0249_ = 32'd1325400064 >> { \tl_i.a_data [0], _0226_, _0227_, _0554_, _0555_ };
  assign \u_reg.mio_pad_attr_31_we  = 32'd268435456 >> { _0714_, _0675_, _0627_, \tl_i.a_address [6], \tl_i.a_address [7] };
  assign \u_reg.dio_pad_attr_5_we  = 4'b1000 >> { _0720_, _0676_ };
  assign \u_reg.dio_pad_attr_4_we  = 4'b1000 >> { _0731_, _0676_ };
  assign \u_reg.mio_pad_attr_16_we  = 4'b1000 >> { _0726_, _0685_ };
  assign \u_reg.dio_pad_attr_13_we  = 8'b10000000 >> { _0789_, _0675_, _0689_ };
  assign \u_reg.dio_pad_attr_12_we  = 4'b1000 >> { _0709_, _0676_ };
  assign \u_reg.dio_pad_attr_11_we  = 16'b0100000000000000 >> { \tl_i.a_address [3], _0621_, _0676_, \tl_i.a_address [2] };
  assign \u_reg.dio_pad_attr_10_we  = 8'b10000000 >> { _0621_, _0610_, _0676_ };
  assign _0930_ = 64'b1111111111111111011111110111111100000000111111111111111111111111 >> { _0028_, \u_pinmux_strap_sampling.tap_strap [0], \lc_jtag_i.tdo_oe , \rv_jtag_i.tdo_oe , _0594_, _0593_ };
  assign mio_oe_o[0] = 64'b1000000000000000000000000000000011111111111111111111111111111111 >> { _0930_, _0595_, _0596_, \u_pinmux_strap_sampling.tap_strap [0], _0028_, \dft_jtag_i.tdo_oe  };
  assign _0304_ = 32'd1325400064 >> { _0278_, \tl_i.a_data [3], _0279_, _0548_, _0549_ };
  assign _0305_ = 32'd1325400064 >> { _0278_, \tl_i.a_data [4], _0279_, _0548_, _0549_ };
  assign \u_reg.mio_pad_attr_12_we  = 4'b1000 >> { _0709_, _0822_ };
  assign \u_reg.mio_pad_attr_7_we  = 16'b0100000000000000 >> { _0822_, \tl_i.a_address [3], _0619_, \tl_i.a_address [2] };
  assign _0931_ = 64'b1111111111111111000011111010101011001100110011001111110011110000 >> { usb_state_debug_o[1], usb_wkup_req_o, usb_state_debug_o[0], \u_usbdev_aon_wake.gen_filters[1].u_filter.filter_o , \u_usbdev_aon_wake.gen_filters[0].u_filter.filter_o , \u_usbdev_aon_wake.filter_activity.filter_o  };
  assign _0000_ = 16'b1111111111100000 >> { _0931_, usb_state_debug_o[0], usb_wkup_req_o, \u_usbdev_aon_wake.gen_filters[2].u_filter.filter_o  };
  assign _0456_ = 16'b1111111000000000 >> { _0546_, _0299_, _0298_, _0547_ };
  assign _0029_ = 8'b11001010 >> { \tl_o.d_valid , \tl_i.d_ready , \tl_i.a_valid  };
  assign _0050_ = 16'b1111111101000000 >> { _0051_, _0052_, _0588_, _0589_ };
  assign \rv_jtag_o.tck  = 32'd1073741824 >> { _0594_, _0593_, mio_in_i[0], _0028_, \u_pinmux_strap_sampling.tap_strap [0] };
  assign \dft_jtag_o.tck  = 32'd2147483648 >> { _0595_, _0596_, \u_pinmux_strap_sampling.tap_strap [0], _0028_, mio_in_i[0] };
  assign _0458_ = 16'b0000000000001110 >> { _0548_, _0549_, _0278_, _0279_ };
  assign \tl_o.d_user.rsp_intg [5] = 2'b01 >> \tl_o.d_opcode [0];
  assign \tl_o.a_ready  = 2'b01 >> \tl_o.d_valid ;
  assign \tl_o.d_user.rsp_intg [3] = 2'b01 >> \tl_o.d_size [0];
  assign \tl_o.d_user.rsp_intg [0] = 2'b01 >> \tl_o.d_user.rsp_intg [1];
  assign _0443_ = 2'b01 >> \alert_rx_i[0].ack_n ;
  assign _0439_ = 2'b01 >> \alert_rx_i[0].ping_n ;
  assign \alert_tx_o[0].alert_n  = 2'b01 >> _0535_;
  assign \mio_attr_o[28].od_en  = 1'b0;
  assign \mio_attr_o[28].drive_strength [3:1] = 3'b000;
  assign \mio_attr_o[27].slew_rate  = 2'b00;
  assign \mio_attr_o[27].schmitt_en  = 1'b0;
  assign \mio_attr_o[27].od_en  = 1'b0;
  assign \mio_attr_o[27].drive_strength [3:1] = 3'b000;
  assign \mio_attr_o[26].slew_rate  = 2'b00;
  assign \mio_attr_o[26].schmitt_en  = 1'b0;
  assign \mio_attr_o[26].od_en  = 1'b0;
  assign \mio_attr_o[26].drive_strength [3:1] = 3'b000;
  assign \mio_attr_o[25].slew_rate  = 2'b00;
  assign \mio_attr_o[25].schmitt_en  = 1'b0;
  assign \mio_attr_o[25].od_en  = 1'b0;
  assign \mio_attr_o[25].drive_strength [3:1] = 3'b000;
  assign \mio_attr_o[24].slew_rate  = 2'b00;
  assign \mio_attr_o[24].schmitt_en  = 1'b0;
  assign \mio_attr_o[24].od_en  = 1'b0;
  assign \mio_attr_o[24].drive_strength [3:1] = 3'b000;
  assign \mio_attr_o[23].slew_rate  = 2'b00;
  assign \mio_attr_o[23].schmitt_en  = 1'b0;
  assign \mio_attr_o[23].od_en  = 1'b0;
  assign \mio_attr_o[23].drive_strength [3:1] = 3'b000;
  assign \mio_attr_o[22].slew_rate  = 2'b00;
  assign \mio_attr_o[22].schmitt_en  = 1'b0;
  assign \mio_attr_o[22].od_en  = 1'b0;
  assign \mio_attr_o[22].drive_strength [3:1] = 3'b000;
  assign \mio_attr_o[21].slew_rate  = 2'b00;
  assign \mio_attr_o[21].schmitt_en  = 1'b0;
  assign \mio_attr_o[21].od_en  = 1'b0;
  assign \mio_attr_o[21].drive_strength [3:1] = 3'b000;
  assign \mio_attr_o[20].slew_rate  = 2'b00;
  assign \mio_attr_o[20].schmitt_en  = 1'b0;
  assign \mio_attr_o[20].od_en  = 1'b0;
  assign \lc_jtag_o.tms  = \lc_jtag_o.tck ;
  assign \lc_jtag_o.tdi  = \lc_jtag_o.tck ;
  assign \mio_attr_o[20].drive_strength [3:1] = 3'b000;
  assign \mio_attr_o[1].slew_rate  = 2'b00;
  assign \mio_attr_o[1].schmitt_en  = 1'b0;
  assign \mio_attr_o[1].od_en  = 1'b0;
  assign \mio_attr_o[1].drive_strength [3:1] = 3'b000;
  assign \mio_attr_o[19].slew_rate  = 2'b00;
  assign \mio_attr_o[19].schmitt_en  = 1'b0;
  assign \mio_attr_o[19].od_en  = 1'b0;
  assign \mio_attr_o[19].drive_strength [3:1] = 3'b000;
  assign \mio_attr_o[18].slew_rate  = 2'b00;
  assign \mio_attr_o[18].schmitt_en  = 1'b0;
  assign \mio_attr_o[18].od_en  = 1'b0;
  assign \mio_attr_o[18].drive_strength [3:1] = 3'b000;
  assign \mio_attr_o[17].slew_rate  = 2'b00;
  assign \mio_attr_o[17].schmitt_en  = 1'b0;
  assign \mio_attr_o[17].od_en  = 1'b0;
  assign \mio_attr_o[17].drive_strength [3:1] = 3'b000;
  assign \mio_attr_o[16].slew_rate  = 2'b00;
  assign \mio_attr_o[16].schmitt_en  = 1'b0;
  assign \mio_attr_o[16].od_en  = 1'b0;
  assign \mio_attr_o[16].drive_strength [3:1] = 3'b000;
  assign \mio_attr_o[15].slew_rate  = 2'b00;
  assign \mio_attr_o[15].schmitt_en  = 1'b0;
  assign \mio_attr_o[15].od_en  = 1'b0;
  assign \mio_attr_o[15].drive_strength [3:1] = 3'b000;
  assign \mio_attr_o[14].slew_rate  = 2'b00;
  assign \mio_attr_o[14].schmitt_en  = 1'b0;
  assign \mio_attr_o[14].od_en  = 1'b0;
  assign \mio_attr_o[14].drive_strength [3:1] = 3'b000;
  assign \mio_attr_o[13].slew_rate  = 2'b00;
  assign \mio_attr_o[13].schmitt_en  = 1'b0;
  assign \mio_attr_o[13].od_en  = 1'b0;
  assign \mio_attr_o[13].drive_strength [3:1] = 3'b000;
  assign dio_to_periph_o = dio_in_i;
  assign \mio_attr_o[12].slew_rate  = 2'b00;
  assign \mio_attr_o[12].schmitt_en  = 1'b0;
  assign \mio_attr_o[12].od_en  = 1'b0;
  assign \mio_attr_o[12].drive_strength [3:1] = 3'b000;
  assign \mio_attr_o[11].slew_rate  = 2'b00;
  assign \mio_attr_o[11].schmitt_en  = 1'b0;
  assign \mio_attr_o[11].od_en  = 1'b0;
  assign \mio_attr_o[11].drive_strength [3:1] = 3'b000;
  assign \mio_attr_o[10].slew_rate  = 2'b00;
  assign \mio_attr_o[10].schmitt_en  = 1'b0;
  assign \mio_attr_o[10].od_en  = 1'b0;
  assign \mio_attr_o[10].drive_strength [3:1] = 3'b000;
  assign \mio_attr_o[0].slew_rate  = 2'b00;
  assign \mio_attr_o[0].schmitt_en  = 1'b0;
  assign \mio_attr_o[0].od_en  = 1'b0;
  assign \mio_attr_o[0].drive_strength [3:1] = 3'b000;
  assign { \tl_o.d_user.rsp_intg [6], \tl_o.d_user.rsp_intg [4], \tl_o.d_user.rsp_intg [2] } = { 1'b0, \tl_o.d_size [1], \tl_o.d_error  };
  assign mio_to_periph_o = 33'b000000000000000000000000000000000;
  assign \tl_o.d_sink  = 1'b0;
  assign \tl_o.d_param  = 3'b000;
  assign \tl_o.d_opcode [2:1] = 2'b00;
  assign { \tl_o.d_data [30:10], \tl_o.d_data [8] } = { \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31] };
  assign \rv_jtag_o.tms  = \rv_jtag_o.tck ;
  assign \rv_jtag_o.tdi  = \rv_jtag_o.tck ;
  assign \u_reg.aon_wkup_detector_5_wdata [4:3] = { \u_reg.u_wkup_detector_5_miodio_5.wd , \u_reg.u_wkup_detector_5_filter_5.wd  };
  assign dio_out_o = periph_to_dio_i;
  assign dio_oe_o = periph_to_dio_oe_i;
  assign \dio_attr_o[9].slew_rate  = 2'b00;
  assign \dio_attr_o[9].schmitt_en  = 1'b0;
  assign \dio_attr_o[9].od_en  = 1'b0;
  assign \dio_attr_o[9].drive_strength [3:1] = 3'b000;
  assign \dio_attr_o[8].slew_rate  = 2'b00;
  assign \dio_attr_o[8].schmitt_en  = 1'b0;
  assign \dio_attr_o[8].od_en  = 1'b0;
  assign \dio_attr_o[8].drive_strength [3:1] = 3'b000;
  assign \dio_attr_o[7].slew_rate  = 2'b00;
  assign \dio_attr_o[7].schmitt_en  = 1'b0;
  assign \dio_attr_o[7].od_en  = 1'b0;
  assign \dio_attr_o[7].drive_strength [3:1] = 3'b000;
  assign \dio_attr_o[6].slew_rate  = 2'b00;
  assign \dio_attr_o[6].schmitt_en  = 1'b0;
  assign \dio_attr_o[6].od_en  = 1'b0;
  assign \dio_attr_o[6].drive_strength [3:1] = 3'b000;
  assign \dio_attr_o[5].slew_rate  = 2'b00;
  assign \dio_attr_o[5].schmitt_en  = 1'b0;
  assign \dio_attr_o[5].od_en  = 1'b0;
  assign \dio_attr_o[5].drive_strength [3:1] = 3'b000;
  assign \dio_attr_o[4].slew_rate  = 2'b00;
  assign \dio_attr_o[4].schmitt_en  = 1'b0;
  assign \dio_attr_o[4].od_en  = 1'b0;
  assign \dio_attr_o[4].drive_strength [3:1] = 3'b000;
  assign \dio_attr_o[3].slew_rate  = 2'b00;
  assign \dio_attr_o[3].schmitt_en  = 1'b0;
  assign \dio_attr_o[3].od_en  = 1'b0;
  assign \dio_attr_o[3].drive_strength [3:1] = 3'b000;
  assign \dio_attr_o[2].slew_rate  = 2'b00;
  assign \dio_attr_o[2].schmitt_en  = 1'b0;
  assign \dio_attr_o[2].od_en  = 1'b0;
  assign \dio_attr_o[2].drive_strength [3:1] = 3'b000;
  assign \dio_attr_o[1].slew_rate  = 2'b00;
  assign \dio_attr_o[1].schmitt_en  = 1'b0;
  assign \dio_attr_o[1].od_en  = 1'b0;
  assign \dio_attr_o[1].drive_strength [3:1] = 3'b000;
  assign \dio_attr_o[15].slew_rate  = 2'b00;
  assign \dio_attr_o[15].schmitt_en  = 1'b0;
  assign \dio_attr_o[15].od_en  = 1'b0;
  assign \dio_attr_o[15].drive_strength [3:1] = 3'b000;
  assign \dio_attr_o[14].slew_rate  = 2'b00;
  assign \dio_attr_o[14].schmitt_en  = 1'b0;
  assign \dio_attr_o[14].od_en  = 1'b0;
  assign \dio_attr_o[14].drive_strength [3:1] = 3'b000;
  assign \dio_attr_o[13].slew_rate  = 2'b00;
  assign \dio_attr_o[13].schmitt_en  = 1'b0;
  assign \dio_attr_o[13].od_en  = 1'b0;
  assign \dio_attr_o[13].drive_strength [3:1] = 3'b000;
  assign \dio_attr_o[12].slew_rate  = 2'b00;
  assign \dio_attr_o[12].schmitt_en  = 1'b0;
  assign \dio_attr_o[12].od_en  = 1'b0;
  assign \dio_attr_o[12].drive_strength [3:1] = 3'b000;
  assign \dio_attr_o[11].slew_rate  = 2'b00;
  assign \dio_attr_o[11].schmitt_en  = 1'b0;
  assign \dio_attr_o[11].od_en  = 1'b0;
  assign \dio_attr_o[11].drive_strength [3:1] = 3'b000;
  assign \dio_attr_o[10].slew_rate  = 2'b00;
  assign \dio_attr_o[10].schmitt_en  = 1'b0;
  assign \dio_attr_o[10].od_en  = 1'b0;
  assign \dio_attr_o[10].drive_strength [3:1] = 3'b000;
  assign \dio_attr_o[0].slew_rate  = 2'b00;
  assign \dio_attr_o[0].schmitt_en  = 1'b0;
  assign \dio_attr_o[0].od_en  = 1'b0;
  assign \dio_attr_o[0].drive_strength [3:1] = 3'b000;
  assign \u_reg.aon_wkup_detector_3_wdata [4:3] = { \u_reg.u_wkup_detector_3_miodio_3.wd , \u_reg.u_wkup_detector_3_filter_3.wd  };
  assign mio_out_o[31:1] = 31'b0000000000000000000000000000000;
  assign mio_oe_o[31:1] = 31'b0000000000000000000000000000000;
  assign pin_wkup_req_o = 1'b0;
  assign \mio_attr_o[9].slew_rate  = 2'b00;
  assign \mio_attr_o[9].schmitt_en  = 1'b0;
  assign \mio_attr_o[9].od_en  = 1'b0;
  assign \mio_attr_o[9].drive_strength [3:1] = 3'b000;
  assign \mio_attr_o[8].slew_rate  = 2'b00;
  assign \mio_attr_o[8].schmitt_en  = 1'b0;
  assign \mio_attr_o[8].od_en  = 1'b0;
  assign \mio_attr_o[8].drive_strength [3:1] = 3'b000;
  assign \mio_attr_o[7].slew_rate  = 2'b00;
  assign \mio_attr_o[7].schmitt_en  = 1'b0;
  assign \mio_attr_o[7].od_en  = 1'b0;
  assign \mio_attr_o[7].drive_strength [3:1] = 3'b000;
  assign \mio_attr_o[6].slew_rate  = 2'b00;
  assign \mio_attr_o[6].schmitt_en  = 1'b0;
  assign \mio_attr_o[6].od_en  = 1'b0;
  assign \mio_attr_o[6].drive_strength [3:1] = 3'b000;
  assign \mio_attr_o[5].slew_rate  = 2'b00;
  assign \mio_attr_o[5].schmitt_en  = 1'b0;
  assign \mio_attr_o[5].od_en  = 1'b0;
  assign \mio_attr_o[5].drive_strength [3:1] = 3'b000;
  assign \mio_attr_o[4].slew_rate  = 2'b00;
  assign \mio_attr_o[4].schmitt_en  = 1'b0;
  assign \mio_attr_o[4].od_en  = 1'b0;
  assign \mio_attr_o[4].drive_strength [3:1] = 3'b000;
  assign \mio_attr_o[3].slew_rate  = 2'b00;
  assign \mio_attr_o[3].schmitt_en  = 1'b0;
  assign \mio_attr_o[3].od_en  = 1'b0;
  assign \mio_attr_o[3].drive_strength [3:1] = 3'b000;
  assign \mio_attr_o[31].slew_rate  = 2'b00;
  assign \mio_attr_o[31].schmitt_en  = 1'b0;
  assign \mio_attr_o[31].od_en  = 1'b0;
  assign \mio_attr_o[31].drive_strength [3:1] = 3'b000;
  assign \mio_attr_o[30].slew_rate  = 2'b00;
  assign \mio_attr_o[30].schmitt_en  = 1'b0;
  assign \mio_attr_o[30].od_en  = 1'b0;
  assign \mio_attr_o[30].drive_strength [3:1] = 3'b000;
  assign \mio_attr_o[2].slew_rate  = 2'b00;
  assign \mio_attr_o[2].schmitt_en  = 1'b0;
  assign \mio_attr_o[2].od_en  = 1'b0;
  assign \mio_attr_o[2].drive_strength [3:1] = 3'b000;
  assign \mio_attr_o[29].slew_rate  = 2'b00;
  assign \mio_attr_o[29].schmitt_en  = 1'b0;
  assign \mio_attr_o[29].od_en  = 1'b0;
  assign \mio_attr_o[29].drive_strength [3:1] = 3'b000;
  assign \mio_attr_o[28].slew_rate  = 2'b00;
  assign \mio_attr_o[28].schmitt_en  = 1'b0;
  assign \dft_strap_test_o.straps [0] = \dft_strap_test_o.straps [1];
  assign \dft_jtag_o.tms  = \dft_jtag_o.tck ;
  assign \dft_jtag_o.tdi  = \dft_jtag_o.tck ;
  assign usb_state_debug_o[2] = usb_wkup_req_o;
endmodule
