ncverilog: 14.10-p001: (c) Copyright 1995-2014 Cadence Design Systems, Inc.
TOOL:	ncverilog	14.10-p001: Started on Apr 21, 2015 at 14:07:38 PDT
ncverilog
	+access+r
	rca16bit.v
Recompiling... reason: file './rca16bit.v' is newer than expected.
	expected: Tue Apr 21 13:56:31 2015
	actual:   Tue Apr 21 14:05:24 2015
file: rca16bit.v
	module worklib.stimulus_fulladder_16bit:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.stimulus_fulladder_16bit:v <0x47f6734d>
			streams:   2, words:  6706
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		          Instances  Unique
		Modules:         54       5
		Primitives:      80       3
		Registers:        3       3
		Scalar wires:     1       -
		Expanded wires:  32       2
		Initial blocks:   2       2
	Writing initial simulation snapshot: worklib.stimulus_fulladder_16bit:v
Loading snapshot worklib.stimulus_fulladder_16bit:v .................... Done
ncsim> source /apps/cadence/INCISIV141/tools/inca/files/ncsimrc
ncsim> run
ncsim: *W,RNQUIE: Simulation is complete.
ncsim> exit
TOOL:	ncverilog	14.10-p001: Exiting on Apr 21, 2015 at 14:07:44 PDT  (total: 00:00:06)
