srcs:
  - third_party/vexriscv-verilog/VexRiscv_Linux.v
  - src/baselitex-nexys-video/baselitex_nexys_video.v
top: top
name: baselitex-nexys-video
data:
  - src/baselitex-nexys-video/mem.init
  - src/baselitex-nexys-video/mem_1.init
  - src/baselitex-nexys-video/mem_2.init
clocks:
  clk100: 10.0
clock_aliases:
  clk100:
    - main_crg_clkin
  eth_rx_clk:
    - main_ethphy_clkin
  eth_tx_clk:
    - main_ethphy_clkout_buf0
  sys_clk:
    - main_crg_clkout0
  idelay_clk:
    - main_crg_clkout_buf3
vendors:
  xilinx:
    - nexys-video
required_toolchains:
  - vivado
  # FIXME: https://github.com/chipsalliance/fpga-tool-perf/issues/444
  #- vpr
  #- vpr-fasm2bels
skip_toolchains:
  - nextpnr-fpga-interchange-already-synth
  - nextpnr-fpga-interchange-experimental-already-synth
  - nextpnr-fpga-interchange-const-seed-already-synth
  - vivado-already-synth
