Loading plugins phase: Elapsed time ==> 0s.261ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\SVN\apps\trunk\Cypress Academy\PSoC-211\Projects\Projects_Team\LineFollower_HW_min\LineFollower.cydsn\LineFollower.cyprj -d CY8C5868AXI-LP035 -s C:\SVN\apps\trunk\Cypress Academy\PSoC-211\Projects\Projects_Team\LineFollower_HW_min\LineFollower.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.004ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.058ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  LineFollower.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-211\Projects\Projects_Team\LineFollower_HW_min\LineFollower.cydsn\LineFollower.cyprj -dcpsoc3 LineFollower.v -verilog
======================================================================

======================================================================
Compiling:  LineFollower.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-211\Projects\Projects_Team\LineFollower_HW_min\LineFollower.cydsn\LineFollower.cyprj -dcpsoc3 LineFollower.v -verilog
======================================================================

======================================================================
Compiling:  LineFollower.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-211\Projects\Projects_Team\LineFollower_HW_min\LineFollower.cydsn\LineFollower.cyprj -dcpsoc3 -verilog LineFollower.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Jun 15 11:25:05 2016


======================================================================
Compiling:  LineFollower.v
Program  :   vpp
Options  :    -yv2 -q10 LineFollower.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Jun 15 11:25:05 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'LineFollower.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  LineFollower.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-211\Projects\Projects_Team\LineFollower_HW_min\LineFollower.cydsn\LineFollower.cyprj -dcpsoc3 -verilog LineFollower.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Jun 15 11:25:05 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\SVN\apps\trunk\Cypress Academy\PSoC-211\Projects\Projects_Team\LineFollower_HW_min\LineFollower.cydsn\codegentemp\LineFollower.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\SVN\apps\trunk\Cypress Academy\PSoC-211\Projects\Projects_Team\LineFollower_HW_min\LineFollower.cydsn\codegentemp\LineFollower.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  LineFollower.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-211\Projects\Projects_Team\LineFollower_HW_min\LineFollower.cydsn\LineFollower.cyprj -dcpsoc3 -verilog LineFollower.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Jun 15 11:25:06 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\SVN\apps\trunk\Cypress Academy\PSoC-211\Projects\Projects_Team\LineFollower_HW_min\LineFollower.cydsn\codegentemp\LineFollower.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\SVN\apps\trunk\Cypress Academy\PSoC-211\Projects\Projects_Team\LineFollower_HW_min\LineFollower.cydsn\codegentemp\LineFollower.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_2659
	\PWM_IR:PWMUDB:km_run\
	\PWM_IR:PWMUDB:ctrl_cmpmode2_2\
	\PWM_IR:PWMUDB:ctrl_cmpmode2_1\
	\PWM_IR:PWMUDB:ctrl_cmpmode2_0\
	\PWM_IR:PWMUDB:ctrl_cmpmode1_2\
	\PWM_IR:PWMUDB:ctrl_cmpmode1_1\
	\PWM_IR:PWMUDB:ctrl_cmpmode1_0\
	\PWM_IR:PWMUDB:capt_rising\
	\PWM_IR:PWMUDB:capt_falling\
	\PWM_IR:PWMUDB:trig_rise\
	\PWM_IR:PWMUDB:trig_fall\
	\PWM_IR:PWMUDB:sc_kill\
	\PWM_IR:PWMUDB:min_kill\
	\PWM_IR:PWMUDB:km_tc\
	\PWM_IR:PWMUDB:db_tc\
	\PWM_IR:PWMUDB:dith_sel\
	\PWM_IR:PWMUDB:compare2\
	\PWM_IR:Net_101\
	Net_3077
	Net_3078
	\PWM_IR:PWMUDB:MODULE_1:b_31\
	\PWM_IR:PWMUDB:MODULE_1:b_30\
	\PWM_IR:PWMUDB:MODULE_1:b_29\
	\PWM_IR:PWMUDB:MODULE_1:b_28\
	\PWM_IR:PWMUDB:MODULE_1:b_27\
	\PWM_IR:PWMUDB:MODULE_1:b_26\
	\PWM_IR:PWMUDB:MODULE_1:b_25\
	\PWM_IR:PWMUDB:MODULE_1:b_24\
	\PWM_IR:PWMUDB:MODULE_1:b_23\
	\PWM_IR:PWMUDB:MODULE_1:b_22\
	\PWM_IR:PWMUDB:MODULE_1:b_21\
	\PWM_IR:PWMUDB:MODULE_1:b_20\
	\PWM_IR:PWMUDB:MODULE_1:b_19\
	\PWM_IR:PWMUDB:MODULE_1:b_18\
	\PWM_IR:PWMUDB:MODULE_1:b_17\
	\PWM_IR:PWMUDB:MODULE_1:b_16\
	\PWM_IR:PWMUDB:MODULE_1:b_15\
	\PWM_IR:PWMUDB:MODULE_1:b_14\
	\PWM_IR:PWMUDB:MODULE_1:b_13\
	\PWM_IR:PWMUDB:MODULE_1:b_12\
	\PWM_IR:PWMUDB:MODULE_1:b_11\
	\PWM_IR:PWMUDB:MODULE_1:b_10\
	\PWM_IR:PWMUDB:MODULE_1:b_9\
	\PWM_IR:PWMUDB:MODULE_1:b_8\
	\PWM_IR:PWMUDB:MODULE_1:b_7\
	\PWM_IR:PWMUDB:MODULE_1:b_6\
	\PWM_IR:PWMUDB:MODULE_1:b_5\
	\PWM_IR:PWMUDB:MODULE_1:b_4\
	\PWM_IR:PWMUDB:MODULE_1:b_3\
	\PWM_IR:PWMUDB:MODULE_1:b_2\
	\PWM_IR:PWMUDB:MODULE_1:b_1\
	\PWM_IR:PWMUDB:MODULE_1:b_0\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3079
	Net_3076
	\PWM_IR:Net_113\
	\PWM_IR:Net_107\
	\PWM_IR:Net_114\
	\PWM_MOT:PWMUDB:km_run\
	\PWM_MOT:PWMUDB:ctrl_cmpmode2_2\
	\PWM_MOT:PWMUDB:ctrl_cmpmode2_1\
	\PWM_MOT:PWMUDB:ctrl_cmpmode2_0\
	\PWM_MOT:PWMUDB:ctrl_cmpmode1_2\
	\PWM_MOT:PWMUDB:ctrl_cmpmode1_1\
	\PWM_MOT:PWMUDB:ctrl_cmpmode1_0\
	\PWM_MOT:PWMUDB:capt_rising\
	\PWM_MOT:PWMUDB:capt_falling\
	\PWM_MOT:PWMUDB:trig_rise\
	\PWM_MOT:PWMUDB:trig_fall\
	\PWM_MOT:PWMUDB:sc_kill\
	\PWM_MOT:PWMUDB:min_kill\
	\PWM_MOT:PWMUDB:km_tc\
	\PWM_MOT:PWMUDB:db_tc\
	\PWM_MOT:PWMUDB:dith_sel\
	\PWM_MOT:PWMUDB:compare2\
	\PWM_MOT:Net_101\
	Net_1930
	Net_1936
	\PWM_MOT:PWMUDB:MODULE_2:b_31\
	\PWM_MOT:PWMUDB:MODULE_2:b_30\
	\PWM_MOT:PWMUDB:MODULE_2:b_29\
	\PWM_MOT:PWMUDB:MODULE_2:b_28\
	\PWM_MOT:PWMUDB:MODULE_2:b_27\
	\PWM_MOT:PWMUDB:MODULE_2:b_26\
	\PWM_MOT:PWMUDB:MODULE_2:b_25\
	\PWM_MOT:PWMUDB:MODULE_2:b_24\
	\PWM_MOT:PWMUDB:MODULE_2:b_23\
	\PWM_MOT:PWMUDB:MODULE_2:b_22\
	\PWM_MOT:PWMUDB:MODULE_2:b_21\
	\PWM_MOT:PWMUDB:MODULE_2:b_20\
	\PWM_MOT:PWMUDB:MODULE_2:b_19\
	\PWM_MOT:PWMUDB:MODULE_2:b_18\
	\PWM_MOT:PWMUDB:MODULE_2:b_17\
	\PWM_MOT:PWMUDB:MODULE_2:b_16\
	\PWM_MOT:PWMUDB:MODULE_2:b_15\
	\PWM_MOT:PWMUDB:MODULE_2:b_14\
	\PWM_MOT:PWMUDB:MODULE_2:b_13\
	\PWM_MOT:PWMUDB:MODULE_2:b_12\
	\PWM_MOT:PWMUDB:MODULE_2:b_11\
	\PWM_MOT:PWMUDB:MODULE_2:b_10\
	\PWM_MOT:PWMUDB:MODULE_2:b_9\
	\PWM_MOT:PWMUDB:MODULE_2:b_8\
	\PWM_MOT:PWMUDB:MODULE_2:b_7\
	\PWM_MOT:PWMUDB:MODULE_2:b_6\
	\PWM_MOT:PWMUDB:MODULE_2:b_5\
	\PWM_MOT:PWMUDB:MODULE_2:b_4\
	\PWM_MOT:PWMUDB:MODULE_2:b_3\
	\PWM_MOT:PWMUDB:MODULE_2:b_2\
	\PWM_MOT:PWMUDB:MODULE_2:b_1\
	\PWM_MOT:PWMUDB:MODULE_2:b_0\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2020
	Net_2019
	\PWM_MOT:Net_113\
	\PWM_MOT:Net_107\
	\PWM_MOT:Net_114\

    Synthesized names
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_MOT:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_MOT:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_MOT:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_MOT:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_MOT:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_MOT:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_MOT:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_MOT:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_MOT:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_MOT:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_MOT:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_MOT:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_MOT:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_MOT:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_MOT:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_MOT:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_MOT:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_MOT:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_MOT:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_MOT:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_MOT:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_MOT:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_MOT:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_MOT:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_MOT:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_MOT:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_MOT:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_MOT:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_MOT:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_MOT:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 269 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing Net_2063 to Net_2064
Aliasing tmpOE__Left1_net_0 to Net_2064
Aliasing one to Net_2064
Aliasing tmpOE__Left2_net_0 to Net_2064
Aliasing tmpOE__MotEn_net_0 to Net_2064
Aliasing tmpOE__IREN_net_0 to Net_2064
Aliasing tmpOE__IR_net_0 to tmpOE__IR_net_1
Aliasing \Timer:Net_260\ to zero
Aliasing \Timer:Net_102\ to Net_2064
Aliasing Net_2666 to zero
Aliasing tmpOE__Right1_net_0 to Net_2064
Aliasing tmpOE__Right2_net_0 to Net_2064
Aliasing \PWM_IR:PWMUDB:hwCapture\ to zero
Aliasing \PWM_IR:PWMUDB:trig_out\ to Net_2064
Aliasing \PWM_IR:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_IR:PWMUDB:ltch_kill_reg\\R\ to \PWM_IR:PWMUDB:runmode_enable\\R\
Aliasing \PWM_IR:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_IR:PWMUDB:min_kill_reg\\R\ to \PWM_IR:PWMUDB:runmode_enable\\R\
Aliasing \PWM_IR:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_IR:PWMUDB:final_kill\ to Net_2064
Aliasing \PWM_IR:PWMUDB:dith_count_1\\R\ to \PWM_IR:PWMUDB:runmode_enable\\R\
Aliasing \PWM_IR:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_IR:PWMUDB:dith_count_0\\R\ to \PWM_IR:PWMUDB:runmode_enable\\R\
Aliasing \PWM_IR:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_IR:PWMUDB:status_6\ to zero
Aliasing \PWM_IR:PWMUDB:status_4\ to zero
Aliasing \PWM_IR:PWMUDB:cmp2\ to zero
Aliasing \PWM_IR:PWMUDB:cmp1_status_reg\\R\ to \PWM_IR:PWMUDB:runmode_enable\\R\
Aliasing \PWM_IR:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_IR:PWMUDB:cmp2_status_reg\\R\ to \PWM_IR:PWMUDB:runmode_enable\\R\
Aliasing \PWM_IR:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_IR:PWMUDB:final_kill_reg\\R\ to \PWM_IR:PWMUDB:runmode_enable\\R\
Aliasing \PWM_IR:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_IR:PWMUDB:cs_addr_0\ to \PWM_IR:PWMUDB:runmode_enable\\R\
Aliasing \PWM_IR:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_IR:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_2064
Aliasing \PWM_MOT:PWMUDB:hwCapture\ to zero
Aliasing \PWM_MOT:PWMUDB:trig_out\ to Net_2064
Aliasing Net_1969 to zero
Aliasing \PWM_MOT:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_MOT:PWMUDB:ltch_kill_reg\\R\ to \PWM_MOT:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOT:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_MOT:PWMUDB:min_kill_reg\\R\ to \PWM_MOT:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOT:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_MOT:PWMUDB:final_kill\ to Net_2064
Aliasing \PWM_MOT:PWMUDB:dith_count_1\\R\ to \PWM_MOT:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOT:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_MOT:PWMUDB:dith_count_0\\R\ to \PWM_MOT:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOT:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_MOT:PWMUDB:status_6\ to zero
Aliasing \PWM_MOT:PWMUDB:status_4\ to zero
Aliasing \PWM_MOT:PWMUDB:cmp2\ to zero
Aliasing \PWM_MOT:PWMUDB:cmp1_status_reg\\R\ to \PWM_MOT:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOT:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_MOT:PWMUDB:cmp2_status_reg\\R\ to \PWM_MOT:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOT:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_MOT:PWMUDB:final_kill_reg\\R\ to \PWM_MOT:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOT:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_MOT:PWMUDB:cs_addr_0\ to \PWM_MOT:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOT:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_MOT:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_2064
Aliasing \PWM_IR:PWMUDB:min_kill_reg\\D\ to Net_2064
Aliasing \PWM_IR:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_IR:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_IR:PWMUDB:ltch_kill_reg\\D\ to Net_2064
Aliasing \PWM_IR:PWMUDB:prevCompare1\\D\ to \PWM_IR:PWMUDB:pwm_temp\
Aliasing \PWM_IR:PWMUDB:tc_i_reg\\D\ to \PWM_IR:PWMUDB:status_2\
Aliasing \PWM_MOT:PWMUDB:min_kill_reg\\D\ to Net_2064
Aliasing \PWM_MOT:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_MOT:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_MOT:PWMUDB:ltch_kill_reg\\D\ to Net_2064
Aliasing \PWM_MOT:PWMUDB:prevCompare1\\D\ to \PWM_MOT:PWMUDB:pwm_temp\
Aliasing \PWM_MOT:PWMUDB:tc_i_reg\\D\ to \PWM_MOT:PWMUDB:status_2\
Removing Rhs of wire MCR[1] = \LUT:tmp__LUT_reg_1\[414]
Removing Rhs of wire Net_1783[3] = \PWM_MOT:Net_96\[542]
Removing Rhs of wire Net_1783[3] = \PWM_MOT:PWMUDB:pwm_i_reg\[534]
Removing Rhs of wire Net_834[4] = \mux_2:tmp__mux_2_reg\[0]
Removing Lhs of wire Net_2063[5] = Net_2064[2]
Removing Lhs of wire tmpOE__Left1_net_0[9] = Net_2064[2]
Removing Lhs of wire one[15] = Net_2064[2]
Removing Lhs of wire tmpOE__Left2_net_0[18] = Net_2064[2]
Removing Lhs of wire tmpOE__MotEn_net_0[25] = Net_2064[2]
Removing Lhs of wire tmpOE__IREN_net_0[31] = Net_2064[2]
Removing Rhs of wire tmpOE__IR_net_1[37] = Net_960[45]
Removing Rhs of wire tmpOE__IR_net_1[37] = \PWM_IR:Net_96\[200]
Removing Rhs of wire tmpOE__IR_net_1[37] = \PWM_IR:PWMUDB:pwm_i_reg\[192]
Removing Lhs of wire tmpOE__IR_net_0[38] = tmpOE__IR_net_1[37]
Removing Lhs of wire \Timer:Net_260\[50] = zero[10]
Removing Lhs of wire \Timer:Net_266\[51] = Net_2064[2]
Removing Rhs of wire Net_986[56] = \Timer:Net_51\[52]
Removing Lhs of wire \Timer:Net_102\[57] = Net_2064[2]
Removing Lhs of wire Net_2666[58] = zero[10]
Removing Lhs of wire tmpOE__Right1_net_0[60] = Net_2064[2]
Removing Rhs of wire Net_1167[61] = \mux_1:tmp__mux_1_reg\[74]
Removing Lhs of wire tmpOE__Right2_net_0[68] = Net_2064[2]
Removing Rhs of wire MCL[75] = \LUT:tmp__LUT_reg_0\[415]
Removing Lhs of wire \PWM_IR:PWMUDB:ctrl_enable\[90] = \PWM_IR:PWMUDB:control_7\[82]
Removing Lhs of wire \PWM_IR:PWMUDB:hwCapture\[100] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:hwEnable\[101] = \PWM_IR:PWMUDB:control_7\[82]
Removing Lhs of wire \PWM_IR:PWMUDB:trig_out\[105] = Net_2064[2]
Removing Lhs of wire \PWM_IR:PWMUDB:runmode_enable\\R\[107] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:runmode_enable\\S\[108] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:final_enable\[109] = \PWM_IR:PWMUDB:runmode_enable\[106]
Removing Lhs of wire \PWM_IR:PWMUDB:ltch_kill_reg\\R\[113] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:ltch_kill_reg\\S\[114] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:min_kill_reg\\R\[115] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:min_kill_reg\\S\[116] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:final_kill\[119] = Net_2064[2]
Removing Lhs of wire \PWM_IR:PWMUDB:add_vi_vv_MODGEN_1_1\[123] = \PWM_IR:PWMUDB:MODULE_1:g2:a0:s_1\[362]
Removing Lhs of wire \PWM_IR:PWMUDB:add_vi_vv_MODGEN_1_0\[125] = \PWM_IR:PWMUDB:MODULE_1:g2:a0:s_0\[363]
Removing Lhs of wire \PWM_IR:PWMUDB:dith_count_1\\R\[126] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:dith_count_1\\S\[127] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:dith_count_0\\R\[128] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:dith_count_0\\S\[129] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:status_6\[132] = zero[10]
Removing Rhs of wire \PWM_IR:PWMUDB:status_5\[133] = \PWM_IR:PWMUDB:final_kill_reg\[147]
Removing Lhs of wire \PWM_IR:PWMUDB:status_4\[134] = zero[10]
Removing Rhs of wire \PWM_IR:PWMUDB:status_3\[135] = \PWM_IR:PWMUDB:fifo_full\[154]
Removing Rhs of wire \PWM_IR:PWMUDB:status_1\[137] = \PWM_IR:PWMUDB:cmp2_status_reg\[146]
Removing Rhs of wire \PWM_IR:PWMUDB:status_0\[138] = \PWM_IR:PWMUDB:cmp1_status_reg\[145]
Removing Lhs of wire \PWM_IR:PWMUDB:cmp2_status\[143] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:cmp2\[144] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:cmp1_status_reg\\R\[148] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:cmp1_status_reg\\S\[149] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:cmp2_status_reg\\R\[150] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:cmp2_status_reg\\S\[151] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:final_kill_reg\\R\[152] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:final_kill_reg\\S\[153] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:cs_addr_2\[155] = \PWM_IR:PWMUDB:tc_i\[111]
Removing Lhs of wire \PWM_IR:PWMUDB:cs_addr_1\[156] = \PWM_IR:PWMUDB:runmode_enable\[106]
Removing Lhs of wire \PWM_IR:PWMUDB:cs_addr_0\[157] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:compare1\[190] = \PWM_IR:PWMUDB:cmp1_less\[161]
Removing Lhs of wire \PWM_IR:PWMUDB:pwm1_i\[195] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:pwm2_i\[197] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:pwm_temp\[203] = \PWM_IR:PWMUDB:cmp1\[141]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_23\[244] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_22\[245] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_21\[246] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_20\[247] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_19\[248] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_18\[249] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_17\[250] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_16\[251] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_15\[252] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_14\[253] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_13\[254] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_12\[255] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_11\[256] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_10\[257] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_9\[258] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_8\[259] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_7\[260] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_6\[261] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_5\[262] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_4\[263] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_3\[264] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_2\[265] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_1\[266] = \PWM_IR:PWMUDB:MODIN1_1\[267]
Removing Lhs of wire \PWM_IR:PWMUDB:MODIN1_1\[267] = \PWM_IR:PWMUDB:dith_count_1\[122]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_1:g2:a0:a_0\[268] = \PWM_IR:PWMUDB:MODIN1_0\[269]
Removing Lhs of wire \PWM_IR:PWMUDB:MODIN1_0\[269] = \PWM_IR:PWMUDB:dith_count_0\[124]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[401] = Net_2064[2]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[402] = Net_2064[2]
Removing Lhs of wire \LUT:tmp__LUT_ins_1\[412] = Net_1100_1[39]
Removing Lhs of wire \LUT:tmp__LUT_ins_0\[413] = Net_1100_0[40]
Removing Lhs of wire \PWM_MOT:PWMUDB:ctrl_enable\[431] = \PWM_MOT:PWMUDB:control_7\[423]
Removing Lhs of wire \PWM_MOT:PWMUDB:hwCapture\[441] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:hwEnable\[442] = \PWM_MOT:PWMUDB:control_7\[423]
Removing Lhs of wire \PWM_MOT:PWMUDB:trig_out\[446] = Net_2064[2]
Removing Lhs of wire \PWM_MOT:PWMUDB:runmode_enable\\R\[448] = zero[10]
Removing Lhs of wire Net_1969[449] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:runmode_enable\\S\[450] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:final_enable\[451] = \PWM_MOT:PWMUDB:runmode_enable\[447]
Removing Lhs of wire \PWM_MOT:PWMUDB:ltch_kill_reg\\R\[455] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:ltch_kill_reg\\S\[456] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:min_kill_reg\\R\[457] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:min_kill_reg\\S\[458] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:final_kill\[461] = Net_2064[2]
Removing Lhs of wire \PWM_MOT:PWMUDB:add_vi_vv_MODGEN_2_1\[465] = \PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_1\[704]
Removing Lhs of wire \PWM_MOT:PWMUDB:add_vi_vv_MODGEN_2_0\[467] = \PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_0\[705]
Removing Lhs of wire \PWM_MOT:PWMUDB:dith_count_1\\R\[468] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:dith_count_1\\S\[469] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:dith_count_0\\R\[470] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:dith_count_0\\S\[471] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:status_6\[474] = zero[10]
Removing Rhs of wire \PWM_MOT:PWMUDB:status_5\[475] = \PWM_MOT:PWMUDB:final_kill_reg\[489]
Removing Lhs of wire \PWM_MOT:PWMUDB:status_4\[476] = zero[10]
Removing Rhs of wire \PWM_MOT:PWMUDB:status_3\[477] = \PWM_MOT:PWMUDB:fifo_full\[496]
Removing Rhs of wire \PWM_MOT:PWMUDB:status_1\[479] = \PWM_MOT:PWMUDB:cmp2_status_reg\[488]
Removing Rhs of wire \PWM_MOT:PWMUDB:status_0\[480] = \PWM_MOT:PWMUDB:cmp1_status_reg\[487]
Removing Lhs of wire \PWM_MOT:PWMUDB:cmp2_status\[485] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:cmp2\[486] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:cmp1_status_reg\\R\[490] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:cmp1_status_reg\\S\[491] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:cmp2_status_reg\\R\[492] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:cmp2_status_reg\\S\[493] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:final_kill_reg\\R\[494] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:final_kill_reg\\S\[495] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:cs_addr_2\[497] = \PWM_MOT:PWMUDB:tc_i\[453]
Removing Lhs of wire \PWM_MOT:PWMUDB:cs_addr_1\[498] = \PWM_MOT:PWMUDB:runmode_enable\[447]
Removing Lhs of wire \PWM_MOT:PWMUDB:cs_addr_0\[499] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:compare1\[532] = \PWM_MOT:PWMUDB:cmp1_less\[503]
Removing Lhs of wire \PWM_MOT:PWMUDB:pwm1_i\[537] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:pwm2_i\[539] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:pwm_temp\[545] = \PWM_MOT:PWMUDB:cmp1\[483]
Removing Lhs of wire \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_23\[586] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_22\[587] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_21\[588] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_20\[589] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_19\[590] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_18\[591] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_17\[592] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_16\[593] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_15\[594] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_14\[595] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_13\[596] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_12\[597] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_11\[598] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_10\[599] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_9\[600] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_8\[601] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_7\[602] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_6\[603] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_5\[604] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_4\[605] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_3\[606] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_2\[607] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_1\[608] = \PWM_MOT:PWMUDB:MODIN2_1\[609]
Removing Lhs of wire \PWM_MOT:PWMUDB:MODIN2_1\[609] = \PWM_MOT:PWMUDB:dith_count_1\[464]
Removing Lhs of wire \PWM_MOT:PWMUDB:MODULE_2:g2:a0:a_0\[610] = \PWM_MOT:PWMUDB:MODIN2_0\[611]
Removing Lhs of wire \PWM_MOT:PWMUDB:MODIN2_0\[611] = \PWM_MOT:PWMUDB:dith_count_0\[466]
Removing Lhs of wire \PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[743] = Net_2064[2]
Removing Lhs of wire \PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[744] = Net_2064[2]
Removing Lhs of wire \PWM_IR:PWMUDB:min_kill_reg\\D\[750] = Net_2064[2]
Removing Lhs of wire \PWM_IR:PWMUDB:prevCapture\\D\[751] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:trig_last\\D\[752] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:ltch_kill_reg\\D\[755] = Net_2064[2]
Removing Lhs of wire \PWM_IR:PWMUDB:prevCompare1\\D\[758] = \PWM_IR:PWMUDB:cmp1\[141]
Removing Lhs of wire \PWM_IR:PWMUDB:cmp1_status_reg\\D\[759] = \PWM_IR:PWMUDB:cmp1_status\[142]
Removing Lhs of wire \PWM_IR:PWMUDB:cmp2_status_reg\\D\[760] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:pwm_i_reg\\D\[762] = \PWM_IR:PWMUDB:pwm_i\[193]
Removing Lhs of wire \PWM_IR:PWMUDB:pwm1_i_reg\\D\[763] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:pwm2_i_reg\\D\[764] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:tc_i_reg\\D\[765] = \PWM_IR:PWMUDB:status_2\[136]
Removing Lhs of wire \PWM_MOT:PWMUDB:min_kill_reg\\D\[768] = Net_2064[2]
Removing Lhs of wire \PWM_MOT:PWMUDB:prevCapture\\D\[769] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:trig_last\\D\[770] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:ltch_kill_reg\\D\[773] = Net_2064[2]
Removing Lhs of wire \PWM_MOT:PWMUDB:prevCompare1\\D\[776] = \PWM_MOT:PWMUDB:cmp1\[483]
Removing Lhs of wire \PWM_MOT:PWMUDB:cmp1_status_reg\\D\[777] = \PWM_MOT:PWMUDB:cmp1_status\[484]
Removing Lhs of wire \PWM_MOT:PWMUDB:cmp2_status_reg\\D\[778] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:pwm_i_reg\\D\[780] = \PWM_MOT:PWMUDB:pwm_i\[535]
Removing Lhs of wire \PWM_MOT:PWMUDB:pwm1_i_reg\\D\[781] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:pwm2_i_reg\\D\[782] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:tc_i_reg\\D\[783] = \PWM_MOT:PWMUDB:status_2\[478]

------------------------------------------------------
Aliased 0 equations, 182 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_2064' (cost = 0):
Net_2064 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:cmp1\' (cost = 0):
\PWM_IR:PWMUDB:cmp1\ <= (\PWM_IR:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_IR:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_IR:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_IR:PWMUDB:dith_count_1\ and \PWM_IR:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_MOT:PWMUDB:cmp1\' (cost = 0):
\PWM_MOT:PWMUDB:cmp1\ <= (\PWM_MOT:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_MOT:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_MOT:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_MOT:PWMUDB:dith_count_1\ and \PWM_MOT:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_IR:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_IR:PWMUDB:dith_count_0\ and \PWM_IR:PWMUDB:dith_count_1\)
	OR (not \PWM_IR:PWMUDB:dith_count_1\ and \PWM_IR:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_MOT:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_MOT:PWMUDB:dith_count_0\ and \PWM_MOT:PWMUDB:dith_count_1\)
	OR (not \PWM_MOT:PWMUDB:dith_count_1\ and \PWM_MOT:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 50 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_IR:PWMUDB:final_capture\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_MOT:PWMUDB:final_capture\ to zero
Aliasing \PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_IR:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_MOT:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_IR:PWMUDB:final_capture\[159] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[372] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[382] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[392] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:final_capture\[501] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[714] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[724] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[734] = zero[10]
Removing Lhs of wire \PWM_IR:PWMUDB:runmode_enable\\D\[753] = \PWM_IR:PWMUDB:control_7\[82]
Removing Lhs of wire \PWM_IR:PWMUDB:final_kill_reg\\D\[761] = zero[10]
Removing Lhs of wire \PWM_MOT:PWMUDB:runmode_enable\\D\[771] = \PWM_MOT:PWMUDB:control_7\[423]
Removing Lhs of wire \PWM_MOT:PWMUDB:final_kill_reg\\D\[779] = zero[10]

------------------------------------------------------
Aliased 0 equations, 12 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-211\Projects\Projects_Team\LineFollower_HW_min\LineFollower.cydsn\LineFollower.cyprj" -dcpsoc3 LineFollower.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.389ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Wednesday, 15 June 2016 11:25:06
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-211\Projects\Projects_Team\LineFollower_HW_min\LineFollower.cydsn\LineFollower.cyprj -d CY8C5868AXI-LP035 LineFollower.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_IR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_MOT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_IR:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_IR:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_IR:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_IR:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_IR:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_IR:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOT:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOT:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOT:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOT:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOT:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOT:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock Clock_2 to clock Clock_100kHz because it is a pass-through
Assigning clock Clock_1 to clock Clock_100kHz because it is a pass-through
Assigning clock Clock_5 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_100kHz'. Fanout=2, Signal=ClockBlock_Clock_100kHz
    Digital Clock 1: Automatic-assigning  clock 'Clock_Timer'. Fanout=1, Signal=Net_901
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_IR:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_100kHz was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_100kHz, EnableOut: Constant 1
    UDB Clk/Enable \PWM_MOT:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_100kHz was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_100kHz, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: \Sync_1:genblk1[0]:INST\:synccell.out
        Effective Clock: BUS_CLK
        Enable Signal: \Sync_1:genblk1[0]:INST\:synccell.out
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Left1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Left1(0)__PA ,
            annotation => Net_1451 ,
            pad => Left1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Left2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Left2(0)__PA ,
            input => Net_834 ,
            annotation => Net_1452 ,
            pad => Left2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MotEn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MotEn(0)__PA ,
            pad => MotEn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IREN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IREN(0)__PA ,
            pad => IREN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IR(0)
        Attributes:
            Alias: L
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IR(0)__PA ,
            oe => tmpOE__IR_net_1 ,
            fb => Net_1100_0 ,
            pad => IR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IR(1)
        Attributes:
            Alias: R
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IR(1)__PA ,
            oe => tmpOE__IR_net_1 ,
            fb => Net_1100_1 ,
            pad => IR(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Right1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Right1(0)__PA ,
            input => Net_1167 ,
            annotation => Net_1453 ,
            pad => Right1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Right2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Right2(0)__PA ,
            annotation => Net_1454 ,
            pad => Right2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_834, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              MCR * !Net_1783
        );
        Output = Net_834 (fanout=1)

    MacroCell: Name=Net_1167, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_1783 * MCL
        );
        Output = Net_1167 (fanout=1)

    MacroCell: Name=\PWM_IR:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_IR:PWMUDB:runmode_enable\ * \PWM_IR:PWMUDB:tc_i\
        );
        Output = \PWM_IR:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_MOT:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT:PWMUDB:runmode_enable\ * \PWM_MOT:PWMUDB:tc_i\
        );
        Output = \PWM_MOT:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\PWM_IR:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_IR:PWMUDB:control_7\
        );
        Output = \PWM_IR:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_IR:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_IR:PWMUDB:cmp1_less\
        );
        Output = \PWM_IR:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_IR:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_IR:PWMUDB:prevCompare1\ * \PWM_IR:PWMUDB:cmp1_less\
        );
        Output = \PWM_IR:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=tmpOE__IR_net_1, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_IR:PWMUDB:runmode_enable\ * \PWM_IR:PWMUDB:cmp1_less\
        );
        Output = tmpOE__IR_net_1 (fanout=3)

    MacroCell: Name=MCR, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_3071)
        Main Equation            : 1 pterm
        !(
              !Net_1100_1 * Net_1100_0
        );
        Output = MCR (fanout=1)

    MacroCell: Name=MCL, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_3071)
        Main Equation            : 1 pterm
        !(
              Net_1100_1 * !Net_1100_0
        );
        Output = MCL (fanout=1)

    MacroCell: Name=\PWM_MOT:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT:PWMUDB:control_7\
        );
        Output = \PWM_MOT:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_MOT:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT:PWMUDB:cmp1_less\
        );
        Output = \PWM_MOT:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_MOT:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_MOT:PWMUDB:prevCompare1\ * \PWM_MOT:PWMUDB:cmp1_less\
        );
        Output = \PWM_MOT:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1783, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT:PWMUDB:runmode_enable\ * \PWM_MOT:PWMUDB:cmp1_less\
        );
        Output = Net_1783 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_IR:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_Clock_100kHz ,
            cs_addr_2 => \PWM_IR:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_IR:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_IR:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_IR:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_IR:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_MOT:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_Clock_100kHz ,
            cs_addr_2 => \PWM_MOT:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_MOT:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_MOT:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_MOT:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_MOT:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_IR:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => ClockBlock_Clock_100kHz ,
            status_3 => \PWM_IR:PWMUDB:status_3\ ,
            status_2 => \PWM_IR:PWMUDB:status_2\ ,
            status_0 => \PWM_IR:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_MOT:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => ClockBlock_Clock_100kHz ,
            status_3 => \PWM_MOT:PWMUDB:status_3\ ,
            status_2 => \PWM_MOT:PWMUDB:status_2\ ,
            status_0 => \PWM_MOT:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\Sync_1:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => Net_986 ,
            out => Net_3071 );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_IR:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_Clock_100kHz ,
            control_7 => \PWM_IR:PWMUDB:control_7\ ,
            control_6 => \PWM_IR:PWMUDB:control_6\ ,
            control_5 => \PWM_IR:PWMUDB:control_5\ ,
            control_4 => \PWM_IR:PWMUDB:control_4\ ,
            control_3 => \PWM_IR:PWMUDB:control_3\ ,
            control_2 => \PWM_IR:PWMUDB:control_2\ ,
            control_1 => \PWM_IR:PWMUDB:control_1\ ,
            control_0 => \PWM_IR:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_MOT:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_Clock_100kHz ,
            control_7 => \PWM_MOT:PWMUDB:control_7\ ,
            control_6 => \PWM_MOT:PWMUDB:control_6\ ,
            control_5 => \PWM_MOT:PWMUDB:control_5\ ,
            control_4 => \PWM_MOT:PWMUDB:control_4\ ,
            control_3 => \PWM_MOT:PWMUDB:control_3\ ,
            control_2 => \PWM_MOT:PWMUDB:control_2\ ,
            control_1 => \PWM_MOT:PWMUDB:control_1\ ,
            control_0 => \PWM_MOT:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :   11 :   61 :   72 : 15.28 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   15 :  177 :  192 :  7.81 %
  Unique P-terms              :   14 :  370 :  384 :  3.65 %
  Total P-terms               :   14 :      :      :        
  Datapath Cells              :    2 :   22 :   24 :  8.33 %
  Status Cells                :    3 :   21 :   24 : 12.50 %
    StatusI Registers         :    2 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.043ms
Tech mapping phase: Elapsed time ==> 0s.120ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(2)][IoId=(2)] : IR(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : IR(1) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : IREN(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : Left1(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : Left2(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : MotEn(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : Right1(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : Right2(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.081ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.501ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    7 :   41 :   48 :  14.58%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.86
                   Pterms :            2.00
               Macrocells :            2.14
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 55, final cost is 55 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       4.00 :       3.75
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=MCR, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_3071)
        Main Equation            : 1 pterm
        !(
              !Net_1100_1 * Net_1100_0
        );
        Output = MCR (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MCL, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_3071)
        Main Equation            : 1 pterm
        !(
              Net_1100_1 * !Net_1100_0
        );
        Output = MCL (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_MOT:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT:PWMUDB:runmode_enable\ * \PWM_MOT:PWMUDB:tc_i\
        );
        Output = \PWM_MOT:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_834, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              MCR * !Net_1783
        );
        Output = Net_834 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_1167, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_1783 * MCL
        );
        Output = Net_1167 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1783, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT:PWMUDB:runmode_enable\ * \PWM_MOT:PWMUDB:cmp1_less\
        );
        Output = Net_1783 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_MOT:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT:PWMUDB:control_7\
        );
        Output = \PWM_MOT:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_MOT:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_Clock_100kHz ,
        cs_addr_2 => \PWM_MOT:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_MOT:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_MOT:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_MOT:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_MOT:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_MOT:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => ClockBlock_Clock_100kHz ,
        status_3 => \PWM_MOT:PWMUDB:status_3\ ,
        status_2 => \PWM_MOT:PWMUDB:status_2\ ,
        status_0 => \PWM_MOT:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_MOT:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_Clock_100kHz ,
        control_7 => \PWM_MOT:PWMUDB:control_7\ ,
        control_6 => \PWM_MOT:PWMUDB:control_6\ ,
        control_5 => \PWM_MOT:PWMUDB:control_5\ ,
        control_4 => \PWM_MOT:PWMUDB:control_4\ ,
        control_3 => \PWM_MOT:PWMUDB:control_3\ ,
        control_2 => \PWM_MOT:PWMUDB:control_2\ ,
        control_1 => \PWM_MOT:PWMUDB:control_1\ ,
        control_0 => \PWM_MOT:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=tmpOE__IR_net_1, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_IR:PWMUDB:runmode_enable\ * \PWM_IR:PWMUDB:cmp1_less\
        );
        Output = tmpOE__IR_net_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_IR:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_IR:PWMUDB:control_7\
        );
        Output = \PWM_IR:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_IR:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_IR:PWMUDB:runmode_enable\ * \PWM_IR:PWMUDB:tc_i\
        );
        Output = \PWM_IR:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_IR:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_IR:PWMUDB:cmp1_less\
        );
        Output = \PWM_IR:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_IR:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_IR:PWMUDB:prevCompare1\ * \PWM_IR:PWMUDB:cmp1_less\
        );
        Output = \PWM_IR:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_IR:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_Clock_100kHz ,
        cs_addr_2 => \PWM_IR:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_IR:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_IR:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_IR:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_IR:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_IR:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => ClockBlock_Clock_100kHz ,
        status_3 => \PWM_IR:PWMUDB:status_3\ ,
        status_2 => \PWM_IR:PWMUDB:status_2\ ,
        status_0 => \PWM_IR:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_IR:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_Clock_100kHz ,
        control_7 => \PWM_IR:PWMUDB:control_7\ ,
        control_6 => \PWM_IR:PWMUDB:control_6\ ,
        control_5 => \PWM_IR:PWMUDB:control_5\ ,
        control_4 => \PWM_IR:PWMUDB:control_4\ ,
        control_3 => \PWM_IR:PWMUDB:control_3\ ,
        control_2 => \PWM_IR:PWMUDB:control_2\ ,
        control_1 => \PWM_IR:PWMUDB:control_1\ ,
        control_0 => \PWM_IR:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_MOT:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT:PWMUDB:cmp1_less\
        );
        Output = \PWM_MOT:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_MOT:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_MOT:PWMUDB:prevCompare1\ * \PWM_MOT:PWMUDB:cmp1_less\
        );
        Output = \PWM_MOT:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =\Sync_1:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => Net_986 ,
        out => Net_3071 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: empty
Port 0 is empty
Port 1 is empty
Port 2 contains the following IO cells:
[IoId=2]: 
Pin : Name = IR(0)
    Attributes:
        Alias: L
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IR(0)__PA ,
        oe => tmpOE__IR_net_1 ,
        fb => Net_1100_0 ,
        pad => IR(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = IR(1)
    Attributes:
        Alias: R
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IR(1)__PA ,
        oe => tmpOE__IR_net_1 ,
        fb => Net_1100_1 ,
        pad => IR(1)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = IREN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IREN(0)__PA ,
        pad => IREN(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 is empty
Port 5 is empty
Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = Left2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Left2(0)__PA ,
        input => Net_834 ,
        annotation => Net_1452 ,
        pad => Left2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Left1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Left1(0)__PA ,
        annotation => Net_1451 ,
        pad => Left1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Right1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Right1(0)__PA ,
        input => Net_1167 ,
        annotation => Net_1453 ,
        pad => Right1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Right2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Right2(0)__PA ,
        annotation => Net_1454 ,
        pad => Right2(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 contains the following IO cells:
[IoId=4]: 
Pin : Name = MotEn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MotEn(0)__PA ,
        pad => MotEn(0)_PAD );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => ClockBlock_Clock_100kHz ,
            dclk_0 => ClockBlock_Clock_100kHz_local ,
            dclk_glb_1 => Net_901 ,
            dclk_1 => Net_901_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer:TimerHW\
        PORT MAP (
            clock => Net_901 ,
            enable => __ONE__ ,
            timer_reset => tmpOE__IR_net_1 ,
            tc => Net_986 ,
            cmp => \Timer:Net_261\ ,
            irq => \Timer:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |           | 
Port | Pin | Fixed |      Type |       Drive Mode |      Name | Connections
-----+-----+-------+-----------+------------------+-----------+------------------------------------
   2 |   2 |     * |      NONE |    OPEN_DRAIN_HI |     IR(0) | FB(Net_1100_0), OE(tmpOE__IR_net_1)
     |   5 |     * |      NONE |    OPEN_DRAIN_HI |     IR(1) | FB(Net_1100_1), OE(tmpOE__IR_net_1)
     |   7 |     * |      NONE |         CMOS_OUT |   IREN(0) | 
-----+-----+-------+-----------+------------------+-----------+------------------------------------
   6 |   0 |     * |      NONE |         CMOS_OUT |  Left2(0) | In(Net_834)
     |   1 |     * |      NONE |         CMOS_OUT |  Left1(0) | 
     |   2 |     * |      NONE |         CMOS_OUT | Right1(0) | In(Net_1167)
     |   3 |     * |      NONE |         CMOS_OUT | Right2(0) | 
-----+-----+-------+-----------+------------------+-----------+------------------------------------
  15 |   4 |     * |      NONE |         CMOS_OUT |  MotEn(0) | 
---------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.001ms
Digital Placement phase: Elapsed time ==> 1s.101ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.707ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.245ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.033ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in LineFollower_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.322ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.199ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.348ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.403ms
API generation phase: Elapsed time ==> 1s.022ms
Dependency generation phase: Elapsed time ==> 0s.014ms
Cleanup phase: Elapsed time ==> 0s.001ms
