{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 27 10:50:29 2016 " "Info: Processing started: Thu Oct 27 10:50:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SSP -c SSP " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SSP -c SSP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 7 -1 0 } } { "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "frequency_division:U1\|clk_out_f " "Info: Detected ripple clock \"frequency_division:U1\|clk_out_f\" as buffer" {  } { { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/frequency_division.vhd" 11 -1 0 } } { "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "frequency_division:U1\|clk_out_f" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register button:U2\|b_ok_out_b register prevent_shake:U3\|start_in_p_tmp 71.2 MHz 14.044 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 71.2 MHz between source register \"button:U2\|b_ok_out_b\" and destination register \"prevent_shake:U3\|start_in_p_tmp\" (period= 14.044 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.300 ns + Longest register register " "Info: + Longest register to register delay is 7.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns button:U2\|b_ok_out_b 1 REG LC_X3_Y4_N0 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y4_N0; Fanout = 5; REG Node = 'button:U2\|b_ok_out_b'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { button:U2|b_ok_out_b } "NODE_NAME" } } { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.009 ns) + CELL(0.200 ns) 2.209 ns prevent_shake:U3\|process_0~14 2 COMB LC_X7_Y4_N4 1 " "Info: 2: + IC(2.009 ns) + CELL(0.200 ns) = 2.209 ns; Loc. = LC_X7_Y4_N4; Fanout = 1; COMB Node = 'prevent_shake:U3\|process_0~14'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.209 ns" { button:U2|b_ok_out_b prevent_shake:U3|process_0~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.740 ns) 4.051 ns prevent_shake:U3\|process_0~15 3 COMB LC_X8_Y4_N8 2 " "Info: 3: + IC(1.102 ns) + CELL(0.740 ns) = 4.051 ns; Loc. = LC_X8_Y4_N8; Fanout = 2; COMB Node = 'prevent_shake:U3\|process_0~15'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "1.842 ns" { prevent_shake:U3|process_0~14 prevent_shake:U3|process_0~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.200 ns) 5.385 ns prevent_shake:U3\|start_in_p_tmp~1 4 COMB LC_X7_Y4_N7 9 " "Info: 4: + IC(1.134 ns) + CELL(0.200 ns) = 5.385 ns; Loc. = LC_X7_Y4_N7; Fanout = 9; COMB Node = 'prevent_shake:U3\|start_in_p_tmp~1'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "1.334 ns" { prevent_shake:U3|process_0~15 prevent_shake:U3|start_in_p_tmp~1 } "NODE_NAME" } } { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/prevent_shake.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(1.243 ns) 7.300 ns prevent_shake:U3\|start_in_p_tmp 5 REG LC_X7_Y4_N9 2 " "Info: 5: + IC(0.672 ns) + CELL(1.243 ns) = 7.300 ns; Loc. = LC_X7_Y4_N9; Fanout = 2; REG Node = 'prevent_shake:U3\|start_in_p_tmp'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "1.915 ns" { prevent_shake:U3|start_in_p_tmp~1 prevent_shake:U3|start_in_p_tmp } "NODE_NAME" } } { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/prevent_shake.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.383 ns ( 32.64 % ) " "Info: Total cell delay = 2.383 ns ( 32.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.917 ns ( 67.36 % ) " "Info: Total interconnect delay = 4.917 ns ( 67.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "7.300 ns" { button:U2|b_ok_out_b prevent_shake:U3|process_0~14 prevent_shake:U3|process_0~15 prevent_shake:U3|start_in_p_tmp~1 prevent_shake:U3|start_in_p_tmp } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "7.300 ns" { button:U2|b_ok_out_b {} prevent_shake:U3|process_0~14 {} prevent_shake:U3|process_0~15 {} prevent_shake:U3|start_in_p_tmp~1 {} prevent_shake:U3|start_in_p_tmp {} } { 0.000ns 2.009ns 1.102ns 1.134ns 0.672ns } { 0.000ns 0.200ns 0.740ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.035 ns - Smallest " "Info: - Smallest clock skew is -6.035 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 30 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns prevent_shake:U3\|start_in_p_tmp 2 REG LC_X7_Y4_N9 2 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X7_Y4_N9; Fanout = 2; REG Node = 'prevent_shake:U3\|start_in_p_tmp'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.518 ns" { clk_in prevent_shake:U3|start_in_p_tmp } "NODE_NAME" } } { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/prevent_shake.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.681 ns" { clk_in prevent_shake:U3|start_in_p_tmp } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.681 ns" { clk_in {} clk_in~combout {} prevent_shake:U3|start_in_p_tmp {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 9.716 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 9.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 30 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns frequency_division:U1\|clk_out_f 2 REG LC_X4_Y4_N4 14 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X4_Y4_N4; Fanout = 14; REG Node = 'frequency_division:U1\|clk_out_f'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.894 ns" { clk_in frequency_division:U1|clk_out_f } "NODE_NAME" } } { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/frequency_division.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.741 ns) + CELL(0.918 ns) 9.716 ns button:U2\|b_ok_out_b 3 REG LC_X3_Y4_N0 5 " "Info: 3: + IC(4.741 ns) + CELL(0.918 ns) = 9.716 ns; Loc. = LC_X3_Y4_N0; Fanout = 5; REG Node = 'button:U2\|b_ok_out_b'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.659 ns" { frequency_division:U1|clk_out_f button:U2|b_ok_out_b } "NODE_NAME" } } { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 34.74 % ) " "Info: Total cell delay = 3.375 ns ( 34.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.341 ns ( 65.26 % ) " "Info: Total interconnect delay = 6.341 ns ( 65.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.716 ns" { clk_in frequency_division:U1|clk_out_f button:U2|b_ok_out_b } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.716 ns" { clk_in {} clk_in~combout {} frequency_division:U1|clk_out_f {} button:U2|b_ok_out_b {} } { 0.000ns 0.000ns 1.600ns 4.741ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.681 ns" { clk_in prevent_shake:U3|start_in_p_tmp } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.681 ns" { clk_in {} clk_in~combout {} prevent_shake:U3|start_in_p_tmp {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.716 ns" { clk_in frequency_division:U1|clk_out_f button:U2|b_ok_out_b } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.716 ns" { clk_in {} clk_in~combout {} frequency_division:U1|clk_out_f {} button:U2|b_ok_out_b {} } { 0.000ns 0.000ns 1.600ns 4.741ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/prevent_shake.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "7.300 ns" { button:U2|b_ok_out_b prevent_shake:U3|process_0~14 prevent_shake:U3|process_0~15 prevent_shake:U3|start_in_p_tmp~1 prevent_shake:U3|start_in_p_tmp } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "7.300 ns" { button:U2|b_ok_out_b {} prevent_shake:U3|process_0~14 {} prevent_shake:U3|process_0~15 {} prevent_shake:U3|start_in_p_tmp~1 {} prevent_shake:U3|start_in_p_tmp {} } { 0.000ns 2.009ns 1.102ns 1.134ns 0.672ns } { 0.000ns 0.200ns 0.740ns 0.200ns 1.243ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.681 ns" { clk_in prevent_shake:U3|start_in_p_tmp } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.681 ns" { clk_in {} clk_in~combout {} prevent_shake:U3|start_in_p_tmp {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.716 ns" { clk_in frequency_division:U1|clk_out_f button:U2|b_ok_out_b } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.716 ns" { clk_in {} clk_in~combout {} frequency_division:U1|clk_out_f {} button:U2|b_ok_out_b {} } { 0.000ns 0.000ns 1.600ns 4.741ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "button:U2\|b_select_out_b\[0\] col_button_in\[1\] clk_in 1.220 ns register " "Info: tsu for register \"button:U2\|b_select_out_b\[0\]\" (data pin = \"col_button_in\[1\]\", clock pin = \"clk_in\") is 1.220 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.603 ns + Longest pin register " "Info: + Longest pin to register delay is 10.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns col_button_in\[1\] 1 PIN PIN_61 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 7; PIN Node = 'col_button_in\[1\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { col_button_in[1] } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.514 ns) + CELL(0.200 ns) 5.846 ns button:U2\|Equal1~0 2 COMB LC_X3_Y4_N9 3 " "Info: 2: + IC(4.514 ns) + CELL(0.200 ns) = 5.846 ns; Loc. = LC_X3_Y4_N9; Fanout = 3; COMB Node = 'button:U2\|Equal1~0'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "4.714 ns" { col_button_in[1] button:U2|Equal1~0 } "NODE_NAME" } } { "e:/quatrus9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quatrus9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.236 ns) + CELL(0.200 ns) 8.282 ns button:U2\|b_select_out_b~13 3 COMB LC_X9_Y4_N9 1 " "Info: 3: + IC(2.236 ns) + CELL(0.200 ns) = 8.282 ns; Loc. = LC_X9_Y4_N9; Fanout = 1; COMB Node = 'button:U2\|b_select_out_b~13'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.436 ns" { button:U2|Equal1~0 button:U2|b_select_out_b~13 } "NODE_NAME" } } { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.730 ns) + CELL(0.591 ns) 10.603 ns button:U2\|b_select_out_b\[0\] 4 REG LC_X6_Y4_N4 5 " "Info: 4: + IC(1.730 ns) + CELL(0.591 ns) = 10.603 ns; Loc. = LC_X6_Y4_N4; Fanout = 5; REG Node = 'button:U2\|b_select_out_b\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.321 ns" { button:U2|b_select_out_b~13 button:U2|b_select_out_b[0] } "NODE_NAME" } } { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.123 ns ( 20.02 % ) " "Info: Total cell delay = 2.123 ns ( 20.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.480 ns ( 79.98 % ) " "Info: Total interconnect delay = 8.480 ns ( 79.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "10.603 ns" { col_button_in[1] button:U2|Equal1~0 button:U2|b_select_out_b~13 button:U2|b_select_out_b[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "10.603 ns" { col_button_in[1] {} col_button_in[1]~combout {} button:U2|Equal1~0 {} button:U2|b_select_out_b~13 {} button:U2|b_select_out_b[0] {} } { 0.000ns 0.000ns 4.514ns 2.236ns 1.730ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 9.716 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 9.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 30 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns frequency_division:U1\|clk_out_f 2 REG LC_X4_Y4_N4 14 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X4_Y4_N4; Fanout = 14; REG Node = 'frequency_division:U1\|clk_out_f'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.894 ns" { clk_in frequency_division:U1|clk_out_f } "NODE_NAME" } } { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/frequency_division.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.741 ns) + CELL(0.918 ns) 9.716 ns button:U2\|b_select_out_b\[0\] 3 REG LC_X6_Y4_N4 5 " "Info: 3: + IC(4.741 ns) + CELL(0.918 ns) = 9.716 ns; Loc. = LC_X6_Y4_N4; Fanout = 5; REG Node = 'button:U2\|b_select_out_b\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.659 ns" { frequency_division:U1|clk_out_f button:U2|b_select_out_b[0] } "NODE_NAME" } } { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 34.74 % ) " "Info: Total cell delay = 3.375 ns ( 34.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.341 ns ( 65.26 % ) " "Info: Total interconnect delay = 6.341 ns ( 65.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.716 ns" { clk_in frequency_division:U1|clk_out_f button:U2|b_select_out_b[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.716 ns" { clk_in {} clk_in~combout {} frequency_division:U1|clk_out_f {} button:U2|b_select_out_b[0] {} } { 0.000ns 0.000ns 1.600ns 4.741ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "10.603 ns" { col_button_in[1] button:U2|Equal1~0 button:U2|b_select_out_b~13 button:U2|b_select_out_b[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "10.603 ns" { col_button_in[1] {} col_button_in[1]~combout {} button:U2|Equal1~0 {} button:U2|b_select_out_b~13 {} button:U2|b_select_out_b[0] {} } { 0.000ns 0.000ns 4.514ns 2.236ns 1.730ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.591ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.716 ns" { clk_in frequency_division:U1|clk_out_f button:U2|b_select_out_b[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.716 ns" { clk_in {} clk_in~combout {} frequency_division:U1|clk_out_f {} button:U2|b_select_out_b[0] {} } { 0.000ns 0.000ns 1.600ns 4.741ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in row_button_out\[1\] button:U2\|row_out_b\[1\] 15.601 ns register " "Info: tco from clock \"clk_in\" to destination pin \"row_button_out\[1\]\" through register \"button:U2\|row_out_b\[1\]\" is 15.601 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 9.716 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 9.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 30 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns frequency_division:U1\|clk_out_f 2 REG LC_X4_Y4_N4 14 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X4_Y4_N4; Fanout = 14; REG Node = 'frequency_division:U1\|clk_out_f'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.894 ns" { clk_in frequency_division:U1|clk_out_f } "NODE_NAME" } } { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/frequency_division.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.741 ns) + CELL(0.918 ns) 9.716 ns button:U2\|row_out_b\[1\] 3 REG LC_X4_Y5_N3 1 " "Info: 3: + IC(4.741 ns) + CELL(0.918 ns) = 9.716 ns; Loc. = LC_X4_Y5_N3; Fanout = 1; REG Node = 'button:U2\|row_out_b\[1\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.659 ns" { frequency_division:U1|clk_out_f button:U2|row_out_b[1] } "NODE_NAME" } } { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 34.74 % ) " "Info: Total cell delay = 3.375 ns ( 34.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.341 ns ( 65.26 % ) " "Info: Total interconnect delay = 6.341 ns ( 65.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.716 ns" { clk_in frequency_division:U1|clk_out_f button:U2|row_out_b[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.716 ns" { clk_in {} clk_in~combout {} frequency_division:U1|clk_out_f {} button:U2|row_out_b[1] {} } { 0.000ns 0.000ns 1.600ns 4.741ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.509 ns + Longest register pin " "Info: + Longest register to pin delay is 5.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns button:U2\|row_out_b\[1\] 1 REG LC_X4_Y5_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y5_N3; Fanout = 1; REG Node = 'button:U2\|row_out_b\[1\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { button:U2|row_out_b[1] } "NODE_NAME" } } { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.187 ns) + CELL(2.322 ns) 5.509 ns row_button_out\[1\] 2 PIN PIN_110 0 " "Info: 2: + IC(3.187 ns) + CELL(2.322 ns) = 5.509 ns; Loc. = PIN_110; Fanout = 0; PIN Node = 'row_button_out\[1\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.509 ns" { button:U2|row_out_b[1] row_button_out[1] } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 42.15 % ) " "Info: Total cell delay = 2.322 ns ( 42.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.187 ns ( 57.85 % ) " "Info: Total interconnect delay = 3.187 ns ( 57.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.509 ns" { button:U2|row_out_b[1] row_button_out[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "5.509 ns" { button:U2|row_out_b[1] {} row_button_out[1] {} } { 0.000ns 3.187ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.716 ns" { clk_in frequency_division:U1|clk_out_f button:U2|row_out_b[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.716 ns" { clk_in {} clk_in~combout {} frequency_division:U1|clk_out_f {} button:U2|row_out_b[1] {} } { 0.000ns 0.000ns 1.600ns 4.741ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.509 ns" { button:U2|row_out_b[1] row_button_out[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "5.509 ns" { button:U2|row_out_b[1] {} row_button_out[1] {} } { 0.000ns 3.187ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "button:U2\|ready_out_b col_button_in\[2\] clk_in 5.350 ns register " "Info: th for register \"button:U2\|ready_out_b\" (data pin = \"col_button_in\[2\]\", clock pin = \"clk_in\") is 5.350 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 9.716 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 9.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 30 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns frequency_division:U1\|clk_out_f 2 REG LC_X4_Y4_N4 14 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X4_Y4_N4; Fanout = 14; REG Node = 'frequency_division:U1\|clk_out_f'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.894 ns" { clk_in frequency_division:U1|clk_out_f } "NODE_NAME" } } { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/frequency_division.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.741 ns) + CELL(0.918 ns) 9.716 ns button:U2\|ready_out_b 3 REG LC_X9_Y4_N3 2 " "Info: 3: + IC(4.741 ns) + CELL(0.918 ns) = 9.716 ns; Loc. = LC_X9_Y4_N3; Fanout = 2; REG Node = 'button:U2\|ready_out_b'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.659 ns" { frequency_division:U1|clk_out_f button:U2|ready_out_b } "NODE_NAME" } } { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 34.74 % ) " "Info: Total cell delay = 3.375 ns ( 34.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.341 ns ( 65.26 % ) " "Info: Total interconnect delay = 6.341 ns ( 65.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.716 ns" { clk_in frequency_division:U1|clk_out_f button:U2|ready_out_b } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.716 ns" { clk_in {} clk_in~combout {} frequency_division:U1|clk_out_f {} button:U2|ready_out_b {} } { 0.000ns 0.000ns 1.600ns 4.741ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.587 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.587 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns col_button_in\[2\] 1 PIN PIN_72 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_72; Fanout = 6; PIN Node = 'col_button_in\[2\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { col_button_in[2] } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.864 ns) + CELL(0.591 ns) 4.587 ns button:U2\|ready_out_b 2 REG LC_X9_Y4_N3 2 " "Info: 2: + IC(2.864 ns) + CELL(0.591 ns) = 4.587 ns; Loc. = LC_X9_Y4_N3; Fanout = 2; REG Node = 'button:U2\|ready_out_b'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.455 ns" { col_button_in[2] button:U2|ready_out_b } "NODE_NAME" } } { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 37.56 % ) " "Info: Total cell delay = 1.723 ns ( 37.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.864 ns ( 62.44 % ) " "Info: Total interconnect delay = 2.864 ns ( 62.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "4.587 ns" { col_button_in[2] button:U2|ready_out_b } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "4.587 ns" { col_button_in[2] {} col_button_in[2]~combout {} button:U2|ready_out_b {} } { 0.000ns 0.000ns 2.864ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.716 ns" { clk_in frequency_division:U1|clk_out_f button:U2|ready_out_b } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.716 ns" { clk_in {} clk_in~combout {} frequency_division:U1|clk_out_f {} button:U2|ready_out_b {} } { 0.000ns 0.000ns 1.600ns 4.741ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "4.587 ns" { col_button_in[2] button:U2|ready_out_b } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "4.587 ns" { col_button_in[2] {} col_button_in[2]~combout {} button:U2|ready_out_b {} } { 0.000ns 0.000ns 2.864ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 27 10:50:30 2016 " "Info: Processing ended: Thu Oct 27 10:50:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
