Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,451
design__inferred_latch__count,0
design__instance__count,11358
design__instance__area,104881
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,25
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,74
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.000929082278162241
power__switching__total,0.000430869753472507
power__leakage__total,1.203499806479158E-7
power__total,0.001360072405077517
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.3281227327163528
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.32788925280767084
timing__hold__ws__corner:nom_tt_025C_1v80,0.30487069287577634
timing__setup__ws__corner:nom_tt_025C_1v80,58.97940791582378
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.304871
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,79.891777
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,572
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,74
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.3758827522296332
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.37678136677117935
timing__hold__ws__corner:nom_ss_100C_1v60,0.8727823155678031
timing__setup__ws__corner:nom_ss_100C_1v60,58.185337306303545
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.872782
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,59.396149
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,74
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.3048958116724189
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.3025576264052787
timing__hold__ws__corner:nom_ff_n40C_1v95,0.09688861098772215
timing__setup__ws__corner:nom_ff_n40C_1v95,59.29764580531639
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.096889
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,87.351135
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,649
design__max_fanout_violation__count,74
design__max_cap_violation__count,2
clock__skew__worst_hold,-0.29856976069919183
clock__skew__worst_setup,0.29688299881017394
timing__hold__ws,0.09666812068879571
timing__setup__ws,58.162635465253956
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.096668
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,58.708969
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 682.64 225.76
design__core__bbox,2.76 2.72 679.88 223.04
design__io,45
design__die__area,154113
design__core__area,149183
design__instance__count__stdcell,11358
design__instance__area__stdcell,104881
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.703033
design__instance__utilization__stdcell,0.703033
design__instance__count__class:buffer,2
design__instance__count__class:inverter,79
design__instance__count__class:sequential_cell,1473
design__instance__count__class:multi_input_combinational_cell,5728
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,7093
design__instance__count__class:tap_cell,2158
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,353000
design__violations,0
design__instance__count__class:timing_repair_buffer,1697
design__instance__count__class:clock_buffer,86
design__instance__count__class:clock_inverter,29
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1021
antenna__violating__nets,28
antenna__violating__pins,43
route__antenna_violation__count,28
antenna_diodes_count,106
design__instance__count__class:antenna_cell,106
route__net,9074
route__net__special,2
route__drc_errors__iter:1,9215
route__wirelength__iter:1,414120
route__drc_errors__iter:2,5562
route__wirelength__iter:2,411098
route__drc_errors__iter:3,5052
route__wirelength__iter:3,410666
route__drc_errors__iter:4,1442
route__wirelength__iter:4,410545
route__drc_errors__iter:5,483
route__wirelength__iter:5,410817
route__drc_errors__iter:6,211
route__wirelength__iter:6,410664
route__drc_errors__iter:7,149
route__wirelength__iter:7,410657
route__drc_errors__iter:8,149
route__wirelength__iter:8,410657
route__drc_errors__iter:9,80
route__wirelength__iter:9,410644
route__drc_errors__iter:10,56
route__wirelength__iter:10,410656
route__drc_errors__iter:11,32
route__wirelength__iter:11,410672
route__drc_errors__iter:12,4
route__wirelength__iter:12,410668
route__drc_errors__iter:13,4
route__wirelength__iter:13,410668
route__drc_errors__iter:14,3
route__wirelength__iter:14,410666
route__drc_errors__iter:15,2
route__wirelength__iter:15,410672
route__drc_errors__iter:16,2
route__wirelength__iter:16,410673
route__drc_errors__iter:17,2
route__wirelength__iter:17,410674
route__drc_errors__iter:18,2
route__wirelength__iter:18,410674
route__drc_errors__iter:19,2
route__wirelength__iter:19,410673
route__drc_errors__iter:20,1
route__wirelength__iter:20,410694
route__drc_errors__iter:21,0
route__wirelength__iter:21,410706
route__drc_errors,0
route__wirelength,410706
route__vias,76477
route__vias__singlecut,76477
route__vias__multicut,0
design__disconnected_pin__count,3
design__critical_disconnected_pin__count,0
route__wirelength__max,862.73
timing__unannotated_net__count__corner:nom_tt_025C_1v80,56
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,56
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,56
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,19
design__max_fanout_violation__count__corner:min_tt_025C_1v80,74
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.31856793105159553
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.3189424092883925
timing__hold__ws__corner:min_tt_025C_1v80,0.30264058782314013
timing__setup__ws__corner:min_tt_025C_1v80,58.99432576098297
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.302641
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,80.422791
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,56
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,425
design__max_fanout_violation__count__corner:min_ss_100C_1v60,74
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.3618929425229752
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.36243428728509275
timing__hold__ws__corner:min_ss_100C_1v60,0.8666785312503921
timing__setup__ws__corner:min_ss_100C_1v60,58.21299518307523
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.866679
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,60.250645
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,56
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,74
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.29856976069919183
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.29688299881017394
timing__hold__ws__corner:min_ff_n40C_1v95,0.09666812068879571
timing__setup__ws__corner:min_ff_n40C_1v95,59.307824330294025
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.096668
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,87.712601
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,56
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,36
design__max_fanout_violation__count__corner:max_tt_025C_1v80,74
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.3344644378346698
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.3352093975052622
timing__hold__ws__corner:max_tt_025C_1v80,0.30800241007221
timing__setup__ws__corner:max_tt_025C_1v80,58.967246976557306
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.308002
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,79.474503
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,56
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,649
design__max_fanout_violation__count__corner:max_ss_100C_1v60,74
design__max_cap_violation__count__corner:max_ss_100C_1v60,2
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.38657697581678835
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.38865176066388674
timing__hold__ws__corner:max_ss_100C_1v60,0.8851855055050966
timing__setup__ws__corner:max_ss_100C_1v60,58.162635465253956
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.885185
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,58.708969
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,56
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,74
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.31351702676936527
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.31034151127337145
timing__hold__ws__corner:max_ff_n40C_1v95,0.10020062840845417
timing__setup__ws__corner:max_ff_n40C_1v95,59.28598224597902
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.100201
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,87.059196
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,56
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,56
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000157697
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000146953
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000261249
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000146953
design_powergrid__voltage__worst,0.0000146953
design_powergrid__voltage__worst__net:VPWR,1.79998
design_powergrid__drop__worst,0.0000157697
design_powergrid__drop__worst__net:VPWR,0.0000157697
design_powergrid__voltage__worst__net:VGND,0.0000146953
design_powergrid__drop__worst__net:VGND,0.0000146953
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00000243999999999999993193704021787748814631413551978766918182373046875
ir__drop__worst,0.00001580000000000000119084429817117865013642585836350917816162109375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
