

================================================================
== Vitis HLS Report for 'dct'
================================================================
* Date:           Fri Feb 14 09:59:25 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_solution3
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.286 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1323|     1323|  13.230 us|  13.230 us|  1324|  1324|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                   |                                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                              Instance                             |                          Module                         |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_56                     |dct_Pipeline_RD_Loop_Row_RD_Loop_Col                     |       68|       68|  0.680 us|  0.680 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop_fu_64  |dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop  |      520|      520|  5.200 us|  5.200 us|  513|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_72   |dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop   |       68|       68|  0.680 us|  0.680 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop_fu_78  |dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop  |      520|      520|  5.200 us|  5.200 us|  513|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_86   |dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop   |       68|       68|  0.680 us|  0.680 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_92                     |dct_Pipeline_WR_Loop_Row_WR_Loop_Col                     |       68|       68|  0.680 us|  0.680 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|     776|   1526|    -|
|Memory           |        5|    -|      15|     15|    0|
|Multiplexer      |        -|    -|       0|    278|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|    2|     809|   1819|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   ~0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+-----+-----+
    |                              Instance                             |                          Module                         | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop_fu_78  |dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop  |        0|   1|  314|  457|    0|
    |grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_56                     |dct_Pipeline_RD_Loop_Row_RD_Loop_Col                     |        0|   0|   34|  146|    0|
    |grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop_fu_64  |dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop  |        0|   1|  314|  457|    0|
    |grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_92                     |dct_Pipeline_WR_Loop_Row_WR_Loop_Col                     |        0|   0|   34|  146|    0|
    |grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_86   |dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop   |        0|   0|   40|  160|    0|
    |grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_72   |dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop   |        0|   0|   40|  160|    0|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                              |                                                         |        0|   2|  776| 1526|    0|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |            Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |dct_coeff_table_U  |dct_coeff_table_ROM_AUTO_1R  |        0|  15|  15|    0|    64|   15|     1|          960|
    |row_outbuf_U       |row_outbuf_RAM_AUTO_1R1W     |        1|   0|   0|    0|    64|   16|     1|         1024|
    |col_outbuf_U       |row_outbuf_RAM_AUTO_1R1W     |        1|   0|   0|    0|    64|   16|     1|         1024|
    |col_inbuf_U        |row_outbuf_RAM_AUTO_1R1W     |        1|   0|   0|    0|    64|   16|     1|         1024|
    |buf_2d_in_U        |row_outbuf_RAM_AUTO_1R1W     |        1|   0|   0|    0|    64|   16|     1|         1024|
    |buf_2d_out_U       |row_outbuf_RAM_AUTO_1R1W     |        1|   0|   0|    0|    64|   16|     1|         1024|
    +-------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                             |        5|  15|  15|    0|   384|   95|     6|         6080|
    +-------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  65|         13|    1|         13|
    |buf_2d_in_address0        |  14|          3|    6|         18|
    |buf_2d_in_ce0             |  14|          3|    1|          3|
    |buf_2d_in_we0             |   9|          2|    1|          2|
    |buf_2d_out_address0       |  14|          3|    6|         18|
    |buf_2d_out_ce0            |  14|          3|    1|          3|
    |buf_2d_out_we0            |   9|          2|    1|          2|
    |col_inbuf_address0        |  14|          3|    6|         18|
    |col_inbuf_ce0             |  14|          3|    1|          3|
    |col_inbuf_we0             |   9|          2|    1|          2|
    |col_outbuf_address0       |  14|          3|    6|         18|
    |col_outbuf_ce0            |  14|          3|    1|          3|
    |col_outbuf_we0            |   9|          2|    1|          2|
    |dct_coeff_table_address0  |  14|          3|    6|         18|
    |dct_coeff_table_ce0       |  14|          3|    1|          3|
    |row_outbuf_address0       |  14|          3|    6|         18|
    |row_outbuf_ce0            |  14|          3|    1|          3|
    |row_outbuf_we0            |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 278|         59|   48|        149|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                       |  12|   0|   12|          0|
    |grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop_fu_78_ap_start_reg  |   1|   0|    1|          0|
    |grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_56_ap_start_reg                     |   1|   0|    1|          0|
    |grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop_fu_64_ap_start_reg  |   1|   0|    1|          0|
    |grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_92_ap_start_reg                     |   1|   0|    1|          0|
    |grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_86_ap_start_reg   |   1|   0|    1|          0|
    |grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_72_ap_start_reg   |   1|   0|    1|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           |  18|   0|   18|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|           dct|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|           dct|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|           dct|  return value|
|input_r_address0   |  out|    6|   ap_memory|       input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0         |   in|   16|   ap_memory|       input_r|         array|
|output_r_address0  |  out|    6|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|   16|   ap_memory|      output_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

