# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do cu_reg_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/RAM.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ram
# -- Compiling architecture rtl of ram
# vcom -93 -work work {C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/buff.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity buff
# -- Compiling architecture behav of buff
# vcom -93 -work work {C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/progcount.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity progcount
# -- Compiling architecture beh of progcount
# vcom -93 -work work {C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/top_model.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top_model
# -- Compiling architecture b of top_model
# vcom -93 -work work {C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/three_bit_decoder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity three_bit_decoder
# -- Compiling architecture behave of three_bit_decoder
# vcom -93 -work work {C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/seg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity seg
# -- Compiling architecture behave of seg
# vcom -93 -work work {C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/rom.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rom
# -- Compiling architecture struct of rom
# vcom -93 -work work {C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/one_bit_decoder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity one_bit_decoder
# -- Compiling architecture behave of one_bit_decoder
# vcom -93 -work work {C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/microsequencer.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity microsequencer
# -- Compiling architecture behavioural of microsequencer
# vcom -93 -work work {C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/instreg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity instreg
# -- Compiling architecture instreg of instreg
# vcom -93 -work work {C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/four_bit_decoder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity four_bit_decoder
# -- Compiling architecture behave of four_bit_decoder
# vcom -93 -work work {C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/cu_reg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cu_reg
# -- Compiling architecture struct of cu_reg
# vcom -93 -work work {C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/testram.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testram
# -- Compiling architecture rtl of testram
# 
vsim -voptargs=+acc work.cu_reg
# vsim -voptargs=+acc work.cu_reg 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.cu_reg(struct)
# Loading work.top_model(b)
# Loading work.seg(behave)
# Loading work.four_bit_decoder(behave)
# Loading work.three_bit_decoder(behave)
# Loading work.one_bit_decoder(behave)
# Loading work.microsequencer(behavioural)
# Loading work.rom(struct)
# Loading work.progcount(beh)
# Loading work.instreg(instreg)
# Loading work.testram(rtl)
# Loading work.ram(rtl)
# Loading work.buff(behav)
add wave -position insertpoint sim:/cu_reg/*
force -freeze sim:/cu_reg/clk 1 0, 0 {50 ps} -r 100
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cu_reg/test_ram/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cu_reg/cu/ALUSEL
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cu_reg/cu/LDigit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cu_reg/cu/HDigit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /cu_reg/cu/HDigit
run
run
run
add wave -position insertpoint sim:/cu_reg/cu/*
run
run
run
run
run
