<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4786" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4786{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4786{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4786{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4786{left:69px;bottom:783px;letter-spacing:0.17px;}
#t5_4786{left:150px;bottom:783px;letter-spacing:0.2px;word-spacing:-0.01px;}
#t6_4786{left:149px;bottom:757px;letter-spacing:0.21px;word-spacing:-0.04px;}
#t7_4786{left:69px;bottom:732px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t8_4786{left:130px;bottom:738px;}
#t9_4786{left:146px;bottom:732px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#ta_4786{left:471px;bottom:738px;}
#tb_4786{left:486px;bottom:732px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_4786{left:707px;bottom:738px;}
#td_4786{left:722px;bottom:732px;letter-spacing:-0.28px;}
#te_4786{left:757px;bottom:738px;}
#tf_4786{left:772px;bottom:732px;letter-spacing:-0.13px;}
#tg_4786{left:69px;bottom:715px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#th_4786{left:553px;bottom:722px;}
#ti_4786{left:568px;bottom:715px;letter-spacing:-0.15px;word-spacing:-0.81px;}
#tj_4786{left:69px;bottom:698px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tk_4786{left:140px;bottom:705px;}
#tl_4786{left:155px;bottom:698px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tm_4786{left:835px;bottom:705px;}
#tn_4786{left:69px;bottom:681px;letter-spacing:-0.31px;}
#to_4786{left:103px;bottom:688px;}
#tp_4786{left:118px;bottom:681px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_4786{left:487px;bottom:688px;}
#tr_4786{left:502px;bottom:681px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#ts_4786{left:69px;bottom:664px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tt_4786{left:69px;bottom:648px;letter-spacing:-0.21px;word-spacing:-0.39px;}
#tu_4786{left:69px;bottom:631px;letter-spacing:-0.23px;word-spacing:-0.63px;}
#tv_4786{left:69px;bottom:614px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tw_4786{left:69px;bottom:590px;letter-spacing:-0.16px;word-spacing:-0.68px;}
#tx_4786{left:69px;bottom:573px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#ty_4786{left:80px;bottom:998px;letter-spacing:-0.16px;}
#tz_4786{left:136px;bottom:998px;letter-spacing:-0.16px;}
#t10_4786{left:187px;bottom:998px;letter-spacing:-0.14px;}
#t11_4786{left:461px;bottom:998px;letter-spacing:-0.14px;}
#t12_4786{left:543px;bottom:998px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t13_4786{left:80px;bottom:973px;letter-spacing:-0.16px;}
#t14_4786{left:136px;bottom:973px;letter-spacing:-0.16px;}
#t15_4786{left:187px;bottom:973px;letter-spacing:-0.14px;}
#t16_4786{left:461px;bottom:973px;letter-spacing:-0.14px;}
#t17_4786{left:543px;bottom:973px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t18_4786{left:80px;bottom:949px;letter-spacing:-0.16px;}
#t19_4786{left:136px;bottom:949px;letter-spacing:-0.16px;}
#t1a_4786{left:187px;bottom:949px;letter-spacing:-0.15px;}
#t1b_4786{left:461px;bottom:949px;letter-spacing:-0.13px;}
#t1c_4786{left:543px;bottom:949px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1d_4786{left:80px;bottom:924px;letter-spacing:-0.16px;}
#t1e_4786{left:136px;bottom:924px;letter-spacing:-0.16px;}
#t1f_4786{left:187px;bottom:924px;letter-spacing:-0.15px;}
#t1g_4786{left:461px;bottom:924px;letter-spacing:-0.13px;}
#t1h_4786{left:543px;bottom:924px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1i_4786{left:80px;bottom:900px;letter-spacing:-0.16px;}
#t1j_4786{left:136px;bottom:900px;letter-spacing:-0.16px;}
#t1k_4786{left:187px;bottom:900px;letter-spacing:-0.15px;}
#t1l_4786{left:461px;bottom:900px;letter-spacing:-0.13px;}
#t1m_4786{left:543px;bottom:900px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1n_4786{left:80px;bottom:875px;letter-spacing:-0.14px;}
#t1o_4786{left:136px;bottom:875px;letter-spacing:-0.16px;}
#t1p_4786{left:187px;bottom:875px;letter-spacing:-0.15px;}
#t1q_4786{left:461px;bottom:875px;letter-spacing:-0.13px;}
#t1r_4786{left:543px;bottom:875px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1s_4786{left:80px;bottom:851px;letter-spacing:-0.16px;}
#t1t_4786{left:136px;bottom:851px;letter-spacing:-0.16px;}
#t1u_4786{left:187px;bottom:851px;letter-spacing:-0.15px;}
#t1v_4786{left:461px;bottom:851px;letter-spacing:-0.13px;}
#t1w_4786{left:543px;bottom:851px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1x_4786{left:145px;bottom:528px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1y_4786{left:231px;bottom:528px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1z_4786{left:100px;bottom:506px;letter-spacing:-0.12px;}
#t20_4786{left:101px;bottom:489px;letter-spacing:-0.13px;}
#t21_4786{left:226px;bottom:489px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t22_4786{left:459px;bottom:489px;letter-spacing:-0.16px;}
#t23_4786{left:642px;bottom:489px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t24_4786{left:87px;bottom:464px;letter-spacing:-0.18px;}
#t25_4786{left:143px;bottom:464px;letter-spacing:-0.14px;}
#t26_4786{left:81px;bottom:440px;letter-spacing:-0.17px;}
#t27_4786{left:142px;bottom:440px;letter-spacing:-0.17px;}
#t28_4786{left:189px;bottom:440px;letter-spacing:-0.15px;}
#t29_4786{left:437px;bottom:440px;letter-spacing:-0.14px;}
#t2a_4786{left:531px;bottom:440px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2b_4786{left:531px;bottom:423px;letter-spacing:-0.09px;}
#t2c_4786{left:189px;bottom:399px;}
#t2d_4786{left:531px;bottom:399px;letter-spacing:-0.14px;}
#t2e_4786{left:189px;bottom:374px;}
#t2f_4786{left:531px;bottom:374px;letter-spacing:-0.14px;}
#t2g_4786{left:189px;bottom:350px;}
#t2h_4786{left:531px;bottom:350px;letter-spacing:-0.14px;}
#t2i_4786{left:189px;bottom:325px;}
#t2j_4786{left:531px;bottom:325px;letter-spacing:-0.14px;}
#t2k_4786{left:189px;bottom:301px;letter-spacing:-0.14px;}
#t2l_4786{left:531px;bottom:301px;letter-spacing:-0.14px;}
#t2m_4786{left:189px;bottom:276px;letter-spacing:-0.13px;}
#t2n_4786{left:531px;bottom:276px;letter-spacing:-0.12px;}
#t2o_4786{left:189px;bottom:252px;letter-spacing:-0.13px;}
#t2p_4786{left:531px;bottom:252px;letter-spacing:-0.12px;}
#t2q_4786{left:189px;bottom:228px;letter-spacing:-0.13px;}
#t2r_4786{left:531px;bottom:228px;letter-spacing:-0.12px;}
#t2s_4786{left:189px;bottom:203px;letter-spacing:-0.14px;}
#t2t_4786{left:531px;bottom:203px;letter-spacing:-0.14px;}
#t2u_4786{left:189px;bottom:179px;letter-spacing:-0.13px;}
#t2v_4786{left:531px;bottom:179px;letter-spacing:-0.14px;}
#t2w_4786{left:531px;bottom:157px;letter-spacing:-0.11px;}
#t2x_4786{left:531px;bottom:140px;letter-spacing:-0.12px;}
#t2y_4786{left:189px;bottom:116px;letter-spacing:-0.14px;}
#t2z_4786{left:531px;bottom:116px;letter-spacing:-0.14px;}
#t30_4786{left:180px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t31_4786{left:266px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t32_4786{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t33_4786{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t34_4786{left:237px;bottom:1046px;letter-spacing:-0.11px;word-spacing:-0.06px;}
#t35_4786{left:477px;bottom:1046px;letter-spacing:-0.16px;}
#t36_4786{left:649px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t37_4786{left:86px;bottom:1022px;letter-spacing:-0.16px;}
#t38_4786{left:141px;bottom:1022px;letter-spacing:-0.15px;}

.s1_4786{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4786{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4786{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4786{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4786{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_4786{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_4786{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4786{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4786" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4786Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4786" style="-webkit-user-select: none;"><object width="935" height="1210" data="4786/4786.svg" type="image/svg+xml" id="pdf4786" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4786" class="t s1_4786">2-264 </span><span id="t2_4786" class="t s1_4786">Vol. 4 </span>
<span id="t3_4786" class="t s2_4786">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4786" class="t s3_4786">2.15 </span><span id="t5_4786" class="t s3_4786">MSRS IN THE INTEL® CORE™ M PROCESSORS AND THE 5TH GENERATION </span>
<span id="t6_4786" class="t s3_4786">INTEL® CORE™ PROCESSORS </span>
<span id="t7_4786" class="t s4_4786">The Intel </span>
<span id="t8_4786" class="t s5_4786">® </span>
<span id="t9_4786" class="t s4_4786">Core™ M-5xxx processors, 5th generation Intel </span>
<span id="ta_4786" class="t s5_4786">® </span>
<span id="tb_4786" class="t s4_4786">Core™ Processors, and the Intel </span>
<span id="tc_4786" class="t s5_4786">® </span>
<span id="td_4786" class="t s4_4786">Xeon </span>
<span id="te_4786" class="t s5_4786">® </span>
<span id="tf_4786" class="t s4_4786">Processor </span>
<span id="tg_4786" class="t s4_4786">E3-1200 v4 family are based on Broadwell microarchitecture. The Intel </span>
<span id="th_4786" class="t s5_4786">® </span>
<span id="ti_4786" class="t s4_4786">Core™ M-5xxx processors and 5th gener- </span>
<span id="tj_4786" class="t s4_4786">ation Intel </span>
<span id="tk_4786" class="t s5_4786">® </span>
<span id="tl_4786" class="t s4_4786">Core™ Processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_3DH. The Intel </span>
<span id="tm_4786" class="t s5_4786">® </span>
<span id="tn_4786" class="t s4_4786">Xeon </span>
<span id="to_4786" class="t s5_4786">® </span>
<span id="tp_4786" class="t s4_4786">Processor E3-1200 v4 family and 5th generation Intel </span>
<span id="tq_4786" class="t s5_4786">® </span>
<span id="tr_4786" class="t s4_4786">Core™ Processors have a CPUID Signature </span>
<span id="ts_4786" class="t s4_4786">DisplayFamily_DisplayModel value of 06_47H. Processors with a CPUID Signature DisplayFamily_DisplayModel </span>
<span id="tt_4786" class="t s4_4786">value of 06_3DH or 06_47H support the MSR interfaces listed in Table 2-20, Table 2-21, Table 2-22, Table 2-25, </span>
<span id="tu_4786" class="t s4_4786">Table 2-29, Table 2-30, Table 2-34, and Table 2-35. For an MSR listed in Table 2-35 that also appears in the model- </span>
<span id="tv_4786" class="t s4_4786">specific tables of prior generations, Table 2-35 supersedes prior generation tables. </span>
<span id="tw_4786" class="t s4_4786">Table 2-34 lists MSRs that are common to processors based on the Broadwell microarchitectures (including CPUID </span>
<span id="tx_4786" class="t s4_4786">Signature DisplayFamily_DisplayModel values of 06_3DH, 06_47H, 06_4FH, and 06_56H). </span>
<span id="ty_4786" class="t s6_4786">F15H </span><span id="tz_4786" class="t s6_4786">3861 </span><span id="t10_4786" class="t s6_4786">MSR_C17_PMON_BOX_FILTER0 </span><span id="t11_4786" class="t s6_4786">Package </span><span id="t12_4786" class="t s6_4786">Uncore C-Box 17 Perfmon Box Wide Filter 0 </span>
<span id="t13_4786" class="t s6_4786">F16H </span><span id="t14_4786" class="t s6_4786">3862 </span><span id="t15_4786" class="t s6_4786">MSR_C17_PMON_BOX_FILTER1 </span><span id="t16_4786" class="t s6_4786">Package </span><span id="t17_4786" class="t s6_4786">Uncore C-Box 17 Perfmon Box Wide Filter1 </span>
<span id="t18_4786" class="t s6_4786">F17H </span><span id="t19_4786" class="t s6_4786">3863 </span><span id="t1a_4786" class="t s6_4786">MSR_C17_PMON_BOX_STATUS </span><span id="t1b_4786" class="t s6_4786">Package </span><span id="t1c_4786" class="t s6_4786">Uncore C-Box 17 Perfmon Box Wide Status </span>
<span id="t1d_4786" class="t s6_4786">F18H </span><span id="t1e_4786" class="t s6_4786">3864 </span><span id="t1f_4786" class="t s6_4786">MSR_C17_PMON_CTR0 </span><span id="t1g_4786" class="t s6_4786">Package </span><span id="t1h_4786" class="t s6_4786">Uncore C-Box 17 Perfmon Counter 0 </span>
<span id="t1i_4786" class="t s6_4786">F19H </span><span id="t1j_4786" class="t s6_4786">3865 </span><span id="t1k_4786" class="t s6_4786">MSR_C17_PMON_CTR1 </span><span id="t1l_4786" class="t s6_4786">Package </span><span id="t1m_4786" class="t s6_4786">Uncore C-Box 17 Perfmon Counter 1 </span>
<span id="t1n_4786" class="t s6_4786">F1AH </span><span id="t1o_4786" class="t s6_4786">3866 </span><span id="t1p_4786" class="t s6_4786">MSR_C17_PMON_CTR2 </span><span id="t1q_4786" class="t s6_4786">Package </span><span id="t1r_4786" class="t s6_4786">Uncore C-Box 17 Perfmon Counter 2 </span>
<span id="t1s_4786" class="t s6_4786">F1BH </span><span id="t1t_4786" class="t s6_4786">3867 </span><span id="t1u_4786" class="t s6_4786">MSR_C17_PMON_CTR3 </span><span id="t1v_4786" class="t s6_4786">Package </span><span id="t1w_4786" class="t s6_4786">Uncore C-Box 17 Perfmon Counter 3 </span>
<span id="t1x_4786" class="t s7_4786">Table 2-34. </span><span id="t1y_4786" class="t s7_4786">Additional MSRs Common to Processors Based on Broadwell Microarchitectures </span>
<span id="t1z_4786" class="t s8_4786">Register </span>
<span id="t20_4786" class="t s8_4786">Address </span><span id="t21_4786" class="t s8_4786">Register Name / Bit Fields </span><span id="t22_4786" class="t s8_4786">Scope </span><span id="t23_4786" class="t s8_4786">Bit Description </span>
<span id="t24_4786" class="t s8_4786">Hex </span><span id="t25_4786" class="t s8_4786">Dec </span>
<span id="t26_4786" class="t s6_4786">38EH </span><span id="t27_4786" class="t s6_4786">910 </span><span id="t28_4786" class="t s6_4786">IA32_PERF_GLOBAL_STATUS </span><span id="t29_4786" class="t s6_4786">Thread </span><span id="t2a_4786" class="t s6_4786">See Table 2-2. See Section 20.6.2.2, “Global Counter </span>
<span id="t2b_4786" class="t s6_4786">Control Facilities.” </span>
<span id="t2c_4786" class="t s6_4786">0 </span><span id="t2d_4786" class="t s6_4786">Ovf_PMC0 </span>
<span id="t2e_4786" class="t s6_4786">1 </span><span id="t2f_4786" class="t s6_4786">Ovf_PMC1 </span>
<span id="t2g_4786" class="t s6_4786">2 </span><span id="t2h_4786" class="t s6_4786">Ovf_PMC2 </span>
<span id="t2i_4786" class="t s6_4786">3 </span><span id="t2j_4786" class="t s6_4786">Ovf_PMC3 </span>
<span id="t2k_4786" class="t s6_4786">31:4 </span><span id="t2l_4786" class="t s6_4786">Reserved </span>
<span id="t2m_4786" class="t s6_4786">32 </span><span id="t2n_4786" class="t s6_4786">Ovf_FixedCtr0 </span>
<span id="t2o_4786" class="t s6_4786">33 </span><span id="t2p_4786" class="t s6_4786">Ovf_FixedCtr1 </span>
<span id="t2q_4786" class="t s6_4786">34 </span><span id="t2r_4786" class="t s6_4786">Ovf_FixedCtr2 </span>
<span id="t2s_4786" class="t s6_4786">54:35 </span><span id="t2t_4786" class="t s6_4786">Reserved </span>
<span id="t2u_4786" class="t s6_4786">55 </span><span id="t2v_4786" class="t s6_4786">Trace_ToPA_PMI </span>
<span id="t2w_4786" class="t s6_4786">See Section 33.2.7.2, “Table of Physical Addresses </span>
<span id="t2x_4786" class="t s6_4786">(ToPA).” </span>
<span id="t2y_4786" class="t s6_4786">60:56 </span><span id="t2z_4786" class="t s6_4786">Reserved </span>
<span id="t30_4786" class="t s7_4786">Table 2-33. </span><span id="t31_4786" class="t s7_4786">Uncore PMU MSRs in the Intel® Xeon® Processor E5 v3 Family (Contd.) </span>
<span id="t32_4786" class="t s8_4786">Register </span>
<span id="t33_4786" class="t s8_4786">Address </span><span id="t34_4786" class="t s8_4786">Register Name / Bit Fields </span><span id="t35_4786" class="t s8_4786">Scope </span><span id="t36_4786" class="t s8_4786">Bit Description </span>
<span id="t37_4786" class="t s8_4786">Hex </span><span id="t38_4786" class="t s8_4786">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
