# rex.B OP ModRM SIB disp8

41 00 54 00 12 | ADD BYTE PTR [r8 + rax * 1 + 0x12] | dl |
41 00 54 01 12 | ADD BYTE PTR [r9 + rax * 1 + 0x12] | dl |
41 00 54 02 12 | ADD BYTE PTR [r10 + rax * 1 + 0x12] | dl |
41 00 54 03 12 | ADD BYTE PTR [r11 + rax * 1 + 0x12] | dl |
41 00 54 04 12 | ADD BYTE PTR [r12 + rax * 1 + 0x12] | dl |
41 00 54 05 12 | ADD BYTE PTR [r13 + rax * 1 + 0x12] | dl |
41 00 54 06 12 | ADD BYTE PTR [r14 + rax * 1 + 0x12] | dl |
41 00 54 07 12 | ADD BYTE PTR [r15 + rax * 1 + 0x12] | dl |
41 00 54 08 12 | ADD BYTE PTR [r8 + rcx * 1 + 0x12] | dl |
41 00 54 09 12 | ADD BYTE PTR [r9 + rcx * 1 + 0x12] | dl |
41 00 54 0a 12 | ADD BYTE PTR [r10 + rcx * 1 + 0x12] | dl |
41 00 54 0b 12 | ADD BYTE PTR [r11 + rcx * 1 + 0x12] | dl |
41 00 54 0c 12 | ADD BYTE PTR [r12 + rcx * 1 + 0x12] | dl |
41 00 54 0d 12 | ADD BYTE PTR [r13 + rcx * 1 + 0x12] | dl |
41 00 54 0e 12 | ADD BYTE PTR [r14 + rcx * 1 + 0x12] | dl |
41 00 54 0f 12 | ADD BYTE PTR [r15 + rcx * 1 + 0x12] | dl |

41 00 54 10 12 | ADD BYTE PTR [r8 + rdx * 1 + 0x12] | dl |
41 00 54 11 12 | ADD BYTE PTR [r9 + rdx * 1 + 0x12] | dl |
41 00 54 12 12 | ADD BYTE PTR [r10 + rdx * 1 + 0x12] | dl |
41 00 54 13 12 | ADD BYTE PTR [r11 + rdx * 1 + 0x12] | dl |
41 00 54 14 12 | ADD BYTE PTR [r12 + rdx * 1 + 0x12] | dl |
41 00 54 15 12 | ADD BYTE PTR [r13 + rdx * 1 + 0x12] | dl |
41 00 54 16 12 | ADD BYTE PTR [r14 + rdx * 1 + 0x12] | dl |
41 00 54 17 12 | ADD BYTE PTR [r15 + rdx * 1 + 0x12] | dl |
41 00 54 18 12 | ADD BYTE PTR [r8 + rbx * 1 + 0x12] | dl |
41 00 54 19 12 | ADD BYTE PTR [r9 + rbx * 1 + 0x12] | dl |
41 00 54 1a 12 | ADD BYTE PTR [r10 + rbx * 1 + 0x12] | dl |
41 00 54 1b 12 | ADD BYTE PTR [r11 + rbx * 1 + 0x12] | dl |
41 00 54 1c 12 | ADD BYTE PTR [r12 + rbx * 1 + 0x12] | dl |
41 00 54 1d 12 | ADD BYTE PTR [r13 + rbx * 1 + 0x12] | dl |
41 00 54 1e 12 | ADD BYTE PTR [r14 + rbx * 1 + 0x12] | dl |
41 00 54 1f 12 | ADD BYTE PTR [r15 + rbx * 1 + 0x12] | dl |

#TODO
41 00 54 20 d2 |
41 00 54 21 d2 |
41 00 54 22 d2 |
41 00 54 23 d2 |
41 00 54 24 d2 |
41 00 54 25 d2 |
41 00 54 26 d2 |
41 00 54 27 d2 |
41 00 54 28 12 | ADD BYTE PTR [r8 + rbp * 1 + 0x12] | dl |
41 00 54 29 12 | ADD BYTE PTR [r9 + rbp * 1 + 0x12] | dl |
41 00 54 2a 12 | ADD BYTE PTR [r10 + rbp * 1 + 0x12] | dl |
41 00 54 2b 12 | ADD BYTE PTR [r11 + rbp * 1 + 0x12] | dl |
41 00 54 2c 12 | ADD BYTE PTR [r12 + rbp * 1 + 0x12] | dl |
41 00 54 2d 12 | ADD BYTE PTR [r13 + rbp * 1 + 0x12] | dl |
41 00 54 2e 12 | ADD BYTE PTR [r14 + rbp * 1 + 0x12] | dl |
41 00 54 2f 12 | ADD BYTE PTR [r15 + rbp * 1 + 0x12] | dl |

41 00 54 30 12 | ADD BYTE PTR [r8 + rsi * 1 + 0x12] | dl |
41 00 54 31 12 | ADD BYTE PTR [r9 + rsi * 1 + 0x12] | dl |
41 00 54 32 12 | ADD BYTE PTR [r10 + rsi * 1 + 0x12] | dl |
41 00 54 33 12 | ADD BYTE PTR [r11 + rsi * 1 + 0x12] | dl |
41 00 54 34 12 | ADD BYTE PTR [r12 + rsi * 1 + 0x12] | dl |
41 00 54 35 12 | ADD BYTE PTR [r13 + rsi * 1 + 0x12] | dl |
41 00 54 36 12 | ADD BYTE PTR [r14 + rsi * 1 + 0x12] | dl |
41 00 54 37 12 | ADD BYTE PTR [r15 + rsi * 1 + 0x12] | dl |
41 00 54 38 12 | ADD BYTE PTR [r8 + rdi * 1 + 0x12] | dl |
41 00 54 39 12 | ADD BYTE PTR [r9 + rdi * 1 + 0x12] | dl |
41 00 54 3a 12 | ADD BYTE PTR [r10 + rdi * 1 + 0x12] | dl |
41 00 54 3b 12 | ADD BYTE PTR [r11 + rdi * 1 + 0x12] | dl |
41 00 54 3c 12 | ADD BYTE PTR [r12 + rdi * 1 + 0x12] | dl |
41 00 54 3d 12 | ADD BYTE PTR [r13 + rdi * 1 + 0x12] | dl |
41 00 54 3e 12 | ADD BYTE PTR [r14 + rdi * 1 + 0x12] | dl |
41 00 54 3f 12 | ADD BYTE PTR [r15 + rdi * 1 + 0x12] | dl |

41 00 54 40 12 | ADD BYTE PTR [r8 + rax * 2 + 0x12] | dl |
41 00 54 41 12 | ADD BYTE PTR [r9 + rax * 2 + 0x12] | dl |
41 00 54 42 12 | ADD BYTE PTR [r10 + rax * 2 + 0x12] | dl |
41 00 54 43 12 | ADD BYTE PTR [r11 + rax * 2 + 0x12] | dl |
41 00 54 44 12 | ADD BYTE PTR [r12 + rax * 2 + 0x12] | dl |
41 00 54 45 12 | ADD BYTE PTR [r13 + rax * 2 + 0x12] | dl |
41 00 54 46 12 | ADD BYTE PTR [r14 + rax * 2 + 0x12] | dl |
41 00 54 47 12 | ADD BYTE PTR [r15 + rax * 2 + 0x12] | dl |
41 00 54 48 12 | ADD BYTE PTR [r8 + rcx * 2 + 0x12] | dl |
41 00 54 49 12 | ADD BYTE PTR [r9 + rcx * 2 + 0x12] | dl |
41 00 54 4a 12 | ADD BYTE PTR [r10 + rcx * 2 + 0x12] | dl |
41 00 54 4b 12 | ADD BYTE PTR [r11 + rcx * 2 + 0x12] | dl |
41 00 54 4c 12 | ADD BYTE PTR [r12 + rcx * 2 + 0x12] | dl |
41 00 54 4d 12 | ADD BYTE PTR [r13 + rcx * 2 + 0x12] | dl |
41 00 54 4e 12 | ADD BYTE PTR [r14 + rcx * 2 + 0x12] | dl |
41 00 54 4f 12 | ADD BYTE PTR [r15 + rcx * 2 + 0x12] | dl |

41 00 54 50 12 | ADD BYTE PTR [r8 + rdx * 2 + 0x12] | dl |
41 00 54 51 12 | ADD BYTE PTR [r9 + rdx * 2 + 0x12] | dl |
41 00 54 52 12 | ADD BYTE PTR [r10 + rdx * 2 + 0x12] | dl |
41 00 54 53 12 | ADD BYTE PTR [r11 + rdx * 2 + 0x12] | dl |
41 00 54 54 12 | ADD BYTE PTR [r12 + rdx * 2 + 0x12] | dl |
41 00 54 55 12 | ADD BYTE PTR [r13 + rdx * 2 + 0x12] | dl |
41 00 54 56 12 | ADD BYTE PTR [r14 + rdx * 2 + 0x12] | dl |
41 00 54 57 12 | ADD BYTE PTR [r15 + rdx * 2 + 0x12] | dl |
41 00 54 58 12 | ADD BYTE PTR [r8 + rbx * 2 + 0x12] | dl |
41 00 54 59 12 | ADD BYTE PTR [r9 + rbx * 2 + 0x12] | dl |
41 00 54 5a 12 | ADD BYTE PTR [r10 + rbx * 2 + 0x12] | dl |
41 00 54 5b 12 | ADD BYTE PTR [r11 + rbx * 2 + 0x12] | dl |
41 00 54 5c 12 | ADD BYTE PTR [r12 + rbx * 2 + 0x12] | dl |
41 00 54 5d 12 | ADD BYTE PTR [r13 + rbx * 2 + 0x12] | dl |
41 00 54 5e 12 | ADD BYTE PTR [r14 + rbx * 2 + 0x12] | dl |
41 00 54 5f 12 | ADD BYTE PTR [r15 + rbx * 2 + 0x12] | dl |

#TODO
41 00 54 60 d2 |
41 00 54 61 d2 |
41 00 54 62 d2 |
41 00 54 63 d2 |
41 00 54 64 d2 |
41 00 54 65 d2 |
41 00 54 66 d2 |
41 00 54 67 d2 |
41 00 54 68 12 | ADD BYTE PTR [r8 + rbp * 2 + 0x12] | dl |
41 00 54 69 12 | ADD BYTE PTR [r9 + rbp * 2 + 0x12] | dl |
41 00 54 6a 12 | ADD BYTE PTR [r10 + rbp * 2 + 0x12] | dl |
41 00 54 6b 12 | ADD BYTE PTR [r11 + rbp * 2 + 0x12] | dl |
41 00 54 6c 12 | ADD BYTE PTR [r12 + rbp * 2 + 0x12] | dl |
41 00 54 6d 12 | ADD BYTE PTR [r13 + rbp * 2 + 0x12] | dl |
41 00 54 6e 12 | ADD BYTE PTR [r14 + rbp * 2 + 0x12] | dl |
41 00 54 6f 12 | ADD BYTE PTR [r15 + rbp * 2 + 0x12] | dl |

41 00 54 70 12 | ADD BYTE PTR [r8 + rsi * 2 + 0x12] | dl |
41 00 54 71 12 | ADD BYTE PTR [r9 + rsi * 2 + 0x12] | dl |
41 00 54 72 12 | ADD BYTE PTR [r10 + rsi * 2 + 0x12] | dl |
41 00 54 73 12 | ADD BYTE PTR [r11 + rsi * 2 + 0x12] | dl |
41 00 54 74 12 | ADD BYTE PTR [r12 + rsi * 2 + 0x12] | dl |
41 00 54 75 12 | ADD BYTE PTR [r13 + rsi * 2 + 0x12] | dl |
41 00 54 76 12 | ADD BYTE PTR [r14 + rsi * 2 + 0x12] | dl |
41 00 54 77 12 | ADD BYTE PTR [r15 + rsi * 2 + 0x12] | dl |
41 00 54 78 12 | ADD BYTE PTR [r8 + rdi * 2 + 0x12] | dl |
41 00 54 79 12 | ADD BYTE PTR [r9 + rdi * 2 + 0x12] | dl |
41 00 54 7a 12 | ADD BYTE PTR [r10 + rdi * 2 + 0x12] | dl |
41 00 54 7b 12 | ADD BYTE PTR [r11 + rdi * 2 + 0x12] | dl |
41 00 54 7c 12 | ADD BYTE PTR [r12 + rdi * 2 + 0x12] | dl |
41 00 54 7d 12 | ADD BYTE PTR [r13 + rdi * 2 + 0x12] | dl |
41 00 54 7e 12 | ADD BYTE PTR [r14 + rdi * 2 + 0x12] | dl |
41 00 54 7f 12 | ADD BYTE PTR [r15 + rdi * 2 + 0x12] | dl |

41 00 54 80 12 | ADD BYTE PTR [r8 + rax * 4 + 0x12] | dl |
41 00 54 81 12 | ADD BYTE PTR [r9 + rax * 4 + 0x12] | dl |
41 00 54 82 12 | ADD BYTE PTR [r10 + rax * 4 + 0x12] | dl |
41 00 54 83 12 | ADD BYTE PTR [r11 + rax * 4 + 0x12] | dl |
41 00 54 84 12 | ADD BYTE PTR [r12 + rax * 4 + 0x12] | dl |
41 00 54 85 12 | ADD BYTE PTR [r13 + rax * 4 + 0x12] | dl |
41 00 54 86 12 | ADD BYTE PTR [r14 + rax * 4 + 0x12] | dl |
41 00 54 87 12 | ADD BYTE PTR [r15 + rax * 4 + 0x12] | dl |
41 00 54 88 12 | ADD BYTE PTR [r8 + rcx * 4 + 0x12] | dl |
41 00 54 89 12 | ADD BYTE PTR [r9 + rcx * 4 + 0x12] | dl |
41 00 54 8a 12 | ADD BYTE PTR [r10 + rcx * 4 + 0x12] | dl |
41 00 54 8b 12 | ADD BYTE PTR [r11 + rcx * 4 + 0x12] | dl |
41 00 54 8c 12 | ADD BYTE PTR [r12 + rcx * 4 + 0x12] | dl |
41 00 54 8d 12 | ADD BYTE PTR [r13 + rcx * 4 + 0x12] | dl |
41 00 54 8e 12 | ADD BYTE PTR [r14 + rcx * 4 + 0x12] | dl |
41 00 54 8f 12 | ADD BYTE PTR [r15 + rcx * 4 + 0x12] | dl |

41 00 54 90 12 | ADD BYTE PTR [r8 + rdx * 4 + 0x12] | dl |
41 00 54 91 12 | ADD BYTE PTR [r9 + rdx * 4 + 0x12] | dl |
41 00 54 92 12 | ADD BYTE PTR [r10 + rdx * 4 + 0x12] | dl |
41 00 54 93 12 | ADD BYTE PTR [r11 + rdx * 4 + 0x12] | dl |
41 00 54 94 12 | ADD BYTE PTR [r12 + rdx * 4 + 0x12] | dl |
41 00 54 95 12 | ADD BYTE PTR [r13 + rdx * 4 + 0x12] | dl |
41 00 54 96 12 | ADD BYTE PTR [r14 + rdx * 4 + 0x12] | dl |
41 00 54 97 12 | ADD BYTE PTR [r15 + rdx * 4 + 0x12] | dl |
41 00 54 98 12 | ADD BYTE PTR [r8 + rbx * 4 + 0x12] | dl |
41 00 54 99 12 | ADD BYTE PTR [r9 + rbx * 4 + 0x12] | dl |
41 00 54 9a 12 | ADD BYTE PTR [r10 + rbx * 4 + 0x12] | dl |
41 00 54 9b 12 | ADD BYTE PTR [r11 + rbx * 4 + 0x12] | dl |
41 00 54 9c 12 | ADD BYTE PTR [r12 + rbx * 4 + 0x12] | dl |
41 00 54 9d 12 | ADD BYTE PTR [r13 + rbx * 4 + 0x12] | dl |
41 00 54 9e 12 | ADD BYTE PTR [r14 + rbx * 4 + 0x12] | dl |
41 00 54 9f 12 | ADD BYTE PTR [r15 + rbx * 4 + 0x12] | dl |

#TODO
41 00 54 a0 d2 |
41 00 54 a1 d2 |
41 00 54 a2 d2 |
41 00 54 a3 d2 |
41 00 54 a4 d2 |
41 00 54 a5 d2 |
41 00 54 a6 d2 |
41 00 54 a7 d2 |
41 00 54 a8 12 | ADD BYTE PTR [r8 + rbp * 4 + 0x12] | dl |
41 00 54 a9 12 | ADD BYTE PTR [r9 + rbp * 4 + 0x12] | dl |
41 00 54 aa 12 | ADD BYTE PTR [r10 + rbp * 4 + 0x12] | dl |
41 00 54 ab 12 | ADD BYTE PTR [r11 + rbp * 4 + 0x12] | dl |
41 00 54 ac 12 | ADD BYTE PTR [r12 + rbp * 4 + 0x12] | dl |
41 00 54 ad 12 | ADD BYTE PTR [r13 + rbp * 4 + 0x12] | dl |
41 00 54 ae 12 | ADD BYTE PTR [r14 + rbp * 4 + 0x12] | dl |
41 00 54 af 12 | ADD BYTE PTR [r15 + rbp * 4 + 0x12] | dl |

41 00 54 b0 12 | ADD BYTE PTR [r8 + rsi * 4 + 0x12] | dl |
41 00 54 b1 12 | ADD BYTE PTR [r9 + rsi * 4 + 0x12] | dl |
41 00 54 b2 12 | ADD BYTE PTR [r10 + rsi * 4 + 0x12] | dl |
41 00 54 b3 12 | ADD BYTE PTR [r11 + rsi * 4 + 0x12] | dl |
41 00 54 b4 12 | ADD BYTE PTR [r12 + rsi * 4 + 0x12] | dl |
41 00 54 b5 12 | ADD BYTE PTR [r13 + rsi * 4 + 0x12] | dl |
41 00 54 b6 12 | ADD BYTE PTR [r14 + rsi * 4 + 0x12] | dl |
41 00 54 b7 12 | ADD BYTE PTR [r15 + rsi * 4 + 0x12] | dl |
41 00 54 b8 12 | ADD BYTE PTR [r8 + rdi * 4 + 0x12] | dl |
41 00 54 b9 12 | ADD BYTE PTR [r9 + rdi * 4 + 0x12] | dl |
41 00 54 ba 12 | ADD BYTE PTR [r10 + rdi * 4 + 0x12] | dl |
41 00 54 bb 12 | ADD BYTE PTR [r11 + rdi * 4 + 0x12] | dl |
41 00 54 bc 12 | ADD BYTE PTR [r12 + rdi * 4 + 0x12] | dl |
41 00 54 bd 12 | ADD BYTE PTR [r13 + rdi * 4 + 0x12] | dl |
41 00 54 be 12 | ADD BYTE PTR [r14 + rdi * 4 + 0x12] | dl |
41 00 54 bf 12 | ADD BYTE PTR [r15 + rdi * 4 + 0x12] | dl |

41 00 54 c0 12 | ADD BYTE PTR [r8 + rax * 8 + 0x12] | dl |
41 00 54 c1 12 | ADD BYTE PTR [r9 + rax * 8 + 0x12] | dl |
41 00 54 c2 12 | ADD BYTE PTR [r10 + rax * 8 + 0x12] | dl |
41 00 54 c3 12 | ADD BYTE PTR [r11 + rax * 8 + 0x12] | dl |
41 00 54 c4 12 | ADD BYTE PTR [r12 + rax * 8 + 0x12] | dl |
41 00 54 c5 12 | ADD BYTE PTR [r13 + rax * 8 + 0x12] | dl |
41 00 54 c6 12 | ADD BYTE PTR [r14 + rax * 8 + 0x12] | dl |
41 00 54 c7 12 | ADD BYTE PTR [r15 + rax * 8 + 0x12] | dl |
41 00 54 c8 12 | ADD BYTE PTR [r8 + rcx * 8 + 0x12] | dl |
41 00 54 c9 12 | ADD BYTE PTR [r9 + rcx * 8 + 0x12] | dl |
41 00 54 ca 12 | ADD BYTE PTR [r10 + rcx * 8 + 0x12] | dl |
41 00 54 cb 12 | ADD BYTE PTR [r11 + rcx * 8 + 0x12] | dl |
41 00 54 cc 12 | ADD BYTE PTR [r12 + rcx * 8 + 0x12] | dl |
41 00 54 cd 12 | ADD BYTE PTR [r13 + rcx * 8 + 0x12] | dl |
41 00 54 ce 12 | ADD BYTE PTR [r14 + rcx * 8 + 0x12] | dl |
41 00 54 cf 12 | ADD BYTE PTR [r15 + rcx * 8 + 0x12] | dl |

41 00 54 d0 12 | ADD BYTE PTR [r8 + rdx * 8 + 0x12] | dl |
41 00 54 d1 12 | ADD BYTE PTR [r9 + rdx * 8 + 0x12] | dl |
41 00 54 d2 12 | ADD BYTE PTR [r10 + rdx * 8 + 0x12] | dl |
41 00 54 d3 12 | ADD BYTE PTR [r11 + rdx * 8 + 0x12] | dl |
41 00 54 d4 12 | ADD BYTE PTR [r12 + rdx * 8 + 0x12] | dl |
41 00 54 d5 12 | ADD BYTE PTR [r13 + rdx * 8 + 0x12] | dl |
41 00 54 d6 12 | ADD BYTE PTR [r14 + rdx * 8 + 0x12] | dl |
41 00 54 d7 12 | ADD BYTE PTR [r15 + rdx * 8 + 0x12] | dl |
41 00 54 d8 12 | ADD BYTE PTR [r8 + rbx * 8 + 0x12] | dl |
41 00 54 d9 12 | ADD BYTE PTR [r9 + rbx * 8 + 0x12] | dl |
41 00 54 da 12 | ADD BYTE PTR [r10 + rbx * 8 + 0x12] | dl |
41 00 54 db 12 | ADD BYTE PTR [r11 + rbx * 8 + 0x12] | dl |
41 00 54 dc 12 | ADD BYTE PTR [r12 + rbx * 8 + 0x12] | dl |
41 00 54 dd 12 | ADD BYTE PTR [r13 + rbx * 8 + 0x12] | dl |
41 00 54 de 12 | ADD BYTE PTR [r14 + rbx * 8 + 0x12] | dl |
41 00 54 df 12 | ADD BYTE PTR [r15 + rbx * 8 + 0x12] | dl |

#TODO
41 00 54 e0 d2 |
41 00 54 e1 d2 |
41 00 54 e2 d2 |
41 00 54 e3 d2 |
41 00 54 e4 d2 |
41 00 54 e5 d2 |
41 00 54 e6 d2 |
41 00 54 e7 d2 |
41 00 54 e8 12 | ADD BYTE PTR [r8 + rbp * 8 + 0x12] | dl |
41 00 54 e9 12 | ADD BYTE PTR [r9 + rbp * 8 + 0x12] | dl |
41 00 54 ea 12 | ADD BYTE PTR [r10 + rbp * 8 + 0x12] | dl |
41 00 54 eb 12 | ADD BYTE PTR [r11 + rbp * 8 + 0x12] | dl |
41 00 54 ec 12 | ADD BYTE PTR [r12 + rbp * 8 + 0x12] | dl |
41 00 54 ed 12 | ADD BYTE PTR [r13 + rbp * 8 + 0x12] | dl |
41 00 54 ee 12 | ADD BYTE PTR [r14 + rbp * 8 + 0x12] | dl |
41 00 54 ef 12 | ADD BYTE PTR [r15 + rbp * 8 + 0x12] | dl |

41 00 54 f0 12 | ADD BYTE PTR [r8 + rsi * 8 + 0x12] | dl |
41 00 54 f1 12 | ADD BYTE PTR [r9 + rsi * 8 + 0x12] | dl |
41 00 54 f2 12 | ADD BYTE PTR [r10 + rsi * 8 + 0x12] | dl |
41 00 54 f3 12 | ADD BYTE PTR [r11 + rsi * 8 + 0x12] | dl |
41 00 54 f4 12 | ADD BYTE PTR [r12 + rsi * 8 + 0x12] | dl |
41 00 54 f5 12 | ADD BYTE PTR [r13 + rsi * 8 + 0x12] | dl |
41 00 54 f6 12 | ADD BYTE PTR [r14 + rsi * 8 + 0x12] | dl |
41 00 54 f7 12 | ADD BYTE PTR [r15 + rsi * 8 + 0x12] | dl |
41 00 54 f8 12 | ADD BYTE PTR [r8 + rdi * 8 + 0x12] | dl |
41 00 54 f9 12 | ADD BYTE PTR [r9 + rdi * 8 + 0x12] | dl |
41 00 54 fa 12 | ADD BYTE PTR [r10 + rdi * 8 + 0x12] | dl |
41 00 54 fb 12 | ADD BYTE PTR [r11 + rdi * 8 + 0x12] | dl |
41 00 54 fc 12 | ADD BYTE PTR [r12 + rdi * 8 + 0x12] | dl |
41 00 54 fd 12 | ADD BYTE PTR [r13 + rdi * 8 + 0x12] | dl |
41 00 54 fe 12 | ADD BYTE PTR [r14 + rdi * 8 + 0x12] | dl |
41 00 54 ff 12 | ADD BYTE PTR [r15 + rdi * 8 + 0x12] | dl |