{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573566883392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573566883398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 13:54:43 2019 " "Processing started: Tue Nov 12 13:54:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573566883398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573566883398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_SingleCycle -c MIPS_SingleCycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_SingleCycle -c MIPS_SingleCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573566883399 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573566884169 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573566884169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_singlecycle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_singlecycle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_SingleCycle-Shell " "Found design unit 1: MIPS_SingleCycle-Shell" {  } { { "MIPS_SingleCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/single_cycle/MIPS_SingleCycle.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573566897850 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_SingleCycle " "Found entity 1: MIPS_SingleCycle" {  } { { "MIPS_SingleCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/single_cycle/MIPS_SingleCycle.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573566897850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573566897850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/mips_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file work/mips_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_pkg " "Found design unit 1: MIPS_pkg" {  } { { "work/MIPS_pkg.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/single_cycle/work/MIPS_pkg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573566897855 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_pkg-body " "Found design unit 2: MIPS_pkg-body" {  } { { "work/MIPS_pkg.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/single_cycle/work/MIPS_pkg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573566897855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573566897855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/divfreq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/divfreq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divFreq-Behavioral " "Found design unit 1: divFreq-Behavioral" {  } { { "work/divFreq.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/single_cycle/work/divFreq.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573566897860 ""} { "Info" "ISGN_ENTITY_NAME" "1 divFreq " "Found entity 1: divFreq" {  } { { "work/divFreq.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/single_cycle/work/divFreq.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573566897860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573566897860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/displayunit_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file work/displayunit_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayUnit_pkg " "Found design unit 1: DisplayUnit_pkg" {  } { { "work/DisplayUnit_pkg.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/single_cycle/work/DisplayUnit_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573566897865 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DisplayUnit_pkg-body " "Found design unit 2: DisplayUnit_pkg-body" {  } { { "work/DisplayUnit_pkg.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/single_cycle/work/DisplayUnit_pkg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573566897865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573566897865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/displayunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/displayunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayUnit-Behavioral " "Found design unit 1: DisplayUnit-Behavioral" {  } { { "work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/single_cycle/work/DisplayUnit.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573566897870 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayUnit " "Found entity 1: DisplayUnit" {  } { { "work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/single_cycle/work/DisplayUnit.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573566897870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573566897870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "work/DebounceUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/single_cycle/work/DebounceUnit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573566897875 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "work/DebounceUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/single_cycle/work/DebounceUnit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573566897875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573566897875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrsplitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instrsplitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstrSplitter-Behavioral " "Found design unit 1: InstrSplitter-Behavioral" {  } { { "InstrSplitter.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/single_cycle/InstrSplitter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573566897881 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstrSplitter " "Found entity 1: InstrSplitter" {  } { { "InstrSplitter.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/single_cycle/InstrSplitter.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573566897881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573566897881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcupdate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcupdate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCUpdate-Behavioral " "Found design unit 1: PCUpdate-Behavioral" {  } { { "PCUpdate.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/single_cycle/PCUpdate.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573566897887 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCUpdate " "Found entity 1: PCUpdate" {  } { { "PCUpdate.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/single_cycle/PCUpdate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573566897887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573566897887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionMemory-Behavioral " "Found design unit 1: InstructionMemory-Behavioral" {  } { { "InstructionMemory.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/single_cycle/InstructionMemory.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573566897892 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/single_cycle/InstructionMemory.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573566897892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573566897892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-Behavioral " "Found design unit 1: SignExtend-Behavioral" {  } { { "SignExtend.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/single_cycle/SignExtend.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573566897897 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/single_cycle/SignExtend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573566897897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573566897897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshifter2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leftshifter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LeftShifter2-Behavioral " "Found design unit 1: LeftShifter2-Behavioral" {  } { { "LeftShifter2.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/single_cycle/LeftShifter2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573566897903 ""} { "Info" "ISGN_ENTITY_NAME" "1 LeftShifter2 " "Found entity 1: LeftShifter2" {  } { { "LeftShifter2.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/single_cycle/LeftShifter2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573566897903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573566897903 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "s_extendedImm MIPS_SingleCycle.vhd(90) " "VHDL error at MIPS_SingleCycle.vhd(90): object \"s_extendedImm\" is used but not declared" {  } { { "MIPS_SingleCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/single_cycle/MIPS_SingleCycle.vhd" 90 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1573566897904 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out dataOut MIPS_SingleCycle.vhd(90) " "VHDL error at MIPS_SingleCycle.vhd(90): cannot associate formal port \"dataOut\" of mode \"out\" with an expression" {  } { { "MIPS_SingleCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/single_cycle/MIPS_SingleCycle.vhd" 90 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1573566897905 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573566898144 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 12 13:54:58 2019 " "Processing ended: Tue Nov 12 13:54:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573566898144 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573566898144 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573566898144 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573566898144 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573566898753 ""}
