
3
%s %s
*	simulator2
Vivado Simulator2
2013.1
V
%s
*	simulator2B
@Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Ã
Running: %s
333*	simulator2†
ù/opt/Xilinx/Vivado/2013.1/bin/unwrapped/lnx64.o/xelab --incremental --debug typical --O2 --relax --mt auto -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot fpgaTop_behav --prj /home/shep/projects/hotline/vivado/hkp1/hkp1.sim/sim_1/behav/fpgaTop.prj work.fpgaTop work.glbl Z43-3449
P
.Multi-threading is on. Using %s slave threads
406*	simulator2
6Z43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
í
+Analyzing Verilog file "%s" into library %s165*xsimverific2?
=/opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/SyncResetA.v2
workZ10-165
ê
+Analyzing Verilog file "%s" into library %s165*xsimverific2=
;/opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/SyncFIFO.v2
workZ10-165
è
+Analyzing Verilog file "%s" into library %s165*xsimverific2<
:/opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/SyncBit.v2
workZ10-165
ë
+Analyzing Verilog file "%s" into library %s165*xsimverific2>
</opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/SizedFIFO.v2
workZ10-165
ï
+Analyzing Verilog file "%s" into library %s165*xsimverific2B
@/opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/ResetInverter.v2
workZ10-165
ç
+Analyzing Verilog file "%s" into library %s165*xsimverific2:
8/opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/FIFO2.v2
workZ10-165
~
+Analyzing Verilog file "%s" into library %s165*xsimverific2+
)/home/shep/projects/hotline/rtl/mkCRC32.v2
workZ10-165
ê
+Analyzing Verilog file "%s" into library %s165*xsimverific2=
;/opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/TriState.v2
workZ10-165
í
+Analyzing Verilog file "%s" into library %s165*xsimverific2?
=/opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/MakeResetA.v2
workZ10-165
è
+Analyzing Verilog file "%s" into library %s165*xsimverific2<
:/opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/Counter.v2
workZ10-165
ë
+Analyzing Verilog file "%s" into library %s165*xsimverific2>
</opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/BRAM1Load.v2
workZ10-165
Ü
+Analyzing Verilog file "%s" into library %s165*xsimverific23
1/home/shep/projects/hotline/rtl/mkLCDController.v2
workZ10-165

+Analyzing Verilog file "%s" into library %s165*xsimverific2,
*/home/shep/projects/hotline/rtl/mkL2Proc.v2
workZ10-165
ä
+Analyzing Verilog file "%s" into library %s165*xsimverific27
5/home/shep/projects/hotline/rtl/mkHCrtCompleter2Axi.v2
workZ10-165
}
+Analyzing Verilog file "%s" into library %s165*xsimverific2*
(/home/shep/projects/hotline/rtl/mkGMAC.v2
workZ10-165
}
+Analyzing Verilog file "%s" into library %s165*xsimverific2*
(/home/shep/projects/hotline/rtl/mkA4LS.v2
workZ10-165
É
+Analyzing Verilog file "%s" into library %s165*xsimverific20
./home/shep/projects/hotline/rtl/mkFTop_kc705.v2
workZ10-165
~
+Analyzing Verilog file "%s" into library %s165*xsimverific2+
)/home/shep/projects/hotline/rtl/fpgaTop.v2
workZ10-165
Ü
+Analyzing Verilog file "%s" into library %s165*xsimverific23
1/opt/Xilinx/Vivado/2013.1/data/verilog/src/glbl.v2
workZ10-165
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
I
%Time Resolution for simulation is %s
344*	simulator2
1psZ43-3460
d
Compiling module %s405*	simulator22
0unisims_ver.IBUFDS(CAPACITANCE="DONT_CARE",D...
Z43-3953
H
Compiling module %s405*	simulator2
unisims_ver.IBUFGDS
Z43-3953
E
Compiling module %s405*	simulator2
unisims_ver.BUFG
Z43-3953
]
Compiling module %s405*	simulator2+
)work.FIFO2(width=32'b0100011,guarded=...
Z43-3953
]
Compiling module %s405*	simulator2+
)work.FIFO2(width=32'b0100100,guarded=...
Z43-3953
T
Compiling module %s405*	simulator2"
 work.mkA4LS(hasDebugLogic=1'b1)
Z43-3953
]
Compiling module %s405*	simulator2+
)work.FIFO2(width=32'b0100010,guarded=...
Z43-3953
]
Compiling module %s405*	simulator2+
)work.FIFO2(width=32'b010,guarded=32'b...
Z43-3953
]
Compiling module %s405*	simulator2+
)work.FIFO2(width=32'b0100000,guarded=...
Z43-3953
]
Compiling module %s405*	simulator2+
)work.FIFO2(width=32'b0101000,guarded=...
Z43-3953
]
Compiling module %s405*	simulator2+
)work.SizedFIFO(p1width=32'b0101000,p2...
Z43-3953
M
Compiling module %s405*	simulator2
work.mkHCrtCompleter2Axi
Z43-3953
A
Compiling module %s405*	simulator2
work.SyncBit
Z43-3953
F
Compiling module %s405*	simulator2
unisims_ver.BUFIO
Z43-3953
d
Compiling module %s405*	simulator22
0unisims_ver.IDELAYE2(DELAY_SRC="IDATAIN",HIG...
Z43-3953
d
Compiling module %s405*	simulator22
0unisims_ver.IODELAY(IDELAY_TYPE="FIXED",IDEL...
Z43-3953
W
Compiling module %s405*	simulator2%
#work.SyncResetA(RSTDELAY=32'b0111)
Z43-3953
M
Compiling module %s405*	simulator2
unisims_ver.BUFR_default
Z43-3953
A
Compiling module %s405*	simulator2
work.mkCRC32
Z43-3953
]
Compiling module %s405*	simulator2+
)work.SyncFIFO(dataWidth=32'b01010,dep...
Z43-3953
U
Compiling module %s405*	simulator2#
!work.SyncResetA(RSTDELAY=32'b01)
Z43-3953
_
Compiling module %s405*	simulator2-
+unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Z43-3953
G
Compiling module %s405*	simulator2
work.ResetInverter
Z43-3953
]
Compiling module %s405*	simulator2+
)work.SyncFIFO(dataWidth=32'b01010,dep...
Z43-3953
@
Compiling module %s405*	simulator2
work.mkGMAC
Z43-3953
]
Compiling module %s405*	simulator2+
)work.SizedFIFO(p1width=32'b011000,p2d...
Z43-3953
]
Compiling module %s405*	simulator2+
)work.SizedFIFO(p1width=32'b01000,p2de...
Z43-3953
]
Compiling module %s405*	simulator2+
)work.Counter(width=32'b01010,init=10'...
Z43-3953
]
Compiling module %s405*	simulator2+
)work.Counter(width=32'b0100000,init=3...
Z43-3953
P
Compiling module %s405*	simulator2
work.TriState(width=32'b01)
Z43-3953
K
Compiling module %s405*	simulator2
unisims_ver.IDELAYCTRL
Z43-3953
]
Compiling module %s405*	simulator2+
)work.MakeResetA(RSTDELAY=32'b01,init=...
Z43-3953
]
Compiling module %s405*	simulator2+
)work.BRAM1Load(FILENAME="../../../../...
Z43-3953
]
Compiling module %s405*	simulator2+
)work.SizedFIFO(p1width=32'b0100000,p2...
Z43-3953
]
Compiling module %s405*	simulator2+
)work.FIFO2(width=32'b01010,guarded=32...
Z43-3953
]
Compiling module %s405*	simulator2+
)work.FIFO2(width=32'b0110000,guarded=...
Z43-3953
B
Compiling module %s405*	simulator2
work.mkL2Proc
Z43-3953
I
Compiling module %s405*	simulator2
work.mkLCDController
Z43-3953
]
Compiling module %s405*	simulator2+
)work.FIFO2(width=32'b011011,guarded=3...
Z43-3953
]
Compiling module %s405*	simulator2+
)work.FIFO2(width=32'b010001,guarded=3...
Z43-3953
]
Compiling module %s405*	simulator2+
)work.Counter(width=32'b01000,init=8'b...
Z43-3953
]
Compiling module %s405*	simulator2+
)work.Counter(width=32'b0100,init=4'b0...
Z43-3953
X
Compiling module %s405*	simulator2&
$work.SyncResetA(RSTDELAY=32'b01111)
Z43-3953
L
Compiling module %s405*	simulator2
unisims_ver.IBUFDS_GTE2
Z43-3953
T
Compiling module %s405*	simulator2"
 work.SyncResetA(RSTDELAY=32'b0)
Z43-3953
F
Compiling module %s405*	simulator2
work.mkFTop_kc705
Z43-3953
A
Compiling module %s405*	simulator2
work.fpgaTop
Z43-3953
>
Compiling module %s405*	simulator2

work.glbl
Z43-3953