# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library ../designer/impl1/simulation/postlayout already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap postlayout ../designer/impl1/simulation/postlayout 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vlog/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 16:25:39 on Dec 30,2023
# vlog -reportprogress 300 -vlog01compat -work postlayout C:/Users/Administrator/Desktop/74HC153/HC153/designer/impl1/HC153_ba.v 
# -- Compiling module HC153
# 
# Top level modules:
# 	HC153
# End time: 16:25:39 on Dec 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 16:25:39 on Dec 30,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Administrator/Desktop/74HC153/HC153/stimulus" -vlog01compat -work postlayout C:/Users/Administrator/Desktop/74HC153/HC153/stimulus/testbench.v 
# -- Compiling module testbench
# ** Warning: C:/Users/Administrator/Desktop/74HC153/HC153/stimulus/testbench.v(17): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	testbench
# End time: 16:25:39 on Dec 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -L proasic3 -L postlayout -t 1ps -sdfmax /ul=C:/Users/Administrator/Desktop/74HC153/HC153/designer/impl1/HC153_ba.sdf postlayout.testbench 
# Start time: 16:25:39 on Dec 30,2023
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading postlayout.testbench
# Loading postlayout.HC153
# Loading proasic3.IOIN_IB
# Loading proasic3.NOR2A
# Loading proasic3.IOPAD_IN
# Loading proasic3.IOTRI_OB_EB
# Loading proasic3.MX2
# Loading proasic3.IOPAD_TRI
# Loading proasic3.GND
# Loading proasic3.VCC
# Loading instances from C:/Users/Administrator/Desktop/74HC153/HC153/designer/impl1/HC153_ba.sdf
# Loading proasic3.UDP_MUX2
# Loading timing data from C:/Users/Administrator/Desktop/74HC153/HC153/designer/impl1/HC153_ba.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: C:/Users/Administrator/Desktop/74HC153/HC153/stimulus/testbench.v
# time=                   0,E=0,S=00,I=xxxx,Y=x
# time=                5000,E=1,S=00,I=xxxx,Y=x
# time=               10000,E=0,S=00,I=0xxx,Y=x
# time=               11000,E=0,S=00,I=0xxx,Y=0
# time=               15000,E=0,S=00,I=1xxx,Y=0
# time=               15000,E=0,S=00,I=1xxx,Y=x
# time=               20000,E=0,S=01,I=x0xx,Y=x
# time=               25000,E=0,S=01,I=x1xx,Y=x
# time=               30000,E=0,S=10,I=xx0x,Y=x
# time=               35000,E=0,S=10,I=xx1x,Y=x
# time=               40000,E=0,S=11,I=xxx0,Y=x
# time=               45000,E=0,S=11,I=xxx1,Y=x
# End time: 16:26:04 on Dec 30,2023, Elapsed time: 0:00:25
# Errors: 0, Warnings: 0
