m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/RISC
Eadder
Z0 w1606774321
Z1 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 224
Z5 dF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control
Z6 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/adder.vhd
Z7 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/adder.vhd
l0
L5 1
V8B?TL:ZKNkkLBQIl8==PP1
!s100 7YT:af3:Q=iQPOiHC4Ia51
Z8 OV;C;2020.1;71
32
Z9 !s110 1607203848
!i10b 1
Z10 !s108 1607203848.000000
Z11 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/adder.vhd|
Z12 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/adder.vhd|
!i113 1
Z13 o-work work -2002 -explicit
Z14 tExplicit 1 CvgOpt 0
Aadder32
R1
R2
R3
R4
Z15 DEx4 work 5 adder 0 22 8B?TL:ZKNkkLBQIl8==PP1
!i122 224
l14
L13 4
V5Y:]d_gUSC8F@H9M>^Tb01
!s100 X]hbMibkSdcjRN@iUgLDI0
R8
32
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Ealu
R0
Z16 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
R3
R4
!i122 225
R5
Z17 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/alu.vhd
Z18 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/alu.vhd
l0
L5 1
VNfmH[b6QThk9KjLH`P0W40
!s100 jo7M?j4M@][`M4z;6IQAl2
R8
32
R9
!i10b 1
R10
Z19 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/alu.vhd|
Z20 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/alu.vhd|
!i113 1
R13
R14
Aarch_alu
R16
R3
R4
Z21 DEx4 work 3 alu 0 22 NfmH[b6QThk9KjLH`P0W40
!i122 225
l20
L16 114
VC[YLSo4FnM`kK8nV;l5X41
!s100 hI;HH0W5UId<5aj;VF;4[0
R8
32
R9
!i10b 1
R10
R19
R20
!i113 1
R13
R14
Econtroller
Z22 w1607203829
R16
R3
R4
!i122 226
R5
Z23 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/controller.vhd
Z24 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/controller.vhd
l0
L9 1
VFYJP@G=dkW5n8mXa`fO0K1
!s100 dLchVIKY<bl42]SBWkl3L2
R8
32
R9
!i10b 1
R10
Z25 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/controller.vhd|
Z26 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/controller.vhd|
!i113 1
R13
R14
Abehavioral
R16
R3
R4
Z27 DEx4 work 10 controller 0 22 FYJP@G=dkW5n8mXa`fO0K1
!i122 226
l60
L31 497
VIU`=3cff?25nY]1O;gcR>2
!s100 m7[;XO_W;FUm]HE7<YPoe1
R8
32
R9
!i10b 1
R10
R25
R26
!i113 1
R13
R14
Edatamem
R0
R1
R2
R3
R4
!i122 227
R5
Z28 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/datamem.vhd
Z29 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/datamem.vhd
l0
L5 1
V[X0I60m6g15HcZYm6hP>21
!s100 gOn@ZXk=idN[8<CVAmTZM0
R8
32
Z30 !s110 1607203849
!i10b 1
Z31 !s108 1607203849.000000
Z32 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/datamem.vhd|
Z33 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/datamem.vhd|
!i113 1
R13
R14
Abehavioural
R1
R2
R3
R4
Z34 DEx4 work 7 datamem 0 22 [X0I60m6g15HcZYm6hP>21
!i122 227
l17
L14 12
VANm8J8TYb3aQll10d:fPF2
!s100 A5ZDFhQC:Zd64LebAiZnE1
R8
32
R30
!i10b 1
R31
R32
R33
!i113 1
R13
R14
Edatamem_interface
R0
R16
R3
R4
!i122 228
R5
Z35 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/datamem_interface.vhd
Z36 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/datamem_interface.vhd
l0
L6 1
VL>PW@ScZSP[MiQeK0naNT2
!s100 9c3QWBMia?>6SKXL6PMbW2
R8
32
R30
!i10b 1
R31
Z37 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/datamem_interface.vhd|
Z38 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/datamem_interface.vhd|
!i113 1
R13
R14
Abehavioural
R1
R2
R34
R16
R3
R4
Z39 DEx4 work 17 datamem_interface 0 22 L>PW@ScZSP[MiQeK0naNT2
!i122 228
l33
L16 210
V1C0QW5DCPdYTONf5=kTzd0
!s100 ?PANC>_h>[Fo?_c_m@]`o1
R8
32
R30
!i10b 1
R31
R37
R38
!i113 1
R13
R14
Edatapath
R0
R16
R3
R4
!i122 229
R5
Z40 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/datapath.vhd
Z41 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/datapath.vhd
l0
L6 1
V^11;`95dff>W5KA;5[KnU0
!s100 7h9f<W?UG0hRFUQ7nYdSn0
R8
33
R30
!i10b 1
R31
Z42 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/datapath.vhd|
Z43 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/datapath.vhd|
!i113 1
Z44 o-work work -2008 -explicit
R14
Aarch_datapath
Z45 DEx4 work 14 memwb_pipeline 0 22 2Mz`mgRGQPFjDBD;iV]c81
R39
Z46 DEx4 work 19 hazard_control_unit 0 22 @LNgJW@?ILMiIU1Aa05TP2
Z47 DEx4 work 14 exmem_pipeline 0 22 iaKR?hd;l4<ia3jHP`kHm0
Z48 DEx4 work 16 jump_target_unit 0 22 ?zVJ4I5R<L:4]knZfnChA3
R21
Z49 DEx4 work 6 mux5_1 0 22 bHW42lYclVS_>fmLB<R1J2
Z50 DEx4 work 15 forwarding_unit 0 22 cCe@O`5oX:J^>NS>_H^]@0
Z51 DEx4 work 13 idex_register 0 22 ez=f7ob_c>_=0<X:`Fheh0
Z52 DEx4 work 13 register_bank 0 22 _lhTeN@3hH>3abn^Y>DFk0
Z53 DEx4 work 6 mux3_1 0 22 R_g78H2]^?WSdTQl>eHh`2
Z54 DEx4 work 13 ifid_register 0 22 c4XMheI9T[22nLd:7kkNa2
Z55 DEx4 work 4 mux2 0 22 >0nMRYDB6^6GS^QG6Anbi1
R1
R2
R15
Z56 DEx4 work 7 instmem 0 22 Ujag:RF[a;EJ:61UQz>G01
Z57 DEx4 work 2 pc 0 22 mC5ge1FhaA_VE2bd2FSN40
R16
R3
R4
Z58 DEx4 work 8 datapath 0 22 ^11;`95dff>W5KA;5[KnU0
!i122 229
l133
L50 143
VD15UIVmmHYmTSeQLX_>@J0
!s100 aCmb>e4F4Uaam9g3aUk:<2
R8
33
R30
!i10b 1
R31
R42
R43
!i113 1
R44
R14
Eexmem_pipeline
R0
R3
R4
!i122 230
R5
Z59 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/exmem_pipeline.vhd
Z60 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/exmem_pipeline.vhd
l0
L5 1
ViaKR?hd;l4<ia3jHP`kHm0
!s100 T<7B54XlISnT@95dX?4Tz0
R8
32
Z61 !s110 1607203850
!i10b 1
Z62 !s108 1607203850.000000
Z63 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/exmem_pipeline.vhd|
Z64 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/exmem_pipeline.vhd|
!i113 1
R13
R14
Aarch_exmem
Z65 DEx4 work 11 register32b 0 22 5NfM4oSFRMa3Gj`2`9zRc3
Z66 DEx4 work 10 register5b 0 22 OIh9:i8bSNHGY14RPPAcY2
Z67 DEx4 work 10 register2b 0 22 Qn[fS;5E_SWha6;==zW;Z0
Z68 DEx4 work 10 register1b 0 22 W=b7P>Pf?JkAV:mAD]=zl3
Z69 DEx4 work 10 register3b 0 22 Fm3L^7Jb?OG6dECHb@RH]1
R3
R4
R47
!i122 230
l84
L48 93
V==4g80LEKSlT9^d<3cL<S3
!s100 X<AkPkn9YmCNz63LzV_BJ2
R8
32
R61
!i10b 1
R62
R63
R64
!i113 1
R13
R14
Eforwarding_unit
R0
R3
R4
!i122 231
R5
Z70 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/forwarding_unit.vhd
Z71 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/forwarding_unit.vhd
l0
L5 1
VcCe@O`5oX:J^>NS>_H^]@0
!s100 OKidCWWE1dK]X1M5SWTQM3
R8
32
R61
!i10b 1
R62
Z72 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/forwarding_unit.vhd|
Z73 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/forwarding_unit.vhd|
!i113 1
R13
R14
Aarch_forwarding
R3
R4
R50
!i122 231
l28
L23 51
V2;^_H>M0RMCV=RcVhzQli3
!s100 C]HM3lYgzVQ8PS947k>Cf3
R8
32
R61
!i10b 1
R62
R72
R73
!i113 1
R13
R14
Efpga_riscv32_minimal
R0
R3
R4
!i122 232
R5
Z74 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/fpga_riscv32_minimal.vhd
Z75 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/fpga_riscv32_minimal.vhd
l0
L6 1
VIlNl@0l=QCc@::d5I?NAO1
!s100 :f;;Z]gaeGeD_Y::NOj]G0
R8
32
R61
!i10b 1
R62
Z76 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/fpga_riscv32_minimal.vhd|
Z77 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/fpga_riscv32_minimal.vhd|
!i113 1
R13
R14
Aarch_minimal_riscv32
R58
R16
R27
R3
R4
DEx4 work 20 fpga_riscv32_minimal 0 22 IlNl@0l=QCc@::d5I?NAO1
!i122 232
l58
L40 33
VU960MP^Je>YgXVaOkiS<o1
!s100 FahU`3XCTE:ik1bjmlEK>2
R8
32
R61
!i10b 1
R62
R76
R77
!i113 1
R13
R14
Ehazard_control_unit
R0
R3
R4
!i122 233
R5
Z78 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/hazard_control_unit.vhd
Z79 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/hazard_control_unit.vhd
l0
L5 1
V@LNgJW@?ILMiIU1Aa05TP2
!s100 e?EF=hKQ036^aaFg3B9dD3
R8
32
R61
!i10b 1
R62
Z80 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/hazard_control_unit.vhd|
Z81 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/hazard_control_unit.vhd|
!i113 1
R13
R14
Aarch_hazard_unit
R3
R4
R46
!i122 233
l17
L13 26
VEhP3]n5J_4G4fN@=kMYW?2
!s100 :_;TM>F_jb2T5>z7h@N9O1
R8
32
R61
!i10b 1
R62
R80
R81
!i113 1
R13
R14
Eidex_register
R0
R3
R4
!i122 234
R5
Z82 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/idex_register.vhd
Z83 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/idex_register.vhd
l0
L8 1
Vez=f7ob_c>_=0<X:`Fheh0
!s100 N`HBWjo6`QO=Y1?0[:V223
R8
32
Z84 !s110 1607203851
!i10b 1
Z85 !s108 1607203851.000000
Z86 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/idex_register.vhd|
Z87 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/idex_register.vhd|
!i113 1
R13
R14
Aarch_idex_register
R65
R66
R67
R69
R68
Z88 DEx4 work 10 register4b 0 22 K__]eiMc^CkVNM@nn_9On2
R3
R4
R51
!i122 234
l131
L73 148
VEZ<@j[@IEkXBdZ>[[[49i3
!s100 8`L?;KHmRhMXi1DzBNgF93
R8
32
R84
!i10b 1
R85
R86
R87
!i113 1
R13
R14
Eifid_register
R0
R3
R4
!i122 235
R5
Z89 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/ifid_register.vhd
Z90 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/ifid_register.vhd
l0
L6 1
Vc4XMheI9T[22nLd:7kkNa2
!s100 Wc]SZ2]8;7>fUciaZ6RZF0
R8
32
R84
!i10b 1
R85
Z91 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/ifid_register.vhd|
Z92 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/ifid_register.vhd|
!i113 1
R13
R14
Abehavioral
R65
R3
R4
R54
!i122 235
l20
L16 18
VQ@Vh:No2oKJ=i[Z5[c7TJ1
!s100 j4N0W:W[nhig:QUzJ0Yai0
R8
32
R84
!i10b 1
R85
R91
R92
!i113 1
R13
R14
Einstmem
R0
R3
R4
!i122 236
R5
Z93 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/instmem.vhd
Z94 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/instmem.vhd
l0
L5 1
VUjag:RF[a;EJ:61UQz>G01
!s100 hYlVZc0RhhJCYAdgU3o<Q1
R8
32
R84
!i10b 1
R85
Z95 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/instmem.vhd|
Z96 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/instmem.vhd|
!i113 1
R13
R14
Adescription
R3
R4
R56
!i122 236
l15
L13 21
V^=l5F3Jc3UPCUQ?JUYZdL3
!s100 ;<NAeO_an0lKFnRi^`Nm63
R8
32
R84
!i10b 1
R85
R95
R96
!i113 1
R13
R14
Ejump_target_unit
R0
R16
R3
R4
!i122 237
R5
Z97 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/jump_target_unit.vhd
Z98 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/jump_target_unit.vhd
l0
L6 1
V?zVJ4I5R<L:4]knZfnChA3
!s100 gIU^V`V^2LVQ^LnCK:mW@2
R8
32
Z99 !s110 1607203852
!i10b 1
Z100 !s108 1607203852.000000
Z101 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/jump_target_unit.vhd|
Z102 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/jump_target_unit.vhd|
!i113 1
R13
R14
Aarch_jump_unit
R1
R2
R15
R55
R16
R3
R4
R48
!i122 237
l18
L16 6
VV_eh2in2j6k;cch8FFYBb0
!s100 R1Ne9>YJzA12kJDlQ]=nn3
R8
32
R99
!i10b 1
R100
R101
R102
!i113 1
R13
R14
Ememwb_pipeline
R0
R3
R4
!i122 238
R5
Z103 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/memwb_pipeline.vhd
Z104 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/memwb_pipeline.vhd
l0
L5 1
V2Mz`mgRGQPFjDBD;iV]c81
!s100 EXLVzoW<WOz=a_0PXTJ@C3
R8
32
R99
!i10b 1
R100
Z105 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/memwb_pipeline.vhd|
Z106 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/memwb_pipeline.vhd|
!i113 1
R13
R14
Aarch_memwb_register
R65
R66
R68
R67
R3
R4
R45
!i122 238
l60
L36 63
VJanE;T5ed=FQk3oGbN9c02
!s100 O2:7V_^B_FO;G5:^QlUQD3
R8
32
R99
!i10b 1
R100
R105
R106
!i113 1
R13
R14
Emux2
R0
R3
R4
!i122 239
R5
Z107 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/mux2.vhd
Z108 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/mux2.vhd
l0
L5 1
V>0nMRYDB6^6GS^QG6Anbi1
!s100 1zCX@b`ib^^ROF<S9jY;13
R8
32
R99
!i10b 1
R100
Z109 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/mux2.vhd|
Z110 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/mux2.vhd|
!i113 1
R13
R14
Abehavioral
R3
R4
R55
!i122 239
l15
L13 13
VV0DoA9A;z7dA3^LG>iE8W0
!s100 5Lj]495Y6A;JWQWYN_CFA1
R8
32
R99
!i10b 1
R100
R109
R110
!i113 1
R13
R14
Emux32_1
R0
R3
R4
!i122 242
R5
Z111 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/mux32_1.vhd
Z112 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/mux32_1.vhd
l0
L4 1
V`YzY?4TZ]LAFAk0gBWeW70
!s100 `9kQ4BknWlCkT5kJic>aP0
R8
32
Z113 !s110 1607203853
!i10b 1
Z114 !s108 1607203853.000000
Z115 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/mux32_1.vhd|
Z116 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/mux32_1.vhd|
!i113 1
R13
R14
Aarch_mux32_1
R3
R4
Z117 DEx4 work 7 mux32_1 0 22 `YzY?4TZ]LAFAk0gBWeW70
!i122 242
l14
L13 39
V:3_DmanCHU4CM?g]nYPAO1
!s100 kIeMfHE7G^o6B=]4X_oi73
R8
32
R113
!i10b 1
R114
R115
R116
!i113 1
R13
R14
Emux3_1
R0
R3
R4
!i122 240
R5
Z118 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/mux3_1.vhd
Z119 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/mux3_1.vhd
l0
L4 1
VR_g78H2]^?WSdTQl>eHh`2
!s100 <2EGj0^40lhN?lHK4f3R>2
R8
32
R113
!i10b 1
R100
Z120 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/mux3_1.vhd|
Z121 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/mux3_1.vhd|
!i113 1
R13
R14
Aarch_mux3_1
R3
R4
R53
!i122 240
l13
L12 9
V8lgM`<G9LX4?<bT@c8VQJ1
!s100 _KdjO3b<hSiB80Hm1:zaA2
R8
32
R113
!i10b 1
R100
R120
R121
!i113 1
R13
R14
Emux5_1
R0
R3
R4
!i122 241
R5
Z122 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/mux5_1.vhd
Z123 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/mux5_1.vhd
l0
L4 1
VbHW42lYclVS_>fmLB<R1J2
!s100 6X>AUidin69K``W3_d4M^1
R8
32
R113
!i10b 1
R114
Z124 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/mux5_1.vhd|
Z125 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/mux5_1.vhd|
!i113 1
R13
R14
Aarch_mux5_1
R3
R4
R49
!i122 241
l13
L12 11
VzdVRSjbT:V^;>QXgGhRiA1
!s100 ?LhhI;RDZjUCLmToTb`U?3
R8
32
R113
!i10b 1
R114
R124
R125
!i113 1
R13
R14
Epc
R0
R16
R3
R4
!i122 243
R5
Z126 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/pc.vhd
Z127 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/pc.vhd
l0
L6 1
VmC5ge1FhaA_VE2bd2FSN40
!s100 XLX<iJ[mlETImfO`GH=mR0
R8
32
R113
!i10b 1
R114
Z128 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/pc.vhd|
Z129 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/pc.vhd|
!i113 1
R13
R14
Abehavioral
R65
R16
R3
R4
R57
!i122 243
l19
L15 8
Vh9Gmmb93]hLVYJVTjLz:Z0
!s100 RI9E=Y;mMc_i7DCH9SeFS3
R8
32
R113
!i10b 1
R114
R128
R129
!i113 1
R13
R14
Eregister1b
R0
R3
R4
!i122 245
R5
Z130 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/register1b.vhd
Z131 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/register1b.vhd
l0
L7 1
VW=b7P>Pf?JkAV:mAD]=zl3
!s100 :[=f65zzIiWB>`P1Z?_9E0
R8
32
Z132 !s110 1607203854
!i10b 1
Z133 !s108 1607203854.000000
Z134 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/register1b.vhd|
Z135 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/register1b.vhd|
!i113 1
R13
R14
Aarch_register1b
R3
R4
R68
!i122 245
l17
Z136 L15 17
VFW9kCnk5>1f[Jk25PcNVX1
!s100 >:5H;^EVGdZ7F`_>LGPWY3
R8
32
R132
!i10b 1
R133
R134
R135
!i113 1
R13
R14
Eregister2b
R0
R3
R4
!i122 246
R5
Z137 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/register2b.vhd
Z138 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/register2b.vhd
l0
L7 1
VQn[fS;5E_SWha6;==zW;Z0
!s100 7H@a7A>]K:OmE3<b9kbD_3
R8
32
R132
!i10b 1
R133
Z139 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/register2b.vhd|
Z140 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/register2b.vhd|
!i113 1
R13
R14
Aarch_register2b
R3
R4
R67
!i122 246
l17
R136
V95B4aQ:DzUR;Ye5A9=]o42
!s100 c>AmeOh3Z74fSnPVcQIo13
R8
32
R132
!i10b 1
R133
R139
R140
!i113 1
R13
R14
Eregister32b
R0
R3
R4
!i122 250
R5
Z141 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/register32b.vhd
Z142 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/register32b.vhd
l0
L5 1
V5NfM4oSFRMa3Gj`2`9zRc3
!s100 7:Uj[@IlIFSS2ibA[elRK2
R8
32
Z143 !s110 1607203856
!i10b 1
Z144 !s108 1607203855.000000
Z145 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/register32b.vhd|
Z146 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/register32b.vhd|
!i113 1
R13
R14
Aarch_register32b
R3
R4
R65
!i122 250
l15
Z147 L13 17
VfJmH^mn:bRXiColfKmP4E0
!s100 H?Y08V_[cJ3?846RJg9J70
R8
32
R143
!i10b 1
R144
R145
R146
!i113 1
R13
R14
Eregister32b_falling
R0
R3
R4
!i122 251
R5
Z148 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/register32b_falling.vhd
Z149 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/register32b_falling.vhd
l0
L5 1
VdWUKi8cR;Ye:2nT:MTgg:3
!s100 gNjTdgWXH0;Vi^Ec>2[W62
R8
32
R143
!i10b 1
Z150 !s108 1607203856.000000
Z151 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/register32b_falling.vhd|
Z152 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/register32b_falling.vhd|
!i113 1
R13
R14
Aarch_register32b_falling
R3
R4
Z153 DEx4 work 19 register32b_falling 0 22 dWUKi8cR;Ye:2nT:MTgg:3
!i122 251
l15
R147
VimR?gc5i_N3mBT1WYZflz2
!s100 UAz[oVz7_`9a0^da>TLG>0
R8
32
R143
!i10b 1
R150
R151
R152
!i113 1
R13
R14
Eregister3b
R0
R3
R4
!i122 247
R5
Z154 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/register3b.vhd
Z155 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/register3b.vhd
l0
L7 1
VFm3L^7Jb?OG6dECHb@RH]1
!s100 >l9kYO99Mb]blG6W5C6JV0
R8
32
Z156 !s110 1607203855
!i10b 1
R144
Z157 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/register3b.vhd|
Z158 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/register3b.vhd|
!i113 1
R13
R14
Aarch_register3b
R3
R4
R69
!i122 247
l17
R136
Viz0LJ:eYgIMcI66QbX<RW1
!s100 d9;SFfPYb]@iKeeP?]XbN1
R8
32
R156
!i10b 1
R144
R157
R158
!i113 1
R13
R14
Eregister4b
R0
R3
R4
!i122 248
R5
Z159 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/register4b.vhd
Z160 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/register4b.vhd
l0
L4 1
VK__]eiMc^CkVNM@nn_9On2
!s100 GgBn:E8?W446Jb4Sz>:PR0
R8
32
R156
!i10b 1
R144
Z161 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/register4b.vhd|
Z162 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/register4b.vhd|
!i113 1
R13
R14
Aarch_register4b
R3
R4
R88
!i122 248
l14
Z163 L12 17
Vm_6`_oLmSGLhHa_9]TS]D3
!s100 gf9SVm=5_bcRL08ezV0953
R8
32
R156
!i10b 1
R144
R161
R162
!i113 1
R13
R14
Eregister5b
R0
R3
R4
!i122 249
R5
Z164 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/register5b.vhd
Z165 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/register5b.vhd
l0
L4 1
VOIh9:i8bSNHGY14RPPAcY2
!s100 oQPTKcE8d_6bJ>3[gDJoi1
R8
32
R156
!i10b 1
R144
Z166 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/register5b.vhd|
Z167 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/register5b.vhd|
!i113 1
R13
R14
Aarch_register5b
R3
R4
R66
!i122 249
l14
R163
VDm50;FZ>K:0g>nOnE1E3b2
!s100 ^ZdJ8LCFAL[AIRR:Z>m_F1
R8
32
R156
!i10b 1
R144
R166
R167
!i113 1
R13
R14
Eregister_bank
R0
R3
R4
!i122 244
R5
Z168 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/register_bank.vhd
Z169 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/register_bank.vhd
l0
L9 1
V_lhTeN@3hH>3abn^Y>DFk0
!s100 aIJniH?kW<igz3WEE=PjU1
R8
32
R132
!i10b 1
R133
Z170 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/register_bank.vhd|
Z171 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/register_bank.vhd|
!i113 1
R13
R14
Aarch_register_bank
R117
R153
R3
R4
R52
!i122 244
l54
L18 159
Vlg9_>AN:e:F`_BaJ@<]e]3
!s100 fk5@<1MP^@Aj>CHR;7P=N0
R8
32
R132
!i10b 1
R133
R170
R171
!i113 1
R13
R14
Etb
Z172 w1606788983
R1
R2
Z173 DPx4 ieee 16 std_logic_textio 0 22 ^l:n6VFdg74Q?CKDhjD]D3
R4
R3
R16
!i122 252
R5
Z174 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/tb.vhd
Z175 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/tb.vhd
l0
L10 1
VA8@PSHT_hbNf?hEDfamUb2
!s100 ^MH7I;EV]J^VCV0g]ggXH1
R8
32
R143
!i10b 1
R150
Z176 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/tb.vhd|
Z177 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_Control/tb.vhd|
!i113 1
R13
R14
Atb_arch
R1
R2
R173
R4
R3
R16
Z178 DEx4 work 2 tb 0 22 A8@PSHT_hbNf?hEDfamUb2
!i122 252
l51
Z179 L13 122
Z180 Vi^bQe9iMLhZGb06zJU]9L0
Z181 !s100 coP79TPYA_NQH;hk2BDjS2
R8
32
R143
!i10b 1
R150
R176
R177
!i113 1
R13
R14
