Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu Oct 20 13:41:51 2016
| Host         : DESKTOP-IKL0IBR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file contador_1_timing_summary_routed.rpt -rpx contador_1_timing_summary_routed.rpx
| Design       : contador_1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.914        0.000                      0                   63        0.212        0.000                      0                   63        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.914        0.000                      0                   63        0.212        0.000                      0                   63        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.914ns  (required time - arrival time)
  Source:                 contador_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 2.431ns (43.487%)  route 3.159ns (56.513%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.154    clk_in_IBUF_BUFG
    SLICE_X65Y13         FDRE                                         r  contador_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  contador_reg[5]/Q
                         net (fo=2, routed)           0.770     6.380    contador_reg[5]
    SLICE_X64Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.017 r  contador_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.017    contador_reg[0]_i_16_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.134 r  contador_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.134    contador_reg[0]_i_15_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.251 r  contador_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.251    contador_reg[0]_i_17_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.368 r  contador_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.368    contador_reg[0]_i_19_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.485 r  contador_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.485    contador_reg[0]_i_18_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.602 r  contador_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.602    contador_reg[0]_i_13_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.925 f  contador_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.726     8.652    contador_reg[0]_i_14_n_6
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.306     8.958 r  contador[0]_i_3/O
                         net (fo=1, routed)           0.716     9.674    contador[0]_i_3_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.798 r  contador[0]_i_1/O
                         net (fo=32, routed)          0.946    10.744    clear
    SLICE_X65Y19         FDRE                                         r  contador_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.508    14.849    clk_in_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  contador_reg[28]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDRE (Setup_fdre_C_R)       -0.429    14.659    contador_reg[28]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                  3.914    

Slack (MET) :             3.914ns  (required time - arrival time)
  Source:                 contador_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 2.431ns (43.487%)  route 3.159ns (56.513%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.154    clk_in_IBUF_BUFG
    SLICE_X65Y13         FDRE                                         r  contador_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  contador_reg[5]/Q
                         net (fo=2, routed)           0.770     6.380    contador_reg[5]
    SLICE_X64Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.017 r  contador_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.017    contador_reg[0]_i_16_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.134 r  contador_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.134    contador_reg[0]_i_15_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.251 r  contador_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.251    contador_reg[0]_i_17_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.368 r  contador_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.368    contador_reg[0]_i_19_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.485 r  contador_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.485    contador_reg[0]_i_18_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.602 r  contador_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.602    contador_reg[0]_i_13_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.925 f  contador_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.726     8.652    contador_reg[0]_i_14_n_6
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.306     8.958 r  contador[0]_i_3/O
                         net (fo=1, routed)           0.716     9.674    contador[0]_i_3_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.798 r  contador[0]_i_1/O
                         net (fo=32, routed)          0.946    10.744    clear
    SLICE_X65Y19         FDRE                                         r  contador_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.508    14.849    clk_in_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  contador_reg[29]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDRE (Setup_fdre_C_R)       -0.429    14.659    contador_reg[29]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                  3.914    

Slack (MET) :             3.914ns  (required time - arrival time)
  Source:                 contador_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 2.431ns (43.487%)  route 3.159ns (56.513%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.154    clk_in_IBUF_BUFG
    SLICE_X65Y13         FDRE                                         r  contador_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  contador_reg[5]/Q
                         net (fo=2, routed)           0.770     6.380    contador_reg[5]
    SLICE_X64Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.017 r  contador_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.017    contador_reg[0]_i_16_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.134 r  contador_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.134    contador_reg[0]_i_15_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.251 r  contador_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.251    contador_reg[0]_i_17_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.368 r  contador_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.368    contador_reg[0]_i_19_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.485 r  contador_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.485    contador_reg[0]_i_18_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.602 r  contador_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.602    contador_reg[0]_i_13_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.925 f  contador_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.726     8.652    contador_reg[0]_i_14_n_6
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.306     8.958 r  contador[0]_i_3/O
                         net (fo=1, routed)           0.716     9.674    contador[0]_i_3_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.798 r  contador[0]_i_1/O
                         net (fo=32, routed)          0.946    10.744    clear
    SLICE_X65Y19         FDRE                                         r  contador_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.508    14.849    clk_in_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  contador_reg[30]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDRE (Setup_fdre_C_R)       -0.429    14.659    contador_reg[30]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                  3.914    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 contador_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 2.431ns (44.591%)  route 3.021ns (55.409%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.154    clk_in_IBUF_BUFG
    SLICE_X65Y13         FDRE                                         r  contador_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  contador_reg[5]/Q
                         net (fo=2, routed)           0.770     6.380    contador_reg[5]
    SLICE_X64Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.017 r  contador_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.017    contador_reg[0]_i_16_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.134 r  contador_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.134    contador_reg[0]_i_15_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.251 r  contador_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.251    contador_reg[0]_i_17_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.368 r  contador_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.368    contador_reg[0]_i_19_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.485 r  contador_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.485    contador_reg[0]_i_18_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.602 r  contador_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.602    contador_reg[0]_i_13_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.925 f  contador_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.726     8.652    contador_reg[0]_i_14_n_6
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.306     8.958 r  contador[0]_i_3/O
                         net (fo=1, routed)           0.716     9.674    contador[0]_i_3_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.798 r  contador[0]_i_1/O
                         net (fo=32, routed)          0.808    10.606    clear
    SLICE_X65Y18         FDRE                                         r  contador_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.509    14.850    clk_in_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  contador_reg[24]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y18         FDRE (Setup_fdre_C_R)       -0.429    14.660    contador_reg[24]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -10.606    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 contador_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 2.431ns (44.591%)  route 3.021ns (55.409%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.154    clk_in_IBUF_BUFG
    SLICE_X65Y13         FDRE                                         r  contador_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  contador_reg[5]/Q
                         net (fo=2, routed)           0.770     6.380    contador_reg[5]
    SLICE_X64Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.017 r  contador_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.017    contador_reg[0]_i_16_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.134 r  contador_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.134    contador_reg[0]_i_15_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.251 r  contador_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.251    contador_reg[0]_i_17_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.368 r  contador_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.368    contador_reg[0]_i_19_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.485 r  contador_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.485    contador_reg[0]_i_18_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.602 r  contador_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.602    contador_reg[0]_i_13_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.925 f  contador_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.726     8.652    contador_reg[0]_i_14_n_6
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.306     8.958 r  contador[0]_i_3/O
                         net (fo=1, routed)           0.716     9.674    contador[0]_i_3_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.798 r  contador[0]_i_1/O
                         net (fo=32, routed)          0.808    10.606    clear
    SLICE_X65Y18         FDRE                                         r  contador_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.509    14.850    clk_in_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  contador_reg[25]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y18         FDRE (Setup_fdre_C_R)       -0.429    14.660    contador_reg[25]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -10.606    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 contador_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 2.431ns (44.591%)  route 3.021ns (55.409%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.154    clk_in_IBUF_BUFG
    SLICE_X65Y13         FDRE                                         r  contador_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  contador_reg[5]/Q
                         net (fo=2, routed)           0.770     6.380    contador_reg[5]
    SLICE_X64Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.017 r  contador_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.017    contador_reg[0]_i_16_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.134 r  contador_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.134    contador_reg[0]_i_15_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.251 r  contador_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.251    contador_reg[0]_i_17_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.368 r  contador_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.368    contador_reg[0]_i_19_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.485 r  contador_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.485    contador_reg[0]_i_18_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.602 r  contador_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.602    contador_reg[0]_i_13_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.925 f  contador_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.726     8.652    contador_reg[0]_i_14_n_6
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.306     8.958 r  contador[0]_i_3/O
                         net (fo=1, routed)           0.716     9.674    contador[0]_i_3_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.798 r  contador[0]_i_1/O
                         net (fo=32, routed)          0.808    10.606    clear
    SLICE_X65Y18         FDRE                                         r  contador_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.509    14.850    clk_in_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  contador_reg[26]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y18         FDRE (Setup_fdre_C_R)       -0.429    14.660    contador_reg[26]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -10.606    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 contador_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 2.431ns (44.591%)  route 3.021ns (55.409%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.154    clk_in_IBUF_BUFG
    SLICE_X65Y13         FDRE                                         r  contador_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  contador_reg[5]/Q
                         net (fo=2, routed)           0.770     6.380    contador_reg[5]
    SLICE_X64Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.017 r  contador_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.017    contador_reg[0]_i_16_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.134 r  contador_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.134    contador_reg[0]_i_15_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.251 r  contador_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.251    contador_reg[0]_i_17_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.368 r  contador_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.368    contador_reg[0]_i_19_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.485 r  contador_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.485    contador_reg[0]_i_18_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.602 r  contador_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.602    contador_reg[0]_i_13_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.925 f  contador_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.726     8.652    contador_reg[0]_i_14_n_6
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.306     8.958 r  contador[0]_i_3/O
                         net (fo=1, routed)           0.716     9.674    contador[0]_i_3_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.798 r  contador[0]_i_1/O
                         net (fo=32, routed)          0.808    10.606    clear
    SLICE_X65Y18         FDRE                                         r  contador_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.509    14.850    clk_in_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  contador_reg[27]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y18         FDRE (Setup_fdre_C_R)       -0.429    14.660    contador_reg[27]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -10.606    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.072ns  (required time - arrival time)
  Source:                 contador_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.439ns  (logic 2.431ns (44.692%)  route 3.008ns (55.308%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.154    clk_in_IBUF_BUFG
    SLICE_X65Y13         FDRE                                         r  contador_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  contador_reg[5]/Q
                         net (fo=2, routed)           0.770     6.380    contador_reg[5]
    SLICE_X64Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.017 r  contador_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.017    contador_reg[0]_i_16_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.134 r  contador_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.134    contador_reg[0]_i_15_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.251 r  contador_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.251    contador_reg[0]_i_17_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.368 r  contador_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.368    contador_reg[0]_i_19_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.485 r  contador_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.485    contador_reg[0]_i_18_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.602 r  contador_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.602    contador_reg[0]_i_13_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.925 f  contador_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.726     8.652    contador_reg[0]_i_14_n_6
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.306     8.958 r  contador[0]_i_3/O
                         net (fo=1, routed)           0.716     9.674    contador[0]_i_3_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.798 r  contador[0]_i_1/O
                         net (fo=32, routed)          0.796    10.594    clear
    SLICE_X65Y12         FDRE                                         r  contador_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.515    14.856    clk_in_IBUF_BUFG
    SLICE_X65Y12         FDRE                                         r  contador_reg[0]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X65Y12         FDRE (Setup_fdre_C_R)       -0.429    14.666    contador_reg[0]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -10.594    
  -------------------------------------------------------------------
                         slack                                  4.072    

Slack (MET) :             4.072ns  (required time - arrival time)
  Source:                 contador_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.439ns  (logic 2.431ns (44.692%)  route 3.008ns (55.308%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.154    clk_in_IBUF_BUFG
    SLICE_X65Y13         FDRE                                         r  contador_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  contador_reg[5]/Q
                         net (fo=2, routed)           0.770     6.380    contador_reg[5]
    SLICE_X64Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.017 r  contador_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.017    contador_reg[0]_i_16_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.134 r  contador_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.134    contador_reg[0]_i_15_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.251 r  contador_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.251    contador_reg[0]_i_17_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.368 r  contador_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.368    contador_reg[0]_i_19_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.485 r  contador_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.485    contador_reg[0]_i_18_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.602 r  contador_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.602    contador_reg[0]_i_13_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.925 f  contador_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.726     8.652    contador_reg[0]_i_14_n_6
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.306     8.958 r  contador[0]_i_3/O
                         net (fo=1, routed)           0.716     9.674    contador[0]_i_3_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.798 r  contador[0]_i_1/O
                         net (fo=32, routed)          0.796    10.594    clear
    SLICE_X65Y12         FDRE                                         r  contador_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.515    14.856    clk_in_IBUF_BUFG
    SLICE_X65Y12         FDRE                                         r  contador_reg[1]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X65Y12         FDRE (Setup_fdre_C_R)       -0.429    14.666    contador_reg[1]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -10.594    
  -------------------------------------------------------------------
                         slack                                  4.072    

Slack (MET) :             4.072ns  (required time - arrival time)
  Source:                 contador_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.439ns  (logic 2.431ns (44.692%)  route 3.008ns (55.308%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.154    clk_in_IBUF_BUFG
    SLICE_X65Y13         FDRE                                         r  contador_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  contador_reg[5]/Q
                         net (fo=2, routed)           0.770     6.380    contador_reg[5]
    SLICE_X64Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.017 r  contador_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.017    contador_reg[0]_i_16_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.134 r  contador_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.134    contador_reg[0]_i_15_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.251 r  contador_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.251    contador_reg[0]_i_17_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.368 r  contador_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.368    contador_reg[0]_i_19_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.485 r  contador_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.485    contador_reg[0]_i_18_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.602 r  contador_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.602    contador_reg[0]_i_13_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.925 f  contador_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.726     8.652    contador_reg[0]_i_14_n_6
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.306     8.958 r  contador[0]_i_3/O
                         net (fo=1, routed)           0.716     9.674    contador[0]_i_3_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.798 r  contador[0]_i_1/O
                         net (fo=32, routed)          0.796    10.594    clear
    SLICE_X65Y12         FDRE                                         r  contador_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.515    14.856    clk_in_IBUF_BUFG
    SLICE_X65Y12         FDRE                                         r  contador_reg[2]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X65Y12         FDRE (Setup_fdre_C_R)       -0.429    14.666    contador_reg[2]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -10.594    
  -------------------------------------------------------------------
                         slack                                  4.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.311%)  route 0.117ns (38.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.474    clk_in_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clk_reg/Q
                         net (fo=5, routed)           0.117     1.732    clk
    SLICE_X63Y15         LUT2 (Prop_lut2_I1_O)        0.045     1.777 r  clk_i_1/O
                         net (fo=1, routed)           0.000     1.777    clk_i_1_n_0
    SLICE_X63Y15         FDRE                                         r  clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     1.987    clk_in_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  clk_reg/C
                         clock pessimism             -0.513     1.474    
    SLICE_X63Y15         FDRE (Hold_fdre_C_D)         0.091     1.565    clk_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 contador_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.592     1.475    clk_in_IBUF_BUFG
    SLICE_X65Y12         FDRE                                         r  contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  contador_reg[3]/Q
                         net (fo=2, routed)           0.119     1.735    contador_reg[3]
    SLICE_X65Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  contador_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.843    contador_reg[0]_i_2_n_4
    SLICE_X65Y12         FDRE                                         r  contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.862     1.989    clk_in_IBUF_BUFG
    SLICE_X65Y12         FDRE                                         r  contador_reg[3]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X65Y12         FDRE (Hold_fdre_C_D)         0.105     1.580    contador_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 contador_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.474    clk_in_IBUF_BUFG
    SLICE_X65Y14         FDRE                                         r  contador_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  contador_reg[11]/Q
                         net (fo=2, routed)           0.119     1.734    contador_reg[11]
    SLICE_X65Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  contador_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    contador_reg[8]_i_1_n_4
    SLICE_X65Y14         FDRE                                         r  contador_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     1.988    clk_in_IBUF_BUFG
    SLICE_X65Y14         FDRE                                         r  contador_reg[11]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X65Y14         FDRE (Hold_fdre_C_D)         0.105     1.579    contador_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 contador_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.590     1.473    clk_in_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  contador_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  contador_reg[19]/Q
                         net (fo=2, routed)           0.119     1.733    contador_reg[19]
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  contador_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    contador_reg[16]_i_1_n_4
    SLICE_X65Y16         FDRE                                         r  contador_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.859     1.986    clk_in_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  contador_reg[19]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X65Y16         FDRE (Hold_fdre_C_D)         0.105     1.578    contador_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 contador_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.471    clk_in_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  contador_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  contador_reg[27]/Q
                         net (fo=2, routed)           0.119     1.731    contador_reg[27]
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  contador_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    contador_reg[24]_i_1_n_4
    SLICE_X65Y18         FDRE                                         r  contador_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.984    clk_in_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  contador_reg[27]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X65Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    contador_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 contador_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.474    clk_in_IBUF_BUFG
    SLICE_X65Y13         FDRE                                         r  contador_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  contador_reg[7]/Q
                         net (fo=2, routed)           0.119     1.734    contador_reg[7]
    SLICE_X65Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  contador_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    contador_reg[4]_i_1_n_4
    SLICE_X65Y13         FDRE                                         r  contador_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     1.988    clk_in_IBUF_BUFG
    SLICE_X65Y13         FDRE                                         r  contador_reg[7]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X65Y13         FDRE (Hold_fdre_C_D)         0.105     1.579    contador_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 contador_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.474    clk_in_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  contador_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  contador_reg[15]/Q
                         net (fo=2, routed)           0.119     1.734    contador_reg[15]
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  contador_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    contador_reg[12]_i_1_n_4
    SLICE_X65Y15         FDRE                                         r  contador_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     1.987    clk_in_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  contador_reg[15]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X65Y15         FDRE (Hold_fdre_C_D)         0.105     1.579    contador_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 contador_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.472    clk_in_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  contador_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  contador_reg[23]/Q
                         net (fo=2, routed)           0.119     1.732    contador_reg[23]
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  contador_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    contador_reg[20]_i_1_n_4
    SLICE_X65Y17         FDRE                                         r  contador_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     1.985    clk_in_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  contador_reg[23]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X65Y17         FDRE (Hold_fdre_C_D)         0.105     1.577    contador_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.592     1.475    clk_in_IBUF_BUFG
    SLICE_X65Y12         FDRE                                         r  contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  contador_reg[2]/Q
                         net (fo=2, routed)           0.120     1.737    contador_reg[2]
    SLICE_X65Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  contador_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.848    contador_reg[0]_i_2_n_5
    SLICE_X65Y12         FDRE                                         r  contador_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.862     1.989    clk_in_IBUF_BUFG
    SLICE_X65Y12         FDRE                                         r  contador_reg[2]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X65Y12         FDRE (Hold_fdre_C_D)         0.105     1.580    contador_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 contador_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.474    clk_in_IBUF_BUFG
    SLICE_X65Y14         FDRE                                         r  contador_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  contador_reg[10]/Q
                         net (fo=2, routed)           0.120     1.736    contador_reg[10]
    SLICE_X65Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.847 r  contador_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    contador_reg[8]_i_1_n_5
    SLICE_X65Y14         FDRE                                         r  contador_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     1.988    clk_in_IBUF_BUFG
    SLICE_X65Y14         FDRE                                         r  contador_reg[10]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X65Y14         FDRE (Hold_fdre_C_D)         0.105     1.579    contador_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y15   clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y12   contador_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y14   contador_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y14   contador_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y15   contador_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y15   contador_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y15   contador_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y15   contador_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y16   contador_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y12   contador_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y14   contador_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y14   contador_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   contador_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   contador_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   contador_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   contador_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   contador_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   contador_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   contador_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   contador_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   contador_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   contador_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   contador_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   contador_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   contador_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   contador_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   contador_reg[18]/C



