<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>MSMON_CSA_CAPTURE</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">MSMON_CSA_CAPTURE, MPAM Cache Storage Allocation Monitor Capture Register</h1><p>The MSMON_CSA_CAPTURE characteristics are:</p><h2>Purpose</h2>
        <p>Accesses the captured MSMON_CSA monitor instance selected by <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>.</p>
      <h2>Configuration</h2><p>The power domain of MSMON_CSA_CAPTURE is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.
    </p><p>This register is present only when (FEAT_MPAMv0p1 is implemented, or FEAT_MPAMv1p0 is implemented, or FEAT_MPAMv2_MSC is implemented), MPAMF_IDR.HAS_MSMON == 1, MPAMF_MSMON_IDR.MSMON_CSA == 1, and MPAMF_CSAMON_IDR.HAS_CAPTURE == 1. Otherwise, direct accesses to MSMON_CSA_CAPTURE are <span class="arm-defined-word">RES0</span>.</p>
        <p>If <span class="xref">FEAT_MPAM</span> is implemented, the following statements apply:</p>

      
        <ul>
<li>
<p>MSMON_CSA_CAPTURE_s is the Secure cache storage allocation monitor capture instance selected by the Secure instance of <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>. </p>

</li><li>
<p>MSMON_CSA_CAPTURE_ns is the Non-secure cache storage allocation monitor capture instance selected by the Non-secure instance of <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>. </p>

</li><li>
<p>If FEAT_RME is implemented, the following statements also apply:</p>

</li><li>
<p>MSMON_CSA_CAPTURE_rt is the Root cache storage allocation monitor capture instance selected by the Root instance of <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>.</p>

</li><li>
<p>MSMON_CSA_CAPTURE_rl is the Realm cache storage allocation monitor capture instance selected by the Realm instance of <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>.</p>

</li></ul>

      
        <p>If FEAT_MPAMv2_MSC_MON_SEC is implemented, the following statement applies:</p>

      
        <ul>
<li><a href="ext-msmon_csa_rootcr.html">MSMON_CSA_ROOTCR</a>.PAS controls the PAS this register applies to.
</li></ul>

      
        <p>If any one of these features is implemented:</p>

      
        <ul>
<li>
<p><span class="xref">FEAT_MPAMv0p1</span></p>

</li><li>
<p><span class="xref">FEAT_MPAMv1p1</span></p>

</li><li>
<p><span class="xref">FEAT_MPAMv2_MSC</span></p>

</li></ul>

      
        <p>then, the following statements apply:</p>

      
        <ul>
<li>If <a href="ext-mpamf_idr.html">MPAMF_IDR</a>.HAS_RIS is 1, the monitor instance capture register accessed is for the resource instance currently selected by <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>.RIS and the monitor instance of that resource instance selected by <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>.MON_SEL.
</li></ul>

      
        <p>The power and reset domain of each MSC component is specific to that component.</p>
      <h2>Attributes</h2>
        <p>MSMON_CSA_CAPTURE is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_31">NRDY</a></td><td class="lr" colspan="31"><a href="#fieldset_0-30_0">VALUE</a></td></tr></tbody></table><h4 id="fieldset_0-31_31">NRDY, bit [31]</h4><div class="field">
      <p>Not Ready. The captured NRDY bit from the corresponding instance of <a href="ext-msmon_csa.html">MSMON_CSA</a>. This bit indicates whether the captured monitor value has possibly inaccurate data.</p>
    <table class="valuetable"><tr><th>NRDY</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The captured monitor instance was ready and the MSMON_CSA_CAPTURE.VALUE field is accurate.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The captured monitor instance was not ready and the contents of the MSMON_CSA_CAPTURE.VALUE field might be inaccurate or otherwise not represent the actual cache storage allocations.</p>
        </td></tr></table></div><h4 id="fieldset_0-30_0">VALUE, bits [30:0]</h4><div class="field"><p>Captured cache storage allocation counter value if MSMON_CSA_CAPTURE.NRDY is 0. Invalid if MSMON_CSA_CAPTURE.NRDY is 1.</p>
<p>VALUE is the captured VALUE field from the corresponding instance of <a href="ext-msmon_csa.html">MSMON_CSA</a>, the count of bytes allocated since the monitor was last reset that meet the criteria set in <a href="ext-msmon_cfg_csa_flt.html">MSMON_CFG_CSA_FLT</a> and <a href="ext-msmon_cfg_csa_ctl.html">MSMON_CFG_CSA_CTL</a> for the monitor instance selected by <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>.</p>
<p>VALUE captures the <a href="ext-msmon_csa.html">MSMON_CSA</a>.VALUE and preserves any scaling that had been performed on the VALUE field in that register.</p></div><h2>Accessing MSMON_CSA_CAPTURE</h2>
        <p>This register is within the MPAM feature page memory frames.</p>

      
        <p>If <span class="xref">FEAT_MPAM</span> is implemented, the following statements apply:</p>

      
        <ul>
<li>
<p>In a system that supports Secure and Non-secure memory maps, there must be both Secure and Non-secure MPAM feature pages.</p>

</li><li>
<p>MSMON_CSA_CAPTURE_s must only be accessible from the Secure MPAM feature page. MSMON_CSA_CAPTURE_ns must only be accessible from the Non-secure MPAM feature page.</p>

</li><li>
<p>MSMON_CSA_CAPTURE_s and MSMON_CSA_CAPTURE_ns must be separate registers. The Secure instance (MSMON_CSA_CAPTURE_s) accesses the captured cache storage allocation monitor used for Secure PARTIDs, and the Non-secure instance (MSMON_CSA_CAPTURE_ns) accesses the captured cache storage allocation monitor used for Non-secure PARTIDs.</p>

</li></ul>

      
        <p>If both <span class="xref">FEAT_MPAM</span> and <span class="xref">FEAT_RME</span> are implemented, the following statements apply:</p>

      
        <ul>
<li>
<p>In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps:</p>

</li><li>
<p>MSMON_CSA_CAPTURE_s must only be accessible from the Secure MPAM feature page.</p>

</li><li>
<p>MSMON_CSA_CAPTURE_ns must only be accessible from the Non-secure MPAM feature page.</p>

</li><li>
<p>MSMON_CSA_CAPTURE_rt must only be accessible from the Root MPAM feature page.</p>

</li><li>
<p>MSMON_CSA_CAPTURE_rl must only be accessible from the Realm MPAM feature page.</p>

</li><li>
<p>MSMON_CSA_CAPTURE_s, MSMON_CSA_CAPTURE_ns, MSMON_CSA_CAPTURE_rt, and MSMON_CSA_CAPTURE_rl must be separate registers:</p>

</li><li>
<p>The Secure instance (MSMON_CSA_CAPTURE_s) accesses the captured cache storage allocation monitor used for Secure PARTIDs.</p>

</li><li>
<p>The Non-secure instance (MSMON_CSA_CAPTURE_ns) accesses the captured cache storage allocation monitor used for Non-secure PARTIDs.</p>

</li><li>
<p>The Root instance (MSMON_CSA_CAPTURE_rt) accesses the captured cache storage allocation monitor used for Root PARTIDs.</p>

</li><li>
<p>The Realm instance (MSMON_CSA_CAPTURE_rl) accesses the captured cache storage allocation monitor used for Realm PARTIDs.</p>

</li></ul>

      
        <p>If FEAT_MPAMv2_MSC_MON_SEC is implemented, MSMON_CSA_CAPTURE is accessible in the PA space defined by MSMON_CSA_ROOTCR.PAS. The PA space of each monitor instance selectable by MSMON_CFG_MON_SEL can be configured independently.</p>

      
        <p>If any one of these features is implemented:</p>

      
        <ul>
<li>
<p><span class="xref">FEAT_MPAMv0p1</span></p>

</li><li>
<p><span class="xref">FEAT_MPAMv1p1</span></p>

</li><li>
<p><span class="xref">FEAT_MPAMv2_MSC</span></p>

</li></ul>

      
        <p>then, the following statements apply:</p>

      
        <ul>
<li>
<p>When RIS is implemented, reads and writes to MSMON_CSA_CAPTURE access the  monitor instance for the cache resource instance selected by <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>.RIS and the cache storage allocation monitor instance selected by <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>.MON_SEL.</p>

</li><li>
<p>When RIS is not implemented, reads and writes to MSMON_CSA_CAPTURE access the  monitor instance for the cache storage allocation monitor instance selected by <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>.MON_SEL.</p>

</li></ul>

      
        <p>Otherwise, the following statements apply:</p>

      
        <ul>
<li>Reads and writes to MSMON_CSA_CAPTURE access the  monitor for the cache storage allocation monitor instance selected by <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>.MON_SEL.
</li></ul>
      <h4>MSMON_CSA_CAPTURE can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>MPAM</td><td><span class="hexnumber">0x08A8</span></td></tr></table><p>When FEAT_MPAMv2_MSC is implemented, accesses to this register are <span class="access_level">RW</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_s</td><td><span class="hexnumber">0x08A8</span></td><td>MSMON_CSA_CAPTURE_s</td></tr></table><p>Accesses to this register are <span class="access_level">RW</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_ns</td><td><span class="hexnumber">0x08A8</span></td><td>MSMON_CSA_CAPTURE_ns</td></tr></table><p>Accesses to this register are <span class="access_level">RW</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_rt</td><td><span class="hexnumber">0x08A8</span></td><td>MSMON_CSA_CAPTURE_rt</td></tr></table><p>When FEAT_RME is implemented, accesses to this register are <span class="access_level">RW</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_rl</td><td><span class="hexnumber">0x08A8</span></td><td>MSMON_CSA_CAPTURE_rl</td></tr></table><p>When FEAT_RME is implemented, accesses to this register are <span class="access_level">RW</span>.</p><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">2025-10-24 11:39:28, 2025-09_rel_asl1</p><p class="copyconf">Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
