cocci_test_suite() {
	struct msm_dsi_host {
		struct mipi_dsi_host base;
		struct platform_device *pdev;
		struct drm_device *dev;
		int id;
		void __iomem *ctrl_base;
		struct regulator_bulk_data supplies[DSI_DEV_REGULATOR_MAX];
		struct clk *bus_clks[DSI_BUS_CLK_MAX];
		struct clk *byte_clk;
		struct clk *esc_clk;
		struct clk *pixel_clk;
		struct clk *byte_clk_src;
		struct clk *pixel_clk_src;
		struct clk *byte_intf_clk;
		u32 byte_clk_rate;
		u32 pixel_clk_rate;
		u32 esc_clk_rate;
		struct clk *src_clk;
		struct clk *esc_clk_src;
		struct clk *dsi_clk_src;
		u32 src_clk_rate;
		struct gpio_desc *disp_en_gpio;
		struct gpio_desc *te_gpio;
		const struct msm_dsi_cfg_handler *cfg_hnd;
		struct completion dma_comp;
		struct completion video_comp;
		struct mutex dev_mutex;
		struct mutex cmd_mutex;
		spinlock_t intr_lock;
		u32 err_work_state;
		struct work_struct err_work;
		struct work_struct hpd_work;
		struct workqueue_struct *workqueue;
		struct drm_gem_object *tx_gem_obj;
		void *tx_buf;
		dma_addr_t tx_buf_paddr;
		int tx_size;
		u8 *rx_buf;
		struct regmap *sfpb;
		struct drm_display_mode *mode;
		struct device_node *device_node;
		unsigned int channel;
		unsigned int lanes;
		enum mipi_dsi_pixel_format format;
		unsigned long mode_flags;
		int dlane_swap;
		int num_data_lanes;
		u32 dma_cmd_ctrl_restore;
		bool registered;
		bool power_on;
		bool enabled;
		int irq;
	} cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 94 */;
	enum mipi_dsi_pixel_format cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 819 */;
	struct msm_dsi_phy_shared_timings *cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 816 */;
	enum dsi_cmd_dst_format cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 803 */;
	enum dsi_vid_dst_format cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 791 */;
	const u32 cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 781 */;
	enum dsi_traffic_mode cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 781 */;
	unsigned long cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 719 */;
	unsigned int cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 718 */;
	u64 cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 717 */;
	bool cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 702 */;
	u8 cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 682 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 663 */;
	int cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 472 */;
	const struct msm_dsi_config *cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 471 */;
	const struct msm_dsi_cfg_handler *cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 381 */;
	struct platform_device *cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 380 */;
	const void __iomem *cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 31 */;
	const struct dsi_reg_entry *cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 263 */;
	struct regulator_bulk_data *cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 262 */;
	struct drm_bridge *cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 2446 */;
	struct drm_panel *cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 2436 */;
	const struct drm_display_mode *cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 2418 */;
	enum sfpb_ahb_arb_master_port_en cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 2311 */;
	struct msm_dsi_phy_clk_request *cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 2255 */;
	struct msm_dsi_pll *cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 2191 */;
	struct mipi_dsi_msg cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 2071 */;
	u8 cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 2070 */[2];
	char cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 2049 */;
	struct clk *cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 204 */;
	struct regulator *cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 203 */;
	struct device *cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 202 */;
	void cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 196 */(struct msm_dsi_host *msm_host);
	int cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 195 */(struct msm_dsi_host *msm_host);
	struct msm_dsi *cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 1797 */;
	struct resource *cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 1782 */;
	const enum mipi_dsi_pixel_format cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 175 */;
	struct device_node *cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 1726 */;
	const int *cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 1695 */;
	u32 cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 1664 */[4];
	struct property *cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 1663 */;
	const int cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 1648 */[][4];
	struct mipi_dsi_host_ops cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 1636 */;
	ssize_t cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 1620 */;
	struct mipi_dsi_device *cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 1581 */;
	struct mipi_dsi_host *cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 1580 */;
	irqreturn_t cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 1530 */;
	void *cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 1530 */;
	u32 cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 1434 */;
	struct msm_dsi_host *cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 1432 */;
	void cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 1432 */;
	struct msm_dsi_host cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 1418 */;
	struct work_struct *cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 1415 */;
	u8 cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 1299 */[16];
	u32 *cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 1296 */;
	uint64_t cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 1264 */;
	struct msm_drm_private *cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 1242 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 1241 */;
	uint64_t *cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 1239 */;
	u8 *cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 1152 */;
	struct mipi_dsi_packet cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 1149 */;
	const struct mipi_dsi_msg *cocci_id/* drivers/gpu/drm/msm/dsi/dsi_host.c 1146 */;
}
