#-----------------------------------------------------------
# xsim v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Nov  8 19:45:28 2024
# Process ID: 8836
# Current directory: C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/DelayAndSum/xsim_script.tcl}
# Log file: C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/xsim.log
# Journal file: C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog\xsim.jou
# Running On        :Laptop-Matt
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i7-1185G7 @ 3.00GHz
# CPU Frequency     :2995 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16872 MB
# Swap memory       :5637 MB
# Total Virtual     :22509 MB
# Available Virtual :5897 MB
#-----------------------------------------------------------
source xsim.dir/DelayAndSum/xsim_script.tcl
# xsim {DelayAndSum} -autoloadwcfg -tclbatch {DelayAndSum.tcl}
Time resolution is 1 ps
source DelayAndSum.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 10 [0.00%] @ "113000"
// RTL Simulation : 1 / 10 [0.00%] @ "133000"
// RTL Simulation : 2 / 10 [0.00%] @ "143000"
// RTL Simulation : 3 / 10 [0.00%] @ "153000"
// RTL Simulation : 4 / 10 [0.00%] @ "163000"
// RTL Simulation : 5 / 10 [0.00%] @ "173000"
// RTL Simulation : 6 / 10 [0.00%] @ "183000"
// RTL Simulation : 7 / 10 [0.00%] @ "193000"
// RTL Simulation : 8 / 10 [0.00%] @ "203000"
// RTL Simulation : 9 / 10 [0.00%] @ "213000"
// RTL Simulation : 10 / 10 [100.00%] @ "223000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 252500 ps : File "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum.autotb.v" Line 736
## quit
INFO: [Common 17-206] Exiting xsim at Fri Nov  8 19:45:34 2024...
