Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 34c044d773ae482986174db1373dce72 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L grlib -L simprims_ver -L secureip --snapshot ahbprotocol_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ahbprotocol_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "ahbprotocol_tb_time_synth.sdf", for root module "ahbprotocol_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "ahbprotocol_tb_time_synth.sdf", for root module "ahbprotocol_tb/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package grlib.config_types
Compiling package grlib.config
Compiling package grlib.version
Compiling package grlib.stdlib
Compiling package grlib.amba
Compiling package xil_defaultlib.interfazrv32ahb
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.latchsre_ldpe
Compiling module simprims_ver.LDPE
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.GND
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.VCC
Compiling module xil_defaultlib.LDCP_UNIQ_BASE_
Compiling module xil_defaultlib.LDCP_HD5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.LDCP_HD6
Compiling module xil_defaultlib.LDCP_HD7
Compiling module xil_defaultlib.LDCP_HD8
Compiling module xil_defaultlib.ahbarbiter
Compiling architecture behavioral of entity xil_defaultlib.ahbmaster [ahbmaster_default]
Compiling architecture behavioral of entity xil_defaultlib.ahbmaster [\ahbmaster(hindex=1)\]
Compiling architecture behavioral of entity xil_defaultlib.ahbmaster [\ahbmaster(hindex=2)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [mux_default]
Compiling architecture bench of entity xil_defaultlib.ahbprotocol_tb
Built simulation snapshot ahbprotocol_tb_time_synth
