

================================================================
== Vivado HLS Report for 'matchFilter'
================================================================
* Date:           Thu Mar 14 15:32:13 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        matchedRee
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.33|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  514|  514|  515|  515|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  254|  254|         2|          -|          -|   127|    no    |
        |- Loop 2  |  256|  256|         2|          -|          -|   128|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|     237|     180|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       2|       2|
|Multiplexer      |        -|      -|       -|     269|
|Register         |        -|      -|     225|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      0|     464|     451|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |buffIn_data_V_U  |matchFilter_buffIbkb  |        1|  0|   0|   128|   32|     1|         4096|
    |buffIn_last_V_U  |matchFilter_buffIcud  |        0|  2|   2|   128|    1|     1|          128|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        1|  2|   2|   256|   33|     2|         4224|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+----+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+----+----+------------+------------+
    |a_1_fu_215_p2                |     +    |      0|  26|  12|           7|           2|
    |b_fu_248_p2                  |     +    |      0|  29|  13|           8|           1|
    |ret_V_1_fu_282_p2            |     +    |      0|  38|  16|           1|          11|
    |ret_V_3_fu_332_p2            |     +    |      0|  38|  16|           1|          11|
    |tempI_V_fu_401_p2            |     +    |      0|  53|  21|          16|          16|
    |tempQ_V_fu_407_p2            |     +    |      0|  53|  21|          16|          16|
    |ap_block_state5_io           |    and   |      0|   0|   2|           1|           1|
    |in_data_V_0_load_A           |    and   |      0|   0|   2|           1|           1|
    |in_data_V_0_load_B           |    and   |      0|   0|   2|           1|           1|
    |in_last_V_0_load_A           |    and   |      0|   0|   2|           1|           1|
    |in_last_V_0_load_B           |    and   |      0|   0|   2|           1|           1|
    |out_data_V_1_load_A          |    and   |      0|   0|   2|           1|           1|
    |out_data_V_1_load_B          |    and   |      0|   0|   2|           1|           1|
    |out_last_V_1_load_A          |    and   |      0|   0|   2|           1|           1|
    |out_last_V_1_load_B          |    and   |      0|   0|   2|           1|           1|
    |exitcond_i_fu_242_p2         |   icmp   |      0|   0|   5|           8|           9|
    |in_data_V_0_state_cmp_full   |   icmp   |      0|   0|   1|           2|           1|
    |in_last_V_0_state_cmp_full   |   icmp   |      0|   0|   1|           2|           1|
    |out_data_V_1_state_cmp_full  |   icmp   |      0|   0|   1|           2|           1|
    |out_last_V_1_state_cmp_full  |   icmp   |      0|   0|   1|           2|           1|
    |tmp_8_i_fu_276_p2            |   icmp   |      0|   0|   2|           5|           1|
    |tmp_fu_209_p2                |   icmp   |      0|   0|   4|           7|           1|
    |tmp_i_fu_326_p2              |   icmp   |      0|   0|   2|           5|           1|
    |ap_block_state7              |    or    |      0|   0|   2|           1|           1|
    |p_1_i_fu_338_p3              |  select  |      0|   0|  11|           1|          11|
    |p_2_i_fu_296_p3              |  select  |      0|   0|  11|           1|          11|
    |p_3_i_fu_346_p3              |  select  |      0|   0|  11|           1|          11|
    |p_i_fu_288_p3                |  select  |      0|   0|  11|           1|          11|
    +-----------------------------+----------+-------+----+----+------------+------------+
    |Total                        |          |      0| 237| 180|          96|         127|
    +-----------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |a_reg_159               |   9|          2|    7|         14|
    |ap_NS_fsm               |  41|          8|    1|          8|
    |b_i_reg_194             |   9|          2|    8|         16|
    |buffIn_data_V_address0  |  27|          5|    7|         35|
    |buffIn_data_V_d0        |  15|          3|   32|         96|
    |buffIn_last_V_address0  |  21|          4|    7|         28|
    |buffIn_last_V_d0        |  15|          3|    1|          3|
    |in_data_V_0_data_out    |   9|          2|   32|         64|
    |in_data_V_0_state       |  15|          3|    2|          6|
    |in_last_V_0_data_out    |   9|          2|    1|          2|
    |in_last_V_0_state       |  15|          3|    2|          6|
    |in_r_TDATA_blk_n        |   9|          2|    1|          2|
    |out_data_V_1_data_out   |   9|          2|   32|         64|
    |out_data_V_1_state      |  15|          3|    2|          6|
    |out_last_V_1_data_out   |   9|          2|    1|          2|
    |out_last_V_1_state      |  15|          3|    2|          6|
    |out_r_TDATA_blk_n       |   9|          2|    1|          2|
    |p_Val2_1_reg_170        |   9|          2|   16|         32|
    |p_Val2_s_reg_182        |   9|          2|   16|         32|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 269|         55|  171|        424|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |a_1_reg_422             |   7|   0|    7|          0|
    |a_cast2_reg_413         |   7|   0|   32|         25|
    |a_reg_159               |   7|   0|    7|          0|
    |ap_CS_fsm               |   7|   0|    7|          0|
    |b_i_reg_194             |   8|   0|    8|          0|
    |b_reg_445               |   8|   0|    8|          0|
    |in_data_V_0_payload_A   |  32|   0|   32|          0|
    |in_data_V_0_payload_B   |  32|   0|   32|          0|
    |in_data_V_0_sel_rd      |   1|   0|    1|          0|
    |in_data_V_0_sel_wr      |   1|   0|    1|          0|
    |in_data_V_0_state       |   2|   0|    2|          0|
    |in_last_V_0_payload_A   |   1|   0|    1|          0|
    |in_last_V_0_payload_B   |   1|   0|    1|          0|
    |in_last_V_0_sel_rd      |   1|   0|    1|          0|
    |in_last_V_0_sel_wr      |   1|   0|    1|          0|
    |in_last_V_0_state       |   2|   0|    2|          0|
    |out_data_V_1_payload_A  |  32|   0|   32|          0|
    |out_data_V_1_payload_B  |  32|   0|   32|          0|
    |out_data_V_1_sel_rd     |   1|   0|    1|          0|
    |out_data_V_1_sel_wr     |   1|   0|    1|          0|
    |out_data_V_1_state      |   2|   0|    2|          0|
    |out_last_V_1_payload_A  |   1|   0|    1|          0|
    |out_last_V_1_payload_B  |   1|   0|    1|          0|
    |out_last_V_1_reg_437    |   1|   0|    1|          0|
    |out_last_V_1_sel_rd     |   1|   0|    1|          0|
    |out_last_V_1_sel_wr     |   1|   0|    1|          0|
    |out_last_V_1_state      |   2|   0|    2|          0|
    |p_Val2_1_reg_170        |  16|   0|   16|          0|
    |p_Val2_s_reg_182        |  16|   0|   16|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 225|   0|  250|         25|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object|    C Type    |
+--------------+-----+-----+--------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_none |  matchFilter | return value |
|ap_rst_n      |  in |    1| ap_ctrl_none |  matchFilter | return value |
|in_r_TDATA    |  in |   32|     axis     |   in_data_V  |    pointer   |
|in_r_TVALID   |  in |    1|     axis     |   in_last_V  |    pointer   |
|in_r_TREADY   | out |    1|     axis     |   in_last_V  |    pointer   |
|in_r_TLAST    |  in |    1|     axis     |   in_last_V  |    pointer   |
|out_r_TDATA   | out |   32|     axis     |  out_data_V  |    pointer   |
|out_r_TVALID  | out |    1|     axis     |  out_last_V  |    pointer   |
|out_r_TREADY  |  in |    1|     axis     |  out_last_V  |    pointer   |
|out_r_TLAST   | out |    1|     axis     |  out_last_V  |    pointer   |
+--------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	4  / (tmp)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	6  / (!exitcond_i)
	7  / (exitcond_i)
6 --> 
	5  / true
7 --> 
* FSM state operations: 

 <State 1>: 2.66ns
ST_1: StgValue_8 (5)  [1/1] 0.00ns
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_data_V), !map !104

ST_1: StgValue_9 (6)  [1/1] 0.00ns
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_last_V), !map !108

ST_1: StgValue_10 (7)  [1/1] 0.00ns
.preheader.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_data_V), !map !112

ST_1: StgValue_11 (8)  [1/1] 0.00ns
.preheader.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_last_V), !map !116

ST_1: StgValue_12 (9)  [1/1] 0.00ns
.preheader.preheader:4  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matchFilter_str) nounwind

ST_1: buffIn_data_V (10)  [1/1] 2.66ns  loc: matchedRee/matchFilter.cpp:12
.preheader.preheader:5  %buffIn_data_V = alloca [128 x i32], align 4

ST_1: buffIn_last_V (11)  [1/1] 1.48ns  loc: matchedRee/matchFilter.cpp:12
.preheader.preheader:6  %buffIn_last_V = alloca [128 x i1], align 1

ST_1: StgValue_15 (12)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:5
.preheader.preheader:7  call void (...)* @_ssdm_op_SpecInterface(i32* %in_data_V, i1* %in_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

ST_1: StgValue_16 (13)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:6
.preheader.preheader:8  call void (...)* @_ssdm_op_SpecInterface(i32* %out_data_V, i1* %out_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

ST_1: StgValue_17 (14)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:7
.preheader.preheader:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

ST_1: StgValue_18 (15)  [1/1] 1.03ns  loc: matchedRee/matchFilter.cpp:15
.preheader.preheader:10  br label %.preheader


 <State 2>: 4.33ns
ST_2: a (17)  [1/1] 0.00ns
.preheader:0  %a = phi i7 [ %a_1, %0 ], [ -1, %.preheader.preheader ]

ST_2: a_cast2 (18)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:15
.preheader:1  %a_cast2 = zext i7 %a to i32

ST_2: tmp (19)  [1/1] 1.90ns  loc: matchedRee/matchFilter.cpp:15
.preheader:2  %tmp = icmp eq i7 %a, 0

ST_2: empty (20)  [1/1] 0.00ns
.preheader:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 127, i64 127, i64 127)

ST_2: StgValue_23 (21)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:15
.preheader:4  br i1 %tmp, label %1, label %0

ST_2: a_1 (23)  [1/1] 1.66ns  loc: matchedRee/matchFilter.cpp:16
:0  %a_1 = add i7 %a, -1

ST_2: a_1_cast (24)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:16
:1  %a_1_cast = zext i7 %a_1 to i32

ST_2: buffIn_data_V_addr_1 (25)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16
:2  %buffIn_data_V_addr_1 = getelementptr [128 x i32]* %buffIn_data_V, i32 0, i32 %a_1_cast

ST_2: buffIn_data_V_load (26)  [2/2] 2.66ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16
:3  %buffIn_data_V_load = load i32* %buffIn_data_V_addr_1, align 4

ST_2: buffIn_last_V_addr_1 (29)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16
:6  %buffIn_last_V_addr_1 = getelementptr [128 x i1]* %buffIn_last_V, i32 0, i32 %a_1_cast

ST_2: buffIn_last_V_load (30)  [2/2] 1.48ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16
:7  %buffIn_last_V_load = load i1* %buffIn_last_V_addr_1, align 4

ST_2: empty_7 (35)  [2/2] 0.00ns
:0  %empty_7 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %in_data_V, i1* %in_last_V)


 <State 3>: 5.33ns
ST_3: buffIn_data_V_load (26)  [1/2] 2.66ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16
:3  %buffIn_data_V_load = load i32* %buffIn_data_V_addr_1, align 4

ST_3: buffIn_data_V_addr_2 (27)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16
:4  %buffIn_data_V_addr_2 = getelementptr [128 x i32]* %buffIn_data_V, i32 0, i32 %a_cast2

ST_3: StgValue_33 (28)  [1/1] 2.66ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16
:5  store i32 %buffIn_data_V_load, i32* %buffIn_data_V_addr_2, align 4

ST_3: buffIn_last_V_load (30)  [1/2] 1.48ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16
:7  %buffIn_last_V_load = load i1* %buffIn_last_V_addr_1, align 4

ST_3: buffIn_last_V_addr_2 (31)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16
:8  %buffIn_last_V_addr_2 = getelementptr [128 x i1]* %buffIn_last_V, i32 0, i32 %a_cast2

ST_3: StgValue_36 (32)  [1/1] 1.48ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16
:9  store i1 %buffIn_last_V_load, i1* %buffIn_last_V_addr_2, align 4

ST_3: StgValue_37 (33)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:15
:10  br label %.preheader


 <State 4>: 2.66ns
ST_4: empty_7 (35)  [1/2] 0.00ns
:0  %empty_7 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %in_data_V, i1* %in_last_V)

ST_4: in_data_V_tmp (36)  [1/1] 0.00ns
:1  %in_data_V_tmp = extractvalue { i32, i1 } %empty_7, 0

ST_4: out_last_V_1 (37)  [1/1] 0.00ns
:2  %out_last_V_1 = extractvalue { i32, i1 } %empty_7, 1

ST_4: buffIn_data_V_addr (38)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:18
:3  %buffIn_data_V_addr = getelementptr [128 x i32]* %buffIn_data_V, i32 0, i32 0

ST_4: StgValue_42 (39)  [1/1] 2.66ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:18
:4  store i32 %in_data_V_tmp, i32* %buffIn_data_V_addr, align 4

ST_4: buffIn_last_V_addr (40)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:18
:5  %buffIn_last_V_addr = getelementptr [128 x i1]* %buffIn_last_V, i32 0, i32 0

ST_4: StgValue_44 (41)  [1/1] 1.48ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:18
:6  store i1 %out_last_V_1, i1* %buffIn_last_V_addr, align 4

ST_4: StgValue_45 (42)  [1/1] 1.03ns  loc: matchedRee/matchFilter.h:156->matchedRee/matchFilter.cpp:19
:7  br label %2


 <State 5>: 3.51ns
ST_5: p_Val2_1 (44)  [1/1] 0.00ns
:0  %p_Val2_1 = phi i16 [ 0, %1 ], [ %tempQ_V, %3 ]

ST_5: p_Val2_s (45)  [1/1] 0.00ns
:1  %p_Val2_s = phi i16 [ 0, %1 ], [ %tempI_V, %3 ]

ST_5: b_i (46)  [1/1] 0.00ns
:2  %b_i = phi i8 [ 0, %1 ], [ %b, %3 ]

ST_5: b_i_cast1 (47)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:156->matchedRee/matchFilter.cpp:19
:3  %b_i_cast1 = zext i8 %b_i to i32

ST_5: exitcond_i (48)  [1/1] 1.90ns  loc: matchedRee/matchFilter.h:156->matchedRee/matchFilter.cpp:19
:4  %exitcond_i = icmp eq i8 %b_i, -128

ST_5: empty_8 (49)  [1/1] 0.00ns
:5  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_5: b (50)  [1/1] 1.66ns  loc: matchedRee/matchFilter.h:156->matchedRee/matchFilter.cpp:19
:6  %b = add i8 %b_i, 1

ST_5: StgValue_53 (51)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:156->matchedRee/matchFilter.cpp:19
:7  br i1 %exitcond_i, label %convol.exit, label %3

ST_5: buffIn_data_V_addr_3 (53)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:19
:0  %buffIn_data_V_addr_3 = getelementptr [128 x i32]* %buffIn_data_V, i32 0, i32 %b_i_cast1

ST_5: p_Val2_2 (54)  [2/2] 2.66ns  loc: matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:19
:1  %p_Val2_2 = load i32* %buffIn_data_V_addr_3, align 4

ST_5: ret_V (63)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:162->matchedRee/matchFilter.cpp:19
convol.exit:0  %ret_V = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %p_Val2_s, i32 5, i32 15)

ST_5: tmp_2 (64)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:162->matchedRee/matchFilter.cpp:19 (grouped into LUT with out node p_2_i)
convol.exit:1  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 15)

ST_5: tmp_3 (65)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:162->matchedRee/matchFilter.cpp:19
convol.exit:2  %tmp_3 = trunc i16 %p_Val2_s to i5

ST_5: tmp_8_i (66)  [1/1] 2.11ns  loc: matchedRee/matchFilter.h:162->matchedRee/matchFilter.cpp:19
convol.exit:3  %tmp_8_i = icmp eq i5 %tmp_3, 0

ST_5: ret_V_1 (67)  [1/1] 1.67ns  loc: matchedRee/matchFilter.h:162->matchedRee/matchFilter.cpp:19
convol.exit:4  %ret_V_1 = add i11 1, %ret_V

ST_5: p_i (68)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:162->matchedRee/matchFilter.cpp:19 (grouped into LUT with out node p_2_i)
convol.exit:5  %p_i = select i1 %tmp_8_i, i11 %ret_V, i11 %ret_V_1

ST_5: p_2_i (69)  [1/1] 1.40ns  loc: matchedRee/matchFilter.h:162->matchedRee/matchFilter.cpp:19 (out node of the LUT)
convol.exit:6  %p_2_i = select i1 %tmp_2, i11 %p_i, i11 %ret_V

ST_5: ret_V_2 (70)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19
convol.exit:7  %ret_V_2 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %p_Val2_1, i32 5, i32 15)

ST_5: tmp_4 (71)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19 (grouped into LUT with out node p_3_i)
convol.exit:8  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 15)

ST_5: tmp_5 (72)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19
convol.exit:9  %tmp_5 = trunc i16 %p_Val2_1 to i5

ST_5: tmp_i (73)  [1/1] 2.11ns  loc: matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19
convol.exit:10  %tmp_i = icmp eq i5 %tmp_5, 0

ST_5: ret_V_3 (74)  [1/1] 1.67ns  loc: matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19
convol.exit:11  %ret_V_3 = add i11 1, %ret_V_2

ST_5: p_1_i (75)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19 (grouped into LUT with out node p_3_i)
convol.exit:12  %p_1_i = select i1 %tmp_i, i11 %ret_V_2, i11 %ret_V_3

ST_5: p_3_i (76)  [1/1] 1.40ns  loc: matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19 (out node of the LUT)
convol.exit:13  %p_3_i = select i1 %tmp_4, i11 %p_1_i, i11 %ret_V_2

ST_5: loc_V_1_trunc_i (77)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19
convol.exit:14  %loc_V_1_trunc_i = sext i11 %p_3_i to i16

ST_5: tmp_i_9 (78)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:162->matchedRee/matchFilter.cpp:19
convol.exit:15  %tmp_i_9 = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %p_2_i, i16 %loc_V_1_trunc_i)

ST_5: p_Result_s (79)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19
convol.exit:16  %p_Result_s = sext i27 %tmp_i_9 to i32

ST_5: StgValue_73 (80)  [2/2] 0.00ns  loc: matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19
convol.exit:17  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_data_V, i1* %out_last_V, i32 %p_Result_s, i1 %out_last_V_1)


 <State 6>: 4.34ns
ST_6: p_Val2_2 (54)  [1/2] 2.66ns  loc: matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:19
:1  %p_Val2_2 = load i32* %buffIn_data_V_addr_3, align 4

ST_6: tmp_1 (55)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:19
:2  %tmp_1 = call i11 @_ssdm_op_PartSelect.i11.i32.i32.i32(i32 %p_Val2_2, i32 16, i32 26)

ST_6: p_Val2_3 (56)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:19
:3  %p_Val2_3 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_1, i5 0)

ST_6: tmp_6 (57)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:19
:4  %tmp_6 = trunc i32 %p_Val2_2 to i11

ST_6: p_Val2_4 (58)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:158->matchedRee/matchFilter.cpp:19
:5  %p_Val2_4 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_6, i5 0)

ST_6: tempI_V (59)  [1/1] 1.68ns  loc: matchedRee/matchFilter.h:159->matchedRee/matchFilter.cpp:19
:6  %tempI_V = add i16 %p_Val2_s, %p_Val2_3

ST_6: tempQ_V (60)  [1/1] 1.68ns  loc: matchedRee/matchFilter.h:160->matchedRee/matchFilter.cpp:19
:7  %tempQ_V = add i16 %p_Val2_1, %p_Val2_4

ST_6: StgValue_81 (61)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:156->matchedRee/matchFilter.cpp:19
:8  br label %2


 <State 7>: 0.00ns
ST_7: StgValue_82 (80)  [1/2] 0.00ns  loc: matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19
convol.exit:17  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_data_V, i1* %out_last_V, i32 %p_Result_s, i1 %out_last_V_1)

ST_7: StgValue_83 (81)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:20
convol.exit:18  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8           (specbitsmap      ) [ 00000000]
StgValue_9           (specbitsmap      ) [ 00000000]
StgValue_10          (specbitsmap      ) [ 00000000]
StgValue_11          (specbitsmap      ) [ 00000000]
StgValue_12          (spectopmodule    ) [ 00000000]
buffIn_data_V        (alloca           ) [ 00111110]
buffIn_last_V        (alloca           ) [ 00111000]
StgValue_15          (specinterface    ) [ 00000000]
StgValue_16          (specinterface    ) [ 00000000]
StgValue_17          (specinterface    ) [ 00000000]
StgValue_18          (br               ) [ 01110000]
a                    (phi              ) [ 00100000]
a_cast2              (zext             ) [ 00010000]
tmp                  (icmp             ) [ 00110000]
empty                (speclooptripcount) [ 00000000]
StgValue_23          (br               ) [ 00000000]
a_1                  (add              ) [ 01110000]
a_1_cast             (zext             ) [ 00000000]
buffIn_data_V_addr_1 (getelementptr    ) [ 00010000]
buffIn_last_V_addr_1 (getelementptr    ) [ 00010000]
buffIn_data_V_load   (load             ) [ 00000000]
buffIn_data_V_addr_2 (getelementptr    ) [ 00000000]
StgValue_33          (store            ) [ 00000000]
buffIn_last_V_load   (load             ) [ 00000000]
buffIn_last_V_addr_2 (getelementptr    ) [ 00000000]
StgValue_36          (store            ) [ 00000000]
StgValue_37          (br               ) [ 01110000]
empty_7              (read             ) [ 00000000]
in_data_V_tmp        (extractvalue     ) [ 00000000]
out_last_V_1         (extractvalue     ) [ 00000111]
buffIn_data_V_addr   (getelementptr    ) [ 00000000]
StgValue_42          (store            ) [ 00000000]
buffIn_last_V_addr   (getelementptr    ) [ 00000000]
StgValue_44          (store            ) [ 00000000]
StgValue_45          (br               ) [ 00001110]
p_Val2_1             (phi              ) [ 00000110]
p_Val2_s             (phi              ) [ 00000110]
b_i                  (phi              ) [ 00000100]
b_i_cast1            (zext             ) [ 00000000]
exitcond_i           (icmp             ) [ 00000110]
empty_8              (speclooptripcount) [ 00000000]
b                    (add              ) [ 00001110]
StgValue_53          (br               ) [ 00000000]
buffIn_data_V_addr_3 (getelementptr    ) [ 00000010]
ret_V                (partselect       ) [ 00000000]
tmp_2                (bitselect        ) [ 00000000]
tmp_3                (trunc            ) [ 00000000]
tmp_8_i              (icmp             ) [ 00000000]
ret_V_1              (add              ) [ 00000000]
p_i                  (select           ) [ 00000000]
p_2_i                (select           ) [ 00000000]
ret_V_2              (partselect       ) [ 00000000]
tmp_4                (bitselect        ) [ 00000000]
tmp_5                (trunc            ) [ 00000000]
tmp_i                (icmp             ) [ 00000000]
ret_V_3              (add              ) [ 00000000]
p_1_i                (select           ) [ 00000000]
p_3_i                (select           ) [ 00000000]
loc_V_1_trunc_i      (sext             ) [ 00000000]
tmp_i_9              (bitconcatenate   ) [ 00000000]
p_Result_s           (sext             ) [ 00000001]
p_Val2_2             (load             ) [ 00000000]
tmp_1                (partselect       ) [ 00000000]
p_Val2_3             (bitconcatenate   ) [ 00000000]
tmp_6                (trunc            ) [ 00000000]
p_Val2_4             (bitconcatenate   ) [ 00000000]
tempI_V              (add              ) [ 00001110]
tempQ_V              (add              ) [ 00001110]
StgValue_81          (br               ) [ 00001110]
StgValue_82          (write            ) [ 00000000]
StgValue_83          (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matchFilter_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i11.i16"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i11.i5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="buffIn_data_V_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffIn_data_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="buffIn_last_V_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffIn_last_V/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="33" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_7/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="0" index="3" bw="27" slack="0"/>
<pin id="93" dir="0" index="4" bw="1" slack="1"/>
<pin id="94" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_73/5 "/>
</bind>
</comp>

<comp id="98" class="1004" name="buffIn_data_V_addr_1_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="7" slack="0"/>
<pin id="102" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffIn_data_V_addr_1/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="7" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="buffIn_data_V_load/2 StgValue_33/3 StgValue_42/4 p_Val2_2/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="buffIn_last_V_addr_1_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="7" slack="0"/>
<pin id="113" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffIn_last_V_addr_1/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buffIn_last_V_load/2 StgValue_36/3 StgValue_44/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="buffIn_data_V_addr_2_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="7" slack="1"/>
<pin id="124" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffIn_data_V_addr_2/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="buffIn_last_V_addr_2_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="7" slack="1"/>
<pin id="132" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffIn_last_V_addr_2/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="buffIn_data_V_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffIn_data_V_addr/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="buffIn_last_V_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffIn_last_V_addr/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="buffIn_data_V_addr_3_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="8" slack="0"/>
<pin id="156" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffIn_data_V_addr_3/5 "/>
</bind>
</comp>

<comp id="159" class="1005" name="a_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="1"/>
<pin id="161" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="a (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="a_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="0"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="1" slack="1"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="170" class="1005" name="p_Val2_1_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="1"/>
<pin id="172" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_Val2_1_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="16" slack="1"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_1/5 "/>
</bind>
</comp>

<comp id="182" class="1005" name="p_Val2_s_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="1"/>
<pin id="184" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_Val2_s_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="16" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="194" class="1005" name="b_i_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="1"/>
<pin id="196" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_i (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="b_i_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="8" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_i/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="a_cast2_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="7" slack="0"/>
<pin id="207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a_cast2/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="0"/>
<pin id="211" dir="0" index="1" bw="7" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="a_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_1/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="a_1_cast_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="0"/>
<pin id="223" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a_1_cast/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="in_data_V_tmp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="33" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_data_V_tmp/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="out_last_V_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="33" slack="0"/>
<pin id="234" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="out_last_V_1/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="b_i_cast1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="b_i_cast1/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="exitcond_i_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="b_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="ret_V_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="11" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="0"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="0" index="3" bw="5" slack="0"/>
<pin id="259" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="0"/>
<pin id="267" dir="0" index="2" bw="5" slack="0"/>
<pin id="268" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_3_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_8_i_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="0"/>
<pin id="278" dir="0" index="1" bw="5" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8_i/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="ret_V_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="11" slack="0"/>
<pin id="285" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_i_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="11" slack="0"/>
<pin id="291" dir="0" index="2" bw="11" slack="0"/>
<pin id="292" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_2_i_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="11" slack="0"/>
<pin id="299" dir="0" index="2" bw="11" slack="0"/>
<pin id="300" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_2_i/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="ret_V_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="11" slack="0"/>
<pin id="306" dir="0" index="1" bw="16" slack="0"/>
<pin id="307" dir="0" index="2" bw="4" slack="0"/>
<pin id="308" dir="0" index="3" bw="5" slack="0"/>
<pin id="309" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_2/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_4_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="0"/>
<pin id="317" dir="0" index="2" bw="5" slack="0"/>
<pin id="318" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_5_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="0"/>
<pin id="324" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_i_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="0"/>
<pin id="328" dir="0" index="1" bw="5" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="ret_V_3_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="11" slack="0"/>
<pin id="335" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_1_i_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="11" slack="0"/>
<pin id="341" dir="0" index="2" bw="11" slack="0"/>
<pin id="342" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1_i/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_3_i_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="11" slack="0"/>
<pin id="349" dir="0" index="2" bw="11" slack="0"/>
<pin id="350" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_3_i/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="loc_V_1_trunc_i_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="11" slack="0"/>
<pin id="356" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="loc_V_1_trunc_i/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_i_9_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="27" slack="0"/>
<pin id="360" dir="0" index="1" bw="11" slack="0"/>
<pin id="361" dir="0" index="2" bw="11" slack="0"/>
<pin id="362" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i_9/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_Result_s_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="27" slack="0"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="11" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="0" index="2" bw="6" slack="0"/>
<pin id="375" dir="0" index="3" bw="6" slack="0"/>
<pin id="376" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="p_Val2_3_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="0"/>
<pin id="383" dir="0" index="1" bw="11" slack="0"/>
<pin id="384" dir="0" index="2" bw="1" slack="0"/>
<pin id="385" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_3/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_6_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_Val2_4_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="0"/>
<pin id="395" dir="0" index="1" bw="11" slack="0"/>
<pin id="396" dir="0" index="2" bw="1" slack="0"/>
<pin id="397" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_4/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tempI_V_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="16" slack="1"/>
<pin id="403" dir="0" index="1" bw="16" slack="0"/>
<pin id="404" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempI_V/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tempQ_V_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="1"/>
<pin id="409" dir="0" index="1" bw="16" slack="0"/>
<pin id="410" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempQ_V/6 "/>
</bind>
</comp>

<comp id="413" class="1005" name="a_cast2_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="1"/>
<pin id="415" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_cast2 "/>
</bind>
</comp>

<comp id="422" class="1005" name="a_1_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="7" slack="0"/>
<pin id="424" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="a_1 "/>
</bind>
</comp>

<comp id="427" class="1005" name="buffIn_data_V_addr_1_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="7" slack="1"/>
<pin id="429" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buffIn_data_V_addr_1 "/>
</bind>
</comp>

<comp id="432" class="1005" name="buffIn_last_V_addr_1_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="7" slack="1"/>
<pin id="434" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buffIn_last_V_addr_1 "/>
</bind>
</comp>

<comp id="437" class="1005" name="out_last_V_1_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="1"/>
<pin id="439" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_last_V_1 "/>
</bind>
</comp>

<comp id="445" class="1005" name="b_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="0"/>
<pin id="447" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

<comp id="450" class="1005" name="buffIn_data_V_addr_3_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="7" slack="1"/>
<pin id="452" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buffIn_data_V_addr_3 "/>
</bind>
</comp>

<comp id="455" class="1005" name="p_Result_s_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="1"/>
<pin id="457" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="460" class="1005" name="tempI_V_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="1"/>
<pin id="462" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tempI_V "/>
</bind>
</comp>

<comp id="465" class="1005" name="tempQ_V_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="1"/>
<pin id="467" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tempQ_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="36" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="95"><net_src comp="62" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="98" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="109" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="126"><net_src comp="104" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="127"><net_src comp="120" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="134"><net_src comp="115" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="151"><net_src comp="144" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="158"><net_src comp="152" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="173"><net_src comp="38" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="174" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="185"><net_src comp="38" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="186" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="197"><net_src comp="40" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="163" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="163" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="30" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="163" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="28" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="215" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="230"><net_src comp="80" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="235"><net_src comp="80" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="240"><net_src comp="198" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="246"><net_src comp="198" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="42" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="198" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="46" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="48" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="186" pin="4"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="50" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="52" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="269"><net_src comp="54" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="186" pin="4"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="52" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="275"><net_src comp="186" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="56" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="58" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="254" pin="4"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="276" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="254" pin="4"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="282" pin="2"/><net_sink comp="288" pin=2"/></net>

<net id="301"><net_src comp="264" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="288" pin="3"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="254" pin="4"/><net_sink comp="296" pin=2"/></net>

<net id="310"><net_src comp="48" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="174" pin="4"/><net_sink comp="304" pin=1"/></net>

<net id="312"><net_src comp="50" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="313"><net_src comp="52" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="319"><net_src comp="54" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="174" pin="4"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="52" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="325"><net_src comp="174" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="56" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="58" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="304" pin="4"/><net_sink comp="332" pin=1"/></net>

<net id="343"><net_src comp="326" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="304" pin="4"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="332" pin="2"/><net_sink comp="338" pin=2"/></net>

<net id="351"><net_src comp="314" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="338" pin="3"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="304" pin="4"/><net_sink comp="346" pin=2"/></net>

<net id="357"><net_src comp="346" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="60" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="296" pin="3"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="354" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="358" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="88" pin=3"/></net>

<net id="377"><net_src comp="64" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="104" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="66" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="68" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="386"><net_src comp="70" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="371" pin="4"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="56" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="392"><net_src comp="104" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="70" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="389" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="56" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="405"><net_src comp="182" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="381" pin="3"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="170" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="393" pin="3"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="205" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="425"><net_src comp="215" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="430"><net_src comp="98" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="435"><net_src comp="109" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="440"><net_src comp="232" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="88" pin=4"/></net>

<net id="448"><net_src comp="248" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="453"><net_src comp="152" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="458"><net_src comp="366" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="88" pin=3"/></net>

<net id="463"><net_src comp="401" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="468"><net_src comp="407" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="174" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data_V | {7 }
	Port: out_last_V | {7 }
 - Input state : 
	Port: matchFilter : in_data_V | {2 }
	Port: matchFilter : in_last_V | {2 }
  - Chain level:
	State 1
	State 2
		a_cast2 : 1
		tmp : 1
		StgValue_23 : 2
		a_1 : 1
		a_1_cast : 2
		buffIn_data_V_addr_1 : 3
		buffIn_data_V_load : 4
		buffIn_last_V_addr_1 : 3
		buffIn_last_V_load : 4
	State 3
		StgValue_33 : 1
		StgValue_36 : 1
	State 4
		StgValue_42 : 1
		StgValue_44 : 1
	State 5
		b_i_cast1 : 1
		exitcond_i : 1
		b : 1
		StgValue_53 : 2
		buffIn_data_V_addr_3 : 2
		p_Val2_2 : 3
		ret_V : 1
		tmp_2 : 1
		tmp_3 : 1
		tmp_8_i : 2
		ret_V_1 : 2
		p_i : 3
		p_2_i : 4
		ret_V_2 : 1
		tmp_4 : 1
		tmp_5 : 1
		tmp_i : 2
		ret_V_3 : 2
		p_1_i : 3
		p_3_i : 4
		loc_V_1_trunc_i : 5
		tmp_i_9 : 6
		p_Result_s : 7
		StgValue_73 : 8
	State 6
		tmp_1 : 1
		p_Val2_3 : 2
		tmp_6 : 1
		p_Val2_4 : 2
		tempI_V : 3
		tempQ_V : 3
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |       a_1_fu_215       |    26   |    12   |
|          |        b_fu_248        |    29   |    13   |
|    add   |     ret_V_1_fu_282     |    38   |    16   |
|          |     ret_V_3_fu_332     |    38   |    16   |
|          |     tempI_V_fu_401     |    53   |    21   |
|          |     tempQ_V_fu_407     |    53   |    21   |
|----------|------------------------|---------|---------|
|          |       p_i_fu_288       |    0    |    11   |
|  select  |      p_2_i_fu_296      |    0    |    11   |
|          |      p_1_i_fu_338      |    0    |    11   |
|          |      p_3_i_fu_346      |    0    |    11   |
|----------|------------------------|---------|---------|
|          |       tmp_fu_209       |    0    |    4    |
|   icmp   |    exitcond_i_fu_242   |    0    |    4    |
|          |     tmp_8_i_fu_276     |    0    |    2    |
|          |      tmp_i_fu_326      |    0    |    2    |
|----------|------------------------|---------|---------|
|   read   |     grp_read_fu_80     |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |     grp_write_fu_88    |    0    |    0    |
|----------|------------------------|---------|---------|
|          |     a_cast2_fu_205     |    0    |    0    |
|   zext   |     a_1_cast_fu_221    |    0    |    0    |
|          |    b_i_cast1_fu_237    |    0    |    0    |
|----------|------------------------|---------|---------|
|extractvalue|  in_data_V_tmp_fu_227  |    0    |    0    |
|          |   out_last_V_1_fu_232  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      ret_V_fu_254      |    0    |    0    |
|partselect|     ret_V_2_fu_304     |    0    |    0    |
|          |      tmp_1_fu_371      |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|      tmp_2_fu_264      |    0    |    0    |
|          |      tmp_4_fu_314      |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      tmp_3_fu_272      |    0    |    0    |
|   trunc  |      tmp_5_fu_322      |    0    |    0    |
|          |      tmp_6_fu_389      |    0    |    0    |
|----------|------------------------|---------|---------|
|   sext   | loc_V_1_trunc_i_fu_354 |    0    |    0    |
|          |    p_Result_s_fu_366   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |     tmp_i_9_fu_358     |    0    |    0    |
|bitconcatenate|     p_Val2_3_fu_381    |    0    |    0    |
|          |     p_Val2_4_fu_393    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |   237   |   155   |
|----------|------------------------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|buffIn_data_V|    1   |    0   |    0   |
|buffIn_last_V|    0   |    2   |    2   |
+-------------+--------+--------+--------+
|    Total    |    1   |    2   |    2   |
+-------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|         a_1_reg_422        |    7   |
|       a_cast2_reg_413      |   32   |
|          a_reg_159         |    7   |
|         b_i_reg_194        |    8   |
|          b_reg_445         |    8   |
|buffIn_data_V_addr_1_reg_427|    7   |
|buffIn_data_V_addr_3_reg_450|    7   |
|buffIn_last_V_addr_1_reg_432|    7   |
|    out_last_V_1_reg_437    |    1   |
|     p_Result_s_reg_455     |   32   |
|      p_Val2_1_reg_170      |   16   |
|      p_Val2_s_reg_182      |   16   |
|       tempI_V_reg_460      |   16   |
|       tempQ_V_reg_465      |   16   |
+----------------------------+--------+
|            Total           |   180  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_88  |  p3  |   2  |  27  |   54   ||    9    |
| grp_access_fu_104 |  p0  |   6  |   7  |   42   ||    33   |
| grp_access_fu_104 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_115 |  p0  |   4  |   7  |   28   ||    21   |
| grp_access_fu_115 |  p1  |   2  |   1  |    2   ||    9    |
|  p_Val2_1_reg_170 |  p0  |   2  |  16  |   32   ||    9    |
|  p_Val2_s_reg_182 |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   254  ||  7.896  ||    99   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |   237  |   155  |
|   Memory  |    1   |    -   |    2   |    2   |
|Multiplexer|    -   |    7   |    -   |   99   |
|  Register |    -   |    -   |   180  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    7   |   419  |   256  |
+-----------+--------+--------+--------+--------+
