# compile vhdl design source files
vhdl xil_defaultlib  "../../../../ch4/exercise_1_a.vhdl"

# Do not sort compile order
nosort
