Release 7.1i - xst H.38
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.27 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.27 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: sr_latch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sr_latch.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sr_latch"
Output Format                      : NGC
Target Device                      : xc3s400-4-pq208

---- Source Options
Top Module Name                    : sr_latch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : sr_latch.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_VHDL/sr_latch.vhd" in Library work.
Architecture behav of Entity sr_latch is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sr_latch> (Architecture <behav>).
Entity <sr_latch> analyzed. Unit <sr_latch> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sr_latch>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_VHDL/sr_latch.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <Q_bar_temp>.
WARNING:Xst:737 - Found 1-bit latch for signal <Q_temp>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0003> created at line 42.
    Found 1-bit 4-to-1 multiplexer for signal <$n0004> created at line 42.
    Found 1-bit 4-to-1 multiplexer for signal <$n0005>.
    Summary:
	inferred   3 Multiplexer(s).
Unit <sr_latch> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                          : 2
 1-bit latch                       : 2
# Multiplexers                     : 3
 1-bit 4-to-1 multiplexer          : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sr_latch> ...
Loading device for application Rf_Device from file '3s400.nph' in environment C:/Program Files/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sr_latch, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : sr_latch.ngr
Top Level Output File Name         : sr_latch
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 4

Macro Statistics :
# Multiplexers                     : 3
#      1-bit 4-to-1 multiplexer    : 3

Cell Usage :
# BELS                             : 6
#      INV                         : 1
#      LUT2                        : 2
#      LUT3                        : 2
#      VCC                         : 1
# FlipFlops/Latches                : 2
#      LDC_1                       : 1
#      LDCP_1                      : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 1
#      OBUF                        : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-4 

 Number of Slices:                       3  out of   3584     0%  
 Number of Slice Flip Flops:             2  out of   7168     0%  
 Number of 4 input LUTs:                 4  out of   7168     0%  
 Number of bonded IOBs:                  4  out of    141     2%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
R                                  | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 2.691ns
   Maximum output required time after clock: 8.498ns
   Maximum combinational path delay: 9.077ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'R'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              2.691ns (Levels of Logic = 2)
  Source:            S (PAD)
  Destination:       Q_bar_temp (LATCH)
  Destination Clock: R rising

  Data Path: S to Q_bar_temp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.821   1.116  S_IBUF (S_IBUF)
     LUT2:I1->O            2   0.551   0.000  Q_bar_temp__n00011 (Q_bar_temp__n0001)
     LDCP_1:D                  0.203          Q_bar_temp
    ----------------------------------------
    Total                      2.691ns (1.575ns logic, 1.116ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'R'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              8.498ns (Levels of Logic = 2)
  Source:            Q_temp (LATCH)
  Destination:       Q (PAD)
  Source Clock:      R rising

  Data Path: Q_temp to Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC_1:G->Q            1   0.633   0.869  Q_temp (Q_temp)
     LUT3:I2->O            1   0.551   0.801  Q1 (Q_OBUF)
     OBUF:I->O                 5.644          Q_OBUF (Q)
    ----------------------------------------
    Total                      8.498ns (6.828ns logic, 1.670ns route)
                                       (80.3% logic, 19.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               9.077ns (Levels of Logic = 3)
  Source:            S (PAD)
  Destination:       Q (PAD)

  Data Path: S to Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.821   1.260  S_IBUF (S_IBUF)
     LUT3:I0->O            1   0.551   0.801  Q1 (Q_OBUF)
     OBUF:I->O                 5.644          Q_OBUF (Q)
    ----------------------------------------
    Total                      9.077ns (7.016ns logic, 2.061ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
CPU : 3.91 / 4.20 s | Elapsed : 4.00 / 4.00 s
 
--> 

Total memory usage is 101704 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

