#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001b389355b70 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v000001b389447d60_0 .net "PC", 31 0, v000001b38943d470_0;  1 drivers
v000001b389447e00_0 .var "clk", 0 0;
v000001b389446a00_0 .net "clkout", 0 0, L_000001b38934d910;  1 drivers
v000001b389446fa0_0 .net "cycles_consumed", 31 0, v000001b389444aa0_0;  1 drivers
v000001b389447040_0 .net "regs0", 31 0, L_000001b38934cdb0;  1 drivers
v000001b389447720_0 .net "regs1", 31 0, L_000001b38934d9f0;  1 drivers
v000001b389447ea0_0 .net "regs2", 31 0, L_000001b38934d1a0;  1 drivers
v000001b389447f40_0 .net "regs3", 31 0, L_000001b38934ce90;  1 drivers
v000001b3894470e0_0 .net "regs4", 31 0, L_000001b38934d4b0;  1 drivers
v000001b389446f00_0 .net "regs5", 31 0, L_000001b38934cf00;  1 drivers
v000001b3894477c0_0 .var "rst", 0 0;
S_000001b3892d2440 .scope module, "cpu" "processor" 2 35, 3 4 0, S_000001b389355b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001b389358d30 .param/l "RType" 0 4 2, C4<000000>;
P_000001b389358d68 .param/l "add" 0 4 5, C4<100000>;
P_000001b389358da0 .param/l "addi" 0 4 8, C4<001000>;
P_000001b389358dd8 .param/l "addu" 0 4 5, C4<100001>;
P_000001b389358e10 .param/l "and_" 0 4 5, C4<100100>;
P_000001b389358e48 .param/l "andi" 0 4 8, C4<001100>;
P_000001b389358e80 .param/l "beq" 0 4 10, C4<000100>;
P_000001b389358eb8 .param/l "bne" 0 4 10, C4<000101>;
P_000001b389358ef0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001b389358f28 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b389358f60 .param/l "j" 0 4 12, C4<000010>;
P_000001b389358f98 .param/l "jal" 0 4 12, C4<000011>;
P_000001b389358fd0 .param/l "jr" 0 4 6, C4<001000>;
P_000001b389359008 .param/l "lw" 0 4 8, C4<100011>;
P_000001b389359040 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b389359078 .param/l "or_" 0 4 5, C4<100101>;
P_000001b3893590b0 .param/l "ori" 0 4 8, C4<001101>;
P_000001b3893590e8 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b389359120 .param/l "sll" 0 4 6, C4<000000>;
P_000001b389359158 .param/l "slt" 0 4 5, C4<101010>;
P_000001b389359190 .param/l "slti" 0 4 8, C4<101010>;
P_000001b3893591c8 .param/l "srl" 0 4 6, C4<000010>;
P_000001b389359200 .param/l "sub" 0 4 5, C4<100010>;
P_000001b389359238 .param/l "subu" 0 4 5, C4<100011>;
P_000001b389359270 .param/l "sw" 0 4 8, C4<101011>;
P_000001b3893592a8 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b3893592e0 .param/l "xori" 0 4 8, C4<001110>;
L_000001b38934d8a0 .functor NOT 1, v000001b3894477c0_0, C4<0>, C4<0>, C4<0>;
L_000001b38934d3d0 .functor NOT 1, v000001b3894477c0_0, C4<0>, C4<0>, C4<0>;
L_000001b38934d130 .functor NOT 1, v000001b3894477c0_0, C4<0>, C4<0>, C4<0>;
L_000001b38934d050 .functor NOT 1, v000001b3894477c0_0, C4<0>, C4<0>, C4<0>;
L_000001b38934d520 .functor NOT 1, v000001b3894477c0_0, C4<0>, C4<0>, C4<0>;
L_000001b38934d440 .functor NOT 1, v000001b3894477c0_0, C4<0>, C4<0>, C4<0>;
L_000001b38934cc60 .functor NOT 1, v000001b3894477c0_0, C4<0>, C4<0>, C4<0>;
L_000001b38934cbf0 .functor NOT 1, v000001b3894477c0_0, C4<0>, C4<0>, C4<0>;
L_000001b38934d910 .functor OR 1, v000001b389447e00_0, v000001b38933d540_0, C4<0>, C4<0>;
L_000001b38934d280 .functor OR 1, L_000001b389447360, L_000001b389447400, C4<0>, C4<0>;
L_000001b38934d7c0 .functor AND 1, L_000001b3894a1cf0, L_000001b3894a1070, C4<1>, C4<1>;
L_000001b38934d980 .functor NOT 1, v000001b3894477c0_0, C4<0>, C4<0>, C4<0>;
L_000001b38934d590 .functor OR 1, L_000001b3894a08f0, L_000001b3894a2330, C4<0>, C4<0>;
L_000001b38934d210 .functor OR 1, L_000001b38934d590, L_000001b3894a1bb0, C4<0>, C4<0>;
L_000001b38934da60 .functor OR 1, L_000001b3894a1390, L_000001b3894a2510, C4<0>, C4<0>;
L_000001b38934cb80 .functor AND 1, L_000001b3894a20b0, L_000001b38934da60, C4<1>, C4<1>;
L_000001b38934d670 .functor OR 1, L_000001b3894a21f0, L_000001b3894a2290, C4<0>, C4<0>;
L_000001b38934d6e0 .functor AND 1, L_000001b3894a2150, L_000001b38934d670, C4<1>, C4<1>;
v000001b38943d5b0_0 .net "ALUOp", 3 0, v000001b38933dd60_0;  1 drivers
v000001b38943c750_0 .net "ALUResult", 31 0, v000001b38936ca70_0;  1 drivers
v000001b38943c250_0 .net "ALUSrc", 0 0, v000001b38933d4a0_0;  1 drivers
v000001b38943d010_0 .net "ALUin2", 31 0, L_000001b3894a1c50;  1 drivers
v000001b38943ced0_0 .net "MemReadEn", 0 0, v000001b38933db80_0;  1 drivers
v000001b38943c430_0 .net "MemWriteEn", 0 0, v000001b38933dc20_0;  1 drivers
v000001b38943c570_0 .net "MemtoReg", 0 0, v000001b38933e4e0_0;  1 drivers
v000001b38943cd90_0 .net "PC", 31 0, v000001b38943d470_0;  alias, 1 drivers
v000001b38943dbf0_0 .net "PCPlus1", 31 0, L_000001b3894475e0;  1 drivers
v000001b38943c110_0 .net "PCsrc", 1 0, v000001b38936cbb0_0;  1 drivers
v000001b38943cc50_0 .net "RegDst", 0 0, v000001b38933e300_0;  1 drivers
v000001b38943d970_0 .net "RegWriteEn", 0 0, v000001b38933e3a0_0;  1 drivers
v000001b38943c610_0 .net "WriteRegister", 4 0, L_000001b3894a1750;  1 drivers
v000001b38943c7f0_0 .net *"_ivl_0", 0 0, L_000001b38934d8a0;  1 drivers
L_000001b3894488d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b38943dab0_0 .net/2u *"_ivl_10", 4 0, L_000001b3894488d0;  1 drivers
L_000001b389448cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b38943dc90_0 .net *"_ivl_101", 15 0, L_000001b389448cc0;  1 drivers
v000001b38943de70_0 .net *"_ivl_102", 31 0, L_000001b3894a1570;  1 drivers
L_000001b389448d08 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b38943d290_0 .net *"_ivl_105", 25 0, L_000001b389448d08;  1 drivers
L_000001b389448d50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b38943d330_0 .net/2u *"_ivl_106", 31 0, L_000001b389448d50;  1 drivers
v000001b38943db50_0 .net *"_ivl_108", 0 0, L_000001b3894a1cf0;  1 drivers
L_000001b389448d98 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001b38943d510_0 .net/2u *"_ivl_110", 5 0, L_000001b389448d98;  1 drivers
v000001b38943ce30_0 .net *"_ivl_112", 0 0, L_000001b3894a1070;  1 drivers
v000001b38943dd30_0 .net *"_ivl_115", 0 0, L_000001b38934d7c0;  1 drivers
v000001b38943df10_0 .net *"_ivl_116", 47 0, L_000001b3894a2790;  1 drivers
L_000001b389448de0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b38943d1f0_0 .net *"_ivl_119", 15 0, L_000001b389448de0;  1 drivers
L_000001b389448918 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b38943c2f0_0 .net/2u *"_ivl_12", 5 0, L_000001b389448918;  1 drivers
v000001b38943c070_0 .net *"_ivl_120", 47 0, L_000001b3894a0f30;  1 drivers
L_000001b389448e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b38943c1b0_0 .net *"_ivl_123", 15 0, L_000001b389448e28;  1 drivers
v000001b38943c390_0 .net *"_ivl_125", 0 0, L_000001b3894a0d50;  1 drivers
v000001b38943c4d0_0 .net *"_ivl_126", 31 0, L_000001b3894a1110;  1 drivers
v000001b38943c930_0 .net *"_ivl_128", 47 0, L_000001b3894a1a70;  1 drivers
v000001b38943cf70_0 .net *"_ivl_130", 47 0, L_000001b3894a25b0;  1 drivers
v000001b38943d790_0 .net *"_ivl_132", 47 0, L_000001b3894a1430;  1 drivers
v000001b38943d0b0_0 .net *"_ivl_134", 47 0, L_000001b3894a1d90;  1 drivers
L_000001b389448e70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b38943c9d0_0 .net/2u *"_ivl_138", 1 0, L_000001b389448e70;  1 drivers
v000001b38943ca70_0 .net *"_ivl_14", 0 0, L_000001b389447540;  1 drivers
v000001b38943cb10_0 .net *"_ivl_140", 0 0, L_000001b3894a1930;  1 drivers
L_000001b389448eb8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001b38943cbb0_0 .net/2u *"_ivl_142", 1 0, L_000001b389448eb8;  1 drivers
v000001b38943d830_0 .net *"_ivl_144", 0 0, L_000001b3894a17f0;  1 drivers
L_000001b389448f00 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001b38943ccf0_0 .net/2u *"_ivl_146", 1 0, L_000001b389448f00;  1 drivers
v000001b38943d150_0 .net *"_ivl_148", 0 0, L_000001b3894a19d0;  1 drivers
L_000001b389448f48 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001b38943d8d0_0 .net/2u *"_ivl_150", 31 0, L_000001b389448f48;  1 drivers
L_000001b389448f90 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001b38943da10_0 .net/2u *"_ivl_152", 31 0, L_000001b389448f90;  1 drivers
v000001b389443350_0 .net *"_ivl_154", 31 0, L_000001b3894a2650;  1 drivers
v000001b389442810_0 .net *"_ivl_156", 31 0, L_000001b3894a1890;  1 drivers
L_000001b389448960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001b3894437b0_0 .net/2u *"_ivl_16", 4 0, L_000001b389448960;  1 drivers
v000001b389442b30_0 .net *"_ivl_160", 0 0, L_000001b38934d980;  1 drivers
L_000001b389449020 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b389443f30_0 .net/2u *"_ivl_162", 31 0, L_000001b389449020;  1 drivers
L_000001b3894490f8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001b389443170_0 .net/2u *"_ivl_166", 5 0, L_000001b3894490f8;  1 drivers
v000001b389442bd0_0 .net *"_ivl_168", 0 0, L_000001b3894a08f0;  1 drivers
L_000001b389449140 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001b389443a30_0 .net/2u *"_ivl_170", 5 0, L_000001b389449140;  1 drivers
v000001b389443530_0 .net *"_ivl_172", 0 0, L_000001b3894a2330;  1 drivers
v000001b3894428b0_0 .net *"_ivl_175", 0 0, L_000001b38934d590;  1 drivers
L_000001b389449188 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001b389442090_0 .net/2u *"_ivl_176", 5 0, L_000001b389449188;  1 drivers
v000001b389443c10_0 .net *"_ivl_178", 0 0, L_000001b3894a1bb0;  1 drivers
v000001b389442ef0_0 .net *"_ivl_181", 0 0, L_000001b38934d210;  1 drivers
L_000001b3894491d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b389442450_0 .net/2u *"_ivl_182", 15 0, L_000001b3894491d0;  1 drivers
v000001b389443cb0_0 .net *"_ivl_184", 31 0, L_000001b3894a23d0;  1 drivers
v000001b389442270_0 .net *"_ivl_187", 0 0, L_000001b3894a0990;  1 drivers
v000001b389442f90_0 .net *"_ivl_188", 15 0, L_000001b3894a16b0;  1 drivers
v000001b3894433f0_0 .net *"_ivl_19", 4 0, L_000001b3894484e0;  1 drivers
v000001b389443210_0 .net *"_ivl_190", 31 0, L_000001b3894a0b70;  1 drivers
v000001b3894432b0_0 .net *"_ivl_194", 31 0, L_000001b3894a1b10;  1 drivers
L_000001b389449218 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b389443850_0 .net *"_ivl_197", 25 0, L_000001b389449218;  1 drivers
L_000001b389449260 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b389443490_0 .net/2u *"_ivl_198", 31 0, L_000001b389449260;  1 drivers
L_000001b389448888 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b3894421d0_0 .net/2u *"_ivl_2", 5 0, L_000001b389448888;  1 drivers
v000001b389443ad0_0 .net *"_ivl_20", 4 0, L_000001b389448120;  1 drivers
v000001b389443030_0 .net *"_ivl_200", 0 0, L_000001b3894a20b0;  1 drivers
L_000001b3894492a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b3894424f0_0 .net/2u *"_ivl_202", 5 0, L_000001b3894492a8;  1 drivers
v000001b3894435d0_0 .net *"_ivl_204", 0 0, L_000001b3894a1390;  1 drivers
L_000001b3894492f0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b389442310_0 .net/2u *"_ivl_206", 5 0, L_000001b3894492f0;  1 drivers
v000001b389442c70_0 .net *"_ivl_208", 0 0, L_000001b3894a2510;  1 drivers
v000001b389442130_0 .net *"_ivl_211", 0 0, L_000001b38934da60;  1 drivers
v000001b3894430d0_0 .net *"_ivl_213", 0 0, L_000001b38934cb80;  1 drivers
L_000001b389449338 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b389442d10_0 .net/2u *"_ivl_214", 5 0, L_000001b389449338;  1 drivers
v000001b389443d50_0 .net *"_ivl_216", 0 0, L_000001b3894a1f70;  1 drivers
L_000001b389449380 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b389443670_0 .net/2u *"_ivl_218", 31 0, L_000001b389449380;  1 drivers
v000001b389442590_0 .net *"_ivl_220", 31 0, L_000001b3894a0cb0;  1 drivers
v000001b389443710_0 .net *"_ivl_224", 31 0, L_000001b3894a0c10;  1 drivers
L_000001b3894493c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3894438f0_0 .net *"_ivl_227", 25 0, L_000001b3894493c8;  1 drivers
L_000001b389449410 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3894429f0_0 .net/2u *"_ivl_228", 31 0, L_000001b389449410;  1 drivers
v000001b389443df0_0 .net *"_ivl_230", 0 0, L_000001b3894a2150;  1 drivers
L_000001b389449458 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b389443990_0 .net/2u *"_ivl_232", 5 0, L_000001b389449458;  1 drivers
v000001b389442db0_0 .net *"_ivl_234", 0 0, L_000001b3894a21f0;  1 drivers
L_000001b3894494a0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b389443b70_0 .net/2u *"_ivl_236", 5 0, L_000001b3894494a0;  1 drivers
v000001b389443e90_0 .net *"_ivl_238", 0 0, L_000001b3894a2290;  1 drivers
v000001b3894423b0_0 .net *"_ivl_24", 0 0, L_000001b38934d130;  1 drivers
v000001b389442950_0 .net *"_ivl_241", 0 0, L_000001b38934d670;  1 drivers
v000001b389442630_0 .net *"_ivl_243", 0 0, L_000001b38934d6e0;  1 drivers
L_000001b3894494e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b3894426d0_0 .net/2u *"_ivl_244", 5 0, L_000001b3894494e8;  1 drivers
v000001b389442770_0 .net *"_ivl_246", 0 0, L_000001b3894a0a30;  1 drivers
v000001b389442a90_0 .net *"_ivl_248", 31 0, L_000001b3894a0ad0;  1 drivers
L_000001b3894489a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b389442e50_0 .net/2u *"_ivl_26", 4 0, L_000001b3894489a8;  1 drivers
v000001b389444f00_0 .net *"_ivl_29", 4 0, L_000001b3894481c0;  1 drivers
v000001b389444500_0 .net *"_ivl_32", 0 0, L_000001b38934d050;  1 drivers
L_000001b3894489f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b389445c20_0 .net/2u *"_ivl_34", 4 0, L_000001b3894489f0;  1 drivers
v000001b3894443c0_0 .net *"_ivl_37", 4 0, L_000001b389448260;  1 drivers
v000001b389444280_0 .net *"_ivl_40", 0 0, L_000001b38934d520;  1 drivers
L_000001b389448a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3894459a0_0 .net/2u *"_ivl_42", 15 0, L_000001b389448a38;  1 drivers
v000001b389445860_0 .net *"_ivl_45", 15 0, L_000001b389446dc0;  1 drivers
v000001b3894441e0_0 .net *"_ivl_48", 0 0, L_000001b38934d440;  1 drivers
v000001b389444b40_0 .net *"_ivl_5", 5 0, L_000001b3894468c0;  1 drivers
L_000001b389448a80 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3894450e0_0 .net/2u *"_ivl_50", 36 0, L_000001b389448a80;  1 drivers
L_000001b389448ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b389444460_0 .net/2u *"_ivl_52", 31 0, L_000001b389448ac8;  1 drivers
v000001b3894452c0_0 .net *"_ivl_55", 4 0, L_000001b389448760;  1 drivers
v000001b389445360_0 .net *"_ivl_56", 36 0, L_000001b389448580;  1 drivers
v000001b389445b80_0 .net *"_ivl_58", 36 0, L_000001b389447180;  1 drivers
v000001b389444820_0 .net *"_ivl_62", 0 0, L_000001b38934cc60;  1 drivers
L_000001b389448b10 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b389445ae0_0 .net/2u *"_ivl_64", 5 0, L_000001b389448b10;  1 drivers
v000001b389445cc0_0 .net *"_ivl_67", 5 0, L_000001b389446b40;  1 drivers
v000001b389445220_0 .net *"_ivl_70", 0 0, L_000001b38934cbf0;  1 drivers
L_000001b389448b58 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b389444320_0 .net/2u *"_ivl_72", 57 0, L_000001b389448b58;  1 drivers
L_000001b389448ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b389445ea0_0 .net/2u *"_ivl_74", 31 0, L_000001b389448ba0;  1 drivers
v000001b389445d60_0 .net *"_ivl_77", 25 0, L_000001b3894486c0;  1 drivers
v000001b3894457c0_0 .net *"_ivl_78", 57 0, L_000001b389446960;  1 drivers
v000001b3894440a0_0 .net *"_ivl_8", 0 0, L_000001b38934d3d0;  1 drivers
v000001b389445680_0 .net *"_ivl_80", 57 0, L_000001b389446d20;  1 drivers
L_000001b389448be8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b3894445a0_0 .net/2u *"_ivl_84", 31 0, L_000001b389448be8;  1 drivers
L_000001b389448c30 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b389444dc0_0 .net/2u *"_ivl_88", 5 0, L_000001b389448c30;  1 drivers
v000001b389444640_0 .net *"_ivl_90", 0 0, L_000001b389447360;  1 drivers
L_000001b389448c78 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b3894448c0_0 .net/2u *"_ivl_92", 5 0, L_000001b389448c78;  1 drivers
v000001b3894446e0_0 .net *"_ivl_94", 0 0, L_000001b389447400;  1 drivers
v000001b389445900_0 .net *"_ivl_97", 0 0, L_000001b38934d280;  1 drivers
v000001b389445540_0 .net *"_ivl_98", 47 0, L_000001b3894474a0;  1 drivers
v000001b389445a40_0 .net "adderResult", 31 0, L_000001b3894a11b0;  1 drivers
v000001b389445e00_0 .net "address", 31 0, L_000001b3894472c0;  1 drivers
v000001b389445f40_0 .net "clk", 0 0, L_000001b38934d910;  alias, 1 drivers
v000001b389444aa0_0 .var "cycles_consumed", 31 0;
o000001b3893f1888 .functor BUFZ 1, C4<z>; HiZ drive
v000001b389444780_0 .net "excep_flag", 0 0, o000001b3893f1888;  0 drivers
v000001b389444140_0 .net "extImm", 31 0, L_000001b3894a14d0;  1 drivers
v000001b389444960_0 .net "funct", 5 0, L_000001b389448620;  1 drivers
v000001b389445180_0 .net "hlt", 0 0, v000001b38933d540_0;  1 drivers
v000001b389444be0_0 .net "imm", 15 0, L_000001b3894483a0;  1 drivers
v000001b389444a00_0 .net "immediate", 31 0, L_000001b3894a2010;  1 drivers
v000001b389444c80_0 .net "input_clk", 0 0, v000001b389447e00_0;  1 drivers
v000001b389444d20_0 .net "instruction", 31 0, L_000001b3894a0df0;  1 drivers
v000001b389444e60_0 .net "memoryReadData", 31 0, v000001b38943d6f0_0;  1 drivers
v000001b389444fa0_0 .net "nextPC", 31 0, L_000001b3894a12f0;  1 drivers
v000001b389445040_0 .net "opcode", 5 0, L_000001b389448080;  1 drivers
v000001b389445400_0 .net "rd", 4 0, L_000001b389446aa0;  1 drivers
v000001b3894454a0_0 .net "readData1", 31 0, L_000001b38934cd40;  1 drivers
v000001b3894455e0_0 .net "readData1_w", 31 0, L_000001b3894a4020;  1 drivers
v000001b389445720_0 .net "readData2", 31 0, L_000001b38934d830;  1 drivers
v000001b389446be0_0 .net "regs0", 31 0, L_000001b38934cdb0;  alias, 1 drivers
v000001b389447cc0_0 .net "regs1", 31 0, L_000001b38934d9f0;  alias, 1 drivers
v000001b389447680_0 .net "regs2", 31 0, L_000001b38934d1a0;  alias, 1 drivers
v000001b389447b80_0 .net "regs3", 31 0, L_000001b38934ce90;  alias, 1 drivers
v000001b3894479a0_0 .net "regs4", 31 0, L_000001b38934d4b0;  alias, 1 drivers
v000001b389447a40_0 .net "regs5", 31 0, L_000001b38934cf00;  alias, 1 drivers
v000001b389447fe0_0 .net "rs", 4 0, L_000001b389448300;  1 drivers
v000001b389447900_0 .net "rst", 0 0, v000001b3894477c0_0;  1 drivers
v000001b389447ae0_0 .net "rt", 4 0, L_000001b389447220;  1 drivers
v000001b389448440_0 .net "shamt", 31 0, L_000001b389446e60;  1 drivers
v000001b389447860_0 .net "wire_instruction", 31 0, L_000001b38934ccd0;  1 drivers
v000001b389446c80_0 .net "writeData", 31 0, L_000001b3894a3300;  1 drivers
v000001b389447c20_0 .net "zero", 0 0, L_000001b3894a45c0;  1 drivers
L_000001b3894468c0 .part L_000001b3894a0df0, 26, 6;
L_000001b389448080 .functor MUXZ 6, L_000001b3894468c0, L_000001b389448888, L_000001b38934d8a0, C4<>;
L_000001b389447540 .cmp/eq 6, L_000001b389448080, L_000001b389448918;
L_000001b3894484e0 .part L_000001b3894a0df0, 11, 5;
L_000001b389448120 .functor MUXZ 5, L_000001b3894484e0, L_000001b389448960, L_000001b389447540, C4<>;
L_000001b389446aa0 .functor MUXZ 5, L_000001b389448120, L_000001b3894488d0, L_000001b38934d3d0, C4<>;
L_000001b3894481c0 .part L_000001b3894a0df0, 21, 5;
L_000001b389448300 .functor MUXZ 5, L_000001b3894481c0, L_000001b3894489a8, L_000001b38934d130, C4<>;
L_000001b389448260 .part L_000001b3894a0df0, 16, 5;
L_000001b389447220 .functor MUXZ 5, L_000001b389448260, L_000001b3894489f0, L_000001b38934d050, C4<>;
L_000001b389446dc0 .part L_000001b3894a0df0, 0, 16;
L_000001b3894483a0 .functor MUXZ 16, L_000001b389446dc0, L_000001b389448a38, L_000001b38934d520, C4<>;
L_000001b389448760 .part L_000001b3894a0df0, 6, 5;
L_000001b389448580 .concat [ 5 32 0 0], L_000001b389448760, L_000001b389448ac8;
L_000001b389447180 .functor MUXZ 37, L_000001b389448580, L_000001b389448a80, L_000001b38934d440, C4<>;
L_000001b389446e60 .part L_000001b389447180, 0, 32;
L_000001b389446b40 .part L_000001b3894a0df0, 0, 6;
L_000001b389448620 .functor MUXZ 6, L_000001b389446b40, L_000001b389448b10, L_000001b38934cc60, C4<>;
L_000001b3894486c0 .part L_000001b3894a0df0, 0, 26;
L_000001b389446960 .concat [ 26 32 0 0], L_000001b3894486c0, L_000001b389448ba0;
L_000001b389446d20 .functor MUXZ 58, L_000001b389446960, L_000001b389448b58, L_000001b38934cbf0, C4<>;
L_000001b3894472c0 .part L_000001b389446d20, 0, 32;
L_000001b3894475e0 .arith/sum 32, v000001b38943d470_0, L_000001b389448be8;
L_000001b389447360 .cmp/eq 6, L_000001b389448080, L_000001b389448c30;
L_000001b389447400 .cmp/eq 6, L_000001b389448080, L_000001b389448c78;
L_000001b3894474a0 .concat [ 32 16 0 0], L_000001b3894472c0, L_000001b389448cc0;
L_000001b3894a1570 .concat [ 6 26 0 0], L_000001b389448080, L_000001b389448d08;
L_000001b3894a1cf0 .cmp/eq 32, L_000001b3894a1570, L_000001b389448d50;
L_000001b3894a1070 .cmp/eq 6, L_000001b389448620, L_000001b389448d98;
L_000001b3894a2790 .concat [ 32 16 0 0], L_000001b38934cd40, L_000001b389448de0;
L_000001b3894a0f30 .concat [ 32 16 0 0], v000001b38943d470_0, L_000001b389448e28;
L_000001b3894a0d50 .part L_000001b3894483a0, 15, 1;
LS_000001b3894a1110_0_0 .concat [ 1 1 1 1], L_000001b3894a0d50, L_000001b3894a0d50, L_000001b3894a0d50, L_000001b3894a0d50;
LS_000001b3894a1110_0_4 .concat [ 1 1 1 1], L_000001b3894a0d50, L_000001b3894a0d50, L_000001b3894a0d50, L_000001b3894a0d50;
LS_000001b3894a1110_0_8 .concat [ 1 1 1 1], L_000001b3894a0d50, L_000001b3894a0d50, L_000001b3894a0d50, L_000001b3894a0d50;
LS_000001b3894a1110_0_12 .concat [ 1 1 1 1], L_000001b3894a0d50, L_000001b3894a0d50, L_000001b3894a0d50, L_000001b3894a0d50;
LS_000001b3894a1110_0_16 .concat [ 1 1 1 1], L_000001b3894a0d50, L_000001b3894a0d50, L_000001b3894a0d50, L_000001b3894a0d50;
LS_000001b3894a1110_0_20 .concat [ 1 1 1 1], L_000001b3894a0d50, L_000001b3894a0d50, L_000001b3894a0d50, L_000001b3894a0d50;
LS_000001b3894a1110_0_24 .concat [ 1 1 1 1], L_000001b3894a0d50, L_000001b3894a0d50, L_000001b3894a0d50, L_000001b3894a0d50;
LS_000001b3894a1110_0_28 .concat [ 1 1 1 1], L_000001b3894a0d50, L_000001b3894a0d50, L_000001b3894a0d50, L_000001b3894a0d50;
LS_000001b3894a1110_1_0 .concat [ 4 4 4 4], LS_000001b3894a1110_0_0, LS_000001b3894a1110_0_4, LS_000001b3894a1110_0_8, LS_000001b3894a1110_0_12;
LS_000001b3894a1110_1_4 .concat [ 4 4 4 4], LS_000001b3894a1110_0_16, LS_000001b3894a1110_0_20, LS_000001b3894a1110_0_24, LS_000001b3894a1110_0_28;
L_000001b3894a1110 .concat [ 16 16 0 0], LS_000001b3894a1110_1_0, LS_000001b3894a1110_1_4;
L_000001b3894a1a70 .concat [ 16 32 0 0], L_000001b3894483a0, L_000001b3894a1110;
L_000001b3894a25b0 .arith/sum 48, L_000001b3894a0f30, L_000001b3894a1a70;
L_000001b3894a1430 .functor MUXZ 48, L_000001b3894a25b0, L_000001b3894a2790, L_000001b38934d7c0, C4<>;
L_000001b3894a1d90 .functor MUXZ 48, L_000001b3894a1430, L_000001b3894474a0, L_000001b38934d280, C4<>;
L_000001b3894a11b0 .part L_000001b3894a1d90, 0, 32;
L_000001b3894a1930 .cmp/eq 2, v000001b38936cbb0_0, L_000001b389448e70;
L_000001b3894a17f0 .cmp/eq 2, v000001b38936cbb0_0, L_000001b389448eb8;
L_000001b3894a19d0 .cmp/eq 2, v000001b38936cbb0_0, L_000001b389448f00;
L_000001b3894a2650 .functor MUXZ 32, L_000001b389448f90, L_000001b389448f48, L_000001b3894a19d0, C4<>;
L_000001b3894a1890 .functor MUXZ 32, L_000001b3894a2650, L_000001b3894a11b0, L_000001b3894a17f0, C4<>;
L_000001b3894a12f0 .functor MUXZ 32, L_000001b3894a1890, L_000001b3894475e0, L_000001b3894a1930, C4<>;
L_000001b3894a0df0 .functor MUXZ 32, L_000001b38934ccd0, L_000001b389449020, L_000001b38934d980, C4<>;
L_000001b3894a08f0 .cmp/eq 6, L_000001b389448080, L_000001b3894490f8;
L_000001b3894a2330 .cmp/eq 6, L_000001b389448080, L_000001b389449140;
L_000001b3894a1bb0 .cmp/eq 6, L_000001b389448080, L_000001b389449188;
L_000001b3894a23d0 .concat [ 16 16 0 0], L_000001b3894483a0, L_000001b3894491d0;
L_000001b3894a0990 .part L_000001b3894483a0, 15, 1;
LS_000001b3894a16b0_0_0 .concat [ 1 1 1 1], L_000001b3894a0990, L_000001b3894a0990, L_000001b3894a0990, L_000001b3894a0990;
LS_000001b3894a16b0_0_4 .concat [ 1 1 1 1], L_000001b3894a0990, L_000001b3894a0990, L_000001b3894a0990, L_000001b3894a0990;
LS_000001b3894a16b0_0_8 .concat [ 1 1 1 1], L_000001b3894a0990, L_000001b3894a0990, L_000001b3894a0990, L_000001b3894a0990;
LS_000001b3894a16b0_0_12 .concat [ 1 1 1 1], L_000001b3894a0990, L_000001b3894a0990, L_000001b3894a0990, L_000001b3894a0990;
L_000001b3894a16b0 .concat [ 4 4 4 4], LS_000001b3894a16b0_0_0, LS_000001b3894a16b0_0_4, LS_000001b3894a16b0_0_8, LS_000001b3894a16b0_0_12;
L_000001b3894a0b70 .concat [ 16 16 0 0], L_000001b3894483a0, L_000001b3894a16b0;
L_000001b3894a14d0 .functor MUXZ 32, L_000001b3894a0b70, L_000001b3894a23d0, L_000001b38934d210, C4<>;
L_000001b3894a1b10 .concat [ 6 26 0 0], L_000001b389448080, L_000001b389449218;
L_000001b3894a20b0 .cmp/eq 32, L_000001b3894a1b10, L_000001b389449260;
L_000001b3894a1390 .cmp/eq 6, L_000001b389448620, L_000001b3894492a8;
L_000001b3894a2510 .cmp/eq 6, L_000001b389448620, L_000001b3894492f0;
L_000001b3894a1f70 .cmp/eq 6, L_000001b389448080, L_000001b389449338;
L_000001b3894a0cb0 .functor MUXZ 32, L_000001b3894a14d0, L_000001b389449380, L_000001b3894a1f70, C4<>;
L_000001b3894a2010 .functor MUXZ 32, L_000001b3894a0cb0, L_000001b389446e60, L_000001b38934cb80, C4<>;
L_000001b3894a0c10 .concat [ 6 26 0 0], L_000001b389448080, L_000001b3894493c8;
L_000001b3894a2150 .cmp/eq 32, L_000001b3894a0c10, L_000001b389449410;
L_000001b3894a21f0 .cmp/eq 6, L_000001b389448620, L_000001b389449458;
L_000001b3894a2290 .cmp/eq 6, L_000001b389448620, L_000001b3894494a0;
L_000001b3894a0a30 .cmp/eq 6, L_000001b389448080, L_000001b3894494e8;
L_000001b3894a0ad0 .functor MUXZ 32, L_000001b38934cd40, v000001b38943d470_0, L_000001b3894a0a30, C4<>;
L_000001b3894a4020 .functor MUXZ 32, L_000001b3894a0ad0, L_000001b38934d830, L_000001b38934d6e0, C4<>;
S_000001b3892d25d0 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000001b3892d2440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001b389343c60 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001b38934d2f0 .functor NOT 1, v000001b38933d4a0_0, C4<0>, C4<0>, C4<0>;
v000001b38933d900_0 .net *"_ivl_0", 0 0, L_000001b38934d2f0;  1 drivers
v000001b38933e9e0_0 .net "in1", 31 0, L_000001b38934d830;  alias, 1 drivers
v000001b38933e260_0 .net "in2", 31 0, L_000001b3894a2010;  alias, 1 drivers
v000001b38933ce60_0 .net "out", 31 0, L_000001b3894a1c50;  alias, 1 drivers
v000001b38933cf00_0 .net "s", 0 0, v000001b38933d4a0_0;  alias, 1 drivers
L_000001b3894a1c50 .functor MUXZ 32, L_000001b3894a2010, L_000001b38934d830, L_000001b38934d2f0, C4<>;
S_000001b3892ec390 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000001b3892d2440;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001b38936b380 .param/l "RType" 0 4 2, C4<000000>;
P_000001b38936b3b8 .param/l "add" 0 4 5, C4<100000>;
P_000001b38936b3f0 .param/l "addi" 0 4 8, C4<001000>;
P_000001b38936b428 .param/l "addu" 0 4 5, C4<100001>;
P_000001b38936b460 .param/l "and_" 0 4 5, C4<100100>;
P_000001b38936b498 .param/l "andi" 0 4 8, C4<001100>;
P_000001b38936b4d0 .param/l "beq" 0 4 10, C4<000100>;
P_000001b38936b508 .param/l "bne" 0 4 10, C4<000101>;
P_000001b38936b540 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b38936b578 .param/l "j" 0 4 12, C4<000010>;
P_000001b38936b5b0 .param/l "jal" 0 4 12, C4<000011>;
P_000001b38936b5e8 .param/l "jr" 0 4 6, C4<001000>;
P_000001b38936b620 .param/l "lw" 0 4 8, C4<100011>;
P_000001b38936b658 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b38936b690 .param/l "or_" 0 4 5, C4<100101>;
P_000001b38936b6c8 .param/l "ori" 0 4 8, C4<001101>;
P_000001b38936b700 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b38936b738 .param/l "sll" 0 4 6, C4<000000>;
P_000001b38936b770 .param/l "slt" 0 4 5, C4<101010>;
P_000001b38936b7a8 .param/l "slti" 0 4 8, C4<101010>;
P_000001b38936b7e0 .param/l "srl" 0 4 6, C4<000010>;
P_000001b38936b818 .param/l "sub" 0 4 5, C4<100010>;
P_000001b38936b850 .param/l "subu" 0 4 5, C4<100011>;
P_000001b38936b888 .param/l "sw" 0 4 8, C4<101011>;
P_000001b38936b8c0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b38936b8f8 .param/l "xori" 0 4 8, C4<001110>;
v000001b38933dd60_0 .var "ALUOp", 3 0;
v000001b38933d4a0_0 .var "ALUSrc", 0 0;
v000001b38933db80_0 .var "MemReadEn", 0 0;
v000001b38933dc20_0 .var "MemWriteEn", 0 0;
v000001b38933e4e0_0 .var "MemtoReg", 0 0;
v000001b38933e300_0 .var "RegDst", 0 0;
v000001b38933e3a0_0 .var "RegWriteEn", 0 0;
v000001b38933cfa0_0 .net "funct", 5 0, L_000001b389448620;  alias, 1 drivers
v000001b38933d540_0 .var "hlt", 0 0;
v000001b38933e440_0 .net "opcode", 5 0, L_000001b389448080;  alias, 1 drivers
v000001b38933e620_0 .net "rst", 0 0, v000001b3894477c0_0;  alias, 1 drivers
E_000001b3893441e0 .event anyedge, v000001b38933e620_0, v000001b38933e440_0, v000001b38933cfa0_0;
S_000001b3892ec520 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_000001b3892d2440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000001b38934ccd0 .functor BUFZ 32, L_000001b3894a1610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b38933de00 .array "InstMem", 0 1023, 31 0;
v000001b38933d400_0 .net *"_ivl_0", 31 0, L_000001b3894a1610;  1 drivers
v000001b38933d680_0 .net *"_ivl_3", 9 0, L_000001b3894a1e30;  1 drivers
v000001b38933d720_0 .net *"_ivl_4", 11 0, L_000001b3894a26f0;  1 drivers
L_000001b389448fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b38933d7c0_0 .net *"_ivl_7", 1 0, L_000001b389448fd8;  1 drivers
v000001b38933d860_0 .net "address", 31 0, v000001b38943d470_0;  alias, 1 drivers
v000001b38933dcc0_0 .var/i "i", 31 0;
v000001b38933dea0_0 .net "q", 31 0, L_000001b38934ccd0;  alias, 1 drivers
L_000001b3894a1610 .array/port v000001b38933de00, L_000001b3894a26f0;
L_000001b3894a1e30 .part v000001b38943d470_0, 0, 10;
L_000001b3894a26f0 .concat [ 10 2 0 0], L_000001b3894a1e30, L_000001b389448fd8;
S_000001b3892d0270 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000001b3892d2440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001b38934cd40 .functor BUFZ 32, L_000001b3894a1250, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b38934d830 .functor BUFZ 32, L_000001b3894a0e90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b38936ba30_1 .array/port v000001b38936ba30, 1;
L_000001b38934cdb0 .functor BUFZ 32, v000001b38936ba30_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b38936ba30_2 .array/port v000001b38936ba30, 2;
L_000001b38934d9f0 .functor BUFZ 32, v000001b38936ba30_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b38936ba30_3 .array/port v000001b38936ba30, 3;
L_000001b38934d1a0 .functor BUFZ 32, v000001b38936ba30_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b38936ba30_4 .array/port v000001b38936ba30, 4;
L_000001b38934ce90 .functor BUFZ 32, v000001b38936ba30_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b38936ba30_5 .array/port v000001b38936ba30, 5;
L_000001b38934d4b0 .functor BUFZ 32, v000001b38936ba30_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b38936ba30_6 .array/port v000001b38936ba30, 6;
L_000001b38934cf00 .functor BUFZ 32, v000001b38936ba30_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b38931b790_0 .net *"_ivl_0", 31 0, L_000001b3894a1250;  1 drivers
v000001b38936c390_0 .net *"_ivl_10", 6 0, L_000001b3894a1ed0;  1 drivers
L_000001b3894490b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b38936cf70_0 .net *"_ivl_13", 1 0, L_000001b3894490b0;  1 drivers
v000001b38936c6b0_0 .net *"_ivl_2", 6 0, L_000001b3894a0fd0;  1 drivers
L_000001b389449068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b38936bc10_0 .net *"_ivl_5", 1 0, L_000001b389449068;  1 drivers
v000001b38936d650_0 .net *"_ivl_8", 31 0, L_000001b3894a0e90;  1 drivers
v000001b38936c250_0 .net "clk", 0 0, L_000001b38934d910;  alias, 1 drivers
v000001b38936d790_0 .var/i "i", 31 0;
v000001b38936d470_0 .net "readData1", 31 0, L_000001b38934cd40;  alias, 1 drivers
v000001b38936be90_0 .net "readData2", 31 0, L_000001b38934d830;  alias, 1 drivers
v000001b38936bcb0_0 .net "readRegister1", 4 0, L_000001b389448300;  alias, 1 drivers
v000001b38936bb70_0 .net "readRegister2", 4 0, L_000001b389447220;  alias, 1 drivers
v000001b38936ba30 .array "registers", 31 0, 31 0;
v000001b38936bfd0_0 .net "regs0", 31 0, L_000001b38934cdb0;  alias, 1 drivers
v000001b38936c570_0 .net "regs1", 31 0, L_000001b38934d9f0;  alias, 1 drivers
v000001b38936bdf0_0 .net "regs2", 31 0, L_000001b38934d1a0;  alias, 1 drivers
v000001b38936c070_0 .net "regs3", 31 0, L_000001b38934ce90;  alias, 1 drivers
v000001b38936ced0_0 .net "regs4", 31 0, L_000001b38934d4b0;  alias, 1 drivers
v000001b38936bad0_0 .net "regs5", 31 0, L_000001b38934cf00;  alias, 1 drivers
v000001b38936c110_0 .net "rst", 0 0, v000001b3894477c0_0;  alias, 1 drivers
v000001b38936b990_0 .net "we", 0 0, v000001b38933e3a0_0;  alias, 1 drivers
v000001b38936c610_0 .net "writeData", 31 0, L_000001b3894a3300;  alias, 1 drivers
v000001b38936bd50_0 .net "writeRegister", 4 0, L_000001b3894a1750;  alias, 1 drivers
E_000001b389344aa0/0 .event negedge, v000001b38933e620_0;
E_000001b389344aa0/1 .event posedge, v000001b38936c250_0;
E_000001b389344aa0 .event/or E_000001b389344aa0/0, E_000001b389344aa0/1;
L_000001b3894a1250 .array/port v000001b38936ba30, L_000001b3894a0fd0;
L_000001b3894a0fd0 .concat [ 5 2 0 0], L_000001b389448300, L_000001b389449068;
L_000001b3894a0e90 .array/port v000001b38936ba30, L_000001b3894a1ed0;
L_000001b3894a1ed0 .concat [ 5 2 0 0], L_000001b389447220, L_000001b3894490b0;
S_000001b3892d0400 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000001b3892d0270;
 .timescale 0 0;
v000001b38931b650_0 .var/i "i", 31 0;
S_000001b389302900 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000001b3892d2440;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001b389344260 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001b38934ce20 .functor NOT 1, v000001b38933e300_0, C4<0>, C4<0>, C4<0>;
v000001b38936cd90_0 .net *"_ivl_0", 0 0, L_000001b38934ce20;  1 drivers
v000001b38936c430_0 .net "in1", 4 0, L_000001b389447220;  alias, 1 drivers
v000001b38936c1b0_0 .net "in2", 4 0, L_000001b389446aa0;  alias, 1 drivers
v000001b38936ce30_0 .net "out", 4 0, L_000001b3894a1750;  alias, 1 drivers
v000001b38936cc50_0 .net "s", 0 0, v000001b38933e300_0;  alias, 1 drivers
L_000001b3894a1750 .functor MUXZ 5, L_000001b389446aa0, L_000001b389447220, L_000001b38934ce20, C4<>;
S_000001b389302a90 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000001b3892d2440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001b389343ce0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001b389307020 .functor NOT 1, v000001b38933e4e0_0, C4<0>, C4<0>, C4<0>;
v000001b38936c4d0_0 .net *"_ivl_0", 0 0, L_000001b389307020;  1 drivers
v000001b38936c2f0_0 .net "in1", 31 0, v000001b38936ca70_0;  alias, 1 drivers
v000001b38936ccf0_0 .net "in2", 31 0, v000001b38943d6f0_0;  alias, 1 drivers
v000001b38936c750_0 .net "out", 31 0, L_000001b3894a3300;  alias, 1 drivers
v000001b38936c7f0_0 .net "s", 0 0, v000001b38933e4e0_0;  alias, 1 drivers
L_000001b3894a3300 .functor MUXZ 32, v000001b38943d6f0_0, v000001b38936ca70_0, L_000001b389307020, C4<>;
S_000001b3892b6af0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000001b3892d2440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001b3892b6c80 .param/l "ADD" 0 9 12, C4<0000>;
P_000001b3892b6cb8 .param/l "AND" 0 9 12, C4<0010>;
P_000001b3892b6cf0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001b3892b6d28 .param/l "OR" 0 9 12, C4<0011>;
P_000001b3892b6d60 .param/l "SGT" 0 9 12, C4<0111>;
P_000001b3892b6d98 .param/l "SLL" 0 9 12, C4<1000>;
P_000001b3892b6dd0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001b3892b6e08 .param/l "SRL" 0 9 12, C4<1001>;
P_000001b3892b6e40 .param/l "SUB" 0 9 12, C4<0001>;
P_000001b3892b6e78 .param/l "XOR" 0 9 12, C4<0100>;
P_000001b3892b6eb0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001b3892b6ee8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001b389449530 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b38936c930_0 .net/2u *"_ivl_0", 31 0, L_000001b389449530;  1 drivers
v000001b38936bf30_0 .net "opSel", 3 0, v000001b38933dd60_0;  alias, 1 drivers
v000001b38936c890_0 .net "operand1", 31 0, L_000001b3894a4020;  alias, 1 drivers
v000001b38936c9d0_0 .net "operand2", 31 0, L_000001b3894a1c50;  alias, 1 drivers
v000001b38936ca70_0 .var "result", 31 0;
v000001b38936cb10_0 .net "zero", 0 0, L_000001b3894a45c0;  alias, 1 drivers
E_000001b389344320 .event anyedge, v000001b38933dd60_0, v000001b38936c890_0, v000001b38933ce60_0;
L_000001b3894a45c0 .cmp/eq 32, v000001b38936ca70_0, L_000001b389449530;
S_000001b3892e95f0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000001b3892d2440;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001b38936d950 .param/l "RType" 0 4 2, C4<000000>;
P_000001b38936d988 .param/l "add" 0 4 5, C4<100000>;
P_000001b38936d9c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001b38936d9f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001b38936da30 .param/l "and_" 0 4 5, C4<100100>;
P_000001b38936da68 .param/l "andi" 0 4 8, C4<001100>;
P_000001b38936daa0 .param/l "beq" 0 4 10, C4<000100>;
P_000001b38936dad8 .param/l "bne" 0 4 10, C4<000101>;
P_000001b38936db10 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b38936db48 .param/l "j" 0 4 12, C4<000010>;
P_000001b38936db80 .param/l "jal" 0 4 12, C4<000011>;
P_000001b38936dbb8 .param/l "jr" 0 4 6, C4<001000>;
P_000001b38936dbf0 .param/l "lw" 0 4 8, C4<100011>;
P_000001b38936dc28 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b38936dc60 .param/l "or_" 0 4 5, C4<100101>;
P_000001b38936dc98 .param/l "ori" 0 4 8, C4<001101>;
P_000001b38936dcd0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b38936dd08 .param/l "sll" 0 4 6, C4<000000>;
P_000001b38936dd40 .param/l "slt" 0 4 5, C4<101010>;
P_000001b38936dd78 .param/l "slti" 0 4 8, C4<101010>;
P_000001b38936ddb0 .param/l "srl" 0 4 6, C4<000010>;
P_000001b38936dde8 .param/l "sub" 0 4 5, C4<100010>;
P_000001b38936de20 .param/l "subu" 0 4 5, C4<100011>;
P_000001b38936de58 .param/l "sw" 0 4 8, C4<101011>;
P_000001b38936de90 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b38936dec8 .param/l "xori" 0 4 8, C4<001110>;
v000001b38936cbb0_0 .var "PCsrc", 1 0;
v000001b38936d010_0 .net "excep_flag", 0 0, o000001b3893f1888;  alias, 0 drivers
v000001b38936d0b0_0 .net "funct", 5 0, L_000001b389448620;  alias, 1 drivers
v000001b38936d150_0 .net "opcode", 5 0, L_000001b389448080;  alias, 1 drivers
v000001b38936d3d0_0 .net "operand1", 31 0, L_000001b38934cd40;  alias, 1 drivers
v000001b38936d1f0_0 .net "operand2", 31 0, L_000001b3894a1c50;  alias, 1 drivers
v000001b38936d290_0 .net "rst", 0 0, v000001b3894477c0_0;  alias, 1 drivers
E_000001b3893443e0/0 .event anyedge, v000001b38933e620_0, v000001b38936d010_0, v000001b38933e440_0, v000001b38936d470_0;
E_000001b3893443e0/1 .event anyedge, v000001b38933ce60_0, v000001b38933cfa0_0;
E_000001b3893443e0 .event/or E_000001b3893443e0/0, E_000001b3893443e0/1;
S_000001b3892e9780 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_000001b3892d2440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001b38936d330 .array "DataMem", 0 1023, 31 0;
v000001b38936d510_0 .net "address", 31 0, v000001b38936ca70_0;  alias, 1 drivers
v000001b38936d6f0_0 .net "clock", 0 0, L_000001b38934d910;  alias, 1 drivers
v000001b38936d5b0_0 .net "data", 31 0, L_000001b38934d830;  alias, 1 drivers
v000001b38936d830_0 .var/i "i", 31 0;
v000001b38943d6f0_0 .var "q", 31 0;
v000001b38943ddd0_0 .net "rden", 0 0, v000001b38933db80_0;  alias, 1 drivers
v000001b38943d3d0_0 .net "wren", 0 0, v000001b38933dc20_0;  alias, 1 drivers
E_000001b389345560 .event negedge, v000001b38936c250_0;
S_000001b3892e2480 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000001b3892d2440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001b3893443a0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001b38943c6b0_0 .net "PCin", 31 0, L_000001b3894a12f0;  alias, 1 drivers
v000001b38943d470_0 .var "PCout", 31 0;
v000001b38943c890_0 .net "clk", 0 0, L_000001b38934d910;  alias, 1 drivers
v000001b38943d650_0 .net "rst", 0 0, v000001b3894477c0_0;  alias, 1 drivers
    .scope S_000001b3892e95f0;
T_0 ;
    %wait E_000001b3893443e0;
    %load/vec4 v000001b38936d290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b38936cbb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b38936d010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001b38936cbb0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001b38936d150_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001b38936d3d0_0;
    %load/vec4 v000001b38936d1f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001b38936d150_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001b38936d3d0_0;
    %load/vec4 v000001b38936d1f0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001b38936d150_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001b38936d150_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001b38936d150_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001b38936d0b0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b38936cbb0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b38936cbb0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001b3892e2480;
T_1 ;
    %wait E_000001b389344aa0;
    %load/vec4 v000001b38943d650_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b38943d470_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001b38943c6b0_0;
    %assign/vec4 v000001b38943d470_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b3892ec520;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b38933dcc0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001b38933dcc0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b38933dcc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b38933de00, 0, 4;
    %load/vec4 v000001b38933dcc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b38933dcc0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b38933de00, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b38933de00, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b38933de00, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b38933de00, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b38933de00, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b38933de00, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b38933de00, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b38933de00, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b38933de00, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b38933de00, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b38933de00, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b38933de00, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b38933de00, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b38933de00, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b38933de00, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b38933de00, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b38933de00, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b38933de00, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b38933de00, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001b3892ec390;
T_3 ;
    %wait E_000001b3893441e0;
    %load/vec4 v000001b38933e620_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001b38933d540_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001b38933dd60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b38933d4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b38933e3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b38933dc20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b38933e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b38933db80_0, 0;
    %assign/vec4 v000001b38933e300_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001b38933d540_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001b38933dd60_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001b38933d4a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b38933e3a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b38933dc20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b38933e4e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b38933db80_0, 0, 1;
    %store/vec4 v000001b38933e300_0, 0, 1;
    %load/vec4 v000001b38933e440_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b38933d540_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b38933e300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b38933e3a0_0, 0;
    %load/vec4 v000001b38933cfa0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b38933dd60_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b38933dd60_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b38933dd60_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b38933dd60_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b38933dd60_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b38933dd60_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b38933dd60_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001b38933dd60_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b38933dd60_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001b38933dd60_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b38933d4a0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b38933dd60_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b38933d4a0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001b38933dd60_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b38933dd60_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b38933e3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b38933e300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b38933d4a0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b38933e3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b38933e300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b38933d4a0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b38933dd60_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b38933e3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b38933d4a0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b38933dd60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b38933e3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b38933d4a0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b38933dd60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b38933e3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b38933d4a0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b38933dd60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b38933e3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b38933d4a0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b38933db80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b38933e3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b38933d4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b38933e4e0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b38933dc20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b38933d4a0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b38933dd60_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b38933dd60_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001b3892d0270;
T_4 ;
    %wait E_000001b389344aa0;
    %fork t_1, S_000001b3892d0400;
    %jmp t_0;
    .scope S_000001b3892d0400;
t_1 ;
    %load/vec4 v000001b38936c110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b38931b650_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001b38931b650_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b38931b650_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b38936ba30, 0, 4;
    %load/vec4 v000001b38931b650_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b38931b650_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b38936b990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001b38936c610_0;
    %load/vec4 v000001b38936bd50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b38936ba30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b38936ba30, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001b3892d0270;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b3892d0270;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b38936d790_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001b38936d790_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001b38936d790_0;
    %ix/getv/s 4, v000001b38936d790_0;
    %load/vec4a v000001b38936ba30, 4;
    %ix/getv/s 4, v000001b38936d790_0;
    %load/vec4a v000001b38936ba30, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001b38936d790_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b38936d790_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001b3892b6af0;
T_6 ;
    %wait E_000001b389344320;
    %load/vec4 v000001b38936bf30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b38936ca70_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001b38936c890_0;
    %load/vec4 v000001b38936c9d0_0;
    %add;
    %assign/vec4 v000001b38936ca70_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001b38936c890_0;
    %load/vec4 v000001b38936c9d0_0;
    %sub;
    %assign/vec4 v000001b38936ca70_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001b38936c890_0;
    %load/vec4 v000001b38936c9d0_0;
    %and;
    %assign/vec4 v000001b38936ca70_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001b38936c890_0;
    %load/vec4 v000001b38936c9d0_0;
    %or;
    %assign/vec4 v000001b38936ca70_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001b38936c890_0;
    %load/vec4 v000001b38936c9d0_0;
    %xor;
    %assign/vec4 v000001b38936ca70_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001b38936c890_0;
    %load/vec4 v000001b38936c9d0_0;
    %or;
    %inv;
    %assign/vec4 v000001b38936ca70_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001b38936c890_0;
    %load/vec4 v000001b38936c9d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001b38936ca70_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001b38936c9d0_0;
    %load/vec4 v000001b38936c890_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001b38936ca70_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001b38936c890_0;
    %ix/getv 4, v000001b38936c9d0_0;
    %shiftl 4;
    %assign/vec4 v000001b38936ca70_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001b38936c890_0;
    %ix/getv 4, v000001b38936c9d0_0;
    %shiftr 4;
    %assign/vec4 v000001b38936ca70_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001b3892e9780;
T_7 ;
    %wait E_000001b389345560;
    %load/vec4 v000001b38943ddd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001b38936d510_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001b38936d330, 4;
    %assign/vec4 v000001b38943d6f0_0, 0;
T_7.0 ;
    %load/vec4 v000001b38943d3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001b38936d5b0_0;
    %ix/getv 3, v000001b38936d510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b38936d330, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001b3892e9780;
T_8 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b38936d330, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001b3892e9780;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b38936d830_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001b38936d830_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001b38936d830_0;
    %load/vec4a v000001b38936d330, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v000001b38936d830_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001b38936d830_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b38936d830_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001b3892d2440;
T_10 ;
    %wait E_000001b389344aa0;
    %load/vec4 v000001b389447900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b389444aa0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001b389444aa0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001b389444aa0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001b389355b70;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b389447e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b3894477c0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001b389355b70;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001b389447e00_0;
    %inv;
    %assign/vec4 v000001b389447e00_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001b389355b70;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b3894477c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b3894477c0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000001b389446fa0_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
