# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# Waveform file 'M:/vhdl/Tests/clocking_mono/src/waveform.awc' connected to 'M:/vhdl/Tests/clocking_mono/src/wave.asdb'.
# Warning: Cannot display signals from waveform file (AWC). The file does not match associated simulation database (ASDB).
# Warning: Open 'M:/vhdl/Tests/clocking_mono/src/wave.asdb' file to view simulation results.
# Error: No file has been specified for analysis.
acom -O3 -work clocking_mono -2002  "$dsn/../../clocking mono/clock_gen.vhd"
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: M:\vhdl\clocking mono\clock_gen.vhd
# Compile Entity "clock_gen"
# Compile Architecture "ARQ" of Entity "clock_gen"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
acom -O3 -work clocking_mono -2002  "$dsn/../../clocking mono/clock_gen_ccd_ctrl_fsm.vhd"
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: M:\vhdl\clocking mono\clock_gen_ccd_ctrl_fsm.vhd
# Compile Entity "clock_gen_fsm"
# Error: COMP96_0018: ../../../clocking mono/clock_gen_ccd_ctrl_fsm.vhd : (50, 5): Identifier expected.
# Compile Architecture "ARQ" of Entity "clock_gen_fsm"
# Error: COMP96_0015: ../../../clocking mono/clock_gen_ccd_ctrl_fsm.vhd : (282, 43): ';' expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -work clocking_mono -2002  "$dsn/../../clocking mono/clock_gen_ccd_ctrl_fsm.vhd"
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: M:\vhdl\clocking mono\clock_gen_ccd_ctrl_fsm.vhd
# Compile Entity "clock_gen_fsm"
# Compile Architecture "ARQ" of Entity "clock_gen_fsm"
# Error: COMP96_0015: ../../../clocking mono/clock_gen_ccd_ctrl_fsm.vhd : (282, 43): ';' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -work clocking_mono -2002  "$dsn/../../clocking mono/clock_gen_ccd_ctrl_fsm.vhd"
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: M:\vhdl\clocking mono\clock_gen_ccd_ctrl_fsm.vhd
# Compile Entity "clock_gen_fsm"
# Compile Architecture "ARQ" of Entity "clock_gen_fsm"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim -O5 +access +r +m+tb_clock_gen tb_clock_gen behavior
# ELBREAD: Elaboration process.
# ELBREAD: Error: The contents of entity 'clocking_mono.clock_gen_fsm' instantiated in architecture 'arq:clock_gen' differ from the contents available during the compilation of this architecture.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
# Error: asim: cannot select specified top-level
acom -reorder -O3 -work clocking_mono -2002  "$dsn/../../clocking mono/clock_gen_ccd_ctrl_fsm.vhd" "$dsn/../../clocking mono/clock_gen.vhd" "$dsn/../../clocking mono/tb_clock_gen.vhd"
# Compile with File Reorder...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: M:\vhdl\clocking mono\clock_gen_ccd_ctrl_fsm.vhd
# Compile Entity "clock_gen_fsm"
# Compile Architecture "ARQ" of Entity "clock_gen_fsm"
# File: M:\vhdl\clocking mono\clock_gen.vhd
# Compile Entity "clock_gen"
# Compile Architecture "ARQ" of Entity "clock_gen"
# File: M:\vhdl\clocking mono\tb_clock_gen.vhd
# Compile Entity "tb_clock_gen"
# Compile Architecture "behavior" of Entity "tb_clock_gen"
# Top-level unit(s) detected:
# Entity => tb_clock_gen
# Compile success 0 Errors 0 Warnings  Analysis time :  3.0 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+tb_clock_gen tb_clock_gen behavior
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: For upgrade options please visit our University Program page at www.aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 9635 kB (elbread=3071 elab2=6409 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location M:\vhdl\Tests\clocking_mono\src\wave.asdb
#  11:14, segunda-feira, 29 de junho de 2015
#  Simulation has been initialized
#  Selected Top-Level: tb_clock_gen (behavior)
# Waveform file 'M:/vhdl/Tests/clocking_mono/src/waveform.awc' connected to 'M:/vhdl/Tests/clocking_mono/src/wave.asdb'.
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/clkaq}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/reset}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/sincin_i}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/clrsinc_o}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/CCD_CLK1_o}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/CCD_CLK2_o}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/CCD_CLK3_o}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/CCD_CLK4_o}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/afeck2_o}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/afeck0_o}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/CCD_SI1_o}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/CCD_SI2_o}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/CCD_SI3_o}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/CCD_SI4_o}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/pix_o}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/ledseq_o}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/led_counter_o}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/sincout_o}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/canincfifoline_o}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/afec}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/afeck2}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/afeck0}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/clrsinc}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/sincin}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/flag_si}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/pix}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/led_counter}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/ledseq}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/sincout}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/CCD_SI}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/CCD_CLK}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/canincfifoline}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/s_ADC1_IN}
# add wave -noreg {/tb_clock_gen/uut/clock_gen_fsm_1/s_ADC2_IN}
# 34 signal(s) traced.
endsim
# KERNEL: stopped at time: 352960500 ps
#  Simulation has been stopped
# Adding file M:\vhdl\Tests\clocking_mono\src\waveform.awc ... Done
