

================================================================
== Vivado HLS Report for 'tensor_weight_x'
================================================================
* Date:           Wed Jun 24 04:23:16 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        optical
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.286|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+-----------+---------+-----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |   min   |    max    |   min   |    max    |   Type  |
    +---------+-----------+---------+-----------+---------+
    |  4469873|  104575473|  4469873|  104575473|   none  |
    +---------+-----------+---------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+-----------+----------------+-----------+-----------+------+----------+
        |                     |       Latency       |    Iteration   |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |    max    |     Latency    |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+-----------+----------------+-----------+-----------+------+----------+
        |- Loop 1             |  4469872|  104575472| 10252 ~ 239852 |          -|          -|   436|    no    |
        | + Loop 1.1          |    10250|     239850|    10 ~ 234    |          -|          -|  1025|    no    |
        |  ++ Loop 1.1.1      |        6|          6|               1|          -|          -|     6|    no    |
        |  ++ Loop 1.1.2      |      222|        222|              74|          -|          -|     3|    no    |
        |   +++ Loop 1.1.2.1  |       72|         72|              12|          -|          -|     6|    no    |
        +---------------------+---------+-----------+----------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 4 5 
5 --> 6 18 20 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 6 
18 --> 19 
19 --> 20 
20 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 21 [1/1] (1.42ns)   --->   "%acc_val = alloca [6 x float], align 4" [optical_flow_sw.cpp:189]   --->   Operation 21 'alloca' 'acc_val' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%acc_val_addr = getelementptr [6 x float]* %acc_val, i64 0, i64 0" [optical_flow_sw.cpp:206]   --->   Operation 22 'getelementptr' 'acc_val_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%acc_val_addr_8 = getelementptr [6 x float]* %acc_val, i64 0, i64 1" [optical_flow_sw.cpp:206]   --->   Operation 23 'getelementptr' 'acc_val_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%acc_val_addr_9 = getelementptr [6 x float]* %acc_val, i64 0, i64 3" [optical_flow_sw.cpp:206]   --->   Operation 24 'getelementptr' 'acc_val_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%acc_val_addr_10 = getelementptr [6 x float]* %acc_val, i64 0, i64 4" [optical_flow_sw.cpp:206]   --->   Operation 25 'getelementptr' 'acc_val_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%acc_val_addr_11 = getelementptr [6 x float]* %acc_val, i64 0, i64 5" [optical_flow_sw.cpp:206]   --->   Operation 26 'getelementptr' 'acc_val_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.06ns)   --->   "br label %.loopexit2" [optical_flow_sw.cpp:185]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.40>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%r_0 = phi i9 [ 0, %0 ], [ %r, %.loopexit2.loopexit ]"   --->   Operation 28 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.25ns)   --->   "%icmp_ln185 = icmp eq i9 %r_0, -76" [optical_flow_sw.cpp:185]   --->   Operation 29 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 436, i64 436, i64 436)"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.40ns)   --->   "%r = add i9 %r_0, 1" [optical_flow_sw.cpp:185]   --->   Operation 31 'add' 'r' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln185, label %5, label %.preheader3.preheader" [optical_flow_sw.cpp:185]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_8 = call i19 @_ssdm_op_BitConcatenate.i19.i9.i10(i9 %r_0, i10 0)" [optical_flow_sw.cpp:200]   --->   Operation 33 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i19 %tmp_8 to i20" [optical_flow_sw.cpp:187]   --->   Operation 34 'zext' 'zext_ln187' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.06ns)   --->   "br label %.preheader3" [optical_flow_sw.cpp:187]   --->   Operation 35 'br' <Predicate = (!icmp_ln185)> <Delay = 1.06>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "ret void" [optical_flow_sw.cpp:210]   --->   Operation 36 'ret' <Predicate = (icmp_ln185)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.42>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%c_0 = phi i11 [ %c, %.loopexit._crit_edge ], [ 0, %.preheader3.preheader ]"   --->   Operation 37 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.32ns)   --->   "%icmp_ln187 = icmp eq i11 %c_0, -1023" [optical_flow_sw.cpp:187]   --->   Operation 38 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1025, i64 1025, i64 1025)"   --->   Operation 39 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.42ns)   --->   "%c = add i11 %c_0, 1" [optical_flow_sw.cpp:187]   --->   Operation 40 'add' 'c' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln187, label %.loopexit2.loopexit, label %.preheader2.preheader" [optical_flow_sw.cpp:187]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.06ns)   --->   "br label %.preheader2" [optical_flow_sw.cpp:190]   --->   Operation 42 'br' <Predicate = (!icmp_ln187)> <Delay = 1.06>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %.loopexit2"   --->   Operation 43 'br' <Predicate = (icmp_ln187)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.90>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%k_0 = phi i3 [ %k, %1 ], [ 0, %.preheader2.preheader ]"   --->   Operation 44 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.86ns)   --->   "%icmp_ln190 = icmp eq i3 %k_0, -2" [optical_flow_sw.cpp:190]   --->   Operation 45 'icmp' 'icmp_ln190' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 46 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.16ns)   --->   "%k = add i3 %k_0, 1" [optical_flow_sw.cpp:190]   --->   Operation 47 'add' 'k' <Predicate = true> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln190, label %2, label %1" [optical_flow_sw.cpp:190]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i3 %k_0 to i64" [optical_flow_sw.cpp:192]   --->   Operation 49 'zext' 'zext_ln192' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%acc_val_addr_12 = getelementptr [6 x float]* %acc_val, i64 0, i64 %zext_ln192" [optical_flow_sw.cpp:192]   --->   Operation 50 'getelementptr' 'acc_val_addr_12' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.42ns)   --->   "store float 0.000000e+00, float* %acc_val_addr_12, align 4" [optical_flow_sw.cpp:192]   --->   Operation 51 'store' <Predicate = (!icmp_ln190)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br label %.preheader2" [optical_flow_sw.cpp:190]   --->   Operation 52 'br' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_7 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %c_0, i32 1, i32 10)" [optical_flow_sw.cpp:194]   --->   Operation 53 'partselect' 'tmp_7' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.29ns)   --->   "%icmp_ln194 = icmp eq i10 %tmp_7, 0" [optical_flow_sw.cpp:194]   --->   Operation 54 'icmp' 'icmp_ln194' <Predicate = (icmp_ln190)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %c_0, i32 10)" [optical_flow_sw.cpp:194]   --->   Operation 55 'bitselect' 'tmp_9' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.61ns)   --->   "%or_ln194 = or i1 %tmp_9, %icmp_ln194" [optical_flow_sw.cpp:194]   --->   Operation 56 'or' 'or_ln194' <Predicate = (icmp_ln190)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %or_ln194, label %.loopexit, label %.preheader1.preheader" [optical_flow_sw.cpp:194]   --->   Operation 57 'br' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.06ns)   --->   "br label %.preheader1" [optical_flow_sw.cpp:196]   --->   Operation 58 'br' <Predicate = (icmp_ln190 & !or_ln194)> <Delay = 1.06>

State 5 <SV = 4> <Delay = 4.58>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ %i, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 59 'phi' 'i_0' <Predicate = (!or_ln194)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i2 %i_0 to i11" [optical_flow_sw.cpp:196]   --->   Operation 60 'zext' 'zext_ln196' <Predicate = (!or_ln194)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.64ns)   --->   "%icmp_ln196 = icmp eq i2 %i_0, -1" [optical_flow_sw.cpp:196]   --->   Operation 61 'icmp' 'icmp_ln196' <Predicate = (!or_ln194)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 62 'speclooptripcount' 'empty_13' <Predicate = (!or_ln194)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.00ns)   --->   "%i = add i2 %i_0, 1" [optical_flow_sw.cpp:196]   --->   Operation 63 'add' 'i' <Predicate = (!or_ln194)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln196, label %.loopexit.loopexit, label %.preheader.preheader" [optical_flow_sw.cpp:196]   --->   Operation 64 'br' <Predicate = (!or_ln194)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.42ns)   --->   "%sub_ln200 = sub i11 %c_0, %zext_ln196" [optical_flow_sw.cpp:200]   --->   Operation 65 'sub' 'sub_ln200' <Predicate = (!or_ln194 & !icmp_ln196)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i11 %sub_ln200 to i20" [optical_flow_sw.cpp:200]   --->   Operation 66 'zext' 'zext_ln200' <Predicate = (!or_ln194 & !icmp_ln196)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.54ns)   --->   "%add_ln200 = add i20 %zext_ln200, %zext_ln187" [optical_flow_sw.cpp:200]   --->   Operation 67 'add' 'add_ln200' <Predicate = (!or_ln194 & !icmp_ln196)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%p_shl_cast = call i23 @_ssdm_op_BitConcatenate.i23.i20.i3(i20 %add_ln200, i3 0)" [optical_flow_sw.cpp:200]   --->   Operation 68 'bitconcatenate' 'p_shl_cast' <Predicate = (!or_ln194 & !icmp_ln196)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_10 = call i21 @_ssdm_op_BitConcatenate.i21.i20.i1(i20 %add_ln200, i1 false)" [optical_flow_sw.cpp:200]   --->   Operation 69 'bitconcatenate' 'tmp_10' <Predicate = (!or_ln194 & !icmp_ln196)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln200_2 = zext i21 %tmp_10 to i23" [optical_flow_sw.cpp:200]   --->   Operation 70 'zext' 'zext_ln200_2' <Predicate = (!or_ln194 & !icmp_ln196)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.61ns)   --->   "%sub_ln200_1 = sub i23 %p_shl_cast, %zext_ln200_2" [optical_flow_sw.cpp:200]   --->   Operation 71 'sub' 'sub_ln200_1' <Predicate = (!or_ln194 & !icmp_ln196)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.64ns)   --->   "%icmp_ln7 = icmp eq i2 %i_0, 1" [aesl_mux_load.3floatP.i2:7->optical_flow_sw.cpp:200]   --->   Operation 72 'icmp' 'icmp_ln7' <Predicate = (!or_ln194 & !icmp_ln196)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.63ns)   --->   "%select_ln7 = select i1 %icmp_ln7, float 0x3FD67BB300000000, float 0x3FD4C154C0000000" [aesl_mux_load.3floatP.i2:7->optical_flow_sw.cpp:200]   --->   Operation 73 'select' 'select_ln7' <Predicate = (!or_ln194 & !icmp_ln196)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (1.06ns)   --->   "br label %.preheader" [optical_flow_sw.cpp:198]   --->   Operation 74 'br' <Predicate = (!or_ln194 & !icmp_ln196)> <Delay = 1.06>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 75 'br' <Predicate = (!or_ln194 & icmp_ln196)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.32ns)   --->   "%icmp_ln204 = icmp eq i11 %c_0, 0" [optical_flow_sw.cpp:204]   --->   Operation 76 'icmp' 'icmp_ln204' <Predicate = (icmp_ln196) | (or_ln194)> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln204, label %.loopexit._crit_edge, label %4" [optical_flow_sw.cpp:204]   --->   Operation 77 'br' <Predicate = (icmp_ln196) | (or_ln194)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.42ns)   --->   "%add_ln206 = add i11 %c_0, -1" [optical_flow_sw.cpp:206]   --->   Operation 78 'add' 'add_ln206' <Predicate = (icmp_ln196 & !icmp_ln204) | (or_ln194 & !icmp_ln204)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i11 %add_ln206 to i20" [optical_flow_sw.cpp:206]   --->   Operation 79 'zext' 'zext_ln206' <Predicate = (icmp_ln196 & !icmp_ln204) | (or_ln194 & !icmp_ln204)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.54ns)   --->   "%add_ln206_1 = add i20 %zext_ln187, %zext_ln206" [optical_flow_sw.cpp:206]   --->   Operation 80 'add' 'add_ln206_1' <Predicate = (icmp_ln196 & !icmp_ln204) | (or_ln194 & !icmp_ln204)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [2/2] (1.42ns)   --->   "%acc_val_load = load float* %acc_val_addr, align 4" [optical_flow_sw.cpp:206]   --->   Operation 81 'load' 'acc_val_load' <Predicate = (icmp_ln196 & !icmp_ln204) | (or_ln194 & !icmp_ln204)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 6 <SV = 5> <Delay = 4.28>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%component_0 = phi i3 [ %component, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 82 'phi' 'component_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.86ns)   --->   "%icmp_ln198 = icmp eq i3 %component_0, -2" [optical_flow_sw.cpp:198]   --->   Operation 83 'icmp' 'icmp_ln198' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 84 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (1.16ns)   --->   "%component = add i3 %component_0, 1" [optical_flow_sw.cpp:198]   --->   Operation 85 'add' 'component' <Predicate = true> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln198, label %.preheader1.loopexit, label %3" [optical_flow_sw.cpp:198]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln200_3 = zext i3 %component_0 to i23" [optical_flow_sw.cpp:200]   --->   Operation 87 'zext' 'zext_ln200_3' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (1.61ns)   --->   "%add_ln200_1 = add i23 %sub_ln200_1, %zext_ln200_3" [optical_flow_sw.cpp:200]   --->   Operation 88 'add' 'add_ln200_1' <Predicate = (!icmp_ln198)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln200_4 = zext i23 %add_ln200_1 to i64" [optical_flow_sw.cpp:200]   --->   Operation 89 'zext' 'zext_ln200_4' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tensor_y_val_addr = getelementptr [2678784 x float]* @tensor_y_val, i64 0, i64 %zext_ln200_4" [optical_flow_sw.cpp:200]   --->   Operation 90 'getelementptr' 'tensor_y_val_addr' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_6 : Operation 91 [4/4] (2.66ns)   --->   "%tensor_y_val_load = load float* %tensor_y_val_addr, align 4" [optical_flow_sw.cpp:200]   --->   Operation 91 'load' 'tensor_y_val_load' <Predicate = (!icmp_ln198)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 92 'br' <Predicate = (icmp_ln198)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.66>
ST_7 : Operation 93 [3/4] (2.66ns)   --->   "%tensor_y_val_load = load float* %tensor_y_val_addr, align 4" [optical_flow_sw.cpp:200]   --->   Operation 93 'load' 'tensor_y_val_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 8 <SV = 7> <Delay = 2.66>
ST_8 : Operation 94 [2/4] (2.66ns)   --->   "%tensor_y_val_load = load float* %tensor_y_val_addr, align 4" [optical_flow_sw.cpp:200]   --->   Operation 94 'load' 'tensor_y_val_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 9 <SV = 8> <Delay = 2.66>
ST_9 : Operation 95 [1/4] (2.66ns)   --->   "%tensor_y_val_load = load float* %tensor_y_val_addr, align 4" [optical_flow_sw.cpp:200]   --->   Operation 95 'load' 'tensor_y_val_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 10 <SV = 9> <Delay = 8.28>
ST_10 : Operation 96 [3/3] (8.28ns)   --->   "%tmp = fmul float %tensor_y_val_load, %select_ln7" [optical_flow_sw.cpp:200]   --->   Operation 96 'fmul' 'tmp' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.28>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln200_1 = zext i3 %component_0 to i64" [optical_flow_sw.cpp:200]   --->   Operation 97 'zext' 'zext_ln200_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [2/3] (8.28ns)   --->   "%tmp = fmul float %tensor_y_val_load, %select_ln7" [optical_flow_sw.cpp:200]   --->   Operation 98 'fmul' 'tmp' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%acc_val_addr_13 = getelementptr [6 x float]* %acc_val, i64 0, i64 %zext_ln200_1" [optical_flow_sw.cpp:200]   --->   Operation 99 'getelementptr' 'acc_val_addr_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [2/2] (1.42ns)   --->   "%acc_val_load_11 = load float* %acc_val_addr_13, align 4" [optical_flow_sw.cpp:200]   --->   Operation 100 'load' 'acc_val_load_11' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 12 <SV = 11> <Delay = 8.28>
ST_12 : Operation 101 [1/3] (8.28ns)   --->   "%tmp = fmul float %tensor_y_val_load, %select_ln7" [optical_flow_sw.cpp:200]   --->   Operation 101 'fmul' 'tmp' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/2] (1.42ns)   --->   "%acc_val_load_11 = load float* %acc_val_addr_13, align 4" [optical_flow_sw.cpp:200]   --->   Operation 102 'load' 'acc_val_load_11' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 13 <SV = 12> <Delay = 7.71>
ST_13 : Operation 103 [4/4] (7.71ns)   --->   "%tmp_2 = fadd float %acc_val_load_11, %tmp" [optical_flow_sw.cpp:200]   --->   Operation 103 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.71>
ST_14 : Operation 104 [3/4] (7.71ns)   --->   "%tmp_2 = fadd float %acc_val_load_11, %tmp" [optical_flow_sw.cpp:200]   --->   Operation 104 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.71>
ST_15 : Operation 105 [2/4] (7.71ns)   --->   "%tmp_2 = fadd float %acc_val_load_11, %tmp" [optical_flow_sw.cpp:200]   --->   Operation 105 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.71>
ST_16 : Operation 106 [1/4] (7.71ns)   --->   "%tmp_2 = fadd float %acc_val_load_11, %tmp" [optical_flow_sw.cpp:200]   --->   Operation 106 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.42>
ST_17 : Operation 107 [1/1] (1.42ns)   --->   "store float %tmp_2, float* %acc_val_addr_13, align 4" [optical_flow_sw.cpp:200]   --->   Operation 107 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_17 : Operation 108 [1/1] (0.00ns)   --->   "br label %.preheader" [optical_flow_sw.cpp:198]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 5> <Delay = 1.42>
ST_18 : Operation 109 [1/2] (1.42ns)   --->   "%acc_val_load = load float* %acc_val_addr, align 4" [optical_flow_sw.cpp:206]   --->   Operation 109 'load' 'acc_val_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_18 : Operation 110 [2/2] (1.42ns)   --->   "%acc_val_load_7 = load float* %acc_val_addr_8, align 4" [optical_flow_sw.cpp:206]   --->   Operation 110 'load' 'acc_val_load_7' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_18 : Operation 111 [2/2] (1.42ns)   --->   "%acc_val_load_8 = load float* %acc_val_addr_9, align 4" [optical_flow_sw.cpp:206]   --->   Operation 111 'load' 'acc_val_load_8' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 19 <SV = 6> <Delay = 4.08>
ST_19 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln206_1 = zext i20 %add_ln206_1 to i64" [optical_flow_sw.cpp:206]   --->   Operation 112 'zext' 'zext_ln206_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 113 [1/1] (0.00ns)   --->   "%tensor_0_val_addr = getelementptr [446464 x float]* %tensor_0_val, i64 0, i64 %zext_ln206_1" [optical_flow_sw.cpp:206]   --->   Operation 113 'getelementptr' 'tensor_0_val_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 114 [1/1] (0.00ns)   --->   "%tensor_1_val_addr = getelementptr [446464 x float]* %tensor_1_val, i64 0, i64 %zext_ln206_1" [optical_flow_sw.cpp:206]   --->   Operation 114 'getelementptr' 'tensor_1_val_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "%tensor_3_val_addr = getelementptr [446464 x float]* %tensor_3_val, i64 0, i64 %zext_ln206_1" [optical_flow_sw.cpp:206]   --->   Operation 115 'getelementptr' 'tensor_3_val_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (2.66ns)   --->   "store float %acc_val_load, float* %tensor_0_val_addr, align 4" [optical_flow_sw.cpp:206]   --->   Operation 116 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_19 : Operation 117 [1/2] (1.42ns)   --->   "%acc_val_load_7 = load float* %acc_val_addr_8, align 4" [optical_flow_sw.cpp:206]   --->   Operation 117 'load' 'acc_val_load_7' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_19 : Operation 118 [1/1] (2.66ns)   --->   "store float %acc_val_load_7, float* %tensor_1_val_addr, align 4" [optical_flow_sw.cpp:206]   --->   Operation 118 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_19 : Operation 119 [1/2] (1.42ns)   --->   "%acc_val_load_8 = load float* %acc_val_addr_9, align 4" [optical_flow_sw.cpp:206]   --->   Operation 119 'load' 'acc_val_load_8' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_19 : Operation 120 [1/1] (2.66ns)   --->   "store float %acc_val_load_8, float* %tensor_3_val_addr, align 4" [optical_flow_sw.cpp:206]   --->   Operation 120 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_19 : Operation 121 [2/2] (1.42ns)   --->   "%acc_val_load_9 = load float* %acc_val_addr_10, align 4" [optical_flow_sw.cpp:206]   --->   Operation 121 'load' 'acc_val_load_9' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_19 : Operation 122 [2/2] (1.42ns)   --->   "%acc_val_load_10 = load float* %acc_val_addr_11, align 4" [optical_flow_sw.cpp:206]   --->   Operation 122 'load' 'acc_val_load_10' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 20 <SV = 7> <Delay = 4.08>
ST_20 : Operation 123 [1/1] (0.00ns)   --->   "%tensor_4_val_addr = getelementptr [446464 x float]* %tensor_4_val, i64 0, i64 %zext_ln206_1" [optical_flow_sw.cpp:206]   --->   Operation 123 'getelementptr' 'tensor_4_val_addr' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "%tensor_5_val_addr = getelementptr [446464 x float]* %tensor_5_val, i64 0, i64 %zext_ln206_1" [optical_flow_sw.cpp:206]   --->   Operation 124 'getelementptr' 'tensor_5_val_addr' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_20 : Operation 125 [1/2] (1.42ns)   --->   "%acc_val_load_9 = load float* %acc_val_addr_10, align 4" [optical_flow_sw.cpp:206]   --->   Operation 125 'load' 'acc_val_load_9' <Predicate = (!icmp_ln204)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_20 : Operation 126 [1/1] (2.66ns)   --->   "store float %acc_val_load_9, float* %tensor_4_val_addr, align 4" [optical_flow_sw.cpp:206]   --->   Operation 126 'store' <Predicate = (!icmp_ln204)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_20 : Operation 127 [1/2] (1.42ns)   --->   "%acc_val_load_10 = load float* %acc_val_addr_11, align 4" [optical_flow_sw.cpp:206]   --->   Operation 127 'load' 'acc_val_load_10' <Predicate = (!icmp_ln204)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_20 : Operation 128 [1/1] (2.66ns)   --->   "store float %acc_val_load_10, float* %tensor_5_val_addr, align 4" [optical_flow_sw.cpp:206]   --->   Operation 128 'store' <Predicate = (!icmp_ln204)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_20 : Operation 129 [1/1] (0.00ns)   --->   "br label %.loopexit._crit_edge" [optical_flow_sw.cpp:207]   --->   Operation 129 'br' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_20 : Operation 130 [1/1] (0.00ns)   --->   "br label %.preheader3" [optical_flow_sw.cpp:187]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tensor_0_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tensor_1_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tensor_3_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tensor_4_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tensor_5_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tensor_y_val]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc_val           (alloca           ) [ 001111111111111111111]
acc_val_addr      (getelementptr    ) [ 001111111111111111111]
acc_val_addr_8    (getelementptr    ) [ 001111111111111111111]
acc_val_addr_9    (getelementptr    ) [ 001111111111111111111]
acc_val_addr_10   (getelementptr    ) [ 001111111111111111111]
acc_val_addr_11   (getelementptr    ) [ 001111111111111111111]
br_ln185          (br               ) [ 011111111111111111111]
r_0               (phi              ) [ 001000000000000000000]
icmp_ln185        (icmp             ) [ 001111111111111111111]
empty             (speclooptripcount) [ 000000000000000000000]
r                 (add              ) [ 011111111111111111111]
br_ln185          (br               ) [ 000000000000000000000]
tmp_8             (bitconcatenate   ) [ 000000000000000000000]
zext_ln187        (zext             ) [ 000111111111111111111]
br_ln187          (br               ) [ 001111111111111111111]
ret_ln210         (ret              ) [ 000000000000000000000]
c_0               (phi              ) [ 000111111111111111000]
icmp_ln187        (icmp             ) [ 001111111111111111111]
empty_11          (speclooptripcount) [ 000000000000000000000]
c                 (add              ) [ 001111111111111111111]
br_ln187          (br               ) [ 000000000000000000000]
br_ln190          (br               ) [ 001111111111111111111]
br_ln0            (br               ) [ 011111111111111111111]
k_0               (phi              ) [ 000010000000000000000]
icmp_ln190        (icmp             ) [ 001111111111111111111]
empty_12          (speclooptripcount) [ 000000000000000000000]
k                 (add              ) [ 001111111111111111111]
br_ln190          (br               ) [ 000000000000000000000]
zext_ln192        (zext             ) [ 000000000000000000000]
acc_val_addr_12   (getelementptr    ) [ 000000000000000000000]
store_ln192       (store            ) [ 000000000000000000000]
br_ln190          (br               ) [ 001111111111111111111]
tmp_7             (partselect       ) [ 000000000000000000000]
icmp_ln194        (icmp             ) [ 000000000000000000000]
tmp_9             (bitselect        ) [ 000000000000000000000]
or_ln194          (or               ) [ 001111111111111111111]
br_ln194          (br               ) [ 000000000000000000000]
br_ln196          (br               ) [ 001111111111111111111]
i_0               (phi              ) [ 000001000000000000000]
zext_ln196        (zext             ) [ 000000000000000000000]
icmp_ln196        (icmp             ) [ 001111111111111111111]
empty_13          (speclooptripcount) [ 000000000000000000000]
i                 (add              ) [ 001111111111111111111]
br_ln196          (br               ) [ 000000000000000000000]
sub_ln200         (sub              ) [ 000000000000000000000]
zext_ln200        (zext             ) [ 000000000000000000000]
add_ln200         (add              ) [ 000000000000000000000]
p_shl_cast        (bitconcatenate   ) [ 000000000000000000000]
tmp_10            (bitconcatenate   ) [ 000000000000000000000]
zext_ln200_2      (zext             ) [ 000000000000000000000]
sub_ln200_1       (sub              ) [ 000000111111111111000]
icmp_ln7          (icmp             ) [ 000000000000000000000]
select_ln7        (select           ) [ 000000111111111111000]
br_ln198          (br               ) [ 001111111111111111111]
br_ln0            (br               ) [ 000000000000000000000]
icmp_ln204        (icmp             ) [ 001111111111111111111]
br_ln204          (br               ) [ 000000000000000000000]
add_ln206         (add              ) [ 000000000000000000000]
zext_ln206        (zext             ) [ 000000000000000000000]
add_ln206_1       (add              ) [ 000000000000000000110]
component_0       (phi              ) [ 000000111111000000000]
icmp_ln198        (icmp             ) [ 001111111111111111111]
empty_14          (speclooptripcount) [ 000000000000000000000]
component         (add              ) [ 001111111111111111111]
br_ln198          (br               ) [ 000000000000000000000]
zext_ln200_3      (zext             ) [ 000000000000000000000]
add_ln200_1       (add              ) [ 000000000000000000000]
zext_ln200_4      (zext             ) [ 000000000000000000000]
tensor_y_val_addr (getelementptr    ) [ 000000011100000000000]
br_ln0            (br               ) [ 001111111111111111111]
tensor_y_val_load (load             ) [ 000000000011100000000]
zext_ln200_1      (zext             ) [ 000000000000000000000]
acc_val_addr_13   (getelementptr    ) [ 000000000000111111000]
tmp               (fmul             ) [ 000000000000011110000]
acc_val_load_11   (load             ) [ 000000000000011110000]
tmp_2             (fadd             ) [ 000000000000000001000]
store_ln200       (store            ) [ 000000000000000000000]
br_ln198          (br               ) [ 001111111111111111111]
acc_val_load      (load             ) [ 000000000000000000010]
zext_ln206_1      (zext             ) [ 001111111111111111001]
tensor_0_val_addr (getelementptr    ) [ 000000000000000000000]
tensor_1_val_addr (getelementptr    ) [ 000000000000000000000]
tensor_3_val_addr (getelementptr    ) [ 000000000000000000000]
store_ln206       (store            ) [ 000000000000000000000]
acc_val_load_7    (load             ) [ 000000000000000000000]
store_ln206       (store            ) [ 000000000000000000000]
acc_val_load_8    (load             ) [ 000000000000000000000]
store_ln206       (store            ) [ 000000000000000000000]
tensor_4_val_addr (getelementptr    ) [ 000000000000000000000]
tensor_5_val_addr (getelementptr    ) [ 000000000000000000000]
acc_val_load_9    (load             ) [ 000000000000000000000]
store_ln206       (store            ) [ 000000000000000000000]
acc_val_load_10   (load             ) [ 000000000000000000000]
store_ln206       (store            ) [ 000000000000000000000]
br_ln207          (br               ) [ 000000000000000000000]
br_ln187          (br               ) [ 001111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tensor_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tensor_0_val"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tensor_1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tensor_1_val"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tensor_3_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tensor_3_val"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tensor_4_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tensor_4_val"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tensor_5_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tensor_5_val"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tensor_y_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tensor_y_val"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i20.i3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i20.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="acc_val_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_val/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="acc_val_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_val_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="acc_val_addr_8_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_val_addr_8/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="acc_val_addr_9_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="3" slack="0"/>
<pin id="104" dir="1" index="3" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_val_addr_9/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="acc_val_addr_10_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="1" index="3" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_val_addr_10/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="acc_val_addr_11_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="1" index="3" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_val_addr_11/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="acc_val_addr_12_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="3" slack="0"/>
<pin id="128" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_val_addr_12/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="0" slack="5"/>
<pin id="157" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="158" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="0"/>
<pin id="160" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln192/4 acc_val_load/5 acc_val_load_11/11 store_ln200/17 acc_val_load_7/18 acc_val_load_8/18 acc_val_load_9/19 acc_val_load_10/19 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tensor_y_val_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="23" slack="0"/>
<pin id="141" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tensor_y_val_addr/6 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="22" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tensor_y_val_load/6 "/>
</bind>
</comp>

<comp id="150" class="1004" name="acc_val_addr_13_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="3" slack="0"/>
<pin id="154" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_val_addr_13/11 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tensor_0_val_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="20" slack="0"/>
<pin id="165" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tensor_0_val_addr/19 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tensor_1_val_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="20" slack="0"/>
<pin id="172" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tensor_1_val_addr/19 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tensor_3_val_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="20" slack="0"/>
<pin id="179" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tensor_3_val_addr/19 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln206_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="19" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="1"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln206/19 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln206_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="19" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln206/19 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln206_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="19" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln206/19 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tensor_4_val_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="20" slack="1"/>
<pin id="206" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tensor_4_val_addr/20 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tensor_5_val_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="20" slack="1"/>
<pin id="213" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tensor_5_val_addr/20 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln206_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="19" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln206/20 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln206_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="19" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln206/20 "/>
</bind>
</comp>

<comp id="230" class="1005" name="r_0_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="9" slack="1"/>
<pin id="232" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="r_0_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="9" slack="0"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="241" class="1005" name="c_0_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="11" slack="1"/>
<pin id="243" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="c_0_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="0"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="1" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="253" class="1005" name="k_0_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="1"/>
<pin id="255" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="k_0_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="3" slack="0"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="1" slack="1"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/4 "/>
</bind>
</comp>

<comp id="264" class="1005" name="i_0_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="2" slack="1"/>
<pin id="266" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="i_0_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="2" slack="0"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="1" slack="1"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/5 "/>
</bind>
</comp>

<comp id="275" class="1005" name="component_0_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="3" slack="1"/>
<pin id="277" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="component_0 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="component_0_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="0"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="1" slack="1"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="component_0/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="0" index="1" bw="32" slack="1"/>
<pin id="290" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_2/13 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="0" index="1" bw="32" slack="5"/>
<pin id="294" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="295" class="1005" name="reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_val_load_11 acc_val_load "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln185_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="9" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln185/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="r_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="9" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_8_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="19" slack="0"/>
<pin id="315" dir="0" index="1" bw="9" slack="0"/>
<pin id="316" dir="0" index="2" bw="1" slack="0"/>
<pin id="317" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln187_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="19" slack="0"/>
<pin id="323" dir="1" index="1" bw="20" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln187_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="11" slack="0"/>
<pin id="327" dir="0" index="1" bw="11" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln187/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="c_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="11" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln190_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="3" slack="0"/>
<pin id="339" dir="0" index="1" bw="2" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln190/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="k_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="3" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln192_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="3" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln192/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_7_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="10" slack="0"/>
<pin id="356" dir="0" index="1" bw="11" slack="1"/>
<pin id="357" dir="0" index="2" bw="1" slack="0"/>
<pin id="358" dir="0" index="3" bw="5" slack="0"/>
<pin id="359" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln194_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln194/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_9_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="11" slack="1"/>
<pin id="373" dir="0" index="2" bw="5" slack="0"/>
<pin id="374" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="or_ln194_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln194/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln196_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="0"/>
<pin id="386" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln196/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="icmp_ln196_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="2" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln196/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="i_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="2" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="sub_ln200_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="11" slack="2"/>
<pin id="402" dir="0" index="1" bw="2" slack="0"/>
<pin id="403" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln200/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln200_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="11" slack="0"/>
<pin id="408" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln200/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln200_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="11" slack="0"/>
<pin id="412" dir="0" index="1" bw="19" slack="3"/>
<pin id="413" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln200/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_shl_cast_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="23" slack="0"/>
<pin id="417" dir="0" index="1" bw="20" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_10_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="21" slack="0"/>
<pin id="425" dir="0" index="1" bw="20" slack="0"/>
<pin id="426" dir="0" index="2" bw="1" slack="0"/>
<pin id="427" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln200_2_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="21" slack="0"/>
<pin id="433" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln200_2/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="sub_ln200_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="23" slack="0"/>
<pin id="437" dir="0" index="1" bw="21" slack="0"/>
<pin id="438" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln200_1/5 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln7_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="2" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/5 "/>
</bind>
</comp>

<comp id="447" class="1004" name="select_ln7_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="0" index="2" bw="32" slack="0"/>
<pin id="451" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="icmp_ln204_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="11" slack="2"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln204/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add_ln206_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="11" slack="2"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln206/5 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln206_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="11" slack="0"/>
<pin id="469" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln206/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="add_ln206_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="19" slack="3"/>
<pin id="473" dir="0" index="1" bw="11" slack="0"/>
<pin id="474" dir="1" index="2" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln206_1/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="icmp_ln198_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="3" slack="0"/>
<pin id="478" dir="0" index="1" bw="2" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln198/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="component_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="3" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="component/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="zext_ln200_3_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="3" slack="0"/>
<pin id="490" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln200_3/6 "/>
</bind>
</comp>

<comp id="492" class="1004" name="add_ln200_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="23" slack="1"/>
<pin id="494" dir="0" index="1" bw="3" slack="0"/>
<pin id="495" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln200_1/6 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln200_4_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="23" slack="0"/>
<pin id="499" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln200_4/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln200_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="3" slack="5"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln200_1/11 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln206_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="20" slack="2"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln206_1/19 "/>
</bind>
</comp>

<comp id="513" class="1005" name="acc_val_addr_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="3" slack="4"/>
<pin id="515" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="acc_val_addr "/>
</bind>
</comp>

<comp id="518" class="1005" name="acc_val_addr_8_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="3" slack="5"/>
<pin id="520" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="acc_val_addr_8 "/>
</bind>
</comp>

<comp id="523" class="1005" name="acc_val_addr_9_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="3" slack="5"/>
<pin id="525" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="acc_val_addr_9 "/>
</bind>
</comp>

<comp id="528" class="1005" name="acc_val_addr_10_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="3" slack="6"/>
<pin id="530" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="acc_val_addr_10 "/>
</bind>
</comp>

<comp id="533" class="1005" name="acc_val_addr_11_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="3" slack="6"/>
<pin id="535" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="acc_val_addr_11 "/>
</bind>
</comp>

<comp id="541" class="1005" name="r_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="9" slack="0"/>
<pin id="543" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="546" class="1005" name="zext_ln187_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="20" slack="3"/>
<pin id="548" dir="1" index="1" bw="20" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln187 "/>
</bind>
</comp>

<comp id="555" class="1005" name="c_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="11" slack="0"/>
<pin id="557" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="563" class="1005" name="k_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="3" slack="0"/>
<pin id="565" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="568" class="1005" name="or_ln194_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="1"/>
<pin id="570" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln194 "/>
</bind>
</comp>

<comp id="575" class="1005" name="i_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="2" slack="0"/>
<pin id="577" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="580" class="1005" name="sub_ln200_1_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="23" slack="1"/>
<pin id="582" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln200_1 "/>
</bind>
</comp>

<comp id="585" class="1005" name="select_ln7_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="5"/>
<pin id="587" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="select_ln7 "/>
</bind>
</comp>

<comp id="590" class="1005" name="icmp_ln204_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="3"/>
<pin id="592" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln204 "/>
</bind>
</comp>

<comp id="594" class="1005" name="add_ln206_1_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="20" slack="2"/>
<pin id="596" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="add_ln206_1 "/>
</bind>
</comp>

<comp id="602" class="1005" name="component_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="3" slack="0"/>
<pin id="604" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="component "/>
</bind>
</comp>

<comp id="607" class="1005" name="tensor_y_val_addr_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="22" slack="1"/>
<pin id="609" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tensor_y_val_addr "/>
</bind>
</comp>

<comp id="612" class="1005" name="tensor_y_val_load_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="1"/>
<pin id="614" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tensor_y_val_load "/>
</bind>
</comp>

<comp id="617" class="1005" name="acc_val_addr_13_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="3" slack="1"/>
<pin id="619" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="acc_val_addr_13 "/>
</bind>
</comp>

<comp id="622" class="1005" name="tmp_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="627" class="1005" name="tmp_2_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="1"/>
<pin id="629" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="632" class="1005" name="zext_ln206_1_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="64" slack="1"/>
<pin id="634" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln206_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="80" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="80" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="105"><net_src comp="80" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="80" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="80" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="52" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="137" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="150" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="166"><net_src comp="0" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="4" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="161" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="130" pin="3"/><net_sink comp="188" pin=1"/></net>

<net id="194"><net_src comp="168" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="200"><net_src comp="130" pin="7"/><net_sink comp="195" pin=1"/></net>

<net id="201"><net_src comp="175" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="207"><net_src comp="6" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="14" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="8" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="14" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="130" pin="7"/><net_sink comp="216" pin=1"/></net>

<net id="222"><net_src comp="202" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="228"><net_src comp="130" pin="3"/><net_sink comp="223" pin=1"/></net>

<net id="229"><net_src comp="209" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="22" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="36" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="252"><net_src comp="245" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="256"><net_src comp="44" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="267"><net_src comp="62" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="278"><net_src comp="44" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="286"><net_src comp="279" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="298"><net_src comp="130" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="305"><net_src comp="234" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="24" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="234" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="30" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="32" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="234" pin="4"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="34" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="324"><net_src comp="313" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="245" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="38" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="245" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="42" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="257" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="46" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="257" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="50" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="257" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="360"><net_src comp="54" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="241" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="56" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="363"><net_src comp="58" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="368"><net_src comp="354" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="34" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="60" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="241" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="58" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="382"><net_src comp="370" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="364" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="268" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="268" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="64" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="268" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="66" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="241" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="384" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="406" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="420"><net_src comp="68" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="410" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="44" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="428"><net_src comp="70" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="410" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="72" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="434"><net_src comp="423" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="415" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="431" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="268" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="66" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="452"><net_src comp="441" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="74" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="76" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="459"><net_src comp="241" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="36" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="241" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="78" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="461" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="467" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="279" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="46" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="279" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="50" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="491"><net_src comp="279" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="488" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="500"><net_src comp="492" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="505"><net_src comp="275" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="510"><net_src comp="507" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="516"><net_src comp="84" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="521"><net_src comp="92" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="526"><net_src comp="100" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="531"><net_src comp="108" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="536"><net_src comp="116" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="544"><net_src comp="307" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="549"><net_src comp="321" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="558"><net_src comp="331" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="566"><net_src comp="343" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="571"><net_src comp="378" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="578"><net_src comp="394" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="583"><net_src comp="435" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="588"><net_src comp="447" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="593"><net_src comp="455" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="471" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="605"><net_src comp="482" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="610"><net_src comp="137" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="615"><net_src comp="144" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="620"><net_src comp="150" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="625"><net_src comp="291" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="630"><net_src comp="287" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="635"><net_src comp="507" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="209" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tensor_0_val | {19 }
	Port: tensor_1_val | {19 }
	Port: tensor_3_val | {19 }
	Port: tensor_4_val | {20 }
	Port: tensor_5_val | {20 }
 - Input state : 
	Port: tensor_weight_x : tensor_y_val | {6 7 8 9 }
  - Chain level:
	State 1
		acc_val_addr : 1
		acc_val_addr_8 : 1
		acc_val_addr_9 : 1
		acc_val_addr_10 : 1
		acc_val_addr_11 : 1
	State 2
		icmp_ln185 : 1
		r : 1
		br_ln185 : 2
		tmp_8 : 1
		zext_ln187 : 2
	State 3
		icmp_ln187 : 1
		c : 1
		br_ln187 : 2
	State 4
		icmp_ln190 : 1
		k : 1
		br_ln190 : 2
		zext_ln192 : 1
		acc_val_addr_12 : 2
		store_ln192 : 3
		icmp_ln194 : 1
		or_ln194 : 2
		br_ln194 : 2
	State 5
		zext_ln196 : 1
		icmp_ln196 : 1
		i : 1
		br_ln196 : 2
		sub_ln200 : 2
		zext_ln200 : 3
		add_ln200 : 4
		p_shl_cast : 5
		tmp_10 : 5
		zext_ln200_2 : 6
		sub_ln200_1 : 7
		icmp_ln7 : 1
		select_ln7 : 2
		br_ln204 : 1
		zext_ln206 : 1
		add_ln206_1 : 2
	State 6
		icmp_ln198 : 1
		component : 1
		br_ln198 : 2
		zext_ln200_3 : 1
		add_ln200_1 : 2
		zext_ln200_4 : 3
		tensor_y_val_addr : 4
		tensor_y_val_load : 5
	State 7
	State 8
	State 9
	State 10
	State 11
		acc_val_addr_13 : 1
		acc_val_load_11 : 2
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		tensor_0_val_addr : 1
		tensor_1_val_addr : 1
		tensor_3_val_addr : 1
		store_ln206 : 2
		store_ln206 : 2
		store_ln206 : 2
	State 20
		store_ln206 : 1
		store_ln206 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_287     |    2    |   227   |   214   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_291     |    3    |   128   |   138   |
|----------|---------------------|---------|---------|---------|
|          |       r_fu_307      |    0    |    0    |    16   |
|          |       c_fu_331      |    0    |    0    |    18   |
|          |       k_fu_343      |    0    |    0    |    12   |
|          |       i_fu_394      |    0    |    0    |    10   |
|    add   |   add_ln200_fu_410  |    0    |    0    |    26   |
|          |   add_ln206_fu_461  |    0    |    0    |    18   |
|          |  add_ln206_1_fu_471 |    0    |    0    |    26   |
|          |   component_fu_482  |    0    |    0    |    12   |
|          |  add_ln200_1_fu_492 |    0    |    0    |    30   |
|----------|---------------------|---------|---------|---------|
|          |  icmp_ln185_fu_301  |    0    |    0    |    13   |
|          |  icmp_ln187_fu_325  |    0    |    0    |    13   |
|          |  icmp_ln190_fu_337  |    0    |    0    |    9    |
|   icmp   |  icmp_ln194_fu_364  |    0    |    0    |    13   |
|          |  icmp_ln196_fu_388  |    0    |    0    |    8    |
|          |   icmp_ln7_fu_441   |    0    |    0    |    8    |
|          |  icmp_ln204_fu_455  |    0    |    0    |    13   |
|          |  icmp_ln198_fu_476  |    0    |    0    |    9    |
|----------|---------------------|---------|---------|---------|
|    sub   |   sub_ln200_fu_400  |    0    |    0    |    18   |
|          |  sub_ln200_1_fu_435 |    0    |    0    |    30   |
|----------|---------------------|---------|---------|---------|
|  select  |  select_ln7_fu_447  |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    or    |   or_ln194_fu_378   |    0    |    0    |    6    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_8_fu_313    |    0    |    0    |    0    |
|bitconcatenate|  p_shl_cast_fu_415  |    0    |    0    |    0    |
|          |    tmp_10_fu_423    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  zext_ln187_fu_321  |    0    |    0    |    0    |
|          |  zext_ln192_fu_349  |    0    |    0    |    0    |
|          |  zext_ln196_fu_384  |    0    |    0    |    0    |
|          |  zext_ln200_fu_406  |    0    |    0    |    0    |
|   zext   | zext_ln200_2_fu_431 |    0    |    0    |    0    |
|          |  zext_ln206_fu_467  |    0    |    0    |    0    |
|          | zext_ln200_3_fu_488 |    0    |    0    |    0    |
|          | zext_ln200_4_fu_497 |    0    |    0    |    0    |
|          | zext_ln200_1_fu_502 |    0    |    0    |    0    |
|          | zext_ln206_1_fu_507 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|     tmp_7_fu_354    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
| bitselect|     tmp_9_fu_370    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   355   |   692   |
|----------|---------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|acc_val|    0   |   64   |    3   |    0   |
+-------+--------+--------+--------+--------+
| Total |    0   |   64   |    3   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| acc_val_addr_10_reg_528 |    3   |
| acc_val_addr_11_reg_533 |    3   |
| acc_val_addr_13_reg_617 |    3   |
|  acc_val_addr_8_reg_518 |    3   |
|  acc_val_addr_9_reg_523 |    3   |
|   acc_val_addr_reg_513  |    3   |
|   add_ln206_1_reg_594   |   20   |
|       c_0_reg_241       |   11   |
|        c_reg_555        |   11   |
|   component_0_reg_275   |    3   |
|    component_reg_602    |    3   |
|       i_0_reg_264       |    2   |
|        i_reg_575        |    2   |
|    icmp_ln204_reg_590   |    1   |
|       k_0_reg_253       |    3   |
|        k_reg_563        |    3   |
|     or_ln194_reg_568    |    1   |
|       r_0_reg_230       |    9   |
|        r_reg_541        |    9   |
|         reg_295         |   32   |
|    select_ln7_reg_585   |   32   |
|   sub_ln200_1_reg_580   |   23   |
|tensor_y_val_addr_reg_607|   22   |
|tensor_y_val_load_reg_612|   32   |
|      tmp_2_reg_627      |   32   |
|       tmp_reg_622       |   32   |
|    zext_ln187_reg_546   |   20   |
|   zext_ln206_1_reg_632  |   64   |
+-------------------------+--------+
|          Total          |   385  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_130  |  p0  |   6  |   3  |   18   ||    33   |
|  grp_access_fu_130  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_130  |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_144  |  p0  |   2  |  22  |   44   ||    9    |
|     c_0_reg_241     |  p0  |   2  |  11  |   22   ||    9    |
| component_0_reg_275 |  p0  |   2  |   3  |    6   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   154  ||   6.64  ||    78   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   355  |   692  |    -   |
|   Memory  |    0   |    -   |    -   |   64   |    3   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   78   |    -   |
|  Register |    -   |    -   |    -   |   385  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |    6   |   804  |   773  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
