{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 16:57:48 2017 " "Info: Processing started: Wed Nov 15 16:57:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off Project -c Processor --check_ios " "Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off Project -c Processor --check_ios" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Processor EP2C20F484C7 " "Info (119006): Selected device EP2C20F484C7 for design \"Processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info (176445): Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info (176445): Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info (176445): Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info (169124): Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info (169125): Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 4969 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info (169125): Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 4970 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info (169125): Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 4971 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 63 " "Critical Warning (169085): No exact pin location assignment(s) for 32 pins of 63 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[0\] " "Info (169086): Pin Stage_Output\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[0] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 50 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 115 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[1\] " "Info (169086): Pin Stage_Output\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[1] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 50 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 116 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[2\] " "Info (169086): Pin Stage_Output\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[2] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 50 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 117 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[3\] " "Info (169086): Pin Stage_Output\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[3] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 50 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 118 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[4\] " "Info (169086): Pin Stage_Output\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[4] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 50 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 119 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[5\] " "Info (169086): Pin Stage_Output\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[5] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 50 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 120 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[6\] " "Info (169086): Pin Stage_Output\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[6] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 50 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 121 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[7\] " "Info (169086): Pin Stage_Output\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[7] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 50 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 122 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[8\] " "Info (169086): Pin Stage_Output\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[8] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 50 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 123 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[9\] " "Info (169086): Pin Stage_Output\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[9] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 50 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 124 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[10\] " "Info (169086): Pin Stage_Output\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[10] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 50 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 125 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[11\] " "Info (169086): Pin Stage_Output\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[11] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 50 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 126 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[12\] " "Info (169086): Pin Stage_Output\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[12] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 50 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 127 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[13\] " "Info (169086): Pin Stage_Output\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[13] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 50 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 128 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[14\] " "Info (169086): Pin Stage_Output\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[14] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 50 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 129 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[15\] " "Info (169086): Pin Stage_Output\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[15] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 50 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 130 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[16\] " "Info (169086): Pin Stage_Output\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[16] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 50 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 131 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[17\] " "Info (169086): Pin Stage_Output\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[17] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 50 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 132 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[18\] " "Info (169086): Pin Stage_Output\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[18] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 50 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 133 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[19\] " "Info (169086): Pin Stage_Output\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[19] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 50 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 134 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[20\] " "Info (169086): Pin Stage_Output\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[20] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 50 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 135 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[21\] " "Info (169086): Pin Stage_Output\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[21] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 50 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 136 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[22\] " "Info (169086): Pin Stage_Output\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[22] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 50 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 137 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[23\] " "Info (169086): Pin Stage_Output\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[23] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 50 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 138 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[24\] " "Info (169086): Pin Stage_Output\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[24] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 50 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 139 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[25\] " "Info (169086): Pin Stage_Output\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[25] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 50 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 140 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[26\] " "Info (169086): Pin Stage_Output\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[26] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 50 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 141 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[27\] " "Info (169086): Pin Stage_Output\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[27] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 50 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 142 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[28\] " "Info (169086): Pin Stage_Output\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[28] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 50 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 143 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[29\] " "Info (169086): Pin Stage_Output\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[29] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 50 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 144 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[30\] " "Info (169086): Pin Stage_Output\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[30] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 50 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 145 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[31\] " "Info (169086): Pin Stage_Output\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[31] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 50 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 146 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info (176353): Automatically promoted node clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IO_MemoryInterface:Step18\|inst6 " "Info (176357): Destination node IO_MemoryInterface:Step18\|inst6" {  } { { "project/IO_MemoryInterface.bdf" "" { Schematic "C:/Users/Zed/Desktop/CSCE230/230project/project/IO_MemoryInterface.bdf" { { 160 448 512 208 "inst6" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_MemoryInterface:Step18|inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 157 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IO_MemoryInterface:Step18\|inst7 " "Info (176357): Destination node IO_MemoryInterface:Step18\|inst7" {  } { { "project/IO_MemoryInterface.bdf" "" { Schematic "C:/Users/Zed/Desktop/CSCE230/230project/project/IO_MemoryInterface.bdf" { { 272 448 512 320 "inst7" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_MemoryInterface:Step18|inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 156 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { clock } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 10 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 147 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_MemoryInterface:Step18\|inst6  " "Info (176353): Automatically promoted node IO_MemoryInterface:Step18\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "project/IO_MemoryInterface.bdf" "" { Schematic "C:/Users/Zed/Desktop/CSCE230/230project/project/IO_MemoryInterface.bdf" { { 160 448 512 208 "inst6" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_MemoryInterface:Step18|inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 157 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_MemoryInterface:Step18\|inst7  " "Info (176353): Automatically promoted node IO_MemoryInterface:Step18\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "project/IO_MemoryInterface.bdf" "" { Schematic "C:/Users/Zed/Desktop/CSCE230/230project/project/IO_MemoryInterface.bdf" { { 272 448 512 320 "inst7" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_MemoryInterface:Step18|inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 156 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN A13 (LVDS45p, DPCLK9/DQS4T/CQ5T)) " "Info (176353): Automatically promoted node reset (placed in PIN A13 (LVDS45p, DPCLK9/DQS4T/CQ5T))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:Step1\|lpm_divide:Mod0\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~0 " "Info (176357): Destination node CU:Step1\|lpm_divide:Mod0\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~0" {  } { { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:Step1|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 3221 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:Step1\|stage~2 " "Info (176357): Destination node CU:Step1\|stage~2" {  } { { "project/CU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/CU.vhdl" 32 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:Step1|stage~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 1531 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:Step1\|stage~3 " "Info (176357): Destination node CU:Step1\|stage~3" {  } { { "project/CU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/CU.vhdl" 32 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:Step1|stage~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 1532 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:Step1\|stage~4 " "Info (176357): Destination node CU:Step1\|stage~4" {  } { { "project/CU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/CU.vhdl" 32 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:Step1|stage~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 1533 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:Step1\|stage~5 " "Info (176357): Destination node CU:Step1\|stage~5" {  } { { "project/CU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/CU.vhdl" 32 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:Step1|stage~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 1534 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:Step1\|stage~6 " "Info (176357): Destination node CU:Step1\|stage~6" {  } { { "project/CU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/CU.vhdl" 32 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:Step1|stage~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 1535 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:Step1\|stage~7 " "Info (176357): Destination node CU:Step1\|stage~7" {  } { { "project/CU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/CU.vhdl" 32 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:Step1|stage~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 1536 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:Step1\|stage~8 " "Info (176357): Destination node CU:Step1\|stage~8" {  } { { "project/CU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/CU.vhdl" 32 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:Step1|stage~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 1537 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:Step1\|stage~9 " "Info (176357): Destination node CU:Step1\|stage~9" {  } { { "project/CU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/CU.vhdl" 32 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:Step1|stage~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 1538 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:Step1\|stage~10 " "Info (176357): Destination node CU:Step1\|stage~10" {  } { { "project/CU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/CU.vhdl" 32 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:Step1|stage~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 1539 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info (176358): Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { reset } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 10 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 148 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 3.3V 0 32 0 " "Info (176211): Number of I/O pins in group: 32 (unused VREF, 3.3V VCCIO, 0 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info (176212): I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info (176215): I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info (176214): Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 11 22 " "Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 39 " "Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 14 22 " "Info (176213): I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQFIT_QID_AND_CHECK_IO_COMPILE" "" "Info (121043): Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 121043 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 4 s Quartus II 32-bit " "Info: Quartus II 32-bit I/O Assignment Analysis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "382 " "Info: Peak virtual memory: 382 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 15 16:57:55 2017 " "Info: Processing ended: Wed Nov 15 16:57:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
