// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _DCT_MAT_Multiply2_HH_
#define _DCT_MAT_Multiply2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "DCT_MAT_Multiply2_Loop_Row_proc.h"

namespace ap_rtl {

struct DCT_MAT_Multiply2 : public sc_module {
    // Port declarations 127
    sc_out< sc_lv<6> > A_address0;
    sc_out< sc_logic > A_ce0;
    sc_out< sc_lv<32> > A_d0;
    sc_in< sc_lv<32> > A_q0;
    sc_out< sc_logic > A_we0;
    sc_out< sc_lv<6> > A_address1;
    sc_out< sc_logic > A_ce1;
    sc_out< sc_lv<32> > A_d1;
    sc_in< sc_lv<32> > A_q1;
    sc_out< sc_logic > A_we1;
    sc_in< sc_lv<32> > B_0_1_read;
    sc_in< sc_lv<32> > B_0_2_read;
    sc_in< sc_lv<32> > B_0_3_read;
    sc_in< sc_lv<32> > B_0_5_read;
    sc_in< sc_lv<32> > B_0_6_read;
    sc_in< sc_lv<32> > B_0_7_read;
    sc_in< sc_lv<32> > B_1_0_read;
    sc_in< sc_lv<32> > B_1_2_read;
    sc_in< sc_lv<32> > B_1_3_read;
    sc_in< sc_lv<32> > B_1_4_read;
    sc_in< sc_lv<32> > B_1_5_read;
    sc_in< sc_lv<32> > B_1_6_read;
    sc_in< sc_lv<32> > B_1_7_read;
    sc_in< sc_lv<32> > B_2_0_read;
    sc_in< sc_lv<32> > B_2_1_read;
    sc_in< sc_lv<32> > B_2_3_read;
    sc_in< sc_lv<32> > B_2_4_read;
    sc_in< sc_lv<32> > B_2_5_read;
    sc_in< sc_lv<32> > B_2_6_read;
    sc_in< sc_lv<32> > B_2_7_read;
    sc_in< sc_lv<32> > B_3_0_read;
    sc_in< sc_lv<32> > B_3_1_read;
    sc_in< sc_lv<32> > B_3_2_read;
    sc_in< sc_lv<32> > B_3_4_read;
    sc_in< sc_lv<32> > B_3_5_read;
    sc_in< sc_lv<32> > B_3_6_read;
    sc_in< sc_lv<32> > B_3_7_read;
    sc_in< sc_lv<32> > B_4_1_read;
    sc_in< sc_lv<32> > B_4_2_read;
    sc_in< sc_lv<32> > B_4_3_read;
    sc_in< sc_lv<32> > B_4_5_read;
    sc_in< sc_lv<32> > B_4_6_read;
    sc_in< sc_lv<32> > B_4_7_read;
    sc_in< sc_lv<32> > B_5_0_read;
    sc_in< sc_lv<32> > B_5_1_read;
    sc_in< sc_lv<32> > B_5_2_read;
    sc_in< sc_lv<32> > B_5_3_read;
    sc_in< sc_lv<32> > B_5_4_read;
    sc_in< sc_lv<32> > B_5_6_read;
    sc_in< sc_lv<32> > B_5_7_read;
    sc_in< sc_lv<32> > B_6_0_read;
    sc_in< sc_lv<32> > B_6_1_read;
    sc_in< sc_lv<32> > B_6_2_read;
    sc_in< sc_lv<32> > B_6_3_read;
    sc_in< sc_lv<32> > B_6_4_read;
    sc_in< sc_lv<32> > B_6_5_read;
    sc_in< sc_lv<32> > B_6_7_read;
    sc_in< sc_lv<32> > B_7_0_read;
    sc_in< sc_lv<32> > B_7_1_read;
    sc_in< sc_lv<32> > B_7_2_read;
    sc_in< sc_lv<32> > B_7_3_read;
    sc_in< sc_lv<32> > B_7_4_read;
    sc_in< sc_lv<32> > B_7_5_read;
    sc_in< sc_lv<32> > B_7_6_read;
    sc_out< sc_lv<32> > C_din;
    sc_in< sc_logic > C_full_n;
    sc_out< sc_logic > C_write;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_out< sc_logic > B_0_1_read_ap_ack;
    sc_out< sc_logic > B_0_2_read_ap_ack;
    sc_out< sc_logic > B_0_3_read_ap_ack;
    sc_out< sc_logic > B_0_5_read_ap_ack;
    sc_out< sc_logic > B_0_6_read_ap_ack;
    sc_out< sc_logic > B_0_7_read_ap_ack;
    sc_out< sc_logic > B_1_0_read_ap_ack;
    sc_out< sc_logic > B_1_2_read_ap_ack;
    sc_out< sc_logic > B_1_3_read_ap_ack;
    sc_out< sc_logic > B_1_4_read_ap_ack;
    sc_out< sc_logic > B_1_5_read_ap_ack;
    sc_out< sc_logic > B_1_6_read_ap_ack;
    sc_out< sc_logic > B_1_7_read_ap_ack;
    sc_out< sc_logic > B_2_0_read_ap_ack;
    sc_out< sc_logic > B_2_1_read_ap_ack;
    sc_out< sc_logic > B_2_3_read_ap_ack;
    sc_out< sc_logic > B_2_4_read_ap_ack;
    sc_out< sc_logic > B_2_5_read_ap_ack;
    sc_out< sc_logic > B_2_6_read_ap_ack;
    sc_out< sc_logic > B_2_7_read_ap_ack;
    sc_out< sc_logic > B_3_0_read_ap_ack;
    sc_out< sc_logic > B_3_1_read_ap_ack;
    sc_out< sc_logic > B_3_2_read_ap_ack;
    sc_out< sc_logic > B_3_4_read_ap_ack;
    sc_out< sc_logic > B_3_5_read_ap_ack;
    sc_out< sc_logic > B_3_6_read_ap_ack;
    sc_out< sc_logic > B_3_7_read_ap_ack;
    sc_out< sc_logic > B_4_1_read_ap_ack;
    sc_out< sc_logic > B_4_2_read_ap_ack;
    sc_out< sc_logic > B_4_3_read_ap_ack;
    sc_out< sc_logic > B_4_5_read_ap_ack;
    sc_out< sc_logic > B_4_6_read_ap_ack;
    sc_out< sc_logic > B_4_7_read_ap_ack;
    sc_out< sc_logic > B_5_0_read_ap_ack;
    sc_out< sc_logic > B_5_1_read_ap_ack;
    sc_out< sc_logic > B_5_2_read_ap_ack;
    sc_out< sc_logic > B_5_3_read_ap_ack;
    sc_out< sc_logic > B_5_4_read_ap_ack;
    sc_out< sc_logic > B_5_6_read_ap_ack;
    sc_out< sc_logic > B_5_7_read_ap_ack;
    sc_out< sc_logic > B_6_0_read_ap_ack;
    sc_out< sc_logic > B_6_1_read_ap_ack;
    sc_out< sc_logic > B_6_2_read_ap_ack;
    sc_out< sc_logic > B_6_3_read_ap_ack;
    sc_out< sc_logic > B_6_4_read_ap_ack;
    sc_out< sc_logic > B_6_5_read_ap_ack;
    sc_out< sc_logic > B_6_7_read_ap_ack;
    sc_out< sc_logic > B_7_0_read_ap_ack;
    sc_out< sc_logic > B_7_1_read_ap_ack;
    sc_out< sc_logic > B_7_2_read_ap_ack;
    sc_out< sc_logic > B_7_3_read_ap_ack;
    sc_out< sc_logic > B_7_4_read_ap_ack;
    sc_out< sc_logic > B_7_5_read_ap_ack;
    sc_out< sc_logic > B_7_6_read_ap_ack;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;


    // Module declarations
    DCT_MAT_Multiply2(sc_module_name name);
    SC_HAS_PROCESS(DCT_MAT_Multiply2);

    ~DCT_MAT_Multiply2();

    sc_trace_file* mVcdFile;

    DCT_MAT_Multiply2_Loop_Row_proc* DCT_MAT_Multiply2_Loop_Row_proc_U0;
    sc_signal< sc_logic > DCT_MAT_Multiply2_Loop_Row_proc_U0_ap_start;
    sc_signal< sc_logic > DCT_MAT_Multiply2_Loop_Row_proc_U0_ap_done;
    sc_signal< sc_logic > DCT_MAT_Multiply2_Loop_Row_proc_U0_ap_continue;
    sc_signal< sc_logic > DCT_MAT_Multiply2_Loop_Row_proc_U0_ap_idle;
    sc_signal< sc_logic > DCT_MAT_Multiply2_Loop_Row_proc_U0_ap_ready;
    sc_signal< sc_lv<6> > DCT_MAT_Multiply2_Loop_Row_proc_U0_A_address0;
    sc_signal< sc_logic > DCT_MAT_Multiply2_Loop_Row_proc_U0_A_ce0;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_A_q0;
    sc_signal< sc_lv<6> > DCT_MAT_Multiply2_Loop_Row_proc_U0_A_address1;
    sc_signal< sc_logic > DCT_MAT_Multiply2_Loop_Row_proc_U0_A_ce1;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_A_q1;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read1;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read2;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read3;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read5;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read6;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read7;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read8;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read10;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read11;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read12;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read13;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read14;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read15;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read16;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read17;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read19;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read20;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read21;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read22;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read23;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read24;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read25;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read26;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read28;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read29;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read30;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read31;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read33;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read34;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read35;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read37;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read38;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read39;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read40;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read41;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read42;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read43;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read44;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read46;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read47;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read48;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read49;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read50;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read51;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read52;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read53;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read55;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read56;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read57;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read58;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read59;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read60;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read61;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read62;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply2_Loop_Row_proc_U0_C_din;
    sc_signal< sc_logic > DCT_MAT_Multiply2_Loop_Row_proc_U0_C_full_n;
    sc_signal< sc_logic > DCT_MAT_Multiply2_Loop_Row_proc_U0_C_write;
    sc_signal< sc_logic > ap_sig_hs_continue;
    sc_signal< sc_logic > ap_reg_procdone_DCT_MAT_Multiply2_Loop_Row_proc_U0;
    sc_signal< sc_logic > ap_sig_hs_done;
    sc_signal< sc_logic > ap_CS;
    sc_signal< sc_logic > ap_sig_top_allready;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_logic ap_const_logic_1;
    static const bool ap_true;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_A_address0();
    void thread_A_address1();
    void thread_A_ce0();
    void thread_A_ce1();
    void thread_A_d0();
    void thread_A_d1();
    void thread_A_we0();
    void thread_A_we1();
    void thread_B_0_1_read_ap_ack();
    void thread_B_0_2_read_ap_ack();
    void thread_B_0_3_read_ap_ack();
    void thread_B_0_5_read_ap_ack();
    void thread_B_0_6_read_ap_ack();
    void thread_B_0_7_read_ap_ack();
    void thread_B_1_0_read_ap_ack();
    void thread_B_1_2_read_ap_ack();
    void thread_B_1_3_read_ap_ack();
    void thread_B_1_4_read_ap_ack();
    void thread_B_1_5_read_ap_ack();
    void thread_B_1_6_read_ap_ack();
    void thread_B_1_7_read_ap_ack();
    void thread_B_2_0_read_ap_ack();
    void thread_B_2_1_read_ap_ack();
    void thread_B_2_3_read_ap_ack();
    void thread_B_2_4_read_ap_ack();
    void thread_B_2_5_read_ap_ack();
    void thread_B_2_6_read_ap_ack();
    void thread_B_2_7_read_ap_ack();
    void thread_B_3_0_read_ap_ack();
    void thread_B_3_1_read_ap_ack();
    void thread_B_3_2_read_ap_ack();
    void thread_B_3_4_read_ap_ack();
    void thread_B_3_5_read_ap_ack();
    void thread_B_3_6_read_ap_ack();
    void thread_B_3_7_read_ap_ack();
    void thread_B_4_1_read_ap_ack();
    void thread_B_4_2_read_ap_ack();
    void thread_B_4_3_read_ap_ack();
    void thread_B_4_5_read_ap_ack();
    void thread_B_4_6_read_ap_ack();
    void thread_B_4_7_read_ap_ack();
    void thread_B_5_0_read_ap_ack();
    void thread_B_5_1_read_ap_ack();
    void thread_B_5_2_read_ap_ack();
    void thread_B_5_3_read_ap_ack();
    void thread_B_5_4_read_ap_ack();
    void thread_B_5_6_read_ap_ack();
    void thread_B_5_7_read_ap_ack();
    void thread_B_6_0_read_ap_ack();
    void thread_B_6_1_read_ap_ack();
    void thread_B_6_2_read_ap_ack();
    void thread_B_6_3_read_ap_ack();
    void thread_B_6_4_read_ap_ack();
    void thread_B_6_5_read_ap_ack();
    void thread_B_6_7_read_ap_ack();
    void thread_B_7_0_read_ap_ack();
    void thread_B_7_1_read_ap_ack();
    void thread_B_7_2_read_ap_ack();
    void thread_B_7_3_read_ap_ack();
    void thread_B_7_4_read_ap_ack();
    void thread_B_7_5_read_ap_ack();
    void thread_B_7_6_read_ap_ack();
    void thread_C_din();
    void thread_C_write();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_A_q0();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_A_q1();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_C_full_n();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_ap_continue();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_ap_start();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read1();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read10();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read11();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read12();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read13();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read14();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read15();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read16();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read17();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read19();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read2();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read20();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read21();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read22();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read23();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read24();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read25();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read26();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read28();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read29();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read3();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read30();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read31();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read33();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read34();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read35();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read37();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read38();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read39();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read40();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read41();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read42();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read43();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read44();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read46();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read47();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read48();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read49();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read5();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read50();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read51();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read52();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read53();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read55();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read56();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read57();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read58();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read59();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read6();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read60();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read61();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read62();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read7();
    void thread_DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read8();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_hs_continue();
    void thread_ap_sig_hs_done();
    void thread_ap_sig_top_allready();
};

}

using namespace ap_rtl;

#endif
