<<<<<<< HEAD
INTSTYLE=ise
INFILE=D:\DOC\NH_2024_2025_HK_01\ICSL316764\TT_FPGA\FINAL_EXAM\FINAL_EXAM.ncd
OUTFILE=D:\DOC\NH_2024_2025_HK_01\ICSL316764\TT_FPGA\FINAL_EXAM\FINAL_EXAM.bit
FAMILY=Spartan3E
PART=xc3s500e-4fg320
WORKINGDIR=D:\DOC\NH_2024_2025_HK_01\ICSL316764\TT_FPGA\FINAL_EXAM
LICENSE=WebPack
USER_INFO=212985438_0_0_172
=======
INTSTYLE=ise
INFILE=D:\DOC\NH_2024_2025_HK_01\ICSL316764\TT_FPGA\FINAL_EXAM\FINAL_EXAM.ncd
OUTFILE=D:\DOC\NH_2024_2025_HK_01\ICSL316764\TT_FPGA\FINAL_EXAM\FINAL_EXAM.bit
FAMILY=Spartan3E
PART=xc3s500e-4fg320
WORKINGDIR=D:\DOC\NH_2024_2025_HK_01\ICSL316764\TT_FPGA\FINAL_EXAM
LICENSE=WebPack
USER_INFO=212985438_0_0_172
>>>>>>> 5d5427b5e3d7d0ff635a19a952f7d5c8c188b2e9
