// Seed: 1916506133
module module_0 (
    input supply0 id_0
);
  wire id_2, id_3;
  wire id_4, id_5;
  logic id_6, id_7 = 1;
endmodule
module module_1 (
    output logic id_0,
    input  tri   id_1,
    output tri1  id_2,
    input  wor   id_3,
    output tri0  id_4,
    input  tri1  id_5,
    output logic id_6,
    input  tri1  id_7
);
  assign id_6 = -1'd0;
  always
    if (1) id_6 = -1;
    else if ((1)) id_6 = id_7;
    else id_0 <= 1 == -1;
  module_0 modCall_1 (id_7);
  assign modCall_1.id_6 = 0;
endmodule
