<div id=vari_id style="display: none">88817,1274</div>
<table>
  <tr class="ignore">    <td align=right>IP</td>    <td align=center width=20> = </td>    <td align=left><nobr>SDGCLKDIST</nobr></td>    </tr>
  <tr class="ignore">    <td align=right>Project</td>    <td align=center width=20> = </td>    <td align=left><nobr>CannonLakeSPXCC</nobr></td>  </tr>
  <tr class="ignore">    <td align=right>Variation</td>    <td align=center width=20> = </td>    <td align=left><nobr>clkreqaggr</nobr></td>  </tr>
  <tr class="ignore">    <td align=right>Milestone</td>    <td align=center width=20> = </td>    <td align=left><nobr>RTL0P5</nobr></td>  </tr>
  <tr class="ignore">    <td align=right><nobr>Rule version</nobr></td>    <td align=center width=20> = </td>    <td align=left><nobr>15.13.0</nobr></td>  </tr>
  <tr class="ignore">    <td align=right><nobr>Applicability</nobr></td>    <td align=center width=20> = </td>    <td align=left><nobr>SIP</nobr></td>  </tr>
  <tr class="ignore">    <td align=right>Date</td>    <td align=center width=20> = </td>    <td align=left><nobr>Fri Nov 20 07:09:07 2015</nobr></td>  </tr>
  <tr class="ignore">    <td align=right>User</td>    <td align=center width=20> = </td>    <td align=left><nobr>prbhatt</nobr></td>  </tr>
</table>
<br>
<table>
  <tr class="ignore">    <td align=right><nobr>Override File</nobr></td>    <td align=center width=20> = </td>    <td align=left><nobr><A HREF="#ovrfilecontent">/nfs/sc/disks/sdg74_0309/prbhatt/globalclk-zircon0p5/tools/zirconqa/clkreqaggr_override_15.13.0.dat</A></nobr></td>  </tr>
  <tr class="ignore">    <td align=right><nobr>Applicability Questionnaire File</nobr></td>    <td align=center width=20> = </td>    <td align=left><nobr><A HREF="#appfilecontent">tools/zirconqa/clkreqaggr_applicability_15.13.0.dat</A></nobr></td>  </tr>
  <tr class="ignore">    <td align=right><nobr>Total of related N/A rules according to AppQuestionnaire File</nobr></td>    <td align=center width=20> = </td>    <td align=left><nobr>188</nobr></td>  </tr>
</table>
<br>
Note: N/A - Approved waiver of type N/A<br>Note: WAIVER ## - Approved waiver<br>
Note: Total Rules Run excludes the N/A approved/pending/denied waivers<br><br>
<br><table border=1>
  <tr class="summaryHeader"><th align=center colspan=10><nobr><b>Summary</b></nobr></th></tr>
  <tr class="summaryHeader"><th align=left>Category</th><th align=center>Pass</th><th align=center>Fail</th><th align=center>Approved Waivers</th><th align=center>Pending Waivers</th><th align=center>Denied Waivers</th><th align=center>Approved N/A</th><th align=center>Pending N/A</th><th align=center>Denied N/A</th><th align=center>Total Rules Run</th></tr>
  <tr class="summary"><td id='36' align=left><nobr>Build & Run</nobr></td><td align=center>5</td><td align=center>6</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>11</td></tr>
<tr class="summary"><td id='46' align=left><nobr>RDL</nobr></td><td align=center>0</td><td align=center>1</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>1</td></tr>
<tr class="summary"><td id='48' align=left><nobr>Power Intent</nobr></td><td align=center>0</td><td align=center>5</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>5</td></tr>
<tr class="summary"><td id='49' align=left><nobr>Power Lint</nobr></td><td align=center>0</td><td align=center>3</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>3</td></tr>
<tr class="summary"><td id='50' align=left><nobr>Review</nobr></td><td align=center>0</td><td align=center>16</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>16</td></tr>
<tr class="summary"><td id='52' align=left><nobr>RTL+Lint</nobr></td><td align=center>0</td><td align=center>7</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>7</td></tr>
<tr class="summary"><td id='53' align=left><nobr>Security</nobr></td><td align=center>0</td><td align=center>3</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>3</td></tr>
<tr class="summary"><td id='54' align=left><nobr>Simulation</nobr></td><td align=center>3</td><td align=center>7</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>10</td></tr>
<tr class="summary"><td id='55' align=left><nobr>SV TB</nobr></td><td align=center>0</td><td align=center>19</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>19</td></tr>
<tr class="summary"><td id='38' align=left><nobr>Collage</nobr></td><td align=center>4</td><td align=center>3</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>7</td></tr>
<tr class="summary"><td id='40' align=left><nobr>Documentation</nobr></td><td align=center>0</td><td align=center>7</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>7</td></tr>
<tr class="summary"><td id='41' align=left><nobr>Emulation/FPGA</nobr></td><td align=center>0</td><td align=center>1</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>1</td></tr>
<tr class="summary"><td align=left><nobr>Total</nobr></td><td align=center>12</td><td align=center>78</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>90</td></tr>
</table>
<br>
IPDS Score= 13%
<br>
Note: AUTO RULES SUMMARY: Pass=12, Fail=34, Approved Waivers=0, Pending Waivers=0,  Denied Waivers=0, Approved N/A=0, Pending N/A=0, Denied N/A=0, Total=46<br>
Note: MANUAL RULES SUMMARY: Pass=0, Fail=44, Approved Waivers=0, Pending Waivers=0, Denied Waivers=0, Approved N/A=0, Pending N/A=0, Denied N/A=0, Total=44<br>
<br>
<table border=1>
   <tr class="summaryHeader"><th align=center colspan=4><nobr><b>Auto rules OVERRIDDEN to Manual</b></nobr></th></tr>
   <tr class="summaryHeader"><th align=left>Category</th><th align=center>Rule</th><th align=center>Name</th><th align=center>Manual Result</th></tr>
   None
</table>
<br>

<table border=1>
  <tr class="resultHeader"><th align=center colspan=5><nobr><b>Rule results</b></nobr></th></tr>
  <tr class="resultHeader"><th align=left>Rule</th><th align=center>Type</th><th align=center>Category</th><th align=left>Name</th><th align=center>Result</th></tr>
  <tr class="result" id="Item_5781"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=1.10.a'>1.10.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td width=600px align=left>ACE required libraries must exist</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_5793"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=1.11.a'>1.11.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td width=600px align=left>ACE UDF contents must be re-usable</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_5926"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=1.12.a'>1.12.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td width=600px align=left>ACE support for power aware simulation must exist</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_5883"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=1.14.a'>1.14.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td width=600px align=left>ACE VCS compilation must be clean</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5841"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=1.15.a'>1.15.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td width=600px align=left>ACE Verdi compilation must be clean</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_5844"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=1.16.a'>1.16.a</a></nobr></td><td align=center>Manual</td><td align=center>Build & Run</td><td width=600px align=left>Integration test list containing reusable tests for SoC integration must be delivered and documented</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5776"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=1.19.a'>1.19.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td width=600px align=left>Shared library must not be exported in ACE</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_5838"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=1.2.a'>1.2.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td width=600px align=left>All sub-IPs must be uniquified</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5931"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=1.20.a'>1.20.a</a></nobr></td><td align=center>Manual</td><td align=center>Build & Run</td><td width=600px align=left>All workarounds tie-offs etc. for SoC reuse must be documented in Integration Guide</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5996"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=1.270.a'>1.270.a</a></nobr></td><td align=center>Manual</td><td align=center>Build & Run</td><td width=600px align=left>IP must follow POR directory structure</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6118"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=1.316.a'>1.316.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td width=600px align=left>Verify IP is following the new ACE based CTECH methodology</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6057"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=11.273.b'>11.273.b</a></nobr></td><td align=center>Manual</td><td align=center>RDL</td><td width=600px align=left>All TDRs and STF regs documented in RDL</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5787"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=13.130.a'>13.130.a</a></nobr></td><td align=center>Manual</td><td align=center>Power Intent</td><td width=600px align=left>UPF including sub blocks using load_upf</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6017"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=13.306.a'>13.306.a</a></nobr></td><td align=center>Manual</td><td align=center>Power Intent</td><td width=600px align=left>Early UPF requirements met: Power State Table, Power Domain, and Strategies</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6055"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=13.306.b'>13.306.b</a></nobr></td><td align=center>Manual</td><td align=center>Power Intent</td><td width=600px align=left>UPF file(s) are appropriate for SoC</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6056"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=13.306.c'>13.306.c</a></nobr></td><td align=center>Auto</td><td align=center>Power Intent</td><td width=600px align=left>inspectUPF run and is clean</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5915"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=13.312.a'>13.312.a</a></nobr></td><td align=center>Manual</td><td align=center>Power Intent</td><td width=600px align=left>All Power intent Collateral Exists</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5798"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=14.131.b'>14.131.b</a></nobr></td><td align=center>Auto</td><td align=center>Power Lint</td><td width=600px align=left>Spyglass LP report files must exist</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5786"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=14.131.c'>14.131.c</a></nobr></td><td align=center>Auto</td><td align=center>Power Lint</td><td width=600px align=left>Spyglass LP waiver files must exist and are uniquified with [ip]_ prefix</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5790"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=14.131.d'>14.131.d</a></nobr></td><td align=center>Auto</td><td align=center>Power Lint</td><td width=600px align=left>Spyglass LP report files must exist and are clean</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6018"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=15.133.a'>15.133.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>All functionality coded, including DFx, as defined in the appropriate IP HAS</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5832"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=15.133.d'>15.133.d</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>All STF IPs implemented as per HAS</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6067"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=15.133.h'>15.133.h</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>DFt features in HAS coded and validated</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6068"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=15.133.i'>15.133.i</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>All clocking requirements reviewed as per HAS</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5972"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=15.148.a'>15.148.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>IP uses HSD-ES setup for tracking bugs, PCRs, etc.</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5952"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=15.150.a'>15.150.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>NO-INIT signals/paths needed for X-prop and random corrupt modes (for RESET/POWER) are documented/reviewed</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6102"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=15.159.a'>15.159.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>Major areas of validation RISK from IP provider validation reviewed</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5945"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=15.163.a'>15.163.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>Review of SoC global connectivity Param settings SAI opcodes ids ports interface & IP integration related</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5991"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=15.164.a'>15.164.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>Scalability modularity coded</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6019"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=15.266.a'>15.266.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>Register IP in DSS, IRR drop uses naming convention based on DSS fields</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5843"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=15.47.a'>15.47.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>Clocks and resets are defined only in interfaces</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6060"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=15.47.b'>15.47.b</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>Resets not tied off</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6061"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=15.47.c'>15.47.c</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>All Clock and Reset mechanisms defined</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5944"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=15.77.a'>15.77.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>Commit dates for all IP drops established</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6088"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=15.8.a'>15.8.a</a></nobr></td><td align=center>Auto</td><td align=center>Review</td><td width=600px align=left>IP defined BFM and Environment versions are compared against the SoCs version</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6087"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=15.9.a'>15.9.a</a></nobr></td><td align=center>Auto</td><td align=center>Review</td><td width=600px align=left>IP defined Tool versions are compared against the SoCs versions</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6096"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=17.171.a'>17.171.a</a></nobr></td><td align=center>Auto</td><td align=center>RTL+Lint</td><td width=600px align=left>Lintra reports are clean</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5847"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=17.172.a'>17.172.a</a></nobr></td><td align=center>Auto</td><td align=center>RTL+Lint</td><td width=600px align=left>Lintra waiver files are available in tools/lint directory</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5850"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=17.173.a'>17.173.a</a></nobr></td><td align=center>Auto</td><td align=center>RTL+Lint</td><td width=600px align=left>Waiver files are NOT applied to all files, but only to files in the IP</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5780"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=17.3.a'>17.3.a</a></nobr></td><td align=center>Auto</td><td align=center>RTL+Lint</td><td width=600px align=left>Lintra waiver file names are uniquified with [alias]_ prefix</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6011"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=17.320.a'>17.320.a</a></nobr></td><td align=center>Manual</td><td align=center>RTL+Lint</td><td width=600px align=left>IP Lintra run(s) must be reproducible on the same content IP was delivered with.</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6121"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=17.324.a'>17.324.a</a></nobr></td><td align=center>Auto</td><td align=center>RTL+Lint</td><td width=600px align=left>Lintra must use the converged rule set</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5777"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=17.4.a'>17.4.a</a></nobr></td><td align=center>Auto</td><td align=center>RTL+Lint</td><td width=600px align=left>Lintra waiver ID names are uniq to the IP</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5814"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=18.295.a'>18.295.a</a></nobr></td><td align=center>Auto</td><td align=center>Security</td><td width=600px align=left>Security Risk Assessment (SRA) is completed</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6084"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=18.296.a'>18.296.a</a></nobr></td><td align=center>Manual</td><td align=center>Security</td><td width=600px align=left>SRA results have been added to the security section in the IPs Architecture Specification (HAS)</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5807"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=18.298.a'>18.298.a</a></nobr></td><td align=center>Manual</td><td align=center>Security</td><td width=600px align=left>Architecture security review completed according to the SDL activities listed from the SRA for S1 and updated the security section in HAS</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5796"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=19.180.a'>19.180.a</a></nobr></td><td align=center>Auto</td><td align=center>Simulation</td><td width=600px align=left>Required ACE libraries are exported</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_5783"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=19.180.b'>19.180.b</a></nobr></td><td align=center>Auto</td><td align=center>Simulation</td><td width=600px align=left>RTL library should not have dependency on rtl_shared_lib</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5795"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=19.180.c'>19.180.c</a></nobr></td><td align=center>Auto</td><td align=center>Simulation</td><td width=600px align=left>ACE RTL HDL file must have power statements</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_5782"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=19.180.d'>19.180.d</a></nobr></td><td align=center>Auto</td><td align=center>Simulation</td><td width=600px align=left>IP package does not contain local and un-accessible files</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_5953"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=19.181.a'>19.181.a</a></nobr></td><td align=center>Manual</td><td align=center>Simulation</td><td width=600px align=left>DFT:  Satisfy Design for Test features verification requirements for RTL0.5</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5943"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=19.182.a'>19.182.a</a></nobr></td><td align=center>Manual</td><td align=center>Simulation</td><td width=600px align=left>DFV: Satisfy Design for Validation features verification requirements for RTL0.5</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5826"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=19.183.a'>19.183.a</a></nobr></td><td align=center>Manual</td><td align=center>Simulation</td><td width=600px align=left>Coverage plan (including code/functional targets) defined and approved by customers</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5884"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=19.183.b'>19.183.b</a></nobr></td><td align=center>Manual</td><td align=center>Simulation</td><td width=600px align=left>Achieve net coverage of 50%</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6107"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=19.187.a'>19.187.a</a></nobr></td><td align=center>Manual</td><td align=center>Simulation</td><td width=600px align=left>RESET: Satisfy IP Reset Verification requirements for RTL0.5</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5805"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=19.191.a'>19.191.a</a></nobr></td><td align=center>Manual</td><td align=center>Simulation</td><td width=600px align=left>VCS-NLP Power aware Simulation per Simulation Checklist for RTL0.5</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5803"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=20.197.a'>20.197.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>Must deliver verification collateral conforms to guidelines in OVM VIP Conformance Checklist</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5801"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=20.198.a'>20.198.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>Delivered verification collateral conforms to guidelines in Saola Compliance Checklist</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5810"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=20.199.a'>20.199.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>Delivered verification collateral conforms to guidelines in Test Island Compliance Checklist</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5918"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=20.214.a'>20.214.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>IP-level test coded</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5900"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=20.214.b'>20.214.b</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td width=600px align=left>Must provide IP Level test(s)</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6063"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=20.214.c'>20.214.c</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>Pre-Si Software (PSS)  features mst be coded and tests passing</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6064"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=20.214.d'>20.214.d</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>Must provide Stand alone Pre-Si Software (PSS) tests</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5817"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=20.215.a'>20.215.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>IP-level tests passing</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5910"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=20.215.b'>20.215.b</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td width=600px align=left>Must provide IP level tests passing</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5954"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=20.217.a'>20.217.a</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td width=600px align=left>RAL adaptor sequences exist</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5799"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=20.221.a'>20.221.a</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td width=600px align=left>Test island and re-usable verification collateral must not contain # delays</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5920"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=20.226.a'>20.226.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>Stand alone integration test (data flow, connectivity)</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5908"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=20.226.b'>20.226.b</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td width=600px align=left>Directory or file for reference of stand alone integration test</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6116"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=20.227.a'>20.227.a</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td width=600px align=left>Test island does not have hard coded paths</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5983"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=20.228.a'>20.228.a</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td width=600px align=left>Test island does not use hard code hierarchical refs</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5947"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=20.231.a'>20.231.a</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td width=600px align=left>End-to-end scoreboard that is independent of the other VC components must exist</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5957"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=20.267.a'>20.267.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>All the error waivers and disable calls are in one place</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5917"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=20.267.b'>20.267.b</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td width=600px align=left>Directory or single file for error waivers and disable calls</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5768"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=20.343.a'>20.343.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>1) IP must run Saola Generic attribute RAL sequence for Functional Register testing.  2) IP must run Saola Generic attribute RAL sequence for Register Security (SAI) testing.</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5873"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=3.44.a'>3.44.a</a></nobr></td><td align=center>Manual</td><td align=center>Collage</td><td width=600px align=left>coreKit must be checked against the RTLto match all pin names and directions</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6090"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=3.45.a'>3.45.a</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td width=600px align=left>IP coreKit must exist</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6031"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=3.48.a'>3.48.a</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td width=600px align=left>IPmust provide Collage Builder script</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_5788"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=3.49.a'>3.49.a</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td width=600px align=left>Must provide collage summary report</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_5792"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=3.50.a'>3.50.a</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td width=600px align=left>Must provide collage warning report</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_5868"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=3.51.e'>3.51.e</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td width=600px align=left>ISM interface pins must be mapped to Collage IOSF ISM standard interface in CoreKit</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5836"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=3.51.h'>3.51.h</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td width=600px align=left>DFXSECUREPLUGIN interface pins must be mapped to Collage IOSF DFXSECUREPLUGIN standard interface in CoreKit</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6094"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=5.81.a'>5.81.a</a></nobr></td><td align=center>Auto</td><td align=center>Documentation</td><td width=600px align=left>HAS delivered, follows template</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6101"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=5.83.a'>5.83.a</a></nobr></td><td align=center>Auto</td><td align=center>Documentation</td><td width=600px align=left>Integration guide delivered, follows template</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5992"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=5.86.a'>5.86.a</a></nobr></td><td align=center>Auto</td><td align=center>Documentation</td><td width=600px align=left>Must use the required documentation process</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5899"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=5.88.a'>5.88.a</a></nobr></td><td align=center>Auto</td><td align=center>Documentation</td><td width=600px align=left>Product Brief delivered, and must follow template</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5993"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=5.91.a'>5.91.a</a></nobr></td><td align=center>Manual</td><td align=center>Documentation</td><td width=600px align=left>Release notes exist</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5982"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=5.93.a'>5.93.a</a></nobr></td><td align=center>Manual</td><td align=center>Documentation</td><td width=600px align=left>Top level port list complete</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6095"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=5.94.a'>5.94.a</a></nobr></td><td align=center>Auto</td><td align=center>Documentation</td><td width=600px align=left>Verification References delivered, follows template</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_5864"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=24&rule=6.95.a'>6.95.a</a></nobr></td><td align=center>Auto</td><td align=center>Emulation/FPGA</td><td width=600px align=left>RTL and related collaterals must pass Zebu Server Emulation Checks</td><td align=center><font color=red>FAIL</font></td></tr>
</table>
<div id=results style="display: none">5781:0,5793:0,5926:0,5883:1,5841:0,5844:1,5776:0,5838:1,5931:1,5996:1,6118:1,6057:1,5787:1,6017:1,6055:1,6056:1,5915:1,5798:1,5786:1,5790:1,6018:1,5832:1,6067:1,6068:1,5972:1,5952:1,6102:1,5945:1,5991:1,6019:1,5843:1,6060:1,6061:1,5944:1,6088:1,6087:1,6096:1,5847:1,5850:1,5780:1,6011:1,6121:1,5777:1,5814:1,6084:1,5807:1,5796:0,5783:1,5795:0,5782:0,5953:1,5943:1,5826:1,5884:1,6107:1,5805:1,5803:1,5801:1,5810:1,5918:1,5900:1,6063:1,6064:1,5817:1,5910:1,5954:1,5799:1,5920:1,5908:1,6116:1,5983:1,5947:1,5957:1,5917:1,5768:1,5873:1,6090:0,6031:0,5788:0,5792:0,5868:1,5836:1,6094:1,6101:1,5992:1,5899:1,5993:1,5982:1,6095:1,5864:1</div>
<br/><A NAME="ovrfilecontent"><table border=1>
<tr class="ignore">    <td align=center bgcolor="#518BCB"><nobr><b><font color="white">Override File Contents</font></b></nobr></td>  </tr>
<tr class="ignore"><td align=left><nobr>;&nbsp;Legacy&nbsp;file&nbsp;created&nbsp;by&nbsp;preZirconQA</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>acedir&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cfg</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>aceudffiles&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;^globalclk_hdl\.udf$&nbsp;^globalclk_local_ivars\.udf$&nbsp;^globalclk\.udf$</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>aceudfmodel&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;clkreqaggr</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>aceverdilogfile&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;globalclk.bman.globalclk.verdi.vericom_gclk_clkreqaggr_rtl_lib.log</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>acevcslogfile&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;globalclk.bman.globalclk.verdi.vericom_gclk_clkreqaggr_rtl_lib.log</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>acetoprtllib&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;gclk_clkreqaggr_rtl_lib</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>acertlexplibs&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;^gclk_clkreqaggr_rtl_lib$</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>notusingsubip&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>collagedir&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;target/collage/work/clkreqaggr</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>collagebldscrdir&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tools/collage/build</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>collagebldscrfile&nbsp;&nbsp;&nbsp;&nbsp;builder.clkreqaggr.tcl</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>collagesumrptfile&nbsp;&nbsp;&nbsp;&nbsp;clkreqaggr.build.summary</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>collagewarnrptfile&nbsp;&nbsp;&nbsp;clkreqaggr.build.warning</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>topcorekit&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;gclk_clkreqaggr.coreKit</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>rtltopfile&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;src/rtl/widgets/gclk_clkreqaggr.sv</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>lintrawaiverprefix&nbsp;&nbsp;&nbsp;clkreqaggr</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>lintrawaiverfileprefix&nbsp;clkreqaggr</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>lintradir&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tools/lintra/waivers/clkreqaggr</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>lintrarptfile&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;target/lint/gclk_clkreqaggr/gclk_clkreqaggr.log</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>leccmprptfile&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;target/globalclk/aceroot/results/DC/gclk_clkreqaggr/fev/LEC.cfm/reports/summary.1.txt</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>rtlrptdir&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;target/log</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>verdirptdir&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;target/log</nobr></td></tr>
</table><br/>

<br/><A NAME="appfilecontent"><table border=1>
<tr class="appfilecontentshtml" bgcolor="#518BCB"><th align=center colspan=2><nobr><b><font color=white>Applicability File Contents</nobr></b></font></th></tr><tr><th align=center>Category</th><th align=center>NA Rules</th></tr>
<tr><td align=left>Back End Readiness</td><td align=left>22.318.a, 22.319.a, 22.317.a, 22.340.a, 22.332.a</td></tr>
<tr><td align=left>Build & Run</td><td align=left>1.339.a, 1.17.a</td></tr>
<tr><td align=left>CDC</td><td align=left>2.309.a, 2.311.a, 2.310.a</td></tr>
<tr><td align=left>Collage</td><td align=left>3.51.d, 3.51.j, 3.51.i, 3.51.c, 3.51.a, 3.51.f, 3.51.k, 3.51.l, 3.51.g, 3.335.a, 3.51.b, 3.46.a</td></tr>
<tr><td align=left>DFt</td><td align=left>4.69.a, 4.71.b, 4.68.f, 4.68.d, 4.68.c, 4.65.b, 4.64.b, 4.68.b, 4.60.b, 4.68.g, 4.68.h, 4.338.a, 4.72.a, 4.57.a, 4.58.a, 4.61.a, 4.62.a, 4.90.a, 4.315.a, 4.265.a, 4.65.a, 4.68.a, 4.337.a, 4.71.a, 4.67.a, 4.60.a, 4.59.a, 4.265.b, 4.56.a, 4.265.d, 4.265.c, 4.64.a, 4.323.a, 4.70.a, 4.325.a, 4.326.a</td></tr>
<tr><td align=left>Documentation</td><td align=left>5.83.b, 5.94.b, 5.304.a, 5.79.a</td></tr>
<tr><td align=left>Emulation/FPGA</td><td align=left>6.314.b, 6.95.b, 6.97.a, 6.314.a, 6.321.b, 6.321.a</td></tr>
<tr><td align=left>FEV</td><td align=left>7.99.a, 7.98.b, 7.98.a, 7.274.b, 7.100.b, 7.308.a, 7.102.a, 7.99.b, 7.100.a, 7.274.a, 7.101.b, 7.101.a</td></tr>
<tr><td align=left>MCP/FP</td><td align=left>10.104.a, 10.333.a</td></tr>
<tr><td align=left>Phys Design Enabling</td><td align=left>12.6.a, 12.281.a, 12.124.b, 12.277.b, 12.293.b, 12.293.c, 12.293.d, 12.293.e, 12.124.a, 12.291.a, 12.294.a, 12.287.a, 12.118.a, 12.276.a, 12.275.a, 12.55.b, 12.279.a, 12.292.a, 12.55.a, 12.277.c, 12.277.a, 12.120.a, 12.293.a, 12.293.f, 12.293.g, 12.275.b</td></tr>
<tr><td align=left>Power Intent</td><td align=left>13.302.a, 13.307.a, 13.303.a, 13.330.a, 13.306.d</td></tr>
<tr><td align=left>Power Lint</td><td align=left>14.131.a</td></tr>
<tr><td align=left>RDL</td><td align=left>11.112.a, 11.273.c, 11.263.a, 11.273.a, 11.262.a, 11.105.b, 11.107.a, 11.111.a, 11.271.a, 11.272.a, 11.107.b, 11.334.a, 11.105.a, 11.168.a, 11.322.a</td></tr>
<tr><td align=left>RTL+Lint</td><td align=left>17.342.a</td></tr>
<tr><td align=left>Review</td><td align=left>15.268.e, 15.268.f, 15.268.g, 15.268.c, 15.268.d, 15.268.j, 15.268.b, 15.268.a, 15.162.a, 15.135.a, 15.331.a</td></tr>
<tr><td align=left>SV TB</td><td align=left>20.196.b, 20.196.a</td></tr>
<tr><td align=left>Simulation</td><td align=left>19.184.a, 19.179.b, 19.182.c, 19.184.b, 19.179.a</td></tr>
<tr><td align=left>VISA</td><td align=left>21.244.a, 21.238.a, 21.251.a, 21.241.a, 21.237.a, 21.256.b, 21.234.a, 21.233.a, 21.247.a, 21.246.a, 21.258.a, 21.249.a, 21.243.a, 21.252.a, 21.250.a, 21.255.a, 21.240.a, 21.248.a, 21.239.a, 21.245.a, 21.336.a, 21.253.a, 21.243.b, 21.176.a, 21.242.a, 21.256.a, 21.341.a, 21.235.b, 21.257.a, 21.235.a</td></tr>
</table><br/>

