;redcode
;assert 1
	SPL 0, <-929
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, @106
	SUB @121, @106
	SLT 0, 200
	JMN @-928, @-320
	SUB -700, -600
	SUB -700, -600
	SUB @127, 106
	MOV -7, <-20
	SUB 100, -100
	SUB 100, -100
	SUB @121, @106
	JMN 0, <-500
	JMN 0, <-500
	CMP #12, @0
	ADD -10, 0
	SUB #0, 20
	SUB @121, @106
	SLT 0, 200
	SLT 0, @42
	ADD 0, 100
	MOV -1, <-20
	SUB @127, 106
	SLT #500, @0
	SUB @0, @2
	SUB @121, @106
	SUB 350, 200
	SPL @421, 116
	ADD 270, 1
	SUB @121, 306
	SUB 12, @10
	SUB @121, 306
	CMP 10, -211
	SUB #12, @0
	ADD 270, 60
	JMN @-928, @-320
	JMN @-928, @-320
	ADD 270, 60
	ADD 270, 60
	SUB -7, <-20
	SUB -0, 92
	MOV -1, <-20
	SLT 0, @42
	ADD <282, 480
	MOV -1, <-20
	CMP @-128, <-348
	SLT #500, @0
	MOV -7, <-20
