// Seed: 434560407
module module_0 (
    output wire id_0,
    output supply1 id_1,
    input supply0 id_2,
    output tri id_3,
    input supply1 id_4,
    output tri1 id_5,
    output uwire id_6,
    output uwire id_7,
    input supply1 id_8,
    input wor id_9,
    input supply1 id_10,
    input wand id_11
);
  wire id_13;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    output logic id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri0 id_5,
    output wire id_6,
    input wand id_7,
    input tri0 id_8,
    input supply0 id_9,
    input tri1 id_10,
    input wor id_11,
    output tri0 id_12,
    output supply1 id_13,
    output tri id_14,
    input tri0 id_15,
    input tri1 id_16,
    input tri id_17,
    input tri0 id_18
);
  assign id_13 = -1;
  assign id_12 = 1;
  always @(posedge id_3 == "") begin : LABEL_0
    #1 id_2 <= id_15;
  end
  module_0 modCall_1 (
      id_14,
      id_13,
      id_1,
      id_6,
      id_1,
      id_6,
      id_6,
      id_14,
      id_15,
      id_3,
      id_9,
      id_17
  );
  assign modCall_1.id_4 = 0;
endmodule
