// Seed: 688262491
module module_0 (
    input  wand  id_0,
    output uwire id_1,
    input  uwire id_2,
    input  wire  id_3,
    output tri   id_4
);
  logic id_6;
  ;
  module_2 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    input wor id_2,
    output uwire id_3,
    output uwire id_4,
    input tri0 id_5
);
  assign id_0 = 1 != 1'h0;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  assign module_0.id_0 = 0;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  initial begin : LABEL_0
    $signed(6);
    ;
    SystemTFIdentifier;
  end
endmodule
