// Seed: 4206418037
module module_0 ();
  reg  id_1;
  wire id_2;
  assign id_2 = id_2;
  if (1) begin
  end else assign id_2 = id_2;
  always
    casez (1)
      1 - 1: id_1 <= 1;
    endcase
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1'b0;
  module_0();
  wire id_5, id_6;
  wire id_7;
  wire id_8;
endmodule
