#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Nov 18 04:00:27 2021
# Process ID: 25287
# Current directory: /home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.runs/synth_1
# Command line: vivado -log au_plus_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_plus_top_0.tcl
# Log file: /home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.runs/synth_1/au_plus_top_0.vds
# Journal file: /home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source au_plus_top_0.tcl -notrace
Command: synth_design -top au_plus_top_0 -part xc7a100tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25303
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2494.023 ; gain = 0.000 ; free physical = 4769 ; free virtual = 11432
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_plus_top_0' [/home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.srcs/sources_1/imports/verilog/au_plus_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [/home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [/home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'ind_sta_vga_timer_2' [/home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.srcs/sources_1/imports/verilog/ind_sta_vga_timer_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_3' [/home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.srcs/sources_1/imports/verilog/counter_3.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_3' (2#1) [/home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.srcs/sources_1/imports/verilog/counter_3.v:14]
INFO: [Synth 8-6157] synthesizing module 'counter_4' [/home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.srcs/sources_1/imports/verilog/counter_4.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_4' (3#1) [/home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.srcs/sources_1/imports/verilog/counter_4.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ind_sta_vga_timer_2' (4#1) [/home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.srcs/sources_1/imports/verilog/ind_sta_vga_timer_2.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_plus_top_0' (5#1) [/home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.srcs/sources_1/imports/verilog/au_plus_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2494.023 ; gain = 0.000 ; free physical = 4205 ; free virtual = 10869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2494.023 ; gain = 0.000 ; free physical = 4199 ; free virtual = 10863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2494.023 ; gain = 0.000 ; free physical = 4199 ; free virtual = 10863
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2494.023 ; gain = 0.000 ; free physical = 4192 ; free virtual = 10856
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/spencer/processor-design/vga_test/work/constraint/alchitry.xdc]
Finished Parsing XDC File [/home/spencer/processor-design/vga_test/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/spencer/processor-design/vga_test/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_plus_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_plus_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/spencer/processor-design/vga_test/work/constraint/vga.xdc]
Finished Parsing XDC File [/home/spencer/processor-design/vga_test/work/constraint/vga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/spencer/processor-design/vga_test/work/constraint/vga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_plus_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_plus_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/spencer/Downloads/alchitry-labs-1.2.5/library/components/au.xdc]
Finished Parsing XDC File [/home/spencer/Downloads/alchitry-labs-1.2.5/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2557.906 ; gain = 0.000 ; free physical = 4943 ; free virtual = 11607
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2557.906 ; gain = 0.000 ; free physical = 4943 ; free virtual = 11607
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 5023 ; free virtual = 11678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 5023 ; free virtual = 11678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 5026 ; free virtual = 11680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 5015 ; free virtual = 11671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 5003 ; free virtual = 11662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4883 ; free virtual = 11542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4881 ; free virtual = 11540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4881 ; free virtual = 11540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4882 ; free virtual = 11541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4882 ; free virtual = 11541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4882 ; free virtual = 11541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4882 ; free virtual = 11541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4882 ; free virtual = 11541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4882 ; free virtual = 11541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     3|
|3     |LUT1   |     3|
|4     |LUT2   |     2|
|5     |LUT3   |     2|
|6     |LUT4   |     3|
|7     |LUT5   |     9|
|8     |LUT6   |    17|
|9     |FDRE   |    22|
|10    |FDSE   |     4|
|11    |IBUF   |     3|
|12    |OBUF   |    23|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4882 ; free virtual = 11541
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2557.906 ; gain = 0.000 ; free physical = 4935 ; free virtual = 11594
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4935 ; free virtual = 11594
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2557.906 ; gain = 0.000 ; free physical = 4928 ; free virtual = 11587
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2557.906 ; gain = 0.000 ; free physical = 4959 ; free virtual = 11618
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 85d80369
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2557.906 ; gain = 64.031 ; free physical = 5109 ; free virtual = 11768
INFO: [Common 17-1381] The checkpoint '/home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.runs/synth_1/au_plus_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_plus_top_0_utilization_synth.rpt -pb au_plus_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 18 04:00:53 2021...
