$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # a $end
  $var wire  1 $ b $end
  $var wire  1 % y $end
  $scope module gate $end
   $var wire  1 # a $end
   $var wire  1 $ b $end
   $var wire  1 % y $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
1%
#1
1#
0%
#2
0#
1$
#3
1#
#4
0#
0$
1%
#5
1#
0%
#6
0#
1$
#7
1#
