../../../../../../rtl/verilog/bb/core/fuse/peripheral_sync_cell.sv
../../../../../../rtl/verilog/bb/core/main/peripheral_uart_bb.sv

../../../../../../bench/verilog/tests/core/bb/peripheral_uart_testbench.sv