/* SPDX-License-Identifier: BSD-3-Clause
 * Copyright(C) 2022 Marvell.
 */
#ifndef _TEST_BPHY_IRQ_
#define _TEST_BPHY_IRQ_

#include "../../../drivers/raw/cnxk_bphy/rte_pmd_bphy.h"

#define BPHY_BAR_BPHY_PF_BAR0		 (0x860000000000ull)
#define PSM_MSIX_VECX_ADDR(a)		 (0x0ull | (uint64_t)(a) << 4)
#define PSM_MSIX_VECX_CTL(a)		 (0x8ull | (uint64_t)(a) << 4)
#define PSM_MSIX_PBAX(a)		 (0xf0000ull | (uint64_t)(a) << 3)
#define PSM_INT_GP_SUM_W1CX(a)		 (0x10e0000ull + (uint64_t)(a)*0x100)
#define PSM_INT_GP_SUM_W1SX(a)		 (0x10e0040ull + (uint64_t)(a)*0x100)
#define PSM_INT_GP_ENA_W1CX(a)		 (0x10e0080ull + (uint64_t)(a)*0x100)
#define PSM_INT_GP_ENA_W1SX(a)		 (0x10e00c0ull + (uint64_t)(a)*0x100)
#define PSM_INT_ERRINT_SUM_W1C		 (0x10e0e00ull)
#define PSM_INT_ERRINT_SUM_W1S		 (0x10e0e40ull)
#define PSM_INT_ERRINT_ENA_W1C		 (0x10e0e80ull)
#define PSM_INT_ERRINT_ENA_W1S		 (0x10e0ec0ull)
#define PSM_INT_BCN_ERR_SUM_W1C		 (0x10e0f00ull)
#define PSM_INT_TIMER_SUM_W1C		 (0x10e0f00ull)
#define PSM_INT_BCN_ERR_SUM_W1S		 (0x10e0f40ull)
#define PSM_INT_TIMER_SUM_W1S		 (0x10e0f40ull)
#define PSM_INT_BCN_ERR_ENA_W1C		 (0x10e0f80ull)
#define PSM_INT_TIMER_ENA_W1C		 (0x10e0f80ull)
#define PSM_INT_BCN_ERR_ENA_W1S		 (0x10e0fc0ull)
#define PSM_INT_TIMER_ENA_W1S		 (0x10e0fc0ull)
#define PSM_INT_QOVF_SUM_W1CX(a)	 (0x10e1000ull + (uint64_t)(a)*0x8)
#define PSM_INT_QOVF_SUM_W1SX(a)	 (0x10e1040ull + (uint64_t)(a)*0x8)
#define PSM_INT_QOVF_ENA_W1CX(a)	 (0x10e1080ull + (uint64_t)(a)*0x8)
#define PSM_INT_QOVF_ENA_W1SX(a)	 (0x10e10c0ull + (uint64_t)(a)*0x8)
#define PSM_INT_QTO_SUM_W1CX(a)		 (0x10e1100ull + (uint64_t)(a)*0x8)
#define PSM_INT_QTO_SUM_W1SX(a)		 (0x10e1140ull + (uint64_t)(a)*0x8)
#define PSM_INT_QTO_ENA_W1CX(a)		 (0x10e1180ull + (uint64_t)(a)*0x8)
#define PSM_INT_QTO_ENA_W1SX(a)		 (0x10e11c0ull + (uint64_t)(a)*0x8)
#define PSM_INT_SETX_JERR_SUM_W1C(a)	 (0x10e4000ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_JERR_SUM_W1S(a)	 (0x10e4040ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_JERR_ENA_W1C(a)	 (0x10e4080ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_JERR_ENA_W1S(a)	 (0x10e40c0ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_JNFAT_SUM_W1C(a)	 (0x10e4100ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_JNFAT_SUM_W1S(a)	 (0x10e4140ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_JNFAT_ENA_W1C(a)	 (0x10e4180ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_JNFAT_ENA_W1S(a)	 (0x10e41c0ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_JTO_SUM_W1C(a)	 (0x10e4200ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_JTO_SUM_W1S(a)	 (0x10e4240ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_JTO_ENA_W1C(a)	 (0x10e4280ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_JTO_ENA_W1S(a)	 (0x10e42c0ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_DERR_SUM_W1C(a)	 (0x10e4300ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_DERR_SUM_W1S(a)	 (0x10e4340ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_DERR_ENA_W1C(a)	 (0x10e4380ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_DERR_ENA_W1S(a)	 (0x10e43c0ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_AERR_SUM_W1C(a)	 (0x10e4400ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_AERR_SUM_W1S(a)	 (0x10e4440ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_AERR_ENA_W1C(a)	 (0x10e4480ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_AERR_ENA_W1S(a)	 (0x10e44c0ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_MTO_SUM_W1C(a)	 (0x10e4500ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_MTO_SUM_W1S(a)	 (0x10e4540ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_MTO_ENA_W1C(a)	 (0x10e4580ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_MTO_ENA_W1S(a)	 (0x10e45c0ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_JERR_HI_SUM_W1C(a)	 (0x10e4008ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_JERR_HI_SUM_W1S(a)	 (0x10e4048ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_JERR_HI_ENA_W1C(a)	 (0x10e4088ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_JERR_HI_ENA_W1S(a)	 (0x10e40c8ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_JNFAT_HI_SUM_W1C(a) (0x10e4108ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_JNFAT_HI_SUM_W1S(a) (0x10e4148ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_JNFAT_HI_ENA_W1C(a) (0x10e4188ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_JNFAT_HI_ENA_W1S(a) (0x10e41c8ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_JTO_HI_SUM_W1C(a)	 (0x10e4208ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_JTO_HI_SUM_W1S(a)	 (0x10e4248ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_JTO_HI_ENA_W1C(a)	 (0x10e4288ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_JTO_HI_ENA_W1S(a)	 (0x10e42c8ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_DERR_HI_SUM_W1C(a)	 (0x10e4308ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_DERR_HI_SUM_W1S(a)	 (0x10e4348ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_DERR_HI_ENA_W1C(a)	 (0x10e4388ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_DERR_HI_ENA_W1S(a)	 (0x10e43c8ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_AERR_HI_SUM_W1C(a)	 (0x10e4408ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_AERR_HI_SUM_W1S(a)	 (0x10e4448ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_AERR_HI_ENA_W1C(a)	 (0x10e4488ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_AERR_HI_ENA_W1S(a)	 (0x10e44c8ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_MTO_HI_SUM_W1C(a)	 (0x10e4508ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_MTO_HI_SUM_W1S(a)	 (0x10e4548ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_MTO_HI_ENA_W1C(a)	 (0x10e4588ull + (uint64_t)(a)*0x1000)
#define PSM_INT_SETX_MTO_HI_ENA_W1S(a)	 (0x10e45c8ull + (uint64_t)(a)*0x1000)
/* Above addresses are shared between 9k and 10k. Since csr files use 10k
 * set it is necessary to adjust 9k for one register tuple.
 */
#define PSM_INT_ERRINT_9K_SUM_W1C	 (0x10e0500ull)
#define PSM_INT_ERRINT_9K_SUM_W1S	 (0x10e0540ull)
#define PSM_INT_ERRINT_9K_ENA_W1C	 (0x10e0580ull)
#define PSM_INT_ERRINT_9K_ENA_W1S	 (0x10e05c0ull)

#endif /* _TEST_BPHY_IRQ_ */
