Core, 0
Cumulative Cycles, 152831981           
Cumulative Instructions, 142585084           
Cumulative IPC, 0.93295
Periodic Cycles, 76609882            
Periodic Instructions, 71379469            
Periodic IPC, 0.93173

ICACHE_MISS_count,          5216
ICACHE_MISS_pct,        0.531
ICACHE_MISS_total_count,         11993
ICACHE_MISS_total_pct,        0.596

ICACHE_HIT_count,        977297
ICACHE_HIT_pct,       99.469
ICACHE_HIT_total_count,       2000679
ICACHE_HIT_total_pct,       99.404
ICACHE_HIT_sum_count,        982513
ICACHE_HIT_sum_pct,      100.000
ICACHE_HIT_sum_total_count,       2012672
ICACHE_HIT_sum_total_pct,      100.000
ICACHE_HIT_mean,         0.99
ICACHE_HIT_stddev,         0.99
ICACHE_HIT_total_mean,         0.99
ICACHE_HIT_total_stddev,         0.99

ICACHE_MISS_ONPATH_count,          4897
ICACHE_MISS_ONPATH_pct,       93.884
ICACHE_MISS_ONPATH_total_count,         10745
ICACHE_MISS_ONPATH_total_pct,       89.594

ICACHE_MISS_OFFPATH_count,           319
ICACHE_MISS_OFFPATH_pct,        6.116
ICACHE_MISS_OFFPATH_total_count,          1248
ICACHE_MISS_OFFPATH_total_pct,       10.406
ICACHE_MISS_OFFPATH_sum_count,          5216
ICACHE_MISS_OFFPATH_sum_pct,      100.000
ICACHE_MISS_OFFPATH_sum_total_count,         11993
ICACHE_MISS_OFFPATH_sum_total_pct,      100.000
ICACHE_MISS_OFFPATH_mean,         0.06
ICACHE_MISS_OFFPATH_stddev,         0.23
ICACHE_MISS_OFFPATH_total_mean,         0.10
ICACHE_MISS_OFFPATH_total_stddev,         0.29

ICACHE_MISS_NOT_PREFETCHED_count,           336
ICACHE_MISS_NOT_PREFETCHED_pct,        6.445
ICACHE_MISS_NOT_PREFETCHED_total_count,          1394
ICACHE_MISS_NOT_PREFETCHED_total_pct,       11.640

ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_IF_count,             0
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_IF_pct,        0.000
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_IF_total_count,             0
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_IF_total_pct,        0.000

ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_FD_count,             0
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_FD_pct,        0.000
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_FD_total_count,             0
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_FD_total_pct,        0.000

ICACHE_MISS_MSHR_HIT_PREFETCHED_OFFPATH_count,           512
ICACHE_MISS_MSHR_HIT_PREFETCHED_OFFPATH_pct,        9.822
ICACHE_MISS_MSHR_HIT_PREFETCHED_OFFPATH_total_count,          1796
ICACHE_MISS_MSHR_HIT_PREFETCHED_OFFPATH_total_pct,       14.997

ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_count,          4365
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_pct,       83.733
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_total_count,          8786
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_total_pct,       73.363
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_sum_count,          5213
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_sum_pct,      100.000
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_sum_total_count,         11976
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_sum_total_pct,      100.000
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_mean,         3.64
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_stddev,         3.36
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_total_mean,         3.38
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_total_stddev,         2.95

ICACHE_HIT_ONPATH_count,        963478
ICACHE_HIT_ONPATH_pct,       98.586
ICACHE_HIT_ONPATH_total_count,       1915015
ICACHE_HIT_ONPATH_total_pct,       95.718

ICACHE_HIT_OFFPATH_count,         13819
ICACHE_HIT_OFFPATH_pct,        1.414
ICACHE_HIT_OFFPATH_total_count,         85664
ICACHE_HIT_OFFPATH_total_pct,        4.282
ICACHE_HIT_OFFPATH_sum_count,        977297
ICACHE_HIT_OFFPATH_sum_pct,      100.000
ICACHE_HIT_OFFPATH_sum_total_count,       2000679
ICACHE_HIT_OFFPATH_sum_total_pct,      100.000
ICACHE_HIT_OFFPATH_mean,         0.01
ICACHE_HIT_OFFPATH_stddev,         0.12
ICACHE_HIT_OFFPATH_total_mean,         0.04
ICACHE_HIT_OFFPATH_total_stddev,         0.20

ICACHE_HIT_ONPATH_SAT_BY_OFFPATH_count,           957
ICACHE_HIT_ONPATH_SAT_BY_OFFPATH_pct,        0.001
ICACHE_HIT_ONPATH_SAT_BY_OFFPATH_total_count,          2730
ICACHE_HIT_ONPATH_SAT_BY_OFFPATH_total_pct,        0.002

ICACHE_HIT_ONPATH_SAT_BY_ONPATH_count,      64740107
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_pct,       99.999
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_total_count,     129295371
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_total_pct,       99.998
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_count,      64741064
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_pct,      100.000
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_total_count,     129298101
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_total_pct,      100.000
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_mean,         1.00
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_stddev,         1.00
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_total_mean,         1.00
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_total_stddev,         1.00

ICACHE_HIT_OFFPATH_SAT_BY_OFFPATH_count,          2745
ICACHE_HIT_OFFPATH_SAT_BY_OFFPATH_pct,        7.527
ICACHE_HIT_OFFPATH_SAT_BY_OFFPATH_total_count,         13820
ICACHE_HIT_OFFPATH_SAT_BY_OFFPATH_total_pct,        6.563

ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_count,         33723
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_pct,       92.473
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_count,        196739
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_pct,       93.437
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_count,         36468
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_pct,      100.000
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_total_count,        210559
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_total_pct,      100.000
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_mean,         0.92
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_stddev,         0.89
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_mean,         0.93
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_stddev,         0.91

ICACHE_HIT_BY_FDIP_ONPATH_count,          2101
ICACHE_HIT_BY_FDIP_ONPATH_pct,       69.180
ICACHE_HIT_BY_FDIP_ONPATH_total_count,          4022
ICACHE_HIT_BY_FDIP_ONPATH_total_pct,       60.156

ICACHE_HIT_BY_FDIP_OFFPATH_count,           936
ICACHE_HIT_BY_FDIP_OFFPATH_pct,       30.820
ICACHE_HIT_BY_FDIP_OFFPATH_total_count,          2664
ICACHE_HIT_BY_FDIP_OFFPATH_total_pct,       39.844
ICACHE_HIT_BY_FDIP_OFFPATH_sum_count,          3037
ICACHE_HIT_BY_FDIP_OFFPATH_sum_pct,      100.000
ICACHE_HIT_BY_FDIP_OFFPATH_sum_total_count,          6686
ICACHE_HIT_BY_FDIP_OFFPATH_sum_total_pct,      100.000
ICACHE_HIT_BY_FDIP_OFFPATH_mean,         0.31
ICACHE_HIT_BY_FDIP_OFFPATH_stddev,         0.42
ICACHE_HIT_BY_FDIP_OFFPATH_total_mean,         0.40
ICACHE_HIT_BY_FDIP_OFFPATH_total_stddev,         0.46

ICACHE_MISS_MSHR_HIT_BY_FDIP_ONPATH_count,          4195
ICACHE_MISS_MSHR_HIT_BY_FDIP_ONPATH_pct,       86.016
ICACHE_MISS_MSHR_HIT_BY_FDIP_ONPATH_total_count,          8288
ICACHE_MISS_MSHR_HIT_BY_FDIP_ONPATH_total_pct,       78.322

ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_count,           682
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_pct,       13.984
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_total_count,          2294
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_total_pct,       21.678
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_sum_count,          4877
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_sum_pct,      100.000
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_sum_total_count,         10582
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_sum_total_pct,      100.000
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_mean,         0.14
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_stddev,         0.33
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_total_mean,         0.22
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_total_stddev,         0.38

ICACHE_HIT_ONPATH_BY_FDIP_count,          3037
ICACHE_HIT_ONPATH_BY_FDIP_pct,       27.165
ICACHE_HIT_ONPATH_BY_FDIP_total_count,          6686
ICACHE_HIT_ONPATH_BY_FDIP_total_pct,       20.134

ICACHE_HIT_OFFPATH_BY_FDIP_count,          2927
ICACHE_HIT_OFFPATH_BY_FDIP_pct,       26.181
ICACHE_HIT_OFFPATH_BY_FDIP_total_count,         14528
ICACHE_HIT_OFFPATH_BY_FDIP_total_pct,       43.750

ICACHE_MISS_MSHR_HIT_ONPATH_BY_FDIP_count,          4561
ICACHE_MISS_MSHR_HIT_ONPATH_BY_FDIP_pct,       40.796
ICACHE_MISS_MSHR_HIT_ONPATH_BY_FDIP_total_count,          9351
ICACHE_MISS_MSHR_HIT_ONPATH_BY_FDIP_total_pct,       28.160

ICACHE_MISS_MSHR_HIT_OFFPATH_BY_FDIP_count,           316
ICACHE_MISS_MSHR_HIT_OFFPATH_BY_FDIP_pct,        2.826
ICACHE_MISS_MSHR_HIT_OFFPATH_BY_FDIP_total_count,          1231
ICACHE_MISS_MSHR_HIT_OFFPATH_BY_FDIP_total_pct,        3.707

ICACHE_MISS_TOO_EARLY_ONPATH_count,             0
ICACHE_MISS_TOO_EARLY_ONPATH_pct,        0.000
ICACHE_MISS_TOO_EARLY_ONPATH_total_count,             0
ICACHE_MISS_TOO_EARLY_ONPATH_total_pct,        0.000

ICACHE_MISS_TOO_EARLY_OFFPATH_count,             0
ICACHE_MISS_TOO_EARLY_OFFPATH_pct,        0.000
ICACHE_MISS_TOO_EARLY_OFFPATH_total_count,             0
ICACHE_MISS_TOO_EARLY_OFFPATH_total_pct,        0.000

ICACHE_MISS_NOT_PREFETCHED_ONPATH_count,           336
ICACHE_MISS_NOT_PREFETCHED_ONPATH_pct,        3.005
ICACHE_MISS_NOT_PREFETCHED_ONPATH_total_count,          1394
ICACHE_MISS_NOT_PREFETCHED_ONPATH_total_pct,        4.198

ICACHE_MISS_NOT_PREFETCHED_OFFPATH_count,             3
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_pct,        0.027
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_total_count,            17
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_total_pct,        0.051
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_sum_count,         11180
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_sum_pct,      100.000
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_sum_total_count,         33207
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_sum_total_pct,      100.000
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_mean,         1.34
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_stddev,         0.97
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_total_mean,         1.37
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_total_stddev,         1.09

ICACHE_UNIQUE_MISSED_LINES_count,             0
ICACHE_UNIQUE_MISSED_LINES_total_count,             0

ICACHE_UNIQUE_HIT_LINES_count,             0
ICACHE_UNIQUE_HIT_LINES_total_count,             0

ICACHE_OVERTAKE_FDIP_count,             0
ICACHE_OVERTAKE_FDIP_total_count,             0

UOP_CACHE_MISS_count,             0
UOP_CACHE_MISS_pct,         -nan
UOP_CACHE_MISS_total_count,             0
UOP_CACHE_MISS_total_pct,         -nan

UOP_CACHE_HIT_count,             0
UOP_CACHE_HIT_pct,         -nan
UOP_CACHE_HIT_total_count,             0
UOP_CACHE_HIT_total_pct,         -nan
UOP_CACHE_HIT_sum_count,             0
UOP_CACHE_HIT_sum_pct,         -nan
UOP_CACHE_HIT_sum_total_count,             0
UOP_CACHE_HIT_sum_total_pct,         -nan
UOP_CACHE_HIT_mean,         -nan
UOP_CACHE_HIT_stddev,         -nan
UOP_CACHE_HIT_total_mean,         -nan
UOP_CACHE_HIT_total_stddev,         -nan

UOP_CACHE_MISS_ONPATH_count,             0
UOP_CACHE_MISS_ONPATH_pct,         -nan
UOP_CACHE_MISS_ONPATH_total_count,             0
UOP_CACHE_MISS_ONPATH_total_pct,         -nan

UOP_CACHE_MISS_OFFPATH_count,             0
UOP_CACHE_MISS_OFFPATH_pct,         -nan
UOP_CACHE_MISS_OFFPATH_total_count,             0
UOP_CACHE_MISS_OFFPATH_total_pct,         -nan
UOP_CACHE_MISS_OFFPATH_sum_count,             0
UOP_CACHE_MISS_OFFPATH_sum_pct,         -nan
UOP_CACHE_MISS_OFFPATH_sum_total_count,             0
UOP_CACHE_MISS_OFFPATH_sum_total_pct,         -nan
UOP_CACHE_MISS_OFFPATH_mean,         -nan
UOP_CACHE_MISS_OFFPATH_stddev,         -nan
UOP_CACHE_MISS_OFFPATH_total_mean,         -nan
UOP_CACHE_MISS_OFFPATH_total_stddev,         -nan

UOP_CACHE_HIT_ONPATH_count,             0
UOP_CACHE_HIT_ONPATH_pct,         -nan
UOP_CACHE_HIT_ONPATH_total_count,             0
UOP_CACHE_HIT_ONPATH_total_pct,         -nan

UOP_CACHE_HIT_OFFPATH_count,             0
UOP_CACHE_HIT_OFFPATH_pct,         -nan
UOP_CACHE_HIT_OFFPATH_total_count,             0
UOP_CACHE_HIT_OFFPATH_total_pct,         -nan
UOP_CACHE_HIT_OFFPATH_sum_count,             0
UOP_CACHE_HIT_OFFPATH_sum_pct,         -nan
UOP_CACHE_HIT_OFFPATH_sum_total_count,             0
UOP_CACHE_HIT_OFFPATH_sum_total_pct,         -nan
UOP_CACHE_HIT_OFFPATH_mean,         -nan
UOP_CACHE_HIT_OFFPATH_stddev,         -nan
UOP_CACHE_HIT_OFFPATH_total_mean,         -nan
UOP_CACHE_HIT_OFFPATH_total_stddev,         -nan

UOP_CACHE_PWS_INSERTED_ONPATH_count,             0
UOP_CACHE_PWS_INSERTED_ONPATH_pct,         -nan
UOP_CACHE_PWS_INSERTED_ONPATH_total_count,             0
UOP_CACHE_PWS_INSERTED_ONPATH_total_pct,         -nan

UOP_CACHE_PWS_INSERTED_OFFPATH_count,             0
UOP_CACHE_PWS_INSERTED_OFFPATH_pct,         -nan
UOP_CACHE_PWS_INSERTED_OFFPATH_total_count,             0
UOP_CACHE_PWS_INSERTED_OFFPATH_total_pct,         -nan
UOP_CACHE_PWS_INSERTED_OFFPATH_sum_count,             0
UOP_CACHE_PWS_INSERTED_OFFPATH_sum_pct,         -nan
UOP_CACHE_PWS_INSERTED_OFFPATH_sum_total_count,             0
UOP_CACHE_PWS_INSERTED_OFFPATH_sum_total_pct,         -nan
UOP_CACHE_PWS_INSERTED_OFFPATH_mean,         -nan
UOP_CACHE_PWS_INSERTED_OFFPATH_stddev,         -nan
UOP_CACHE_PWS_INSERTED_OFFPATH_total_mean,         -nan
UOP_CACHE_PWS_INSERTED_OFFPATH_total_stddev,         -nan

UOP_CACHE_LINES_INSERTED_ONPATH_count,             0
UOP_CACHE_LINES_INSERTED_ONPATH_pct,         -nan
UOP_CACHE_LINES_INSERTED_ONPATH_total_count,             0
UOP_CACHE_LINES_INSERTED_ONPATH_total_pct,         -nan

UOP_CACHE_LINES_INSERTED_OFFPATH_count,             0
UOP_CACHE_LINES_INSERTED_OFFPATH_pct,         -nan
UOP_CACHE_LINES_INSERTED_OFFPATH_total_count,             0
UOP_CACHE_LINES_INSERTED_OFFPATH_total_pct,         -nan
UOP_CACHE_LINES_INSERTED_OFFPATH_sum_count,             0
UOP_CACHE_LINES_INSERTED_OFFPATH_sum_pct,         -nan
UOP_CACHE_LINES_INSERTED_OFFPATH_sum_total_count,             0
UOP_CACHE_LINES_INSERTED_OFFPATH_sum_total_pct,         -nan
UOP_CACHE_LINES_INSERTED_OFFPATH_mean,         -nan
UOP_CACHE_LINES_INSERTED_OFFPATH_stddev,         -nan
UOP_CACHE_LINES_INSERTED_OFFPATH_total_mean,         -nan
UOP_CACHE_LINES_INSERTED_OFFPATH_total_stddev,         -nan

UOP_CACHE_LINES_INSERTED_ONPATH_USED_ONP_count,             0
UOP_CACHE_LINES_INSERTED_ONPATH_USED_ONP_total_count,             0

UOP_CACHE_LINES_INSERTED_OFFPATH_USED_ON_count,             0
UOP_CACHE_LINES_INSERTED_OFFPATH_USED_ON_total_count,             0

UOP_CACHE_PREFETCH_count,             0
UOP_CACHE_PREFETCH_total_count,             0

UOP_CACHE_HIT_NO_PREFETCH_count,             0
UOP_CACHE_HIT_NO_PREFETCH_total_count,             0

UOP_CACHE_PW_INSERT_FAILED_OFFPATH_count,             0
UOP_CACHE_PW_INSERT_FAILED_OFFPATH_total_count,             0

UOP_CACHE_PW_INSERT_FAILED_TOO_LONG_count,             0
UOP_CACHE_PW_INSERT_FAILED_TOO_LONG_total_count,             0

UOP_CACHE_PW_INSERT_FAILED_CACHE_HIT_count,             0
UOP_CACHE_PW_INSERT_FAILED_CACHE_HIT_total_count,             0

RECOVER_AT_DECODE_BR_FROM_UOC_count,             0
RECOVER_AT_DECODE_BR_FROM_UOC_total_count,             0

RECOVERED_FROM_UOC_count,             0
RECOVERED_FROM_UOC_total_count,             0

UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_RES_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_RES_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_RES_total_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_RES_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_COR_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_COR_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_COR_total_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_COR_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_RESTEER_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_RESTEER_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_RESTEER_total_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_RESTEER_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_total_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_sum_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_sum_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_sum_total_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_sum_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_stddev,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_total_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_total_stddev,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_sum_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_sum_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_sum_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_sum_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_stddev,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_stddev,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_sum_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_sum_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_sum_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_sum_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_stddev,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_stddev,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_sum_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_sum_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_sum_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_sum_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_stddev,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_stddev,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_sum_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_sum_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_sum_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_sum_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_stddev,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_stddev,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_0_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_0_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_0_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_0_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_1_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_1_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_1_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_1_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_2_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_2_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_2_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_2_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_3_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_3_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_3_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_3_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_4_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_4_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_4_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_4_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_5_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_5_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_5_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_5_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_6_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_6_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_6_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_6_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_7_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_7_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_7_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_7_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_8_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_8_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_8_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_8_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_9_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_9_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_9_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_9_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_10_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_10_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_10_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_10_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_11_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_11_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_11_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_11_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_12_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_12_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_12_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_12_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_13_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_13_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_13_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_13_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_14_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_14_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_14_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_14_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_15_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_15_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_15_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_15_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_16_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_16_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_16_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_16_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_17_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_17_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_17_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_17_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_18_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_18_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_18_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_18_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_19_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_19_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_19_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_19_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_total_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_sum_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_sum_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_sum_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_sum_total_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_mean,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_stddev,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_total_mean,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_total_stddev,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__sum_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__sum_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__sum_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__sum_total_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__mean,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__stddev,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_mean,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_stddev,         -nan

UOP_CACHE_PW_LENGTH_1_count,             0
UOP_CACHE_PW_LENGTH_1_pct,         -nan
UOP_CACHE_PW_LENGTH_1_total_count,             0
UOP_CACHE_PW_LENGTH_1_total_pct,         -nan

UOP_CACHE_PW_LENGTH_2_count,             0
UOP_CACHE_PW_LENGTH_2_pct,         -nan
UOP_CACHE_PW_LENGTH_2_total_count,             0
UOP_CACHE_PW_LENGTH_2_total_pct,         -nan

UOP_CACHE_PW_LENGTH_3_count,             0
UOP_CACHE_PW_LENGTH_3_pct,         -nan
UOP_CACHE_PW_LENGTH_3_total_count,             0
UOP_CACHE_PW_LENGTH_3_total_pct,         -nan

UOP_CACHE_PW_LENGTH_4_count,             0
UOP_CACHE_PW_LENGTH_4_pct,         -nan
UOP_CACHE_PW_LENGTH_4_total_count,             0
UOP_CACHE_PW_LENGTH_4_total_pct,         -nan

UOP_CACHE_PW_LENGTH_5_count,             0
UOP_CACHE_PW_LENGTH_5_pct,         -nan
UOP_CACHE_PW_LENGTH_5_total_count,             0
UOP_CACHE_PW_LENGTH_5_total_pct,         -nan

UOP_CACHE_PW_LENGTH_6_count,             0
UOP_CACHE_PW_LENGTH_6_pct,         -nan
UOP_CACHE_PW_LENGTH_6_total_count,             0
UOP_CACHE_PW_LENGTH_6_total_pct,         -nan

UOP_CACHE_PW_LENGTH_7_count,             0
UOP_CACHE_PW_LENGTH_7_pct,         -nan
UOP_CACHE_PW_LENGTH_7_total_count,             0
UOP_CACHE_PW_LENGTH_7_total_pct,         -nan

UOP_CACHE_PW_LENGTH_8_count,             0
UOP_CACHE_PW_LENGTH_8_pct,         -nan
UOP_CACHE_PW_LENGTH_8_total_count,             0
UOP_CACHE_PW_LENGTH_8_total_pct,         -nan

UOP_CACHE_PW_LENGTH_9_count,             0
UOP_CACHE_PW_LENGTH_9_pct,         -nan
UOP_CACHE_PW_LENGTH_9_total_count,             0
UOP_CACHE_PW_LENGTH_9_total_pct,         -nan

UOP_CACHE_PW_LENGTH_10_count,             0
UOP_CACHE_PW_LENGTH_10_pct,         -nan
UOP_CACHE_PW_LENGTH_10_total_count,             0
UOP_CACHE_PW_LENGTH_10_total_pct,         -nan

UOP_CACHE_PW_LENGTH_11_count,             0
UOP_CACHE_PW_LENGTH_11_pct,         -nan
UOP_CACHE_PW_LENGTH_11_total_count,             0
UOP_CACHE_PW_LENGTH_11_total_pct,         -nan

UOP_CACHE_PW_LENGTH_12_count,             0
UOP_CACHE_PW_LENGTH_12_pct,         -nan
UOP_CACHE_PW_LENGTH_12_total_count,             0
UOP_CACHE_PW_LENGTH_12_total_pct,         -nan

UOP_CACHE_PW_LENGTH_13_count,             0
UOP_CACHE_PW_LENGTH_13_pct,         -nan
UOP_CACHE_PW_LENGTH_13_total_count,             0
UOP_CACHE_PW_LENGTH_13_total_pct,         -nan

UOP_CACHE_PW_LENGTH_14_count,             0
UOP_CACHE_PW_LENGTH_14_pct,         -nan
UOP_CACHE_PW_LENGTH_14_total_count,             0
UOP_CACHE_PW_LENGTH_14_total_pct,         -nan

UOP_CACHE_PW_LENGTH_15_count,             0
UOP_CACHE_PW_LENGTH_15_pct,         -nan
UOP_CACHE_PW_LENGTH_15_total_count,             0
UOP_CACHE_PW_LENGTH_15_total_pct,         -nan

UOP_CACHE_PW_LENGTH_16_count,             0
UOP_CACHE_PW_LENGTH_16_pct,         -nan
UOP_CACHE_PW_LENGTH_16_total_count,             0
UOP_CACHE_PW_LENGTH_16_total_pct,         -nan

UOP_CACHE_PW_LENGTH_17_count,             0
UOP_CACHE_PW_LENGTH_17_pct,         -nan
UOP_CACHE_PW_LENGTH_17_total_count,             0
UOP_CACHE_PW_LENGTH_17_total_pct,         -nan

UOP_CACHE_PW_LENGTH_18_count,             0
UOP_CACHE_PW_LENGTH_18_pct,         -nan
UOP_CACHE_PW_LENGTH_18_total_count,             0
UOP_CACHE_PW_LENGTH_18_total_pct,         -nan

UOP_CACHE_PW_LENGTH_19_count,             0
UOP_CACHE_PW_LENGTH_19_pct,         -nan
UOP_CACHE_PW_LENGTH_19_total_count,             0
UOP_CACHE_PW_LENGTH_19_total_pct,         -nan

UOP_CACHE_PW_LENGTH_20_count,             0
UOP_CACHE_PW_LENGTH_20_pct,         -nan
UOP_CACHE_PW_LENGTH_20_total_count,             0
UOP_CACHE_PW_LENGTH_20_total_pct,         -nan

UOP_CACHE_PW_LENGTH_21_count,             0
UOP_CACHE_PW_LENGTH_21_pct,         -nan
UOP_CACHE_PW_LENGTH_21_total_count,             0
UOP_CACHE_PW_LENGTH_21_total_pct,         -nan

UOP_CACHE_PW_LENGTH_22_count,             0
UOP_CACHE_PW_LENGTH_22_pct,         -nan
UOP_CACHE_PW_LENGTH_22_total_count,             0
UOP_CACHE_PW_LENGTH_22_total_pct,         -nan

UOP_CACHE_PW_LENGTH_23_count,             0
UOP_CACHE_PW_LENGTH_23_pct,         -nan
UOP_CACHE_PW_LENGTH_23_total_count,             0
UOP_CACHE_PW_LENGTH_23_total_pct,         -nan

UOP_CACHE_PW_LENGTH_24_count,             0
UOP_CACHE_PW_LENGTH_24_pct,         -nan
UOP_CACHE_PW_LENGTH_24_total_count,             0
UOP_CACHE_PW_LENGTH_24_total_pct,         -nan

UOP_CACHE_PW_LENGTH_MAX_count,             0
UOP_CACHE_PW_LENGTH_MAX_pct,         -nan
UOP_CACHE_PW_LENGTH_MAX_total_count,             0
UOP_CACHE_PW_LENGTH_MAX_total_pct,         -nan
UOP_CACHE_PW_LENGTH_MAX_sum_count,             0
UOP_CACHE_PW_LENGTH_MAX_sum_pct,         -nan
UOP_CACHE_PW_LENGTH_MAX_sum_total_count,             0
UOP_CACHE_PW_LENGTH_MAX_sum_total_pct,         -nan
UOP_CACHE_PW_LENGTH_MAX_mean,         -nan
UOP_CACHE_PW_LENGTH_MAX_stddev,         -nan
UOP_CACHE_PW_LENGTH_MAX_total_mean,         -nan
UOP_CACHE_PW_LENGTH_MAX_total_stddev,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_1_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_1_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_1_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_1_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_2_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_2_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_2_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_2_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_3_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_3_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_3_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_3_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_4_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_4_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_4_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_4_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_5_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_5_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_5_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_5_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_6_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_6_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_6_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_6_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_7_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_7_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_7_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_7_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_8_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_8_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_8_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_8_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_9_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_9_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_9_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_9_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_10_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_10_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_10_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_10_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_11_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_11_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_11_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_11_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_12_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_12_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_12_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_12_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_13_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_13_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_13_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_13_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_14_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_14_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_14_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_14_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_15_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_15_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_15_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_15_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_16_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_16_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_16_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_16_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_17_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_17_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_17_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_17_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_18_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_18_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_18_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_18_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_19_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_19_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_19_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_19_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_20_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_20_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_20_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_20_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_21_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_21_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_21_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_21_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_22_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_22_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_22_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_22_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_23_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_23_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_23_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_23_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_24_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_24_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_24_total_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_sum_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_24_sum_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_sum_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_24_sum_total_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_mean,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_stddev,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_total_mean,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_total_stddev,         -nan

DCACHE_MISS_count,      52149845
DCACHE_MISS_pct,       80.871
DCACHE_MISS_total_count,     104258085
DCACHE_MISS_total_pct,       80.936

DCACHE_ST_BUFFER_HIT_count,          4233
DCACHE_ST_BUFFER_HIT_pct,        0.007
DCACHE_ST_BUFFER_HIT_total_count,          8494
DCACHE_ST_BUFFER_HIT_total_pct,        0.007

DCACHE_HIT_count,      12330916
DCACHE_HIT_pct,       19.122
DCACHE_HIT_total_count,      24549573
DCACHE_HIT_total_pct,       19.058
DCACHE_HIT_sum_count,      64484994
DCACHE_HIT_sum_pct,      100.000
DCACHE_HIT_sum_total_count,     128816152
DCACHE_HIT_sum_total_pct,      100.000
DCACHE_HIT_mean,         0.38
DCACHE_HIT_stddev,         0.73
DCACHE_HIT_total_mean,         0.38
DCACHE_HIT_total_stddev,         0.73

DCACHE_MISS_ONPATH_count,      52149845
DCACHE_MISS_ONPATH_pct,       99.996
DCACHE_MISS_ONPATH_total_count,     104258085
DCACHE_MISS_ONPATH_total_pct,       99.991

DCACHE_MISS_OFFPATH_count,          1983
DCACHE_MISS_OFFPATH_pct,        0.004
DCACHE_MISS_OFFPATH_total_count,          9121
DCACHE_MISS_OFFPATH_total_pct,        0.009
DCACHE_MISS_OFFPATH_sum_count,      52151828
DCACHE_MISS_OFFPATH_sum_pct,      100.000
DCACHE_MISS_OFFPATH_sum_total_count,     104267206
DCACHE_MISS_OFFPATH_sum_total_pct,      100.000
DCACHE_MISS_OFFPATH_mean,         0.00
DCACHE_MISS_OFFPATH_stddev,         0.01
DCACHE_MISS_OFFPATH_total_mean,         0.00
DCACHE_MISS_OFFPATH_total_stddev,         0.01

DCACHE_ST_BUFFER_HIT_ONPATH_count,          4233
DCACHE_ST_BUFFER_HIT_ONPATH_pct,       96.117
DCACHE_ST_BUFFER_HIT_ONPATH_total_count,          8494
DCACHE_ST_BUFFER_HIT_ONPATH_total_pct,       95.064

DCACHE_ST_BUFFER_HIT_OFFPATH_count,           171
DCACHE_ST_BUFFER_HIT_OFFPATH_pct,        3.883
DCACHE_ST_BUFFER_HIT_OFFPATH_total_count,           441
DCACHE_ST_BUFFER_HIT_OFFPATH_total_pct,        4.936
DCACHE_ST_BUFFER_HIT_OFFPATH_sum_count,          4404
DCACHE_ST_BUFFER_HIT_OFFPATH_sum_pct,      100.000
DCACHE_ST_BUFFER_HIT_OFFPATH_sum_total_count,          8935
DCACHE_ST_BUFFER_HIT_OFFPATH_sum_total_pct,      100.000
DCACHE_ST_BUFFER_HIT_OFFPATH_mean,         0.04
DCACHE_ST_BUFFER_HIT_OFFPATH_stddev,         0.19
DCACHE_ST_BUFFER_HIT_OFFPATH_total_mean,         0.05
DCACHE_ST_BUFFER_HIT_OFFPATH_total_stddev,         0.21

DCACHE_HIT_ONPATH_count,      12330916
DCACHE_HIT_ONPATH_pct,       99.878
DCACHE_HIT_ONPATH_total_count,      24549573
DCACHE_HIT_ONPATH_total_pct,       99.578

DCACHE_HIT_OFFPATH_count,         15026
DCACHE_HIT_OFFPATH_pct,        0.122
DCACHE_HIT_OFFPATH_total_count,        104108
DCACHE_HIT_OFFPATH_total_pct,        0.422
DCACHE_HIT_OFFPATH_sum_count,      12345942
DCACHE_HIT_OFFPATH_sum_pct,      100.000
DCACHE_HIT_OFFPATH_sum_total_count,      24653681
DCACHE_HIT_OFFPATH_sum_total_pct,      100.000
DCACHE_HIT_OFFPATH_mean,         0.00
DCACHE_HIT_OFFPATH_stddev,         0.03
DCACHE_HIT_OFFPATH_total_mean,         0.00
DCACHE_HIT_OFFPATH_total_stddev,         0.06

DCACHE_HIT_ONPATH_SAT_BY_OFFPATH_count,           125
DCACHE_HIT_ONPATH_SAT_BY_OFFPATH_pct,        0.001
DCACHE_HIT_ONPATH_SAT_BY_OFFPATH_total_count,           452
DCACHE_HIT_ONPATH_SAT_BY_OFFPATH_total_pct,        0.002

DCACHE_HIT_ONPATH_SAT_BY_ONPATH_count,      12330791
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_pct,       99.999
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_total_count,      24549121
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_total_pct,       99.998
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_count,      12330916
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_pct,      100.000
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_total_count,      24549573
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_total_pct,      100.000
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_mean,         1.00
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_stddev,         1.00
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_total_mean,         1.00
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_total_stddev,         1.00

DCACHE_HIT_OFFPATH_SAT_BY_OFFPATH_count,           704
DCACHE_HIT_OFFPATH_SAT_BY_OFFPATH_pct,        4.685
DCACHE_HIT_OFFPATH_SAT_BY_OFFPATH_total_count,          2187
DCACHE_HIT_OFFPATH_SAT_BY_OFFPATH_total_pct,        2.101

DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_count,         14322
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_pct,       95.315
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_count,        101921
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_pct,       97.899
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_count,         15026
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_pct,      100.000
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_total_count,        104108
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_total_pct,      100.000
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_mean,         0.95
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_stddev,         0.93
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_mean,         0.98
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_stddev,         0.97

DCACHE_MISS_LD_count,       1024474
DCACHE_MISS_LD_pct,        1.964
DCACHE_MISS_LD_total_count,       2034193
DCACHE_MISS_LD_total_pct,        1.951

DCACHE_MISS_ST_count,      51125371
DCACHE_MISS_ST_pct,       98.036
DCACHE_MISS_ST_total_count,     102223892
DCACHE_MISS_ST_total_pct,       98.049
DCACHE_MISS_ST_sum_count,      52149845
DCACHE_MISS_ST_sum_pct,      100.000
DCACHE_MISS_ST_sum_total_count,     104258085
DCACHE_MISS_ST_sum_total_pct,      100.000
DCACHE_MISS_ST_mean,         0.98
DCACHE_MISS_ST_stddev,         0.97
DCACHE_MISS_ST_total_mean,         0.98
DCACHE_MISS_ST_total_stddev,         0.97

DCACHE_MISS_LD_ONPATH_count,       1024474
DCACHE_MISS_LD_ONPATH_pct,       99.852
DCACHE_MISS_LD_ONPATH_total_count,       2034193
DCACHE_MISS_LD_ONPATH_total_pct,       99.624

DCACHE_MISS_LD_OFFPATH_count,          1522
DCACHE_MISS_LD_OFFPATH_pct,        0.148
DCACHE_MISS_LD_OFFPATH_total_count,          7678
DCACHE_MISS_LD_OFFPATH_total_pct,        0.376
DCACHE_MISS_LD_OFFPATH_sum_count,       1025996
DCACHE_MISS_LD_OFFPATH_sum_pct,      100.000
DCACHE_MISS_LD_OFFPATH_sum_total_count,       2041871
DCACHE_MISS_LD_OFFPATH_sum_total_pct,      100.000
DCACHE_MISS_LD_OFFPATH_mean,         0.00
DCACHE_MISS_LD_OFFPATH_stddev,         0.04
DCACHE_MISS_LD_OFFPATH_total_mean,         0.00
DCACHE_MISS_LD_OFFPATH_total_stddev,         0.06

DCACHE_MISS_ST_ONPATH_count,      51125371
DCACHE_MISS_ST_ONPATH_pct,       99.999
DCACHE_MISS_ST_ONPATH_total_count,     102223892
DCACHE_MISS_ST_ONPATH_total_pct,       99.999

DCACHE_MISS_ST_OFFPATH_count,           461
DCACHE_MISS_ST_OFFPATH_pct,        0.001
DCACHE_MISS_ST_OFFPATH_total_count,          1443
DCACHE_MISS_ST_OFFPATH_total_pct,        0.001
DCACHE_MISS_ST_OFFPATH_sum_count,      51125832
DCACHE_MISS_ST_OFFPATH_sum_pct,      100.000
DCACHE_MISS_ST_OFFPATH_sum_total_count,     102225335
DCACHE_MISS_ST_OFFPATH_sum_total_pct,      100.000
DCACHE_MISS_ST_OFFPATH_mean,         0.00
DCACHE_MISS_ST_OFFPATH_stddev,         0.00
DCACHE_MISS_ST_OFFPATH_total_mean,         0.00
DCACHE_MISS_ST_OFFPATH_total_stddev,         0.00

DCACHE_MISS_WAITMEM_count,        700938
DCACHE_MISS_WAITMEM_total_count,       1353673

MEM_REQ_ROW_BUFFER_HITS_count,             0
MEM_REQ_ROW_BUFFER_HITS_pct,         -nan
MEM_REQ_ROW_BUFFER_HITS_total_count,             0
MEM_REQ_ROW_BUFFER_HITS_total_pct,         -nan

MEM_REQ_ROW_BUFFER_MISSES_count,             0
MEM_REQ_ROW_BUFFER_MISSES_pct,         -nan
MEM_REQ_ROW_BUFFER_MISSES_total_count,             0
MEM_REQ_ROW_BUFFER_MISSES_total_pct,         -nan

MEM_REQ_ROW_BUFFER_CONFLICTS_count,             0
MEM_REQ_ROW_BUFFER_CONFLICTS_pct,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_total_count,             0
MEM_REQ_ROW_BUFFER_CONFLICTS_total_pct,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_sum_count,             0
MEM_REQ_ROW_BUFFER_CONFLICTS_sum_pct,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_sum_total_count,             0
MEM_REQ_ROW_BUFFER_CONFLICTS_sum_total_pct,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_mean,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_stddev,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_total_mean,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_total_stddev,         -nan

SHADOW_ROW_BUFFER_HITS_count,             0
SHADOW_ROW_BUFFER_HITS_total_count,             0

SHADOW_ROW_HIT_STALL_TIME_count,             0
SHADOW_ROW_HIT_STALL_TIME_total_count,             0

CHANNEL0_BUS_BUSY_CYCLES_count,             0
CHANNEL0_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL0_BUS_BUSY_CYCLES_total_count,             0
CHANNEL0_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL1_BUS_BUSY_CYCLES_count,             0
CHANNEL1_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL1_BUS_BUSY_CYCLES_total_count,             0
CHANNEL1_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL2_BUS_BUSY_CYCLES_count,             0
CHANNEL2_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL2_BUS_BUSY_CYCLES_total_count,             0
CHANNEL2_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL3_BUS_BUSY_CYCLES_count,             0
CHANNEL3_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL3_BUS_BUSY_CYCLES_total_count,             0
CHANNEL3_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL4_BUS_BUSY_CYCLES_count,             0
CHANNEL4_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL4_BUS_BUSY_CYCLES_total_count,             0
CHANNEL4_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL5_BUS_BUSY_CYCLES_count,             0
CHANNEL5_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL5_BUS_BUSY_CYCLES_total_count,             0
CHANNEL5_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL6_BUS_BUSY_CYCLES_count,             0
CHANNEL6_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL6_BUS_BUSY_CYCLES_total_count,             0
CHANNEL6_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL7_BUS_BUSY_CYCLES_count,             0
CHANNEL7_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL7_BUS_BUSY_CYCLES_total_count,             0
CHANNEL7_BUS_BUSY_CYCLES_total_pct,         -nan
CHANNEL7_BUS_BUSY_CYCLES_sum_count,             0
CHANNEL7_BUS_BUSY_CYCLES_sum_pct,         -nan
CHANNEL7_BUS_BUSY_CYCLES_sum_total_count,             0
CHANNEL7_BUS_BUSY_CYCLES_sum_total_pct,         -nan
CHANNEL7_BUS_BUSY_CYCLES_mean,         -nan
CHANNEL7_BUS_BUSY_CYCLES_stddev,         -nan
CHANNEL7_BUS_BUSY_CYCLES_total_mean,         -nan
CHANNEL7_BUS_BUSY_CYCLES_total_stddev,         -nan

CHANNEL_IDLE_DESPITE_READY_CMD_count,             0
CHANNEL_IDLE_DESPITE_READY_CMD_total_count,             0

MEM_NUM_TOTAL_BUS_CYCLES_count,             0
MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0

MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CORE_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CORE_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CORE_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CORE_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL0_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL0_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL0_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL0_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL1_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL1_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL1_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL1_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL2_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL2_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL2_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL2_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL3_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL3_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL3_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL3_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL4_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL4_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL4_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL4_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL5_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL5_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL5_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL5_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL6_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL6_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL6_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL6_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_sum_count,             0
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_sum_pct,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_sum_total_count,             0
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_sum_total_pct,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_mean,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_stddev,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_total_mean,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_total_stddev,         -nan

CHANNEL0_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL0_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL0_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL0_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL1_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL1_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL1_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL1_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL2_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL2_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL2_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL2_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL3_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL3_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL3_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL3_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL4_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL4_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL4_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL4_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL5_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL5_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL5_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL5_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL6_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL6_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL6_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL6_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL7_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL7_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL7_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL7_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

BUS_DEMAND_ACCESS_count,         24390
BUS_DEMAND_ACCESS_total_count,         51268

BUS_PREF_ACCESS_count,       1315314
BUS_PREF_ACCESS_total_count,       2621617

BUS_ACCESS_count,             0
BUS_ACCESS_total_count,             0

L1_DEMAND_ACCESS_count,       4262197
L1_DEMAND_ACCESS_total_count,       8502334

L1_PREF_ACCESS_count,       2864876
L1_PREF_ACCESS_total_count,       5722965

L1_ACCESS_count,       4835991
L1_ACCESS_total_count,       9656759

MLC_DEMAND_ACCESS_count,       2212662
MLC_DEMAND_ACCESS_total_count,       4415288

MLC_PREF_ACCESS_count,          8260
MLC_PREF_ACCESS_total_count,         18896

MLC_ACCESS_count,       2220922
MLC_ACCESS_total_count,       4434184

L1_HIT_count,       1110964
L1_HIT_pct,       98.415
L1_HIT_total_count,       2215085
L1_HIT_total_pct,       98.380

L1_MISS_count,         17890
L1_MISS_pct,        1.585
L1_MISS_total_count,         36472
L1_MISS_total_pct,        1.620
L1_MISS_sum_count,       1128854
L1_MISS_sum_pct,      100.000
L1_MISS_sum_total_count,       2251557
L1_MISS_sum_total_pct,      100.000
L1_MISS_mean,         0.02
L1_MISS_stddev,         0.12
L1_MISS_total_mean,         0.02
L1_MISS_total_stddev,         0.13

L1_HIT_ALL_count,       2086729
L1_HIT_ALL_pct,       60.901
L1_HIT_ALL_total_count,       4162005
L1_HIT_ALL_total_pct,       60.894

L1_MISS_ALL_count,       1339704
L1_MISS_ALL_pct,       39.099
L1_MISS_ALL_total_count,       2672885
L1_MISS_ALL_total_pct,       39.106
L1_MISS_ALL_sum_count,       3426433
L1_MISS_ALL_sum_pct,      100.000
L1_MISS_ALL_sum_total_count,       6834890
L1_MISS_ALL_sum_total_pct,      100.000
L1_MISS_ALL_mean,         0.39
L1_MISS_ALL_stddev,         0.45
L1_MISS_ALL_total_mean,         0.39
L1_MISS_ALL_total_stddev,         0.45

L1_DEMAND_MISS_count,         17400
L1_DEMAND_MISS_pct,        1.299
L1_DEMAND_MISS_total_count,         35493
L1_DEMAND_MISS_total_pct,        1.328

L1_PREF_REQ_MISS_count,       1315314
L1_PREF_REQ_MISS_pct,       98.179
L1_PREF_REQ_MISS_total_count,       2621617
L1_PREF_REQ_MISS_total_pct,       98.082

L1_WB_MISS_count,          6990
L1_WB_MISS_pct,        0.522
L1_WB_MISS_total_count,         15775
L1_WB_MISS_total_pct,        0.590
L1_WB_MISS_sum_count,       1339704
L1_WB_MISS_sum_pct,      100.000
L1_WB_MISS_sum_total_count,       2672885
L1_WB_MISS_sum_total_pct,      100.000
L1_WB_MISS_mean,         0.99
L1_WB_MISS_stddev,         0.10
L1_WB_MISS_total_mean,         0.99
L1_WB_MISS_total_stddev,         0.11

L1_DEMAND_HIT_count,       1110960
L1_DEMAND_HIT_pct,       53.239
L1_DEMAND_HIT_total_count,       2215080
L1_DEMAND_HIT_total_pct,       53.221

L1_PREF_REQ_HIT_count,          3596
L1_PREF_REQ_HIT_pct,        0.172
L1_PREF_REQ_HIT_total_count,          7226
L1_PREF_REQ_HIT_total_pct,        0.174

L1_WB_HIT_count,        972173
L1_WB_HIT_pct,       46.588
L1_WB_HIT_total_count,       1939699
L1_WB_HIT_total_pct,       46.605
L1_WB_HIT_sum_count,       2086729
L1_WB_HIT_sum_pct,      100.000
L1_WB_HIT_sum_total_count,       4162005
L1_WB_HIT_sum_total_pct,      100.000
L1_WB_HIT_mean,         0.93
L1_WB_HIT_stddev,         0.97
L1_WB_HIT_total_mean,         0.93
L1_WB_HIT_total_stddev,         0.97

L1_MISS_ONPATH_count,         17539
L1_MISS_ONPATH_pct,       98.038
L1_MISS_ONPATH_total_count,         35381
L1_MISS_ONPATH_total_pct,       97.009

L1_MISS_OFFPATH_count,           351
L1_MISS_OFFPATH_pct,        1.962
L1_MISS_OFFPATH_total_count,          1091
L1_MISS_OFFPATH_total_pct,        2.991
L1_MISS_OFFPATH_sum_count,         17890
L1_MISS_OFFPATH_sum_pct,      100.000
L1_MISS_OFFPATH_sum_total_count,         36472
L1_MISS_OFFPATH_sum_total_pct,      100.000
L1_MISS_OFFPATH_mean,         0.02
L1_MISS_OFFPATH_stddev,         0.14
L1_MISS_OFFPATH_total_mean,         0.03
L1_MISS_OFFPATH_total_stddev,         0.17

L1_MISS_ALL_ONPATH_count,       1337690
L1_MISS_ALL_ONPATH_pct,       99.850
L1_MISS_ALL_ONPATH_total_count,       2666241
L1_MISS_ALL_ONPATH_total_pct,       99.751

L1_MISS_ALL_OFFPATH_count,          2014
L1_MISS_ALL_OFFPATH_pct,        0.150
L1_MISS_ALL_OFFPATH_total_count,          6644
L1_MISS_ALL_OFFPATH_total_pct,        0.249
L1_MISS_ALL_OFFPATH_sum_count,       1339704
L1_MISS_ALL_OFFPATH_sum_pct,      100.000
L1_MISS_ALL_OFFPATH_sum_total_count,       2672885
L1_MISS_ALL_OFFPATH_sum_total_pct,      100.000
L1_MISS_ALL_OFFPATH_mean,         0.00
L1_MISS_ALL_OFFPATH_stddev,         0.04
L1_MISS_ALL_OFFPATH_total_mean,         0.00
L1_MISS_ALL_OFFPATH_total_stddev,         0.05

L1_HIT_ONPATH_count,       1110963
L1_HIT_ONPATH_pct,      100.000
L1_HIT_ONPATH_total_count,       2215035
L1_HIT_ONPATH_total_pct,       99.998

L1_HIT_OFFPATH_count,             1
L1_HIT_OFFPATH_pct,        0.000
L1_HIT_OFFPATH_total_count,            50
L1_HIT_OFFPATH_total_pct,        0.002
L1_HIT_OFFPATH_sum_count,       1110964
L1_HIT_OFFPATH_sum_pct,      100.000
L1_HIT_OFFPATH_sum_total_count,       2215085
L1_HIT_OFFPATH_sum_total_pct,      100.000
L1_HIT_OFFPATH_mean,         0.00
L1_HIT_OFFPATH_stddev,         0.00
L1_HIT_OFFPATH_total_mean,         0.00
L1_HIT_OFFPATH_total_stddev,         0.00

L1_HIT_ALL_ONPATH_count,       2086728
L1_HIT_ALL_ONPATH_pct,      100.000
L1_HIT_ALL_ONPATH_total_count,       4161954
L1_HIT_ALL_ONPATH_total_pct,       99.999

L1_HIT_ALL_OFFPATH_count,             1
L1_HIT_ALL_OFFPATH_pct,        0.000
L1_HIT_ALL_OFFPATH_total_count,            51
L1_HIT_ALL_OFFPATH_total_pct,        0.001
L1_HIT_ALL_OFFPATH_sum_count,       2086729
L1_HIT_ALL_OFFPATH_sum_pct,      100.000
L1_HIT_ALL_OFFPATH_sum_total_count,       4162005
L1_HIT_ALL_OFFPATH_sum_total_pct,      100.000
L1_HIT_ALL_OFFPATH_mean,         0.00
L1_HIT_ALL_OFFPATH_stddev,         0.00
L1_HIT_ALL_OFFPATH_total_mean,         0.00
L1_HIT_ALL_OFFPATH_total_stddev,         0.00

L1_HIT_ONPATH_SAT_BY_OFFPATH_count,            40
L1_HIT_ONPATH_SAT_BY_OFFPATH_pct,        0.002
L1_HIT_ONPATH_SAT_BY_OFFPATH_total_count,           130
L1_HIT_ONPATH_SAT_BY_OFFPATH_total_pct,        0.003

L1_HIT_ONPATH_SAT_BY_ONPATH_count,       2086688
L1_HIT_ONPATH_SAT_BY_ONPATH_pct,       99.998
L1_HIT_ONPATH_SAT_BY_ONPATH_total_count,       4161824
L1_HIT_ONPATH_SAT_BY_ONPATH_total_pct,       99.997
L1_HIT_ONPATH_SAT_BY_ONPATH_sum_count,       2086728
L1_HIT_ONPATH_SAT_BY_ONPATH_sum_pct,      100.000
L1_HIT_ONPATH_SAT_BY_ONPATH_sum_total_count,       4161954
L1_HIT_ONPATH_SAT_BY_ONPATH_sum_total_pct,      100.000
L1_HIT_ONPATH_SAT_BY_ONPATH_mean,         1.00
L1_HIT_ONPATH_SAT_BY_ONPATH_stddev,         1.00
L1_HIT_ONPATH_SAT_BY_ONPATH_total_mean,         1.00
L1_HIT_ONPATH_SAT_BY_ONPATH_total_stddev,         1.00

L1_HIT_OFFPATH_SAT_BY_OFFPATH_count,             0
L1_HIT_OFFPATH_SAT_BY_OFFPATH_pct,        0.000
L1_HIT_OFFPATH_SAT_BY_OFFPATH_total_count,             1
L1_HIT_OFFPATH_SAT_BY_OFFPATH_total_pct,        1.961

L1_HIT_OFFPATH_SAT_BY_ONPATH_count,             1
L1_HIT_OFFPATH_SAT_BY_ONPATH_pct,      100.000
L1_HIT_OFFPATH_SAT_BY_ONPATH_total_count,            50
L1_HIT_OFFPATH_SAT_BY_ONPATH_total_pct,       98.039
L1_HIT_OFFPATH_SAT_BY_ONPATH_sum_count,             1
L1_HIT_OFFPATH_SAT_BY_ONPATH_sum_pct,      100.000
L1_HIT_OFFPATH_SAT_BY_ONPATH_sum_total_count,            51
L1_HIT_OFFPATH_SAT_BY_ONPATH_sum_total_pct,      100.000
L1_HIT_OFFPATH_SAT_BY_ONPATH_mean,         1.00
L1_HIT_OFFPATH_SAT_BY_ONPATH_stddev,          inf
L1_HIT_OFFPATH_SAT_BY_ONPATH_total_mean,         0.98
L1_HIT_OFFPATH_SAT_BY_ONPATH_total_stddev,         0.98

L1_HIT_ONPATH_IFETCH_SAT_BY_OFFPATH_count,             0
L1_HIT_ONPATH_IFETCH_SAT_BY_OFFPATH_pct,         -nan
L1_HIT_ONPATH_IFETCH_SAT_BY_OFFPATH_total_count,             1
L1_HIT_ONPATH_IFETCH_SAT_BY_OFFPATH_total_pct,       25.000

L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_count,             0
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_pct,         -nan
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_total_count,             3
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_total_pct,       75.000
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_sum_count,             0
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_sum_pct,         -nan
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_sum_total_count,             4
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_sum_total_pct,      100.000
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_mean,         -nan
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_stddev,         -nan
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_total_mean,         0.75
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_total_stddev,         0.79

L1_HIT_ONPATH_DATA_SAT_BY_OFFPATH_count,             0
L1_HIT_ONPATH_DATA_SAT_BY_OFFPATH_pct,        0.000
L1_HIT_ONPATH_DATA_SAT_BY_OFFPATH_total_count,             2
L1_HIT_ONPATH_DATA_SAT_BY_OFFPATH_total_pct,        0.000

L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_count,       1110963
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_pct,      100.000
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_total_count,       2215029
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_total_pct,      100.000
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_sum_count,       1110963
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_sum_pct,      100.000
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_sum_total_count,       2215031
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_sum_total_pct,      100.000
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_mean,         1.00
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_stddev,         1.00
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_total_mean,         1.00
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_total_stddev,         1.00

L1_FILL_OFFPATH_IFETCH_count,            75
L1_FILL_OFFPATH_IFETCH_total_count,           181

L1_FILL_OFFPATH_DATA_count,           238
L1_FILL_OFFPATH_DATA_total_count,           793

L1_FILL_OFFPATH_count,          1769
L1_FILL_OFFPATH_total_count,          5994

L1_USE_OFFPATH_IFETCH_count,           750
L1_USE_OFFPATH_IFETCH_pct,       10.000
L1_USE_OFFPATH_IFETCH_total_count,          2189
L1_USE_OFFPATH_IFETCH_total_pct,       12.094

L1_USE_OFFPATH_DATA_count,            88
L1_USE_OFFPATH_DATA_pct,        0.370
L1_USE_OFFPATH_DATA_total_count,           317
L1_USE_OFFPATH_DATA_total_pct,        0.400

L1_USE_OFFPATH_count,           878
L1_USE_OFFPATH_pct,        0.496
L1_USE_OFFPATH_total_count,          2633
L1_USE_OFFPATH_total_pct,        0.439

JUST_L1_USE_OFFPATH_count,           121
JUST_L1_USE_OFFPATH_pct,        0.068
JUST_L1_USE_OFFPATH_total_count,           365
JUST_L1_USE_OFFPATH_total_pct,        0.061

L1_FILL_ONPATH_IFETCH_count,          1155
L1_FILL_ONPATH_IFETCH_total_count,          2528

L1_FILL_ONPATH_DATA_count,        191571
L1_FILL_ONPATH_DATA_total_count,        381674

L1_FILL_ONPATH_count,        198260
L1_FILL_ONPATH_total_count,        394957

L1_USE_ONPATH_IFETCH_count,             0
L1_USE_ONPATH_IFETCH_pct,        0.000
L1_USE_ONPATH_IFETCH_total_count,             3
L1_USE_ONPATH_IFETCH_total_pct,        0.001

L1_USE_ONPATH_DATA_count,       1110963
L1_USE_ONPATH_DATA_pct,        5.799
L1_USE_ONPATH_DATA_total_count,       2215029
L1_USE_ONPATH_DATA_total_pct,        5.803

L1_USE_ONPATH_count,       2086688
L1_USE_ONPATH_pct,       10.525
L1_USE_ONPATH_total_count,       4161824
L1_USE_ONPATH_total_pct,       10.537

L1_CYCLE_count,      76609882
L1_CYCLE_total_count,     152831981

L1_LINES_count, 2510352613376
L1_LINES_pct,    32768.000
L1_LINES_total_count, 4986985278811
L1_LINES_total_pct,    32630.509

MLC_HIT_count,         60259
MLC_HIT_pct,        5.073
MLC_HIT_total_count,        118497
MLC_HIT_total_pct,        5.005

MLC_MISS_count,       1127614
MLC_MISS_pct,       94.927
MLC_MISS_total_count,       2249154
MLC_MISS_total_pct,       94.995
MLC_MISS_sum_count,       1187873
MLC_MISS_sum_pct,      100.000
MLC_MISS_sum_total_count,       2367651
MLC_MISS_sum_total_pct,      100.000
MLC_MISS_mean,         0.95
MLC_MISS_stddev,         0.93
MLC_MISS_total_mean,         0.95
MLC_MISS_total_stddev,         0.93

MLC_HIT_ALL_count,       1085009
MLC_HIT_ALL_pct,       48.864
MLC_HIT_ALL_total_count,       2166690
MLC_HIT_ALL_total_pct,       48.874

MLC_MISS_ALL_count,       1135440
MLC_MISS_ALL_pct,       51.136
MLC_MISS_ALL_total_count,       2266545
MLC_MISS_ALL_total_pct,       51.126
MLC_MISS_ALL_sum_count,       2220449
MLC_MISS_ALL_sum_pct,      100.000
MLC_MISS_ALL_sum_total_count,       4433235
MLC_MISS_ALL_sum_total_pct,      100.000
MLC_MISS_ALL_mean,         0.51
MLC_MISS_ALL_stddev,         0.51
MLC_MISS_ALL_total_mean,         0.51
MLC_MISS_ALL_total_stddev,         0.51

MLC_DEMAND_MISS_count,       1127614
MLC_DEMAND_MISS_pct,       99.311
MLC_DEMAND_MISS_total_count,       2249154
MLC_DEMAND_MISS_total_pct,       99.233

MLC_PREF_REQ_MISS_count,             0
MLC_PREF_REQ_MISS_pct,        0.000
MLC_PREF_REQ_MISS_total_count,             0
MLC_PREF_REQ_MISS_total_pct,        0.000

MLC_WB_MISS_count,          7826
MLC_WB_MISS_pct,        0.689
MLC_WB_MISS_total_count,         17391
MLC_WB_MISS_total_pct,        0.767
MLC_WB_MISS_sum_count,       1135440
MLC_WB_MISS_sum_pct,      100.000
MLC_WB_MISS_sum_total_count,       2266545
MLC_WB_MISS_sum_total_pct,      100.000
MLC_WB_MISS_mean,         0.01
MLC_WB_MISS_stddev,         0.16
MLC_WB_MISS_total_mean,         0.02
MLC_WB_MISS_total_stddev,         0.17

MLC_DEMAND_HIT_count,         60259
MLC_DEMAND_HIT_pct,        5.554
MLC_DEMAND_HIT_total_count,        118497
MLC_DEMAND_HIT_total_pct,        5.469

MLC_PREF_REQ_HIT_count,             0
MLC_PREF_REQ_HIT_pct,        0.000
MLC_PREF_REQ_HIT_total_count,             0
MLC_PREF_REQ_HIT_total_pct,        0.000

MLC_WB_HIT_count,       1024750
MLC_WB_HIT_pct,       94.446
MLC_WB_HIT_total_count,       2048193
MLC_WB_HIT_total_pct,       94.531
MLC_WB_HIT_sum_count,       1085009
MLC_WB_HIT_sum_pct,      100.000
MLC_WB_HIT_sum_total_count,       2166690
MLC_WB_HIT_sum_total_pct,      100.000
MLC_WB_HIT_mean,         1.89
MLC_WB_HIT_stddev,         1.84
MLC_WB_HIT_total_mean,         1.89
MLC_WB_HIT_total_stddev,         1.84

MLC_MISS_ONPATH_count,       1127301
MLC_MISS_ONPATH_pct,       99.972
MLC_MISS_ONPATH_total_count,       2248097
MLC_MISS_ONPATH_total_pct,       99.953

MLC_MISS_OFFPATH_count,           313
MLC_MISS_OFFPATH_pct,        0.028
MLC_MISS_OFFPATH_total_count,          1057
MLC_MISS_OFFPATH_total_pct,        0.047
MLC_MISS_OFFPATH_sum_count,       1127614
MLC_MISS_OFFPATH_sum_pct,      100.000
MLC_MISS_OFFPATH_sum_total_count,       2249154
MLC_MISS_OFFPATH_sum_total_pct,      100.000
MLC_MISS_OFFPATH_mean,         0.00
MLC_MISS_OFFPATH_stddev,         0.02
MLC_MISS_OFFPATH_total_mean,         0.00
MLC_MISS_OFFPATH_total_stddev,         0.02

MLC_MISS_ALL_ONPATH_count,       1133384
MLC_MISS_ALL_ONPATH_pct,       99.819
MLC_MISS_ALL_ONPATH_total_count,       2259740
MLC_MISS_ALL_ONPATH_total_pct,       99.700

MLC_MISS_ALL_OFFPATH_count,          2056
MLC_MISS_ALL_OFFPATH_pct,        0.181
MLC_MISS_ALL_OFFPATH_total_count,          6805
MLC_MISS_ALL_OFFPATH_total_pct,        0.300
MLC_MISS_ALL_OFFPATH_sum_count,       1135440
MLC_MISS_ALL_OFFPATH_sum_pct,      100.000
MLC_MISS_ALL_OFFPATH_sum_total_count,       2266545
MLC_MISS_ALL_OFFPATH_sum_total_pct,      100.000
MLC_MISS_ALL_OFFPATH_mean,         0.00
MLC_MISS_ALL_OFFPATH_stddev,         0.04
MLC_MISS_ALL_OFFPATH_total_mean,         0.00
MLC_MISS_ALL_OFFPATH_total_stddev,         0.05

MLC_HIT_ONPATH_count,         60222
MLC_HIT_ONPATH_pct,       99.939
MLC_HIT_ONPATH_total_count,        118295
MLC_HIT_ONPATH_total_pct,       99.830

MLC_HIT_OFFPATH_count,            37
MLC_HIT_OFFPATH_pct,        0.061
MLC_HIT_OFFPATH_total_count,           202
MLC_HIT_OFFPATH_total_pct,        0.170
MLC_HIT_OFFPATH_sum_count,         60259
MLC_HIT_OFFPATH_sum_pct,      100.000
MLC_HIT_OFFPATH_sum_total_count,        118497
MLC_HIT_OFFPATH_sum_total_pct,      100.000
MLC_HIT_OFFPATH_mean,         0.00
MLC_HIT_OFFPATH_stddev,         0.02
MLC_HIT_OFFPATH_total_mean,         0.00
MLC_HIT_OFFPATH_total_stddev,         0.04

MLC_HIT_ALL_ONPATH_count,       1084878
MLC_HIT_ALL_ONPATH_pct,       99.988
MLC_HIT_ALL_ONPATH_total_count,       2165964
MLC_HIT_ALL_ONPATH_total_pct,       99.966

MLC_HIT_ALL_OFFPATH_count,           131
MLC_HIT_ALL_OFFPATH_pct,        0.012
MLC_HIT_ALL_OFFPATH_total_count,           726
MLC_HIT_ALL_OFFPATH_total_pct,        0.034
MLC_HIT_ALL_OFFPATH_sum_count,       1085009
MLC_HIT_ALL_OFFPATH_sum_pct,      100.000
MLC_HIT_ALL_OFFPATH_sum_total_count,       2166690
MLC_HIT_ALL_OFFPATH_sum_total_pct,      100.000
MLC_HIT_ALL_OFFPATH_mean,         0.00
MLC_HIT_ALL_OFFPATH_stddev,         0.01
MLC_HIT_ALL_OFFPATH_total_mean,         0.00
MLC_HIT_ALL_OFFPATH_total_stddev,         0.02

DCACHE_FILL_OFFPATH_count,           275
DCACHE_FILL_OFFPATH_total_count,          1026

DCACHE_USE_OFFPATH_count,           125
DCACHE_USE_OFFPATH_pct,        0.455
DCACHE_USE_OFFPATH_total_count,           452
DCACHE_USE_OFFPATH_total_pct,        0.441

DCACHE_FILL_ONPATH_count,       1362913
DCACHE_FILL_ONPATH_total_count,       2715274

DCACHE_USE_ONPATH_count,      12330791
DCACHE_USE_ONPATH_pct,        9.047
DCACHE_USE_ONPATH_total_count,      24549121
DCACHE_USE_ONPATH_total_pct,        9.041

ICACHE_FILL_OFFPATH_count,          1619
ICACHE_FILL_OFFPATH_total_count,          5724

ICACHE_USE_OFFPATH_count,           957
ICACHE_USE_OFFPATH_pct,        0.591
ICACHE_USE_OFFPATH_total_count,          2730
ICACHE_USE_OFFPATH_total_pct,        0.477

ICACHE_FILL_ONPATH_count,          6730
ICACHE_FILL_ONPATH_total_count,         13501

ICACHE_USE_ONPATH_count,      64740107
ICACHE_USE_ONPATH_pct,     9619.630
ICACHE_USE_ONPATH_total_count,     129295371
ICACHE_USE_ONPATH_total_pct,     9576.726

REQBUF_CREATE_ONPATH_count,       5480177
REQBUF_CREATE_ONPATH_total_count,      10906564

REQBUF_ONPATH_MATCH_OFFPATH_count,           102
REQBUF_ONPATH_MATCH_OFFPATH_pct,        0.000
REQBUF_ONPATH_MATCH_OFFPATH_total_count,           301
REQBUF_ONPATH_MATCH_OFFPATH_total_pct,        0.000

REQBUF_CREATE_ONPATH_DATA_count,       1187050
REQBUF_CREATE_ONPATH_DATA_total_count,       2365050

REQBUF_ONPATH_MATCH_OFFPATH_DATA_count,            63
REQBUF_ONPATH_MATCH_OFFPATH_DATA_pct,        0.000
REQBUF_ONPATH_MATCH_OFFPATH_DATA_total_count,           202
REQBUF_ONPATH_MATCH_OFFPATH_DATA_total_pct,        0.000

REQBUF_CREATE_ONPATH_IFETCH_count,            18
REQBUF_CREATE_ONPATH_IFETCH_total_count,            38

REQBUF_ONPATH_MATCH_OFFPATH_IFETCH_count,            39
REQBUF_ONPATH_MATCH_OFFPATH_IFETCH_pct,        2.167
REQBUF_ONPATH_MATCH_OFFPATH_IFETCH_total_count,            99
REQBUF_ONPATH_MATCH_OFFPATH_IFETCH_total_pct,        2.605

REQBUF_CREATE_OFFPATH_count,          2232
REQBUF_CREATE_OFFPATH_total_count,          7680

ONPATH_KICKED_OUT_OFFPATH_count,             0
ONPATH_KICKED_OUT_OFFPATH_total_count,             0

ONPATH_KICKED_OUT_PREFETCH_count,             0
ONPATH_KICKED_OUT_PREFETCH_total_count,             0

DIST_ICACHE_FILL_OFFPATH_USED_count,           957
DIST_ICACHE_FILL_OFFPATH_USED_pct,       12.450
DIST_ICACHE_FILL_OFFPATH_USED_total_count,          2730
DIST_ICACHE_FILL_OFFPATH_USED_total_pct,       16.820

DIST_ICACHE_FILL_OFFPATH_NOTUSED_count,             0
DIST_ICACHE_FILL_OFFPATH_NOTUSED_pct,        0.000
DIST_ICACHE_FILL_OFFPATH_NOTUSED_total_count,             0
DIST_ICACHE_FILL_OFFPATH_NOTUSED_total_pct,        0.000

DIST_ICACHE_FILL_ONPATH_PARTIAL_count,            39
DIST_ICACHE_FILL_ONPATH_PARTIAL_pct,        0.507
DIST_ICACHE_FILL_ONPATH_PARTIAL_total_count,            99
DIST_ICACHE_FILL_ONPATH_PARTIAL_total_pct,        0.610

DIST_ICACHE_FILL_ONPATH_count,          6691
DIST_ICACHE_FILL_ONPATH_pct,       87.043
DIST_ICACHE_FILL_ONPATH_total_count,         13402
DIST_ICACHE_FILL_ONPATH_total_pct,       82.570
DIST_ICACHE_FILL_ONPATH_sum_count,          7687
DIST_ICACHE_FILL_ONPATH_sum_pct,      100.000
DIST_ICACHE_FILL_ONPATH_sum_total_count,         16231
DIST_ICACHE_FILL_ONPATH_sum_total_pct,      100.000
DIST_ICACHE_FILL_ONPATH_mean,         2.62
DIST_ICACHE_FILL_ONPATH_stddev,         2.47
DIST_ICACHE_FILL_ONPATH_total_mean,         2.49
DIST_ICACHE_FILL_ONPATH_total_stddev,         2.31

DIST_DCACHE_FILL_OFFPATH_USED_count,           125
DIST_DCACHE_FILL_OFFPATH_USED_pct,        0.009
DIST_DCACHE_FILL_OFFPATH_USED_total_count,           452
DIST_DCACHE_FILL_OFFPATH_USED_total_pct,        0.017

DIST_DCACHE_FILL_OFFPATH_NOTUSED_count,             0
DIST_DCACHE_FILL_OFFPATH_NOTUSED_pct,        0.000
DIST_DCACHE_FILL_OFFPATH_NOTUSED_total_count,             0
DIST_DCACHE_FILL_OFFPATH_NOTUSED_total_pct,        0.000

DIST_DCACHE_FILL_ONPATH_PARTIAL_count,            63
DIST_DCACHE_FILL_ONPATH_PARTIAL_pct,        0.005
DIST_DCACHE_FILL_ONPATH_PARTIAL_total_count,           202
DIST_DCACHE_FILL_ONPATH_PARTIAL_total_pct,        0.007

DIST_DCACHE_FILL_ONPATH_count,       1362850
DIST_DCACHE_FILL_ONPATH_pct,       99.986
DIST_DCACHE_FILL_ONPATH_total_count,       2715072
DIST_DCACHE_FILL_ONPATH_total_pct,       99.976
DIST_DCACHE_FILL_ONPATH_sum_count,       1363038
DIST_DCACHE_FILL_ONPATH_sum_pct,      100.000
DIST_DCACHE_FILL_ONPATH_sum_total_count,       2715726
DIST_DCACHE_FILL_ONPATH_sum_total_pct,      100.000
DIST_DCACHE_FILL_ONPATH_mean,         3.00
DIST_DCACHE_FILL_ONPATH_stddev,         3.00
DIST_DCACHE_FILL_ONPATH_total_mean,         3.00
DIST_DCACHE_FILL_ONPATH_total_stddev,         3.00

DIST_L1_FILL_OFFPATH_USED_count,           878
DIST_L1_FILL_OFFPATH_USED_pct,        0.441
DIST_L1_FILL_OFFPATH_USED_total_count,          2633
DIST_L1_FILL_OFFPATH_USED_total_pct,        0.662

DIST_L1_FILL_OFFPATH_NOTUSED_count,             0
DIST_L1_FILL_OFFPATH_NOTUSED_pct,        0.000
DIST_L1_FILL_OFFPATH_NOTUSED_total_count,             0
DIST_L1_FILL_OFFPATH_NOTUSED_total_pct,        0.000

DIST_L1_FILL_ONPATH_PARTIAL_count,            85
DIST_L1_FILL_ONPATH_PARTIAL_pct,        0.043
DIST_L1_FILL_ONPATH_PARTIAL_total_count,           238
DIST_L1_FILL_ONPATH_PARTIAL_total_pct,        0.060

DIST_L1_FILL_ONPATH_count,        198175
DIST_L1_FILL_ONPATH_pct,       99.516
DIST_L1_FILL_ONPATH_total_count,        394719
DIST_L1_FILL_ONPATH_total_pct,       99.278
DIST_L1_FILL_ONPATH_sum_count,        199138
DIST_L1_FILL_ONPATH_sum_pct,      100.000
DIST_L1_FILL_ONPATH_sum_total_count,        397590
DIST_L1_FILL_ONPATH_sum_total_pct,      100.000
DIST_L1_FILL_ONPATH_mean,         2.99
DIST_L1_FILL_ONPATH_stddev,         2.98
DIST_L1_FILL_ONPATH_total_mean,         2.98
DIST_L1_FILL_ONPATH_total_stddev,         2.97

DIST_JUST_L1_FILL_OFFPATH_USED_count,             0
DIST_JUST_L1_FILL_OFFPATH_USED_pct,         -nan
DIST_JUST_L1_FILL_OFFPATH_USED_total_count,             0
DIST_JUST_L1_FILL_OFFPATH_USED_total_pct,         -nan

DIST_JUST_L1_FILL_OFFPATH_NOTUSED_count,             0
DIST_JUST_L1_FILL_OFFPATH_NOTUSED_pct,         -nan
DIST_JUST_L1_FILL_OFFPATH_NOTUSED_total_count,             0
DIST_JUST_L1_FILL_OFFPATH_NOTUSED_total_pct,         -nan

DIST_JUST_L1_FILL_ONPATH_PARTIAL_count,             0
DIST_JUST_L1_FILL_ONPATH_PARTIAL_pct,         -nan
DIST_JUST_L1_FILL_ONPATH_PARTIAL_total_count,             0
DIST_JUST_L1_FILL_ONPATH_PARTIAL_total_pct,         -nan

DIST_JUST_L1_FILL_ONPATH_count,             0
DIST_JUST_L1_FILL_ONPATH_pct,         -nan
DIST_JUST_L1_FILL_ONPATH_total_count,             0
DIST_JUST_L1_FILL_ONPATH_total_pct,         -nan
DIST_JUST_L1_FILL_ONPATH_sum_count,             0
DIST_JUST_L1_FILL_ONPATH_sum_pct,         -nan
DIST_JUST_L1_FILL_ONPATH_sum_total_count,             0
DIST_JUST_L1_FILL_ONPATH_sum_total_pct,         -nan
DIST_JUST_L1_FILL_ONPATH_mean,         -nan
DIST_JUST_L1_FILL_ONPATH_stddev,         -nan
DIST_JUST_L1_FILL_ONPATH_total_mean,         -nan
DIST_JUST_L1_FILL_ONPATH_total_stddev,         -nan

DIST_REQBUF_OFFPATH_USED_count,          1224
DIST_REQBUF_OFFPATH_USED_pct,        0.049
DIST_REQBUF_OFFPATH_USED_total_count,          3613
DIST_REQBUF_OFFPATH_USED_total_pct,        0.072

DIST_REQBUF_OFFPATH_NOTUSED_count,             0
DIST_REQBUF_OFFPATH_NOTUSED_pct,        0.000
DIST_REQBUF_OFFPATH_NOTUSED_total_count,             0
DIST_REQBUF_OFFPATH_NOTUSED_total_pct,        0.000

DIST_REQBUF_ONPATH_count,       2512415
DIST_REQBUF_ONPATH_pct,       99.951
DIST_REQBUF_ONPATH_total_count,       5006666
DIST_REQBUF_ONPATH_total_pct,       99.928
DIST_REQBUF_ONPATH_sum_count,       2513639
DIST_REQBUF_ONPATH_sum_pct,      100.000
DIST_REQBUF_ONPATH_sum_total_count,       5010279
DIST_REQBUF_ONPATH_sum_total_pct,      100.000
DIST_REQBUF_ONPATH_mean,         2.00
DIST_REQBUF_ONPATH_stddev,         2.00
DIST_REQBUF_ONPATH_total_mean,         2.00
DIST_REQBUF_ONPATH_total_stddev,         2.00

DIST2_REQBUF_OFFPATH_USED_PARTIAL_count,           102
DIST2_REQBUF_OFFPATH_USED_PARTIAL_pct,        0.004
DIST2_REQBUF_OFFPATH_USED_PARTIAL_total_count,           301
DIST2_REQBUF_OFFPATH_USED_PARTIAL_total_pct,        0.006

DIST2_REQBUF_OFFPATH_USED_FULL_count,          1122
DIST2_REQBUF_OFFPATH_USED_FULL_pct,        0.045
DIST2_REQBUF_OFFPATH_USED_FULL_total_count,          3312
DIST2_REQBUF_OFFPATH_USED_FULL_total_pct,        0.066

DIST2_REQBUF_OFFPATH_NOTUSED_count,             0
DIST2_REQBUF_OFFPATH_NOTUSED_pct,        0.000
DIST2_REQBUF_OFFPATH_NOTUSED_total_count,             0
DIST2_REQBUF_OFFPATH_NOTUSED_total_pct,        0.000

DIST2_REQBUF_ONPATH_count,       2512415
DIST2_REQBUF_ONPATH_pct,       99.951
DIST2_REQBUF_ONPATH_total_count,       5006666
DIST2_REQBUF_ONPATH_total_pct,       99.928
DIST2_REQBUF_ONPATH_sum_count,       2513639
DIST2_REQBUF_ONPATH_sum_pct,      100.000
DIST2_REQBUF_ONPATH_sum_total_count,       5010279
DIST2_REQBUF_ONPATH_sum_total_pct,      100.000
DIST2_REQBUF_ONPATH_mean,         3.00
DIST2_REQBUF_ONPATH_stddev,         3.00
DIST2_REQBUF_ONPATH_total_mean,         3.00
DIST2_REQBUF_ONPATH_total_stddev,         3.00

DIST_ICACHE_FILL_count,          8349
DIST_ICACHE_FILL_total_count,         19225

DIST_DCACHE_FILL_count,       1363188
DIST_DCACHE_FILL_total_count,       2716300

DIST_L1_FILL_count,        200029
DIST_L1_FILL_total_count,        400951

DIST_USED_OFFPATH_ICACHE_count,             0
DIST_USED_OFFPATH_ICACHE_pct,         -nan
DIST_USED_OFFPATH_ICACHE_total_count,             0
DIST_USED_OFFPATH_ICACHE_total_pct,         -nan

DIST_NOTUSED_OFFPATH_ICACHE_count,             0
DIST_NOTUSED_OFFPATH_ICACHE_pct,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_total_count,             0
DIST_NOTUSED_OFFPATH_ICACHE_total_pct,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_sum_count,             0
DIST_NOTUSED_OFFPATH_ICACHE_sum_pct,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_sum_total_count,             0
DIST_NOTUSED_OFFPATH_ICACHE_sum_total_pct,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_mean,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_stddev,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_total_mean,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_total_stddev,         -nan

DIST_USED_OFFPATH_DCACHE_count,             0
DIST_USED_OFFPATH_DCACHE_pct,         -nan
DIST_USED_OFFPATH_DCACHE_total_count,             0
DIST_USED_OFFPATH_DCACHE_total_pct,         -nan

DIST_NOTUSED_OFFPATH_DCACHE_count,             0
DIST_NOTUSED_OFFPATH_DCACHE_pct,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_total_count,             0
DIST_NOTUSED_OFFPATH_DCACHE_total_pct,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_sum_count,             0
DIST_NOTUSED_OFFPATH_DCACHE_sum_pct,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_sum_total_count,             0
DIST_NOTUSED_OFFPATH_DCACHE_sum_total_pct,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_mean,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_stddev,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_total_mean,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_total_stddev,         -nan

DIST_USED_OFFPATH_L1_count,             0
DIST_USED_OFFPATH_L1_pct,         -nan
DIST_USED_OFFPATH_L1_total_count,             0
DIST_USED_OFFPATH_L1_total_pct,         -nan

DIST_NOTUSED_OFFPATH_L1_count,             0
DIST_NOTUSED_OFFPATH_L1_pct,         -nan
DIST_NOTUSED_OFFPATH_L1_total_count,             0
DIST_NOTUSED_OFFPATH_L1_total_pct,         -nan
DIST_NOTUSED_OFFPATH_L1_sum_count,             0
DIST_NOTUSED_OFFPATH_L1_sum_pct,         -nan
DIST_NOTUSED_OFFPATH_L1_sum_total_count,             0
DIST_NOTUSED_OFFPATH_L1_sum_total_pct,         -nan
DIST_NOTUSED_OFFPATH_L1_mean,         -nan
DIST_NOTUSED_OFFPATH_L1_stddev,         -nan
DIST_NOTUSED_OFFPATH_L1_total_mean,         -nan
DIST_NOTUSED_OFFPATH_L1_total_stddev,         -nan

DIST_USED_OFFPATH_JUST_L1_count,             0
DIST_USED_OFFPATH_JUST_L1_pct,         -nan
DIST_USED_OFFPATH_JUST_L1_total_count,             0
DIST_USED_OFFPATH_JUST_L1_total_pct,         -nan

DIST_NOTUSED_OFFPATH_JUST_L1_count,             0
DIST_NOTUSED_OFFPATH_JUST_L1_pct,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_total_count,             0
DIST_NOTUSED_OFFPATH_JUST_L1_total_pct,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_sum_count,             0
DIST_NOTUSED_OFFPATH_JUST_L1_sum_pct,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_sum_total_count,             0
DIST_NOTUSED_OFFPATH_JUST_L1_sum_total_pct,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_mean,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_stddev,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_total_mean,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_total_stddev,         -nan

DIST_OFFPATH_ICACHE_FULL_count,             0
DIST_OFFPATH_ICACHE_FULL_pct,         -nan
DIST_OFFPATH_ICACHE_FULL_total_count,             0
DIST_OFFPATH_ICACHE_FULL_total_pct,         -nan

DIST_OFFPATH_ICACHE_PARTIAL_count,             0
DIST_OFFPATH_ICACHE_PARTIAL_pct,         -nan
DIST_OFFPATH_ICACHE_PARTIAL_total_count,             0
DIST_OFFPATH_ICACHE_PARTIAL_total_pct,         -nan

DIST_OFFPATH_ICACHE_NOTUSED_count,             0
DIST_OFFPATH_ICACHE_NOTUSED_pct,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_total_count,             0
DIST_OFFPATH_ICACHE_NOTUSED_total_pct,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_sum_count,             0
DIST_OFFPATH_ICACHE_NOTUSED_sum_pct,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_sum_total_count,             0
DIST_OFFPATH_ICACHE_NOTUSED_sum_total_pct,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_mean,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_stddev,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_total_mean,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_total_stddev,         -nan

DIST_OFFPATH_DCACHE_FULL_count,             0
DIST_OFFPATH_DCACHE_FULL_pct,         -nan
DIST_OFFPATH_DCACHE_FULL_total_count,             0
DIST_OFFPATH_DCACHE_FULL_total_pct,         -nan

DIST_OFFPATH_DCACHE_PARTIAL_count,             0
DIST_OFFPATH_DCACHE_PARTIAL_pct,         -nan
DIST_OFFPATH_DCACHE_PARTIAL_total_count,             0
DIST_OFFPATH_DCACHE_PARTIAL_total_pct,         -nan

DIST_OFFPATH_DCACHE_NOTUSED_count,             0
DIST_OFFPATH_DCACHE_NOTUSED_pct,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_total_count,             0
DIST_OFFPATH_DCACHE_NOTUSED_total_pct,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_sum_count,             0
DIST_OFFPATH_DCACHE_NOTUSED_sum_pct,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_sum_total_count,             0
DIST_OFFPATH_DCACHE_NOTUSED_sum_total_pct,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_mean,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_stddev,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_total_mean,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_total_stddev,         -nan

DIST_OFFPATH_L1_FULL_count,             0
DIST_OFFPATH_L1_FULL_pct,         -nan
DIST_OFFPATH_L1_FULL_total_count,             0
DIST_OFFPATH_L1_FULL_total_pct,         -nan

DIST_OFFPATH_L1_PARTIAL_count,             0
DIST_OFFPATH_L1_PARTIAL_pct,         -nan
DIST_OFFPATH_L1_PARTIAL_total_count,             0
DIST_OFFPATH_L1_PARTIAL_total_pct,         -nan

DIST_OFFPATH_L1_NOTUSED_count,             0
DIST_OFFPATH_L1_NOTUSED_pct,         -nan
DIST_OFFPATH_L1_NOTUSED_total_count,             0
DIST_OFFPATH_L1_NOTUSED_total_pct,         -nan
DIST_OFFPATH_L1_NOTUSED_sum_count,             0
DIST_OFFPATH_L1_NOTUSED_sum_pct,         -nan
DIST_OFFPATH_L1_NOTUSED_sum_total_count,             0
DIST_OFFPATH_L1_NOTUSED_sum_total_pct,         -nan
DIST_OFFPATH_L1_NOTUSED_mean,         -nan
DIST_OFFPATH_L1_NOTUSED_stddev,         -nan
DIST_OFFPATH_L1_NOTUSED_total_mean,         -nan
DIST_OFFPATH_L1_NOTUSED_total_stddev,         -nan

DIST_OFFPATH_JUST_L1_FULL_count,             0
DIST_OFFPATH_JUST_L1_FULL_pct,         -nan
DIST_OFFPATH_JUST_L1_FULL_total_count,             0
DIST_OFFPATH_JUST_L1_FULL_total_pct,         -nan

DIST_OFFPATH_JUST_L1_PARTIAL_count,             0
DIST_OFFPATH_JUST_L1_PARTIAL_pct,         -nan
DIST_OFFPATH_JUST_L1_PARTIAL_total_count,             0
DIST_OFFPATH_JUST_L1_PARTIAL_total_pct,         -nan

DIST_OFFPATH_JUST_L1_NOTUSED_count,             0
DIST_OFFPATH_JUST_L1_NOTUSED_pct,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_total_count,             0
DIST_OFFPATH_JUST_L1_NOTUSED_total_pct,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_sum_count,             0
DIST_OFFPATH_JUST_L1_NOTUSED_sum_pct,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_sum_total_count,             0
DIST_OFFPATH_JUST_L1_NOTUSED_sum_total_pct,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_mean,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_stddev,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_total_mean,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_total_stddev,         -nan

MLC_MISS_ONPATH_IFETCH_count,           443
MLC_MISS_ONPATH_IFETCH_pct,        0.039
MLC_MISS_ONPATH_IFETCH_total_count,          1184
MLC_MISS_ONPATH_IFETCH_total_pct,        0.052

MLC_MISS_ONPATH_DFETCH_count,        196509
MLC_MISS_ONPATH_DFETCH_pct,       17.338
MLC_MISS_ONPATH_DFETCH_total_count,        386674
MLC_MISS_ONPATH_DFETCH_total_pct,       17.111

MLC_MISS_ONPATH_DSTORE_count,        930349
MLC_MISS_ONPATH_DSTORE_pct,       82.086
MLC_MISS_ONPATH_DSTORE_total_count,       1860239
MLC_MISS_ONPATH_DSTORE_total_pct,       82.321

MLC_MISS_ONPATH_IPRF_count,             0
MLC_MISS_ONPATH_IPRF_pct,        0.000
MLC_MISS_ONPATH_IPRF_total_count,             0
MLC_MISS_ONPATH_IPRF_total_pct,        0.000

MLC_MISS_ONPATH_DPRF_count,             0
MLC_MISS_ONPATH_DPRF_pct,        0.000
MLC_MISS_ONPATH_DPRF_total_count,             0
MLC_MISS_ONPATH_DPRF_total_pct,        0.000

MLC_MISS_ONPATH_WB_count,          5994
MLC_MISS_ONPATH_WB_pct,        0.529
MLC_MISS_ONPATH_WB_total_count,         11448
MLC_MISS_ONPATH_WB_total_pct,        0.507

MLC_MISS_ONPATH_WB_NODIRTY_count,            89
MLC_MISS_ONPATH_WB_NODIRTY_pct,        0.008
MLC_MISS_ONPATH_WB_NODIRTY_total_count,           195
MLC_MISS_ONPATH_WB_NODIRTY_total_pct,        0.009
MLC_MISS_ONPATH_WB_NODIRTY_sum_count,       1133384
MLC_MISS_ONPATH_WB_NODIRTY_sum_pct,      100.000
MLC_MISS_ONPATH_WB_NODIRTY_sum_total_count,       2259740
MLC_MISS_ONPATH_WB_NODIRTY_sum_total_pct,      100.000
MLC_MISS_ONPATH_WB_NODIRTY_mean,         1.84
MLC_MISS_ONPATH_WB_NODIRTY_stddev,         0.44
MLC_MISS_ONPATH_WB_NODIRTY_total_mean,         1.84
MLC_MISS_ONPATH_WB_NODIRTY_total_stddev,         0.44

MLC_MISS_OFFPATH_IFETCH_count,            40
MLC_MISS_OFFPATH_IFETCH_pct,        1.946
MLC_MISS_OFFPATH_IFETCH_total_count,           109
MLC_MISS_OFFPATH_IFETCH_total_pct,        1.602

MLC_MISS_OFFPATH_DFETCH_count,           193
MLC_MISS_OFFPATH_DFETCH_pct,        9.387
MLC_MISS_OFFPATH_DFETCH_total_count,           739
MLC_MISS_OFFPATH_DFETCH_total_pct,       10.860

MLC_MISS_OFFPATH_DSTORE_count,            80
MLC_MISS_OFFPATH_DSTORE_pct,        3.891
MLC_MISS_OFFPATH_DSTORE_total_count,           209
MLC_MISS_OFFPATH_DSTORE_total_pct,        3.071

MLC_MISS_OFFPATH_IPRF_count,             0
MLC_MISS_OFFPATH_IPRF_pct,        0.000
MLC_MISS_OFFPATH_IPRF_total_count,             0
MLC_MISS_OFFPATH_IPRF_total_pct,        0.000

MLC_MISS_OFFPATH_DPRF_count,             0
MLC_MISS_OFFPATH_DPRF_pct,        0.000
MLC_MISS_OFFPATH_DPRF_total_count,             0
MLC_MISS_OFFPATH_DPRF_total_pct,        0.000

MLC_MISS_OFFPATH_WB_count,             7
MLC_MISS_OFFPATH_WB_pct,        0.340
MLC_MISS_OFFPATH_WB_total_count,            19
MLC_MISS_OFFPATH_WB_total_pct,        0.279

MLC_MISS_OFFPATH_WB_NODIRTY_count,          1736
MLC_MISS_OFFPATH_WB_NODIRTY_pct,       84.436
MLC_MISS_OFFPATH_WB_NODIRTY_total_count,          5729
MLC_MISS_OFFPATH_WB_NODIRTY_total_pct,       84.188
MLC_MISS_OFFPATH_WB_NODIRTY_sum_count,          2056
MLC_MISS_OFFPATH_WB_NODIRTY_sum_pct,      100.000
MLC_MISS_OFFPATH_WB_NODIRTY_sum_total_count,          6805
MLC_MISS_OFFPATH_WB_NODIRTY_sum_total_pct,      100.000
MLC_MISS_OFFPATH_WB_NODIRTY_mean,         5.25
MLC_MISS_OFFPATH_WB_NODIRTY_stddev,         5.09
MLC_MISS_OFFPATH_WB_NODIRTY_total_mean,         5.24
MLC_MISS_OFFPATH_WB_NODIRTY_total_stddev,         5.08

MLC_HIT_ONPATH_IFETCH_count,             1
MLC_HIT_ONPATH_IFETCH_pct,        0.000
MLC_HIT_ONPATH_IFETCH_total_count,            62
MLC_HIT_ONPATH_IFETCH_total_pct,        0.003

MLC_HIT_ONPATH_DFETCH_count,          8384
MLC_HIT_ONPATH_DFETCH_pct,        0.773
MLC_HIT_ONPATH_DFETCH_total_count,         17014
MLC_HIT_ONPATH_DFETCH_total_pct,        0.786

MLC_HIT_ONPATH_DSTORE_count,         51837
MLC_HIT_ONPATH_DSTORE_pct,        4.778
MLC_HIT_ONPATH_DSTORE_total_count,        101219
MLC_HIT_ONPATH_DSTORE_total_pct,        4.673

MLC_HIT_ONPATH_IPRF_count,             0
MLC_HIT_ONPATH_IPRF_pct,        0.000
MLC_HIT_ONPATH_IPRF_total_count,             0
MLC_HIT_ONPATH_IPRF_total_pct,        0.000

MLC_HIT_ONPATH_DPRF_count,             0
MLC_HIT_ONPATH_DPRF_pct,        0.000
MLC_HIT_ONPATH_DPRF_total_count,             0
MLC_HIT_ONPATH_DPRF_total_pct,        0.000

MLC_HIT_ONPATH_WB_count,            34
MLC_HIT_ONPATH_WB_pct,        0.003
MLC_HIT_ONPATH_WB_total_count,           132
MLC_HIT_ONPATH_WB_total_pct,        0.006

MLC_HIT_ONPATH_WB_NODIRTY_count,       1024622
MLC_HIT_ONPATH_WB_NODIRTY_pct,       94.446
MLC_HIT_ONPATH_WB_NODIRTY_total_count,       2047537
MLC_HIT_ONPATH_WB_NODIRTY_total_pct,       94.532
MLC_HIT_ONPATH_WB_NODIRTY_sum_count,       1084878
MLC_HIT_ONPATH_WB_NODIRTY_sum_pct,      100.000
MLC_HIT_ONPATH_WB_NODIRTY_sum_total_count,       2165964
MLC_HIT_ONPATH_WB_NODIRTY_sum_total_pct,      100.000
MLC_HIT_ONPATH_WB_NODIRTY_mean,         5.77
MLC_HIT_ONPATH_WB_NODIRTY_stddev,         5.69
MLC_HIT_ONPATH_WB_NODIRTY_total_mean,         5.77
MLC_HIT_ONPATH_WB_NODIRTY_total_stddev,         5.69

MLC_HIT_OFFPATH_IFETCH_count,             0
MLC_HIT_OFFPATH_IFETCH_pct,        0.000
MLC_HIT_OFFPATH_IFETCH_total_count,            18
MLC_HIT_OFFPATH_IFETCH_total_pct,        2.479

MLC_HIT_OFFPATH_DFETCH_count,            25
MLC_HIT_OFFPATH_DFETCH_pct,       19.084
MLC_HIT_OFFPATH_DFETCH_total_count,           153
MLC_HIT_OFFPATH_DFETCH_total_pct,       21.074

MLC_HIT_OFFPATH_DSTORE_count,            12
MLC_HIT_OFFPATH_DSTORE_pct,        9.160
MLC_HIT_OFFPATH_DSTORE_total_count,            31
MLC_HIT_OFFPATH_DSTORE_total_pct,        4.270

MLC_HIT_OFFPATH_IPRF_count,             0
MLC_HIT_OFFPATH_IPRF_pct,        0.000
MLC_HIT_OFFPATH_IPRF_total_count,             0
MLC_HIT_OFFPATH_IPRF_total_pct,        0.000

MLC_HIT_OFFPATH_DPRF_count,             0
MLC_HIT_OFFPATH_DPRF_pct,        0.000
MLC_HIT_OFFPATH_DPRF_total_count,             0
MLC_HIT_OFFPATH_DPRF_total_pct,        0.000

MLC_HIT_OFFPATH_WB_count,             0
MLC_HIT_OFFPATH_WB_pct,        0.000
MLC_HIT_OFFPATH_WB_total_count,             2
MLC_HIT_OFFPATH_WB_total_pct,        0.275

MLC_HIT_OFFPATH_WB_NODIRTY_count,            94
MLC_HIT_OFFPATH_WB_NODIRTY_pct,       71.756
MLC_HIT_OFFPATH_WB_NODIRTY_total_count,           522
MLC_HIT_OFFPATH_WB_NODIRTY_total_pct,       71.901
MLC_HIT_OFFPATH_WB_NODIRTY_sum_count,           131
MLC_HIT_OFFPATH_WB_NODIRTY_sum_pct,      100.000
MLC_HIT_OFFPATH_WB_NODIRTY_sum_total_count,           726
MLC_HIT_OFFPATH_WB_NODIRTY_sum_total_pct,      100.000
MLC_HIT_OFFPATH_WB_NODIRTY_mean,         4.68
MLC_HIT_OFFPATH_WB_NODIRTY_stddev,         4.51
MLC_HIT_OFFPATH_WB_NODIRTY_total_mean,         4.62
MLC_HIT_OFFPATH_WB_NODIRTY_total_stddev,         4.45

L1_MISS_ONPATH_IFETCH_count,          1146
L1_MISS_ONPATH_IFETCH_pct,        0.086
L1_MISS_ONPATH_IFETCH_total_count,          2497
L1_MISS_ONPATH_IFETCH_total_pct,        0.094

L1_MISS_ONPATH_DFETCH_count,         14661
L1_MISS_ONPATH_DFETCH_pct,        1.096
L1_MISS_ONPATH_DFETCH_total_count,         29360
L1_MISS_ONPATH_DFETCH_total_pct,        1.101

L1_MISS_ONPATH_DSTORE_count,          1732
L1_MISS_ONPATH_DSTORE_pct,        0.129
L1_MISS_ONPATH_DSTORE_total_count,          3524
L1_MISS_ONPATH_DSTORE_total_pct,        0.132

L1_MISS_ONPATH_IPRF_count,             0
L1_MISS_ONPATH_IPRF_pct,        0.000
L1_MISS_ONPATH_IPRF_total_count,             0
L1_MISS_ONPATH_IPRF_total_pct,        0.000

L1_MISS_ONPATH_DPRF_count,             0
L1_MISS_ONPATH_DPRF_pct,        0.000
L1_MISS_ONPATH_DPRF_total_count,             0
L1_MISS_ONPATH_DPRF_total_pct,        0.000

L1_MISS_ONPATH_WB_count,          5327
L1_MISS_ONPATH_WB_pct,        0.398
L1_MISS_ONPATH_WB_total_count,         10222
L1_MISS_ONPATH_WB_total_pct,        0.383

L1_MISS_ONPATH_WB_NODIRTY_count,       1314824
L1_MISS_ONPATH_WB_NODIRTY_pct,       98.291
L1_MISS_ONPATH_WB_NODIRTY_total_count,       2620638
L1_MISS_ONPATH_WB_NODIRTY_total_pct,       98.290
L1_MISS_ONPATH_WB_NODIRTY_sum_count,       1337690
L1_MISS_ONPATH_WB_NODIRTY_sum_pct,      100.000
L1_MISS_ONPATH_WB_NODIRTY_sum_total_count,       2666241
L1_MISS_ONPATH_WB_NODIRTY_sum_total_pct,      100.000
L1_MISS_ONPATH_WB_NODIRTY_mean,         5.93
L1_MISS_ONPATH_WB_NODIRTY_stddev,         5.90
L1_MISS_ONPATH_WB_NODIRTY_total_mean,         5.93
L1_MISS_ONPATH_WB_NODIRTY_total_stddev,         5.90

L1_MISS_OFFPATH_IFETCH_count,            84
L1_MISS_OFFPATH_IFETCH_pct,        4.171
L1_MISS_OFFPATH_IFETCH_total_count,           212
L1_MISS_OFFPATH_IFETCH_total_pct,        3.191

L1_MISS_OFFPATH_DFETCH_count,           188
L1_MISS_OFFPATH_DFETCH_pct,        9.335
L1_MISS_OFFPATH_DFETCH_total_count,           678
L1_MISS_OFFPATH_DFETCH_total_pct,       10.205

L1_MISS_OFFPATH_DSTORE_count,            79
L1_MISS_OFFPATH_DSTORE_pct,        3.923
L1_MISS_OFFPATH_DSTORE_total_count,           201
L1_MISS_OFFPATH_DSTORE_total_pct,        3.025

L1_MISS_OFFPATH_IPRF_count,             0
L1_MISS_OFFPATH_IPRF_pct,        0.000
L1_MISS_OFFPATH_IPRF_total_count,             0
L1_MISS_OFFPATH_IPRF_total_pct,        0.000

L1_MISS_OFFPATH_DPRF_count,             0
L1_MISS_OFFPATH_DPRF_pct,        0.000
L1_MISS_OFFPATH_DPRF_total_count,             0
L1_MISS_OFFPATH_DPRF_total_pct,        0.000

L1_MISS_OFFPATH_WB_count,            15
L1_MISS_OFFPATH_WB_pct,        0.745
L1_MISS_OFFPATH_WB_total_count,            57
L1_MISS_OFFPATH_WB_total_pct,        0.858

L1_MISS_OFFPATH_WB_NODIRTY_count,          1648
L1_MISS_OFFPATH_WB_NODIRTY_pct,       81.827
L1_MISS_OFFPATH_WB_NODIRTY_total_count,          5496
L1_MISS_OFFPATH_WB_NODIRTY_total_pct,       82.721
L1_MISS_OFFPATH_WB_NODIRTY_sum_count,          2014
L1_MISS_OFFPATH_WB_NODIRTY_sum_pct,      100.000
L1_MISS_OFFPATH_WB_NODIRTY_sum_total_count,          6644
L1_MISS_OFFPATH_WB_NODIRTY_sum_total_pct,      100.000
L1_MISS_OFFPATH_WB_NODIRTY_mean,         5.12
L1_MISS_OFFPATH_WB_NODIRTY_stddev,         4.90
L1_MISS_OFFPATH_WB_NODIRTY_total_mean,         5.17
L1_MISS_OFFPATH_WB_NODIRTY_total_stddev,         4.98

L1_HIT_ONPATH_IFETCH_count,             0
L1_HIT_ONPATH_IFETCH_pct,        0.000
L1_HIT_ONPATH_IFETCH_total_count,             4
L1_HIT_ONPATH_IFETCH_total_pct,        0.000

L1_HIT_ONPATH_DFETCH_count,        182313
L1_HIT_ONPATH_DFETCH_pct,        8.737
L1_HIT_ONPATH_DFETCH_total_count,        358237
L1_HIT_ONPATH_DFETCH_total_pct,        8.607

L1_HIT_ONPATH_DSTORE_count,        928650
L1_HIT_ONPATH_DSTORE_pct,       44.503
L1_HIT_ONPATH_DSTORE_total_count,       1856794
L1_HIT_ONPATH_DSTORE_total_pct,       44.614

L1_HIT_ONPATH_IPRF_count,             0
L1_HIT_ONPATH_IPRF_pct,        0.000
L1_HIT_ONPATH_IPRF_total_count,             0
L1_HIT_ONPATH_IPRF_total_pct,        0.000

L1_HIT_ONPATH_DPRF_count,             0
L1_HIT_ONPATH_DPRF_pct,        0.000
L1_HIT_ONPATH_DPRF_total_count,             0
L1_HIT_ONPATH_DPRF_total_pct,        0.000

L1_HIT_ONPATH_WB_count,             0
L1_HIT_ONPATH_WB_pct,        0.000
L1_HIT_ONPATH_WB_total_count,             0
L1_HIT_ONPATH_WB_total_pct,        0.000

L1_HIT_ONPATH_WB_NODIRTY_count,        975765
L1_HIT_ONPATH_WB_NODIRTY_pct,       46.761
L1_HIT_ONPATH_WB_NODIRTY_total_count,       1946919
L1_HIT_ONPATH_WB_NODIRTY_total_pct,       46.779
L1_HIT_ONPATH_WB_NODIRTY_sum_count,       2086728
L1_HIT_ONPATH_WB_NODIRTY_sum_pct,      100.000
L1_HIT_ONPATH_WB_NODIRTY_sum_total_count,       4161954
L1_HIT_ONPATH_WB_NODIRTY_sum_total_pct,      100.000
L1_HIT_ONPATH_WB_NODIRTY_mean,         3.78
L1_HIT_ONPATH_WB_NODIRTY_stddev,         3.33
L1_HIT_ONPATH_WB_NODIRTY_total_mean,         3.79
L1_HIT_ONPATH_WB_NODIRTY_total_stddev,         3.33

L1_HIT_OFFPATH_IFETCH_count,             0
L1_HIT_OFFPATH_IFETCH_pct,        0.000
L1_HIT_OFFPATH_IFETCH_total_count,             0
L1_HIT_OFFPATH_IFETCH_total_pct,        0.000

L1_HIT_OFFPATH_DFETCH_count,             0
L1_HIT_OFFPATH_DFETCH_pct,        0.000
L1_HIT_OFFPATH_DFETCH_total_count,            44
L1_HIT_OFFPATH_DFETCH_total_pct,       86.275

L1_HIT_OFFPATH_DSTORE_count,             1
L1_HIT_OFFPATH_DSTORE_pct,      100.000
L1_HIT_OFFPATH_DSTORE_total_count,             6
L1_HIT_OFFPATH_DSTORE_total_pct,       11.765

L1_HIT_OFFPATH_IPRF_count,             0
L1_HIT_OFFPATH_IPRF_pct,        0.000
L1_HIT_OFFPATH_IPRF_total_count,             0
L1_HIT_OFFPATH_IPRF_total_pct,        0.000

L1_HIT_OFFPATH_DPRF_count,             0
L1_HIT_OFFPATH_DPRF_pct,        0.000
L1_HIT_OFFPATH_DPRF_total_count,             0
L1_HIT_OFFPATH_DPRF_total_pct,        0.000

L1_HIT_OFFPATH_WB_count,             0
L1_HIT_OFFPATH_WB_pct,        0.000
L1_HIT_OFFPATH_WB_total_count,             0
L1_HIT_OFFPATH_WB_total_pct,        0.000

L1_HIT_OFFPATH_WB_NODIRTY_count,             0
L1_HIT_OFFPATH_WB_NODIRTY_pct,        0.000
L1_HIT_OFFPATH_WB_NODIRTY_total_count,             1
L1_HIT_OFFPATH_WB_NODIRTY_total_pct,        1.961
L1_HIT_OFFPATH_WB_NODIRTY_sum_count,             1
L1_HIT_OFFPATH_WB_NODIRTY_sum_pct,      100.000
L1_HIT_OFFPATH_WB_NODIRTY_sum_total_count,            51
L1_HIT_OFFPATH_WB_NODIRTY_sum_total_pct,      100.000
L1_HIT_OFFPATH_WB_NODIRTY_mean,         2.00
L1_HIT_OFFPATH_WB_NODIRTY_stddev,         -nan
L1_HIT_OFFPATH_WB_NODIRTY_total_mean,         1.22
L1_HIT_OFFPATH_WB_NODIRTY_total_stddev,         0.78

DRAM_CYCLES_count,             0
DRAM_CYCLES_total_count,             0

DRAM_UNBLOCK_CYCLES_count,             0
DRAM_UNBLOCK_CYCLES_pct,         -nan
DRAM_UNBLOCK_CYCLES_total_count,             0
DRAM_UNBLOCK_CYCLES_total_pct,         -nan

DRAM_UNBLOCK_PERIODS_count,             0
DRAM_UNBLOCK_PERIODS_total_count,             0

MEM_REQ_BUFFER_FULL_count,      10450935
MEM_REQ_BUFFER_FULL_total_count,      20412759

MEM_REQ_BUFFER_FULL_DENIED_DEMAND_count,        701258
MEM_REQ_BUFFER_FULL_DENIED_DEMAND_total_count,       1355043

CORE_MEM_BLOCKED_count,        575368
CORE_MEM_BLOCKED_total_count,       1117670

MEM_REQ_BUFFER_FULL_DENIED_IFETCH_count,           320
MEM_REQ_BUFFER_FULL_DENIED_IFETCH_pct,        0.046
MEM_REQ_BUFFER_FULL_DENIED_IFETCH_total_count,          1370
MEM_REQ_BUFFER_FULL_DENIED_IFETCH_total_pct,        0.101

MEM_REQ_BUFFER_FULL_DENIED_DFETCH_count,        671552
MEM_REQ_BUFFER_FULL_DENIED_DFETCH_pct,       95.764
MEM_REQ_BUFFER_FULL_DENIED_DFETCH_total_count,       1294143
MEM_REQ_BUFFER_FULL_DENIED_DFETCH_total_pct,       95.506

MEM_REQ_BUFFER_FULL_DENIED_DSTORE_count,         29386
MEM_REQ_BUFFER_FULL_DENIED_DSTORE_pct,        4.190
MEM_REQ_BUFFER_FULL_DENIED_DSTORE_total_count,         59530
MEM_REQ_BUFFER_FULL_DENIED_DSTORE_total_pct,        4.393

MEM_REQ_BUFFER_FULL_DENIED_IPRF_count,             0
MEM_REQ_BUFFER_FULL_DENIED_IPRF_pct,        0.000
MEM_REQ_BUFFER_FULL_DENIED_IPRF_total_count,             0
MEM_REQ_BUFFER_FULL_DENIED_IPRF_total_pct,        0.000

MEM_REQ_BUFFER_FULL_DENIED_DPRF_count,             0
MEM_REQ_BUFFER_FULL_DENIED_DPRF_pct,        0.000
MEM_REQ_BUFFER_FULL_DENIED_DPRF_total_count,             0
MEM_REQ_BUFFER_FULL_DENIED_DPRF_total_pct,        0.000

MEM_REQ_BUFFER_FULL_DENIED_WB_count,             0
MEM_REQ_BUFFER_FULL_DENIED_WB_pct,        0.000
MEM_REQ_BUFFER_FULL_DENIED_WB_total_count,             0
MEM_REQ_BUFFER_FULL_DENIED_WB_total_pct,        0.000

MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_count,             0
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_pct,        0.000
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_total_count,             0
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_total_pct,        0.000
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_sum_count,        701258
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_sum_total_count,       1355043
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_mean,         1.04
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_stddev,         0.20
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_total_mean,         1.04
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_total_stddev,         0.20

MEM_QUEUE_FULL_count,       9677458
MEM_QUEUE_FULL_total_count,      18915493

MEM_REQ_BUFFER_MISS_count,       5554628
MEM_REQ_BUFFER_MISS_pct,        9.825
MEM_REQ_BUFFER_MISS_total_count,      11056467
MEM_REQ_BUFFER_MISS_total_pct,        9.785

MEM_REQ_BUFFER_HIT_count,      50979693
MEM_REQ_BUFFER_HIT_pct,       90.175
MEM_REQ_BUFFER_HIT_total_count,     101933373
MEM_REQ_BUFFER_HIT_total_pct,       90.215
MEM_REQ_BUFFER_HIT_sum_count,      56534321
MEM_REQ_BUFFER_HIT_sum_pct,      100.000
MEM_REQ_BUFFER_HIT_sum_total_count,     112989840
MEM_REQ_BUFFER_HIT_sum_total_pct,      100.000
MEM_REQ_BUFFER_HIT_mean,         0.90
MEM_REQ_BUFFER_HIT_stddev,         0.86
MEM_REQ_BUFFER_HIT_total_mean,         0.90
MEM_REQ_BUFFER_HIT_total_stddev,         0.86

MEM_REQ_FDIP_BUFFER_HIT_count,         12154
MEM_REQ_FDIP_BUFFER_HIT_total_count,         26412

MEM_REQ_FDIP_CYCLE_DELTA_count,       1939735
MEM_REQ_FDIP_CYCLE_DELTA_total_count,       4451132

MEM_REQ_DEMAND_ICACHE_BUFFER_HIT_count,            40
MEM_REQ_DEMAND_ICACHE_BUFFER_HIT_total_count,            94

MEM_REQ_DEMAND_ICACHE_CYCLE_DELTA_count,           948
MEM_REQ_DEMAND_ICACHE_CYCLE_DELTA_total_count,          3343

MEM_REQ_IFETCH_count,            19
MEM_REQ_IFETCH_pct,        0.000
MEM_REQ_IFETCH_total_count,            41
MEM_REQ_IFETCH_total_pct,        0.000

MEM_REQ_DFETCH_count,        205111
MEM_REQ_DFETCH_pct,        3.741
MEM_REQ_DFETCH_total_count,        404580
MEM_REQ_DFETCH_total_pct,        3.707

MEM_REQ_DSTORE_count,        982277
MEM_REQ_DSTORE_pct,       17.917
MEM_REQ_DSTORE_total_count,       1961698
MEM_REQ_DSTORE_total_pct,       17.974

MEM_REQ_IPRF_count,             0
MEM_REQ_IPRF_pct,        0.000
MEM_REQ_IPRF_total_count,             0
MEM_REQ_IPRF_total_pct,        0.000

MEM_REQ_DPRF_count,             0
MEM_REQ_DPRF_pct,        0.000
MEM_REQ_DPRF_total_count,             0
MEM_REQ_DPRF_total_pct,        0.000

MEM_REQ_WB_count,          6437
MEM_REQ_WB_pct,        0.117
MEM_REQ_WB_total_count,         12735
MEM_REQ_WB_total_pct,        0.117

MEM_REQ_WB_NODIRTY_count,       4288565
MEM_REQ_WB_NODIRTY_pct,       78.224
MEM_REQ_WB_NODIRTY_total_count,       8535190
MEM_REQ_WB_NODIRTY_total_pct,       78.202
MEM_REQ_WB_NODIRTY_sum_count,       5482409
MEM_REQ_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_WB_NODIRTY_sum_total_count,      10914244
MEM_REQ_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_WB_NODIRTY_mean,         5.10
MEM_REQ_WB_NODIRTY_stddev,         4.83
MEM_REQ_WB_NODIRTY_total_mean,         5.09
MEM_REQ_WB_NODIRTY_total_stddev,         4.82

LD_NO_FORWARD_count,       1816673
LD_NO_FORWARD_pct,       93.358
LD_NO_FORWARD_total_count,       3722714
LD_NO_FORWARD_total_pct,       92.938

FORWARDED_LD_count,        129241
FORWARDED_LD_pct,        6.642
FORWARDED_LD_total_count,        282858
FORWARDED_LD_total_pct,        7.062
FORWARDED_LD_sum_count,       1945914
FORWARDED_LD_sum_pct,      100.000
FORWARDED_LD_sum_total_count,       4005572
FORWARDED_LD_sum_total_pct,      100.000
FORWARDED_LD_mean,         0.07
FORWARDED_LD_stddev,         0.24
FORWARDED_LD_total_mean,         0.07
FORWARDED_LD_total_stddev,         0.25

WRONGPATH_L1Q_REMOVALS_count,             0
WRONGPATH_L1Q_REMOVALS_pct,         -nan
WRONGPATH_L1Q_REMOVALS_total_count,             0
WRONGPATH_L1Q_REMOVALS_total_pct,         -nan

WRONGPATH_BUSQ_REMOVALS_count,             0
WRONGPATH_BUSQ_REMOVALS_pct,         -nan
WRONGPATH_BUSQ_REMOVALS_total_count,             0
WRONGPATH_BUSQ_REMOVALS_total_pct,         -nan

WRONGPATH_MEMQ_REMOVALS_count,             0
WRONGPATH_MEMQ_REMOVALS_pct,         -nan
WRONGPATH_MEMQ_REMOVALS_total_count,             0
WRONGPATH_MEMQ_REMOVALS_total_pct,         -nan

WRONGPATH_L1FILLQ_REMOVALS_count,             0
WRONGPATH_L1FILLQ_REMOVALS_pct,         -nan
WRONGPATH_L1FILLQ_REMOVALS_total_count,             0
WRONGPATH_L1FILLQ_REMOVALS_total_pct,         -nan
WRONGPATH_L1FILLQ_REMOVALS_sum_count,             0
WRONGPATH_L1FILLQ_REMOVALS_sum_pct,         -nan
WRONGPATH_L1FILLQ_REMOVALS_sum_total_count,             0
WRONGPATH_L1FILLQ_REMOVALS_sum_total_pct,         -nan
WRONGPATH_L1FILLQ_REMOVALS_mean,         -nan
WRONGPATH_L1FILLQ_REMOVALS_stddev,         -nan
WRONGPATH_L1FILLQ_REMOVALS_total_mean,         -nan
WRONGPATH_L1FILLQ_REMOVALS_total_stddev,         -nan

WRONGPATH_L1Q_DEMOTIONS_count,             0
WRONGPATH_L1Q_DEMOTIONS_pct,         -nan
WRONGPATH_L1Q_DEMOTIONS_total_count,             0
WRONGPATH_L1Q_DEMOTIONS_total_pct,         -nan

WRONGPATH_BUSQ_DEMOTIONS_count,             0
WRONGPATH_BUSQ_DEMOTIONS_pct,         -nan
WRONGPATH_BUSQ_DEMOTIONS_total_count,             0
WRONGPATH_BUSQ_DEMOTIONS_total_pct,         -nan

WRONGPATH_MEMQ_DEMOTIONS_count,             0
WRONGPATH_MEMQ_DEMOTIONS_pct,         -nan
WRONGPATH_MEMQ_DEMOTIONS_total_count,             0
WRONGPATH_MEMQ_DEMOTIONS_total_pct,         -nan

WRONGPATH_L1FILLQ_DEMOTIONS_count,             0
WRONGPATH_L1FILLQ_DEMOTIONS_pct,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_total_count,             0
WRONGPATH_L1FILLQ_DEMOTIONS_total_pct,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_sum_count,             0
WRONGPATH_L1FILLQ_DEMOTIONS_sum_pct,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_sum_total_count,             0
WRONGPATH_L1FILLQ_DEMOTIONS_sum_total_pct,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_mean,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_stddev,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_total_mean,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_total_stddev,         -nan

PROMOTION_QMLC_count,           488
PROMOTION_QMLC_pct,       27.982
PROMOTION_QMLC_total_count,          1402
PROMOTION_QMLC_total_pct,       36.209

PROMOTION_QL1_count,          1256
PROMOTION_QL1_pct,       72.018
PROMOTION_QL1_total_count,          2470
PROMOTION_QL1_total_pct,       63.791
PROMOTION_QL1_sum_count,          1744
PROMOTION_QL1_sum_pct,      100.000
PROMOTION_QL1_sum_total_count,          3872
PROMOTION_QL1_sum_total_pct,      100.000
PROMOTION_QL1_mean,         0.72
PROMOTION_QL1_stddev,         0.66
PROMOTION_QL1_total_mean,         0.64
PROMOTION_QL1_total_stddev,         0.59

PROMOTION_QBUSOUT_count,             0
PROMOTION_QBUSOUT_total_count,             0

PROMOTION_QMEM_count,             0
PROMOTION_QMEM_total_count,             0

PROMOTION_QL1FILL_count,          1895
PROMOTION_QL1FILL_total_count,          3884

PROMOTION_QMLC_FILL_count,          1010
PROMOTION_QMLC_FILL_total_count,          2057

NOPROMOTION_QMEM_count,             0
NOPROMOTION_QMEM_total_count,             0

NOPROMOTION_QL1FILL_count,             0
NOPROMOTION_QL1FILL_pct,         -nan
NOPROMOTION_QL1FILL_total_count,             0
NOPROMOTION_QL1FILL_total_pct,         -nan

NOPROMOTION_QMLC_FILL_count,             0
NOPROMOTION_QMLC_FILL_pct,         -nan
NOPROMOTION_QMLC_FILL_total_count,             0
NOPROMOTION_QMLC_FILL_total_pct,         -nan
NOPROMOTION_QMLC_FILL_sum_count,             0
NOPROMOTION_QMLC_FILL_sum_pct,         -nan
NOPROMOTION_QMLC_FILL_sum_total_count,             0
NOPROMOTION_QMLC_FILL_sum_total_pct,         -nan
NOPROMOTION_QMLC_FILL_mean,         -nan
NOPROMOTION_QMLC_FILL_stddev,         -nan
NOPROMOTION_QMLC_FILL_total_mean,         -nan
NOPROMOTION_QMLC_FILL_total_stddev,         -nan

PROMOTION_FROM_FDIP_OFF_TO_ON_count,            62
PROMOTION_FROM_FDIP_OFF_TO_ON_total_count,           183

ICACHE_FILL_CORRECT_REQ_count,          4709
ICACHE_FILL_CORRECT_REQ_pct,       56.402
ICACHE_FILL_CORRECT_REQ_total_count,         10049
ICACHE_FILL_CORRECT_REQ_total_pct,       52.270

ICACHE_FILL_INCORRECT_REQ_count,          3640
ICACHE_FILL_INCORRECT_REQ_pct,       43.598
ICACHE_FILL_INCORRECT_REQ_total_count,          9176
ICACHE_FILL_INCORRECT_REQ_total_pct,       47.730
ICACHE_FILL_INCORRECT_REQ_sum_count,          8349
ICACHE_FILL_INCORRECT_REQ_sum_pct,      100.000
ICACHE_FILL_INCORRECT_REQ_sum_total_count,         19225
ICACHE_FILL_INCORRECT_REQ_sum_total_pct,      100.000
ICACHE_FILL_INCORRECT_REQ_mean,         0.44
ICACHE_FILL_INCORRECT_REQ_stddev,         0.47
ICACHE_FILL_INCORRECT_REQ_total_mean,         0.48
ICACHE_FILL_INCORRECT_REQ_total_stddev,         0.49

ICACHE_FILL_CORRECT_REQ_BY_FDIP_count,          4690
ICACHE_FILL_CORRECT_REQ_BY_FDIP_pct,       56.174
ICACHE_FILL_CORRECT_REQ_BY_FDIP_total_count,         10008
ICACHE_FILL_CORRECT_REQ_BY_FDIP_total_pct,       52.057

ICACHE_FILL_INCORRECT_REQ_BY_FDIP_count,          3640
ICACHE_FILL_INCORRECT_REQ_BY_FDIP_pct,       43.598
ICACHE_FILL_INCORRECT_REQ_BY_FDIP_total_count,          9176
ICACHE_FILL_INCORRECT_REQ_BY_FDIP_total_pct,       47.730

ICACHE_FILL_CORRECT_REQ_BY_ICACHE_DEMAND_count,            19
ICACHE_FILL_CORRECT_REQ_BY_ICACHE_DEMAND_pct,        0.228
ICACHE_FILL_CORRECT_REQ_BY_ICACHE_DEMAND_total_count,            41
ICACHE_FILL_CORRECT_REQ_BY_ICACHE_DEMAND_total_pct,        0.213

ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_count,             0
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_pct,        0.000
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_total_count,             0
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_total_pct,        0.000
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_sum_count,          8349
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_sum_pct,      100.000
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_sum_total_count,         19225
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_sum_total_pct,      100.000
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_mean,         0.44
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_stddev,         0.38
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_total_mean,         0.48
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_total_stddev,         0.36

ICACHE_FILL_CORRECT_REQ_BY_ON_FDIP_HIT_B_count,          4169
ICACHE_FILL_CORRECT_REQ_BY_ON_FDIP_HIT_B_total_count,          8175

ICACHE_FILL_CORRECT_REQ_BY_OFF_FDIP_HIT__count,             0
ICACHE_FILL_CORRECT_REQ_BY_OFF_FDIP_HIT__total_count,             0

ICACHE_FILL_INCORRECT_REQ_BY_ON_FDIP_HIT_count,           391
ICACHE_FILL_INCORRECT_REQ_BY_ON_FDIP_HIT_total_count,          1173

ICACHE_FILL_INCORRECT_REQ_BY_OFF_FDIP_HI_count,             0
ICACHE_FILL_INCORRECT_REQ_BY_OFF_FDIP_HI_total_count,             0

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_count,  537222004722
ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_total_count,  737199154765

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_I_count,          7077
ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_I_total_count,         16219

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_F_count,       1702736
ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_F_total_count,       3592952

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_O_count,        440890
ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_O_total_count,        879806

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_O_count,             0
ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_O_total_count,             0

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_count,  415766076205
ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_total_count,  575860057094

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_count,             0
ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_total_count,             0

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_count,       1251310
ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_total_count,       3378464

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_count,             0
ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_total_count,             0

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_count,             0
ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_total_count,             0

MEM_REQ_INIT_count,       5482409
MEM_REQ_INIT_total_count,      10914244

MEM_REQ_COMPLETE_count,       4511475
MEM_REQ_COMPLETE_pct,        0.823
MEM_REQ_COMPLETE_total_count,       9001718
MEM_REQ_COMPLETE_total_pct,        0.825

MEM_REQ_KILLED_count,        970880
MEM_REQ_KILLED_pct,        0.177
MEM_REQ_KILLED_total_count,       1912466
MEM_REQ_KILLED_total_pct,        0.175

MEM_REQ_COMPLETE_MLC_count,       1085098
MEM_REQ_COMPLETE_MLC_pct,        0.198
MEM_REQ_COMPLETE_MLC_total_count,       2166885
MEM_REQ_COMPLETE_MLC_total_pct,        0.199

MEM_REQ_COMPLETE_L1_count,        975765
MEM_REQ_COMPLETE_L1_pct,        0.178
MEM_REQ_COMPLETE_L1_total_count,       1946919
MEM_REQ_COMPLETE_L1_total_pct,        0.178

MEM_REQ_COMPLETE_MEM_count,       2450612
MEM_REQ_COMPLETE_MEM_pct,        0.447
MEM_REQ_COMPLETE_MEM_total_count,       4887914
MEM_REQ_COMPLETE_MEM_total_pct,        0.448

MEM_REQ_INIT_ONPATH_count,       5480177
MEM_REQ_INIT_ONPATH_pct,        1.000
MEM_REQ_INIT_ONPATH_total_count,      10906564
MEM_REQ_INIT_ONPATH_total_pct,        0.999

MEM_REQ_INIT_OFFPATH_count,          2232
MEM_REQ_INIT_OFFPATH_pct,        0.000
MEM_REQ_INIT_OFFPATH_total_count,          7680
MEM_REQ_INIT_OFFPATH_total_pct,        0.001

MEM_REQ_COMPLETE_ONPATH_count,       4509581
MEM_REQ_COMPLETE_ONPATH_pct,        1.000
MEM_REQ_COMPLETE_ONPATH_total_count,       8994968
MEM_REQ_COMPLETE_ONPATH_total_pct,        0.999

MEM_REQ_COMPLETE_OFFPATH_count,          1894
MEM_REQ_COMPLETE_OFFPATH_pct,        0.000
MEM_REQ_COMPLETE_OFFPATH_total_count,          6750
MEM_REQ_COMPLETE_OFFPATH_total_pct,        0.001

MEM_REQ_INIT_IFETCH_count,            19
MEM_REQ_INIT_IFETCH_pct,        0.002
MEM_REQ_INIT_IFETCH_total_count,            41
MEM_REQ_INIT_IFETCH_total_pct,        0.002

MEM_REQ_INIT_DFETCH_count,        205111
MEM_REQ_INIT_DFETCH_pct,       17.154
MEM_REQ_INIT_DFETCH_total_count,        404580
MEM_REQ_INIT_DFETCH_total_pct,       16.960

MEM_REQ_INIT_DSTORE_count,        982277
MEM_REQ_INIT_DSTORE_pct,       82.148
MEM_REQ_INIT_DSTORE_total_count,       1961698
MEM_REQ_INIT_DSTORE_total_pct,       82.234

MEM_REQ_INIT_IPRF_count,             0
MEM_REQ_INIT_IPRF_pct,        0.000
MEM_REQ_INIT_IPRF_total_count,             0
MEM_REQ_INIT_IPRF_total_pct,        0.000

MEM_REQ_INIT_DPRF_count,             0
MEM_REQ_INIT_DPRF_pct,        0.000
MEM_REQ_INIT_DPRF_total_count,             0
MEM_REQ_INIT_DPRF_total_pct,        0.000

MEM_REQ_INIT_WB_count,          6437
MEM_REQ_INIT_WB_pct,        0.538
MEM_REQ_INIT_WB_total_count,         12735
MEM_REQ_INIT_WB_total_pct,        0.534

MEM_REQ_INIT_WB_NODIRTY_count,          1893
MEM_REQ_INIT_WB_NODIRTY_pct,        0.158
MEM_REQ_INIT_WB_NODIRTY_total_count,          6449
MEM_REQ_INIT_WB_NODIRTY_total_pct,        0.270
MEM_REQ_INIT_WB_NODIRTY_sum_count,       1195737
MEM_REQ_INIT_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_INIT_WB_NODIRTY_sum_total_count,       2385503
MEM_REQ_INIT_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_INIT_WB_NODIRTY_mean,         1.85
MEM_REQ_INIT_WB_NODIRTY_stddev,         0.48
MEM_REQ_INIT_WB_NODIRTY_total_mean,         1.86
MEM_REQ_INIT_WB_NODIRTY_total_stddev,         0.50

MEM_REQ_COMPLETE_IFETCH_count,       1320256
MEM_REQ_COMPLETE_IFETCH_pct,       23.333
MEM_REQ_COMPLETE_IFETCH_total_count,       2631860
MEM_REQ_COMPLETE_IFETCH_total_pct,       23.365

MEM_REQ_COMPLETE_DFETCH_count,       3335300
MEM_REQ_COMPLETE_DFETCH_pct,       58.946
MEM_REQ_COMPLETE_DFETCH_total_count,       6626607
MEM_REQ_COMPLETE_DFETCH_total_pct,       58.829

MEM_REQ_COMPLETE_DSTORE_count,        995650
MEM_REQ_COMPLETE_DSTORE_pct,       17.597
MEM_REQ_COMPLETE_DSTORE_total_count,       1989591
MEM_REQ_COMPLETE_DSTORE_total_pct,       17.663

MEM_REQ_COMPLETE_IPRF_count,             0
MEM_REQ_COMPLETE_IPRF_pct,        0.000
MEM_REQ_COMPLETE_IPRF_total_count,             0
MEM_REQ_COMPLETE_IPRF_total_pct,        0.000

MEM_REQ_COMPLETE_DPRF_count,             0
MEM_REQ_COMPLETE_DPRF_pct,        0.000
MEM_REQ_COMPLETE_DPRF_total_count,             0
MEM_REQ_COMPLETE_DPRF_total_pct,        0.000

MEM_REQ_COMPLETE_WB_count,          5294
MEM_REQ_COMPLETE_WB_pct,        0.094
MEM_REQ_COMPLETE_WB_total_count,         10259
MEM_REQ_COMPLETE_WB_total_pct,        0.091

MEM_REQ_COMPLETE_WB_NODIRTY_count,          1709
MEM_REQ_COMPLETE_WB_NODIRTY_pct,        0.030
MEM_REQ_COMPLETE_WB_NODIRTY_total_count,          5949
MEM_REQ_COMPLETE_WB_NODIRTY_total_pct,        0.053
MEM_REQ_COMPLETE_WB_NODIRTY_sum_count,       5658209
MEM_REQ_COMPLETE_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_COMPLETE_WB_NODIRTY_sum_total_count,      11264266
MEM_REQ_COMPLETE_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_COMPLETE_WB_NODIRTY_mean,         0.95
MEM_REQ_COMPLETE_WB_NODIRTY_stddev,         0.47
MEM_REQ_COMPLETE_WB_NODIRTY_total_mean,         0.95
MEM_REQ_COMPLETE_WB_NODIRTY_total_stddev,         0.47

MEM_REQ_KILLED_IFETCH_count,       3139938
MEM_REQ_KILLED_IFETCH_pct,      100.000
MEM_REQ_KILLED_IFETCH_total_count,       6266193
MEM_REQ_KILLED_IFETCH_total_pct,      100.000

MEM_REQ_KILLED_DFETCH_count,             0
MEM_REQ_KILLED_DFETCH_pct,        0.000
MEM_REQ_KILLED_DFETCH_total_count,             0
MEM_REQ_KILLED_DFETCH_total_pct,        0.000

MEM_REQ_KILLED_DSTORE_count,             0
MEM_REQ_KILLED_DSTORE_pct,        0.000
MEM_REQ_KILLED_DSTORE_total_count,             0
MEM_REQ_KILLED_DSTORE_total_pct,        0.000

MEM_REQ_KILLED_IPRF_count,             0
MEM_REQ_KILLED_IPRF_pct,        0.000
MEM_REQ_KILLED_IPRF_total_count,             0
MEM_REQ_KILLED_IPRF_total_pct,        0.000

MEM_REQ_KILLED_DPRF_count,             0
MEM_REQ_KILLED_DPRF_pct,        0.000
MEM_REQ_KILLED_DPRF_total_count,             0
MEM_REQ_KILLED_DPRF_total_pct,        0.000

MEM_REQ_KILLED_WB_count,             0
MEM_REQ_KILLED_WB_pct,        0.000
MEM_REQ_KILLED_WB_total_count,             0
MEM_REQ_KILLED_WB_total_pct,        0.000

MEM_REQ_KILLED_WB_NODIRTY_count,             0
MEM_REQ_KILLED_WB_NODIRTY_pct,        0.000
MEM_REQ_KILLED_WB_NODIRTY_total_count,             0
MEM_REQ_KILLED_WB_NODIRTY_total_pct,        0.000
MEM_REQ_KILLED_WB_NODIRTY_sum_count,       3139938
MEM_REQ_KILLED_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_KILLED_WB_NODIRTY_sum_total_count,       6266193
MEM_REQ_KILLED_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_KILLED_WB_NODIRTY_mean,         0.00
MEM_REQ_KILLED_WB_NODIRTY_stddev,         0.00
MEM_REQ_KILLED_WB_NODIRTY_total_mean,         0.00
MEM_REQ_KILLED_WB_NODIRTY_total_stddev,         0.00

MEM_REQ_INIT_OFFPATH_IFETCH_count,        970881
MEM_REQ_INIT_OFFPATH_IFETCH_pct,       99.771
MEM_REQ_INIT_OFFPATH_IFETCH_total_count,       1912469
MEM_REQ_INIT_OFFPATH_IFETCH_total_pct,       99.600

MEM_REQ_INIT_OFFPATH_DFETCH_count,           245
MEM_REQ_INIT_OFFPATH_DFETCH_pct,        0.025
MEM_REQ_INIT_OFFPATH_DFETCH_total_count,           982
MEM_REQ_INIT_OFFPATH_DFETCH_total_pct,        0.051

MEM_REQ_INIT_OFFPATH_DSTORE_count,            93
MEM_REQ_INIT_OFFPATH_DSTORE_pct,        0.010
MEM_REQ_INIT_OFFPATH_DSTORE_total_count,           246
MEM_REQ_INIT_OFFPATH_DSTORE_total_pct,        0.013

MEM_REQ_INIT_OFFPATH_IPRF_count,             0
MEM_REQ_INIT_OFFPATH_IPRF_pct,        0.000
MEM_REQ_INIT_OFFPATH_IPRF_total_count,             0
MEM_REQ_INIT_OFFPATH_IPRF_total_pct,        0.000

MEM_REQ_INIT_OFFPATH_DPRF_count,             0
MEM_REQ_INIT_OFFPATH_DPRF_pct,        0.000
MEM_REQ_INIT_OFFPATH_DPRF_total_count,             0
MEM_REQ_INIT_OFFPATH_DPRF_total_pct,        0.000

MEM_REQ_INIT_OFFPATH_WB_count,             0
MEM_REQ_INIT_OFFPATH_WB_pct,        0.000
MEM_REQ_INIT_OFFPATH_WB_total_count,             0
MEM_REQ_INIT_OFFPATH_WB_total_pct,        0.000

MEM_REQ_INIT_OFFPATH_WB_NODIRTY_count,          1893
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_pct,        0.195
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_total_count,          6449
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_total_pct,        0.336
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_sum_count,        973112
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_sum_total_count,       1920146
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_mean,         0.01
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_stddev,         0.27
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_total_mean,         0.02
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_total_stddev,         0.35

MEM_REQ_INIT_ONPATH_IFETCH_count,            18
MEM_REQ_INIT_ONPATH_IFETCH_pct,        0.002
MEM_REQ_INIT_ONPATH_IFETCH_total_count,            38
MEM_REQ_INIT_ONPATH_IFETCH_total_pct,        0.002

MEM_REQ_INIT_ONPATH_DFETCH_count,        204866
MEM_REQ_INIT_ONPATH_DFETCH_pct,       17.165
MEM_REQ_INIT_ONPATH_DFETCH_total_count,        403598
MEM_REQ_INIT_ONPATH_DFETCH_total_pct,       16.973

MEM_REQ_INIT_ONPATH_DSTORE_count,        982184
MEM_REQ_INIT_ONPATH_DSTORE_pct,       82.294
MEM_REQ_INIT_ONPATH_DSTORE_total_count,       1961452
MEM_REQ_INIT_ONPATH_DSTORE_total_pct,       82.489

MEM_REQ_INIT_ONPATH_IPRF_count,             0
MEM_REQ_INIT_ONPATH_IPRF_pct,        0.000
MEM_REQ_INIT_ONPATH_IPRF_total_count,             0
MEM_REQ_INIT_ONPATH_IPRF_total_pct,        0.000

MEM_REQ_INIT_ONPATH_DPRF_count,             0
MEM_REQ_INIT_ONPATH_DPRF_pct,        0.000
MEM_REQ_INIT_ONPATH_DPRF_total_count,             0
MEM_REQ_INIT_ONPATH_DPRF_total_pct,        0.000

MEM_REQ_INIT_ONPATH_WB_count,          6437
MEM_REQ_INIT_ONPATH_WB_pct,        0.539
MEM_REQ_INIT_ONPATH_WB_total_count,         12735
MEM_REQ_INIT_ONPATH_WB_total_pct,        0.536

MEM_REQ_INIT_ONPATH_WB_NODIRTY_count,             0
MEM_REQ_INIT_ONPATH_WB_NODIRTY_pct,        0.000
MEM_REQ_INIT_ONPATH_WB_NODIRTY_total_count,             0
MEM_REQ_INIT_ONPATH_WB_NODIRTY_total_pct,        0.000
MEM_REQ_INIT_ONPATH_WB_NODIRTY_sum_count,       1193505
MEM_REQ_INIT_ONPATH_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_INIT_ONPATH_WB_NODIRTY_sum_total_count,       2377823
MEM_REQ_INIT_ONPATH_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_INIT_ONPATH_WB_NODIRTY_mean,         1.84
MEM_REQ_INIT_ONPATH_WB_NODIRTY_stddev,         0.44
MEM_REQ_INIT_ONPATH_WB_NODIRTY_total_mean,         1.85
MEM_REQ_INIT_ONPATH_WB_NODIRTY_total_stddev,         0.44

MEM_REQ_MATCH_IFETCH_count,       1319618
MEM_REQ_MATCH_IFETCH_pct,        2.415
MEM_REQ_MATCH_IFETCH_total_count,       2630691
MEM_REQ_MATCH_IFETCH_total_pct,        2.410

MEM_REQ_MATCH_DFETCH_count,       3719073
MEM_REQ_MATCH_DFETCH_pct,        6.806
MEM_REQ_MATCH_DFETCH_total_count,       7394644
MEM_REQ_MATCH_DFETCH_total_pct,        6.774

MEM_REQ_MATCH_DSTORE_count,      49590746
MEM_REQ_MATCH_DSTORE_pct,       90.756
MEM_REQ_MATCH_DSTORE_total_count,      99116092
MEM_REQ_MATCH_DSTORE_total_pct,       90.793

MEM_REQ_MATCH_IPRF_count,             0
MEM_REQ_MATCH_IPRF_pct,        0.000
MEM_REQ_MATCH_IPRF_total_count,             0
MEM_REQ_MATCH_IPRF_total_pct,        0.000

MEM_REQ_MATCH_DPRF_count,             0
MEM_REQ_MATCH_DPRF_pct,        0.000
MEM_REQ_MATCH_DPRF_total_count,             0
MEM_REQ_MATCH_DPRF_total_pct,        0.000

MEM_REQ_MATCH_WB_count,         10486
MEM_REQ_MATCH_WB_pct,        0.019
MEM_REQ_MATCH_WB_total_count,         20860
MEM_REQ_MATCH_WB_total_pct,        0.019

MEM_REQ_MATCH_WB_NODIRTY_count,          1759
MEM_REQ_MATCH_WB_NODIRTY_pct,        0.003
MEM_REQ_MATCH_WB_NODIRTY_total_count,          4377
MEM_REQ_MATCH_WB_NODIRTY_total_pct,        0.004
MEM_REQ_MATCH_WB_NODIRTY_sum_count,      54641682
MEM_REQ_MATCH_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_MATCH_WB_NODIRTY_sum_total_count,     109166664
MEM_REQ_MATCH_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_MATCH_WB_NODIRTY_mean,         1.88
MEM_REQ_MATCH_WB_NODIRTY_stddev,         0.26
MEM_REQ_MATCH_WB_NODIRTY_total_mean,         1.88
MEM_REQ_MATCH_WB_NODIRTY_total_stddev,         0.26

MEM_REQ_COMPLETE_OFFPATH_IFETCH_count,            83
MEM_REQ_COMPLETE_OFFPATH_IFETCH_pct,        4.382
MEM_REQ_COMPLETE_OFFPATH_IFETCH_total_count,           219
MEM_REQ_COMPLETE_OFFPATH_IFETCH_total_pct,        3.244

MEM_REQ_COMPLETE_OFFPATH_DFETCH_count,           187
MEM_REQ_COMPLETE_OFFPATH_DFETCH_pct,        9.873
MEM_REQ_COMPLETE_OFFPATH_DFETCH_total_count,           793
MEM_REQ_COMPLETE_OFFPATH_DFETCH_total_pct,       11.748

MEM_REQ_COMPLETE_OFFPATH_DSTORE_count,            88
MEM_REQ_COMPLETE_OFFPATH_DSTORE_pct,        4.646
MEM_REQ_COMPLETE_OFFPATH_DSTORE_total_count,           233
MEM_REQ_COMPLETE_OFFPATH_DSTORE_total_pct,        3.452

MEM_REQ_COMPLETE_OFFPATH_IPRF_count,             0
MEM_REQ_COMPLETE_OFFPATH_IPRF_pct,        0.000
MEM_REQ_COMPLETE_OFFPATH_IPRF_total_count,             0
MEM_REQ_COMPLETE_OFFPATH_IPRF_total_pct,        0.000

MEM_REQ_COMPLETE_OFFPATH_DPRF_count,             0
MEM_REQ_COMPLETE_OFFPATH_DPRF_pct,        0.000
MEM_REQ_COMPLETE_OFFPATH_DPRF_total_count,             0
MEM_REQ_COMPLETE_OFFPATH_DPRF_total_pct,        0.000

MEM_REQ_COMPLETE_OFFPATH_WB_count,            23
MEM_REQ_COMPLETE_OFFPATH_WB_pct,        1.214
MEM_REQ_COMPLETE_OFFPATH_WB_total_count,            71
MEM_REQ_COMPLETE_OFFPATH_WB_total_pct,        1.052

MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_count,          1513
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_pct,       79.884
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_total_count,          5434
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_total_pct,       80.504
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_sum_count,          1894
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_sum_total_count,          6750
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_mean,         5.05
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_stddev,         4.81
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_total_mean,         5.07
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_total_stddev,         4.86

MEM_REQ_COMPLETE_ONPATH_IFETCH_count,          1263
MEM_REQ_COMPLETE_ONPATH_IFETCH_pct,        0.092
MEM_REQ_COMPLETE_ONPATH_IFETCH_total_count,          2798
MEM_REQ_COMPLETE_ONPATH_IFETCH_total_pct,        0.103

MEM_REQ_COMPLETE_ONPATH_DFETCH_count,        367351
MEM_REQ_COMPLETE_ONPATH_DFETCH_pct,       26.821
MEM_REQ_COMPLETE_ONPATH_DFETCH_total_count,        725916
MEM_REQ_COMPLETE_ONPATH_DFETCH_total_pct,       26.602

MEM_REQ_COMPLETE_ONPATH_DSTORE_count,        995562
MEM_REQ_COMPLETE_ONPATH_DSTORE_pct,       72.688
MEM_REQ_COMPLETE_ONPATH_DSTORE_total_count,       1989358
MEM_REQ_COMPLETE_ONPATH_DSTORE_total_pct,       72.903

MEM_REQ_COMPLETE_ONPATH_IPRF_count,             0
MEM_REQ_COMPLETE_ONPATH_IPRF_pct,        0.000
MEM_REQ_COMPLETE_ONPATH_IPRF_total_count,             0
MEM_REQ_COMPLETE_ONPATH_IPRF_total_pct,        0.000

MEM_REQ_COMPLETE_ONPATH_DPRF_count,             0
MEM_REQ_COMPLETE_ONPATH_DPRF_pct,        0.000
MEM_REQ_COMPLETE_ONPATH_DPRF_total_count,             0
MEM_REQ_COMPLETE_ONPATH_DPRF_total_pct,        0.000

MEM_REQ_COMPLETE_ONPATH_WB_count,          5271
MEM_REQ_COMPLETE_ONPATH_WB_pct,        0.385
MEM_REQ_COMPLETE_ONPATH_WB_total_count,         10188
MEM_REQ_COMPLETE_ONPATH_WB_total_pct,        0.373

MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_count,           196
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_pct,        0.014
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_total_count,           515
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_total_pct,        0.019
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_sum_count,       1369643
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_sum_total_count,       2728775
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_mean,         1.74
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_stddev,         0.49
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_total_mean,         1.74
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_total_stddev,         0.49

MEM_REQ_COMPLETE_MEM_IFETCH_count,       3141283
MEM_REQ_COMPLETE_MEM_IFETCH_pct,       70.573
MEM_REQ_COMPLETE_MEM_IFETCH_total_count,       6269130
MEM_REQ_COMPLETE_MEM_IFETCH_total_pct,       70.578

MEM_REQ_COMPLETE_MEM_DFETCH_count,        359129
MEM_REQ_COMPLETE_MEM_DFETCH_pct,        8.068
MEM_REQ_COMPLETE_MEM_DFETCH_total_count,        709542
MEM_REQ_COMPLETE_MEM_DFETCH_total_pct,        7.988

MEM_REQ_COMPLETE_MEM_DSTORE_count,        943801
MEM_REQ_COMPLETE_MEM_DSTORE_pct,       21.204
MEM_REQ_COMPLETE_MEM_DSTORE_total_count,       1888341
MEM_REQ_COMPLETE_MEM_DSTORE_total_pct,       21.259

MEM_REQ_COMPLETE_MEM_IPRF_count,             0
MEM_REQ_COMPLETE_MEM_IPRF_pct,        0.000
MEM_REQ_COMPLETE_MEM_IPRF_total_count,             0
MEM_REQ_COMPLETE_MEM_IPRF_total_pct,        0.000

MEM_REQ_COMPLETE_MEM_DPRF_count,             0
MEM_REQ_COMPLETE_MEM_DPRF_pct,        0.000
MEM_REQ_COMPLETE_MEM_DPRF_total_count,             0
MEM_REQ_COMPLETE_MEM_DPRF_total_pct,        0.000

MEM_REQ_COMPLETE_MEM_WB_count,          5260
MEM_REQ_COMPLETE_MEM_WB_pct,        0.118
MEM_REQ_COMPLETE_MEM_WB_total_count,         10125
MEM_REQ_COMPLETE_MEM_WB_total_pct,        0.114

MEM_REQ_COMPLETE_MEM_WB_NODIRTY_count,          1615
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_pct,        0.036
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_total_count,          5427
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_total_pct,        0.061
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_sum_count,       4451088
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_sum_total_count,       8882565
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_mean,         0.51
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_stddev,         0.72
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_total_mean,         0.51
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_total_stddev,         0.73

MEM_REQ_COMPLETE_MEM_BW_PREFETCHABLE_count,       2247358
MEM_REQ_COMPLETE_MEM_BW_PREFETCHABLE_total_count,       4480620

MEM_REQ_COMPLETE_MEM_MATCHED_BW_PREF_count,        164661
MEM_REQ_COMPLETE_MEM_MATCHED_BW_PREF_total_count,        328227

MEM_REQ_COMPLETE_L1_IFETCH_count,             0
MEM_REQ_COMPLETE_L1_IFETCH_pct,         -nan
MEM_REQ_COMPLETE_L1_IFETCH_total_count,             0
MEM_REQ_COMPLETE_L1_IFETCH_total_pct,         -nan

MEM_REQ_COMPLETE_L1_DFETCH_count,             0
MEM_REQ_COMPLETE_L1_DFETCH_pct,         -nan
MEM_REQ_COMPLETE_L1_DFETCH_total_count,             0
MEM_REQ_COMPLETE_L1_DFETCH_total_pct,         -nan

MEM_REQ_COMPLETE_L1_DSTORE_count,             0
MEM_REQ_COMPLETE_L1_DSTORE_pct,         -nan
MEM_REQ_COMPLETE_L1_DSTORE_total_count,             0
MEM_REQ_COMPLETE_L1_DSTORE_total_pct,         -nan

MEM_REQ_COMPLETE_L1_IPRF_count,             0
MEM_REQ_COMPLETE_L1_IPRF_pct,         -nan
MEM_REQ_COMPLETE_L1_IPRF_total_count,             0
MEM_REQ_COMPLETE_L1_IPRF_total_pct,         -nan

MEM_REQ_COMPLETE_L1_DPRF_count,             0
MEM_REQ_COMPLETE_L1_DPRF_pct,         -nan
MEM_REQ_COMPLETE_L1_DPRF_total_count,             0
MEM_REQ_COMPLETE_L1_DPRF_total_pct,         -nan

MEM_REQ_COMPLETE_L1_WB_count,             0
MEM_REQ_COMPLETE_L1_WB_pct,         -nan
MEM_REQ_COMPLETE_L1_WB_total_count,             0
MEM_REQ_COMPLETE_L1_WB_total_pct,         -nan

MEM_REQ_COMPLETE_L1_WB_NODIRTY_count,             0
MEM_REQ_COMPLETE_L1_WB_NODIRTY_pct,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_total_count,             0
MEM_REQ_COMPLETE_L1_WB_NODIRTY_total_pct,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_sum_count,             0
MEM_REQ_COMPLETE_L1_WB_NODIRTY_sum_pct,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_sum_total_count,             0
MEM_REQ_COMPLETE_L1_WB_NODIRTY_sum_total_pct,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_mean,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_stddev,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_total_mean,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_total_stddev,         -nan

MEM_REQ_COMPLETE_MLC_IFETCH_count,        975766
MEM_REQ_COMPLETE_MLC_IFETCH_pct,       94.172
MEM_REQ_COMPLETE_MLC_IFETCH_total_count,       1946999
MEM_REQ_COMPLETE_MLC_IFETCH_total_pct,       94.237

MEM_REQ_COMPLETE_MLC_DFETCH_count,          8409
MEM_REQ_COMPLETE_MLC_DFETCH_pct,        0.812
MEM_REQ_COMPLETE_MLC_DFETCH_total_count,         17167
MEM_REQ_COMPLETE_MLC_DFETCH_total_pct,        0.831

MEM_REQ_COMPLETE_MLC_DSTORE_count,         51849
MEM_REQ_COMPLETE_MLC_DSTORE_pct,        5.004
MEM_REQ_COMPLETE_MLC_DSTORE_total_count,        101250
MEM_REQ_COMPLETE_MLC_DSTORE_total_pct,        4.901

MEM_REQ_COMPLETE_MLC_IPRF_count,             0
MEM_REQ_COMPLETE_MLC_IPRF_pct,        0.000
MEM_REQ_COMPLETE_MLC_IPRF_total_count,             0
MEM_REQ_COMPLETE_MLC_IPRF_total_pct,        0.000

MEM_REQ_COMPLETE_MLC_DPRF_count,             0
MEM_REQ_COMPLETE_MLC_DPRF_pct,        0.000
MEM_REQ_COMPLETE_MLC_DPRF_total_count,             0
MEM_REQ_COMPLETE_MLC_DPRF_total_pct,        0.000

MEM_REQ_COMPLETE_MLC_WB_count,            34
MEM_REQ_COMPLETE_MLC_WB_pct,        0.003
MEM_REQ_COMPLETE_MLC_WB_total_count,           134
MEM_REQ_COMPLETE_MLC_WB_total_pct,        0.006

MEM_REQ_COMPLETE_MLC_WB_NODIRTY_count,            94
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_pct,        0.009
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_total_count,           522
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_total_pct,        0.025
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_sum_count,       1036152
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_sum_total_count,       2066072
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_mean,         0.11
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_stddev,         0.44
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_total_mean,         0.11
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_total_stddev,         0.44

CORE_MLP_CLUSTERS_count,       1024711
CORE_MLP_CLUSTERS_total_count,       2047732

CORE_MLP_count,     816175280
CORE_MLP_total_count,    1602381975

CORE_MLP_IFETCH_count,             0
CORE_MLP_IFETCH_total_count,             0

CORE_MLP_DFETCH_count,             0
CORE_MLP_DFETCH_total_count,             0

CORE_MLP_DSTORE_count,             0
CORE_MLP_DSTORE_total_count,             0

CORE_MLP_IPRF_count,             0
CORE_MLP_IPRF_total_count,             0

CORE_MLP_DPRF_count,             0
CORE_MLP_DPRF_total_count,             0

CORE_MLP_WB_count,             0
CORE_MLP_WB_total_count,             0

CORE_MLP_WB_NODIRTY_count,             0
CORE_MLP_WB_NODIRTY_total_count,             0

CORE_MLP_0_count,      10729721
CORE_MLP_0_pct,       14.006
CORE_MLP_0_total_count,      21437620
CORE_MLP_0_total_pct,       14.027

CORE_MLP_1_count,      36307910
CORE_MLP_1_pct,       47.393
CORE_MLP_1_total_count,      72944370
CORE_MLP_1_total_pct,       47.728

CORE_MLP_2_count,       3063446
CORE_MLP_2_pct,        3.999
CORE_MLP_2_total_count,       6112667
CORE_MLP_2_total_pct,        4.000

CORE_MLP_3_count,       2396853
CORE_MLP_3_pct,        3.129
CORE_MLP_3_total_count,       4782841
CORE_MLP_3_total_pct,        3.129

CORE_MLP_4_count,       2341897
CORE_MLP_4_pct,        3.057
CORE_MLP_4_total_count,       4644601
CORE_MLP_4_total_pct,        3.039

CORE_MLP_5_count,       2368828
CORE_MLP_5_pct,        3.092
CORE_MLP_5_total_count,       4695402
CORE_MLP_5_total_pct,        3.072

CORE_MLP_6_count,       1852917
CORE_MLP_6_pct,        2.419
CORE_MLP_6_total_count,       3646814
CORE_MLP_6_total_pct,        2.386

CORE_MLP_7_count,        899811
CORE_MLP_7_pct,        1.175
CORE_MLP_7_total_count,       1783143
CORE_MLP_7_total_pct,        1.167

CORE_MLP_8_count,        528336
CORE_MLP_8_pct,        0.690
CORE_MLP_8_total_count,       1039367
CORE_MLP_8_total_pct,        0.680

CORE_MLP_9_count,        449993
CORE_MLP_9_pct,        0.587
CORE_MLP_9_total_count,        890470
CORE_MLP_9_total_pct,        0.583

CORE_MLP_10_count,        378763
CORE_MLP_10_pct,        0.494
CORE_MLP_10_total_count,        750456
CORE_MLP_10_total_pct,        0.491

CORE_MLP_11_count,        342473
CORE_MLP_11_pct,        0.447
CORE_MLP_11_total_count,        664092
CORE_MLP_11_total_pct,        0.435

CORE_MLP_12_count,        328694
CORE_MLP_12_pct,        0.429
CORE_MLP_12_total_count,        644587
CORE_MLP_12_total_pct,        0.422

CORE_MLP_13_count,        329621
CORE_MLP_13_pct,        0.430
CORE_MLP_13_total_count,        665385
CORE_MLP_13_total_pct,        0.435

CORE_MLP_14_count,        323234
CORE_MLP_14_pct,        0.422
CORE_MLP_14_total_count,        646621
CORE_MLP_14_total_pct,        0.423

CORE_MLP_15_count,        304335
CORE_MLP_15_pct,        0.397
CORE_MLP_15_total_count,        623315
CORE_MLP_15_total_pct,        0.408

CORE_MLP_16_count,        293883
CORE_MLP_16_pct,        0.384
CORE_MLP_16_total_count,        604959
CORE_MLP_16_total_pct,        0.396

CORE_MLP_17_count,        296453
CORE_MLP_17_pct,        0.387
CORE_MLP_17_total_count,        604426
CORE_MLP_17_total_pct,        0.395

CORE_MLP_18_count,        285059
CORE_MLP_18_pct,        0.372
CORE_MLP_18_total_count,        581449
CORE_MLP_18_total_pct,        0.380

CORE_MLP_19_count,        222182
CORE_MLP_19_pct,        0.290
CORE_MLP_19_total_count,        476751
CORE_MLP_19_total_pct,        0.312

CORE_MLP_20_count,        113100
CORE_MLP_20_pct,        0.148
CORE_MLP_20_total_count,        237828
CORE_MLP_20_total_pct,        0.156

CORE_MLP_21_count,         88875
CORE_MLP_21_pct,        0.116
CORE_MLP_21_total_count,        172260
CORE_MLP_21_total_pct,        0.113

CORE_MLP_22_count,         80166
CORE_MLP_22_pct,        0.105
CORE_MLP_22_total_count,        147407
CORE_MLP_22_total_pct,        0.096

CORE_MLP_23_count,         80508
CORE_MLP_23_pct,        0.105
CORE_MLP_23_total_count,        146712
CORE_MLP_23_total_pct,        0.096

CORE_MLP_24_count,         72627
CORE_MLP_24_pct,        0.095
CORE_MLP_24_total_count,        138518
CORE_MLP_24_total_pct,        0.091

CORE_MLP_25_count,         73458
CORE_MLP_25_pct,        0.096
CORE_MLP_25_total_count,        134871
CORE_MLP_25_total_pct,        0.088

CORE_MLP_26_count,         58301
CORE_MLP_26_pct,        0.076
CORE_MLP_26_total_count,        117707
CORE_MLP_26_total_pct,        0.077

CORE_MLP_27_count,         45977
CORE_MLP_27_pct,        0.060
CORE_MLP_27_total_count,         96869
CORE_MLP_27_total_pct,        0.063

CORE_MLP_28_count,         49865
CORE_MLP_28_pct,        0.065
CORE_MLP_28_total_count,        104948
CORE_MLP_28_total_pct,        0.069

CORE_MLP_29_count,         43224
CORE_MLP_29_pct,        0.056
CORE_MLP_29_total_count,         90822
CORE_MLP_29_total_pct,        0.059

CORE_MLP_30_count,         43187
CORE_MLP_30_pct,        0.056
CORE_MLP_30_total_count,         95556
CORE_MLP_30_total_pct,        0.063

CORE_MLP_31_count,         48446
CORE_MLP_31_pct,        0.063
CORE_MLP_31_total_count,        101256
CORE_MLP_31_total_pct,        0.066

CORE_MLP_32_count,      11767739
CORE_MLP_32_pct,       15.361
CORE_MLP_32_total_count,      23007891
CORE_MLP_32_total_pct,       15.054
CORE_MLP_32_sum_count,      76609882
CORE_MLP_32_sum_pct,      100.000
CORE_MLP_32_sum_total_count,     152831981
CORE_MLP_32_sum_total_pct,      100.000
CORE_MLP_32_mean,         7.00
CORE_MLP_32_stddev,        11.32
CORE_MLP_32_total_mean,         6.91
CORE_MLP_32_total_stddev,        11.24

MEM_QUEUE_OCC_0_count,             0
MEM_QUEUE_OCC_0_pct,         -nan
MEM_QUEUE_OCC_0_total_count,             0
MEM_QUEUE_OCC_0_total_pct,         -nan

MEM_QUEUE_OCC_4_count,             0
MEM_QUEUE_OCC_4_pct,         -nan
MEM_QUEUE_OCC_4_total_count,             0
MEM_QUEUE_OCC_4_total_pct,         -nan

MEM_QUEUE_OCC_8_count,             0
MEM_QUEUE_OCC_8_pct,         -nan
MEM_QUEUE_OCC_8_total_count,             0
MEM_QUEUE_OCC_8_total_pct,         -nan

MEM_QUEUE_OCC_12_count,             0
MEM_QUEUE_OCC_12_pct,         -nan
MEM_QUEUE_OCC_12_total_count,             0
MEM_QUEUE_OCC_12_total_pct,         -nan

MEM_QUEUE_OCC_16_count,             0
MEM_QUEUE_OCC_16_pct,         -nan
MEM_QUEUE_OCC_16_total_count,             0
MEM_QUEUE_OCC_16_total_pct,         -nan

MEM_QUEUE_OCC_20_count,             0
MEM_QUEUE_OCC_20_pct,         -nan
MEM_QUEUE_OCC_20_total_count,             0
MEM_QUEUE_OCC_20_total_pct,         -nan

MEM_QUEUE_OCC_24_count,             0
MEM_QUEUE_OCC_24_pct,         -nan
MEM_QUEUE_OCC_24_total_count,             0
MEM_QUEUE_OCC_24_total_pct,         -nan

MEM_QUEUE_OCC_28_count,             0
MEM_QUEUE_OCC_28_pct,         -nan
MEM_QUEUE_OCC_28_total_count,             0
MEM_QUEUE_OCC_28_total_pct,         -nan

MEM_QUEUE_OCC_32_count,             0
MEM_QUEUE_OCC_32_pct,         -nan
MEM_QUEUE_OCC_32_total_count,             0
MEM_QUEUE_OCC_32_total_pct,         -nan

MEM_QUEUE_OCC_36_count,             0
MEM_QUEUE_OCC_36_pct,         -nan
MEM_QUEUE_OCC_36_total_count,             0
MEM_QUEUE_OCC_36_total_pct,         -nan

MEM_QUEUE_OCC_40_count,             0
MEM_QUEUE_OCC_40_pct,         -nan
MEM_QUEUE_OCC_40_total_count,             0
MEM_QUEUE_OCC_40_total_pct,         -nan

MEM_QUEUE_OCC_44_count,             0
MEM_QUEUE_OCC_44_pct,         -nan
MEM_QUEUE_OCC_44_total_count,             0
MEM_QUEUE_OCC_44_total_pct,         -nan

MEM_QUEUE_OCC_48_count,             0
MEM_QUEUE_OCC_48_pct,         -nan
MEM_QUEUE_OCC_48_total_count,             0
MEM_QUEUE_OCC_48_total_pct,         -nan

MEM_QUEUE_OCC_52_count,             0
MEM_QUEUE_OCC_52_pct,         -nan
MEM_QUEUE_OCC_52_total_count,             0
MEM_QUEUE_OCC_52_total_pct,         -nan

MEM_QUEUE_OCC_56_count,             0
MEM_QUEUE_OCC_56_pct,         -nan
MEM_QUEUE_OCC_56_total_count,             0
MEM_QUEUE_OCC_56_total_pct,         -nan

MEM_QUEUE_OCC_60_count,             0
MEM_QUEUE_OCC_60_pct,         -nan
MEM_QUEUE_OCC_60_total_count,             0
MEM_QUEUE_OCC_60_total_pct,         -nan

MEM_QUEUE_OCC_64_count,             0
MEM_QUEUE_OCC_64_pct,         -nan
MEM_QUEUE_OCC_64_total_count,             0
MEM_QUEUE_OCC_64_total_pct,         -nan

MEM_QUEUE_OCC_68_count,             0
MEM_QUEUE_OCC_68_pct,         -nan
MEM_QUEUE_OCC_68_total_count,             0
MEM_QUEUE_OCC_68_total_pct,         -nan

MEM_QUEUE_OCC_72_count,             0
MEM_QUEUE_OCC_72_pct,         -nan
MEM_QUEUE_OCC_72_total_count,             0
MEM_QUEUE_OCC_72_total_pct,         -nan

MEM_QUEUE_OCC_76_count,             0
MEM_QUEUE_OCC_76_pct,         -nan
MEM_QUEUE_OCC_76_total_count,             0
MEM_QUEUE_OCC_76_total_pct,         -nan

MEM_QUEUE_OCC_80_count,             0
MEM_QUEUE_OCC_80_pct,         -nan
MEM_QUEUE_OCC_80_total_count,             0
MEM_QUEUE_OCC_80_total_pct,         -nan

MEM_QUEUE_OCC_84_count,             0
MEM_QUEUE_OCC_84_pct,         -nan
MEM_QUEUE_OCC_84_total_count,             0
MEM_QUEUE_OCC_84_total_pct,         -nan

MEM_QUEUE_OCC_88_count,             0
MEM_QUEUE_OCC_88_pct,         -nan
MEM_QUEUE_OCC_88_total_count,             0
MEM_QUEUE_OCC_88_total_pct,         -nan

MEM_QUEUE_OCC_92_count,             0
MEM_QUEUE_OCC_92_pct,         -nan
MEM_QUEUE_OCC_92_total_count,             0
MEM_QUEUE_OCC_92_total_pct,         -nan

MEM_QUEUE_OCC_96_count,             0
MEM_QUEUE_OCC_96_pct,         -nan
MEM_QUEUE_OCC_96_total_count,             0
MEM_QUEUE_OCC_96_total_pct,         -nan

MEM_QUEUE_OCC_100_count,             0
MEM_QUEUE_OCC_100_pct,         -nan
MEM_QUEUE_OCC_100_total_count,             0
MEM_QUEUE_OCC_100_total_pct,         -nan

MEM_QUEUE_OCC_104_count,             0
MEM_QUEUE_OCC_104_pct,         -nan
MEM_QUEUE_OCC_104_total_count,             0
MEM_QUEUE_OCC_104_total_pct,         -nan

MEM_QUEUE_OCC_108_count,             0
MEM_QUEUE_OCC_108_pct,         -nan
MEM_QUEUE_OCC_108_total_count,             0
MEM_QUEUE_OCC_108_total_pct,         -nan

MEM_QUEUE_OCC_112_count,             0
MEM_QUEUE_OCC_112_pct,         -nan
MEM_QUEUE_OCC_112_total_count,             0
MEM_QUEUE_OCC_112_total_pct,         -nan

MEM_QUEUE_OCC_116_count,             0
MEM_QUEUE_OCC_116_pct,         -nan
MEM_QUEUE_OCC_116_total_count,             0
MEM_QUEUE_OCC_116_total_pct,         -nan

MEM_QUEUE_OCC_120_count,             0
MEM_QUEUE_OCC_120_pct,         -nan
MEM_QUEUE_OCC_120_total_count,             0
MEM_QUEUE_OCC_120_total_pct,         -nan

MEM_QUEUE_OCC_124_count,             0
MEM_QUEUE_OCC_124_pct,         -nan
MEM_QUEUE_OCC_124_total_count,             0
MEM_QUEUE_OCC_124_total_pct,         -nan

MEM_QUEUE_OCC_128_count,             0
MEM_QUEUE_OCC_128_pct,         -nan
MEM_QUEUE_OCC_128_total_count,             0
MEM_QUEUE_OCC_128_total_pct,         -nan
MEM_QUEUE_OCC_128_sum_count,             0
MEM_QUEUE_OCC_128_sum_pct,         -nan
MEM_QUEUE_OCC_128_sum_total_count,             0
MEM_QUEUE_OCC_128_sum_total_pct,         -nan
MEM_QUEUE_OCC_128_mean,         -nan
MEM_QUEUE_OCC_128_stddev,         -nan
MEM_QUEUE_OCC_128_total_mean,         -nan
MEM_QUEUE_OCC_128_total_stddev,         -nan

OPEN_PAGE_HIT_count,             0
OPEN_PAGE_HIT_pct,         -nan
OPEN_PAGE_HIT_total_count,             0
OPEN_PAGE_HIT_total_pct,         -nan

CLOSED_PAGE_MISS_count,             0
CLOSED_PAGE_MISS_pct,         -nan
CLOSED_PAGE_MISS_total_count,             0
CLOSED_PAGE_MISS_total_pct,         -nan

WRONG_PAGE_MISS_count,             0
WRONG_PAGE_MISS_pct,         -nan
WRONG_PAGE_MISS_total_count,             0
WRONG_PAGE_MISS_total_pct,         -nan
WRONG_PAGE_MISS_sum_count,             0
WRONG_PAGE_MISS_sum_pct,         -nan
WRONG_PAGE_MISS_sum_total_count,             0
WRONG_PAGE_MISS_sum_total_pct,         -nan
WRONG_PAGE_MISS_mean,         -nan
WRONG_PAGE_MISS_stddev,         -nan
WRONG_PAGE_MISS_total_mean,         -nan
WRONG_PAGE_MISS_total_stddev,         -nan

L0_LD_BANK_BLOCK_count,             0
L0_LD_BANK_BLOCK_pct,         -nan
L0_LD_BANK_BLOCK_total_count,             0
L0_LD_BANK_BLOCK_total_pct,         -nan

L0_LD_BANK_AVAIL_count,             0
L0_LD_BANK_AVAIL_pct,         -nan
L0_LD_BANK_AVAIL_total_count,             0
L0_LD_BANK_AVAIL_total_pct,         -nan
L0_LD_BANK_AVAIL_sum_count,             0
L0_LD_BANK_AVAIL_sum_pct,         -nan
L0_LD_BANK_AVAIL_sum_total_count,             0
L0_LD_BANK_AVAIL_sum_total_pct,         -nan
L0_LD_BANK_AVAIL_mean,         -nan
L0_LD_BANK_AVAIL_stddev,         -nan
L0_LD_BANK_AVAIL_total_mean,         -nan
L0_LD_BANK_AVAIL_total_stddev,         -nan

L0_ST_BANK_BLOCK_count,             0
L0_ST_BANK_BLOCK_pct,         -nan
L0_ST_BANK_BLOCK_total_count,             0
L0_ST_BANK_BLOCK_total_pct,         -nan

L0_ST_BANK_AVAIL_count,             0
L0_ST_BANK_AVAIL_pct,         -nan
L0_ST_BANK_AVAIL_total_count,             0
L0_ST_BANK_AVAIL_total_pct,         -nan
L0_ST_BANK_AVAIL_sum_count,             0
L0_ST_BANK_AVAIL_sum_pct,         -nan
L0_ST_BANK_AVAIL_sum_total_count,             0
L0_ST_BANK_AVAIL_sum_total_pct,         -nan
L0_ST_BANK_AVAIL_mean,         -nan
L0_ST_BANK_AVAIL_stddev,         -nan
L0_ST_BANK_AVAIL_total_mean,         -nan
L0_ST_BANK_AVAIL_total_stddev,         -nan

L0_LD_CACHE_BLOCK_count,             0
L0_LD_CACHE_BLOCK_pct,         -nan
L0_LD_CACHE_BLOCK_total_count,             0
L0_LD_CACHE_BLOCK_total_pct,         -nan

L0_LD_CACHE_AVAIL_count,             0
L0_LD_CACHE_AVAIL_pct,         -nan
L0_LD_CACHE_AVAIL_total_count,             0
L0_LD_CACHE_AVAIL_total_pct,         -nan
L0_LD_CACHE_AVAIL_sum_count,             0
L0_LD_CACHE_AVAIL_sum_pct,         -nan
L0_LD_CACHE_AVAIL_sum_total_count,             0
L0_LD_CACHE_AVAIL_sum_total_pct,         -nan
L0_LD_CACHE_AVAIL_mean,         -nan
L0_LD_CACHE_AVAIL_stddev,         -nan
L0_LD_CACHE_AVAIL_total_mean,         -nan
L0_LD_CACHE_AVAIL_total_stddev,         -nan

MLC_LD_BANK_BLOCK_count,           475
MLC_LD_BANK_BLOCK_pct,        0.040
MLC_LD_BANK_BLOCK_total_count,           949
MLC_LD_BANK_BLOCK_total_pct,        0.040

MLC_LD_BANK_AVAIL_count,       1195737
MLC_LD_BANK_AVAIL_pct,       99.960
MLC_LD_BANK_AVAIL_total_count,       2385503
MLC_LD_BANK_AVAIL_total_pct,       99.960
MLC_LD_BANK_AVAIL_sum_count,       1196212
MLC_LD_BANK_AVAIL_sum_pct,      100.000
MLC_LD_BANK_AVAIL_sum_total_count,       2386452
MLC_LD_BANK_AVAIL_sum_total_pct,      100.000
MLC_LD_BANK_AVAIL_mean,         1.00
MLC_LD_BANK_AVAIL_stddev,         1.00
MLC_LD_BANK_AVAIL_total_mean,         1.00
MLC_LD_BANK_AVAIL_total_stddev,         1.00

MLC_ST_BANK_BLOCK_count,             0
MLC_ST_BANK_BLOCK_pct,        0.000
MLC_ST_BANK_BLOCK_total_count,             0
MLC_ST_BANK_BLOCK_total_pct,        0.000

MLC_ST_BANK_AVAIL_count,       1024710
MLC_ST_BANK_AVAIL_pct,      100.000
MLC_ST_BANK_AVAIL_total_count,       2047732
MLC_ST_BANK_AVAIL_total_pct,      100.000
MLC_ST_BANK_AVAIL_sum_count,       1024710
MLC_ST_BANK_AVAIL_sum_pct,      100.000
MLC_ST_BANK_AVAIL_sum_total_count,       2047732
MLC_ST_BANK_AVAIL_sum_total_pct,      100.000
MLC_ST_BANK_AVAIL_mean,         1.00
MLC_ST_BANK_AVAIL_stddev,         1.00
MLC_ST_BANK_AVAIL_total_mean,         1.00
MLC_ST_BANK_AVAIL_total_stddev,         1.00

MLC_LD_CACHE_BLOCK_count,             0
MLC_LD_CACHE_BLOCK_pct,         -nan
MLC_LD_CACHE_BLOCK_total_count,             0
MLC_LD_CACHE_BLOCK_total_pct,         -nan

MLC_LD_CACHE_AVAIL_count,             0
MLC_LD_CACHE_AVAIL_pct,         -nan
MLC_LD_CACHE_AVAIL_total_count,             0
MLC_LD_CACHE_AVAIL_total_pct,         -nan
MLC_LD_CACHE_AVAIL_sum_count,             0
MLC_LD_CACHE_AVAIL_sum_pct,         -nan
MLC_LD_CACHE_AVAIL_sum_total_count,             0
MLC_LD_CACHE_AVAIL_sum_total_pct,         -nan
MLC_LD_CACHE_AVAIL_mean,         -nan
MLC_LD_CACHE_AVAIL_stddev,         -nan
MLC_LD_CACHE_AVAIL_total_mean,         -nan
MLC_LD_CACHE_AVAIL_total_stddev,         -nan

MLC_ST_CACHE_BLOCK_count,             0
MLC_ST_CACHE_BLOCK_pct,         -nan
MLC_ST_CACHE_BLOCK_total_count,             0
MLC_ST_CACHE_BLOCK_total_pct,         -nan

MLC_ST_CACHE_AVAIL_count,             0
MLC_ST_CACHE_AVAIL_pct,         -nan
MLC_ST_CACHE_AVAIL_total_count,             0
MLC_ST_CACHE_AVAIL_total_pct,         -nan
MLC_ST_CACHE_AVAIL_sum_count,             0
MLC_ST_CACHE_AVAIL_sum_pct,         -nan
MLC_ST_CACHE_AVAIL_sum_total_count,             0
MLC_ST_CACHE_AVAIL_sum_total_pct,         -nan
MLC_ST_CACHE_AVAIL_mean,         -nan
MLC_ST_CACHE_AVAIL_stddev,         -nan
MLC_ST_CACHE_AVAIL_total_mean,         -nan
MLC_ST_CACHE_AVAIL_total_stddev,         -nan

L1_LD_BANK_BLOCK_count,        273582
L1_LD_BANK_BLOCK_pct,       10.029
L1_LD_BANK_BLOCK_total_count,        554269
L1_LD_BANK_BLOCK_total_pct,       10.171

L1_LD_BANK_AVAIL_count,       2454261
L1_LD_BANK_AVAIL_pct,       89.971
L1_LD_BANK_AVAIL_total_count,       4895193
L1_LD_BANK_AVAIL_total_pct,       89.829
L1_LD_BANK_AVAIL_sum_count,       2727843
L1_LD_BANK_AVAIL_sum_pct,      100.000
L1_LD_BANK_AVAIL_sum_total_count,       5449462
L1_LD_BANK_AVAIL_sum_total_pct,      100.000
L1_LD_BANK_AVAIL_mean,         0.90
L1_LD_BANK_AVAIL_stddev,         0.86
L1_LD_BANK_AVAIL_total_mean,         0.90
L1_LD_BANK_AVAIL_total_stddev,         0.86

L1_ST_BANK_BLOCK_count,           625
L1_ST_BANK_BLOCK_pct,        0.064
L1_ST_BANK_BLOCK_total_count,          1247
L1_ST_BANK_BLOCK_total_pct,        0.064

L1_ST_BANK_AVAIL_count,        972172
L1_ST_BANK_AVAIL_pct,       99.936
L1_ST_BANK_AVAIL_total_count,       1939700
L1_ST_BANK_AVAIL_total_pct,       99.936
L1_ST_BANK_AVAIL_sum_count,        972797
L1_ST_BANK_AVAIL_sum_pct,      100.000
L1_ST_BANK_AVAIL_sum_total_count,       1940947
L1_ST_BANK_AVAIL_sum_total_pct,      100.000
L1_ST_BANK_AVAIL_mean,         1.00
L1_ST_BANK_AVAIL_stddev,         1.00
L1_ST_BANK_AVAIL_total_mean,         1.00
L1_ST_BANK_AVAIL_total_stddev,         1.00

L1_LD_CACHE_BLOCK_count,             0
L1_LD_CACHE_BLOCK_pct,         -nan
L1_LD_CACHE_BLOCK_total_count,             0
L1_LD_CACHE_BLOCK_total_pct,         -nan

L1_LD_CACHE_AVAIL_count,             0
L1_LD_CACHE_AVAIL_pct,         -nan
L1_LD_CACHE_AVAIL_total_count,             0
L1_LD_CACHE_AVAIL_total_pct,         -nan
L1_LD_CACHE_AVAIL_sum_count,             0
L1_LD_CACHE_AVAIL_sum_pct,         -nan
L1_LD_CACHE_AVAIL_sum_total_count,             0
L1_LD_CACHE_AVAIL_sum_total_pct,         -nan
L1_LD_CACHE_AVAIL_mean,         -nan
L1_LD_CACHE_AVAIL_stddev,         -nan
L1_LD_CACHE_AVAIL_total_mean,         -nan
L1_LD_CACHE_AVAIL_total_stddev,         -nan

L1_ST_CACHE_BLOCK_count,             0
L1_ST_CACHE_BLOCK_pct,         -nan
L1_ST_CACHE_BLOCK_total_count,             0
L1_ST_CACHE_BLOCK_total_pct,         -nan

L1_ST_CACHE_AVAIL_count,             0
L1_ST_CACHE_AVAIL_pct,         -nan
L1_ST_CACHE_AVAIL_total_count,             0
L1_ST_CACHE_AVAIL_total_pct,         -nan
L1_ST_CACHE_AVAIL_sum_count,             0
L1_ST_CACHE_AVAIL_sum_pct,         -nan
L1_ST_CACHE_AVAIL_sum_total_count,             0
L1_ST_CACHE_AVAIL_sum_total_pct,         -nan
L1_ST_CACHE_AVAIL_mean,         -nan
L1_ST_CACHE_AVAIL_stddev,         -nan
L1_ST_CACHE_AVAIL_total_mean,         -nan
L1_ST_CACHE_AVAIL_total_stddev,         -nan

MEM_LD_BANK_BLOCK_count,             0
MEM_LD_BANK_BLOCK_pct,         -nan
MEM_LD_BANK_BLOCK_total_count,             0
MEM_LD_BANK_BLOCK_total_pct,         -nan

MEM_LD_BANK_AVAIL_count,             0
MEM_LD_BANK_AVAIL_pct,         -nan
MEM_LD_BANK_AVAIL_total_count,             0
MEM_LD_BANK_AVAIL_total_pct,         -nan
MEM_LD_BANK_AVAIL_sum_count,             0
MEM_LD_BANK_AVAIL_sum_pct,         -nan
MEM_LD_BANK_AVAIL_sum_total_count,             0
MEM_LD_BANK_AVAIL_sum_total_pct,         -nan
MEM_LD_BANK_AVAIL_mean,         -nan
MEM_LD_BANK_AVAIL_stddev,         -nan
MEM_LD_BANK_AVAIL_total_mean,         -nan
MEM_LD_BANK_AVAIL_total_stddev,         -nan

MEM_ST_BANK_BLOCK_count,             0
MEM_ST_BANK_BLOCK_pct,         -nan
MEM_ST_BANK_BLOCK_total_count,             0
MEM_ST_BANK_BLOCK_total_pct,         -nan

MEM_ST_BANK_AVAIL_count,             0
MEM_ST_BANK_AVAIL_pct,         -nan
MEM_ST_BANK_AVAIL_total_count,             0
MEM_ST_BANK_AVAIL_total_pct,         -nan
MEM_ST_BANK_AVAIL_sum_count,             0
MEM_ST_BANK_AVAIL_sum_pct,         -nan
MEM_ST_BANK_AVAIL_sum_total_count,             0
MEM_ST_BANK_AVAIL_sum_total_pct,         -nan
MEM_ST_BANK_AVAIL_mean,         -nan
MEM_ST_BANK_AVAIL_stddev,         -nan
MEM_ST_BANK_AVAIL_total_mean,         -nan
MEM_ST_BANK_AVAIL_total_stddev,         -nan

MEM_PF_BANK_BLOCK_count,             0
MEM_PF_BANK_BLOCK_pct,         -nan
MEM_PF_BANK_BLOCK_total_count,             0
MEM_PF_BANK_BLOCK_total_pct,         -nan

MEM_PF_BANK_AVAIL_count,             0
MEM_PF_BANK_AVAIL_pct,         -nan
MEM_PF_BANK_AVAIL_total_count,             0
MEM_PF_BANK_AVAIL_total_pct,         -nan
MEM_PF_BANK_AVAIL_sum_count,             0
MEM_PF_BANK_AVAIL_sum_pct,         -nan
MEM_PF_BANK_AVAIL_sum_total_count,             0
MEM_PF_BANK_AVAIL_sum_total_pct,         -nan
MEM_PF_BANK_AVAIL_mean,         -nan
MEM_PF_BANK_AVAIL_stddev,         -nan
MEM_PF_BANK_AVAIL_total_mean,         -nan
MEM_PF_BANK_AVAIL_total_stddev,         -nan

L0_FILL_count,             0
L0_FILL_total_count,             0

L1_FILL_count,       1339648
L1_FILL_pct,      100.000
L1_FILL_total_count,       2672828
L1_FILL_total_pct,      100.000

L1_WB_FILL_count,             0
L1_WB_FILL_pct,        0.000
L1_WB_FILL_total_count,             0
L1_WB_FILL_total_pct,        0.000
L1_WB_FILL_sum_count,       1339648
L1_WB_FILL_sum_pct,      100.000
L1_WB_FILL_sum_total_count,       2672828
L1_WB_FILL_sum_total_pct,      100.000
L1_WB_FILL_mean,         0.00
L1_WB_FILL_stddev,         0.00
L1_WB_FILL_total_mean,         0.00
L1_WB_FILL_total_stddev,         0.00

L1_DEMAND_FILL_count,         24391
L1_DEMAND_FILL_pct,        1.821
L1_DEMAND_FILL_total_count,         51268
L1_DEMAND_FILL_total_pct,        1.918

L1_PREF_FILL_count,       1315257
L1_PREF_FILL_pct,       98.179
L1_PREF_FILL_total_count,       2621560
L1_PREF_FILL_total_pct,       98.082
L1_PREF_FILL_sum_count,       1339648
L1_PREF_FILL_sum_pct,      100.000
L1_PREF_FILL_sum_total_count,       2672828
L1_PREF_FILL_sum_total_pct,      100.000
L1_PREF_FILL_mean,         0.98
L1_PREF_FILL_stddev,         0.97
L1_PREF_FILL_total_mean,         0.98
L1_PREF_FILL_total_stddev,         0.97

MLC_FILL_count,       1339175
MLC_FILL_pct,       99.993
MLC_FILL_total_count,       2670363
MLC_FILL_total_pct,       99.993

MLC_WB_FILL_count,            89
MLC_WB_FILL_pct,        0.007
MLC_WB_FILL_total_count,           195
MLC_WB_FILL_total_pct,        0.007
MLC_WB_FILL_sum_count,       1339264
MLC_WB_FILL_sum_pct,      100.000
MLC_WB_FILL_sum_total_count,       2670558
MLC_WB_FILL_sum_total_pct,      100.000
MLC_WB_FILL_mean,         0.00
MLC_WB_FILL_stddev,         0.01
MLC_WB_FILL_total_mean,         0.00
MLC_WB_FILL_total_stddev,         0.01

MLC_DEMAND_FILL_count,       1158632
MLC_DEMAND_FILL_pct,       86.518
MLC_DEMAND_FILL_total_count,       2310087
MLC_DEMAND_FILL_total_pct,       86.508

MLC_PREF_FILL_count,        180543
MLC_PREF_FILL_pct,       13.482
MLC_PREF_FILL_total_count,        360276
MLC_PREF_FILL_total_pct,       13.492
MLC_PREF_FILL_sum_count,       1339175
MLC_PREF_FILL_sum_pct,      100.000
MLC_PREF_FILL_sum_total_count,       2670363
MLC_PREF_FILL_sum_total_pct,      100.000
MLC_PREF_FILL_mean,         0.13
MLC_PREF_FILL_stddev,         0.32
MLC_PREF_FILL_total_mean,         0.13
MLC_PREF_FILL_total_stddev,         0.32

NORESET_L1_FILL_count,       1339648
NORESET_L1_FILL_total_count,       2672828

NORESET_L1_FILL_NONPREF_count,         17401
NORESET_L1_FILL_NONPREF_total_count,         35493

NORESET_L1_FILL_PREF_count,       1322247
NORESET_L1_FILL_PREF_total_count,       2637335

NORESET_L1_EVICT_count,       1339648
NORESET_L1_EVICT_total_count,       2640060

NORESET_L1_EVICT_NONPREF_count,         25333
NORESET_L1_EVICT_NONPREF_total_count,         51155

NORESET_L1_EVICT_PREF_USED_count,       1284152
NORESET_L1_EVICT_PREF_USED_total_count,       2530108

NORESET_L1_EVICT_PREF_UNUSED_count,         30163
NORESET_L1_EVICT_PREF_UNUSED_total_count,         58797

NORESET_L1_PREF_USED_count,       1109779
NORESET_L1_PREF_USED_total_count,       2212711

ORACLE_OFFPATH_DC_FILL_count,             0
ORACLE_OFFPATH_DC_FILL_total_count,             0

ORACLE_OFFPATH_IC_FILL_count,             0
ORACLE_OFFPATH_IC_FILL_total_count,             0

ORACLE_OFFPATH_L1_FILL_count,             0
ORACLE_OFFPATH_L1_FILL_total_count,             0

UPDATE_EVENT_QUEUE_PROCESS_count,             0
UPDATE_EVENT_QUEUE_PROCESS_total_count,             0

INSERT_EVENT_QUEUE_PROCESS_count,             0
INSERT_EVENT_QUEUE_PROCESS_total_count,             0

ICFILL_AFTER_REDIRECT_count,             0
ICFILL_AFTER_REDIRECT_total_count,             0

EVENT_QUEUE_MATCH_ADD_REQ_count,             0
EVENT_QUEUE_MATCH_ADD_REQ_total_count,             0

DC_PREF_CACHE_INSERT_REQ_count,             0
DC_PREF_CACHE_INSERT_REQ_total_count,             0

DC_PREF_REQ_DCACHE_HIT_count,             0
DC_PREF_REQ_DCACHE_HIT_pct,         -nan
DC_PREF_REQ_DCACHE_HIT_total_count,             0
DC_PREF_REQ_DCACHE_HIT_total_pct,         -nan

DC_PREF_REQ_PREF_CACHE_HIT_count,             0
DC_PREF_REQ_PREF_CACHE_HIT_pct,         -nan
DC_PREF_REQ_PREF_CACHE_HIT_total_count,             0
DC_PREF_REQ_PREF_CACHE_HIT_total_pct,         -nan

DC_PREF_REQ_L1_MISS_count,             0
DC_PREF_REQ_L1_MISS_pct,         -nan
DC_PREF_REQ_L1_MISS_total_count,             0
DC_PREF_REQ_L1_MISS_total_pct,         -nan

DC_PREF_REQ_CORR_count,             0
DC_PREF_REQ_CORR_pct,         -nan
DC_PREF_REQ_CORR_total_count,             0
DC_PREF_REQ_CORR_total_pct,         -nan
DC_PREF_REQ_CORR_sum_count,             0
DC_PREF_REQ_CORR_sum_pct,         -nan
DC_PREF_REQ_CORR_sum_total_count,             0
DC_PREF_REQ_CORR_sum_total_pct,         -nan
DC_PREF_REQ_CORR_mean,         -nan
DC_PREF_REQ_CORR_stddev,         -nan
DC_PREF_REQ_CORR_total_mean,         -nan
DC_PREF_REQ_CORR_total_stddev,         -nan

DC_PREF_CACHE_INSERT_count,             0
DC_PREF_CACHE_INSERT_total_count,             0

DC_PREF_CACHE_HIT_PER_count,             0
DC_PREF_CACHE_HIT_PER_pct,        0.000
DC_PREF_CACHE_HIT_PER_total_count,             0
DC_PREF_CACHE_HIT_PER_total_pct,        0.000

DC_PREF_CACHE_HIT_PER_OFFPATH_count,             0
DC_PREF_CACHE_HIT_PER_OFFPATH_pct,        0.000
DC_PREF_CACHE_HIT_PER_OFFPATH_total_count,             0
DC_PREF_CACHE_HIT_PER_OFFPATH_total_pct,        0.000

DC_PREF_CACHE_HIT_count,             0
DC_PREF_CACHE_HIT_total_count,             0

DC_PREF_CACHE_HIT_OFFPATH_count,             0
DC_PREF_CACHE_HIT_OFFPATH_total_count,             0

DC_PREF_HIT_L1_MISS_count,             0
DC_PREF_HIT_L1_MISS_total_count,             0

IC_PREF_CACHE_HIT_PER_count,             0
IC_PREF_CACHE_HIT_PER_pct,        0.000
IC_PREF_CACHE_HIT_PER_total_count,             0
IC_PREF_CACHE_HIT_PER_total_pct,        0.000

IC_PREF_CACHE_HIT_PER_OFFPATH_count,             0
IC_PREF_CACHE_HIT_PER_OFFPATH_pct,        0.000
IC_PREF_CACHE_HIT_PER_OFFPATH_total_count,             0
IC_PREF_CACHE_HIT_PER_OFFPATH_total_pct,        0.000

IC_PREF_CACHE_HIT_count,             0
IC_PREF_CACHE_HIT_total_count,             0

IC_PREF_CACHE_HIT_OFFPATH_count,             0
IC_PREF_CACHE_HIT_OFFPATH_total_count,             0

L1_PREF_CACHE_HIT_PER_count,             0
L1_PREF_CACHE_HIT_PER_pct,        0.000
L1_PREF_CACHE_HIT_PER_total_count,             0
L1_PREF_CACHE_HIT_PER_total_pct,        0.000

L1_PREF_CACHE_HIT_PER_OFFPATH_count,             0
L1_PREF_CACHE_HIT_PER_OFFPATH_pct,        0.000
L1_PREF_CACHE_HIT_PER_OFFPATH_total_count,             0
L1_PREF_CACHE_HIT_PER_OFFPATH_total_pct,        0.000

L1_PREF_CACHE_HIT_count,             0
L1_PREF_CACHE_HIT_total_count,             0

L1_PREF_CACHE_HIT_OFFPATH_count,             0
L1_PREF_CACHE_HIT_OFFPATH_total_count,             0

DC_PREF_CACHE_FILL_count,             0
DC_PREF_CACHE_FILL_total_count,             0

DC_PREF_MOVE_DC_count,             0
DC_PREF_MOVE_DC_pct,         -nan
DC_PREF_MOVE_DC_total_count,             0
DC_PREF_MOVE_DC_total_pct,         -nan

DC_PREF_MOVE_L1_count,             0
DC_PREF_MOVE_L1_pct,         -nan
DC_PREF_MOVE_L1_total_count,             0
DC_PREF_MOVE_L1_total_pct,         -nan

IC_PREF_CACHE_FILL_count,             0
IC_PREF_CACHE_FILL_total_count,             0

IC_PREF_MOVE_IC_count,             0
IC_PREF_MOVE_IC_pct,         -nan
IC_PREF_MOVE_IC_total_count,             0
IC_PREF_MOVE_IC_total_pct,         -nan

IC_PREF_MOVE_L1_count,             0
IC_PREF_MOVE_L1_pct,         -nan
IC_PREF_MOVE_L1_total_count,             0
IC_PREF_MOVE_L1_total_pct,         -nan

L1_PREF_CACHE_FILL_count,             0
L1_PREF_CACHE_FILL_total_count,             0

L1_PREF_MOVE_L1_count,             0
L1_PREF_MOVE_L1_pct,         -nan
L1_PREF_MOVE_L1_total_count,             0
L1_PREF_MOVE_L1_total_pct,         -nan

OFF_PATH_CONFIRMED_count,          7996
OFF_PATH_CONFIRMED_total_count,         39748

OFF_PATH_NO_FILL_L1_count,             0
OFF_PATH_NO_FILL_L1_total_count,             0

WB_L1_MISS_FILL_L1_count,             0
WB_L1_MISS_FILL_L1_total_count,             0

WB_MLC_MISS_FILL_MLC_count,            89
WB_MLC_MISS_FILL_MLC_total_count,           195

ICACHE_EVICT_REQ_WB_L1_count,             0
ICACHE_EVICT_REQ_WB_L1_total_count,             0

DCACHE_EVICT_REQ_WB_L1_count,             0
DCACHE_EVICT_REQ_WB_L1_total_count,             0

DCACHE_EVICT_REQ_WB_L1_NOREAD_count,             0
DCACHE_EVICT_REQ_WB_L1_NOREAD_total_count,             0

L1_FILL_SKIPPED_count,             0
L1_FILL_SKIPPED_total_count,             0

MLC_FILL_SKIPPED_count,             0
MLC_FILL_SKIPPED_total_count,             0

DCACHE_FILL_count,       1363188
DCACHE_FILL_total_count,       2716300

DCACHE_WB_REQ_count,       1024710
DCACHE_WB_REQ_pct,        0.752
DCACHE_WB_REQ_total_count,       2047732
DCACHE_WB_REQ_total_pct,        0.754

DCACHE_WB_REQ_DIRTY_count,       1024710
DCACHE_WB_REQ_DIRTY_pct,      100.000
DCACHE_WB_REQ_DIRTY_total_count,       2047732
DCACHE_WB_REQ_DIRTY_total_pct,      100.000

DCACHE_WB_REQ_NODIRTY_count,             0
DCACHE_WB_REQ_NODIRTY_pct,        0.000
DCACHE_WB_REQ_NODIRTY_total_count,             0
DCACHE_WB_REQ_NODIRTY_total_pct,        0.000
DCACHE_WB_REQ_NODIRTY_sum_count,       1024710
DCACHE_WB_REQ_NODIRTY_sum_pct,      100.000
DCACHE_WB_REQ_NODIRTY_sum_total_count,       2047732
DCACHE_WB_REQ_NODIRTY_sum_total_pct,      100.000
DCACHE_WB_REQ_NODIRTY_mean,         0.00
DCACHE_WB_REQ_NODIRTY_stddev,         0.00
DCACHE_WB_REQ_NODIRTY_total_mean,         0.00
DCACHE_WB_REQ_NODIRTY_total_stddev,         0.00

ICACHE_FILL_count,          8349
ICACHE_FILL_total_count,         19225

ICACHE_WB_REQ_count,             0
ICACHE_WB_REQ_pct,        0.000
ICACHE_WB_REQ_total_count,             0
ICACHE_WB_REQ_total_pct,        0.000

L1_FILL_DIRTY_count,        970880
L1_FILL_DIRTY_pct,        0.725
L1_FILL_DIRTY_total_count,       1912466
L1_FILL_DIRTY_total_pct,        0.716

MLC_FILL_DIRTY_count,        972172
MLC_FILL_DIRTY_pct,        0.726
MLC_FILL_DIRTY_total_count,       1939700
MLC_FILL_DIRTY_total_pct,        0.726

ICACHE_UNUSEFUL_CL_CYC_count,    2859706897
ICACHE_UNUSEFUL_CL_CYC_total_count,    7271563315

ICACHE_UNUSEFUL_CL_count,           762
ICACHE_UNUSEFUL_CL_total_count,          3129

ICACHE_EVICT_MISS_ONPATH_BY_FDIP_count,           720
ICACHE_EVICT_MISS_ONPATH_BY_FDIP_pct,       94.488
ICACHE_EVICT_MISS_ONPATH_BY_FDIP_total_count,          2417
ICACHE_EVICT_MISS_ONPATH_BY_FDIP_total_pct,       77.245

ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_count,            42
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_pct,        5.512
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_total_count,           712
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_total_pct,       22.755
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_sum_count,           762
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_sum_pct,      100.000
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_sum_total_count,          3129
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_sum_total_pct,      100.000
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_mean,         0.06
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_stddev,         0.22
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_total_mean,         0.23
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_total_stddev,         0.38

ICACHE_EVICT_MISS_BY_FDIP_ONPATH_count,            90
ICACHE_EVICT_MISS_BY_FDIP_ONPATH_pct,       11.811
ICACHE_EVICT_MISS_BY_FDIP_ONPATH_total_count,           186
ICACHE_EVICT_MISS_BY_FDIP_ONPATH_total_pct,        5.944

ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_count,           672
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_pct,       88.189
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_total_count,          2943
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_total_pct,       94.056
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_sum_count,           762
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_sum_pct,      100.000
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_sum_total_count,          3129
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_sum_total_pct,      100.000
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_mean,         0.88
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_stddev,         0.84
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_total_mean,         0.94
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_total_stddev,         0.91

ICACHE_EVICT_HIT_ONPATH_BY_FDIP_count,          7302
ICACHE_EVICT_HIT_ONPATH_BY_FDIP_pct,       96.244
ICACHE_EVICT_HIT_ONPATH_BY_FDIP_total_count,         14534
ICACHE_EVICT_HIT_ONPATH_BY_FDIP_total_pct,       93.262

ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_count,           285
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_pct,        3.756
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_total_count,          1050
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_total_pct,        6.738
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_sum_count,          7587
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_sum_pct,      100.000
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_sum_total_count,         15584
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_sum_total_pct,      100.000
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_mean,         0.04
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_stddev,         0.19
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_total_mean,         0.07
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_total_stddev,         0.24

ICACHE_EVICT_HIT_BY_FDIP_ONPATH_count,          6655
ICACHE_EVICT_HIT_BY_FDIP_ONPATH_pct,       87.716
ICACHE_EVICT_HIT_BY_FDIP_ONPATH_total_count,         13016
ICACHE_EVICT_HIT_BY_FDIP_ONPATH_total_pct,       83.522

ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_count,           932
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_pct,       12.284
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_total_count,          2568
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_total_pct,       16.478
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_sum_count,          7587
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_sum_pct,      100.000
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_sum_total_count,         15584
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_sum_total_pct,      100.000
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_mean,         0.12
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_stddev,         0.31
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_total_mean,         0.16
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_total_stddev,         0.35

MEM_REQ_DENIED_NULL_count,             0
MEM_REQ_DENIED_NULL_pct,         -nan
MEM_REQ_DENIED_NULL_total_count,             0
MEM_REQ_DENIED_NULL_total_pct,         -nan

MEM_REQ_DENIED_INST_OUTOF_CS_count,             0
MEM_REQ_DENIED_INST_OUTOF_CS_pct,         -nan
MEM_REQ_DENIED_INST_OUTOF_CS_total_count,             0
MEM_REQ_DENIED_INST_OUTOF_CS_total_pct,         -nan

MEM_REQ_DENIED_DATA_IN_CS_count,             0
MEM_REQ_DENIED_DATA_IN_CS_pct,         -nan
MEM_REQ_DENIED_DATA_IN_CS_total_count,             0
MEM_REQ_DENIED_DATA_IN_CS_total_pct,         -nan

MEM_REQ_DENIED_DATA_OUTOF_RANGE_count,             0
MEM_REQ_DENIED_DATA_OUTOF_RANGE_pct,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_total_count,             0
MEM_REQ_DENIED_DATA_OUTOF_RANGE_total_pct,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_sum_count,             0
MEM_REQ_DENIED_DATA_OUTOF_RANGE_sum_pct,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_sum_total_count,             0
MEM_REQ_DENIED_DATA_OUTOF_RANGE_sum_total_pct,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_mean,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_stddev,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_total_mean,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_total_stddev,         -nan

MEM_REQ_DENIED_count,             0
MEM_REQ_DENIED_pct,         -nan
MEM_REQ_DENIED_total_count,             0
MEM_REQ_DENIED_total_pct,         -nan

MEM_REQ_NOT_DENIED_count,             0
MEM_REQ_NOT_DENIED_pct,         -nan
MEM_REQ_NOT_DENIED_total_count,             0
MEM_REQ_NOT_DENIED_total_pct,         -nan
MEM_REQ_NOT_DENIED_sum_count,             0
MEM_REQ_NOT_DENIED_sum_pct,         -nan
MEM_REQ_NOT_DENIED_sum_total_count,             0
MEM_REQ_NOT_DENIED_sum_total_pct,         -nan
MEM_REQ_NOT_DENIED_mean,         -nan
MEM_REQ_NOT_DENIED_stddev,         -nan
MEM_REQ_NOT_DENIED_total_mean,         -nan
MEM_REQ_NOT_DENIED_total_stddev,         -nan

DEMAND_HIT_WB_STALL_count,             0
DEMAND_HIT_WB_STALL_total_count,             0

EXCLUSION_VIOLATED_OSR_count,             0
EXCLUSION_VIOLATED_OSR_pct,         -nan
EXCLUSION_VIOLATED_OSR_total_count,             0
EXCLUSION_VIOLATED_OSR_total_pct,         -nan

EXCLUSION_VIOLATED_NOTOSR_count,             0
EXCLUSION_VIOLATED_NOTOSR_pct,         -nan
EXCLUSION_VIOLATED_NOTOSR_total_count,             0
EXCLUSION_VIOLATED_NOTOSR_total_pct,         -nan

EXCLUSION_NOT_VIOLATED_count,             0
EXCLUSION_NOT_VIOLATED_pct,         -nan
EXCLUSION_NOT_VIOLATED_total_count,             0
EXCLUSION_NOT_VIOLATED_total_pct,         -nan
EXCLUSION_NOT_VIOLATED_sum_count,             0
EXCLUSION_NOT_VIOLATED_sum_pct,         -nan
EXCLUSION_NOT_VIOLATED_sum_total_count,             0
EXCLUSION_NOT_VIOLATED_sum_total_pct,         -nan
EXCLUSION_NOT_VIOLATED_mean,         -nan
EXCLUSION_NOT_VIOLATED_stddev,         -nan
EXCLUSION_NOT_VIOLATED_total_mean,         -nan
EXCLUSION_NOT_VIOLATED_total_stddev,         -nan

DIRTY_WRITE_TO_ICACHE_count,             0
DIRTY_WRITE_TO_ICACHE_total_count,             0

STREAM_DC_HIT_NOSEND_count,             0
STREAM_DC_HIT_NOSEND_pct,         -nan
STREAM_DC_HIT_NOSEND_total_count,             0
STREAM_DC_HIT_NOSEND_total_pct,         -nan

STREAM_WBQDC_HIT_NOSEND_count,             0
STREAM_WBQDC_HIT_NOSEND_pct,         -nan
STREAM_WBQDC_HIT_NOSEND_total_count,             0
STREAM_WBQDC_HIT_NOSEND_total_pct,         -nan
STREAM_WBQDC_HIT_NOSEND_sum_count,             0
STREAM_WBQDC_HIT_NOSEND_sum_pct,         -nan
STREAM_WBQDC_HIT_NOSEND_sum_total_count,             0
STREAM_WBQDC_HIT_NOSEND_sum_total_pct,         -nan
STREAM_WBQDC_HIT_NOSEND_mean,         -nan
STREAM_WBQDC_HIT_NOSEND_stddev,         -nan
STREAM_WBQDC_HIT_NOSEND_total_mean,         -nan
STREAM_WBQDC_HIT_NOSEND_total_stddev,         -nan

STREAM_DCACHE_PREF_HIT_count,             0
STREAM_DCACHE_PREF_HIT_total_count,             0

PREF_DC_HIT_ON_INSERT_count,             0
PREF_DC_HIT_ON_INSERT_pct,         -nan
PREF_DC_HIT_ON_INSERT_total_count,             0
PREF_DC_HIT_ON_INSERT_total_pct,         -nan

PREF_L1_HIT_ON_INSERT_count,             0
PREF_L1_HIT_ON_INSERT_pct,         -nan
PREF_L1_HIT_ON_INSERT_total_count,             0
PREF_L1_HIT_ON_INSERT_total_pct,         -nan
PREF_L1_HIT_ON_INSERT_sum_count,             0
PREF_L1_HIT_ON_INSERT_sum_pct,         -nan
PREF_L1_HIT_ON_INSERT_sum_total_count,             0
PREF_L1_HIT_ON_INSERT_sum_total_pct,         -nan
PREF_L1_HIT_ON_INSERT_mean,         -nan
PREF_L1_HIT_ON_INSERT_stddev,         -nan
PREF_L1_HIT_ON_INSERT_total_mean,         -nan
PREF_L1_HIT_ON_INSERT_total_stddev,         -nan

L1_NEWREQ_MATCHED_MLC_REQ_count,           377
L1_NEWREQ_MATCHED_MLC_REQ_total_count,           698

MLC_NEWREQ_MATCHED_L2_PREF_count,        175799
MLC_NEWREQ_MATCHED_L2_PREF_total_count,        350023

MLC_NEWREQ_MATCHED_L2_PREF_MLC_HIT_count,             3
MLC_NEWREQ_MATCHED_L2_PREF_MLC_HIT_pct,        0.000
MLC_NEWREQ_MATCHED_L2_PREF_MLC_HIT_total_count,             3
MLC_NEWREQ_MATCHED_L2_PREF_MLC_HIT_total_pct,        0.000

NEWREQ_WB_MATCH_IGNORED_count,             0
NEWREQ_WB_MATCH_IGNORED_total_count,             0

DEMAND_MATCH_WB_NEW_DONE_FUNC_count,             0
DEMAND_MATCH_WB_NEW_DONE_FUNC_pct,         -nan
DEMAND_MATCH_WB_NEW_DONE_FUNC_total_count,             0
DEMAND_MATCH_WB_NEW_DONE_FUNC_total_pct,         -nan

DEMAND_MATCH_WB_NEW_DONE_FUNC_NULL_count,             0
DEMAND_MATCH_WB_NEW_DONE_FUNC_NULL_pct,         -nan
DEMAND_MATCH_WB_NEW_DONE_FUNC_NULL_total_count,             0
DEMAND_MATCH_WB_NEW_DONE_FUNC_NULL_total_pct,         -nan

DEMAND_MATCH_WB_DONE_FUNC_NOT_SAME_count,             0
DEMAND_MATCH_WB_DONE_FUNC_NOT_SAME_pct,         -nan
DEMAND_MATCH_WB_DONE_FUNC_NOT_SAME_total_count,             0
DEMAND_MATCH_WB_DONE_FUNC_NOT_SAME_total_pct,         -nan

DEMAND_MATCH_WB_DONE_FUNC_SAME_count,             0
DEMAND_MATCH_WB_DONE_FUNC_SAME_pct,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_total_count,             0
DEMAND_MATCH_WB_DONE_FUNC_SAME_total_pct,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_sum_count,             0
DEMAND_MATCH_WB_DONE_FUNC_SAME_sum_pct,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_sum_total_count,             0
DEMAND_MATCH_WB_DONE_FUNC_SAME_sum_total_pct,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_mean,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_stddev,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_total_mean,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_total_stddev,         -nan

DEMAND_MATCH_WB_count,             0
DEMAND_MATCH_WB_pct,         -nan
DEMAND_MATCH_WB_total_count,             0
DEMAND_MATCH_WB_total_pct,         -nan

DEMAND_MATCH_WB_NODIRTY_count,             0
DEMAND_MATCH_WB_NODIRTY_pct,         -nan
DEMAND_MATCH_WB_NODIRTY_total_count,             0
DEMAND_MATCH_WB_NODIRTY_total_pct,         -nan
DEMAND_MATCH_WB_NODIRTY_sum_count,             0
DEMAND_MATCH_WB_NODIRTY_sum_pct,         -nan
DEMAND_MATCH_WB_NODIRTY_sum_total_count,             0
DEMAND_MATCH_WB_NODIRTY_sum_total_pct,         -nan
DEMAND_MATCH_WB_NODIRTY_mean,         -nan
DEMAND_MATCH_WB_NODIRTY_stddev,         -nan
DEMAND_MATCH_WB_NODIRTY_total_mean,         -nan
DEMAND_MATCH_WB_NODIRTY_total_stddev,         -nan

DEMAND_MATCH_WBALL_IFETCH_count,             0
DEMAND_MATCH_WBALL_IFETCH_pct,         -nan
DEMAND_MATCH_WBALL_IFETCH_total_count,             0
DEMAND_MATCH_WBALL_IFETCH_total_pct,         -nan

DEMAND_MATCH_WBALL_DFETCH_count,             0
DEMAND_MATCH_WBALL_DFETCH_pct,         -nan
DEMAND_MATCH_WBALL_DFETCH_total_count,             0
DEMAND_MATCH_WBALL_DFETCH_total_pct,         -nan

DEMAND_MATCH_WBALL_DSTORE_count,             0
DEMAND_MATCH_WBALL_DSTORE_pct,         -nan
DEMAND_MATCH_WBALL_DSTORE_total_count,             0
DEMAND_MATCH_WBALL_DSTORE_total_pct,         -nan

DEMAND_MATCH_WBALL_IPRF_count,             0
DEMAND_MATCH_WBALL_IPRF_pct,         -nan
DEMAND_MATCH_WBALL_IPRF_total_count,             0
DEMAND_MATCH_WBALL_IPRF_total_pct,         -nan

DEMAND_MATCH_WBALL_DPRF_count,             0
DEMAND_MATCH_WBALL_DPRF_pct,         -nan
DEMAND_MATCH_WBALL_DPRF_total_count,             0
DEMAND_MATCH_WBALL_DPRF_total_pct,         -nan

DEMAND_MATCH_WBALL_WB_count,             0
DEMAND_MATCH_WBALL_WB_pct,         -nan
DEMAND_MATCH_WBALL_WB_total_count,             0
DEMAND_MATCH_WBALL_WB_total_pct,         -nan

DEMAND_MATCH_WBALL_WB_NODIRTY_count,             0
DEMAND_MATCH_WBALL_WB_NODIRTY_pct,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_total_count,             0
DEMAND_MATCH_WBALL_WB_NODIRTY_total_pct,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_sum_count,             0
DEMAND_MATCH_WBALL_WB_NODIRTY_sum_pct,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_sum_total_count,             0
DEMAND_MATCH_WBALL_WB_NODIRTY_sum_total_pct,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_mean,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_stddev,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_total_mean,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_total_stddev,         -nan

DEMAND_MATCH_WB_IFETCH_count,             0
DEMAND_MATCH_WB_IFETCH_pct,         -nan
DEMAND_MATCH_WB_IFETCH_total_count,             0
DEMAND_MATCH_WB_IFETCH_total_pct,         -nan

DEMAND_MATCH_WB_DFETCH_count,             0
DEMAND_MATCH_WB_DFETCH_pct,         -nan
DEMAND_MATCH_WB_DFETCH_total_count,             0
DEMAND_MATCH_WB_DFETCH_total_pct,         -nan

DEMAND_MATCH_WB_DSTORE_count,             0
DEMAND_MATCH_WB_DSTORE_pct,         -nan
DEMAND_MATCH_WB_DSTORE_total_count,             0
DEMAND_MATCH_WB_DSTORE_total_pct,         -nan

DEMAND_MATCH_WB_IPRF_count,             0
DEMAND_MATCH_WB_IPRF_pct,         -nan
DEMAND_MATCH_WB_IPRF_total_count,             0
DEMAND_MATCH_WB_IPRF_total_pct,         -nan

DEMAND_MATCH_WB_DPRF_count,             0
DEMAND_MATCH_WB_DPRF_pct,         -nan
DEMAND_MATCH_WB_DPRF_total_count,             0
DEMAND_MATCH_WB_DPRF_total_pct,         -nan

DEMAND_MATCH_WB_WB_count,             0
DEMAND_MATCH_WB_WB_pct,         -nan
DEMAND_MATCH_WB_WB_total_count,             0
DEMAND_MATCH_WB_WB_total_pct,         -nan

DEMAND_MATCH_WB_WB_NODIRTY_count,             0
DEMAND_MATCH_WB_WB_NODIRTY_pct,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_total_count,             0
DEMAND_MATCH_WB_WB_NODIRTY_total_pct,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_sum_count,             0
DEMAND_MATCH_WB_WB_NODIRTY_sum_pct,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_sum_total_count,             0
DEMAND_MATCH_WB_WB_NODIRTY_sum_total_pct,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_mean,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_stddev,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_total_mean,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_total_stddev,         -nan

DEMAND_MATCH_WB_ND_IFETCH_count,             0
DEMAND_MATCH_WB_ND_IFETCH_pct,         -nan
DEMAND_MATCH_WB_ND_IFETCH_total_count,             0
DEMAND_MATCH_WB_ND_IFETCH_total_pct,         -nan

DEMAND_MATCH_WB_ND_DFETCH_count,             0
DEMAND_MATCH_WB_ND_DFETCH_pct,         -nan
DEMAND_MATCH_WB_ND_DFETCH_total_count,             0
DEMAND_MATCH_WB_ND_DFETCH_total_pct,         -nan

DEMAND_MATCH_WB_ND_DSTORE_count,             0
DEMAND_MATCH_WB_ND_DSTORE_pct,         -nan
DEMAND_MATCH_WB_ND_DSTORE_total_count,             0
DEMAND_MATCH_WB_ND_DSTORE_total_pct,         -nan

DEMAND_MATCH_WB_ND_IPRF_count,             0
DEMAND_MATCH_WB_ND_IPRF_pct,         -nan
DEMAND_MATCH_WB_ND_IPRF_total_count,             0
DEMAND_MATCH_WB_ND_IPRF_total_pct,         -nan

DEMAND_MATCH_WB_ND_DPRF_count,             0
DEMAND_MATCH_WB_ND_DPRF_pct,         -nan
DEMAND_MATCH_WB_ND_DPRF_total_count,             0
DEMAND_MATCH_WB_ND_DPRF_total_pct,         -nan

DEMAND_MATCH_WB_ND_WB_count,             0
DEMAND_MATCH_WB_ND_WB_pct,         -nan
DEMAND_MATCH_WB_ND_WB_total_count,             0
DEMAND_MATCH_WB_ND_WB_total_pct,         -nan

DEMAND_MATCH_WB_ND_WB_NODIRTY_count,             0
DEMAND_MATCH_WB_ND_WB_NODIRTY_pct,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_total_count,             0
DEMAND_MATCH_WB_ND_WB_NODIRTY_total_pct,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_sum_count,             0
DEMAND_MATCH_WB_ND_WB_NODIRTY_sum_pct,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_sum_total_count,             0
DEMAND_MATCH_WB_ND_WB_NODIRTY_sum_total_pct,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_mean,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_stddev,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_total_mean,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_total_stddev,         -nan

WB_MATCH_DEMAND_count,             0
WB_MATCH_DEMAND_pct,        0.000
WB_MATCH_DEMAND_total_count,             0
WB_MATCH_DEMAND_total_pct,        0.000

WB_MATCH_PREF_count,             0
WB_MATCH_PREF_pct,        0.000
WB_MATCH_PREF_total_count,             0
WB_MATCH_PREF_total_pct,        0.000

WB_MATCH_WB_count,             0
WB_MATCH_WB_pct,        0.000
WB_MATCH_WB_total_count,             0
WB_MATCH_WB_total_pct,        0.000

WB_MATCH_WB_FILTERED_count,      50106120
WB_MATCH_WB_FILTERED_pct,      100.000
WB_MATCH_WB_FILTERED_total_count,     100140509
WB_MATCH_WB_FILTERED_total_pct,      100.000
WB_MATCH_WB_FILTERED_sum_count,      50106120
WB_MATCH_WB_FILTERED_sum_pct,      100.000
WB_MATCH_WB_FILTERED_sum_total_count,     100140509
WB_MATCH_WB_FILTERED_sum_total_pct,      100.000
WB_MATCH_WB_FILTERED_mean,         3.00
WB_MATCH_WB_FILTERED_stddev,         3.00
WB_MATCH_WB_FILTERED_total_mean,         3.00
WB_MATCH_WB_FILTERED_total_stddev,         3.00

WB_COMING_BACK_FROM_MEM_count,             0
WB_COMING_BACK_FROM_MEM_total_count,             0

WB_COMING_BACK_FROM_L1_count,             0
WB_COMING_BACK_FROM_L1_total_count,             0

WB_COMING_BACK_FROM_MLC_count,             0
WB_COMING_BACK_FROM_MLC_total_count,             0

MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_count,            63
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_pct,        0.000
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_total_count,           202
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_total_pct,        0.000

MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_count,      50964377
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_pct,      100.000
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_total_count,     101900726
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_total_pct,      100.000
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_sum_count,      50964440
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_sum_pct,      100.000
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_sum_total_count,     101900928
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_sum_total_pct,      100.000
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_mean,         1.00
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_stddev,         1.00
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_total_mean,         1.00
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_total_stddev,         1.00

TOTAL_ONPATH_ICACHE_FILLS_count,             0
TOTAL_ONPATH_ICACHE_FILLS_total_count,             0

TOTAL_ONPATH_DCACHE_FILLS_count,             0
TOTAL_ONPATH_DCACHE_FILLS_total_count,             0

TOTAL_ONPATH_L1_FILLS_count,             0
TOTAL_ONPATH_L1_FILLS_total_count,             0

PER1K_ONPATH_ICACHE_FILLS_count,             0
PER1K_ONPATH_ICACHE_FILLS_pct,        0.000
PER1K_ONPATH_ICACHE_FILLS_total_count,             0
PER1K_ONPATH_ICACHE_FILLS_total_pct,        0.000

PER1K_ONPATH_DCACHE_FILLS_count,             0
PER1K_ONPATH_DCACHE_FILLS_pct,        0.000
PER1K_ONPATH_DCACHE_FILLS_total_count,             0
PER1K_ONPATH_DCACHE_FILLS_total_pct,        0.000

PER1K_ONPATH_L1_FILLS_count,             0
PER1K_ONPATH_L1_FILLS_pct,        0.000
PER1K_ONPATH_L1_FILLS_total_count,             0
PER1K_ONPATH_L1_FILLS_total_pct,        0.000

PER1K_L1_DEMAND_MISS_ONPATH_count,         17539
PER1K_L1_DEMAND_MISS_ONPATH_pct,        0.123
PER1K_L1_DEMAND_MISS_ONPATH_total_count,         35381
PER1K_L1_DEMAND_MISS_ONPATH_total_pct,        0.248

PER1K_L1_DEMAND_MISS_OFFPATH_count,           351
PER1K_L1_DEMAND_MISS_OFFPATH_pct,        0.002
PER1K_L1_DEMAND_MISS_OFFPATH_total_count,          1091
PER1K_L1_DEMAND_MISS_OFFPATH_total_pct,        0.008

L2_IDEAL_FILL_L1_count,             0
L2_IDEAL_FILL_L1_pct,         -nan
L2_IDEAL_FILL_L1_total_count,             0
L2_IDEAL_FILL_L1_total_pct,         -nan

L2_IDEAL_MISS_L2_count,             0
L2_IDEAL_MISS_L2_pct,         -nan
L2_IDEAL_MISS_L2_total_count,             0
L2_IDEAL_MISS_L2_total_pct,         -nan
L2_IDEAL_MISS_L2_sum_count,             0
L2_IDEAL_MISS_L2_sum_pct,         -nan
L2_IDEAL_MISS_L2_sum_total_count,             0
L2_IDEAL_MISS_L2_sum_total_pct,         -nan
L2_IDEAL_MISS_L2_mean,         -nan
L2_IDEAL_MISS_L2_stddev,         -nan
L2_IDEAL_MISS_L2_total_mean,         -nan
L2_IDEAL_MISS_L2_total_stddev,         -nan

L2_IDEAL_FILL_ICACHE_count,             0
L2_IDEAL_FILL_ICACHE_pct,         -nan
L2_IDEAL_FILL_ICACHE_total_count,             0
L2_IDEAL_FILL_ICACHE_total_pct,         -nan

L2_IDEAL_MISS_ICACHE_count,             0
L2_IDEAL_MISS_ICACHE_pct,         -nan
L2_IDEAL_MISS_ICACHE_total_count,             0
L2_IDEAL_MISS_ICACHE_total_pct,         -nan
L2_IDEAL_MISS_ICACHE_sum_count,             0
L2_IDEAL_MISS_ICACHE_sum_pct,         -nan
L2_IDEAL_MISS_ICACHE_sum_total_count,             0
L2_IDEAL_MISS_ICACHE_sum_total_pct,         -nan
L2_IDEAL_MISS_ICACHE_mean,         -nan
L2_IDEAL_MISS_ICACHE_stddev,         -nan
L2_IDEAL_MISS_ICACHE_total_mean,         -nan
L2_IDEAL_MISS_ICACHE_total_stddev,         -nan

HPS_MISS_DELTA__0_count,             0
HPS_MISS_DELTA__0_pct,         -nan
HPS_MISS_DELTA__0_total_count,             0
HPS_MISS_DELTA__0_total_pct,         -nan

HPS_MISS_DELTA__1_count,             0
HPS_MISS_DELTA__1_pct,         -nan
HPS_MISS_DELTA__1_total_count,             0
HPS_MISS_DELTA__1_total_pct,         -nan

HPS_MISS_DELTA__2_count,             0
HPS_MISS_DELTA__2_pct,         -nan
HPS_MISS_DELTA__2_total_count,             0
HPS_MISS_DELTA__2_total_pct,         -nan

HPS_MISS_DELTA__3_count,             0
HPS_MISS_DELTA__3_pct,         -nan
HPS_MISS_DELTA__3_total_count,             0
HPS_MISS_DELTA__3_total_pct,         -nan

HPS_MISS_DELTA__4_count,             0
HPS_MISS_DELTA__4_pct,         -nan
HPS_MISS_DELTA__4_total_count,             0
HPS_MISS_DELTA__4_total_pct,         -nan

HPS_MISS_DELTA__5_count,             0
HPS_MISS_DELTA__5_pct,         -nan
HPS_MISS_DELTA__5_total_count,             0
HPS_MISS_DELTA__5_total_pct,         -nan

HPS_MISS_DELTA__6_count,             0
HPS_MISS_DELTA__6_pct,         -nan
HPS_MISS_DELTA__6_total_count,             0
HPS_MISS_DELTA__6_total_pct,         -nan

HPS_MISS_DELTA__7_count,             0
HPS_MISS_DELTA__7_pct,         -nan
HPS_MISS_DELTA__7_total_count,             0
HPS_MISS_DELTA__7_total_pct,         -nan

HPS_MISS_DELTA__8_count,             0
HPS_MISS_DELTA__8_pct,         -nan
HPS_MISS_DELTA__8_total_count,             0
HPS_MISS_DELTA__8_total_pct,         -nan

HPS_MISS_DELTA__9_count,             0
HPS_MISS_DELTA__9_pct,         -nan
HPS_MISS_DELTA__9_total_count,             0
HPS_MISS_DELTA__9_total_pct,         -nan
HPS_MISS_DELTA__9_sum_count,             0
HPS_MISS_DELTA__9_sum_pct,         -nan
HPS_MISS_DELTA__9_sum_total_count,             0
HPS_MISS_DELTA__9_sum_total_pct,         -nan
HPS_MISS_DELTA__9_mean,         -nan
HPS_MISS_DELTA__9_stddev,         -nan
HPS_MISS_DELTA__9_total_mean,         -nan
HPS_MISS_DELTA__9_total_stddev,         -nan

HPS_HIT_DELTA__0_count,             0
HPS_HIT_DELTA__0_pct,         -nan
HPS_HIT_DELTA__0_total_count,             0
HPS_HIT_DELTA__0_total_pct,         -nan

HPS_HIT_DELTA__1_count,             0
HPS_HIT_DELTA__1_pct,         -nan
HPS_HIT_DELTA__1_total_count,             0
HPS_HIT_DELTA__1_total_pct,         -nan

HPS_HIT_DELTA__2_count,             0
HPS_HIT_DELTA__2_pct,         -nan
HPS_HIT_DELTA__2_total_count,             0
HPS_HIT_DELTA__2_total_pct,         -nan

HPS_HIT_DELTA__3_count,             0
HPS_HIT_DELTA__3_pct,         -nan
HPS_HIT_DELTA__3_total_count,             0
HPS_HIT_DELTA__3_total_pct,         -nan

HPS_HIT_DELTA__4_count,             0
HPS_HIT_DELTA__4_pct,         -nan
HPS_HIT_DELTA__4_total_count,             0
HPS_HIT_DELTA__4_total_pct,         -nan

HPS_HIT_DELTA__5_count,             0
HPS_HIT_DELTA__5_pct,         -nan
HPS_HIT_DELTA__5_total_count,             0
HPS_HIT_DELTA__5_total_pct,         -nan

HPS_HIT_DELTA__6_count,             0
HPS_HIT_DELTA__6_pct,         -nan
HPS_HIT_DELTA__6_total_count,             0
HPS_HIT_DELTA__6_total_pct,         -nan

HPS_HIT_DELTA__7_count,             0
HPS_HIT_DELTA__7_pct,         -nan
HPS_HIT_DELTA__7_total_count,             0
HPS_HIT_DELTA__7_total_pct,         -nan

HPS_HIT_DELTA__8_count,             0
HPS_HIT_DELTA__8_pct,         -nan
HPS_HIT_DELTA__8_total_count,             0
HPS_HIT_DELTA__8_total_pct,         -nan

HPS_HIT_DELTA__9_count,             0
HPS_HIT_DELTA__9_pct,         -nan
HPS_HIT_DELTA__9_total_count,             0
HPS_HIT_DELTA__9_total_pct,         -nan
HPS_HIT_DELTA__9_sum_count,             0
HPS_HIT_DELTA__9_sum_pct,         -nan
HPS_HIT_DELTA__9_sum_total_count,             0
HPS_HIT_DELTA__9_sum_total_pct,         -nan
HPS_HIT_DELTA__9_mean,         -nan
HPS_HIT_DELTA__9_stddev,         -nan
HPS_HIT_DELTA__9_total_mean,         -nan
HPS_HIT_DELTA__9_total_stddev,         -nan

DC_MISS_DELTA__0_count,             0
DC_MISS_DELTA__0_pct,         -nan
DC_MISS_DELTA__0_total_count,             0
DC_MISS_DELTA__0_total_pct,         -nan

DC_MISS_DELTA__1_count,             0
DC_MISS_DELTA__1_pct,         -nan
DC_MISS_DELTA__1_total_count,             0
DC_MISS_DELTA__1_total_pct,         -nan

DC_MISS_DELTA__2_count,             0
DC_MISS_DELTA__2_pct,         -nan
DC_MISS_DELTA__2_total_count,             0
DC_MISS_DELTA__2_total_pct,         -nan

DC_MISS_DELTA__3_count,             0
DC_MISS_DELTA__3_pct,         -nan
DC_MISS_DELTA__3_total_count,             0
DC_MISS_DELTA__3_total_pct,         -nan

DC_MISS_DELTA__4_count,             0
DC_MISS_DELTA__4_pct,         -nan
DC_MISS_DELTA__4_total_count,             0
DC_MISS_DELTA__4_total_pct,         -nan

DC_MISS_DELTA__5_count,             0
DC_MISS_DELTA__5_pct,         -nan
DC_MISS_DELTA__5_total_count,             0
DC_MISS_DELTA__5_total_pct,         -nan

DC_MISS_DELTA__6_count,             0
DC_MISS_DELTA__6_pct,         -nan
DC_MISS_DELTA__6_total_count,             0
DC_MISS_DELTA__6_total_pct,         -nan

DC_MISS_DELTA__7_count,             0
DC_MISS_DELTA__7_pct,         -nan
DC_MISS_DELTA__7_total_count,             0
DC_MISS_DELTA__7_total_pct,         -nan

DC_MISS_DELTA__8_count,             0
DC_MISS_DELTA__8_pct,         -nan
DC_MISS_DELTA__8_total_count,             0
DC_MISS_DELTA__8_total_pct,         -nan

DC_MISS_DELTA__9_count,             0
DC_MISS_DELTA__9_pct,         -nan
DC_MISS_DELTA__9_total_count,             0
DC_MISS_DELTA__9_total_pct,         -nan
DC_MISS_DELTA__9_sum_count,             0
DC_MISS_DELTA__9_sum_pct,         -nan
DC_MISS_DELTA__9_sum_total_count,             0
DC_MISS_DELTA__9_sum_total_pct,         -nan
DC_MISS_DELTA__9_mean,         -nan
DC_MISS_DELTA__9_stddev,         -nan
DC_MISS_DELTA__9_total_mean,         -nan
DC_MISS_DELTA__9_total_stddev,         -nan

ONE_MORE_SUCESS_count,             0
ONE_MORE_SUCESS_pct,         -nan
ONE_MORE_SUCESS_total_count,             0
ONE_MORE_SUCESS_total_pct,         -nan

ONE_MORE_DISCARDED_L0CACHE_count,             0
ONE_MORE_DISCARDED_L0CACHE_pct,         -nan
ONE_MORE_DISCARDED_L0CACHE_total_count,             0
ONE_MORE_DISCARDED_L0CACHE_total_pct,         -nan

ONE_MORE_DISCARDED_MEM_REQ_FULL_count,             0
ONE_MORE_DISCARDED_MEM_REQ_FULL_pct,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_total_count,             0
ONE_MORE_DISCARDED_MEM_REQ_FULL_total_pct,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_sum_count,             0
ONE_MORE_DISCARDED_MEM_REQ_FULL_sum_pct,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_sum_total_count,             0
ONE_MORE_DISCARDED_MEM_REQ_FULL_sum_total_pct,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_mean,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_stddev,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_total_mean,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_total_stddev,         -nan

PREF_L1_TOTAL_SENT_count,       1315314
PREF_L1_TOTAL_SENT_total_count,       2621617

PREF_L1_TOTAL_USED_count,       1109779
PREF_L1_TOTAL_USED_pct,       84.377
PREF_L1_TOTAL_USED_total_count,       2212711
PREF_L1_TOTAL_USED_total_pct,       85.359

PREF_L1_TOTAL_PARTIAL_USED_count,        175638
PREF_L1_TOTAL_PARTIAL_USED_pct,       13.354
PREF_L1_TOTAL_PARTIAL_USED_total_count,        349683
PREF_L1_TOTAL_PARTIAL_USED_total_pct,       13.490

PREF_L1_TOTAL_NOT_USED_count,         29840
PREF_L1_TOTAL_NOT_USED_pct,        2.269
PREF_L1_TOTAL_NOT_USED_total_count,         29840
PREF_L1_TOTAL_NOT_USED_total_pct,        1.151

PREF_L1_TOTAL_DROPPED_count,             0
PREF_L1_TOTAL_DROPPED_pct,        0.000
PREF_L1_TOTAL_DROPPED_total_count,             0
PREF_L1_TOTAL_DROPPED_total_pct,        0.000
PREF_L1_TOTAL_DROPPED_sum_count,       1315257
PREF_L1_TOTAL_DROPPED_sum_pct,      100.000
PREF_L1_TOTAL_DROPPED_sum_total_count,       2592234
PREF_L1_TOTAL_DROPPED_sum_total_pct,      100.000
PREF_L1_TOTAL_DROPPED_mean,         0.18
PREF_L1_TOTAL_DROPPED_stddev,         0.41
PREF_L1_TOTAL_DROPPED_total_mean,         0.16
PREF_L1_TOTAL_DROPPED_total_stddev,         0.37

PREF_MLC_TOTAL_SENT_count,             0
PREF_MLC_TOTAL_SENT_total_count,             0

PREF_MLC_TOTAL_USED_count,           427
PREF_MLC_TOTAL_USED_pct,        0.236
PREF_MLC_TOTAL_USED_total_count,          1039
PREF_MLC_TOTAL_USED_total_pct,        0.288

PREF_MLC_TOTAL_PARTIAL_USED_count,        180543
PREF_MLC_TOTAL_PARTIAL_USED_pct,       99.764
PREF_MLC_TOTAL_PARTIAL_USED_total_count,        360276
PREF_MLC_TOTAL_PARTIAL_USED_total_pct,       99.712

PREF_MLC_TOTAL_NOT_USED_count,             0
PREF_MLC_TOTAL_NOT_USED_pct,        0.000
PREF_MLC_TOTAL_NOT_USED_total_count,             0
PREF_MLC_TOTAL_NOT_USED_total_pct,        0.000

PREF_MLC_TOTAL_DROPPED_count,             0
PREF_MLC_TOTAL_DROPPED_pct,        0.000
PREF_MLC_TOTAL_DROPPED_total_count,             0
PREF_MLC_TOTAL_DROPPED_total_pct,        0.000
PREF_MLC_TOTAL_DROPPED_sum_count,        180970
PREF_MLC_TOTAL_DROPPED_sum_pct,      100.000
PREF_MLC_TOTAL_DROPPED_sum_total_count,        361315
PREF_MLC_TOTAL_DROPPED_sum_total_pct,      100.000
PREF_MLC_TOTAL_DROPPED_mean,         1.00
PREF_MLC_TOTAL_DROPPED_stddev,         0.00
PREF_MLC_TOTAL_DROPPED_total_mean,         1.00
PREF_MLC_TOTAL_DROPPED_total_stddev,         0.00

CORE_MLC_PREF_REQ_MISS_count,             0
CORE_MLC_PREF_REQ_MISS_pct,        0.000
CORE_MLC_PREF_REQ_MISS_total_count,             0
CORE_MLC_PREF_REQ_MISS_total_pct,        0.000

CORE_MLC_DEMAND_MISS_count,       1127614
CORE_MLC_DEMAND_MISS_pct,       99.311
CORE_MLC_DEMAND_MISS_total_count,       2249154
CORE_MLC_DEMAND_MISS_total_pct,       99.233

CORE_MLC_WB_MISS_count,          7826
CORE_MLC_WB_MISS_pct,        0.689
CORE_MLC_WB_MISS_total_count,         17391
CORE_MLC_WB_MISS_total_pct,        0.767
CORE_MLC_WB_MISS_sum_count,       1135440
CORE_MLC_WB_MISS_sum_pct,      100.000
CORE_MLC_WB_MISS_sum_total_count,       2266545
CORE_MLC_WB_MISS_sum_total_pct,      100.000
CORE_MLC_WB_MISS_mean,         1.01
CORE_MLC_WB_MISS_stddev,         0.12
CORE_MLC_WB_MISS_total_mean,         1.01
CORE_MLC_WB_MISS_total_stddev,         0.12

CORE_MLC_PREF_REQ_HIT_count,             0
CORE_MLC_PREF_REQ_HIT_pct,        0.000
CORE_MLC_PREF_REQ_HIT_total_count,             0
CORE_MLC_PREF_REQ_HIT_total_pct,        0.000

CORE_MLC_DEMAND_HIT_count,         60259
CORE_MLC_DEMAND_HIT_pct,        5.554
CORE_MLC_DEMAND_HIT_total_count,        118497
CORE_MLC_DEMAND_HIT_total_pct,        5.469

CORE_MLC_WB_HIT_count,       1024750
CORE_MLC_WB_HIT_pct,       94.446
CORE_MLC_WB_HIT_total_count,       2048193
CORE_MLC_WB_HIT_total_pct,       94.531
CORE_MLC_WB_HIT_sum_count,       1085009
CORE_MLC_WB_HIT_sum_pct,      100.000
CORE_MLC_WB_HIT_sum_total_count,       2166690
CORE_MLC_WB_HIT_sum_total_pct,      100.000
CORE_MLC_WB_HIT_mean,         1.94
CORE_MLC_WB_HIT_stddev,         1.90
CORE_MLC_WB_HIT_total_mean,         1.95
CORE_MLC_WB_HIT_total_stddev,         1.90

CORE_MLC_HIT_count,         60259
CORE_MLC_HIT_pct,        5.073
CORE_MLC_HIT_total_count,        118497
CORE_MLC_HIT_total_pct,        5.005

CORE_MLC_MISS_count,       1127614
CORE_MLC_MISS_pct,       94.927
CORE_MLC_MISS_total_count,       2249154
CORE_MLC_MISS_total_pct,       94.995
CORE_MLC_MISS_sum_count,       1187873
CORE_MLC_MISS_sum_pct,      100.000
CORE_MLC_MISS_sum_total_count,       2367651
CORE_MLC_MISS_sum_total_pct,      100.000
CORE_MLC_MISS_mean,         0.95
CORE_MLC_MISS_stddev,         0.93
CORE_MLC_MISS_total_mean,         0.95
CORE_MLC_MISS_total_stddev,         0.93

CORE_MLC_FILL_count,       1339175
CORE_MLC_FILL_pct,       99.993
CORE_MLC_FILL_total_count,       2670363
CORE_MLC_FILL_total_pct,       99.993

CORE_MLC_WB_FILL_count,            89
CORE_MLC_WB_FILL_pct,        0.007
CORE_MLC_WB_FILL_total_count,           195
CORE_MLC_WB_FILL_total_pct,        0.007
CORE_MLC_WB_FILL_sum_count,       1339264
CORE_MLC_WB_FILL_sum_pct,      100.000
CORE_MLC_WB_FILL_sum_total_count,       2670558
CORE_MLC_WB_FILL_sum_total_pct,      100.000
CORE_MLC_WB_FILL_mean,         0.00
CORE_MLC_WB_FILL_stddev,         0.01
CORE_MLC_WB_FILL_total_mean,         0.00
CORE_MLC_WB_FILL_total_stddev,         0.01

CORE_MLC_DEMAND_FILL_count,       1158632
CORE_MLC_DEMAND_FILL_pct,       86.518
CORE_MLC_DEMAND_FILL_total_count,       2310087
CORE_MLC_DEMAND_FILL_total_pct,       86.508

CORE_MLC_PREF_FILL_count,        180543
CORE_MLC_PREF_FILL_pct,       13.482
CORE_MLC_PREF_FILL_total_count,        360276
CORE_MLC_PREF_FILL_total_pct,       13.492
CORE_MLC_PREF_FILL_sum_count,       1339175
CORE_MLC_PREF_FILL_sum_pct,      100.000
CORE_MLC_PREF_FILL_sum_total_count,       2670363
CORE_MLC_PREF_FILL_sum_total_pct,      100.000
CORE_MLC_PREF_FILL_mean,         0.13
CORE_MLC_PREF_FILL_stddev,         0.32
CORE_MLC_PREF_FILL_total_mean,         0.13
CORE_MLC_PREF_FILL_total_stddev,         0.32

CORE_MLC_PREF_FILL_USED_count,           427
CORE_MLC_PREF_FILL_USED_pct,        0.236
CORE_MLC_PREF_FILL_USED_total_count,          1039
CORE_MLC_PREF_FILL_USED_total_pct,        0.288

CORE_MLC_PREF_FILL_PARTIAL_USED_count,        180543
CORE_MLC_PREF_FILL_PARTIAL_USED_pct,       99.764
CORE_MLC_PREF_FILL_PARTIAL_USED_total_count,        360276
CORE_MLC_PREF_FILL_PARTIAL_USED_total_pct,       99.712

CORE_MLC_PREF_FILL_NOT_USED_count,             0
CORE_MLC_PREF_FILL_NOT_USED_pct,        0.000
CORE_MLC_PREF_FILL_NOT_USED_total_count,             0
CORE_MLC_PREF_FILL_NOT_USED_total_pct,        0.000
CORE_MLC_PREF_FILL_NOT_USED_sum_count,        180970
CORE_MLC_PREF_FILL_NOT_USED_sum_pct,      100.000
CORE_MLC_PREF_FILL_NOT_USED_sum_total_count,        361315
CORE_MLC_PREF_FILL_NOT_USED_sum_total_pct,      100.000
CORE_MLC_PREF_FILL_NOT_USED_mean,         1.00
CORE_MLC_PREF_FILL_NOT_USED_stddev,         0.00
CORE_MLC_PREF_FILL_NOT_USED_total_mean,         1.00
CORE_MLC_PREF_FILL_NOT_USED_total_stddev,         0.00

CORE_L1_PREF_REQ_MISS_count,       1315314
CORE_L1_PREF_REQ_MISS_pct,       98.179
CORE_L1_PREF_REQ_MISS_total_count,       2621617
CORE_L1_PREF_REQ_MISS_total_pct,       98.082

CORE_L1_DEMAND_MISS_count,         17400
CORE_L1_DEMAND_MISS_pct,        1.299
CORE_L1_DEMAND_MISS_total_count,         35493
CORE_L1_DEMAND_MISS_total_pct,        1.328

CORE_L1_WB_MISS_count,          6990
CORE_L1_WB_MISS_pct,        0.522
CORE_L1_WB_MISS_total_count,         15775
CORE_L1_WB_MISS_total_pct,        0.590
CORE_L1_WB_MISS_sum_count,       1339704
CORE_L1_WB_MISS_sum_pct,      100.000
CORE_L1_WB_MISS_sum_total_count,       2672885
CORE_L1_WB_MISS_sum_total_pct,      100.000
CORE_L1_WB_MISS_mean,         0.02
CORE_L1_WB_MISS_stddev,         0.18
CORE_L1_WB_MISS_total_mean,         0.03
CORE_L1_WB_MISS_total_stddev,         0.19

CORE_L1_PREF_REQ_HIT_count,          3596
CORE_L1_PREF_REQ_HIT_pct,        0.172
CORE_L1_PREF_REQ_HIT_total_count,          7226
CORE_L1_PREF_REQ_HIT_total_pct,        0.174

CORE_L1_DEMAND_HIT_count,       1110960
CORE_L1_DEMAND_HIT_pct,       53.239
CORE_L1_DEMAND_HIT_total_count,       2215080
CORE_L1_DEMAND_HIT_total_pct,       53.221

CORE_L1_WB_HIT_count,        972173
CORE_L1_WB_HIT_pct,       46.588
CORE_L1_WB_HIT_total_count,       1939699
CORE_L1_WB_HIT_total_pct,       46.605
CORE_L1_WB_HIT_sum_count,       2086729
CORE_L1_WB_HIT_sum_pct,      100.000
CORE_L1_WB_HIT_sum_total_count,       4162005
CORE_L1_WB_HIT_sum_total_pct,      100.000
CORE_L1_WB_HIT_mean,         1.46
CORE_L1_WB_HIT_stddev,         1.12
CORE_L1_WB_HIT_total_mean,         1.46
CORE_L1_WB_HIT_total_stddev,         1.12

CORE_L1_HIT_count,       1110964
CORE_L1_HIT_pct,       98.415
CORE_L1_HIT_total_count,       2215085
CORE_L1_HIT_total_pct,       98.380

CORE_L1_MISS_count,         17890
CORE_L1_MISS_pct,        1.585
CORE_L1_MISS_total_count,         36472
CORE_L1_MISS_total_pct,        1.620
CORE_L1_MISS_sum_count,       1128854
CORE_L1_MISS_sum_pct,      100.000
CORE_L1_MISS_sum_total_count,       2251557
CORE_L1_MISS_sum_total_pct,      100.000
CORE_L1_MISS_mean,         0.02
CORE_L1_MISS_stddev,         0.12
CORE_L1_MISS_total_mean,         0.02
CORE_L1_MISS_total_stddev,         0.13

CORE_L1_FILL_count,       1339648
CORE_L1_FILL_pct,      100.000
CORE_L1_FILL_total_count,       2672828
CORE_L1_FILL_total_pct,      100.000

CORE_L1_WB_FILL_count,             0
CORE_L1_WB_FILL_pct,        0.000
CORE_L1_WB_FILL_total_count,             0
CORE_L1_WB_FILL_total_pct,        0.000
CORE_L1_WB_FILL_sum_count,       1339648
CORE_L1_WB_FILL_sum_pct,      100.000
CORE_L1_WB_FILL_sum_total_count,       2672828
CORE_L1_WB_FILL_sum_total_pct,      100.000
CORE_L1_WB_FILL_mean,         0.00
CORE_L1_WB_FILL_stddev,         0.00
CORE_L1_WB_FILL_total_mean,         0.00
CORE_L1_WB_FILL_total_stddev,         0.00

CORE_L1_DEMAND_FILL_count,         24391
CORE_L1_DEMAND_FILL_pct,        1.821
CORE_L1_DEMAND_FILL_total_count,         51268
CORE_L1_DEMAND_FILL_total_pct,        1.918

CORE_L1_PREF_FILL_count,       1315257
CORE_L1_PREF_FILL_pct,       98.179
CORE_L1_PREF_FILL_total_count,       2621560
CORE_L1_PREF_FILL_total_pct,       98.082
CORE_L1_PREF_FILL_sum_count,       1339648
CORE_L1_PREF_FILL_sum_pct,      100.000
CORE_L1_PREF_FILL_sum_total_count,       2672828
CORE_L1_PREF_FILL_sum_total_pct,      100.000
CORE_L1_PREF_FILL_mean,         0.98
CORE_L1_PREF_FILL_stddev,         0.97
CORE_L1_PREF_FILL_total_mean,         0.98
CORE_L1_PREF_FILL_total_stddev,         0.97

CORE_L1_PREF_FILL_USED_count,       1109779
CORE_L1_PREF_FILL_USED_pct,       84.377
CORE_L1_PREF_FILL_USED_total_count,       2212711
CORE_L1_PREF_FILL_USED_total_pct,       85.359

CORE_L1_PREF_FILL_PARTIAL_USED_count,        175638
CORE_L1_PREF_FILL_PARTIAL_USED_pct,       13.354
CORE_L1_PREF_FILL_PARTIAL_USED_total_count,        349683
CORE_L1_PREF_FILL_PARTIAL_USED_total_pct,       13.490

CORE_L1_PREF_FILL_NOT_USED_count,         29840
CORE_L1_PREF_FILL_NOT_USED_pct,        2.269
CORE_L1_PREF_FILL_NOT_USED_total_count,         29840
CORE_L1_PREF_FILL_NOT_USED_total_pct,        1.151
CORE_L1_PREF_FILL_NOT_USED_sum_count,       1315257
CORE_L1_PREF_FILL_NOT_USED_sum_pct,      100.000
CORE_L1_PREF_FILL_NOT_USED_sum_total_count,       2592234
CORE_L1_PREF_FILL_NOT_USED_sum_total_pct,      100.000
CORE_L1_PREF_FILL_NOT_USED_mean,         0.18
CORE_L1_PREF_FILL_NOT_USED_stddev,         0.41
CORE_L1_PREF_FILL_NOT_USED_total_mean,         0.16
CORE_L1_PREF_FILL_NOT_USED_total_stddev,         0.37

CORE_L1_DEMAND_USED_POS0_count,             0
CORE_L1_DEMAND_USED_POS0_pct,         -nan
CORE_L1_DEMAND_USED_POS0_total_count,             0
CORE_L1_DEMAND_USED_POS0_total_pct,         -nan

CORE_L1_DEMAND_USED_POS1_count,             0
CORE_L1_DEMAND_USED_POS1_pct,         -nan
CORE_L1_DEMAND_USED_POS1_total_count,             0
CORE_L1_DEMAND_USED_POS1_total_pct,         -nan

CORE_L1_DEMAND_USED_POS2_count,             0
CORE_L1_DEMAND_USED_POS2_pct,         -nan
CORE_L1_DEMAND_USED_POS2_total_count,             0
CORE_L1_DEMAND_USED_POS2_total_pct,         -nan

CORE_L1_DEMAND_USED_POS3_count,             0
CORE_L1_DEMAND_USED_POS3_pct,         -nan
CORE_L1_DEMAND_USED_POS3_total_count,             0
CORE_L1_DEMAND_USED_POS3_total_pct,         -nan

CORE_L1_DEMAND_USED_POS4_count,             0
CORE_L1_DEMAND_USED_POS4_pct,         -nan
CORE_L1_DEMAND_USED_POS4_total_count,             0
CORE_L1_DEMAND_USED_POS4_total_pct,         -nan

CORE_L1_DEMAND_USED_POS5_count,             0
CORE_L1_DEMAND_USED_POS5_pct,         -nan
CORE_L1_DEMAND_USED_POS5_total_count,             0
CORE_L1_DEMAND_USED_POS5_total_pct,         -nan

CORE_L1_DEMAND_USED_POS6_count,             0
CORE_L1_DEMAND_USED_POS6_pct,         -nan
CORE_L1_DEMAND_USED_POS6_total_count,             0
CORE_L1_DEMAND_USED_POS6_total_pct,         -nan

CORE_L1_DEMAND_USED_POS7_count,             0
CORE_L1_DEMAND_USED_POS7_pct,         -nan
CORE_L1_DEMAND_USED_POS7_total_count,             0
CORE_L1_DEMAND_USED_POS7_total_pct,         -nan

CORE_L1_DEMAND_USED_POS8_count,             0
CORE_L1_DEMAND_USED_POS8_pct,         -nan
CORE_L1_DEMAND_USED_POS8_total_count,             0
CORE_L1_DEMAND_USED_POS8_total_pct,         -nan

CORE_L1_DEMAND_USED_POS9_count,             0
CORE_L1_DEMAND_USED_POS9_pct,         -nan
CORE_L1_DEMAND_USED_POS9_total_count,             0
CORE_L1_DEMAND_USED_POS9_total_pct,         -nan

CORE_L1_DEMAND_USED_POS10_count,             0
CORE_L1_DEMAND_USED_POS10_pct,         -nan
CORE_L1_DEMAND_USED_POS10_total_count,             0
CORE_L1_DEMAND_USED_POS10_total_pct,         -nan

CORE_L1_DEMAND_USED_POS11_count,             0
CORE_L1_DEMAND_USED_POS11_pct,         -nan
CORE_L1_DEMAND_USED_POS11_total_count,             0
CORE_L1_DEMAND_USED_POS11_total_pct,         -nan

CORE_L1_DEMAND_USED_POS12_count,             0
CORE_L1_DEMAND_USED_POS12_pct,         -nan
CORE_L1_DEMAND_USED_POS12_total_count,             0
CORE_L1_DEMAND_USED_POS12_total_pct,         -nan

CORE_L1_DEMAND_USED_POS13_count,             0
CORE_L1_DEMAND_USED_POS13_pct,         -nan
CORE_L1_DEMAND_USED_POS13_total_count,             0
CORE_L1_DEMAND_USED_POS13_total_pct,         -nan

CORE_L1_DEMAND_USED_POS14_count,             0
CORE_L1_DEMAND_USED_POS14_pct,         -nan
CORE_L1_DEMAND_USED_POS14_total_count,             0
CORE_L1_DEMAND_USED_POS14_total_pct,         -nan

CORE_L1_DEMAND_USED_POS15_count,             0
CORE_L1_DEMAND_USED_POS15_pct,         -nan
CORE_L1_DEMAND_USED_POS15_total_count,             0
CORE_L1_DEMAND_USED_POS15_total_pct,         -nan

CORE_L1_DEMAND_USED_POS16_count,             0
CORE_L1_DEMAND_USED_POS16_pct,         -nan
CORE_L1_DEMAND_USED_POS16_total_count,             0
CORE_L1_DEMAND_USED_POS16_total_pct,         -nan

CORE_L1_DEMAND_USED_POS17_count,             0
CORE_L1_DEMAND_USED_POS17_pct,         -nan
CORE_L1_DEMAND_USED_POS17_total_count,             0
CORE_L1_DEMAND_USED_POS17_total_pct,         -nan

CORE_L1_DEMAND_USED_POS18_count,             0
CORE_L1_DEMAND_USED_POS18_pct,         -nan
CORE_L1_DEMAND_USED_POS18_total_count,             0
CORE_L1_DEMAND_USED_POS18_total_pct,         -nan

CORE_L1_DEMAND_USED_POS19_count,             0
CORE_L1_DEMAND_USED_POS19_pct,         -nan
CORE_L1_DEMAND_USED_POS19_total_count,             0
CORE_L1_DEMAND_USED_POS19_total_pct,         -nan

CORE_L1_DEMAND_USED_POS20_count,             0
CORE_L1_DEMAND_USED_POS20_pct,         -nan
CORE_L1_DEMAND_USED_POS20_total_count,             0
CORE_L1_DEMAND_USED_POS20_total_pct,         -nan

CORE_L1_DEMAND_USED_POS21_count,             0
CORE_L1_DEMAND_USED_POS21_pct,         -nan
CORE_L1_DEMAND_USED_POS21_total_count,             0
CORE_L1_DEMAND_USED_POS21_total_pct,         -nan

CORE_L1_DEMAND_USED_POS22_count,             0
CORE_L1_DEMAND_USED_POS22_pct,         -nan
CORE_L1_DEMAND_USED_POS22_total_count,             0
CORE_L1_DEMAND_USED_POS22_total_pct,         -nan

CORE_L1_DEMAND_USED_POS23_count,             0
CORE_L1_DEMAND_USED_POS23_pct,         -nan
CORE_L1_DEMAND_USED_POS23_total_count,             0
CORE_L1_DEMAND_USED_POS23_total_pct,         -nan

CORE_L1_DEMAND_USED_POS24_count,             0
CORE_L1_DEMAND_USED_POS24_pct,         -nan
CORE_L1_DEMAND_USED_POS24_total_count,             0
CORE_L1_DEMAND_USED_POS24_total_pct,         -nan

CORE_L1_DEMAND_USED_POS25_count,             0
CORE_L1_DEMAND_USED_POS25_pct,         -nan
CORE_L1_DEMAND_USED_POS25_total_count,             0
CORE_L1_DEMAND_USED_POS25_total_pct,         -nan

CORE_L1_DEMAND_USED_POS26_count,             0
CORE_L1_DEMAND_USED_POS26_pct,         -nan
CORE_L1_DEMAND_USED_POS26_total_count,             0
CORE_L1_DEMAND_USED_POS26_total_pct,         -nan

CORE_L1_DEMAND_USED_POS27_count,             0
CORE_L1_DEMAND_USED_POS27_pct,         -nan
CORE_L1_DEMAND_USED_POS27_total_count,             0
CORE_L1_DEMAND_USED_POS27_total_pct,         -nan

CORE_L1_DEMAND_USED_POS28_count,             0
CORE_L1_DEMAND_USED_POS28_pct,         -nan
CORE_L1_DEMAND_USED_POS28_total_count,             0
CORE_L1_DEMAND_USED_POS28_total_pct,         -nan

CORE_L1_DEMAND_USED_POS29_count,             0
CORE_L1_DEMAND_USED_POS29_pct,         -nan
CORE_L1_DEMAND_USED_POS29_total_count,             0
CORE_L1_DEMAND_USED_POS29_total_pct,         -nan

CORE_L1_DEMAND_USED_POS30_count,             0
CORE_L1_DEMAND_USED_POS30_pct,         -nan
CORE_L1_DEMAND_USED_POS30_total_count,             0
CORE_L1_DEMAND_USED_POS30_total_pct,         -nan

CORE_L1_DEMAND_USED_POS31_count,             0
CORE_L1_DEMAND_USED_POS31_pct,         -nan
CORE_L1_DEMAND_USED_POS31_total_count,             0
CORE_L1_DEMAND_USED_POS31_total_pct,         -nan

CORE_L1_DEMAND_USED_POS32_count,             0
CORE_L1_DEMAND_USED_POS32_pct,         -nan
CORE_L1_DEMAND_USED_POS32_total_count,             0
CORE_L1_DEMAND_USED_POS32_total_pct,         -nan

CORE_L1_DEMAND_USED_POS33_count,             0
CORE_L1_DEMAND_USED_POS33_pct,         -nan
CORE_L1_DEMAND_USED_POS33_total_count,             0
CORE_L1_DEMAND_USED_POS33_total_pct,         -nan

CORE_L1_DEMAND_USED_POS34_count,             0
CORE_L1_DEMAND_USED_POS34_pct,         -nan
CORE_L1_DEMAND_USED_POS34_total_count,             0
CORE_L1_DEMAND_USED_POS34_total_pct,         -nan

CORE_L1_DEMAND_USED_POS35_count,             0
CORE_L1_DEMAND_USED_POS35_pct,         -nan
CORE_L1_DEMAND_USED_POS35_total_count,             0
CORE_L1_DEMAND_USED_POS35_total_pct,         -nan

CORE_L1_DEMAND_USED_POS36_count,             0
CORE_L1_DEMAND_USED_POS36_pct,         -nan
CORE_L1_DEMAND_USED_POS36_total_count,             0
CORE_L1_DEMAND_USED_POS36_total_pct,         -nan

CORE_L1_DEMAND_USED_POS37_count,             0
CORE_L1_DEMAND_USED_POS37_pct,         -nan
CORE_L1_DEMAND_USED_POS37_total_count,             0
CORE_L1_DEMAND_USED_POS37_total_pct,         -nan

CORE_L1_DEMAND_USED_POS38_count,             0
CORE_L1_DEMAND_USED_POS38_pct,         -nan
CORE_L1_DEMAND_USED_POS38_total_count,             0
CORE_L1_DEMAND_USED_POS38_total_pct,         -nan

CORE_L1_DEMAND_USED_POS39_count,             0
CORE_L1_DEMAND_USED_POS39_pct,         -nan
CORE_L1_DEMAND_USED_POS39_total_count,             0
CORE_L1_DEMAND_USED_POS39_total_pct,         -nan

CORE_L1_DEMAND_USED_POS40_count,             0
CORE_L1_DEMAND_USED_POS40_pct,         -nan
CORE_L1_DEMAND_USED_POS40_total_count,             0
CORE_L1_DEMAND_USED_POS40_total_pct,         -nan

CORE_L1_DEMAND_USED_POS41_count,             0
CORE_L1_DEMAND_USED_POS41_pct,         -nan
CORE_L1_DEMAND_USED_POS41_total_count,             0
CORE_L1_DEMAND_USED_POS41_total_pct,         -nan

CORE_L1_DEMAND_USED_POS42_count,             0
CORE_L1_DEMAND_USED_POS42_pct,         -nan
CORE_L1_DEMAND_USED_POS42_total_count,             0
CORE_L1_DEMAND_USED_POS42_total_pct,         -nan

CORE_L1_DEMAND_USED_POS43_count,             0
CORE_L1_DEMAND_USED_POS43_pct,         -nan
CORE_L1_DEMAND_USED_POS43_total_count,             0
CORE_L1_DEMAND_USED_POS43_total_pct,         -nan

CORE_L1_DEMAND_USED_POS44_count,             0
CORE_L1_DEMAND_USED_POS44_pct,         -nan
CORE_L1_DEMAND_USED_POS44_total_count,             0
CORE_L1_DEMAND_USED_POS44_total_pct,         -nan

CORE_L1_DEMAND_USED_POS45_count,             0
CORE_L1_DEMAND_USED_POS45_pct,         -nan
CORE_L1_DEMAND_USED_POS45_total_count,             0
CORE_L1_DEMAND_USED_POS45_total_pct,         -nan

CORE_L1_DEMAND_USED_POS46_count,             0
CORE_L1_DEMAND_USED_POS46_pct,         -nan
CORE_L1_DEMAND_USED_POS46_total_count,             0
CORE_L1_DEMAND_USED_POS46_total_pct,         -nan

CORE_L1_DEMAND_USED_POS47_count,             0
CORE_L1_DEMAND_USED_POS47_pct,         -nan
CORE_L1_DEMAND_USED_POS47_total_count,             0
CORE_L1_DEMAND_USED_POS47_total_pct,         -nan

CORE_L1_DEMAND_USED_POS48_count,             0
CORE_L1_DEMAND_USED_POS48_pct,         -nan
CORE_L1_DEMAND_USED_POS48_total_count,             0
CORE_L1_DEMAND_USED_POS48_total_pct,         -nan

CORE_L1_DEMAND_USED_POS49_count,             0
CORE_L1_DEMAND_USED_POS49_pct,         -nan
CORE_L1_DEMAND_USED_POS49_total_count,             0
CORE_L1_DEMAND_USED_POS49_total_pct,         -nan

CORE_L1_DEMAND_USED_POS50_count,             0
CORE_L1_DEMAND_USED_POS50_pct,         -nan
CORE_L1_DEMAND_USED_POS50_total_count,             0
CORE_L1_DEMAND_USED_POS50_total_pct,         -nan

CORE_L1_DEMAND_USED_POS51_count,             0
CORE_L1_DEMAND_USED_POS51_pct,         -nan
CORE_L1_DEMAND_USED_POS51_total_count,             0
CORE_L1_DEMAND_USED_POS51_total_pct,         -nan

CORE_L1_DEMAND_USED_POS52_count,             0
CORE_L1_DEMAND_USED_POS52_pct,         -nan
CORE_L1_DEMAND_USED_POS52_total_count,             0
CORE_L1_DEMAND_USED_POS52_total_pct,         -nan

CORE_L1_DEMAND_USED_POS53_count,             0
CORE_L1_DEMAND_USED_POS53_pct,         -nan
CORE_L1_DEMAND_USED_POS53_total_count,             0
CORE_L1_DEMAND_USED_POS53_total_pct,         -nan

CORE_L1_DEMAND_USED_POS54_count,             0
CORE_L1_DEMAND_USED_POS54_pct,         -nan
CORE_L1_DEMAND_USED_POS54_total_count,             0
CORE_L1_DEMAND_USED_POS54_total_pct,         -nan

CORE_L1_DEMAND_USED_POS55_count,             0
CORE_L1_DEMAND_USED_POS55_pct,         -nan
CORE_L1_DEMAND_USED_POS55_total_count,             0
CORE_L1_DEMAND_USED_POS55_total_pct,         -nan

CORE_L1_DEMAND_USED_POS56_count,             0
CORE_L1_DEMAND_USED_POS56_pct,         -nan
CORE_L1_DEMAND_USED_POS56_total_count,             0
CORE_L1_DEMAND_USED_POS56_total_pct,         -nan

CORE_L1_DEMAND_USED_POS57_count,             0
CORE_L1_DEMAND_USED_POS57_pct,         -nan
CORE_L1_DEMAND_USED_POS57_total_count,             0
CORE_L1_DEMAND_USED_POS57_total_pct,         -nan

CORE_L1_DEMAND_USED_POS58_count,             0
CORE_L1_DEMAND_USED_POS58_pct,         -nan
CORE_L1_DEMAND_USED_POS58_total_count,             0
CORE_L1_DEMAND_USED_POS58_total_pct,         -nan

CORE_L1_DEMAND_USED_POS59_count,             0
CORE_L1_DEMAND_USED_POS59_pct,         -nan
CORE_L1_DEMAND_USED_POS59_total_count,             0
CORE_L1_DEMAND_USED_POS59_total_pct,         -nan

CORE_L1_DEMAND_USED_POS60_count,             0
CORE_L1_DEMAND_USED_POS60_pct,         -nan
CORE_L1_DEMAND_USED_POS60_total_count,             0
CORE_L1_DEMAND_USED_POS60_total_pct,         -nan

CORE_L1_DEMAND_USED_POS61_count,             0
CORE_L1_DEMAND_USED_POS61_pct,         -nan
CORE_L1_DEMAND_USED_POS61_total_count,             0
CORE_L1_DEMAND_USED_POS61_total_pct,         -nan

CORE_L1_DEMAND_USED_POS62_count,             0
CORE_L1_DEMAND_USED_POS62_pct,         -nan
CORE_L1_DEMAND_USED_POS62_total_count,             0
CORE_L1_DEMAND_USED_POS62_total_pct,         -nan

CORE_L1_DEMAND_USED_POS63_count,             0
CORE_L1_DEMAND_USED_POS63_pct,         -nan
CORE_L1_DEMAND_USED_POS63_total_count,             0
CORE_L1_DEMAND_USED_POS63_total_pct,         -nan

CORE_L1_DEMAND_USED_POS64_count,             0
CORE_L1_DEMAND_USED_POS64_pct,         -nan
CORE_L1_DEMAND_USED_POS64_total_count,             0
CORE_L1_DEMAND_USED_POS64_total_pct,         -nan

CORE_L1_DEMAND_USED_POS65_count,             0
CORE_L1_DEMAND_USED_POS65_pct,         -nan
CORE_L1_DEMAND_USED_POS65_total_count,             0
CORE_L1_DEMAND_USED_POS65_total_pct,         -nan

CORE_L1_DEMAND_USED_POS66_count,             0
CORE_L1_DEMAND_USED_POS66_pct,         -nan
CORE_L1_DEMAND_USED_POS66_total_count,             0
CORE_L1_DEMAND_USED_POS66_total_pct,         -nan

CORE_L1_DEMAND_USED_POS67_count,             0
CORE_L1_DEMAND_USED_POS67_pct,         -nan
CORE_L1_DEMAND_USED_POS67_total_count,             0
CORE_L1_DEMAND_USED_POS67_total_pct,         -nan

CORE_L1_DEMAND_USED_POS68_count,             0
CORE_L1_DEMAND_USED_POS68_pct,         -nan
CORE_L1_DEMAND_USED_POS68_total_count,             0
CORE_L1_DEMAND_USED_POS68_total_pct,         -nan

CORE_L1_DEMAND_USED_POS69_count,             0
CORE_L1_DEMAND_USED_POS69_pct,         -nan
CORE_L1_DEMAND_USED_POS69_total_count,             0
CORE_L1_DEMAND_USED_POS69_total_pct,         -nan

CORE_L1_DEMAND_USED_POS70_count,             0
CORE_L1_DEMAND_USED_POS70_pct,         -nan
CORE_L1_DEMAND_USED_POS70_total_count,             0
CORE_L1_DEMAND_USED_POS70_total_pct,         -nan

CORE_L1_DEMAND_USED_POS71_count,             0
CORE_L1_DEMAND_USED_POS71_pct,         -nan
CORE_L1_DEMAND_USED_POS71_total_count,             0
CORE_L1_DEMAND_USED_POS71_total_pct,         -nan

CORE_L1_DEMAND_USED_POS72_count,             0
CORE_L1_DEMAND_USED_POS72_pct,         -nan
CORE_L1_DEMAND_USED_POS72_total_count,             0
CORE_L1_DEMAND_USED_POS72_total_pct,         -nan

CORE_L1_DEMAND_USED_POS73_count,             0
CORE_L1_DEMAND_USED_POS73_pct,         -nan
CORE_L1_DEMAND_USED_POS73_total_count,             0
CORE_L1_DEMAND_USED_POS73_total_pct,         -nan

CORE_L1_DEMAND_USED_POS74_count,             0
CORE_L1_DEMAND_USED_POS74_pct,         -nan
CORE_L1_DEMAND_USED_POS74_total_count,             0
CORE_L1_DEMAND_USED_POS74_total_pct,         -nan

CORE_L1_DEMAND_USED_POS75_count,             0
CORE_L1_DEMAND_USED_POS75_pct,         -nan
CORE_L1_DEMAND_USED_POS75_total_count,             0
CORE_L1_DEMAND_USED_POS75_total_pct,         -nan

CORE_L1_DEMAND_USED_POS76_count,             0
CORE_L1_DEMAND_USED_POS76_pct,         -nan
CORE_L1_DEMAND_USED_POS76_total_count,             0
CORE_L1_DEMAND_USED_POS76_total_pct,         -nan

CORE_L1_DEMAND_USED_POS77_count,             0
CORE_L1_DEMAND_USED_POS77_pct,         -nan
CORE_L1_DEMAND_USED_POS77_total_count,             0
CORE_L1_DEMAND_USED_POS77_total_pct,         -nan

CORE_L1_DEMAND_USED_POS78_count,             0
CORE_L1_DEMAND_USED_POS78_pct,         -nan
CORE_L1_DEMAND_USED_POS78_total_count,             0
CORE_L1_DEMAND_USED_POS78_total_pct,         -nan

CORE_L1_DEMAND_USED_POS79_count,             0
CORE_L1_DEMAND_USED_POS79_pct,         -nan
CORE_L1_DEMAND_USED_POS79_total_count,             0
CORE_L1_DEMAND_USED_POS79_total_pct,         -nan

CORE_L1_DEMAND_USED_POS80_count,             0
CORE_L1_DEMAND_USED_POS80_pct,         -nan
CORE_L1_DEMAND_USED_POS80_total_count,             0
CORE_L1_DEMAND_USED_POS80_total_pct,         -nan

CORE_L1_DEMAND_USED_POS81_count,             0
CORE_L1_DEMAND_USED_POS81_pct,         -nan
CORE_L1_DEMAND_USED_POS81_total_count,             0
CORE_L1_DEMAND_USED_POS81_total_pct,         -nan

CORE_L1_DEMAND_USED_POS82_count,             0
CORE_L1_DEMAND_USED_POS82_pct,         -nan
CORE_L1_DEMAND_USED_POS82_total_count,             0
CORE_L1_DEMAND_USED_POS82_total_pct,         -nan

CORE_L1_DEMAND_USED_POS83_count,             0
CORE_L1_DEMAND_USED_POS83_pct,         -nan
CORE_L1_DEMAND_USED_POS83_total_count,             0
CORE_L1_DEMAND_USED_POS83_total_pct,         -nan

CORE_L1_DEMAND_USED_POS84_count,             0
CORE_L1_DEMAND_USED_POS84_pct,         -nan
CORE_L1_DEMAND_USED_POS84_total_count,             0
CORE_L1_DEMAND_USED_POS84_total_pct,         -nan

CORE_L1_DEMAND_USED_POS85_count,             0
CORE_L1_DEMAND_USED_POS85_pct,         -nan
CORE_L1_DEMAND_USED_POS85_total_count,             0
CORE_L1_DEMAND_USED_POS85_total_pct,         -nan

CORE_L1_DEMAND_USED_POS86_count,             0
CORE_L1_DEMAND_USED_POS86_pct,         -nan
CORE_L1_DEMAND_USED_POS86_total_count,             0
CORE_L1_DEMAND_USED_POS86_total_pct,         -nan

CORE_L1_DEMAND_USED_POS87_count,             0
CORE_L1_DEMAND_USED_POS87_pct,         -nan
CORE_L1_DEMAND_USED_POS87_total_count,             0
CORE_L1_DEMAND_USED_POS87_total_pct,         -nan

CORE_L1_DEMAND_USED_POS88_count,             0
CORE_L1_DEMAND_USED_POS88_pct,         -nan
CORE_L1_DEMAND_USED_POS88_total_count,             0
CORE_L1_DEMAND_USED_POS88_total_pct,         -nan

CORE_L1_DEMAND_USED_POS89_count,             0
CORE_L1_DEMAND_USED_POS89_pct,         -nan
CORE_L1_DEMAND_USED_POS89_total_count,             0
CORE_L1_DEMAND_USED_POS89_total_pct,         -nan

CORE_L1_DEMAND_USED_POS90_count,             0
CORE_L1_DEMAND_USED_POS90_pct,         -nan
CORE_L1_DEMAND_USED_POS90_total_count,             0
CORE_L1_DEMAND_USED_POS90_total_pct,         -nan

CORE_L1_DEMAND_USED_POS91_count,             0
CORE_L1_DEMAND_USED_POS91_pct,         -nan
CORE_L1_DEMAND_USED_POS91_total_count,             0
CORE_L1_DEMAND_USED_POS91_total_pct,         -nan

CORE_L1_DEMAND_USED_POS92_count,             0
CORE_L1_DEMAND_USED_POS92_pct,         -nan
CORE_L1_DEMAND_USED_POS92_total_count,             0
CORE_L1_DEMAND_USED_POS92_total_pct,         -nan

CORE_L1_DEMAND_USED_POS93_count,             0
CORE_L1_DEMAND_USED_POS93_pct,         -nan
CORE_L1_DEMAND_USED_POS93_total_count,             0
CORE_L1_DEMAND_USED_POS93_total_pct,         -nan

CORE_L1_DEMAND_USED_POS94_count,             0
CORE_L1_DEMAND_USED_POS94_pct,         -nan
CORE_L1_DEMAND_USED_POS94_total_count,             0
CORE_L1_DEMAND_USED_POS94_total_pct,         -nan

CORE_L1_DEMAND_USED_POS95_count,             0
CORE_L1_DEMAND_USED_POS95_pct,         -nan
CORE_L1_DEMAND_USED_POS95_total_count,             0
CORE_L1_DEMAND_USED_POS95_total_pct,         -nan

CORE_L1_DEMAND_USED_POS96_count,             0
CORE_L1_DEMAND_USED_POS96_pct,         -nan
CORE_L1_DEMAND_USED_POS96_total_count,             0
CORE_L1_DEMAND_USED_POS96_total_pct,         -nan

CORE_L1_DEMAND_USED_POS97_count,             0
CORE_L1_DEMAND_USED_POS97_pct,         -nan
CORE_L1_DEMAND_USED_POS97_total_count,             0
CORE_L1_DEMAND_USED_POS97_total_pct,         -nan

CORE_L1_DEMAND_USED_POS98_count,             0
CORE_L1_DEMAND_USED_POS98_pct,         -nan
CORE_L1_DEMAND_USED_POS98_total_count,             0
CORE_L1_DEMAND_USED_POS98_total_pct,         -nan

CORE_L1_DEMAND_USED_POS99_count,             0
CORE_L1_DEMAND_USED_POS99_pct,         -nan
CORE_L1_DEMAND_USED_POS99_total_count,             0
CORE_L1_DEMAND_USED_POS99_total_pct,         -nan

CORE_L1_DEMAND_USED_POS100_count,             0
CORE_L1_DEMAND_USED_POS100_pct,         -nan
CORE_L1_DEMAND_USED_POS100_total_count,             0
CORE_L1_DEMAND_USED_POS100_total_pct,         -nan

CORE_L1_DEMAND_USED_POS101_count,             0
CORE_L1_DEMAND_USED_POS101_pct,         -nan
CORE_L1_DEMAND_USED_POS101_total_count,             0
CORE_L1_DEMAND_USED_POS101_total_pct,         -nan

CORE_L1_DEMAND_USED_POS102_count,             0
CORE_L1_DEMAND_USED_POS102_pct,         -nan
CORE_L1_DEMAND_USED_POS102_total_count,             0
CORE_L1_DEMAND_USED_POS102_total_pct,         -nan

CORE_L1_DEMAND_USED_POS103_count,             0
CORE_L1_DEMAND_USED_POS103_pct,         -nan
CORE_L1_DEMAND_USED_POS103_total_count,             0
CORE_L1_DEMAND_USED_POS103_total_pct,         -nan

CORE_L1_DEMAND_USED_POS104_count,             0
CORE_L1_DEMAND_USED_POS104_pct,         -nan
CORE_L1_DEMAND_USED_POS104_total_count,             0
CORE_L1_DEMAND_USED_POS104_total_pct,         -nan

CORE_L1_DEMAND_USED_POS105_count,             0
CORE_L1_DEMAND_USED_POS105_pct,         -nan
CORE_L1_DEMAND_USED_POS105_total_count,             0
CORE_L1_DEMAND_USED_POS105_total_pct,         -nan

CORE_L1_DEMAND_USED_POS106_count,             0
CORE_L1_DEMAND_USED_POS106_pct,         -nan
CORE_L1_DEMAND_USED_POS106_total_count,             0
CORE_L1_DEMAND_USED_POS106_total_pct,         -nan

CORE_L1_DEMAND_USED_POS107_count,             0
CORE_L1_DEMAND_USED_POS107_pct,         -nan
CORE_L1_DEMAND_USED_POS107_total_count,             0
CORE_L1_DEMAND_USED_POS107_total_pct,         -nan

CORE_L1_DEMAND_USED_POS108_count,             0
CORE_L1_DEMAND_USED_POS108_pct,         -nan
CORE_L1_DEMAND_USED_POS108_total_count,             0
CORE_L1_DEMAND_USED_POS108_total_pct,         -nan

CORE_L1_DEMAND_USED_POS109_count,             0
CORE_L1_DEMAND_USED_POS109_pct,         -nan
CORE_L1_DEMAND_USED_POS109_total_count,             0
CORE_L1_DEMAND_USED_POS109_total_pct,         -nan

CORE_L1_DEMAND_USED_POS110_count,             0
CORE_L1_DEMAND_USED_POS110_pct,         -nan
CORE_L1_DEMAND_USED_POS110_total_count,             0
CORE_L1_DEMAND_USED_POS110_total_pct,         -nan

CORE_L1_DEMAND_USED_POS111_count,             0
CORE_L1_DEMAND_USED_POS111_pct,         -nan
CORE_L1_DEMAND_USED_POS111_total_count,             0
CORE_L1_DEMAND_USED_POS111_total_pct,         -nan

CORE_L1_DEMAND_USED_POS112_count,             0
CORE_L1_DEMAND_USED_POS112_pct,         -nan
CORE_L1_DEMAND_USED_POS112_total_count,             0
CORE_L1_DEMAND_USED_POS112_total_pct,         -nan

CORE_L1_DEMAND_USED_POS113_count,             0
CORE_L1_DEMAND_USED_POS113_pct,         -nan
CORE_L1_DEMAND_USED_POS113_total_count,             0
CORE_L1_DEMAND_USED_POS113_total_pct,         -nan

CORE_L1_DEMAND_USED_POS114_count,             0
CORE_L1_DEMAND_USED_POS114_pct,         -nan
CORE_L1_DEMAND_USED_POS114_total_count,             0
CORE_L1_DEMAND_USED_POS114_total_pct,         -nan

CORE_L1_DEMAND_USED_POS115_count,             0
CORE_L1_DEMAND_USED_POS115_pct,         -nan
CORE_L1_DEMAND_USED_POS115_total_count,             0
CORE_L1_DEMAND_USED_POS115_total_pct,         -nan

CORE_L1_DEMAND_USED_POS116_count,             0
CORE_L1_DEMAND_USED_POS116_pct,         -nan
CORE_L1_DEMAND_USED_POS116_total_count,             0
CORE_L1_DEMAND_USED_POS116_total_pct,         -nan

CORE_L1_DEMAND_USED_POS117_count,             0
CORE_L1_DEMAND_USED_POS117_pct,         -nan
CORE_L1_DEMAND_USED_POS117_total_count,             0
CORE_L1_DEMAND_USED_POS117_total_pct,         -nan

CORE_L1_DEMAND_USED_POS118_count,             0
CORE_L1_DEMAND_USED_POS118_pct,         -nan
CORE_L1_DEMAND_USED_POS118_total_count,             0
CORE_L1_DEMAND_USED_POS118_total_pct,         -nan

CORE_L1_DEMAND_USED_POS119_count,             0
CORE_L1_DEMAND_USED_POS119_pct,         -nan
CORE_L1_DEMAND_USED_POS119_total_count,             0
CORE_L1_DEMAND_USED_POS119_total_pct,         -nan

CORE_L1_DEMAND_USED_POS120_count,             0
CORE_L1_DEMAND_USED_POS120_pct,         -nan
CORE_L1_DEMAND_USED_POS120_total_count,             0
CORE_L1_DEMAND_USED_POS120_total_pct,         -nan

CORE_L1_DEMAND_USED_POS121_count,             0
CORE_L1_DEMAND_USED_POS121_pct,         -nan
CORE_L1_DEMAND_USED_POS121_total_count,             0
CORE_L1_DEMAND_USED_POS121_total_pct,         -nan

CORE_L1_DEMAND_USED_POS122_count,             0
CORE_L1_DEMAND_USED_POS122_pct,         -nan
CORE_L1_DEMAND_USED_POS122_total_count,             0
CORE_L1_DEMAND_USED_POS122_total_pct,         -nan

CORE_L1_DEMAND_USED_POS123_count,             0
CORE_L1_DEMAND_USED_POS123_pct,         -nan
CORE_L1_DEMAND_USED_POS123_total_count,             0
CORE_L1_DEMAND_USED_POS123_total_pct,         -nan

CORE_L1_DEMAND_USED_POS124_count,             0
CORE_L1_DEMAND_USED_POS124_pct,         -nan
CORE_L1_DEMAND_USED_POS124_total_count,             0
CORE_L1_DEMAND_USED_POS124_total_pct,         -nan

CORE_L1_DEMAND_USED_POS125_count,             0
CORE_L1_DEMAND_USED_POS125_pct,         -nan
CORE_L1_DEMAND_USED_POS125_total_count,             0
CORE_L1_DEMAND_USED_POS125_total_pct,         -nan

CORE_L1_DEMAND_USED_POS126_count,             0
CORE_L1_DEMAND_USED_POS126_pct,         -nan
CORE_L1_DEMAND_USED_POS126_total_count,             0
CORE_L1_DEMAND_USED_POS126_total_pct,         -nan

CORE_L1_DEMAND_USED_POS127_count,             0
CORE_L1_DEMAND_USED_POS127_pct,         -nan
CORE_L1_DEMAND_USED_POS127_total_count,             0
CORE_L1_DEMAND_USED_POS127_total_pct,         -nan
CORE_L1_DEMAND_USED_POS127_sum_count,             0
CORE_L1_DEMAND_USED_POS127_sum_pct,         -nan
CORE_L1_DEMAND_USED_POS127_sum_total_count,             0
CORE_L1_DEMAND_USED_POS127_sum_total_pct,         -nan
CORE_L1_DEMAND_USED_POS127_mean,         -nan
CORE_L1_DEMAND_USED_POS127_stddev,         -nan
CORE_L1_DEMAND_USED_POS127_total_mean,         -nan
CORE_L1_DEMAND_USED_POS127_total_stddev,         -nan

CORE_L1_PREF_USED_POS0_count,             0
CORE_L1_PREF_USED_POS0_pct,         -nan
CORE_L1_PREF_USED_POS0_total_count,             0
CORE_L1_PREF_USED_POS0_total_pct,         -nan

CORE_L1_PREF_USED_POS1_count,             0
CORE_L1_PREF_USED_POS1_pct,         -nan
CORE_L1_PREF_USED_POS1_total_count,             0
CORE_L1_PREF_USED_POS1_total_pct,         -nan

CORE_L1_PREF_USED_POS2_count,             0
CORE_L1_PREF_USED_POS2_pct,         -nan
CORE_L1_PREF_USED_POS2_total_count,             0
CORE_L1_PREF_USED_POS2_total_pct,         -nan

CORE_L1_PREF_USED_POS3_count,             0
CORE_L1_PREF_USED_POS3_pct,         -nan
CORE_L1_PREF_USED_POS3_total_count,             0
CORE_L1_PREF_USED_POS3_total_pct,         -nan

CORE_L1_PREF_USED_POS4_count,             0
CORE_L1_PREF_USED_POS4_pct,         -nan
CORE_L1_PREF_USED_POS4_total_count,             0
CORE_L1_PREF_USED_POS4_total_pct,         -nan

CORE_L1_PREF_USED_POS5_count,             0
CORE_L1_PREF_USED_POS5_pct,         -nan
CORE_L1_PREF_USED_POS5_total_count,             0
CORE_L1_PREF_USED_POS5_total_pct,         -nan

CORE_L1_PREF_USED_POS6_count,             0
CORE_L1_PREF_USED_POS6_pct,         -nan
CORE_L1_PREF_USED_POS6_total_count,             0
CORE_L1_PREF_USED_POS6_total_pct,         -nan

CORE_L1_PREF_USED_POS7_count,             0
CORE_L1_PREF_USED_POS7_pct,         -nan
CORE_L1_PREF_USED_POS7_total_count,             0
CORE_L1_PREF_USED_POS7_total_pct,         -nan

CORE_L1_PREF_USED_POS8_count,             0
CORE_L1_PREF_USED_POS8_pct,         -nan
CORE_L1_PREF_USED_POS8_total_count,             0
CORE_L1_PREF_USED_POS8_total_pct,         -nan

CORE_L1_PREF_USED_POS9_count,             0
CORE_L1_PREF_USED_POS9_pct,         -nan
CORE_L1_PREF_USED_POS9_total_count,             0
CORE_L1_PREF_USED_POS9_total_pct,         -nan

CORE_L1_PREF_USED_POS10_count,             0
CORE_L1_PREF_USED_POS10_pct,         -nan
CORE_L1_PREF_USED_POS10_total_count,             0
CORE_L1_PREF_USED_POS10_total_pct,         -nan

CORE_L1_PREF_USED_POS11_count,             0
CORE_L1_PREF_USED_POS11_pct,         -nan
CORE_L1_PREF_USED_POS11_total_count,             0
CORE_L1_PREF_USED_POS11_total_pct,         -nan

CORE_L1_PREF_USED_POS12_count,             0
CORE_L1_PREF_USED_POS12_pct,         -nan
CORE_L1_PREF_USED_POS12_total_count,             0
CORE_L1_PREF_USED_POS12_total_pct,         -nan

CORE_L1_PREF_USED_POS13_count,             0
CORE_L1_PREF_USED_POS13_pct,         -nan
CORE_L1_PREF_USED_POS13_total_count,             0
CORE_L1_PREF_USED_POS13_total_pct,         -nan

CORE_L1_PREF_USED_POS14_count,             0
CORE_L1_PREF_USED_POS14_pct,         -nan
CORE_L1_PREF_USED_POS14_total_count,             0
CORE_L1_PREF_USED_POS14_total_pct,         -nan

CORE_L1_PREF_USED_POS15_count,             0
CORE_L1_PREF_USED_POS15_pct,         -nan
CORE_L1_PREF_USED_POS15_total_count,             0
CORE_L1_PREF_USED_POS15_total_pct,         -nan

CORE_L1_PREF_USED_POS16_count,             0
CORE_L1_PREF_USED_POS16_pct,         -nan
CORE_L1_PREF_USED_POS16_total_count,             0
CORE_L1_PREF_USED_POS16_total_pct,         -nan

CORE_L1_PREF_USED_POS17_count,             0
CORE_L1_PREF_USED_POS17_pct,         -nan
CORE_L1_PREF_USED_POS17_total_count,             0
CORE_L1_PREF_USED_POS17_total_pct,         -nan

CORE_L1_PREF_USED_POS18_count,             0
CORE_L1_PREF_USED_POS18_pct,         -nan
CORE_L1_PREF_USED_POS18_total_count,             0
CORE_L1_PREF_USED_POS18_total_pct,         -nan

CORE_L1_PREF_USED_POS19_count,             0
CORE_L1_PREF_USED_POS19_pct,         -nan
CORE_L1_PREF_USED_POS19_total_count,             0
CORE_L1_PREF_USED_POS19_total_pct,         -nan

CORE_L1_PREF_USED_POS20_count,             0
CORE_L1_PREF_USED_POS20_pct,         -nan
CORE_L1_PREF_USED_POS20_total_count,             0
CORE_L1_PREF_USED_POS20_total_pct,         -nan

CORE_L1_PREF_USED_POS21_count,             0
CORE_L1_PREF_USED_POS21_pct,         -nan
CORE_L1_PREF_USED_POS21_total_count,             0
CORE_L1_PREF_USED_POS21_total_pct,         -nan

CORE_L1_PREF_USED_POS22_count,             0
CORE_L1_PREF_USED_POS22_pct,         -nan
CORE_L1_PREF_USED_POS22_total_count,             0
CORE_L1_PREF_USED_POS22_total_pct,         -nan

CORE_L1_PREF_USED_POS23_count,             0
CORE_L1_PREF_USED_POS23_pct,         -nan
CORE_L1_PREF_USED_POS23_total_count,             0
CORE_L1_PREF_USED_POS23_total_pct,         -nan

CORE_L1_PREF_USED_POS24_count,             0
CORE_L1_PREF_USED_POS24_pct,         -nan
CORE_L1_PREF_USED_POS24_total_count,             0
CORE_L1_PREF_USED_POS24_total_pct,         -nan

CORE_L1_PREF_USED_POS25_count,             0
CORE_L1_PREF_USED_POS25_pct,         -nan
CORE_L1_PREF_USED_POS25_total_count,             0
CORE_L1_PREF_USED_POS25_total_pct,         -nan

CORE_L1_PREF_USED_POS26_count,             0
CORE_L1_PREF_USED_POS26_pct,         -nan
CORE_L1_PREF_USED_POS26_total_count,             0
CORE_L1_PREF_USED_POS26_total_pct,         -nan

CORE_L1_PREF_USED_POS27_count,             0
CORE_L1_PREF_USED_POS27_pct,         -nan
CORE_L1_PREF_USED_POS27_total_count,             0
CORE_L1_PREF_USED_POS27_total_pct,         -nan

CORE_L1_PREF_USED_POS28_count,             0
CORE_L1_PREF_USED_POS28_pct,         -nan
CORE_L1_PREF_USED_POS28_total_count,             0
CORE_L1_PREF_USED_POS28_total_pct,         -nan

CORE_L1_PREF_USED_POS29_count,             0
CORE_L1_PREF_USED_POS29_pct,         -nan
CORE_L1_PREF_USED_POS29_total_count,             0
CORE_L1_PREF_USED_POS29_total_pct,         -nan

CORE_L1_PREF_USED_POS30_count,             0
CORE_L1_PREF_USED_POS30_pct,         -nan
CORE_L1_PREF_USED_POS30_total_count,             0
CORE_L1_PREF_USED_POS30_total_pct,         -nan

CORE_L1_PREF_USED_POS31_count,             0
CORE_L1_PREF_USED_POS31_pct,         -nan
CORE_L1_PREF_USED_POS31_total_count,             0
CORE_L1_PREF_USED_POS31_total_pct,         -nan

CORE_L1_PREF_USED_POS32_count,             0
CORE_L1_PREF_USED_POS32_pct,         -nan
CORE_L1_PREF_USED_POS32_total_count,             0
CORE_L1_PREF_USED_POS32_total_pct,         -nan

CORE_L1_PREF_USED_POS33_count,             0
CORE_L1_PREF_USED_POS33_pct,         -nan
CORE_L1_PREF_USED_POS33_total_count,             0
CORE_L1_PREF_USED_POS33_total_pct,         -nan

CORE_L1_PREF_USED_POS34_count,             0
CORE_L1_PREF_USED_POS34_pct,         -nan
CORE_L1_PREF_USED_POS34_total_count,             0
CORE_L1_PREF_USED_POS34_total_pct,         -nan

CORE_L1_PREF_USED_POS35_count,             0
CORE_L1_PREF_USED_POS35_pct,         -nan
CORE_L1_PREF_USED_POS35_total_count,             0
CORE_L1_PREF_USED_POS35_total_pct,         -nan

CORE_L1_PREF_USED_POS36_count,             0
CORE_L1_PREF_USED_POS36_pct,         -nan
CORE_L1_PREF_USED_POS36_total_count,             0
CORE_L1_PREF_USED_POS36_total_pct,         -nan

CORE_L1_PREF_USED_POS37_count,             0
CORE_L1_PREF_USED_POS37_pct,         -nan
CORE_L1_PREF_USED_POS37_total_count,             0
CORE_L1_PREF_USED_POS37_total_pct,         -nan

CORE_L1_PREF_USED_POS38_count,             0
CORE_L1_PREF_USED_POS38_pct,         -nan
CORE_L1_PREF_USED_POS38_total_count,             0
CORE_L1_PREF_USED_POS38_total_pct,         -nan

CORE_L1_PREF_USED_POS39_count,             0
CORE_L1_PREF_USED_POS39_pct,         -nan
CORE_L1_PREF_USED_POS39_total_count,             0
CORE_L1_PREF_USED_POS39_total_pct,         -nan

CORE_L1_PREF_USED_POS40_count,             0
CORE_L1_PREF_USED_POS40_pct,         -nan
CORE_L1_PREF_USED_POS40_total_count,             0
CORE_L1_PREF_USED_POS40_total_pct,         -nan

CORE_L1_PREF_USED_POS41_count,             0
CORE_L1_PREF_USED_POS41_pct,         -nan
CORE_L1_PREF_USED_POS41_total_count,             0
CORE_L1_PREF_USED_POS41_total_pct,         -nan

CORE_L1_PREF_USED_POS42_count,             0
CORE_L1_PREF_USED_POS42_pct,         -nan
CORE_L1_PREF_USED_POS42_total_count,             0
CORE_L1_PREF_USED_POS42_total_pct,         -nan

CORE_L1_PREF_USED_POS43_count,             0
CORE_L1_PREF_USED_POS43_pct,         -nan
CORE_L1_PREF_USED_POS43_total_count,             0
CORE_L1_PREF_USED_POS43_total_pct,         -nan

CORE_L1_PREF_USED_POS44_count,             0
CORE_L1_PREF_USED_POS44_pct,         -nan
CORE_L1_PREF_USED_POS44_total_count,             0
CORE_L1_PREF_USED_POS44_total_pct,         -nan

CORE_L1_PREF_USED_POS45_count,             0
CORE_L1_PREF_USED_POS45_pct,         -nan
CORE_L1_PREF_USED_POS45_total_count,             0
CORE_L1_PREF_USED_POS45_total_pct,         -nan

CORE_L1_PREF_USED_POS46_count,             0
CORE_L1_PREF_USED_POS46_pct,         -nan
CORE_L1_PREF_USED_POS46_total_count,             0
CORE_L1_PREF_USED_POS46_total_pct,         -nan

CORE_L1_PREF_USED_POS47_count,             0
CORE_L1_PREF_USED_POS47_pct,         -nan
CORE_L1_PREF_USED_POS47_total_count,             0
CORE_L1_PREF_USED_POS47_total_pct,         -nan

CORE_L1_PREF_USED_POS48_count,             0
CORE_L1_PREF_USED_POS48_pct,         -nan
CORE_L1_PREF_USED_POS48_total_count,             0
CORE_L1_PREF_USED_POS48_total_pct,         -nan

CORE_L1_PREF_USED_POS49_count,             0
CORE_L1_PREF_USED_POS49_pct,         -nan
CORE_L1_PREF_USED_POS49_total_count,             0
CORE_L1_PREF_USED_POS49_total_pct,         -nan

CORE_L1_PREF_USED_POS50_count,             0
CORE_L1_PREF_USED_POS50_pct,         -nan
CORE_L1_PREF_USED_POS50_total_count,             0
CORE_L1_PREF_USED_POS50_total_pct,         -nan

CORE_L1_PREF_USED_POS51_count,             0
CORE_L1_PREF_USED_POS51_pct,         -nan
CORE_L1_PREF_USED_POS51_total_count,             0
CORE_L1_PREF_USED_POS51_total_pct,         -nan

CORE_L1_PREF_USED_POS52_count,             0
CORE_L1_PREF_USED_POS52_pct,         -nan
CORE_L1_PREF_USED_POS52_total_count,             0
CORE_L1_PREF_USED_POS52_total_pct,         -nan

CORE_L1_PREF_USED_POS53_count,             0
CORE_L1_PREF_USED_POS53_pct,         -nan
CORE_L1_PREF_USED_POS53_total_count,             0
CORE_L1_PREF_USED_POS53_total_pct,         -nan

CORE_L1_PREF_USED_POS54_count,             0
CORE_L1_PREF_USED_POS54_pct,         -nan
CORE_L1_PREF_USED_POS54_total_count,             0
CORE_L1_PREF_USED_POS54_total_pct,         -nan

CORE_L1_PREF_USED_POS55_count,             0
CORE_L1_PREF_USED_POS55_pct,         -nan
CORE_L1_PREF_USED_POS55_total_count,             0
CORE_L1_PREF_USED_POS55_total_pct,         -nan

CORE_L1_PREF_USED_POS56_count,             0
CORE_L1_PREF_USED_POS56_pct,         -nan
CORE_L1_PREF_USED_POS56_total_count,             0
CORE_L1_PREF_USED_POS56_total_pct,         -nan

CORE_L1_PREF_USED_POS57_count,             0
CORE_L1_PREF_USED_POS57_pct,         -nan
CORE_L1_PREF_USED_POS57_total_count,             0
CORE_L1_PREF_USED_POS57_total_pct,         -nan

CORE_L1_PREF_USED_POS58_count,             0
CORE_L1_PREF_USED_POS58_pct,         -nan
CORE_L1_PREF_USED_POS58_total_count,             0
CORE_L1_PREF_USED_POS58_total_pct,         -nan

CORE_L1_PREF_USED_POS59_count,             0
CORE_L1_PREF_USED_POS59_pct,         -nan
CORE_L1_PREF_USED_POS59_total_count,             0
CORE_L1_PREF_USED_POS59_total_pct,         -nan

CORE_L1_PREF_USED_POS60_count,             0
CORE_L1_PREF_USED_POS60_pct,         -nan
CORE_L1_PREF_USED_POS60_total_count,             0
CORE_L1_PREF_USED_POS60_total_pct,         -nan

CORE_L1_PREF_USED_POS61_count,             0
CORE_L1_PREF_USED_POS61_pct,         -nan
CORE_L1_PREF_USED_POS61_total_count,             0
CORE_L1_PREF_USED_POS61_total_pct,         -nan

CORE_L1_PREF_USED_POS62_count,             0
CORE_L1_PREF_USED_POS62_pct,         -nan
CORE_L1_PREF_USED_POS62_total_count,             0
CORE_L1_PREF_USED_POS62_total_pct,         -nan

CORE_L1_PREF_USED_POS63_count,             0
CORE_L1_PREF_USED_POS63_pct,         -nan
CORE_L1_PREF_USED_POS63_total_count,             0
CORE_L1_PREF_USED_POS63_total_pct,         -nan

CORE_L1_PREF_USED_POS64_count,             0
CORE_L1_PREF_USED_POS64_pct,         -nan
CORE_L1_PREF_USED_POS64_total_count,             0
CORE_L1_PREF_USED_POS64_total_pct,         -nan

CORE_L1_PREF_USED_POS65_count,             0
CORE_L1_PREF_USED_POS65_pct,         -nan
CORE_L1_PREF_USED_POS65_total_count,             0
CORE_L1_PREF_USED_POS65_total_pct,         -nan

CORE_L1_PREF_USED_POS66_count,             0
CORE_L1_PREF_USED_POS66_pct,         -nan
CORE_L1_PREF_USED_POS66_total_count,             0
CORE_L1_PREF_USED_POS66_total_pct,         -nan

CORE_L1_PREF_USED_POS67_count,             0
CORE_L1_PREF_USED_POS67_pct,         -nan
CORE_L1_PREF_USED_POS67_total_count,             0
CORE_L1_PREF_USED_POS67_total_pct,         -nan

CORE_L1_PREF_USED_POS68_count,             0
CORE_L1_PREF_USED_POS68_pct,         -nan
CORE_L1_PREF_USED_POS68_total_count,             0
CORE_L1_PREF_USED_POS68_total_pct,         -nan

CORE_L1_PREF_USED_POS69_count,             0
CORE_L1_PREF_USED_POS69_pct,         -nan
CORE_L1_PREF_USED_POS69_total_count,             0
CORE_L1_PREF_USED_POS69_total_pct,         -nan

CORE_L1_PREF_USED_POS70_count,             0
CORE_L1_PREF_USED_POS70_pct,         -nan
CORE_L1_PREF_USED_POS70_total_count,             0
CORE_L1_PREF_USED_POS70_total_pct,         -nan

CORE_L1_PREF_USED_POS71_count,             0
CORE_L1_PREF_USED_POS71_pct,         -nan
CORE_L1_PREF_USED_POS71_total_count,             0
CORE_L1_PREF_USED_POS71_total_pct,         -nan

CORE_L1_PREF_USED_POS72_count,             0
CORE_L1_PREF_USED_POS72_pct,         -nan
CORE_L1_PREF_USED_POS72_total_count,             0
CORE_L1_PREF_USED_POS72_total_pct,         -nan

CORE_L1_PREF_USED_POS73_count,             0
CORE_L1_PREF_USED_POS73_pct,         -nan
CORE_L1_PREF_USED_POS73_total_count,             0
CORE_L1_PREF_USED_POS73_total_pct,         -nan

CORE_L1_PREF_USED_POS74_count,             0
CORE_L1_PREF_USED_POS74_pct,         -nan
CORE_L1_PREF_USED_POS74_total_count,             0
CORE_L1_PREF_USED_POS74_total_pct,         -nan

CORE_L1_PREF_USED_POS75_count,             0
CORE_L1_PREF_USED_POS75_pct,         -nan
CORE_L1_PREF_USED_POS75_total_count,             0
CORE_L1_PREF_USED_POS75_total_pct,         -nan

CORE_L1_PREF_USED_POS76_count,             0
CORE_L1_PREF_USED_POS76_pct,         -nan
CORE_L1_PREF_USED_POS76_total_count,             0
CORE_L1_PREF_USED_POS76_total_pct,         -nan

CORE_L1_PREF_USED_POS77_count,             0
CORE_L1_PREF_USED_POS77_pct,         -nan
CORE_L1_PREF_USED_POS77_total_count,             0
CORE_L1_PREF_USED_POS77_total_pct,         -nan

CORE_L1_PREF_USED_POS78_count,             0
CORE_L1_PREF_USED_POS78_pct,         -nan
CORE_L1_PREF_USED_POS78_total_count,             0
CORE_L1_PREF_USED_POS78_total_pct,         -nan

CORE_L1_PREF_USED_POS79_count,             0
CORE_L1_PREF_USED_POS79_pct,         -nan
CORE_L1_PREF_USED_POS79_total_count,             0
CORE_L1_PREF_USED_POS79_total_pct,         -nan

CORE_L1_PREF_USED_POS80_count,             0
CORE_L1_PREF_USED_POS80_pct,         -nan
CORE_L1_PREF_USED_POS80_total_count,             0
CORE_L1_PREF_USED_POS80_total_pct,         -nan

CORE_L1_PREF_USED_POS81_count,             0
CORE_L1_PREF_USED_POS81_pct,         -nan
CORE_L1_PREF_USED_POS81_total_count,             0
CORE_L1_PREF_USED_POS81_total_pct,         -nan

CORE_L1_PREF_USED_POS82_count,             0
CORE_L1_PREF_USED_POS82_pct,         -nan
CORE_L1_PREF_USED_POS82_total_count,             0
CORE_L1_PREF_USED_POS82_total_pct,         -nan

CORE_L1_PREF_USED_POS83_count,             0
CORE_L1_PREF_USED_POS83_pct,         -nan
CORE_L1_PREF_USED_POS83_total_count,             0
CORE_L1_PREF_USED_POS83_total_pct,         -nan

CORE_L1_PREF_USED_POS84_count,             0
CORE_L1_PREF_USED_POS84_pct,         -nan
CORE_L1_PREF_USED_POS84_total_count,             0
CORE_L1_PREF_USED_POS84_total_pct,         -nan

CORE_L1_PREF_USED_POS85_count,             0
CORE_L1_PREF_USED_POS85_pct,         -nan
CORE_L1_PREF_USED_POS85_total_count,             0
CORE_L1_PREF_USED_POS85_total_pct,         -nan

CORE_L1_PREF_USED_POS86_count,             0
CORE_L1_PREF_USED_POS86_pct,         -nan
CORE_L1_PREF_USED_POS86_total_count,             0
CORE_L1_PREF_USED_POS86_total_pct,         -nan

CORE_L1_PREF_USED_POS87_count,             0
CORE_L1_PREF_USED_POS87_pct,         -nan
CORE_L1_PREF_USED_POS87_total_count,             0
CORE_L1_PREF_USED_POS87_total_pct,         -nan

CORE_L1_PREF_USED_POS88_count,             0
CORE_L1_PREF_USED_POS88_pct,         -nan
CORE_L1_PREF_USED_POS88_total_count,             0
CORE_L1_PREF_USED_POS88_total_pct,         -nan

CORE_L1_PREF_USED_POS89_count,             0
CORE_L1_PREF_USED_POS89_pct,         -nan
CORE_L1_PREF_USED_POS89_total_count,             0
CORE_L1_PREF_USED_POS89_total_pct,         -nan

CORE_L1_PREF_USED_POS90_count,             0
CORE_L1_PREF_USED_POS90_pct,         -nan
CORE_L1_PREF_USED_POS90_total_count,             0
CORE_L1_PREF_USED_POS90_total_pct,         -nan

CORE_L1_PREF_USED_POS91_count,             0
CORE_L1_PREF_USED_POS91_pct,         -nan
CORE_L1_PREF_USED_POS91_total_count,             0
CORE_L1_PREF_USED_POS91_total_pct,         -nan

CORE_L1_PREF_USED_POS92_count,             0
CORE_L1_PREF_USED_POS92_pct,         -nan
CORE_L1_PREF_USED_POS92_total_count,             0
CORE_L1_PREF_USED_POS92_total_pct,         -nan

CORE_L1_PREF_USED_POS93_count,             0
CORE_L1_PREF_USED_POS93_pct,         -nan
CORE_L1_PREF_USED_POS93_total_count,             0
CORE_L1_PREF_USED_POS93_total_pct,         -nan

CORE_L1_PREF_USED_POS94_count,             0
CORE_L1_PREF_USED_POS94_pct,         -nan
CORE_L1_PREF_USED_POS94_total_count,             0
CORE_L1_PREF_USED_POS94_total_pct,         -nan

CORE_L1_PREF_USED_POS95_count,             0
CORE_L1_PREF_USED_POS95_pct,         -nan
CORE_L1_PREF_USED_POS95_total_count,             0
CORE_L1_PREF_USED_POS95_total_pct,         -nan

CORE_L1_PREF_USED_POS96_count,             0
CORE_L1_PREF_USED_POS96_pct,         -nan
CORE_L1_PREF_USED_POS96_total_count,             0
CORE_L1_PREF_USED_POS96_total_pct,         -nan

CORE_L1_PREF_USED_POS97_count,             0
CORE_L1_PREF_USED_POS97_pct,         -nan
CORE_L1_PREF_USED_POS97_total_count,             0
CORE_L1_PREF_USED_POS97_total_pct,         -nan

CORE_L1_PREF_USED_POS98_count,             0
CORE_L1_PREF_USED_POS98_pct,         -nan
CORE_L1_PREF_USED_POS98_total_count,             0
CORE_L1_PREF_USED_POS98_total_pct,         -nan

CORE_L1_PREF_USED_POS99_count,             0
CORE_L1_PREF_USED_POS99_pct,         -nan
CORE_L1_PREF_USED_POS99_total_count,             0
CORE_L1_PREF_USED_POS99_total_pct,         -nan

CORE_L1_PREF_USED_POS100_count,             0
CORE_L1_PREF_USED_POS100_pct,         -nan
CORE_L1_PREF_USED_POS100_total_count,             0
CORE_L1_PREF_USED_POS100_total_pct,         -nan

CORE_L1_PREF_USED_POS101_count,             0
CORE_L1_PREF_USED_POS101_pct,         -nan
CORE_L1_PREF_USED_POS101_total_count,             0
CORE_L1_PREF_USED_POS101_total_pct,         -nan

CORE_L1_PREF_USED_POS102_count,             0
CORE_L1_PREF_USED_POS102_pct,         -nan
CORE_L1_PREF_USED_POS102_total_count,             0
CORE_L1_PREF_USED_POS102_total_pct,         -nan

CORE_L1_PREF_USED_POS103_count,             0
CORE_L1_PREF_USED_POS103_pct,         -nan
CORE_L1_PREF_USED_POS103_total_count,             0
CORE_L1_PREF_USED_POS103_total_pct,         -nan

CORE_L1_PREF_USED_POS104_count,             0
CORE_L1_PREF_USED_POS104_pct,         -nan
CORE_L1_PREF_USED_POS104_total_count,             0
CORE_L1_PREF_USED_POS104_total_pct,         -nan

CORE_L1_PREF_USED_POS105_count,             0
CORE_L1_PREF_USED_POS105_pct,         -nan
CORE_L1_PREF_USED_POS105_total_count,             0
CORE_L1_PREF_USED_POS105_total_pct,         -nan

CORE_L1_PREF_USED_POS106_count,             0
CORE_L1_PREF_USED_POS106_pct,         -nan
CORE_L1_PREF_USED_POS106_total_count,             0
CORE_L1_PREF_USED_POS106_total_pct,         -nan

CORE_L1_PREF_USED_POS107_count,             0
CORE_L1_PREF_USED_POS107_pct,         -nan
CORE_L1_PREF_USED_POS107_total_count,             0
CORE_L1_PREF_USED_POS107_total_pct,         -nan

CORE_L1_PREF_USED_POS108_count,             0
CORE_L1_PREF_USED_POS108_pct,         -nan
CORE_L1_PREF_USED_POS108_total_count,             0
CORE_L1_PREF_USED_POS108_total_pct,         -nan

CORE_L1_PREF_USED_POS109_count,             0
CORE_L1_PREF_USED_POS109_pct,         -nan
CORE_L1_PREF_USED_POS109_total_count,             0
CORE_L1_PREF_USED_POS109_total_pct,         -nan

CORE_L1_PREF_USED_POS110_count,             0
CORE_L1_PREF_USED_POS110_pct,         -nan
CORE_L1_PREF_USED_POS110_total_count,             0
CORE_L1_PREF_USED_POS110_total_pct,         -nan

CORE_L1_PREF_USED_POS111_count,             0
CORE_L1_PREF_USED_POS111_pct,         -nan
CORE_L1_PREF_USED_POS111_total_count,             0
CORE_L1_PREF_USED_POS111_total_pct,         -nan

CORE_L1_PREF_USED_POS112_count,             0
CORE_L1_PREF_USED_POS112_pct,         -nan
CORE_L1_PREF_USED_POS112_total_count,             0
CORE_L1_PREF_USED_POS112_total_pct,         -nan

CORE_L1_PREF_USED_POS113_count,             0
CORE_L1_PREF_USED_POS113_pct,         -nan
CORE_L1_PREF_USED_POS113_total_count,             0
CORE_L1_PREF_USED_POS113_total_pct,         -nan

CORE_L1_PREF_USED_POS114_count,             0
CORE_L1_PREF_USED_POS114_pct,         -nan
CORE_L1_PREF_USED_POS114_total_count,             0
CORE_L1_PREF_USED_POS114_total_pct,         -nan

CORE_L1_PREF_USED_POS115_count,             0
CORE_L1_PREF_USED_POS115_pct,         -nan
CORE_L1_PREF_USED_POS115_total_count,             0
CORE_L1_PREF_USED_POS115_total_pct,         -nan

CORE_L1_PREF_USED_POS116_count,             0
CORE_L1_PREF_USED_POS116_pct,         -nan
CORE_L1_PREF_USED_POS116_total_count,             0
CORE_L1_PREF_USED_POS116_total_pct,         -nan

CORE_L1_PREF_USED_POS117_count,             0
CORE_L1_PREF_USED_POS117_pct,         -nan
CORE_L1_PREF_USED_POS117_total_count,             0
CORE_L1_PREF_USED_POS117_total_pct,         -nan

CORE_L1_PREF_USED_POS118_count,             0
CORE_L1_PREF_USED_POS118_pct,         -nan
CORE_L1_PREF_USED_POS118_total_count,             0
CORE_L1_PREF_USED_POS118_total_pct,         -nan

CORE_L1_PREF_USED_POS119_count,             0
CORE_L1_PREF_USED_POS119_pct,         -nan
CORE_L1_PREF_USED_POS119_total_count,             0
CORE_L1_PREF_USED_POS119_total_pct,         -nan

CORE_L1_PREF_USED_POS120_count,             0
CORE_L1_PREF_USED_POS120_pct,         -nan
CORE_L1_PREF_USED_POS120_total_count,             0
CORE_L1_PREF_USED_POS120_total_pct,         -nan

CORE_L1_PREF_USED_POS121_count,             0
CORE_L1_PREF_USED_POS121_pct,         -nan
CORE_L1_PREF_USED_POS121_total_count,             0
CORE_L1_PREF_USED_POS121_total_pct,         -nan

CORE_L1_PREF_USED_POS122_count,             0
CORE_L1_PREF_USED_POS122_pct,         -nan
CORE_L1_PREF_USED_POS122_total_count,             0
CORE_L1_PREF_USED_POS122_total_pct,         -nan

CORE_L1_PREF_USED_POS123_count,             0
CORE_L1_PREF_USED_POS123_pct,         -nan
CORE_L1_PREF_USED_POS123_total_count,             0
CORE_L1_PREF_USED_POS123_total_pct,         -nan

CORE_L1_PREF_USED_POS124_count,             0
CORE_L1_PREF_USED_POS124_pct,         -nan
CORE_L1_PREF_USED_POS124_total_count,             0
CORE_L1_PREF_USED_POS124_total_pct,         -nan

CORE_L1_PREF_USED_POS125_count,             0
CORE_L1_PREF_USED_POS125_pct,         -nan
CORE_L1_PREF_USED_POS125_total_count,             0
CORE_L1_PREF_USED_POS125_total_pct,         -nan

CORE_L1_PREF_USED_POS126_count,             0
CORE_L1_PREF_USED_POS126_pct,         -nan
CORE_L1_PREF_USED_POS126_total_count,             0
CORE_L1_PREF_USED_POS126_total_pct,         -nan

CORE_L1_PREF_USED_POS127_count,             0
CORE_L1_PREF_USED_POS127_pct,         -nan
CORE_L1_PREF_USED_POS127_total_count,             0
CORE_L1_PREF_USED_POS127_total_pct,         -nan
CORE_L1_PREF_USED_POS127_sum_count,             0
CORE_L1_PREF_USED_POS127_sum_pct,         -nan
CORE_L1_PREF_USED_POS127_sum_total_count,             0
CORE_L1_PREF_USED_POS127_sum_total_pct,         -nan
CORE_L1_PREF_USED_POS127_mean,         -nan
CORE_L1_PREF_USED_POS127_stddev,         -nan
CORE_L1_PREF_USED_POS127_total_mean,         -nan
CORE_L1_PREF_USED_POS127_total_stddev,         -nan

CORE_TOTAL_SETS_ALL_INTERVALS_count,             0
CORE_TOTAL_SETS_ALL_INTERVALS_total_count,             0

CORE_L1_AVG_NUM_WAYS_count,             0
CORE_L1_AVG_NUM_WAYS_pct,         -nan
CORE_L1_AVG_NUM_WAYS_total_count,             0
CORE_L1_AVG_NUM_WAYS_total_pct,         -nan

L1_PARTITION_INTERVALS_count,             0
L1_PARTITION_INTERVALS_total_count,             0

NORESET_L1_PARTITION_count,             0
NORESET_L1_PARTITION_total_count,             0

L1_SHADOW_ACCESS_count,             0
L1_SHADOW_ACCESS_total_count,             0

L1_SHADOW_ACCESS_STALLING_count,             0
L1_SHADOW_ACCESS_STALLING_total_count,             0

L1_SHADOW_ACCESS_DEMAND_count,             0
L1_SHADOW_ACCESS_DEMAND_total_count,             0

L1_SHADOW_HIT_count,             0
L1_SHADOW_HIT_total_count,             0

L1_SHADOW_HIT_STALLING_count,             0
L1_SHADOW_HIT_STALLING_total_count,             0

L1_SHADOW_HIT_DEMAND_count,             0
L1_SHADOW_HIT_DEMAND_total_count,             0

L1_SHADOW_UNTIMELY_HIT_count,             0
L1_SHADOW_UNTIMELY_HIT_total_count,             0

L1_SHADOW_UNTIMELY_HIT_STALLING_count,             0
L1_SHADOW_UNTIMELY_HIT_STALLING_total_count,             0

L1_SHADOW_UNTIMELY_HIT_DEMAND_count,             0
L1_SHADOW_UNTIMELY_HIT_DEMAND_total_count,             0

L1_SHADOW_HIT_POS0_count,             0
L1_SHADOW_HIT_POS0_pct,         -nan
L1_SHADOW_HIT_POS0_total_count,             0
L1_SHADOW_HIT_POS0_total_pct,         -nan

L1_SHADOW_HIT_POS1_count,             0
L1_SHADOW_HIT_POS1_pct,         -nan
L1_SHADOW_HIT_POS1_total_count,             0
L1_SHADOW_HIT_POS1_total_pct,         -nan

L1_SHADOW_HIT_POS2_count,             0
L1_SHADOW_HIT_POS2_pct,         -nan
L1_SHADOW_HIT_POS2_total_count,             0
L1_SHADOW_HIT_POS2_total_pct,         -nan

L1_SHADOW_HIT_POS3_count,             0
L1_SHADOW_HIT_POS3_pct,         -nan
L1_SHADOW_HIT_POS3_total_count,             0
L1_SHADOW_HIT_POS3_total_pct,         -nan

L1_SHADOW_HIT_POS4_count,             0
L1_SHADOW_HIT_POS4_pct,         -nan
L1_SHADOW_HIT_POS4_total_count,             0
L1_SHADOW_HIT_POS4_total_pct,         -nan

L1_SHADOW_HIT_POS5_count,             0
L1_SHADOW_HIT_POS5_pct,         -nan
L1_SHADOW_HIT_POS5_total_count,             0
L1_SHADOW_HIT_POS5_total_pct,         -nan

L1_SHADOW_HIT_POS6_count,             0
L1_SHADOW_HIT_POS6_pct,         -nan
L1_SHADOW_HIT_POS6_total_count,             0
L1_SHADOW_HIT_POS6_total_pct,         -nan

L1_SHADOW_HIT_POS7_count,             0
L1_SHADOW_HIT_POS7_pct,         -nan
L1_SHADOW_HIT_POS7_total_count,             0
L1_SHADOW_HIT_POS7_total_pct,         -nan

L1_SHADOW_HIT_POS8_count,             0
L1_SHADOW_HIT_POS8_pct,         -nan
L1_SHADOW_HIT_POS8_total_count,             0
L1_SHADOW_HIT_POS8_total_pct,         -nan

L1_SHADOW_HIT_POS9_count,             0
L1_SHADOW_HIT_POS9_pct,         -nan
L1_SHADOW_HIT_POS9_total_count,             0
L1_SHADOW_HIT_POS9_total_pct,         -nan

L1_SHADOW_HIT_POS10_count,             0
L1_SHADOW_HIT_POS10_pct,         -nan
L1_SHADOW_HIT_POS10_total_count,             0
L1_SHADOW_HIT_POS10_total_pct,         -nan

L1_SHADOW_HIT_POS11_count,             0
L1_SHADOW_HIT_POS11_pct,         -nan
L1_SHADOW_HIT_POS11_total_count,             0
L1_SHADOW_HIT_POS11_total_pct,         -nan

L1_SHADOW_HIT_POS12_count,             0
L1_SHADOW_HIT_POS12_pct,         -nan
L1_SHADOW_HIT_POS12_total_count,             0
L1_SHADOW_HIT_POS12_total_pct,         -nan

L1_SHADOW_HIT_POS13_count,             0
L1_SHADOW_HIT_POS13_pct,         -nan
L1_SHADOW_HIT_POS13_total_count,             0
L1_SHADOW_HIT_POS13_total_pct,         -nan

L1_SHADOW_HIT_POS14_count,             0
L1_SHADOW_HIT_POS14_pct,         -nan
L1_SHADOW_HIT_POS14_total_count,             0
L1_SHADOW_HIT_POS14_total_pct,         -nan

L1_SHADOW_HIT_POS15_count,             0
L1_SHADOW_HIT_POS15_pct,         -nan
L1_SHADOW_HIT_POS15_total_count,             0
L1_SHADOW_HIT_POS15_total_pct,         -nan

L1_SHADOW_HIT_POS16_count,             0
L1_SHADOW_HIT_POS16_pct,         -nan
L1_SHADOW_HIT_POS16_total_count,             0
L1_SHADOW_HIT_POS16_total_pct,         -nan

L1_SHADOW_HIT_POS17_count,             0
L1_SHADOW_HIT_POS17_pct,         -nan
L1_SHADOW_HIT_POS17_total_count,             0
L1_SHADOW_HIT_POS17_total_pct,         -nan

L1_SHADOW_HIT_POS18_count,             0
L1_SHADOW_HIT_POS18_pct,         -nan
L1_SHADOW_HIT_POS18_total_count,             0
L1_SHADOW_HIT_POS18_total_pct,         -nan

L1_SHADOW_HIT_POS19_count,             0
L1_SHADOW_HIT_POS19_pct,         -nan
L1_SHADOW_HIT_POS19_total_count,             0
L1_SHADOW_HIT_POS19_total_pct,         -nan

L1_SHADOW_HIT_POS20_count,             0
L1_SHADOW_HIT_POS20_pct,         -nan
L1_SHADOW_HIT_POS20_total_count,             0
L1_SHADOW_HIT_POS20_total_pct,         -nan

L1_SHADOW_HIT_POS21_count,             0
L1_SHADOW_HIT_POS21_pct,         -nan
L1_SHADOW_HIT_POS21_total_count,             0
L1_SHADOW_HIT_POS21_total_pct,         -nan

L1_SHADOW_HIT_POS22_count,             0
L1_SHADOW_HIT_POS22_pct,         -nan
L1_SHADOW_HIT_POS22_total_count,             0
L1_SHADOW_HIT_POS22_total_pct,         -nan

L1_SHADOW_HIT_POS23_count,             0
L1_SHADOW_HIT_POS23_pct,         -nan
L1_SHADOW_HIT_POS23_total_count,             0
L1_SHADOW_HIT_POS23_total_pct,         -nan

L1_SHADOW_HIT_POS24_count,             0
L1_SHADOW_HIT_POS24_pct,         -nan
L1_SHADOW_HIT_POS24_total_count,             0
L1_SHADOW_HIT_POS24_total_pct,         -nan

L1_SHADOW_HIT_POS25_count,             0
L1_SHADOW_HIT_POS25_pct,         -nan
L1_SHADOW_HIT_POS25_total_count,             0
L1_SHADOW_HIT_POS25_total_pct,         -nan

L1_SHADOW_HIT_POS26_count,             0
L1_SHADOW_HIT_POS26_pct,         -nan
L1_SHADOW_HIT_POS26_total_count,             0
L1_SHADOW_HIT_POS26_total_pct,         -nan

L1_SHADOW_HIT_POS27_count,             0
L1_SHADOW_HIT_POS27_pct,         -nan
L1_SHADOW_HIT_POS27_total_count,             0
L1_SHADOW_HIT_POS27_total_pct,         -nan

L1_SHADOW_HIT_POS28_count,             0
L1_SHADOW_HIT_POS28_pct,         -nan
L1_SHADOW_HIT_POS28_total_count,             0
L1_SHADOW_HIT_POS28_total_pct,         -nan

L1_SHADOW_HIT_POS29_count,             0
L1_SHADOW_HIT_POS29_pct,         -nan
L1_SHADOW_HIT_POS29_total_count,             0
L1_SHADOW_HIT_POS29_total_pct,         -nan

L1_SHADOW_HIT_POS30_count,             0
L1_SHADOW_HIT_POS30_pct,         -nan
L1_SHADOW_HIT_POS30_total_count,             0
L1_SHADOW_HIT_POS30_total_pct,         -nan

L1_SHADOW_HIT_POS31_count,             0
L1_SHADOW_HIT_POS31_pct,         -nan
L1_SHADOW_HIT_POS31_total_count,             0
L1_SHADOW_HIT_POS31_total_pct,         -nan

L1_SHADOW_HIT_POS32_count,             0
L1_SHADOW_HIT_POS32_pct,         -nan
L1_SHADOW_HIT_POS32_total_count,             0
L1_SHADOW_HIT_POS32_total_pct,         -nan

L1_SHADOW_HIT_POS33_count,             0
L1_SHADOW_HIT_POS33_pct,         -nan
L1_SHADOW_HIT_POS33_total_count,             0
L1_SHADOW_HIT_POS33_total_pct,         -nan

L1_SHADOW_HIT_POS34_count,             0
L1_SHADOW_HIT_POS34_pct,         -nan
L1_SHADOW_HIT_POS34_total_count,             0
L1_SHADOW_HIT_POS34_total_pct,         -nan

L1_SHADOW_HIT_POS35_count,             0
L1_SHADOW_HIT_POS35_pct,         -nan
L1_SHADOW_HIT_POS35_total_count,             0
L1_SHADOW_HIT_POS35_total_pct,         -nan

L1_SHADOW_HIT_POS36_count,             0
L1_SHADOW_HIT_POS36_pct,         -nan
L1_SHADOW_HIT_POS36_total_count,             0
L1_SHADOW_HIT_POS36_total_pct,         -nan

L1_SHADOW_HIT_POS37_count,             0
L1_SHADOW_HIT_POS37_pct,         -nan
L1_SHADOW_HIT_POS37_total_count,             0
L1_SHADOW_HIT_POS37_total_pct,         -nan

L1_SHADOW_HIT_POS38_count,             0
L1_SHADOW_HIT_POS38_pct,         -nan
L1_SHADOW_HIT_POS38_total_count,             0
L1_SHADOW_HIT_POS38_total_pct,         -nan

L1_SHADOW_HIT_POS39_count,             0
L1_SHADOW_HIT_POS39_pct,         -nan
L1_SHADOW_HIT_POS39_total_count,             0
L1_SHADOW_HIT_POS39_total_pct,         -nan

L1_SHADOW_HIT_POS40_count,             0
L1_SHADOW_HIT_POS40_pct,         -nan
L1_SHADOW_HIT_POS40_total_count,             0
L1_SHADOW_HIT_POS40_total_pct,         -nan

L1_SHADOW_HIT_POS41_count,             0
L1_SHADOW_HIT_POS41_pct,         -nan
L1_SHADOW_HIT_POS41_total_count,             0
L1_SHADOW_HIT_POS41_total_pct,         -nan

L1_SHADOW_HIT_POS42_count,             0
L1_SHADOW_HIT_POS42_pct,         -nan
L1_SHADOW_HIT_POS42_total_count,             0
L1_SHADOW_HIT_POS42_total_pct,         -nan

L1_SHADOW_HIT_POS43_count,             0
L1_SHADOW_HIT_POS43_pct,         -nan
L1_SHADOW_HIT_POS43_total_count,             0
L1_SHADOW_HIT_POS43_total_pct,         -nan

L1_SHADOW_HIT_POS44_count,             0
L1_SHADOW_HIT_POS44_pct,         -nan
L1_SHADOW_HIT_POS44_total_count,             0
L1_SHADOW_HIT_POS44_total_pct,         -nan

L1_SHADOW_HIT_POS45_count,             0
L1_SHADOW_HIT_POS45_pct,         -nan
L1_SHADOW_HIT_POS45_total_count,             0
L1_SHADOW_HIT_POS45_total_pct,         -nan

L1_SHADOW_HIT_POS46_count,             0
L1_SHADOW_HIT_POS46_pct,         -nan
L1_SHADOW_HIT_POS46_total_count,             0
L1_SHADOW_HIT_POS46_total_pct,         -nan

L1_SHADOW_HIT_POS47_count,             0
L1_SHADOW_HIT_POS47_pct,         -nan
L1_SHADOW_HIT_POS47_total_count,             0
L1_SHADOW_HIT_POS47_total_pct,         -nan

L1_SHADOW_HIT_POS48_count,             0
L1_SHADOW_HIT_POS48_pct,         -nan
L1_SHADOW_HIT_POS48_total_count,             0
L1_SHADOW_HIT_POS48_total_pct,         -nan

L1_SHADOW_HIT_POS49_count,             0
L1_SHADOW_HIT_POS49_pct,         -nan
L1_SHADOW_HIT_POS49_total_count,             0
L1_SHADOW_HIT_POS49_total_pct,         -nan

L1_SHADOW_HIT_POS50_count,             0
L1_SHADOW_HIT_POS50_pct,         -nan
L1_SHADOW_HIT_POS50_total_count,             0
L1_SHADOW_HIT_POS50_total_pct,         -nan

L1_SHADOW_HIT_POS51_count,             0
L1_SHADOW_HIT_POS51_pct,         -nan
L1_SHADOW_HIT_POS51_total_count,             0
L1_SHADOW_HIT_POS51_total_pct,         -nan

L1_SHADOW_HIT_POS52_count,             0
L1_SHADOW_HIT_POS52_pct,         -nan
L1_SHADOW_HIT_POS52_total_count,             0
L1_SHADOW_HIT_POS52_total_pct,         -nan

L1_SHADOW_HIT_POS53_count,             0
L1_SHADOW_HIT_POS53_pct,         -nan
L1_SHADOW_HIT_POS53_total_count,             0
L1_SHADOW_HIT_POS53_total_pct,         -nan

L1_SHADOW_HIT_POS54_count,             0
L1_SHADOW_HIT_POS54_pct,         -nan
L1_SHADOW_HIT_POS54_total_count,             0
L1_SHADOW_HIT_POS54_total_pct,         -nan

L1_SHADOW_HIT_POS55_count,             0
L1_SHADOW_HIT_POS55_pct,         -nan
L1_SHADOW_HIT_POS55_total_count,             0
L1_SHADOW_HIT_POS55_total_pct,         -nan

L1_SHADOW_HIT_POS56_count,             0
L1_SHADOW_HIT_POS56_pct,         -nan
L1_SHADOW_HIT_POS56_total_count,             0
L1_SHADOW_HIT_POS56_total_pct,         -nan

L1_SHADOW_HIT_POS57_count,             0
L1_SHADOW_HIT_POS57_pct,         -nan
L1_SHADOW_HIT_POS57_total_count,             0
L1_SHADOW_HIT_POS57_total_pct,         -nan

L1_SHADOW_HIT_POS58_count,             0
L1_SHADOW_HIT_POS58_pct,         -nan
L1_SHADOW_HIT_POS58_total_count,             0
L1_SHADOW_HIT_POS58_total_pct,         -nan

L1_SHADOW_HIT_POS59_count,             0
L1_SHADOW_HIT_POS59_pct,         -nan
L1_SHADOW_HIT_POS59_total_count,             0
L1_SHADOW_HIT_POS59_total_pct,         -nan

L1_SHADOW_HIT_POS60_count,             0
L1_SHADOW_HIT_POS60_pct,         -nan
L1_SHADOW_HIT_POS60_total_count,             0
L1_SHADOW_HIT_POS60_total_pct,         -nan

L1_SHADOW_HIT_POS61_count,             0
L1_SHADOW_HIT_POS61_pct,         -nan
L1_SHADOW_HIT_POS61_total_count,             0
L1_SHADOW_HIT_POS61_total_pct,         -nan

L1_SHADOW_HIT_POS62_count,             0
L1_SHADOW_HIT_POS62_pct,         -nan
L1_SHADOW_HIT_POS62_total_count,             0
L1_SHADOW_HIT_POS62_total_pct,         -nan

L1_SHADOW_HIT_POS63_count,             0
L1_SHADOW_HIT_POS63_pct,         -nan
L1_SHADOW_HIT_POS63_total_count,             0
L1_SHADOW_HIT_POS63_total_pct,         -nan

L1_SHADOW_HIT_POS64_count,             0
L1_SHADOW_HIT_POS64_pct,         -nan
L1_SHADOW_HIT_POS64_total_count,             0
L1_SHADOW_HIT_POS64_total_pct,         -nan

L1_SHADOW_HIT_POS65_count,             0
L1_SHADOW_HIT_POS65_pct,         -nan
L1_SHADOW_HIT_POS65_total_count,             0
L1_SHADOW_HIT_POS65_total_pct,         -nan

L1_SHADOW_HIT_POS66_count,             0
L1_SHADOW_HIT_POS66_pct,         -nan
L1_SHADOW_HIT_POS66_total_count,             0
L1_SHADOW_HIT_POS66_total_pct,         -nan

L1_SHADOW_HIT_POS67_count,             0
L1_SHADOW_HIT_POS67_pct,         -nan
L1_SHADOW_HIT_POS67_total_count,             0
L1_SHADOW_HIT_POS67_total_pct,         -nan

L1_SHADOW_HIT_POS68_count,             0
L1_SHADOW_HIT_POS68_pct,         -nan
L1_SHADOW_HIT_POS68_total_count,             0
L1_SHADOW_HIT_POS68_total_pct,         -nan

L1_SHADOW_HIT_POS69_count,             0
L1_SHADOW_HIT_POS69_pct,         -nan
L1_SHADOW_HIT_POS69_total_count,             0
L1_SHADOW_HIT_POS69_total_pct,         -nan

L1_SHADOW_HIT_POS70_count,             0
L1_SHADOW_HIT_POS70_pct,         -nan
L1_SHADOW_HIT_POS70_total_count,             0
L1_SHADOW_HIT_POS70_total_pct,         -nan

L1_SHADOW_HIT_POS71_count,             0
L1_SHADOW_HIT_POS71_pct,         -nan
L1_SHADOW_HIT_POS71_total_count,             0
L1_SHADOW_HIT_POS71_total_pct,         -nan

L1_SHADOW_HIT_POS72_count,             0
L1_SHADOW_HIT_POS72_pct,         -nan
L1_SHADOW_HIT_POS72_total_count,             0
L1_SHADOW_HIT_POS72_total_pct,         -nan

L1_SHADOW_HIT_POS73_count,             0
L1_SHADOW_HIT_POS73_pct,         -nan
L1_SHADOW_HIT_POS73_total_count,             0
L1_SHADOW_HIT_POS73_total_pct,         -nan

L1_SHADOW_HIT_POS74_count,             0
L1_SHADOW_HIT_POS74_pct,         -nan
L1_SHADOW_HIT_POS74_total_count,             0
L1_SHADOW_HIT_POS74_total_pct,         -nan

L1_SHADOW_HIT_POS75_count,             0
L1_SHADOW_HIT_POS75_pct,         -nan
L1_SHADOW_HIT_POS75_total_count,             0
L1_SHADOW_HIT_POS75_total_pct,         -nan

L1_SHADOW_HIT_POS76_count,             0
L1_SHADOW_HIT_POS76_pct,         -nan
L1_SHADOW_HIT_POS76_total_count,             0
L1_SHADOW_HIT_POS76_total_pct,         -nan

L1_SHADOW_HIT_POS77_count,             0
L1_SHADOW_HIT_POS77_pct,         -nan
L1_SHADOW_HIT_POS77_total_count,             0
L1_SHADOW_HIT_POS77_total_pct,         -nan

L1_SHADOW_HIT_POS78_count,             0
L1_SHADOW_HIT_POS78_pct,         -nan
L1_SHADOW_HIT_POS78_total_count,             0
L1_SHADOW_HIT_POS78_total_pct,         -nan

L1_SHADOW_HIT_POS79_count,             0
L1_SHADOW_HIT_POS79_pct,         -nan
L1_SHADOW_HIT_POS79_total_count,             0
L1_SHADOW_HIT_POS79_total_pct,         -nan

L1_SHADOW_HIT_POS80_count,             0
L1_SHADOW_HIT_POS80_pct,         -nan
L1_SHADOW_HIT_POS80_total_count,             0
L1_SHADOW_HIT_POS80_total_pct,         -nan

L1_SHADOW_HIT_POS81_count,             0
L1_SHADOW_HIT_POS81_pct,         -nan
L1_SHADOW_HIT_POS81_total_count,             0
L1_SHADOW_HIT_POS81_total_pct,         -nan

L1_SHADOW_HIT_POS82_count,             0
L1_SHADOW_HIT_POS82_pct,         -nan
L1_SHADOW_HIT_POS82_total_count,             0
L1_SHADOW_HIT_POS82_total_pct,         -nan

L1_SHADOW_HIT_POS83_count,             0
L1_SHADOW_HIT_POS83_pct,         -nan
L1_SHADOW_HIT_POS83_total_count,             0
L1_SHADOW_HIT_POS83_total_pct,         -nan

L1_SHADOW_HIT_POS84_count,             0
L1_SHADOW_HIT_POS84_pct,         -nan
L1_SHADOW_HIT_POS84_total_count,             0
L1_SHADOW_HIT_POS84_total_pct,         -nan

L1_SHADOW_HIT_POS85_count,             0
L1_SHADOW_HIT_POS85_pct,         -nan
L1_SHADOW_HIT_POS85_total_count,             0
L1_SHADOW_HIT_POS85_total_pct,         -nan

L1_SHADOW_HIT_POS86_count,             0
L1_SHADOW_HIT_POS86_pct,         -nan
L1_SHADOW_HIT_POS86_total_count,             0
L1_SHADOW_HIT_POS86_total_pct,         -nan

L1_SHADOW_HIT_POS87_count,             0
L1_SHADOW_HIT_POS87_pct,         -nan
L1_SHADOW_HIT_POS87_total_count,             0
L1_SHADOW_HIT_POS87_total_pct,         -nan

L1_SHADOW_HIT_POS88_count,             0
L1_SHADOW_HIT_POS88_pct,         -nan
L1_SHADOW_HIT_POS88_total_count,             0
L1_SHADOW_HIT_POS88_total_pct,         -nan

L1_SHADOW_HIT_POS89_count,             0
L1_SHADOW_HIT_POS89_pct,         -nan
L1_SHADOW_HIT_POS89_total_count,             0
L1_SHADOW_HIT_POS89_total_pct,         -nan

L1_SHADOW_HIT_POS90_count,             0
L1_SHADOW_HIT_POS90_pct,         -nan
L1_SHADOW_HIT_POS90_total_count,             0
L1_SHADOW_HIT_POS90_total_pct,         -nan

L1_SHADOW_HIT_POS91_count,             0
L1_SHADOW_HIT_POS91_pct,         -nan
L1_SHADOW_HIT_POS91_total_count,             0
L1_SHADOW_HIT_POS91_total_pct,         -nan

L1_SHADOW_HIT_POS92_count,             0
L1_SHADOW_HIT_POS92_pct,         -nan
L1_SHADOW_HIT_POS92_total_count,             0
L1_SHADOW_HIT_POS92_total_pct,         -nan

L1_SHADOW_HIT_POS93_count,             0
L1_SHADOW_HIT_POS93_pct,         -nan
L1_SHADOW_HIT_POS93_total_count,             0
L1_SHADOW_HIT_POS93_total_pct,         -nan

L1_SHADOW_HIT_POS94_count,             0
L1_SHADOW_HIT_POS94_pct,         -nan
L1_SHADOW_HIT_POS94_total_count,             0
L1_SHADOW_HIT_POS94_total_pct,         -nan

L1_SHADOW_HIT_POS95_count,             0
L1_SHADOW_HIT_POS95_pct,         -nan
L1_SHADOW_HIT_POS95_total_count,             0
L1_SHADOW_HIT_POS95_total_pct,         -nan

L1_SHADOW_HIT_POS96_count,             0
L1_SHADOW_HIT_POS96_pct,         -nan
L1_SHADOW_HIT_POS96_total_count,             0
L1_SHADOW_HIT_POS96_total_pct,         -nan

L1_SHADOW_HIT_POS97_count,             0
L1_SHADOW_HIT_POS97_pct,         -nan
L1_SHADOW_HIT_POS97_total_count,             0
L1_SHADOW_HIT_POS97_total_pct,         -nan

L1_SHADOW_HIT_POS98_count,             0
L1_SHADOW_HIT_POS98_pct,         -nan
L1_SHADOW_HIT_POS98_total_count,             0
L1_SHADOW_HIT_POS98_total_pct,         -nan

L1_SHADOW_HIT_POS99_count,             0
L1_SHADOW_HIT_POS99_pct,         -nan
L1_SHADOW_HIT_POS99_total_count,             0
L1_SHADOW_HIT_POS99_total_pct,         -nan

L1_SHADOW_HIT_POS100_count,             0
L1_SHADOW_HIT_POS100_pct,         -nan
L1_SHADOW_HIT_POS100_total_count,             0
L1_SHADOW_HIT_POS100_total_pct,         -nan

L1_SHADOW_HIT_POS101_count,             0
L1_SHADOW_HIT_POS101_pct,         -nan
L1_SHADOW_HIT_POS101_total_count,             0
L1_SHADOW_HIT_POS101_total_pct,         -nan

L1_SHADOW_HIT_POS102_count,             0
L1_SHADOW_HIT_POS102_pct,         -nan
L1_SHADOW_HIT_POS102_total_count,             0
L1_SHADOW_HIT_POS102_total_pct,         -nan

L1_SHADOW_HIT_POS103_count,             0
L1_SHADOW_HIT_POS103_pct,         -nan
L1_SHADOW_HIT_POS103_total_count,             0
L1_SHADOW_HIT_POS103_total_pct,         -nan

L1_SHADOW_HIT_POS104_count,             0
L1_SHADOW_HIT_POS104_pct,         -nan
L1_SHADOW_HIT_POS104_total_count,             0
L1_SHADOW_HIT_POS104_total_pct,         -nan

L1_SHADOW_HIT_POS105_count,             0
L1_SHADOW_HIT_POS105_pct,         -nan
L1_SHADOW_HIT_POS105_total_count,             0
L1_SHADOW_HIT_POS105_total_pct,         -nan

L1_SHADOW_HIT_POS106_count,             0
L1_SHADOW_HIT_POS106_pct,         -nan
L1_SHADOW_HIT_POS106_total_count,             0
L1_SHADOW_HIT_POS106_total_pct,         -nan

L1_SHADOW_HIT_POS107_count,             0
L1_SHADOW_HIT_POS107_pct,         -nan
L1_SHADOW_HIT_POS107_total_count,             0
L1_SHADOW_HIT_POS107_total_pct,         -nan

L1_SHADOW_HIT_POS108_count,             0
L1_SHADOW_HIT_POS108_pct,         -nan
L1_SHADOW_HIT_POS108_total_count,             0
L1_SHADOW_HIT_POS108_total_pct,         -nan

L1_SHADOW_HIT_POS109_count,             0
L1_SHADOW_HIT_POS109_pct,         -nan
L1_SHADOW_HIT_POS109_total_count,             0
L1_SHADOW_HIT_POS109_total_pct,         -nan

L1_SHADOW_HIT_POS110_count,             0
L1_SHADOW_HIT_POS110_pct,         -nan
L1_SHADOW_HIT_POS110_total_count,             0
L1_SHADOW_HIT_POS110_total_pct,         -nan

L1_SHADOW_HIT_POS111_count,             0
L1_SHADOW_HIT_POS111_pct,         -nan
L1_SHADOW_HIT_POS111_total_count,             0
L1_SHADOW_HIT_POS111_total_pct,         -nan

L1_SHADOW_HIT_POS112_count,             0
L1_SHADOW_HIT_POS112_pct,         -nan
L1_SHADOW_HIT_POS112_total_count,             0
L1_SHADOW_HIT_POS112_total_pct,         -nan

L1_SHADOW_HIT_POS113_count,             0
L1_SHADOW_HIT_POS113_pct,         -nan
L1_SHADOW_HIT_POS113_total_count,             0
L1_SHADOW_HIT_POS113_total_pct,         -nan

L1_SHADOW_HIT_POS114_count,             0
L1_SHADOW_HIT_POS114_pct,         -nan
L1_SHADOW_HIT_POS114_total_count,             0
L1_SHADOW_HIT_POS114_total_pct,         -nan

L1_SHADOW_HIT_POS115_count,             0
L1_SHADOW_HIT_POS115_pct,         -nan
L1_SHADOW_HIT_POS115_total_count,             0
L1_SHADOW_HIT_POS115_total_pct,         -nan

L1_SHADOW_HIT_POS116_count,             0
L1_SHADOW_HIT_POS116_pct,         -nan
L1_SHADOW_HIT_POS116_total_count,             0
L1_SHADOW_HIT_POS116_total_pct,         -nan

L1_SHADOW_HIT_POS117_count,             0
L1_SHADOW_HIT_POS117_pct,         -nan
L1_SHADOW_HIT_POS117_total_count,             0
L1_SHADOW_HIT_POS117_total_pct,         -nan

L1_SHADOW_HIT_POS118_count,             0
L1_SHADOW_HIT_POS118_pct,         -nan
L1_SHADOW_HIT_POS118_total_count,             0
L1_SHADOW_HIT_POS118_total_pct,         -nan

L1_SHADOW_HIT_POS119_count,             0
L1_SHADOW_HIT_POS119_pct,         -nan
L1_SHADOW_HIT_POS119_total_count,             0
L1_SHADOW_HIT_POS119_total_pct,         -nan

L1_SHADOW_HIT_POS120_count,             0
L1_SHADOW_HIT_POS120_pct,         -nan
L1_SHADOW_HIT_POS120_total_count,             0
L1_SHADOW_HIT_POS120_total_pct,         -nan

L1_SHADOW_HIT_POS121_count,             0
L1_SHADOW_HIT_POS121_pct,         -nan
L1_SHADOW_HIT_POS121_total_count,             0
L1_SHADOW_HIT_POS121_total_pct,         -nan

L1_SHADOW_HIT_POS122_count,             0
L1_SHADOW_HIT_POS122_pct,         -nan
L1_SHADOW_HIT_POS122_total_count,             0
L1_SHADOW_HIT_POS122_total_pct,         -nan

L1_SHADOW_HIT_POS123_count,             0
L1_SHADOW_HIT_POS123_pct,         -nan
L1_SHADOW_HIT_POS123_total_count,             0
L1_SHADOW_HIT_POS123_total_pct,         -nan

L1_SHADOW_HIT_POS124_count,             0
L1_SHADOW_HIT_POS124_pct,         -nan
L1_SHADOW_HIT_POS124_total_count,             0
L1_SHADOW_HIT_POS124_total_pct,         -nan

L1_SHADOW_HIT_POS125_count,             0
L1_SHADOW_HIT_POS125_pct,         -nan
L1_SHADOW_HIT_POS125_total_count,             0
L1_SHADOW_HIT_POS125_total_pct,         -nan

L1_SHADOW_HIT_POS126_count,             0
L1_SHADOW_HIT_POS126_pct,         -nan
L1_SHADOW_HIT_POS126_total_count,             0
L1_SHADOW_HIT_POS126_total_pct,         -nan

L1_SHADOW_HIT_POS127_count,             0
L1_SHADOW_HIT_POS127_pct,         -nan
L1_SHADOW_HIT_POS127_total_count,             0
L1_SHADOW_HIT_POS127_total_pct,         -nan
L1_SHADOW_HIT_POS127_sum_count,             0
L1_SHADOW_HIT_POS127_sum_pct,         -nan
L1_SHADOW_HIT_POS127_sum_total_count,             0
L1_SHADOW_HIT_POS127_sum_total_pct,         -nan
L1_SHADOW_HIT_POS127_mean,         -nan
L1_SHADOW_HIT_POS127_stddev,         -nan
L1_SHADOW_HIT_POS127_total_mean,         -nan
L1_SHADOW_HIT_POS127_total_stddev,         -nan

L1_SHADOW_STALLING_HIT_POS0_count,             0
L1_SHADOW_STALLING_HIT_POS0_pct,         -nan
L1_SHADOW_STALLING_HIT_POS0_total_count,             0
L1_SHADOW_STALLING_HIT_POS0_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS1_count,             0
L1_SHADOW_STALLING_HIT_POS1_pct,         -nan
L1_SHADOW_STALLING_HIT_POS1_total_count,             0
L1_SHADOW_STALLING_HIT_POS1_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS2_count,             0
L1_SHADOW_STALLING_HIT_POS2_pct,         -nan
L1_SHADOW_STALLING_HIT_POS2_total_count,             0
L1_SHADOW_STALLING_HIT_POS2_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS3_count,             0
L1_SHADOW_STALLING_HIT_POS3_pct,         -nan
L1_SHADOW_STALLING_HIT_POS3_total_count,             0
L1_SHADOW_STALLING_HIT_POS3_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS4_count,             0
L1_SHADOW_STALLING_HIT_POS4_pct,         -nan
L1_SHADOW_STALLING_HIT_POS4_total_count,             0
L1_SHADOW_STALLING_HIT_POS4_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS5_count,             0
L1_SHADOW_STALLING_HIT_POS5_pct,         -nan
L1_SHADOW_STALLING_HIT_POS5_total_count,             0
L1_SHADOW_STALLING_HIT_POS5_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS6_count,             0
L1_SHADOW_STALLING_HIT_POS6_pct,         -nan
L1_SHADOW_STALLING_HIT_POS6_total_count,             0
L1_SHADOW_STALLING_HIT_POS6_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS7_count,             0
L1_SHADOW_STALLING_HIT_POS7_pct,         -nan
L1_SHADOW_STALLING_HIT_POS7_total_count,             0
L1_SHADOW_STALLING_HIT_POS7_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS8_count,             0
L1_SHADOW_STALLING_HIT_POS8_pct,         -nan
L1_SHADOW_STALLING_HIT_POS8_total_count,             0
L1_SHADOW_STALLING_HIT_POS8_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS9_count,             0
L1_SHADOW_STALLING_HIT_POS9_pct,         -nan
L1_SHADOW_STALLING_HIT_POS9_total_count,             0
L1_SHADOW_STALLING_HIT_POS9_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS10_count,             0
L1_SHADOW_STALLING_HIT_POS10_pct,         -nan
L1_SHADOW_STALLING_HIT_POS10_total_count,             0
L1_SHADOW_STALLING_HIT_POS10_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS11_count,             0
L1_SHADOW_STALLING_HIT_POS11_pct,         -nan
L1_SHADOW_STALLING_HIT_POS11_total_count,             0
L1_SHADOW_STALLING_HIT_POS11_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS12_count,             0
L1_SHADOW_STALLING_HIT_POS12_pct,         -nan
L1_SHADOW_STALLING_HIT_POS12_total_count,             0
L1_SHADOW_STALLING_HIT_POS12_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS13_count,             0
L1_SHADOW_STALLING_HIT_POS13_pct,         -nan
L1_SHADOW_STALLING_HIT_POS13_total_count,             0
L1_SHADOW_STALLING_HIT_POS13_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS14_count,             0
L1_SHADOW_STALLING_HIT_POS14_pct,         -nan
L1_SHADOW_STALLING_HIT_POS14_total_count,             0
L1_SHADOW_STALLING_HIT_POS14_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS15_count,             0
L1_SHADOW_STALLING_HIT_POS15_pct,         -nan
L1_SHADOW_STALLING_HIT_POS15_total_count,             0
L1_SHADOW_STALLING_HIT_POS15_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS16_count,             0
L1_SHADOW_STALLING_HIT_POS16_pct,         -nan
L1_SHADOW_STALLING_HIT_POS16_total_count,             0
L1_SHADOW_STALLING_HIT_POS16_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS17_count,             0
L1_SHADOW_STALLING_HIT_POS17_pct,         -nan
L1_SHADOW_STALLING_HIT_POS17_total_count,             0
L1_SHADOW_STALLING_HIT_POS17_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS18_count,             0
L1_SHADOW_STALLING_HIT_POS18_pct,         -nan
L1_SHADOW_STALLING_HIT_POS18_total_count,             0
L1_SHADOW_STALLING_HIT_POS18_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS19_count,             0
L1_SHADOW_STALLING_HIT_POS19_pct,         -nan
L1_SHADOW_STALLING_HIT_POS19_total_count,             0
L1_SHADOW_STALLING_HIT_POS19_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS20_count,             0
L1_SHADOW_STALLING_HIT_POS20_pct,         -nan
L1_SHADOW_STALLING_HIT_POS20_total_count,             0
L1_SHADOW_STALLING_HIT_POS20_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS21_count,             0
L1_SHADOW_STALLING_HIT_POS21_pct,         -nan
L1_SHADOW_STALLING_HIT_POS21_total_count,             0
L1_SHADOW_STALLING_HIT_POS21_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS22_count,             0
L1_SHADOW_STALLING_HIT_POS22_pct,         -nan
L1_SHADOW_STALLING_HIT_POS22_total_count,             0
L1_SHADOW_STALLING_HIT_POS22_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS23_count,             0
L1_SHADOW_STALLING_HIT_POS23_pct,         -nan
L1_SHADOW_STALLING_HIT_POS23_total_count,             0
L1_SHADOW_STALLING_HIT_POS23_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS24_count,             0
L1_SHADOW_STALLING_HIT_POS24_pct,         -nan
L1_SHADOW_STALLING_HIT_POS24_total_count,             0
L1_SHADOW_STALLING_HIT_POS24_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS25_count,             0
L1_SHADOW_STALLING_HIT_POS25_pct,         -nan
L1_SHADOW_STALLING_HIT_POS25_total_count,             0
L1_SHADOW_STALLING_HIT_POS25_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS26_count,             0
L1_SHADOW_STALLING_HIT_POS26_pct,         -nan
L1_SHADOW_STALLING_HIT_POS26_total_count,             0
L1_SHADOW_STALLING_HIT_POS26_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS27_count,             0
L1_SHADOW_STALLING_HIT_POS27_pct,         -nan
L1_SHADOW_STALLING_HIT_POS27_total_count,             0
L1_SHADOW_STALLING_HIT_POS27_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS28_count,             0
L1_SHADOW_STALLING_HIT_POS28_pct,         -nan
L1_SHADOW_STALLING_HIT_POS28_total_count,             0
L1_SHADOW_STALLING_HIT_POS28_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS29_count,             0
L1_SHADOW_STALLING_HIT_POS29_pct,         -nan
L1_SHADOW_STALLING_HIT_POS29_total_count,             0
L1_SHADOW_STALLING_HIT_POS29_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS30_count,             0
L1_SHADOW_STALLING_HIT_POS30_pct,         -nan
L1_SHADOW_STALLING_HIT_POS30_total_count,             0
L1_SHADOW_STALLING_HIT_POS30_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS31_count,             0
L1_SHADOW_STALLING_HIT_POS31_pct,         -nan
L1_SHADOW_STALLING_HIT_POS31_total_count,             0
L1_SHADOW_STALLING_HIT_POS31_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS32_count,             0
L1_SHADOW_STALLING_HIT_POS32_pct,         -nan
L1_SHADOW_STALLING_HIT_POS32_total_count,             0
L1_SHADOW_STALLING_HIT_POS32_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS33_count,             0
L1_SHADOW_STALLING_HIT_POS33_pct,         -nan
L1_SHADOW_STALLING_HIT_POS33_total_count,             0
L1_SHADOW_STALLING_HIT_POS33_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS34_count,             0
L1_SHADOW_STALLING_HIT_POS34_pct,         -nan
L1_SHADOW_STALLING_HIT_POS34_total_count,             0
L1_SHADOW_STALLING_HIT_POS34_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS35_count,             0
L1_SHADOW_STALLING_HIT_POS35_pct,         -nan
L1_SHADOW_STALLING_HIT_POS35_total_count,             0
L1_SHADOW_STALLING_HIT_POS35_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS36_count,             0
L1_SHADOW_STALLING_HIT_POS36_pct,         -nan
L1_SHADOW_STALLING_HIT_POS36_total_count,             0
L1_SHADOW_STALLING_HIT_POS36_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS37_count,             0
L1_SHADOW_STALLING_HIT_POS37_pct,         -nan
L1_SHADOW_STALLING_HIT_POS37_total_count,             0
L1_SHADOW_STALLING_HIT_POS37_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS38_count,             0
L1_SHADOW_STALLING_HIT_POS38_pct,         -nan
L1_SHADOW_STALLING_HIT_POS38_total_count,             0
L1_SHADOW_STALLING_HIT_POS38_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS39_count,             0
L1_SHADOW_STALLING_HIT_POS39_pct,         -nan
L1_SHADOW_STALLING_HIT_POS39_total_count,             0
L1_SHADOW_STALLING_HIT_POS39_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS40_count,             0
L1_SHADOW_STALLING_HIT_POS40_pct,         -nan
L1_SHADOW_STALLING_HIT_POS40_total_count,             0
L1_SHADOW_STALLING_HIT_POS40_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS41_count,             0
L1_SHADOW_STALLING_HIT_POS41_pct,         -nan
L1_SHADOW_STALLING_HIT_POS41_total_count,             0
L1_SHADOW_STALLING_HIT_POS41_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS42_count,             0
L1_SHADOW_STALLING_HIT_POS42_pct,         -nan
L1_SHADOW_STALLING_HIT_POS42_total_count,             0
L1_SHADOW_STALLING_HIT_POS42_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS43_count,             0
L1_SHADOW_STALLING_HIT_POS43_pct,         -nan
L1_SHADOW_STALLING_HIT_POS43_total_count,             0
L1_SHADOW_STALLING_HIT_POS43_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS44_count,             0
L1_SHADOW_STALLING_HIT_POS44_pct,         -nan
L1_SHADOW_STALLING_HIT_POS44_total_count,             0
L1_SHADOW_STALLING_HIT_POS44_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS45_count,             0
L1_SHADOW_STALLING_HIT_POS45_pct,         -nan
L1_SHADOW_STALLING_HIT_POS45_total_count,             0
L1_SHADOW_STALLING_HIT_POS45_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS46_count,             0
L1_SHADOW_STALLING_HIT_POS46_pct,         -nan
L1_SHADOW_STALLING_HIT_POS46_total_count,             0
L1_SHADOW_STALLING_HIT_POS46_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS47_count,             0
L1_SHADOW_STALLING_HIT_POS47_pct,         -nan
L1_SHADOW_STALLING_HIT_POS47_total_count,             0
L1_SHADOW_STALLING_HIT_POS47_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS48_count,             0
L1_SHADOW_STALLING_HIT_POS48_pct,         -nan
L1_SHADOW_STALLING_HIT_POS48_total_count,             0
L1_SHADOW_STALLING_HIT_POS48_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS49_count,             0
L1_SHADOW_STALLING_HIT_POS49_pct,         -nan
L1_SHADOW_STALLING_HIT_POS49_total_count,             0
L1_SHADOW_STALLING_HIT_POS49_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS50_count,             0
L1_SHADOW_STALLING_HIT_POS50_pct,         -nan
L1_SHADOW_STALLING_HIT_POS50_total_count,             0
L1_SHADOW_STALLING_HIT_POS50_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS51_count,             0
L1_SHADOW_STALLING_HIT_POS51_pct,         -nan
L1_SHADOW_STALLING_HIT_POS51_total_count,             0
L1_SHADOW_STALLING_HIT_POS51_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS52_count,             0
L1_SHADOW_STALLING_HIT_POS52_pct,         -nan
L1_SHADOW_STALLING_HIT_POS52_total_count,             0
L1_SHADOW_STALLING_HIT_POS52_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS53_count,             0
L1_SHADOW_STALLING_HIT_POS53_pct,         -nan
L1_SHADOW_STALLING_HIT_POS53_total_count,             0
L1_SHADOW_STALLING_HIT_POS53_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS54_count,             0
L1_SHADOW_STALLING_HIT_POS54_pct,         -nan
L1_SHADOW_STALLING_HIT_POS54_total_count,             0
L1_SHADOW_STALLING_HIT_POS54_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS55_count,             0
L1_SHADOW_STALLING_HIT_POS55_pct,         -nan
L1_SHADOW_STALLING_HIT_POS55_total_count,             0
L1_SHADOW_STALLING_HIT_POS55_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS56_count,             0
L1_SHADOW_STALLING_HIT_POS56_pct,         -nan
L1_SHADOW_STALLING_HIT_POS56_total_count,             0
L1_SHADOW_STALLING_HIT_POS56_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS57_count,             0
L1_SHADOW_STALLING_HIT_POS57_pct,         -nan
L1_SHADOW_STALLING_HIT_POS57_total_count,             0
L1_SHADOW_STALLING_HIT_POS57_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS58_count,             0
L1_SHADOW_STALLING_HIT_POS58_pct,         -nan
L1_SHADOW_STALLING_HIT_POS58_total_count,             0
L1_SHADOW_STALLING_HIT_POS58_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS59_count,             0
L1_SHADOW_STALLING_HIT_POS59_pct,         -nan
L1_SHADOW_STALLING_HIT_POS59_total_count,             0
L1_SHADOW_STALLING_HIT_POS59_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS60_count,             0
L1_SHADOW_STALLING_HIT_POS60_pct,         -nan
L1_SHADOW_STALLING_HIT_POS60_total_count,             0
L1_SHADOW_STALLING_HIT_POS60_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS61_count,             0
L1_SHADOW_STALLING_HIT_POS61_pct,         -nan
L1_SHADOW_STALLING_HIT_POS61_total_count,             0
L1_SHADOW_STALLING_HIT_POS61_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS62_count,             0
L1_SHADOW_STALLING_HIT_POS62_pct,         -nan
L1_SHADOW_STALLING_HIT_POS62_total_count,             0
L1_SHADOW_STALLING_HIT_POS62_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS63_count,             0
L1_SHADOW_STALLING_HIT_POS63_pct,         -nan
L1_SHADOW_STALLING_HIT_POS63_total_count,             0
L1_SHADOW_STALLING_HIT_POS63_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS64_count,             0
L1_SHADOW_STALLING_HIT_POS64_pct,         -nan
L1_SHADOW_STALLING_HIT_POS64_total_count,             0
L1_SHADOW_STALLING_HIT_POS64_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS65_count,             0
L1_SHADOW_STALLING_HIT_POS65_pct,         -nan
L1_SHADOW_STALLING_HIT_POS65_total_count,             0
L1_SHADOW_STALLING_HIT_POS65_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS66_count,             0
L1_SHADOW_STALLING_HIT_POS66_pct,         -nan
L1_SHADOW_STALLING_HIT_POS66_total_count,             0
L1_SHADOW_STALLING_HIT_POS66_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS67_count,             0
L1_SHADOW_STALLING_HIT_POS67_pct,         -nan
L1_SHADOW_STALLING_HIT_POS67_total_count,             0
L1_SHADOW_STALLING_HIT_POS67_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS68_count,             0
L1_SHADOW_STALLING_HIT_POS68_pct,         -nan
L1_SHADOW_STALLING_HIT_POS68_total_count,             0
L1_SHADOW_STALLING_HIT_POS68_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS69_count,             0
L1_SHADOW_STALLING_HIT_POS69_pct,         -nan
L1_SHADOW_STALLING_HIT_POS69_total_count,             0
L1_SHADOW_STALLING_HIT_POS69_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS70_count,             0
L1_SHADOW_STALLING_HIT_POS70_pct,         -nan
L1_SHADOW_STALLING_HIT_POS70_total_count,             0
L1_SHADOW_STALLING_HIT_POS70_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS71_count,             0
L1_SHADOW_STALLING_HIT_POS71_pct,         -nan
L1_SHADOW_STALLING_HIT_POS71_total_count,             0
L1_SHADOW_STALLING_HIT_POS71_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS72_count,             0
L1_SHADOW_STALLING_HIT_POS72_pct,         -nan
L1_SHADOW_STALLING_HIT_POS72_total_count,             0
L1_SHADOW_STALLING_HIT_POS72_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS73_count,             0
L1_SHADOW_STALLING_HIT_POS73_pct,         -nan
L1_SHADOW_STALLING_HIT_POS73_total_count,             0
L1_SHADOW_STALLING_HIT_POS73_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS74_count,             0
L1_SHADOW_STALLING_HIT_POS74_pct,         -nan
L1_SHADOW_STALLING_HIT_POS74_total_count,             0
L1_SHADOW_STALLING_HIT_POS74_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS75_count,             0
L1_SHADOW_STALLING_HIT_POS75_pct,         -nan
L1_SHADOW_STALLING_HIT_POS75_total_count,             0
L1_SHADOW_STALLING_HIT_POS75_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS76_count,             0
L1_SHADOW_STALLING_HIT_POS76_pct,         -nan
L1_SHADOW_STALLING_HIT_POS76_total_count,             0
L1_SHADOW_STALLING_HIT_POS76_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS77_count,             0
L1_SHADOW_STALLING_HIT_POS77_pct,         -nan
L1_SHADOW_STALLING_HIT_POS77_total_count,             0
L1_SHADOW_STALLING_HIT_POS77_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS78_count,             0
L1_SHADOW_STALLING_HIT_POS78_pct,         -nan
L1_SHADOW_STALLING_HIT_POS78_total_count,             0
L1_SHADOW_STALLING_HIT_POS78_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS79_count,             0
L1_SHADOW_STALLING_HIT_POS79_pct,         -nan
L1_SHADOW_STALLING_HIT_POS79_total_count,             0
L1_SHADOW_STALLING_HIT_POS79_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS80_count,             0
L1_SHADOW_STALLING_HIT_POS80_pct,         -nan
L1_SHADOW_STALLING_HIT_POS80_total_count,             0
L1_SHADOW_STALLING_HIT_POS80_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS81_count,             0
L1_SHADOW_STALLING_HIT_POS81_pct,         -nan
L1_SHADOW_STALLING_HIT_POS81_total_count,             0
L1_SHADOW_STALLING_HIT_POS81_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS82_count,             0
L1_SHADOW_STALLING_HIT_POS82_pct,         -nan
L1_SHADOW_STALLING_HIT_POS82_total_count,             0
L1_SHADOW_STALLING_HIT_POS82_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS83_count,             0
L1_SHADOW_STALLING_HIT_POS83_pct,         -nan
L1_SHADOW_STALLING_HIT_POS83_total_count,             0
L1_SHADOW_STALLING_HIT_POS83_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS84_count,             0
L1_SHADOW_STALLING_HIT_POS84_pct,         -nan
L1_SHADOW_STALLING_HIT_POS84_total_count,             0
L1_SHADOW_STALLING_HIT_POS84_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS85_count,             0
L1_SHADOW_STALLING_HIT_POS85_pct,         -nan
L1_SHADOW_STALLING_HIT_POS85_total_count,             0
L1_SHADOW_STALLING_HIT_POS85_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS86_count,             0
L1_SHADOW_STALLING_HIT_POS86_pct,         -nan
L1_SHADOW_STALLING_HIT_POS86_total_count,             0
L1_SHADOW_STALLING_HIT_POS86_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS87_count,             0
L1_SHADOW_STALLING_HIT_POS87_pct,         -nan
L1_SHADOW_STALLING_HIT_POS87_total_count,             0
L1_SHADOW_STALLING_HIT_POS87_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS88_count,             0
L1_SHADOW_STALLING_HIT_POS88_pct,         -nan
L1_SHADOW_STALLING_HIT_POS88_total_count,             0
L1_SHADOW_STALLING_HIT_POS88_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS89_count,             0
L1_SHADOW_STALLING_HIT_POS89_pct,         -nan
L1_SHADOW_STALLING_HIT_POS89_total_count,             0
L1_SHADOW_STALLING_HIT_POS89_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS90_count,             0
L1_SHADOW_STALLING_HIT_POS90_pct,         -nan
L1_SHADOW_STALLING_HIT_POS90_total_count,             0
L1_SHADOW_STALLING_HIT_POS90_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS91_count,             0
L1_SHADOW_STALLING_HIT_POS91_pct,         -nan
L1_SHADOW_STALLING_HIT_POS91_total_count,             0
L1_SHADOW_STALLING_HIT_POS91_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS92_count,             0
L1_SHADOW_STALLING_HIT_POS92_pct,         -nan
L1_SHADOW_STALLING_HIT_POS92_total_count,             0
L1_SHADOW_STALLING_HIT_POS92_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS93_count,             0
L1_SHADOW_STALLING_HIT_POS93_pct,         -nan
L1_SHADOW_STALLING_HIT_POS93_total_count,             0
L1_SHADOW_STALLING_HIT_POS93_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS94_count,             0
L1_SHADOW_STALLING_HIT_POS94_pct,         -nan
L1_SHADOW_STALLING_HIT_POS94_total_count,             0
L1_SHADOW_STALLING_HIT_POS94_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS95_count,             0
L1_SHADOW_STALLING_HIT_POS95_pct,         -nan
L1_SHADOW_STALLING_HIT_POS95_total_count,             0
L1_SHADOW_STALLING_HIT_POS95_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS96_count,             0
L1_SHADOW_STALLING_HIT_POS96_pct,         -nan
L1_SHADOW_STALLING_HIT_POS96_total_count,             0
L1_SHADOW_STALLING_HIT_POS96_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS97_count,             0
L1_SHADOW_STALLING_HIT_POS97_pct,         -nan
L1_SHADOW_STALLING_HIT_POS97_total_count,             0
L1_SHADOW_STALLING_HIT_POS97_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS98_count,             0
L1_SHADOW_STALLING_HIT_POS98_pct,         -nan
L1_SHADOW_STALLING_HIT_POS98_total_count,             0
L1_SHADOW_STALLING_HIT_POS98_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS99_count,             0
L1_SHADOW_STALLING_HIT_POS99_pct,         -nan
L1_SHADOW_STALLING_HIT_POS99_total_count,             0
L1_SHADOW_STALLING_HIT_POS99_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS100_count,             0
L1_SHADOW_STALLING_HIT_POS100_pct,         -nan
L1_SHADOW_STALLING_HIT_POS100_total_count,             0
L1_SHADOW_STALLING_HIT_POS100_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS101_count,             0
L1_SHADOW_STALLING_HIT_POS101_pct,         -nan
L1_SHADOW_STALLING_HIT_POS101_total_count,             0
L1_SHADOW_STALLING_HIT_POS101_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS102_count,             0
L1_SHADOW_STALLING_HIT_POS102_pct,         -nan
L1_SHADOW_STALLING_HIT_POS102_total_count,             0
L1_SHADOW_STALLING_HIT_POS102_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS103_count,             0
L1_SHADOW_STALLING_HIT_POS103_pct,         -nan
L1_SHADOW_STALLING_HIT_POS103_total_count,             0
L1_SHADOW_STALLING_HIT_POS103_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS104_count,             0
L1_SHADOW_STALLING_HIT_POS104_pct,         -nan
L1_SHADOW_STALLING_HIT_POS104_total_count,             0
L1_SHADOW_STALLING_HIT_POS104_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS105_count,             0
L1_SHADOW_STALLING_HIT_POS105_pct,         -nan
L1_SHADOW_STALLING_HIT_POS105_total_count,             0
L1_SHADOW_STALLING_HIT_POS105_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS106_count,             0
L1_SHADOW_STALLING_HIT_POS106_pct,         -nan
L1_SHADOW_STALLING_HIT_POS106_total_count,             0
L1_SHADOW_STALLING_HIT_POS106_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS107_count,             0
L1_SHADOW_STALLING_HIT_POS107_pct,         -nan
L1_SHADOW_STALLING_HIT_POS107_total_count,             0
L1_SHADOW_STALLING_HIT_POS107_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS108_count,             0
L1_SHADOW_STALLING_HIT_POS108_pct,         -nan
L1_SHADOW_STALLING_HIT_POS108_total_count,             0
L1_SHADOW_STALLING_HIT_POS108_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS109_count,             0
L1_SHADOW_STALLING_HIT_POS109_pct,         -nan
L1_SHADOW_STALLING_HIT_POS109_total_count,             0
L1_SHADOW_STALLING_HIT_POS109_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS110_count,             0
L1_SHADOW_STALLING_HIT_POS110_pct,         -nan
L1_SHADOW_STALLING_HIT_POS110_total_count,             0
L1_SHADOW_STALLING_HIT_POS110_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS111_count,             0
L1_SHADOW_STALLING_HIT_POS111_pct,         -nan
L1_SHADOW_STALLING_HIT_POS111_total_count,             0
L1_SHADOW_STALLING_HIT_POS111_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS112_count,             0
L1_SHADOW_STALLING_HIT_POS112_pct,         -nan
L1_SHADOW_STALLING_HIT_POS112_total_count,             0
L1_SHADOW_STALLING_HIT_POS112_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS113_count,             0
L1_SHADOW_STALLING_HIT_POS113_pct,         -nan
L1_SHADOW_STALLING_HIT_POS113_total_count,             0
L1_SHADOW_STALLING_HIT_POS113_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS114_count,             0
L1_SHADOW_STALLING_HIT_POS114_pct,         -nan
L1_SHADOW_STALLING_HIT_POS114_total_count,             0
L1_SHADOW_STALLING_HIT_POS114_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS115_count,             0
L1_SHADOW_STALLING_HIT_POS115_pct,         -nan
L1_SHADOW_STALLING_HIT_POS115_total_count,             0
L1_SHADOW_STALLING_HIT_POS115_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS116_count,             0
L1_SHADOW_STALLING_HIT_POS116_pct,         -nan
L1_SHADOW_STALLING_HIT_POS116_total_count,             0
L1_SHADOW_STALLING_HIT_POS116_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS117_count,             0
L1_SHADOW_STALLING_HIT_POS117_pct,         -nan
L1_SHADOW_STALLING_HIT_POS117_total_count,             0
L1_SHADOW_STALLING_HIT_POS117_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS118_count,             0
L1_SHADOW_STALLING_HIT_POS118_pct,         -nan
L1_SHADOW_STALLING_HIT_POS118_total_count,             0
L1_SHADOW_STALLING_HIT_POS118_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS119_count,             0
L1_SHADOW_STALLING_HIT_POS119_pct,         -nan
L1_SHADOW_STALLING_HIT_POS119_total_count,             0
L1_SHADOW_STALLING_HIT_POS119_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS120_count,             0
L1_SHADOW_STALLING_HIT_POS120_pct,         -nan
L1_SHADOW_STALLING_HIT_POS120_total_count,             0
L1_SHADOW_STALLING_HIT_POS120_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS121_count,             0
L1_SHADOW_STALLING_HIT_POS121_pct,         -nan
L1_SHADOW_STALLING_HIT_POS121_total_count,             0
L1_SHADOW_STALLING_HIT_POS121_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS122_count,             0
L1_SHADOW_STALLING_HIT_POS122_pct,         -nan
L1_SHADOW_STALLING_HIT_POS122_total_count,             0
L1_SHADOW_STALLING_HIT_POS122_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS123_count,             0
L1_SHADOW_STALLING_HIT_POS123_pct,         -nan
L1_SHADOW_STALLING_HIT_POS123_total_count,             0
L1_SHADOW_STALLING_HIT_POS123_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS124_count,             0
L1_SHADOW_STALLING_HIT_POS124_pct,         -nan
L1_SHADOW_STALLING_HIT_POS124_total_count,             0
L1_SHADOW_STALLING_HIT_POS124_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS125_count,             0
L1_SHADOW_STALLING_HIT_POS125_pct,         -nan
L1_SHADOW_STALLING_HIT_POS125_total_count,             0
L1_SHADOW_STALLING_HIT_POS125_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS126_count,             0
L1_SHADOW_STALLING_HIT_POS126_pct,         -nan
L1_SHADOW_STALLING_HIT_POS126_total_count,             0
L1_SHADOW_STALLING_HIT_POS126_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS127_count,             0
L1_SHADOW_STALLING_HIT_POS127_pct,         -nan
L1_SHADOW_STALLING_HIT_POS127_total_count,             0
L1_SHADOW_STALLING_HIT_POS127_total_pct,         -nan
L1_SHADOW_STALLING_HIT_POS127_sum_count,             0
L1_SHADOW_STALLING_HIT_POS127_sum_pct,         -nan
L1_SHADOW_STALLING_HIT_POS127_sum_total_count,             0
L1_SHADOW_STALLING_HIT_POS127_sum_total_pct,         -nan
L1_SHADOW_STALLING_HIT_POS127_mean,         -nan
L1_SHADOW_STALLING_HIT_POS127_stddev,         -nan
L1_SHADOW_STALLING_HIT_POS127_total_mean,         -nan
L1_SHADOW_STALLING_HIT_POS127_total_stddev,         -nan

L1_SHADOW_DEMAND_HIT_POS0_count,             0
L1_SHADOW_DEMAND_HIT_POS0_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS0_total_count,             0
L1_SHADOW_DEMAND_HIT_POS0_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS1_count,             0
L1_SHADOW_DEMAND_HIT_POS1_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS1_total_count,             0
L1_SHADOW_DEMAND_HIT_POS1_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS2_count,             0
L1_SHADOW_DEMAND_HIT_POS2_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS2_total_count,             0
L1_SHADOW_DEMAND_HIT_POS2_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS3_count,             0
L1_SHADOW_DEMAND_HIT_POS3_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS3_total_count,             0
L1_SHADOW_DEMAND_HIT_POS3_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS4_count,             0
L1_SHADOW_DEMAND_HIT_POS4_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS4_total_count,             0
L1_SHADOW_DEMAND_HIT_POS4_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS5_count,             0
L1_SHADOW_DEMAND_HIT_POS5_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS5_total_count,             0
L1_SHADOW_DEMAND_HIT_POS5_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS6_count,             0
L1_SHADOW_DEMAND_HIT_POS6_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS6_total_count,             0
L1_SHADOW_DEMAND_HIT_POS6_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS7_count,             0
L1_SHADOW_DEMAND_HIT_POS7_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS7_total_count,             0
L1_SHADOW_DEMAND_HIT_POS7_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS8_count,             0
L1_SHADOW_DEMAND_HIT_POS8_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS8_total_count,             0
L1_SHADOW_DEMAND_HIT_POS8_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS9_count,             0
L1_SHADOW_DEMAND_HIT_POS9_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS9_total_count,             0
L1_SHADOW_DEMAND_HIT_POS9_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS10_count,             0
L1_SHADOW_DEMAND_HIT_POS10_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS10_total_count,             0
L1_SHADOW_DEMAND_HIT_POS10_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS11_count,             0
L1_SHADOW_DEMAND_HIT_POS11_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS11_total_count,             0
L1_SHADOW_DEMAND_HIT_POS11_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS12_count,             0
L1_SHADOW_DEMAND_HIT_POS12_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS12_total_count,             0
L1_SHADOW_DEMAND_HIT_POS12_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS13_count,             0
L1_SHADOW_DEMAND_HIT_POS13_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS13_total_count,             0
L1_SHADOW_DEMAND_HIT_POS13_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS14_count,             0
L1_SHADOW_DEMAND_HIT_POS14_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS14_total_count,             0
L1_SHADOW_DEMAND_HIT_POS14_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS15_count,             0
L1_SHADOW_DEMAND_HIT_POS15_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS15_total_count,             0
L1_SHADOW_DEMAND_HIT_POS15_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS16_count,             0
L1_SHADOW_DEMAND_HIT_POS16_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS16_total_count,             0
L1_SHADOW_DEMAND_HIT_POS16_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS17_count,             0
L1_SHADOW_DEMAND_HIT_POS17_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS17_total_count,             0
L1_SHADOW_DEMAND_HIT_POS17_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS18_count,             0
L1_SHADOW_DEMAND_HIT_POS18_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS18_total_count,             0
L1_SHADOW_DEMAND_HIT_POS18_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS19_count,             0
L1_SHADOW_DEMAND_HIT_POS19_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS19_total_count,             0
L1_SHADOW_DEMAND_HIT_POS19_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS20_count,             0
L1_SHADOW_DEMAND_HIT_POS20_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS20_total_count,             0
L1_SHADOW_DEMAND_HIT_POS20_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS21_count,             0
L1_SHADOW_DEMAND_HIT_POS21_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS21_total_count,             0
L1_SHADOW_DEMAND_HIT_POS21_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS22_count,             0
L1_SHADOW_DEMAND_HIT_POS22_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS22_total_count,             0
L1_SHADOW_DEMAND_HIT_POS22_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS23_count,             0
L1_SHADOW_DEMAND_HIT_POS23_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS23_total_count,             0
L1_SHADOW_DEMAND_HIT_POS23_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS24_count,             0
L1_SHADOW_DEMAND_HIT_POS24_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS24_total_count,             0
L1_SHADOW_DEMAND_HIT_POS24_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS25_count,             0
L1_SHADOW_DEMAND_HIT_POS25_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS25_total_count,             0
L1_SHADOW_DEMAND_HIT_POS25_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS26_count,             0
L1_SHADOW_DEMAND_HIT_POS26_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS26_total_count,             0
L1_SHADOW_DEMAND_HIT_POS26_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS27_count,             0
L1_SHADOW_DEMAND_HIT_POS27_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS27_total_count,             0
L1_SHADOW_DEMAND_HIT_POS27_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS28_count,             0
L1_SHADOW_DEMAND_HIT_POS28_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS28_total_count,             0
L1_SHADOW_DEMAND_HIT_POS28_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS29_count,             0
L1_SHADOW_DEMAND_HIT_POS29_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS29_total_count,             0
L1_SHADOW_DEMAND_HIT_POS29_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS30_count,             0
L1_SHADOW_DEMAND_HIT_POS30_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS30_total_count,             0
L1_SHADOW_DEMAND_HIT_POS30_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS31_count,             0
L1_SHADOW_DEMAND_HIT_POS31_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS31_total_count,             0
L1_SHADOW_DEMAND_HIT_POS31_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS32_count,             0
L1_SHADOW_DEMAND_HIT_POS32_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS32_total_count,             0
L1_SHADOW_DEMAND_HIT_POS32_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS33_count,             0
L1_SHADOW_DEMAND_HIT_POS33_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS33_total_count,             0
L1_SHADOW_DEMAND_HIT_POS33_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS34_count,             0
L1_SHADOW_DEMAND_HIT_POS34_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS34_total_count,             0
L1_SHADOW_DEMAND_HIT_POS34_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS35_count,             0
L1_SHADOW_DEMAND_HIT_POS35_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS35_total_count,             0
L1_SHADOW_DEMAND_HIT_POS35_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS36_count,             0
L1_SHADOW_DEMAND_HIT_POS36_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS36_total_count,             0
L1_SHADOW_DEMAND_HIT_POS36_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS37_count,             0
L1_SHADOW_DEMAND_HIT_POS37_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS37_total_count,             0
L1_SHADOW_DEMAND_HIT_POS37_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS38_count,             0
L1_SHADOW_DEMAND_HIT_POS38_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS38_total_count,             0
L1_SHADOW_DEMAND_HIT_POS38_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS39_count,             0
L1_SHADOW_DEMAND_HIT_POS39_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS39_total_count,             0
L1_SHADOW_DEMAND_HIT_POS39_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS40_count,             0
L1_SHADOW_DEMAND_HIT_POS40_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS40_total_count,             0
L1_SHADOW_DEMAND_HIT_POS40_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS41_count,             0
L1_SHADOW_DEMAND_HIT_POS41_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS41_total_count,             0
L1_SHADOW_DEMAND_HIT_POS41_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS42_count,             0
L1_SHADOW_DEMAND_HIT_POS42_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS42_total_count,             0
L1_SHADOW_DEMAND_HIT_POS42_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS43_count,             0
L1_SHADOW_DEMAND_HIT_POS43_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS43_total_count,             0
L1_SHADOW_DEMAND_HIT_POS43_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS44_count,             0
L1_SHADOW_DEMAND_HIT_POS44_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS44_total_count,             0
L1_SHADOW_DEMAND_HIT_POS44_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS45_count,             0
L1_SHADOW_DEMAND_HIT_POS45_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS45_total_count,             0
L1_SHADOW_DEMAND_HIT_POS45_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS46_count,             0
L1_SHADOW_DEMAND_HIT_POS46_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS46_total_count,             0
L1_SHADOW_DEMAND_HIT_POS46_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS47_count,             0
L1_SHADOW_DEMAND_HIT_POS47_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS47_total_count,             0
L1_SHADOW_DEMAND_HIT_POS47_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS48_count,             0
L1_SHADOW_DEMAND_HIT_POS48_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS48_total_count,             0
L1_SHADOW_DEMAND_HIT_POS48_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS49_count,             0
L1_SHADOW_DEMAND_HIT_POS49_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS49_total_count,             0
L1_SHADOW_DEMAND_HIT_POS49_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS50_count,             0
L1_SHADOW_DEMAND_HIT_POS50_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS50_total_count,             0
L1_SHADOW_DEMAND_HIT_POS50_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS51_count,             0
L1_SHADOW_DEMAND_HIT_POS51_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS51_total_count,             0
L1_SHADOW_DEMAND_HIT_POS51_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS52_count,             0
L1_SHADOW_DEMAND_HIT_POS52_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS52_total_count,             0
L1_SHADOW_DEMAND_HIT_POS52_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS53_count,             0
L1_SHADOW_DEMAND_HIT_POS53_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS53_total_count,             0
L1_SHADOW_DEMAND_HIT_POS53_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS54_count,             0
L1_SHADOW_DEMAND_HIT_POS54_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS54_total_count,             0
L1_SHADOW_DEMAND_HIT_POS54_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS55_count,             0
L1_SHADOW_DEMAND_HIT_POS55_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS55_total_count,             0
L1_SHADOW_DEMAND_HIT_POS55_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS56_count,             0
L1_SHADOW_DEMAND_HIT_POS56_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS56_total_count,             0
L1_SHADOW_DEMAND_HIT_POS56_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS57_count,             0
L1_SHADOW_DEMAND_HIT_POS57_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS57_total_count,             0
L1_SHADOW_DEMAND_HIT_POS57_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS58_count,             0
L1_SHADOW_DEMAND_HIT_POS58_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS58_total_count,             0
L1_SHADOW_DEMAND_HIT_POS58_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS59_count,             0
L1_SHADOW_DEMAND_HIT_POS59_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS59_total_count,             0
L1_SHADOW_DEMAND_HIT_POS59_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS60_count,             0
L1_SHADOW_DEMAND_HIT_POS60_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS60_total_count,             0
L1_SHADOW_DEMAND_HIT_POS60_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS61_count,             0
L1_SHADOW_DEMAND_HIT_POS61_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS61_total_count,             0
L1_SHADOW_DEMAND_HIT_POS61_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS62_count,             0
L1_SHADOW_DEMAND_HIT_POS62_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS62_total_count,             0
L1_SHADOW_DEMAND_HIT_POS62_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS63_count,             0
L1_SHADOW_DEMAND_HIT_POS63_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS63_total_count,             0
L1_SHADOW_DEMAND_HIT_POS63_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS64_count,             0
L1_SHADOW_DEMAND_HIT_POS64_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS64_total_count,             0
L1_SHADOW_DEMAND_HIT_POS64_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS65_count,             0
L1_SHADOW_DEMAND_HIT_POS65_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS65_total_count,             0
L1_SHADOW_DEMAND_HIT_POS65_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS66_count,             0
L1_SHADOW_DEMAND_HIT_POS66_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS66_total_count,             0
L1_SHADOW_DEMAND_HIT_POS66_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS67_count,             0
L1_SHADOW_DEMAND_HIT_POS67_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS67_total_count,             0
L1_SHADOW_DEMAND_HIT_POS67_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS68_count,             0
L1_SHADOW_DEMAND_HIT_POS68_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS68_total_count,             0
L1_SHADOW_DEMAND_HIT_POS68_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS69_count,             0
L1_SHADOW_DEMAND_HIT_POS69_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS69_total_count,             0
L1_SHADOW_DEMAND_HIT_POS69_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS70_count,             0
L1_SHADOW_DEMAND_HIT_POS70_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS70_total_count,             0
L1_SHADOW_DEMAND_HIT_POS70_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS71_count,             0
L1_SHADOW_DEMAND_HIT_POS71_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS71_total_count,             0
L1_SHADOW_DEMAND_HIT_POS71_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS72_count,             0
L1_SHADOW_DEMAND_HIT_POS72_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS72_total_count,             0
L1_SHADOW_DEMAND_HIT_POS72_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS73_count,             0
L1_SHADOW_DEMAND_HIT_POS73_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS73_total_count,             0
L1_SHADOW_DEMAND_HIT_POS73_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS74_count,             0
L1_SHADOW_DEMAND_HIT_POS74_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS74_total_count,             0
L1_SHADOW_DEMAND_HIT_POS74_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS75_count,             0
L1_SHADOW_DEMAND_HIT_POS75_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS75_total_count,             0
L1_SHADOW_DEMAND_HIT_POS75_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS76_count,             0
L1_SHADOW_DEMAND_HIT_POS76_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS76_total_count,             0
L1_SHADOW_DEMAND_HIT_POS76_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS77_count,             0
L1_SHADOW_DEMAND_HIT_POS77_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS77_total_count,             0
L1_SHADOW_DEMAND_HIT_POS77_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS78_count,             0
L1_SHADOW_DEMAND_HIT_POS78_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS78_total_count,             0
L1_SHADOW_DEMAND_HIT_POS78_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS79_count,             0
L1_SHADOW_DEMAND_HIT_POS79_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS79_total_count,             0
L1_SHADOW_DEMAND_HIT_POS79_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS80_count,             0
L1_SHADOW_DEMAND_HIT_POS80_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS80_total_count,             0
L1_SHADOW_DEMAND_HIT_POS80_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS81_count,             0
L1_SHADOW_DEMAND_HIT_POS81_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS81_total_count,             0
L1_SHADOW_DEMAND_HIT_POS81_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS82_count,             0
L1_SHADOW_DEMAND_HIT_POS82_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS82_total_count,             0
L1_SHADOW_DEMAND_HIT_POS82_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS83_count,             0
L1_SHADOW_DEMAND_HIT_POS83_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS83_total_count,             0
L1_SHADOW_DEMAND_HIT_POS83_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS84_count,             0
L1_SHADOW_DEMAND_HIT_POS84_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS84_total_count,             0
L1_SHADOW_DEMAND_HIT_POS84_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS85_count,             0
L1_SHADOW_DEMAND_HIT_POS85_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS85_total_count,             0
L1_SHADOW_DEMAND_HIT_POS85_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS86_count,             0
L1_SHADOW_DEMAND_HIT_POS86_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS86_total_count,             0
L1_SHADOW_DEMAND_HIT_POS86_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS87_count,             0
L1_SHADOW_DEMAND_HIT_POS87_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS87_total_count,             0
L1_SHADOW_DEMAND_HIT_POS87_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS88_count,             0
L1_SHADOW_DEMAND_HIT_POS88_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS88_total_count,             0
L1_SHADOW_DEMAND_HIT_POS88_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS89_count,             0
L1_SHADOW_DEMAND_HIT_POS89_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS89_total_count,             0
L1_SHADOW_DEMAND_HIT_POS89_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS90_count,             0
L1_SHADOW_DEMAND_HIT_POS90_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS90_total_count,             0
L1_SHADOW_DEMAND_HIT_POS90_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS91_count,             0
L1_SHADOW_DEMAND_HIT_POS91_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS91_total_count,             0
L1_SHADOW_DEMAND_HIT_POS91_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS92_count,             0
L1_SHADOW_DEMAND_HIT_POS92_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS92_total_count,             0
L1_SHADOW_DEMAND_HIT_POS92_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS93_count,             0
L1_SHADOW_DEMAND_HIT_POS93_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS93_total_count,             0
L1_SHADOW_DEMAND_HIT_POS93_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS94_count,             0
L1_SHADOW_DEMAND_HIT_POS94_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS94_total_count,             0
L1_SHADOW_DEMAND_HIT_POS94_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS95_count,             0
L1_SHADOW_DEMAND_HIT_POS95_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS95_total_count,             0
L1_SHADOW_DEMAND_HIT_POS95_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS96_count,             0
L1_SHADOW_DEMAND_HIT_POS96_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS96_total_count,             0
L1_SHADOW_DEMAND_HIT_POS96_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS97_count,             0
L1_SHADOW_DEMAND_HIT_POS97_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS97_total_count,             0
L1_SHADOW_DEMAND_HIT_POS97_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS98_count,             0
L1_SHADOW_DEMAND_HIT_POS98_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS98_total_count,             0
L1_SHADOW_DEMAND_HIT_POS98_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS99_count,             0
L1_SHADOW_DEMAND_HIT_POS99_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS99_total_count,             0
L1_SHADOW_DEMAND_HIT_POS99_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS100_count,             0
L1_SHADOW_DEMAND_HIT_POS100_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS100_total_count,             0
L1_SHADOW_DEMAND_HIT_POS100_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS101_count,             0
L1_SHADOW_DEMAND_HIT_POS101_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS101_total_count,             0
L1_SHADOW_DEMAND_HIT_POS101_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS102_count,             0
L1_SHADOW_DEMAND_HIT_POS102_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS102_total_count,             0
L1_SHADOW_DEMAND_HIT_POS102_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS103_count,             0
L1_SHADOW_DEMAND_HIT_POS103_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS103_total_count,             0
L1_SHADOW_DEMAND_HIT_POS103_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS104_count,             0
L1_SHADOW_DEMAND_HIT_POS104_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS104_total_count,             0
L1_SHADOW_DEMAND_HIT_POS104_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS105_count,             0
L1_SHADOW_DEMAND_HIT_POS105_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS105_total_count,             0
L1_SHADOW_DEMAND_HIT_POS105_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS106_count,             0
L1_SHADOW_DEMAND_HIT_POS106_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS106_total_count,             0
L1_SHADOW_DEMAND_HIT_POS106_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS107_count,             0
L1_SHADOW_DEMAND_HIT_POS107_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS107_total_count,             0
L1_SHADOW_DEMAND_HIT_POS107_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS108_count,             0
L1_SHADOW_DEMAND_HIT_POS108_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS108_total_count,             0
L1_SHADOW_DEMAND_HIT_POS108_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS109_count,             0
L1_SHADOW_DEMAND_HIT_POS109_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS109_total_count,             0
L1_SHADOW_DEMAND_HIT_POS109_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS110_count,             0
L1_SHADOW_DEMAND_HIT_POS110_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS110_total_count,             0
L1_SHADOW_DEMAND_HIT_POS110_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS111_count,             0
L1_SHADOW_DEMAND_HIT_POS111_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS111_total_count,             0
L1_SHADOW_DEMAND_HIT_POS111_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS112_count,             0
L1_SHADOW_DEMAND_HIT_POS112_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS112_total_count,             0
L1_SHADOW_DEMAND_HIT_POS112_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS113_count,             0
L1_SHADOW_DEMAND_HIT_POS113_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS113_total_count,             0
L1_SHADOW_DEMAND_HIT_POS113_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS114_count,             0
L1_SHADOW_DEMAND_HIT_POS114_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS114_total_count,             0
L1_SHADOW_DEMAND_HIT_POS114_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS115_count,             0
L1_SHADOW_DEMAND_HIT_POS115_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS115_total_count,             0
L1_SHADOW_DEMAND_HIT_POS115_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS116_count,             0
L1_SHADOW_DEMAND_HIT_POS116_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS116_total_count,             0
L1_SHADOW_DEMAND_HIT_POS116_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS117_count,             0
L1_SHADOW_DEMAND_HIT_POS117_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS117_total_count,             0
L1_SHADOW_DEMAND_HIT_POS117_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS118_count,             0
L1_SHADOW_DEMAND_HIT_POS118_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS118_total_count,             0
L1_SHADOW_DEMAND_HIT_POS118_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS119_count,             0
L1_SHADOW_DEMAND_HIT_POS119_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS119_total_count,             0
L1_SHADOW_DEMAND_HIT_POS119_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS120_count,             0
L1_SHADOW_DEMAND_HIT_POS120_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS120_total_count,             0
L1_SHADOW_DEMAND_HIT_POS120_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS121_count,             0
L1_SHADOW_DEMAND_HIT_POS121_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS121_total_count,             0
L1_SHADOW_DEMAND_HIT_POS121_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS122_count,             0
L1_SHADOW_DEMAND_HIT_POS122_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS122_total_count,             0
L1_SHADOW_DEMAND_HIT_POS122_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS123_count,             0
L1_SHADOW_DEMAND_HIT_POS123_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS123_total_count,             0
L1_SHADOW_DEMAND_HIT_POS123_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS124_count,             0
L1_SHADOW_DEMAND_HIT_POS124_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS124_total_count,             0
L1_SHADOW_DEMAND_HIT_POS124_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS125_count,             0
L1_SHADOW_DEMAND_HIT_POS125_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS125_total_count,             0
L1_SHADOW_DEMAND_HIT_POS125_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS126_count,             0
L1_SHADOW_DEMAND_HIT_POS126_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS126_total_count,             0
L1_SHADOW_DEMAND_HIT_POS126_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS127_count,             0
L1_SHADOW_DEMAND_HIT_POS127_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS127_total_count,             0
L1_SHADOW_DEMAND_HIT_POS127_total_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS127_sum_count,             0
L1_SHADOW_DEMAND_HIT_POS127_sum_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS127_sum_total_count,             0
L1_SHADOW_DEMAND_HIT_POS127_sum_total_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS127_mean,         -nan
L1_SHADOW_DEMAND_HIT_POS127_stddev,         -nan
L1_SHADOW_DEMAND_HIT_POS127_total_mean,         -nan
L1_SHADOW_DEMAND_HIT_POS127_total_stddev,         -nan

CORE_PREF_MLC_SENT_count,             0
CORE_PREF_MLC_SENT_total_count,             0

CORE_PREF_MLC_USED_count,           427
CORE_PREF_MLC_USED_pct,        0.236
CORE_PREF_MLC_USED_total_count,          1039
CORE_PREF_MLC_USED_total_pct,        0.288

CORE_PREF_MLC_PARTIAL_USED_count,        180543
CORE_PREF_MLC_PARTIAL_USED_pct,       99.764
CORE_PREF_MLC_PARTIAL_USED_total_count,        360276
CORE_PREF_MLC_PARTIAL_USED_total_pct,       99.712

CORE_PREF_MLC_NOT_USED_count,             0
CORE_PREF_MLC_NOT_USED_pct,        0.000
CORE_PREF_MLC_NOT_USED_total_count,             0
CORE_PREF_MLC_NOT_USED_total_pct,        0.000

CORE_PREF_MLC_DROPPED_count,             0
CORE_PREF_MLC_DROPPED_pct,        0.000
CORE_PREF_MLC_DROPPED_total_count,             0
CORE_PREF_MLC_DROPPED_total_pct,        0.000
CORE_PREF_MLC_DROPPED_sum_count,        180970
CORE_PREF_MLC_DROPPED_sum_pct,      100.000
CORE_PREF_MLC_DROPPED_sum_total_count,        361315
CORE_PREF_MLC_DROPPED_sum_total_pct,      100.000
CORE_PREF_MLC_DROPPED_mean,         1.00
CORE_PREF_MLC_DROPPED_stddev,         0.00
CORE_PREF_MLC_DROPPED_total_mean,         1.00
CORE_PREF_MLC_DROPPED_total_stddev,         0.00

CORE_PREF_L1_SENT_count,       1315314
CORE_PREF_L1_SENT_total_count,       2621617

CORE_PREF_L1_USED_count,       1109779
CORE_PREF_L1_USED_pct,       82.486
CORE_PREF_L1_USED_total_count,       2212711
CORE_PREF_L1_USED_total_pct,       83.466

CORE_PREF_L1_PARTIAL_USED_count,        175638
CORE_PREF_L1_PARTIAL_USED_pct,       13.055
CORE_PREF_L1_PARTIAL_USED_total_count,        349683
CORE_PREF_L1_PARTIAL_USED_total_pct,       13.190

CORE_PREF_L1_NOT_USED_count,         60003
CORE_PREF_L1_NOT_USED_pct,        4.460
CORE_PREF_L1_NOT_USED_total_count,         88637
CORE_PREF_L1_NOT_USED_total_pct,        3.343

CORE_PREF_L1_DROPPED_count,             0
CORE_PREF_L1_DROPPED_pct,        0.000
CORE_PREF_L1_DROPPED_total_count,             0
CORE_PREF_L1_DROPPED_total_pct,        0.000
CORE_PREF_L1_DROPPED_sum_count,       1345420
CORE_PREF_L1_DROPPED_sum_pct,      100.000
CORE_PREF_L1_DROPPED_sum_total_count,       2651031
CORE_PREF_L1_DROPPED_sum_total_pct,      100.000
CORE_PREF_L1_DROPPED_mean,         0.22
CORE_PREF_L1_DROPPED_stddev,         0.47
CORE_PREF_L1_DROPPED_total_mean,         0.20
CORE_PREF_L1_DROPPED_total_stddev,         0.44

TOTAL_MEM_LATENCY_count,    1016092857
TOTAL_MEM_LATENCY_pct,      758.477
TOTAL_MEM_LATENCY_total_count,    1998629163
TOTAL_MEM_LATENCY_total_pct,      747.758

TOTAL_MEM_LATENCY_DEMAND_count,      66937994
TOTAL_MEM_LATENCY_DEMAND_pct,     2744.373
TOTAL_MEM_LATENCY_DEMAND_total_count,     133782818
TOTAL_MEM_LATENCY_DEMAND_total_pct,     2609.480

TOTAL_MEM_LATENCY_PREF_count,     949154863
TOTAL_MEM_LATENCY_PREF_pct,      721.650
TOTAL_MEM_LATENCY_PREF_total_count,    1864846345
TOTAL_MEM_LATENCY_PREF_total_pct,      711.350

CORE_MEM_LATENCY_count,    1016092857
CORE_MEM_LATENCY_pct,      758.477
CORE_MEM_LATENCY_total_count,    1998629163
CORE_MEM_LATENCY_total_pct,      747.758

CORE_MEM_LATENCY_DEMAND_count,      66937994
CORE_MEM_LATENCY_DEMAND_pct,     2744.373
CORE_MEM_LATENCY_DEMAND_total_count,     133782818
CORE_MEM_LATENCY_DEMAND_total_pct,     2609.480

CORE_MEM_LATENCY_PREF_count,     949154863
CORE_MEM_LATENCY_PREF_pct,      721.650
CORE_MEM_LATENCY_PREF_total_count,    1864846345
CORE_MEM_LATENCY_PREF_total_pct,      711.350

CORE_MEM_LATENCY_IFETCH_count,        239369
CORE_MEM_LATENCY_IFETCH_pct,        0.029
CORE_MEM_LATENCY_IFETCH_total_count,        530679
CORE_MEM_LATENCY_IFETCH_total_pct,        0.033

CORE_MEM_LATENCY_DFETCH_count,     399917124
CORE_MEM_LATENCY_DFETCH_pct,       48.924
CORE_MEM_LATENCY_DFETCH_total_count,     779619495
CORE_MEM_LATENCY_DFETCH_total_pct,       48.576

CORE_MEM_LATENCY_DSTORE_count,      31604463
CORE_MEM_LATENCY_DSTORE_pct,        3.866
CORE_MEM_LATENCY_DSTORE_total_count,      65415618
CORE_MEM_LATENCY_DSTORE_total_pct,        4.076

CORE_MEM_LATENCY_IPRF_count,             0
CORE_MEM_LATENCY_IPRF_pct,        0.000
CORE_MEM_LATENCY_IPRF_total_count,             0
CORE_MEM_LATENCY_IPRF_total_pct,        0.000

CORE_MEM_LATENCY_UOCPRF_count,             0
CORE_MEM_LATENCY_UOCPRF_pct,        0.000
CORE_MEM_LATENCY_UOCPRF_total_count,             0
CORE_MEM_LATENCY_UOCPRF_total_pct,        0.000

CORE_MEM_LATENCY_FDIPPRF_count,       1715586
CORE_MEM_LATENCY_FDIPPRF_pct,        0.210
CORE_MEM_LATENCY_FDIPPRF_total_count,       3230716
CORE_MEM_LATENCY_FDIPPRF_total_pct,        0.201

CORE_MEM_LATENCY_DPRF_count,        559599
CORE_MEM_LATENCY_DPRF_pct,        0.068
CORE_MEM_LATENCY_DPRF_total_count,       2215340
CORE_MEM_LATENCY_DPRF_total_pct,        0.138

CORE_MEM_LATENCY_WB_count,     383382573
CORE_MEM_LATENCY_WB_pct,       46.902
CORE_MEM_LATENCY_WB_total_count,     753946307
CORE_MEM_LATENCY_WB_total_pct,       46.976

CORE_MEM_LATENCY_WB_NODIRTY_count,             0
CORE_MEM_LATENCY_WB_NODIRTY_pct,        0.000
CORE_MEM_LATENCY_WB_NODIRTY_total_count,             0
CORE_MEM_LATENCY_WB_NODIRTY_total_pct,        0.000
CORE_MEM_LATENCY_WB_NODIRTY_sum_count,     817418714
CORE_MEM_LATENCY_WB_NODIRTY_sum_pct,      100.000
CORE_MEM_LATENCY_WB_NODIRTY_sum_total_count,    1604958155
CORE_MEM_LATENCY_WB_NODIRTY_sum_total_pct,      100.000
CORE_MEM_LATENCY_WB_NODIRTY_mean,         3.86
CORE_MEM_LATENCY_WB_NODIRTY_stddev,         2.96
CORE_MEM_LATENCY_WB_NODIRTY_total_mean,         3.87
CORE_MEM_LATENCY_WB_NODIRTY_total_stddev,         2.96

CORE_MEM_STALLING_LATENCY_IFETCH_count,             0
CORE_MEM_STALLING_LATENCY_IFETCH_pct,         -nan
CORE_MEM_STALLING_LATENCY_IFETCH_total_count,             0
CORE_MEM_STALLING_LATENCY_IFETCH_total_pct,         -nan

CORE_MEM_STALLING_LATENCY_DFETCH_count,             0
CORE_MEM_STALLING_LATENCY_DFETCH_pct,         -nan
CORE_MEM_STALLING_LATENCY_DFETCH_total_count,             0
CORE_MEM_STALLING_LATENCY_DFETCH_total_pct,         -nan

CORE_MEM_STALLING_LATENCY_DSTORE_count,             0
CORE_MEM_STALLING_LATENCY_DSTORE_pct,         -nan
CORE_MEM_STALLING_LATENCY_DSTORE_total_count,             0
CORE_MEM_STALLING_LATENCY_DSTORE_total_pct,         -nan

CORE_MEM_STALLING_LATENCY_IPRF_count,             0
CORE_MEM_STALLING_LATENCY_IPRF_pct,         -nan
CORE_MEM_STALLING_LATENCY_IPRF_total_count,             0
CORE_MEM_STALLING_LATENCY_IPRF_total_pct,         -nan

CORE_MEM_STALLING_LATENCY_DPRF_count,             0
CORE_MEM_STALLING_LATENCY_DPRF_pct,         -nan
CORE_MEM_STALLING_LATENCY_DPRF_total_count,             0
CORE_MEM_STALLING_LATENCY_DPRF_total_pct,         -nan

CORE_MEM_STALLING_LATENCY_WB_count,             0
CORE_MEM_STALLING_LATENCY_WB_pct,         -nan
CORE_MEM_STALLING_LATENCY_WB_total_count,             0
CORE_MEM_STALLING_LATENCY_WB_total_pct,         -nan

CORE_MEM_STALLING_LATENCY_WB_NODIRTY_count,             0
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_pct,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_total_count,             0
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_total_pct,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_sum_count,             0
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_sum_pct,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_sum_total_count,             0
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_sum_total_pct,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_mean,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_stddev,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_total_mean,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_total_stddev,         -nan

TOTAL_L1_MISS_LATENCY_count,     817418714
TOTAL_L1_MISS_LATENCY_pct,      610.174
TOTAL_L1_MISS_LATENCY_total_count,    1604958155
TOTAL_L1_MISS_LATENCY_total_pct,      600.472

TOTAL_L1_MISS_LATENCY_DEMAND_count,      12346459
TOTAL_L1_MISS_LATENCY_DEMAND_pct,      506.189
TOTAL_L1_MISS_LATENCY_DEMAND_total_count,      25291151
TOTAL_L1_MISS_LATENCY_DEMAND_total_pct,      493.313

TOTAL_L1_MISS_LATENCY_PREF_count,     805072255
TOTAL_L1_MISS_LATENCY_PREF_pct,      612.103
TOTAL_L1_MISS_LATENCY_PREF_total_count,    1579667004
TOTAL_L1_MISS_LATENCY_PREF_total_pct,      602.568

CORE_L1_MISS_LATENCY_count,     817418714
CORE_L1_MISS_LATENCY_pct,      610.174
CORE_L1_MISS_LATENCY_total_count,    1604958155
CORE_L1_MISS_LATENCY_total_pct,      600.472

CORE_L1_MISS_LATENCY_DEMAND_count,      12346459
CORE_L1_MISS_LATENCY_DEMAND_pct,      506.189
CORE_L1_MISS_LATENCY_DEMAND_total_count,      25291151
CORE_L1_MISS_LATENCY_DEMAND_total_pct,      493.313

CORE_L1_MISS_LATENCY_PREF_count,     805072255
CORE_L1_MISS_LATENCY_PREF_pct,      612.103
CORE_L1_MISS_LATENCY_PREF_total_count,    1579667004
CORE_L1_MISS_LATENCY_PREF_total_pct,      602.568

CORE_EVICTED_L1_DEMAND_count,         25333
CORE_EVICTED_L1_DEMAND_pct,        1.891
CORE_EVICTED_L1_DEMAND_total_count,         51155
CORE_EVICTED_L1_DEMAND_total_pct,        1.938

CORE_EVICTED_L1_PREF_USED_count,       1284152
CORE_EVICTED_L1_PREF_USED_pct,       95.857
CORE_EVICTED_L1_PREF_USED_total_count,       2530108
CORE_EVICTED_L1_PREF_USED_total_pct,       95.835

CORE_EVICTED_L1_PREF_NOT_USED_count,         30163
CORE_EVICTED_L1_PREF_NOT_USED_pct,        2.252
CORE_EVICTED_L1_PREF_NOT_USED_total_count,         58797
CORE_EVICTED_L1_PREF_NOT_USED_total_pct,        2.227
CORE_EVICTED_L1_PREF_NOT_USED_sum_count,       1339648
CORE_EVICTED_L1_PREF_NOT_USED_sum_pct,      100.000
CORE_EVICTED_L1_PREF_NOT_USED_sum_total_count,       2640060
CORE_EVICTED_L1_PREF_NOT_USED_sum_total_pct,      100.000
CORE_EVICTED_L1_PREF_NOT_USED_mean,         1.00
CORE_EVICTED_L1_PREF_NOT_USED_stddev,         0.21
CORE_EVICTED_L1_PREF_NOT_USED_total_mean,         1.00
CORE_EVICTED_L1_PREF_NOT_USED_total_stddev,         0.21

CORE_EVICTED_MLC_DEMAND_count,       1127728
CORE_EVICTED_MLC_DEMAND_pct,       86.015
CORE_EVICTED_MLC_DEMAND_total_count,       2244595
CORE_EVICTED_MLC_DEMAND_total_pct,       86.031

CORE_EVICTED_MLC_PREF_USED_count,        176477
CORE_EVICTED_MLC_PREF_USED_pct,       13.460
CORE_EVICTED_MLC_PREF_USED_total_count,        349883
CORE_EVICTED_MLC_PREF_USED_total_pct,       13.410

CORE_EVICTED_MLC_PREF_NOT_USED_count,          6873
CORE_EVICTED_MLC_PREF_NOT_USED_pct,        0.524
CORE_EVICTED_MLC_PREF_NOT_USED_total_count,         14580
CORE_EVICTED_MLC_PREF_NOT_USED_total_pct,        0.559
CORE_EVICTED_MLC_PREF_NOT_USED_sum_count,       1311078
CORE_EVICTED_MLC_PREF_NOT_USED_sum_pct,      100.000
CORE_EVICTED_MLC_PREF_NOT_USED_sum_total_count,       2609058
CORE_EVICTED_MLC_PREF_NOT_USED_sum_total_pct,      100.000
CORE_EVICTED_MLC_PREF_NOT_USED_mean,         0.15
CORE_EVICTED_MLC_PREF_NOT_USED_stddev,         0.34
CORE_EVICTED_MLC_PREF_NOT_USED_total_mean,         0.15
CORE_EVICTED_MLC_PREF_NOT_USED_total_stddev,         0.34

CORE_MEM_LATENCY_AVE_DEMAND_count,      65786599
CORE_MEM_LATENCY_AVE_DEMAND_pct,     2596.874
CORE_MEM_LATENCY_AVE_DEMAND_total_count,     130531674
CORE_MEM_LATENCY_AVE_DEMAND_total_pct,     2551.689

CORE_MEM_LATENCY_AVE_PREF_USED_count,     899464283
CORE_MEM_LATENCY_AVE_PREF_USED_pct,      700.434
CORE_MEM_LATENCY_AVE_PREF_USED_total_count,    1752545705
CORE_MEM_LATENCY_AVE_PREF_USED_total_pct,      692.676

CORE_MEM_LATENCY_AVE_PREF_NOT_USED_count,      48445959
CORE_MEM_LATENCY_AVE_PREF_NOT_USED_pct,     1606.139
CORE_MEM_LATENCY_AVE_PREF_NOT_USED_total_count,      94883337
CORE_MEM_LATENCY_AVE_PREF_NOT_USED_total_pct,     1613.745

DRAM_LATENCY_count,             0
DRAM_LATENCY_total_count,             0

TOTAL_DRAM_LATENCY_count,             0
TOTAL_DRAM_LATENCY_total_count,             0

DRAM_CLOSED_PAGE_POLICY_CMD_count,             0
DRAM_CLOSED_PAGE_POLICY_CMD_total_count,             0

DRAM_ACTIVATE_STALLING_count,             0
DRAM_ACTIVATE_STALLING_total_count,             0

DRAM_PRECHARGE_STALLING_count,             0
DRAM_PRECHARGE_STALLING_total_count,             0

DRAM_PRECHARGE_STALLING_WAIT_CYCLES_count,             0
DRAM_PRECHARGE_STALLING_WAIT_CYCLES_total_count,             0

L1_STAY_DEMAND_count,   37189372514
L1_STAY_DEMAND_pct,  1468020.863
L1_STAY_DEMAND_total_count,   75155284960
L1_STAY_DEMAND_total_pct,  1469167.920

L1_STAY_PREF_USED_count, 2429018190006
L1_STAY_PREF_USED_pct,  1891534.795
L1_STAY_PREF_USED_total_count, 4793642338967
L1_STAY_PREF_USED_total_pct,  1894639.414

L1_STAY_PREF_NOT_USED_count,   44149087249
L1_STAY_PREF_NOT_USED_pct,  1463683.561
L1_STAY_PREF_NOT_USED_total_count,   86213530412
L1_STAY_PREF_NOT_USED_total_pct,  1466291.314

TOTAL_DATA_MISS_LATENCY_count,     579919568
TOTAL_DATA_MISS_LATENCY_total_count,    1135224159

TOTAL_DATA_MISS_COUNT_count,        550838
TOTAL_DATA_MISS_COUNT_total_count,       1091802

CORE_PREF_L1_NOT_USED_LATENCY200_count,          4122
CORE_PREF_L1_NOT_USED_LATENCY200_pct,       13.666
CORE_PREF_L1_NOT_USED_LATENCY200_total_count,          8303
CORE_PREF_L1_NOT_USED_LATENCY200_total_pct,       14.121

CORE_PREF_L1_NOT_USED_LATENCY400_count,          1178
CORE_PREF_L1_NOT_USED_LATENCY400_pct,        3.905
CORE_PREF_L1_NOT_USED_LATENCY400_total_count,          2404
CORE_PREF_L1_NOT_USED_LATENCY400_total_pct,        4.089

CORE_PREF_L1_NOT_USED_LATENCY600_count,          2453
CORE_PREF_L1_NOT_USED_LATENCY600_pct,        8.132
CORE_PREF_L1_NOT_USED_LATENCY600_total_count,          4918
CORE_PREF_L1_NOT_USED_LATENCY600_total_pct,        8.364

CORE_PREF_L1_NOT_USED_LATENCY800_count,          3128
CORE_PREF_L1_NOT_USED_LATENCY800_pct,       10.370
CORE_PREF_L1_NOT_USED_LATENCY800_total_count,          5799
CORE_PREF_L1_NOT_USED_LATENCY800_total_pct,        9.863

CORE_PREF_L1_NOT_USED_LATENCY1000_count,          1376
CORE_PREF_L1_NOT_USED_LATENCY1000_pct,        4.562
CORE_PREF_L1_NOT_USED_LATENCY1000_total_count,          2516
CORE_PREF_L1_NOT_USED_LATENCY1000_total_pct,        4.279

CORE_PREF_L1_NOT_USED_LATENCY1200_count,          1017
CORE_PREF_L1_NOT_USED_LATENCY1200_pct,        3.372
CORE_PREF_L1_NOT_USED_LATENCY1200_total_count,          1968
CORE_PREF_L1_NOT_USED_LATENCY1200_total_pct,        3.347

CORE_PREF_L1_NOT_USED_LATENCY1400_count,          1693
CORE_PREF_L1_NOT_USED_LATENCY1400_pct,        5.613
CORE_PREF_L1_NOT_USED_LATENCY1400_total_count,          3191
CORE_PREF_L1_NOT_USED_LATENCY1400_total_pct,        5.427

CORE_PREF_L1_NOT_USED_LATENCY1600_count,          1426
CORE_PREF_L1_NOT_USED_LATENCY1600_pct,        4.728
CORE_PREF_L1_NOT_USED_LATENCY1600_total_count,          2798
CORE_PREF_L1_NOT_USED_LATENCY1600_total_pct,        4.759

CORE_PREF_L1_NOT_USED_LATENCY1600MORE_count,         13770
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_pct,       45.652
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_total_count,         26900
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_total_pct,       45.751
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_sum_count,         30163
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_sum_pct,      100.000
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_sum_total_count,         58797
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_sum_total_pct,      100.000
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_mean,         5.18
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_stddev,         4.26
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_total_mean,         5.16
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_total_stddev,         4.26

CORE_PREF_L1_NOT_USED_DISTANCE_1_count,             0
CORE_PREF_L1_NOT_USED_DISTANCE_1_pct,        0.000
CORE_PREF_L1_NOT_USED_DISTANCE_1_total_count,             0
CORE_PREF_L1_NOT_USED_DISTANCE_1_total_pct,        0.000

CORE_PREF_L1_NOT_USED_DISTANCE_2_count,            36
CORE_PREF_L1_NOT_USED_DISTANCE_2_pct,        0.119
CORE_PREF_L1_NOT_USED_DISTANCE_2_total_count,            61
CORE_PREF_L1_NOT_USED_DISTANCE_2_total_pct,        0.104

CORE_PREF_L1_NOT_USED_DISTANCE_4_count,           519
CORE_PREF_L1_NOT_USED_DISTANCE_4_pct,        1.721
CORE_PREF_L1_NOT_USED_DISTANCE_4_total_count,           907
CORE_PREF_L1_NOT_USED_DISTANCE_4_total_pct,        1.543

CORE_PREF_L1_NOT_USED_DISTANCE_8_count,          1527
CORE_PREF_L1_NOT_USED_DISTANCE_8_pct,        5.062
CORE_PREF_L1_NOT_USED_DISTANCE_8_total_count,          2871
CORE_PREF_L1_NOT_USED_DISTANCE_8_total_pct,        4.883

CORE_PREF_L1_NOT_USED_DISTANCE_16_count,          2134
CORE_PREF_L1_NOT_USED_DISTANCE_16_pct,        7.075
CORE_PREF_L1_NOT_USED_DISTANCE_16_total_count,          4270
CORE_PREF_L1_NOT_USED_DISTANCE_16_total_pct,        7.262

CORE_PREF_L1_NOT_USED_DISTANCE_32_count,          1956
CORE_PREF_L1_NOT_USED_DISTANCE_32_pct,        6.485
CORE_PREF_L1_NOT_USED_DISTANCE_32_total_count,          3972
CORE_PREF_L1_NOT_USED_DISTANCE_32_total_pct,        6.755

CORE_PREF_L1_NOT_USED_DISTANCE_MORE_count,         23991
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_pct,       79.538
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_total_count,         46716
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_total_pct,       79.453
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_sum_count,         30163
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_sum_pct,      100.000
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_sum_total_count,         58797
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_sum_total_pct,      100.000
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_mean,         5.57
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_stddev,         5.06
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_total_mean,         5.57
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_total_stddev,         5.06

CORE_PREF_L1_USED_LATENCY200_count,        757566
CORE_PREF_L1_USED_LATENCY200_pct,       58.993
CORE_PREF_L1_USED_LATENCY200_total_count,       1502523
CORE_PREF_L1_USED_LATENCY200_total_pct,       59.386

CORE_PREF_L1_USED_LATENCY400_count,        112929
CORE_PREF_L1_USED_LATENCY400_pct,        8.794
CORE_PREF_L1_USED_LATENCY400_total_count,        221996
CORE_PREF_L1_USED_LATENCY400_total_pct,        8.774

CORE_PREF_L1_USED_LATENCY600_count,         71358
CORE_PREF_L1_USED_LATENCY600_pct,        5.557
CORE_PREF_L1_USED_LATENCY600_total_count,        139745
CORE_PREF_L1_USED_LATENCY600_total_pct,        5.523

CORE_PREF_L1_USED_LATENCY800_count,         45951
CORE_PREF_L1_USED_LATENCY800_pct,        3.578
CORE_PREF_L1_USED_LATENCY800_total_count,         89366
CORE_PREF_L1_USED_LATENCY800_total_pct,        3.532

CORE_PREF_L1_USED_LATENCY1000_count,         24137
CORE_PREF_L1_USED_LATENCY1000_pct,        1.880
CORE_PREF_L1_USED_LATENCY1000_total_count,         46864
CORE_PREF_L1_USED_LATENCY1000_total_pct,        1.852

CORE_PREF_L1_USED_LATENCY1200_count,         24832
CORE_PREF_L1_USED_LATENCY1200_pct,        1.934
CORE_PREF_L1_USED_LATENCY1200_total_count,         49124
CORE_PREF_L1_USED_LATENCY1200_total_pct,        1.942

CORE_PREF_L1_USED_LATENCY1400_count,         25332
CORE_PREF_L1_USED_LATENCY1400_pct,        1.973
CORE_PREF_L1_USED_LATENCY1400_total_count,         50493
CORE_PREF_L1_USED_LATENCY1400_total_pct,        1.996

CORE_PREF_L1_USED_LATENCY1600_count,         21011
CORE_PREF_L1_USED_LATENCY1600_pct,        1.636
CORE_PREF_L1_USED_LATENCY1600_total_count,         39787
CORE_PREF_L1_USED_LATENCY1600_total_pct,        1.573

CORE_PREF_L1_USED_LATENCY1600MORE_count,        201036
CORE_PREF_L1_USED_LATENCY1600MORE_pct,       15.655
CORE_PREF_L1_USED_LATENCY1600MORE_total_count,        390210
CORE_PREF_L1_USED_LATENCY1600MORE_total_pct,       15.423
CORE_PREF_L1_USED_LATENCY1600MORE_sum_count,       1284152
CORE_PREF_L1_USED_LATENCY1600MORE_sum_pct,      100.000
CORE_PREF_L1_USED_LATENCY1600MORE_sum_total_count,       2530108
CORE_PREF_L1_USED_LATENCY1600MORE_sum_total_pct,      100.000
CORE_PREF_L1_USED_LATENCY1600MORE_mean,         1.96
CORE_PREF_L1_USED_LATENCY1600MORE_stddev,         2.72
CORE_PREF_L1_USED_LATENCY1600MORE_total_mean,         1.94
CORE_PREF_L1_USED_LATENCY1600MORE_total_stddev,         2.71

CORE_PREF_L1_USED_DISTANCE_1_count,             0
CORE_PREF_L1_USED_DISTANCE_1_pct,        0.000
CORE_PREF_L1_USED_DISTANCE_1_total_count,             0
CORE_PREF_L1_USED_DISTANCE_1_total_pct,        0.000

CORE_PREF_L1_USED_DISTANCE_2_count,            10
CORE_PREF_L1_USED_DISTANCE_2_pct,        0.001
CORE_PREF_L1_USED_DISTANCE_2_total_count,            21
CORE_PREF_L1_USED_DISTANCE_2_total_pct,        0.001

CORE_PREF_L1_USED_DISTANCE_4_count,           529
CORE_PREF_L1_USED_DISTANCE_4_pct,        0.041
CORE_PREF_L1_USED_DISTANCE_4_total_count,          1027
CORE_PREF_L1_USED_DISTANCE_4_total_pct,        0.041

CORE_PREF_L1_USED_DISTANCE_8_count,          2151
CORE_PREF_L1_USED_DISTANCE_8_pct,        0.168
CORE_PREF_L1_USED_DISTANCE_8_total_count,          4222
CORE_PREF_L1_USED_DISTANCE_8_total_pct,        0.167

CORE_PREF_L1_USED_DISTANCE_16_count,          4880
CORE_PREF_L1_USED_DISTANCE_16_pct,        0.380
CORE_PREF_L1_USED_DISTANCE_16_total_count,         49733
CORE_PREF_L1_USED_DISTANCE_16_total_pct,        1.966

CORE_PREF_L1_USED_DISTANCE_32_count,         11235
CORE_PREF_L1_USED_DISTANCE_32_pct,        0.875
CORE_PREF_L1_USED_DISTANCE_32_total_count,         29913
CORE_PREF_L1_USED_DISTANCE_32_total_pct,        1.182

CORE_PREF_L1_USED_DISTANCE_MORE_count,       1265347
CORE_PREF_L1_USED_DISTANCE_MORE_pct,       98.536
CORE_PREF_L1_USED_DISTANCE_MORE_total_count,       2445192
CORE_PREF_L1_USED_DISTANCE_MORE_total_pct,       96.644
CORE_PREF_L1_USED_DISTANCE_MORE_sum_count,       1284152
CORE_PREF_L1_USED_DISTANCE_MORE_sum_pct,      100.000
CORE_PREF_L1_USED_DISTANCE_MORE_sum_total_count,       2530108
CORE_PREF_L1_USED_DISTANCE_MORE_sum_total_pct,      100.000
CORE_PREF_L1_USED_DISTANCE_MORE_mean,         5.98
CORE_PREF_L1_USED_DISTANCE_MORE_stddev,         5.94
CORE_PREF_L1_USED_DISTANCE_MORE_total_mean,         5.94
CORE_PREF_L1_USED_DISTANCE_MORE_total_stddev,         5.85

CORE_PREF_L1_DEMAND_LATENCY300_count,         14197
CORE_PREF_L1_DEMAND_LATENCY300_pct,       56.042
CORE_PREF_L1_DEMAND_LATENCY300_total_count,         28713
CORE_PREF_L1_DEMAND_LATENCY300_total_pct,       56.129

CORE_PREF_L1_DEMAND_LATENCY400_count,          1033
CORE_PREF_L1_DEMAND_LATENCY400_pct,        4.078
CORE_PREF_L1_DEMAND_LATENCY400_total_count,          2292
CORE_PREF_L1_DEMAND_LATENCY400_total_pct,        4.481

CORE_PREF_L1_DEMAND_LATENCY500_count,          2168
CORE_PREF_L1_DEMAND_LATENCY500_pct,        8.558
CORE_PREF_L1_DEMAND_LATENCY500_total_count,          4292
CORE_PREF_L1_DEMAND_LATENCY500_total_pct,        8.390

CORE_PREF_L1_DEMAND_LATENCY600_count,          1950
CORE_PREF_L1_DEMAND_LATENCY600_pct,        7.697
CORE_PREF_L1_DEMAND_LATENCY600_total_count,          3915
CORE_PREF_L1_DEMAND_LATENCY600_total_pct,        7.653

CORE_PREF_L1_DEMAND_LATENCY700_count,          1475
CORE_PREF_L1_DEMAND_LATENCY700_pct,        5.822
CORE_PREF_L1_DEMAND_LATENCY700_total_count,          2987
CORE_PREF_L1_DEMAND_LATENCY700_total_pct,        5.839

CORE_PREF_L1_DEMAND_LATENCY800_count,           848
CORE_PREF_L1_DEMAND_LATENCY800_pct,        3.347
CORE_PREF_L1_DEMAND_LATENCY800_total_count,          1773
CORE_PREF_L1_DEMAND_LATENCY800_total_pct,        3.466

CORE_PREF_L1_DEMAND_LATENCY900_count,           389
CORE_PREF_L1_DEMAND_LATENCY900_pct,        1.536
CORE_PREF_L1_DEMAND_LATENCY900_total_count,           734
CORE_PREF_L1_DEMAND_LATENCY900_total_pct,        1.435

CORE_PREF_L1_DEMAND_LATENCY1000_count,           203
CORE_PREF_L1_DEMAND_LATENCY1000_pct,        0.801
CORE_PREF_L1_DEMAND_LATENCY1000_total_count,           392
CORE_PREF_L1_DEMAND_LATENCY1000_total_pct,        0.766

CORE_PREF_L1_DEMAND_LATENCY1000MORE_count,          3070
CORE_PREF_L1_DEMAND_LATENCY1000MORE_pct,       12.119
CORE_PREF_L1_DEMAND_LATENCY1000MORE_total_count,          6057
CORE_PREF_L1_DEMAND_LATENCY1000MORE_total_pct,       11.840
CORE_PREF_L1_DEMAND_LATENCY1000MORE_sum_count,         25333
CORE_PREF_L1_DEMAND_LATENCY1000MORE_sum_pct,      100.000
CORE_PREF_L1_DEMAND_LATENCY1000MORE_sum_total_count,         51155
CORE_PREF_L1_DEMAND_LATENCY1000MORE_sum_total_pct,      100.000
CORE_PREF_L1_DEMAND_LATENCY1000MORE_mean,         1.96
CORE_PREF_L1_DEMAND_LATENCY1000MORE_stddev,         2.45
CORE_PREF_L1_DEMAND_LATENCY1000MORE_total_mean,         1.94
CORE_PREF_L1_DEMAND_LATENCY1000MORE_total_stddev,         2.44

CORE_PREF_MLC_NOT_USED_LATENCY200_count,          2846
CORE_PREF_MLC_NOT_USED_LATENCY200_pct,       41.408
CORE_PREF_MLC_NOT_USED_LATENCY200_total_count,          5582
CORE_PREF_MLC_NOT_USED_LATENCY200_total_pct,       38.285

CORE_PREF_MLC_NOT_USED_LATENCY400_count,          1668
CORE_PREF_MLC_NOT_USED_LATENCY400_pct,       24.269
CORE_PREF_MLC_NOT_USED_LATENCY400_total_count,          3796
CORE_PREF_MLC_NOT_USED_LATENCY400_total_pct,       26.036

CORE_PREF_MLC_NOT_USED_LATENCY600_count,           996
CORE_PREF_MLC_NOT_USED_LATENCY600_pct,       14.491
CORE_PREF_MLC_NOT_USED_LATENCY600_total_count,          2180
CORE_PREF_MLC_NOT_USED_LATENCY600_total_pct,       14.952

CORE_PREF_MLC_NOT_USED_LATENCY800_count,           961
CORE_PREF_MLC_NOT_USED_LATENCY800_pct,       13.982
CORE_PREF_MLC_NOT_USED_LATENCY800_total_count,          2069
CORE_PREF_MLC_NOT_USED_LATENCY800_total_pct,       14.191

CORE_PREF_MLC_NOT_USED_LATENCY1000_count,           214
CORE_PREF_MLC_NOT_USED_LATENCY1000_pct,        3.114
CORE_PREF_MLC_NOT_USED_LATENCY1000_total_count,           518
CORE_PREF_MLC_NOT_USED_LATENCY1000_total_pct,        3.553

CORE_PREF_MLC_NOT_USED_LATENCY1200_count,            56
CORE_PREF_MLC_NOT_USED_LATENCY1200_pct,        0.815
CORE_PREF_MLC_NOT_USED_LATENCY1200_total_count,           104
CORE_PREF_MLC_NOT_USED_LATENCY1200_total_pct,        0.713

CORE_PREF_MLC_NOT_USED_LATENCY1400_count,            46
CORE_PREF_MLC_NOT_USED_LATENCY1400_pct,        0.669
CORE_PREF_MLC_NOT_USED_LATENCY1400_total_count,           116
CORE_PREF_MLC_NOT_USED_LATENCY1400_total_pct,        0.796

CORE_PREF_MLC_NOT_USED_LATENCY1600_count,            22
CORE_PREF_MLC_NOT_USED_LATENCY1600_pct,        0.320
CORE_PREF_MLC_NOT_USED_LATENCY1600_total_count,            69
CORE_PREF_MLC_NOT_USED_LATENCY1600_total_pct,        0.473

CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_count,            64
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_pct,        0.931
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_total_count,           146
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_total_pct,        1.001
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_sum_count,          6873
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_sum_pct,      100.000
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_sum_total_count,         14580
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_sum_total_pct,      100.000
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_mean,         1.25
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_stddev,         1.25
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_total_mean,         1.32
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_total_stddev,         1.28

CORE_PREF_MLC_USED_LATENCY200_count,         17501
CORE_PREF_MLC_USED_LATENCY200_pct,        9.917
CORE_PREF_MLC_USED_LATENCY200_total_count,         36696
CORE_PREF_MLC_USED_LATENCY200_total_pct,       10.488

CORE_PREF_MLC_USED_LATENCY400_count,         16760
CORE_PREF_MLC_USED_LATENCY400_pct,        9.497
CORE_PREF_MLC_USED_LATENCY400_total_count,         35696
CORE_PREF_MLC_USED_LATENCY400_total_pct,       10.202

CORE_PREF_MLC_USED_LATENCY600_count,         25892
CORE_PREF_MLC_USED_LATENCY600_pct,       14.672
CORE_PREF_MLC_USED_LATENCY600_total_count,         51989
CORE_PREF_MLC_USED_LATENCY600_total_pct,       14.859

CORE_PREF_MLC_USED_LATENCY800_count,         51093
CORE_PREF_MLC_USED_LATENCY800_pct,       28.952
CORE_PREF_MLC_USED_LATENCY800_total_count,         99010
CORE_PREF_MLC_USED_LATENCY800_total_pct,       28.298

CORE_PREF_MLC_USED_LATENCY1000_count,         21167
CORE_PREF_MLC_USED_LATENCY1000_pct,       11.994
CORE_PREF_MLC_USED_LATENCY1000_total_count,         41080
CORE_PREF_MLC_USED_LATENCY1000_total_pct,       11.741

CORE_PREF_MLC_USED_LATENCY1200_count,         14601
CORE_PREF_MLC_USED_LATENCY1200_pct,        8.274
CORE_PREF_MLC_USED_LATENCY1200_total_count,         28423
CORE_PREF_MLC_USED_LATENCY1200_total_pct,        8.124

CORE_PREF_MLC_USED_LATENCY1400_count,         11843
CORE_PREF_MLC_USED_LATENCY1400_pct,        6.711
CORE_PREF_MLC_USED_LATENCY1400_total_count,         23016
CORE_PREF_MLC_USED_LATENCY1400_total_pct,        6.578

CORE_PREF_MLC_USED_LATENCY1600_count,          5425
CORE_PREF_MLC_USED_LATENCY1600_pct,        3.074
CORE_PREF_MLC_USED_LATENCY1600_total_count,         10291
CORE_PREF_MLC_USED_LATENCY1600_total_pct,        2.941

CORE_PREF_MLC_USED_LATENCY1600MORE_count,         12195
CORE_PREF_MLC_USED_LATENCY1600MORE_pct,        6.910
CORE_PREF_MLC_USED_LATENCY1600MORE_total_count,         23682
CORE_PREF_MLC_USED_LATENCY1600MORE_total_pct,        6.769
CORE_PREF_MLC_USED_LATENCY1600MORE_sum_count,        176477
CORE_PREF_MLC_USED_LATENCY1600MORE_sum_pct,      100.000
CORE_PREF_MLC_USED_LATENCY1600MORE_sum_total_count,        349883
CORE_PREF_MLC_USED_LATENCY1600MORE_sum_total_pct,      100.000
CORE_PREF_MLC_USED_LATENCY1600MORE_mean,         3.32
CORE_PREF_MLC_USED_LATENCY1600MORE_stddev,         2.06
CORE_PREF_MLC_USED_LATENCY1600MORE_total_mean,         3.27
CORE_PREF_MLC_USED_LATENCY1600MORE_total_stddev,         2.06

CORE_PREF_MLC_DEMAND_LATENCY300_count,       1119062
CORE_PREF_MLC_DEMAND_LATENCY300_pct,       99.232
CORE_PREF_MLC_DEMAND_LATENCY300_total_count,       2227757
CORE_PREF_MLC_DEMAND_LATENCY300_total_pct,       99.250

CORE_PREF_MLC_DEMAND_LATENCY400_count,           603
CORE_PREF_MLC_DEMAND_LATENCY400_pct,        0.053
CORE_PREF_MLC_DEMAND_LATENCY400_total_count,          1337
CORE_PREF_MLC_DEMAND_LATENCY400_total_pct,        0.060

CORE_PREF_MLC_DEMAND_LATENCY500_count,          1320
CORE_PREF_MLC_DEMAND_LATENCY500_pct,        0.117
CORE_PREF_MLC_DEMAND_LATENCY500_total_count,          2584
CORE_PREF_MLC_DEMAND_LATENCY500_total_pct,        0.115

CORE_PREF_MLC_DEMAND_LATENCY600_count,          1599
CORE_PREF_MLC_DEMAND_LATENCY600_pct,        0.142
CORE_PREF_MLC_DEMAND_LATENCY600_total_count,          3061
CORE_PREF_MLC_DEMAND_LATENCY600_total_pct,        0.136

CORE_PREF_MLC_DEMAND_LATENCY700_count,           974
CORE_PREF_MLC_DEMAND_LATENCY700_pct,        0.086
CORE_PREF_MLC_DEMAND_LATENCY700_total_count,          1919
CORE_PREF_MLC_DEMAND_LATENCY700_total_pct,        0.085

CORE_PREF_MLC_DEMAND_LATENCY800_count,           721
CORE_PREF_MLC_DEMAND_LATENCY800_pct,        0.064
CORE_PREF_MLC_DEMAND_LATENCY800_total_count,          1329
CORE_PREF_MLC_DEMAND_LATENCY800_total_pct,        0.059

CORE_PREF_MLC_DEMAND_LATENCY900_count,           342
CORE_PREF_MLC_DEMAND_LATENCY900_pct,        0.030
CORE_PREF_MLC_DEMAND_LATENCY900_total_count,           626
CORE_PREF_MLC_DEMAND_LATENCY900_total_pct,        0.028

CORE_PREF_MLC_DEMAND_LATENCY1000_count,           189
CORE_PREF_MLC_DEMAND_LATENCY1000_pct,        0.017
CORE_PREF_MLC_DEMAND_LATENCY1000_total_count,           338
CORE_PREF_MLC_DEMAND_LATENCY1000_total_pct,        0.015

CORE_PREF_MLC_DEMAND_LATENCY1000MORE_count,          2918
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_pct,        0.259
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_total_count,          5644
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_total_pct,        0.251
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_sum_count,       1127728
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_sum_pct,      100.000
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_sum_total_count,       2244595
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_sum_total_pct,      100.000
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_mean,         0.04
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_stddev,         0.48
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_total_mean,         0.04
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_total_stddev,         0.47

TOTAL_BATCH_FORMED_count,             0
TOTAL_BATCH_FORMED_total_count,             0

TOTAL_BATCH_MEM_REQ_MARKED_count,             0
TOTAL_BATCH_MEM_REQ_MARKED_pct,         -nan
TOTAL_BATCH_MEM_REQ_MARKED_total_count,             0
TOTAL_BATCH_MEM_REQ_MARKED_total_pct,         -nan

CORE_BATCH_MEM_REQ_MARKED_count,             0
CORE_BATCH_MEM_REQ_MARKED_pct,         -nan
CORE_BATCH_MEM_REQ_MARKED_total_count,             0
CORE_BATCH_MEM_REQ_MARKED_total_pct,         -nan

CORE_BATCH_MEM_REQ_MARKED_DEMAND_count,             0
CORE_BATCH_MEM_REQ_MARKED_DEMAND_pct,         -nan
CORE_BATCH_MEM_REQ_MARKED_DEMAND_total_count,             0
CORE_BATCH_MEM_REQ_MARKED_DEMAND_total_pct,         -nan

CORE_BATCH_MEM_REQ_MARKED_PREF_count,             0
CORE_BATCH_MEM_REQ_MARKED_PREF_pct,         -nan
CORE_BATCH_MEM_REQ_MARKED_PREF_total_count,             0
CORE_BATCH_MEM_REQ_MARKED_PREF_total_pct,         -nan

DRAM_ROW_BATCHES_count,             0
DRAM_ROW_BATCHES_total_count,             0

REJECTED_QUEUE_MLC_count,             0
REJECTED_QUEUE_MLC_total_count,             0

REJECTED_QUEUE_L1_count,             0
REJECTED_QUEUE_L1_total_count,             0

REJECTED_QUEUE_BUS_OUT_count,             0
REJECTED_QUEUE_BUS_OUT_total_count,             0

LEADING_LOAD_LATENCY_count,             0
LEADING_LOAD_LATENCY_pct,        0.000
LEADING_LOAD_LATENCY_total_count,             0
LEADING_LOAD_LATENCY_total_pct,        0.000

LEADING_LOADS_count,             0
LEADING_LOADS_pct,        0.000
LEADING_LOADS_total_count,             0
LEADING_LOADS_total_pct,        0.000

MEM_REQ_CRITICAL_PATH_LENGTH_count,             0
MEM_REQ_CRITICAL_PATH_LENGTH_pct,        0.000
MEM_REQ_CRITICAL_PATH_LENGTH_total_count,             0
MEM_REQ_CRITICAL_PATH_LENGTH_total_pct,        0.000

TOTAL_MEM_REQ_LATENCY_count,             0
TOTAL_MEM_REQ_LATENCY_total_count,             0

TOTAL_CRITICAL_MEM_REQ_LATENCY_count,             0
TOTAL_CRITICAL_MEM_REQ_LATENCY_pct,         -nan
TOTAL_CRITICAL_MEM_REQ_LATENCY_total_count,             0
TOTAL_CRITICAL_MEM_REQ_LATENCY_total_pct,         -nan

TOTAL_CRITICAL_BANK_LATENCY_count,             0
TOTAL_CRITICAL_BANK_LATENCY_pct,         -nan
TOTAL_CRITICAL_BANK_LATENCY_total_count,             0
TOTAL_CRITICAL_BANK_LATENCY_total_pct,         -nan

TOTAL_MEMORY_SLACK_count,             0
TOTAL_MEMORY_SLACK_pct,        0.000
TOTAL_MEMORY_SLACK_total_count,             0
TOTAL_MEMORY_SLACK_total_pct,        0.000

TOTAL_CHIP_UTILIZATION_count,             0
TOTAL_CHIP_UTILIZATION_pct,        0.000
TOTAL_CHIP_UTILIZATION_total_count,             0
TOTAL_CHIP_UTILIZATION_total_pct,        0.000

CHIP_BUSY_UNDER_CRITICAL_REQS_count,             0
CHIP_BUSY_UNDER_CRITICAL_REQS_pct,        0.000
CHIP_BUSY_UNDER_CRITICAL_REQS_total_count,             0
CHIP_BUSY_UNDER_CRITICAL_REQS_total_pct,        0.000

PERF_PRED_NUM_STAT_RESETS_count,             0
PERF_PRED_NUM_STAT_RESETS_total_count,             0

PERF_PRED_RESET_STATS_CYCLE_count,             0
PERF_PRED_RESET_STATS_CYCLE_total_count,             0

PERF_PRED_CYCLE_count,     152831981
PERF_PRED_CYCLE_total_count,     229054080

ESTIMATED_ALONE_CYCLES_count,             0
ESTIMATED_ALONE_CYCLES_pct,        0.000
ESTIMATED_ALONE_CYCLES_total_count,             0
ESTIMATED_ALONE_CYCLES_total_pct,        0.000

NUM_WINDOWS_WITH_DCACHE_MISS_count,         23122
NUM_WINDOWS_WITH_DCACHE_MISS_total_count,         45971

LONGEST_DCACHE_MISS_CHAIN_count,         71124
LONGEST_DCACHE_MISS_CHAIN_total_count,        141591

NUM_DCACHE_MISSES_IN_WINDOW_1_count,           253
NUM_DCACHE_MISSES_IN_WINDOW_1_pct,        1.094
NUM_DCACHE_MISSES_IN_WINDOW_1_total_count,           510
NUM_DCACHE_MISSES_IN_WINDOW_1_total_pct,        1.109

NUM_DCACHE_MISSES_IN_WINDOW_2_count,           601
NUM_DCACHE_MISSES_IN_WINDOW_2_pct,        2.599
NUM_DCACHE_MISSES_IN_WINDOW_2_total_count,          1251
NUM_DCACHE_MISSES_IN_WINDOW_2_total_pct,        2.721

NUM_DCACHE_MISSES_IN_WINDOW_3_count,          1808
NUM_DCACHE_MISSES_IN_WINDOW_3_pct,        7.819
NUM_DCACHE_MISSES_IN_WINDOW_3_total_count,          3557
NUM_DCACHE_MISSES_IN_WINDOW_3_total_pct,        7.737

NUM_DCACHE_MISSES_IN_WINDOW_4_count,          3594
NUM_DCACHE_MISSES_IN_WINDOW_4_pct,       15.544
NUM_DCACHE_MISSES_IN_WINDOW_4_total_count,          7263
NUM_DCACHE_MISSES_IN_WINDOW_4_total_pct,       15.799

NUM_DCACHE_MISSES_IN_WINDOW_5_count,          1292
NUM_DCACHE_MISSES_IN_WINDOW_5_pct,        5.588
NUM_DCACHE_MISSES_IN_WINDOW_5_total_count,          2590
NUM_DCACHE_MISSES_IN_WINDOW_5_total_pct,        5.634

NUM_DCACHE_MISSES_IN_WINDOW_6_count,           261
NUM_DCACHE_MISSES_IN_WINDOW_6_pct,        1.129
NUM_DCACHE_MISSES_IN_WINDOW_6_total_count,           527
NUM_DCACHE_MISSES_IN_WINDOW_6_total_pct,        1.146

NUM_DCACHE_MISSES_IN_WINDOW_7_count,           146
NUM_DCACHE_MISSES_IN_WINDOW_7_pct,        0.631
NUM_DCACHE_MISSES_IN_WINDOW_7_total_count,           296
NUM_DCACHE_MISSES_IN_WINDOW_7_total_pct,        0.644

NUM_DCACHE_MISSES_IN_WINDOW_8_count,           314
NUM_DCACHE_MISSES_IN_WINDOW_8_pct,        1.358
NUM_DCACHE_MISSES_IN_WINDOW_8_total_count,           595
NUM_DCACHE_MISSES_IN_WINDOW_8_total_pct,        1.294

NUM_DCACHE_MISSES_IN_WINDOW_9_count,           268
NUM_DCACHE_MISSES_IN_WINDOW_9_pct,        1.159
NUM_DCACHE_MISSES_IN_WINDOW_9_total_count,           550
NUM_DCACHE_MISSES_IN_WINDOW_9_total_pct,        1.196

NUM_DCACHE_MISSES_IN_WINDOW_10_count,           232
NUM_DCACHE_MISSES_IN_WINDOW_10_pct,        1.003
NUM_DCACHE_MISSES_IN_WINDOW_10_total_count,           489
NUM_DCACHE_MISSES_IN_WINDOW_10_total_pct,        1.064

NUM_DCACHE_MISSES_IN_WINDOW_11_count,           200
NUM_DCACHE_MISSES_IN_WINDOW_11_pct,        0.865
NUM_DCACHE_MISSES_IN_WINDOW_11_total_count,           429
NUM_DCACHE_MISSES_IN_WINDOW_11_total_pct,        0.933

NUM_DCACHE_MISSES_IN_WINDOW_12_count,           137
NUM_DCACHE_MISSES_IN_WINDOW_12_pct,        0.593
NUM_DCACHE_MISSES_IN_WINDOW_12_total_count,           277
NUM_DCACHE_MISSES_IN_WINDOW_12_total_pct,        0.603

NUM_DCACHE_MISSES_IN_WINDOW_13_count,           130
NUM_DCACHE_MISSES_IN_WINDOW_13_pct,        0.562
NUM_DCACHE_MISSES_IN_WINDOW_13_total_count,           269
NUM_DCACHE_MISSES_IN_WINDOW_13_total_pct,        0.585

NUM_DCACHE_MISSES_IN_WINDOW_14_count,           585
NUM_DCACHE_MISSES_IN_WINDOW_14_pct,        2.530
NUM_DCACHE_MISSES_IN_WINDOW_14_total_count,          1128
NUM_DCACHE_MISSES_IN_WINDOW_14_total_pct,        2.454

NUM_DCACHE_MISSES_IN_WINDOW_15_count,           275
NUM_DCACHE_MISSES_IN_WINDOW_15_pct,        1.189
NUM_DCACHE_MISSES_IN_WINDOW_15_total_count,           513
NUM_DCACHE_MISSES_IN_WINDOW_15_total_pct,        1.116

NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_count,         13026
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_pct,       56.336
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_total_count,         25727
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_total_pct,       55.964
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_sum_count,         23122
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_sum_pct,      100.000
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_sum_total_count,         45971
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_sum_total_pct,      100.000
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_mean,        10.41
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_stddev,         9.62
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_total_mean,        10.36
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_total_stddev,         9.58

DCACHE_MLP_IN_WINDOW_1_0_count,          1135
DCACHE_MLP_IN_WINDOW_1_0_pct,        4.909
DCACHE_MLP_IN_WINDOW_1_0_total_count,          2355
DCACHE_MLP_IN_WINDOW_1_0_total_pct,        5.123

DCACHE_MLP_IN_WINDOW_1_5_count,           749
DCACHE_MLP_IN_WINDOW_1_5_pct,        3.239
DCACHE_MLP_IN_WINDOW_1_5_total_count,          1583
DCACHE_MLP_IN_WINDOW_1_5_total_pct,        3.443

DCACHE_MLP_IN_WINDOW_2_0_count,          1683
DCACHE_MLP_IN_WINDOW_2_0_pct,        7.279
DCACHE_MLP_IN_WINDOW_2_0_total_count,          3406
DCACHE_MLP_IN_WINDOW_2_0_total_pct,        7.409

DCACHE_MLP_IN_WINDOW_2_5_count,          1230
DCACHE_MLP_IN_WINDOW_2_5_pct,        5.320
DCACHE_MLP_IN_WINDOW_2_5_total_count,          2431
DCACHE_MLP_IN_WINDOW_2_5_total_pct,        5.288

DCACHE_MLP_IN_WINDOW_3_0_count,          2157
DCACHE_MLP_IN_WINDOW_3_0_pct,        9.329
DCACHE_MLP_IN_WINDOW_3_0_total_count,          4157
DCACHE_MLP_IN_WINDOW_3_0_total_pct,        9.043

DCACHE_MLP_IN_WINDOW_3_5_count,           840
DCACHE_MLP_IN_WINDOW_3_5_pct,        3.633
DCACHE_MLP_IN_WINDOW_3_5_total_count,          1694
DCACHE_MLP_IN_WINDOW_3_5_total_pct,        3.685

DCACHE_MLP_IN_WINDOW_4_0_count,          3292
DCACHE_MLP_IN_WINDOW_4_0_pct,       14.238
DCACHE_MLP_IN_WINDOW_4_0_total_count,          6598
DCACHE_MLP_IN_WINDOW_4_0_total_pct,       14.353

DCACHE_MLP_IN_WINDOW_4_5_count,           583
DCACHE_MLP_IN_WINDOW_4_5_pct,        2.521
DCACHE_MLP_IN_WINDOW_4_5_total_count,          1160
DCACHE_MLP_IN_WINDOW_4_5_total_pct,        2.523

DCACHE_MLP_IN_WINDOW_5_0_count,           833
DCACHE_MLP_IN_WINDOW_5_0_pct,        3.603
DCACHE_MLP_IN_WINDOW_5_0_total_count,          1667
DCACHE_MLP_IN_WINDOW_5_0_total_pct,        3.626

DCACHE_MLP_IN_WINDOW_5_5_count,           951
DCACHE_MLP_IN_WINDOW_5_5_pct,        4.113
DCACHE_MLP_IN_WINDOW_5_5_total_count,          1876
DCACHE_MLP_IN_WINDOW_5_5_total_pct,        4.081

DCACHE_MLP_IN_WINDOW_6_0_count,           396
DCACHE_MLP_IN_WINDOW_6_0_pct,        1.713
DCACHE_MLP_IN_WINDOW_6_0_total_count,           781
DCACHE_MLP_IN_WINDOW_6_0_total_pct,        1.699

DCACHE_MLP_IN_WINDOW_6_5_count,           557
DCACHE_MLP_IN_WINDOW_6_5_pct,        2.409
DCACHE_MLP_IN_WINDOW_6_5_total_count,          1055
DCACHE_MLP_IN_WINDOW_6_5_total_pct,        2.295

DCACHE_MLP_IN_WINDOW_7_0_count,          2327
DCACHE_MLP_IN_WINDOW_7_0_pct,       10.064
DCACHE_MLP_IN_WINDOW_7_0_total_count,          4588
DCACHE_MLP_IN_WINDOW_7_0_total_pct,        9.980

DCACHE_MLP_IN_WINDOW_7_5_count,           450
DCACHE_MLP_IN_WINDOW_7_5_pct,        1.946
DCACHE_MLP_IN_WINDOW_7_5_total_count,           896
DCACHE_MLP_IN_WINDOW_7_5_total_pct,        1.949

DCACHE_MLP_IN_WINDOW_8_0_count,           512
DCACHE_MLP_IN_WINDOW_8_0_pct,        2.214
DCACHE_MLP_IN_WINDOW_8_0_total_count,           980
DCACHE_MLP_IN_WINDOW_8_0_total_pct,        2.132

DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_count,          5427
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_pct,       23.471
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_total_count,         10744
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_total_pct,       23.371
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_sum_count,         23122
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_sum_pct,      100.000
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_sum_total_count,         45971
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_sum_total_pct,      100.000
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_mean,         8.31
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_stddev,         6.21
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_total_mean,         8.26
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_total_stddev,         6.19

PARAM_CHIP_CYCLE_TIME_count,             0
PARAM_CHIP_CYCLE_TIME_total_count,             0

PARAM_CORE_CYCLE_TIME_count,             0
PARAM_CORE_CYCLE_TIME_total_count,        312500

PARAM_L1_CYCLE_TIME_count,             0
PARAM_L1_CYCLE_TIME_total_count,        312500

PARAM_MEMORY_CYCLE_TIME_count,             0
PARAM_MEMORY_CYCLE_TIME_total_count,        833333

MEM_REQ_NON_SCHEDULED__0_count,             0
MEM_REQ_NON_SCHEDULED__0_pct,         -nan
MEM_REQ_NON_SCHEDULED__0_total_count,             0
MEM_REQ_NON_SCHEDULED__0_total_pct,         -nan

MEM_REQ_NON_SCHEDULED__4_count,             0
MEM_REQ_NON_SCHEDULED__4_pct,         -nan
MEM_REQ_NON_SCHEDULED__4_total_count,             0
MEM_REQ_NON_SCHEDULED__4_total_pct,         -nan

MEM_REQ_NON_SCHEDULED__8_count,             0
MEM_REQ_NON_SCHEDULED__8_pct,         -nan
MEM_REQ_NON_SCHEDULED__8_total_count,             0
MEM_REQ_NON_SCHEDULED__8_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_12_count,             0
MEM_REQ_NON_SCHEDULED_12_pct,         -nan
MEM_REQ_NON_SCHEDULED_12_total_count,             0
MEM_REQ_NON_SCHEDULED_12_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_16_count,             0
MEM_REQ_NON_SCHEDULED_16_pct,         -nan
MEM_REQ_NON_SCHEDULED_16_total_count,             0
MEM_REQ_NON_SCHEDULED_16_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_20_count,             0
MEM_REQ_NON_SCHEDULED_20_pct,         -nan
MEM_REQ_NON_SCHEDULED_20_total_count,             0
MEM_REQ_NON_SCHEDULED_20_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_24_count,             0
MEM_REQ_NON_SCHEDULED_24_pct,         -nan
MEM_REQ_NON_SCHEDULED_24_total_count,             0
MEM_REQ_NON_SCHEDULED_24_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_28_count,             0
MEM_REQ_NON_SCHEDULED_28_pct,         -nan
MEM_REQ_NON_SCHEDULED_28_total_count,             0
MEM_REQ_NON_SCHEDULED_28_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_32_count,             0
MEM_REQ_NON_SCHEDULED_32_pct,         -nan
MEM_REQ_NON_SCHEDULED_32_total_count,             0
MEM_REQ_NON_SCHEDULED_32_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_36_count,             0
MEM_REQ_NON_SCHEDULED_36_pct,         -nan
MEM_REQ_NON_SCHEDULED_36_total_count,             0
MEM_REQ_NON_SCHEDULED_36_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_40_count,             0
MEM_REQ_NON_SCHEDULED_40_pct,         -nan
MEM_REQ_NON_SCHEDULED_40_total_count,             0
MEM_REQ_NON_SCHEDULED_40_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_44_count,             0
MEM_REQ_NON_SCHEDULED_44_pct,         -nan
MEM_REQ_NON_SCHEDULED_44_total_count,             0
MEM_REQ_NON_SCHEDULED_44_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_48_count,             0
MEM_REQ_NON_SCHEDULED_48_pct,         -nan
MEM_REQ_NON_SCHEDULED_48_total_count,             0
MEM_REQ_NON_SCHEDULED_48_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_52_count,             0
MEM_REQ_NON_SCHEDULED_52_pct,         -nan
MEM_REQ_NON_SCHEDULED_52_total_count,             0
MEM_REQ_NON_SCHEDULED_52_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_56_count,             0
MEM_REQ_NON_SCHEDULED_56_pct,         -nan
MEM_REQ_NON_SCHEDULED_56_total_count,             0
MEM_REQ_NON_SCHEDULED_56_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_60_count,             0
MEM_REQ_NON_SCHEDULED_60_pct,         -nan
MEM_REQ_NON_SCHEDULED_60_total_count,             0
MEM_REQ_NON_SCHEDULED_60_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_64_count,             0
MEM_REQ_NON_SCHEDULED_64_pct,         -nan
MEM_REQ_NON_SCHEDULED_64_total_count,             0
MEM_REQ_NON_SCHEDULED_64_total_pct,         -nan
MEM_REQ_NON_SCHEDULED_64_sum_count,             0
MEM_REQ_NON_SCHEDULED_64_sum_pct,         -nan
MEM_REQ_NON_SCHEDULED_64_sum_total_count,             0
MEM_REQ_NON_SCHEDULED_64_sum_total_pct,         -nan
MEM_REQ_NON_SCHEDULED_64_mean,         -nan
MEM_REQ_NON_SCHEDULED_64_stddev,         -nan
MEM_REQ_NON_SCHEDULED_64_total_mean,         -nan
MEM_REQ_NON_SCHEDULED_64_total_stddev,         -nan

MEM_REQ_DEMANDS__0_count,      65285110
MEM_REQ_DEMANDS__0_pct,       85.218
MEM_REQ_DEMANDS__0_total_count,     130622227
MEM_REQ_DEMANDS__0_total_pct,       85.468

MEM_REQ_DEMANDS__4_count,       2217559
MEM_REQ_DEMANDS__4_pct,        2.895
MEM_REQ_DEMANDS__4_total_count,       4393658
MEM_REQ_DEMANDS__4_total_pct,        2.875

MEM_REQ_DEMANDS__8_count,       1342614
MEM_REQ_DEMANDS__8_pct,        1.753
MEM_REQ_DEMANDS__8_total_count,       2631916
MEM_REQ_DEMANDS__8_total_pct,        1.722

MEM_REQ_DEMANDS_12_count,       1410862
MEM_REQ_DEMANDS_12_pct,        1.842
MEM_REQ_DEMANDS_12_total_count,       2730585
MEM_REQ_DEMANDS_12_total_pct,        1.787

MEM_REQ_DEMANDS_16_count,       6276081
MEM_REQ_DEMANDS_16_pct,        8.192
MEM_REQ_DEMANDS_16_total_count,      12282681
MEM_REQ_DEMANDS_16_total_pct,        8.037

MEM_REQ_DEMANDS_20_count,         32867
MEM_REQ_DEMANDS_20_pct,        0.043
MEM_REQ_DEMANDS_20_total_count,         71346
MEM_REQ_DEMANDS_20_total_pct,        0.047

MEM_REQ_DEMANDS_24_count,         19144
MEM_REQ_DEMANDS_24_pct,        0.025
MEM_REQ_DEMANDS_24_total_count,         40658
MEM_REQ_DEMANDS_24_total_pct,        0.027

MEM_REQ_DEMANDS_28_count,          9582
MEM_REQ_DEMANDS_28_pct,        0.013
MEM_REQ_DEMANDS_28_total_count,         25660
MEM_REQ_DEMANDS_28_total_pct,        0.017

MEM_REQ_DEMANDS_32_count,          5339
MEM_REQ_DEMANDS_32_pct,        0.007
MEM_REQ_DEMANDS_32_total_count,         11101
MEM_REQ_DEMANDS_32_total_pct,        0.007

MEM_REQ_DEMANDS_36_count,          4441
MEM_REQ_DEMANDS_36_pct,        0.006
MEM_REQ_DEMANDS_36_total_count,          8591
MEM_REQ_DEMANDS_36_total_pct,        0.006

MEM_REQ_DEMANDS_40_count,          3829
MEM_REQ_DEMANDS_40_pct,        0.005
MEM_REQ_DEMANDS_40_total_count,          7620
MEM_REQ_DEMANDS_40_total_pct,        0.005

MEM_REQ_DEMANDS_44_count,          1855
MEM_REQ_DEMANDS_44_pct,        0.002
MEM_REQ_DEMANDS_44_total_count,          4587
MEM_REQ_DEMANDS_44_total_pct,        0.003

MEM_REQ_DEMANDS_48_count,           484
MEM_REQ_DEMANDS_48_pct,        0.001
MEM_REQ_DEMANDS_48_total_count,          1060
MEM_REQ_DEMANDS_48_total_pct,        0.001

MEM_REQ_DEMANDS_52_count,           115
MEM_REQ_DEMANDS_52_pct,        0.000
MEM_REQ_DEMANDS_52_total_count,           291
MEM_REQ_DEMANDS_52_total_pct,        0.000

MEM_REQ_DEMANDS_56_count,             0
MEM_REQ_DEMANDS_56_pct,        0.000
MEM_REQ_DEMANDS_56_total_count,             0
MEM_REQ_DEMANDS_56_total_pct,        0.000

MEM_REQ_DEMANDS_60_count,             0
MEM_REQ_DEMANDS_60_pct,        0.000
MEM_REQ_DEMANDS_60_total_count,             0
MEM_REQ_DEMANDS_60_total_pct,        0.000

MEM_REQ_DEMANDS_64_count,             0
MEM_REQ_DEMANDS_64_pct,        0.000
MEM_REQ_DEMANDS_64_total_count,             0
MEM_REQ_DEMANDS_64_total_pct,        0.000
MEM_REQ_DEMANDS_64_sum_count,      76609882
MEM_REQ_DEMANDS_64_sum_pct,      100.000
MEM_REQ_DEMANDS_64_sum_total_count,     152831981
MEM_REQ_DEMANDS_64_sum_total_pct,      100.000
MEM_REQ_DEMANDS_64_mean,         0.45
MEM_REQ_DEMANDS_64_stddev,         1.11
MEM_REQ_DEMANDS_64_total_mean,         0.45
MEM_REQ_DEMANDS_64_total_stddev,         1.11

MEM_REQ_PREFS__0_count,      51200632
MEM_REQ_PREFS__0_pct,       66.833
MEM_REQ_PREFS__0_total_count,     102697063
MEM_REQ_PREFS__0_total_pct,       67.196

MEM_REQ_PREFS__4_count,       8469006
MEM_REQ_PREFS__4_pct,       11.055
MEM_REQ_PREFS__4_total_count,      16774755
MEM_REQ_PREFS__4_total_pct,       10.976

MEM_REQ_PREFS__8_count,       1947206
MEM_REQ_PREFS__8_pct,        2.542
MEM_REQ_PREFS__8_total_count,       3869761
MEM_REQ_PREFS__8_total_pct,        2.532

MEM_REQ_PREFS_12_count,       1314846
MEM_REQ_PREFS_12_pct,        1.716
MEM_REQ_PREFS_12_total_count,       2637880
MEM_REQ_PREFS_12_total_pct,        1.726

MEM_REQ_PREFS_16_count,       1194102
MEM_REQ_PREFS_16_pct,        1.559
MEM_REQ_PREFS_16_total_count,       2464771
MEM_REQ_PREFS_16_total_pct,        1.613

MEM_REQ_PREFS_20_count,        464104
MEM_REQ_PREFS_20_pct,        0.606
MEM_REQ_PREFS_20_total_count,        942099
MEM_REQ_PREFS_20_total_pct,        0.616

MEM_REQ_PREFS_24_count,        299278
MEM_REQ_PREFS_24_pct,        0.391
MEM_REQ_PREFS_24_total_count,        569453
MEM_REQ_PREFS_24_total_pct,        0.373

MEM_REQ_PREFS_28_count,        261878
MEM_REQ_PREFS_28_pct,        0.342
MEM_REQ_PREFS_28_total_count,        509544
MEM_REQ_PREFS_28_total_pct,        0.333

MEM_REQ_PREFS_32_count,        324625
MEM_REQ_PREFS_32_pct,        0.424
MEM_REQ_PREFS_32_total_count,        651354
MEM_REQ_PREFS_32_total_pct,        0.426

MEM_REQ_PREFS_36_count,        440960
MEM_REQ_PREFS_36_pct,        0.576
MEM_REQ_PREFS_36_total_count,        862884
MEM_REQ_PREFS_36_total_pct,        0.565

MEM_REQ_PREFS_40_count,       5672659
MEM_REQ_PREFS_40_pct,        7.405
MEM_REQ_PREFS_40_total_count,      11002178
MEM_REQ_PREFS_40_total_pct,        7.199

MEM_REQ_PREFS_44_count,       1523275
MEM_REQ_PREFS_44_pct,        1.988
MEM_REQ_PREFS_44_total_count,       2952841
MEM_REQ_PREFS_44_total_pct,        1.932

MEM_REQ_PREFS_48_count,       1071249
MEM_REQ_PREFS_48_pct,        1.398
MEM_REQ_PREFS_48_total_count,       2076713
MEM_REQ_PREFS_48_total_pct,        1.359

MEM_REQ_PREFS_52_count,       1506430
MEM_REQ_PREFS_52_pct,        1.966
MEM_REQ_PREFS_52_total_count,       3014855
MEM_REQ_PREFS_52_total_pct,        1.973

MEM_REQ_PREFS_56_count,        914257
MEM_REQ_PREFS_56_pct,        1.193
MEM_REQ_PREFS_56_total_count,       1791452
MEM_REQ_PREFS_56_total_pct,        1.172

MEM_REQ_PREFS_60_count,          5375
MEM_REQ_PREFS_60_pct,        0.007
MEM_REQ_PREFS_60_total_count,         14378
MEM_REQ_PREFS_60_total_pct,        0.009

MEM_REQ_PREFS_64_count,             0
MEM_REQ_PREFS_64_pct,        0.000
MEM_REQ_PREFS_64_total_count,             0
MEM_REQ_PREFS_64_total_pct,        0.000
MEM_REQ_PREFS_64_sum_count,      76609882
MEM_REQ_PREFS_64_sum_pct,      100.000
MEM_REQ_PREFS_64_sum_total_count,     152831981
MEM_REQ_PREFS_64_sum_total_pct,      100.000
MEM_REQ_PREFS_64_mean,         1.99
MEM_REQ_PREFS_64_stddev,         3.57
MEM_REQ_PREFS_64_total_mean,         1.96
MEM_REQ_PREFS_64_total_stddev,         3.54

MEM_REQ_WRITEBACKS__0_count,      76084269
MEM_REQ_WRITEBACKS__0_pct,       99.314
MEM_REQ_WRITEBACKS__0_total_count,     151792562
MEM_REQ_WRITEBACKS__0_total_pct,       99.320

MEM_REQ_WRITEBACKS__4_count,        499491
MEM_REQ_WRITEBACKS__4_pct,        0.652
MEM_REQ_WRITEBACKS__4_total_count,        989505
MEM_REQ_WRITEBACKS__4_total_pct,        0.647

MEM_REQ_WRITEBACKS__8_count,         22348
MEM_REQ_WRITEBACKS__8_pct,        0.029
MEM_REQ_WRITEBACKS__8_total_count,         42724
MEM_REQ_WRITEBACKS__8_total_pct,        0.028

MEM_REQ_WRITEBACKS_12_count,          3600
MEM_REQ_WRITEBACKS_12_pct,        0.005
MEM_REQ_WRITEBACKS_12_total_count,          6854
MEM_REQ_WRITEBACKS_12_total_pct,        0.004

MEM_REQ_WRITEBACKS_16_count,           174
MEM_REQ_WRITEBACKS_16_pct,        0.000
MEM_REQ_WRITEBACKS_16_total_count,           336
MEM_REQ_WRITEBACKS_16_total_pct,        0.000

MEM_REQ_WRITEBACKS_20_count,             0
MEM_REQ_WRITEBACKS_20_pct,        0.000
MEM_REQ_WRITEBACKS_20_total_count,             0
MEM_REQ_WRITEBACKS_20_total_pct,        0.000

MEM_REQ_WRITEBACKS_24_count,             0
MEM_REQ_WRITEBACKS_24_pct,        0.000
MEM_REQ_WRITEBACKS_24_total_count,             0
MEM_REQ_WRITEBACKS_24_total_pct,        0.000

MEM_REQ_WRITEBACKS_28_count,             0
MEM_REQ_WRITEBACKS_28_pct,        0.000
MEM_REQ_WRITEBACKS_28_total_count,             0
MEM_REQ_WRITEBACKS_28_total_pct,        0.000

MEM_REQ_WRITEBACKS_32_count,             0
MEM_REQ_WRITEBACKS_32_pct,        0.000
MEM_REQ_WRITEBACKS_32_total_count,             0
MEM_REQ_WRITEBACKS_32_total_pct,        0.000

MEM_REQ_WRITEBACKS_36_count,             0
MEM_REQ_WRITEBACKS_36_pct,        0.000
MEM_REQ_WRITEBACKS_36_total_count,             0
MEM_REQ_WRITEBACKS_36_total_pct,        0.000

MEM_REQ_WRITEBACKS_40_count,             0
MEM_REQ_WRITEBACKS_40_pct,        0.000
MEM_REQ_WRITEBACKS_40_total_count,             0
MEM_REQ_WRITEBACKS_40_total_pct,        0.000

MEM_REQ_WRITEBACKS_44_count,             0
MEM_REQ_WRITEBACKS_44_pct,        0.000
MEM_REQ_WRITEBACKS_44_total_count,             0
MEM_REQ_WRITEBACKS_44_total_pct,        0.000

MEM_REQ_WRITEBACKS_48_count,             0
MEM_REQ_WRITEBACKS_48_pct,        0.000
MEM_REQ_WRITEBACKS_48_total_count,             0
MEM_REQ_WRITEBACKS_48_total_pct,        0.000

MEM_REQ_WRITEBACKS_52_count,             0
MEM_REQ_WRITEBACKS_52_pct,        0.000
MEM_REQ_WRITEBACKS_52_total_count,             0
MEM_REQ_WRITEBACKS_52_total_pct,        0.000

MEM_REQ_WRITEBACKS_56_count,             0
MEM_REQ_WRITEBACKS_56_pct,        0.000
MEM_REQ_WRITEBACKS_56_total_count,             0
MEM_REQ_WRITEBACKS_56_total_pct,        0.000

MEM_REQ_WRITEBACKS_60_count,             0
MEM_REQ_WRITEBACKS_60_pct,        0.000
MEM_REQ_WRITEBACKS_60_total_count,             0
MEM_REQ_WRITEBACKS_60_total_pct,        0.000

MEM_REQ_WRITEBACKS_64_count,             0
MEM_REQ_WRITEBACKS_64_pct,        0.000
MEM_REQ_WRITEBACKS_64_total_count,             0
MEM_REQ_WRITEBACKS_64_total_pct,        0.000
MEM_REQ_WRITEBACKS_64_sum_count,      76609882
MEM_REQ_WRITEBACKS_64_sum_pct,      100.000
MEM_REQ_WRITEBACKS_64_sum_total_count,     152831981
MEM_REQ_WRITEBACKS_64_sum_total_pct,      100.000
MEM_REQ_WRITEBACKS_64_mean,         0.01
MEM_REQ_WRITEBACKS_64_stddev,         0.09
MEM_REQ_WRITEBACKS_64_total_mean,         0.01
MEM_REQ_WRITEBACKS_64_total_stddev,         0.09

MEM_REQ_DEMAND_CYCLES_count,     211554266
MEM_REQ_DEMAND_CYCLES_total_count,     416985577

MEM_REQ_PREF_CYCLES_count,     721513059
MEM_REQ_PREF_CYCLES_total_count,    1418557782

MEM_REQ_WB_CYCLES_count,      50316983
MEM_REQ_WB_CYCLES_total_count,     100438376

DRAM_CHANNEL_REQS_count,             0
DRAM_CHANNEL_REQS_total_count,             0

DRAM_CHANNEL_CRIT_REQS_count,             0
DRAM_CHANNEL_CRIT_REQS_total_count,             0

DRAM_CHANNEL_CRIT_DIR_SWITCHES_count,             0
DRAM_CHANNEL_CRIT_DIR_SWITCHES_total_count,             0

DRAM_BANK_CRIT_REQS_count,             0
DRAM_BANK_CRIT_REQS_total_count,             0

DRAM_INSTA_MLP_SAMPLES_count,             0
DRAM_INSTA_MLP_SAMPLES_total_count,             0

DRAM_INSTA_MLP_UNIQUE_REQS_count,             0
DRAM_INSTA_MLP_UNIQUE_REQS_pct,         -nan
DRAM_INSTA_MLP_UNIQUE_REQS_total_count,             0
DRAM_INSTA_MLP_UNIQUE_REQS_total_pct,         -nan

DRAM_INST_MLP_HITS_NORM_SPREAD_TIMES_100_count,             0
DRAM_INST_MLP_HITS_NORM_SPREAD_TIMES_100_pct,         -nan
DRAM_INST_MLP_HITS_NORM_SPREAD_TIMES_100_total_count,             0
DRAM_INST_MLP_HITS_NORM_SPREAD_TIMES_100_total_pct,         -nan

DRAM_GLOBAL_MLP_count,             0
DRAM_GLOBAL_MLP_pct,         -nan
DRAM_GLOBAL_MLP_total_count,             0
DRAM_GLOBAL_MLP_total_pct,         -nan

DRAM_GLOBAL_MLP_0_count,             0
DRAM_GLOBAL_MLP_0_pct,         -nan
DRAM_GLOBAL_MLP_0_total_count,             0
DRAM_GLOBAL_MLP_0_total_pct,         -nan

DRAM_GLOBAL_MLP_1_count,             0
DRAM_GLOBAL_MLP_1_pct,         -nan
DRAM_GLOBAL_MLP_1_total_count,             0
DRAM_GLOBAL_MLP_1_total_pct,         -nan

DRAM_GLOBAL_MLP_2_count,             0
DRAM_GLOBAL_MLP_2_pct,         -nan
DRAM_GLOBAL_MLP_2_total_count,             0
DRAM_GLOBAL_MLP_2_total_pct,         -nan

DRAM_GLOBAL_MLP_3_count,             0
DRAM_GLOBAL_MLP_3_pct,         -nan
DRAM_GLOBAL_MLP_3_total_count,             0
DRAM_GLOBAL_MLP_3_total_pct,         -nan

DRAM_GLOBAL_MLP_4_count,             0
DRAM_GLOBAL_MLP_4_pct,         -nan
DRAM_GLOBAL_MLP_4_total_count,             0
DRAM_GLOBAL_MLP_4_total_pct,         -nan

DRAM_GLOBAL_MLP_5_count,             0
DRAM_GLOBAL_MLP_5_pct,         -nan
DRAM_GLOBAL_MLP_5_total_count,             0
DRAM_GLOBAL_MLP_5_total_pct,         -nan

DRAM_GLOBAL_MLP_6_count,             0
DRAM_GLOBAL_MLP_6_pct,         -nan
DRAM_GLOBAL_MLP_6_total_count,             0
DRAM_GLOBAL_MLP_6_total_pct,         -nan

DRAM_GLOBAL_MLP_7_count,             0
DRAM_GLOBAL_MLP_7_pct,         -nan
DRAM_GLOBAL_MLP_7_total_count,             0
DRAM_GLOBAL_MLP_7_total_pct,         -nan

DRAM_GLOBAL_MLP_8_count,             0
DRAM_GLOBAL_MLP_8_pct,         -nan
DRAM_GLOBAL_MLP_8_total_count,             0
DRAM_GLOBAL_MLP_8_total_pct,         -nan

DRAM_GLOBAL_MLP_9_count,             0
DRAM_GLOBAL_MLP_9_pct,         -nan
DRAM_GLOBAL_MLP_9_total_count,             0
DRAM_GLOBAL_MLP_9_total_pct,         -nan

DRAM_GLOBAL_MLP_10_count,             0
DRAM_GLOBAL_MLP_10_pct,         -nan
DRAM_GLOBAL_MLP_10_total_count,             0
DRAM_GLOBAL_MLP_10_total_pct,         -nan

DRAM_GLOBAL_MLP_11_count,             0
DRAM_GLOBAL_MLP_11_pct,         -nan
DRAM_GLOBAL_MLP_11_total_count,             0
DRAM_GLOBAL_MLP_11_total_pct,         -nan

DRAM_GLOBAL_MLP_12_count,             0
DRAM_GLOBAL_MLP_12_pct,         -nan
DRAM_GLOBAL_MLP_12_total_count,             0
DRAM_GLOBAL_MLP_12_total_pct,         -nan

DRAM_GLOBAL_MLP_13_count,             0
DRAM_GLOBAL_MLP_13_pct,         -nan
DRAM_GLOBAL_MLP_13_total_count,             0
DRAM_GLOBAL_MLP_13_total_pct,         -nan

DRAM_GLOBAL_MLP_14_count,             0
DRAM_GLOBAL_MLP_14_pct,         -nan
DRAM_GLOBAL_MLP_14_total_count,             0
DRAM_GLOBAL_MLP_14_total_pct,         -nan

DRAM_GLOBAL_MLP_15_count,             0
DRAM_GLOBAL_MLP_15_pct,         -nan
DRAM_GLOBAL_MLP_15_total_count,             0
DRAM_GLOBAL_MLP_15_total_pct,         -nan

DRAM_GLOBAL_MLP_16_count,             0
DRAM_GLOBAL_MLP_16_pct,         -nan
DRAM_GLOBAL_MLP_16_total_count,             0
DRAM_GLOBAL_MLP_16_total_pct,         -nan
DRAM_GLOBAL_MLP_16_sum_count,             0
DRAM_GLOBAL_MLP_16_sum_pct,         -nan
DRAM_GLOBAL_MLP_16_sum_total_count,             0
DRAM_GLOBAL_MLP_16_sum_total_pct,         -nan
DRAM_GLOBAL_MLP_16_mean,         -nan
DRAM_GLOBAL_MLP_16_stddev,         -nan
DRAM_GLOBAL_MLP_16_total_mean,         -nan
DRAM_GLOBAL_MLP_16_total_stddev,         -nan

DRAM_TOTAL_GLOBAL_MLP_0_count,             0
DRAM_TOTAL_GLOBAL_MLP_0_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_0_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_0_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_1_count,             0
DRAM_TOTAL_GLOBAL_MLP_1_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_1_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_1_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_2_count,             0
DRAM_TOTAL_GLOBAL_MLP_2_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_2_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_2_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_3_count,             0
DRAM_TOTAL_GLOBAL_MLP_3_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_3_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_3_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_4_count,             0
DRAM_TOTAL_GLOBAL_MLP_4_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_4_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_4_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_5_count,             0
DRAM_TOTAL_GLOBAL_MLP_5_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_5_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_5_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_6_count,             0
DRAM_TOTAL_GLOBAL_MLP_6_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_6_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_6_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_7_count,             0
DRAM_TOTAL_GLOBAL_MLP_7_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_7_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_7_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_8_count,             0
DRAM_TOTAL_GLOBAL_MLP_8_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_8_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_8_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_9_count,             0
DRAM_TOTAL_GLOBAL_MLP_9_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_9_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_9_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_10_count,             0
DRAM_TOTAL_GLOBAL_MLP_10_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_10_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_10_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_11_count,             0
DRAM_TOTAL_GLOBAL_MLP_11_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_11_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_11_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_12_count,             0
DRAM_TOTAL_GLOBAL_MLP_12_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_12_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_12_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_13_count,             0
DRAM_TOTAL_GLOBAL_MLP_13_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_13_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_13_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_14_count,             0
DRAM_TOTAL_GLOBAL_MLP_14_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_14_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_14_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_15_count,             0
DRAM_TOTAL_GLOBAL_MLP_15_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_15_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_15_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_16_count,             0
DRAM_TOTAL_GLOBAL_MLP_16_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_16_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_16_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_17_count,             0
DRAM_TOTAL_GLOBAL_MLP_17_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_17_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_17_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_18_count,             0
DRAM_TOTAL_GLOBAL_MLP_18_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_18_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_18_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_19_count,             0
DRAM_TOTAL_GLOBAL_MLP_19_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_19_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_19_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_20_count,             0
DRAM_TOTAL_GLOBAL_MLP_20_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_20_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_20_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_21_count,             0
DRAM_TOTAL_GLOBAL_MLP_21_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_21_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_21_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_22_count,             0
DRAM_TOTAL_GLOBAL_MLP_22_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_22_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_22_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_23_count,             0
DRAM_TOTAL_GLOBAL_MLP_23_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_23_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_23_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_24_count,             0
DRAM_TOTAL_GLOBAL_MLP_24_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_24_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_24_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_25_count,             0
DRAM_TOTAL_GLOBAL_MLP_25_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_25_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_25_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_26_count,             0
DRAM_TOTAL_GLOBAL_MLP_26_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_26_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_26_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_27_count,             0
DRAM_TOTAL_GLOBAL_MLP_27_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_27_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_27_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_28_count,             0
DRAM_TOTAL_GLOBAL_MLP_28_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_28_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_28_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_29_count,             0
DRAM_TOTAL_GLOBAL_MLP_29_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_29_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_29_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_30_count,             0
DRAM_TOTAL_GLOBAL_MLP_30_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_30_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_30_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_31_count,             0
DRAM_TOTAL_GLOBAL_MLP_31_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_31_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_31_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_32_count,             0
DRAM_TOTAL_GLOBAL_MLP_32_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_32_total_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_sum_count,             0
DRAM_TOTAL_GLOBAL_MLP_32_sum_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_sum_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_32_sum_total_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_mean,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_stddev,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_total_mean,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_total_stddev,         -nan

UNIQUE_ROWS_PER_BANK_0_count,             0
UNIQUE_ROWS_PER_BANK_0_pct,         -nan
UNIQUE_ROWS_PER_BANK_0_total_count,             0
UNIQUE_ROWS_PER_BANK_0_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_1_count,             0
UNIQUE_ROWS_PER_BANK_1_pct,         -nan
UNIQUE_ROWS_PER_BANK_1_total_count,             0
UNIQUE_ROWS_PER_BANK_1_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_2_count,             0
UNIQUE_ROWS_PER_BANK_2_pct,         -nan
UNIQUE_ROWS_PER_BANK_2_total_count,             0
UNIQUE_ROWS_PER_BANK_2_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_3_count,             0
UNIQUE_ROWS_PER_BANK_3_pct,         -nan
UNIQUE_ROWS_PER_BANK_3_total_count,             0
UNIQUE_ROWS_PER_BANK_3_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_4_count,             0
UNIQUE_ROWS_PER_BANK_4_pct,         -nan
UNIQUE_ROWS_PER_BANK_4_total_count,             0
UNIQUE_ROWS_PER_BANK_4_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_5_count,             0
UNIQUE_ROWS_PER_BANK_5_pct,         -nan
UNIQUE_ROWS_PER_BANK_5_total_count,             0
UNIQUE_ROWS_PER_BANK_5_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_6_count,             0
UNIQUE_ROWS_PER_BANK_6_pct,         -nan
UNIQUE_ROWS_PER_BANK_6_total_count,             0
UNIQUE_ROWS_PER_BANK_6_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_7_count,             0
UNIQUE_ROWS_PER_BANK_7_pct,         -nan
UNIQUE_ROWS_PER_BANK_7_total_count,             0
UNIQUE_ROWS_PER_BANK_7_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_MORE_count,             0
UNIQUE_ROWS_PER_BANK_MORE_pct,         -nan
UNIQUE_ROWS_PER_BANK_MORE_total_count,             0
UNIQUE_ROWS_PER_BANK_MORE_total_pct,         -nan
UNIQUE_ROWS_PER_BANK_MORE_sum_count,             0
UNIQUE_ROWS_PER_BANK_MORE_sum_pct,         -nan
UNIQUE_ROWS_PER_BANK_MORE_sum_total_count,             0
UNIQUE_ROWS_PER_BANK_MORE_sum_total_pct,         -nan
UNIQUE_ROWS_PER_BANK_MORE_mean,         -nan
UNIQUE_ROWS_PER_BANK_MORE_stddev,         -nan
UNIQUE_ROWS_PER_BANK_MORE_total_mean,         -nan
UNIQUE_ROWS_PER_BANK_MORE_total_stddev,         -nan

CORE_UNIQUE_ROWS_PER_BANK_0_count,             0
CORE_UNIQUE_ROWS_PER_BANK_0_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_0_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_0_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_1_count,             0
CORE_UNIQUE_ROWS_PER_BANK_1_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_1_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_1_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_2_count,             0
CORE_UNIQUE_ROWS_PER_BANK_2_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_2_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_2_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_3_count,             0
CORE_UNIQUE_ROWS_PER_BANK_3_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_3_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_3_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_4_count,             0
CORE_UNIQUE_ROWS_PER_BANK_4_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_4_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_4_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_5_count,             0
CORE_UNIQUE_ROWS_PER_BANK_5_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_5_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_5_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_6_count,             0
CORE_UNIQUE_ROWS_PER_BANK_6_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_6_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_6_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_7_count,             0
CORE_UNIQUE_ROWS_PER_BANK_7_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_7_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_7_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_MORE_count,             0
CORE_UNIQUE_ROWS_PER_BANK_MORE_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_MORE_total_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_sum_count,             0
CORE_UNIQUE_ROWS_PER_BANK_MORE_sum_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_sum_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_MORE_sum_total_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_mean,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_stddev,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_total_mean,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_total_stddev,         -nan

CORES_PER_BANK_0_count,             0
CORES_PER_BANK_0_pct,         -nan
CORES_PER_BANK_0_total_count,             0
CORES_PER_BANK_0_total_pct,         -nan

CORES_PER_BANK_1_count,             0
CORES_PER_BANK_1_pct,         -nan
CORES_PER_BANK_1_total_count,             0
CORES_PER_BANK_1_total_pct,         -nan

CORES_PER_BANK_2_count,             0
CORES_PER_BANK_2_pct,         -nan
CORES_PER_BANK_2_total_count,             0
CORES_PER_BANK_2_total_pct,         -nan

CORES_PER_BANK_3_count,             0
CORES_PER_BANK_3_pct,         -nan
CORES_PER_BANK_3_total_count,             0
CORES_PER_BANK_3_total_pct,         -nan

CORES_PER_BANK_4_count,             0
CORES_PER_BANK_4_pct,         -nan
CORES_PER_BANK_4_total_count,             0
CORES_PER_BANK_4_total_pct,         -nan

CORES_PER_BANK_5_count,             0
CORES_PER_BANK_5_pct,         -nan
CORES_PER_BANK_5_total_count,             0
CORES_PER_BANK_5_total_pct,         -nan

CORES_PER_BANK_6_count,             0
CORES_PER_BANK_6_pct,         -nan
CORES_PER_BANK_6_total_count,             0
CORES_PER_BANK_6_total_pct,         -nan

CORES_PER_BANK_7_count,             0
CORES_PER_BANK_7_pct,         -nan
CORES_PER_BANK_7_total_count,             0
CORES_PER_BANK_7_total_pct,         -nan

CORES_PER_BANK_MORE_count,             0
CORES_PER_BANK_MORE_pct,         -nan
CORES_PER_BANK_MORE_total_count,             0
CORES_PER_BANK_MORE_total_pct,         -nan
CORES_PER_BANK_MORE_sum_count,             0
CORES_PER_BANK_MORE_sum_pct,         -nan
CORES_PER_BANK_MORE_sum_total_count,             0
CORES_PER_BANK_MORE_sum_total_pct,         -nan
CORES_PER_BANK_MORE_mean,         -nan
CORES_PER_BANK_MORE_stddev,         -nan
CORES_PER_BANK_MORE_total_mean,         -nan
CORES_PER_BANK_MORE_total_stddev,         -nan

MEM_BANKS_WITH_REQS_0_count,             0
MEM_BANKS_WITH_REQS_0_pct,         -nan
MEM_BANKS_WITH_REQS_0_total_count,             0
MEM_BANKS_WITH_REQS_0_total_pct,         -nan

MEM_BANKS_WITH_REQS_1_count,             0
MEM_BANKS_WITH_REQS_1_pct,         -nan
MEM_BANKS_WITH_REQS_1_total_count,             0
MEM_BANKS_WITH_REQS_1_total_pct,         -nan

MEM_BANKS_WITH_REQS_2_count,             0
MEM_BANKS_WITH_REQS_2_pct,         -nan
MEM_BANKS_WITH_REQS_2_total_count,             0
MEM_BANKS_WITH_REQS_2_total_pct,         -nan

MEM_BANKS_WITH_REQS_3_count,             0
MEM_BANKS_WITH_REQS_3_pct,         -nan
MEM_BANKS_WITH_REQS_3_total_count,             0
MEM_BANKS_WITH_REQS_3_total_pct,         -nan

MEM_BANKS_WITH_REQS_4_count,             0
MEM_BANKS_WITH_REQS_4_pct,         -nan
MEM_BANKS_WITH_REQS_4_total_count,             0
MEM_BANKS_WITH_REQS_4_total_pct,         -nan

MEM_BANKS_WITH_REQS_5_count,             0
MEM_BANKS_WITH_REQS_5_pct,         -nan
MEM_BANKS_WITH_REQS_5_total_count,             0
MEM_BANKS_WITH_REQS_5_total_pct,         -nan

MEM_BANKS_WITH_REQS_6_count,             0
MEM_BANKS_WITH_REQS_6_pct,         -nan
MEM_BANKS_WITH_REQS_6_total_count,             0
MEM_BANKS_WITH_REQS_6_total_pct,         -nan

MEM_BANKS_WITH_REQS_7_count,             0
MEM_BANKS_WITH_REQS_7_pct,         -nan
MEM_BANKS_WITH_REQS_7_total_count,             0
MEM_BANKS_WITH_REQS_7_total_pct,         -nan

MEM_BANKS_WITH_REQS_8_count,             0
MEM_BANKS_WITH_REQS_8_pct,         -nan
MEM_BANKS_WITH_REQS_8_total_count,             0
MEM_BANKS_WITH_REQS_8_total_pct,         -nan

MEM_BANKS_WITH_REQS_9_count,             0
MEM_BANKS_WITH_REQS_9_pct,         -nan
MEM_BANKS_WITH_REQS_9_total_count,             0
MEM_BANKS_WITH_REQS_9_total_pct,         -nan

MEM_BANKS_WITH_REQS_10_count,             0
MEM_BANKS_WITH_REQS_10_pct,         -nan
MEM_BANKS_WITH_REQS_10_total_count,             0
MEM_BANKS_WITH_REQS_10_total_pct,         -nan

MEM_BANKS_WITH_REQS_11_count,             0
MEM_BANKS_WITH_REQS_11_pct,         -nan
MEM_BANKS_WITH_REQS_11_total_count,             0
MEM_BANKS_WITH_REQS_11_total_pct,         -nan

MEM_BANKS_WITH_REQS_12_count,             0
MEM_BANKS_WITH_REQS_12_pct,         -nan
MEM_BANKS_WITH_REQS_12_total_count,             0
MEM_BANKS_WITH_REQS_12_total_pct,         -nan

MEM_BANKS_WITH_REQS_13_count,             0
MEM_BANKS_WITH_REQS_13_pct,         -nan
MEM_BANKS_WITH_REQS_13_total_count,             0
MEM_BANKS_WITH_REQS_13_total_pct,         -nan

MEM_BANKS_WITH_REQS_14_count,             0
MEM_BANKS_WITH_REQS_14_pct,         -nan
MEM_BANKS_WITH_REQS_14_total_count,             0
MEM_BANKS_WITH_REQS_14_total_pct,         -nan

MEM_BANKS_WITH_REQS_15_count,             0
MEM_BANKS_WITH_REQS_15_pct,         -nan
MEM_BANKS_WITH_REQS_15_total_count,             0
MEM_BANKS_WITH_REQS_15_total_pct,         -nan

MEM_BANKS_WITH_REQS_16_count,             0
MEM_BANKS_WITH_REQS_16_pct,         -nan
MEM_BANKS_WITH_REQS_16_total_count,             0
MEM_BANKS_WITH_REQS_16_total_pct,         -nan
MEM_BANKS_WITH_REQS_16_sum_count,             0
MEM_BANKS_WITH_REQS_16_sum_pct,         -nan
MEM_BANKS_WITH_REQS_16_sum_total_count,             0
MEM_BANKS_WITH_REQS_16_sum_total_pct,         -nan
MEM_BANKS_WITH_REQS_16_mean,         -nan
MEM_BANKS_WITH_REQS_16_stddev,         -nan
MEM_BANKS_WITH_REQS_16_total_mean,         -nan
MEM_BANKS_WITH_REQS_16_total_stddev,         -nan

MEM_BANKS_WITH_REQS_count,             0
MEM_BANKS_WITH_REQS_total_count,             0

DRAM_CHANNEL_IN_DEMAND_count,             0
DRAM_CHANNEL_IN_DEMAND_total_count,             0

DRAM_BUS_IN_DEMAND_count,             0
DRAM_BUS_IN_DEMAND_total_count,             0

DRAM_BANK_IN_DEMAND_count,             0
DRAM_BANK_IN_DEMAND_total_count,             0

DRAM_BANK_IN_DEMAND_STALLING_count,             0
DRAM_BANK_IN_DEMAND_STALLING_total_count,             0

DRAM_ANY_BANK_IN_DEMAND_count,             0
DRAM_ANY_BANK_IN_DEMAND_total_count,             0

DRAM_BANK_IN_DEMAND_BANK_0_count,             0
DRAM_BANK_IN_DEMAND_BANK_0_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_0_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_0_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_1_count,             0
DRAM_BANK_IN_DEMAND_BANK_1_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_1_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_1_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_2_count,             0
DRAM_BANK_IN_DEMAND_BANK_2_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_2_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_2_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_3_count,             0
DRAM_BANK_IN_DEMAND_BANK_3_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_3_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_3_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_4_count,             0
DRAM_BANK_IN_DEMAND_BANK_4_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_4_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_4_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_5_count,             0
DRAM_BANK_IN_DEMAND_BANK_5_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_5_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_5_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_6_count,             0
DRAM_BANK_IN_DEMAND_BANK_6_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_6_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_6_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_7_count,             0
DRAM_BANK_IN_DEMAND_BANK_7_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_7_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_7_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_8_count,             0
DRAM_BANK_IN_DEMAND_BANK_8_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_8_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_8_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_9_count,             0
DRAM_BANK_IN_DEMAND_BANK_9_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_9_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_9_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_10_count,             0
DRAM_BANK_IN_DEMAND_BANK_10_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_10_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_10_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_11_count,             0
DRAM_BANK_IN_DEMAND_BANK_11_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_11_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_11_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_12_count,             0
DRAM_BANK_IN_DEMAND_BANK_12_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_12_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_12_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_13_count,             0
DRAM_BANK_IN_DEMAND_BANK_13_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_13_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_13_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_14_count,             0
DRAM_BANK_IN_DEMAND_BANK_14_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_14_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_14_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_15_count,             0
DRAM_BANK_IN_DEMAND_BANK_15_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_15_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_15_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_16_count,             0
DRAM_BANK_IN_DEMAND_BANK_16_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_16_total_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_sum_count,             0
DRAM_BANK_IN_DEMAND_BANK_16_sum_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_sum_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_16_sum_total_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_mean,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_stddev,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_total_mean,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_total_stddev,         -nan

DRAM_CONTENTION_BUS_count,             0
DRAM_CONTENTION_BUS_pct,         -nan
DRAM_CONTENTION_BUS_total_count,             0
DRAM_CONTENTION_BUS_total_pct,         -nan

DRAM_CONTENTION_BANKS_count,             0
DRAM_CONTENTION_BANKS_pct,         -nan
DRAM_CONTENTION_BANKS_total_count,             0
DRAM_CONTENTION_BANKS_total_pct,         -nan

DRAM_CONTENTION_FAW_count,             0
DRAM_CONTENTION_FAW_pct,         -nan
DRAM_CONTENTION_FAW_total_count,             0
DRAM_CONTENTION_FAW_total_pct,         -nan

DRAM_CONTENTION_BANKS_TIMES_1000_count,             0
DRAM_CONTENTION_BANKS_TIMES_1000_pct,         -nan
DRAM_CONTENTION_BANKS_TIMES_1000_total_count,             0
DRAM_CONTENTION_BANKS_TIMES_1000_total_pct,         -nan

DRAM_STALL_OTHER_CORE_count,             0
DRAM_STALL_OTHER_CORE_total_count,             0

DRAM_STALLED_BY_OTHER_CORE_count,             0
DRAM_STALLED_BY_OTHER_CORE_total_count,             0

DRAM_MP_CRIT_PATH_count,             0
DRAM_MP_CRIT_PATH_total_count,             0

DRAM_MP_CRIT_PATH_BUS_count,             0
DRAM_MP_CRIT_PATH_BUS_pct,         -nan
DRAM_MP_CRIT_PATH_BUS_total_count,             0
DRAM_MP_CRIT_PATH_BUS_total_pct,         -nan

DRAM_MP_CRIT_PATH_BANK_count,             0
DRAM_MP_CRIT_PATH_BANK_pct,         -nan
DRAM_MP_CRIT_PATH_BANK_total_count,             0
DRAM_MP_CRIT_PATH_BANK_total_pct,         -nan

DRAM_MP_CRIT_PATH_BANK_TRAS_count,             0
DRAM_MP_CRIT_PATH_BANK_TRAS_pct,         -nan
DRAM_MP_CRIT_PATH_BANK_TRAS_total_count,             0
DRAM_MP_CRIT_PATH_BANK_TRAS_total_pct,         -nan

DRAM_MP_CRIT_PATH_FAW_count,             0
DRAM_MP_CRIT_PATH_FAW_pct,         -nan
DRAM_MP_CRIT_PATH_FAW_total_count,             0
DRAM_MP_CRIT_PATH_FAW_total_pct,         -nan

DRAM_BLACK_BOX_SERVICE_TIMES_1000_count,             0
DRAM_BLACK_BOX_SERVICE_TIMES_1000_total_count,             0

DRAM_BLACK_BOX_REQS_BUSY_0_count,             0
DRAM_BLACK_BOX_REQS_BUSY_0_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_0_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_0_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_1_count,             0
DRAM_BLACK_BOX_REQS_BUSY_1_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_1_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_1_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_2_count,             0
DRAM_BLACK_BOX_REQS_BUSY_2_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_2_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_2_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_3_count,             0
DRAM_BLACK_BOX_REQS_BUSY_3_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_3_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_3_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_4_count,             0
DRAM_BLACK_BOX_REQS_BUSY_4_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_4_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_4_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_5_count,             0
DRAM_BLACK_BOX_REQS_BUSY_5_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_5_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_5_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_6_count,             0
DRAM_BLACK_BOX_REQS_BUSY_6_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_6_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_6_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_7_count,             0
DRAM_BLACK_BOX_REQS_BUSY_7_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_7_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_7_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_8_count,             0
DRAM_BLACK_BOX_REQS_BUSY_8_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_8_total_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_sum_count,             0
DRAM_BLACK_BOX_REQS_BUSY_8_sum_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_sum_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_8_sum_total_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_mean,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_stddev,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_total_mean,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_total_stddev,         -nan

NUM_MEM_SCHED_DECISIONS_count,             0
NUM_MEM_SCHED_DECISIONS_total_count,             0

MEM_REQ_NON_SCHEDULED_CANDIDATES_count,             0
MEM_REQ_NON_SCHEDULED_CANDIDATES_pct,         -nan
MEM_REQ_NON_SCHEDULED_CANDIDATES_total_count,             0
MEM_REQ_NON_SCHEDULED_CANDIDATES_total_pct,         -nan

NUM_MEM_SCHED_DECISIONS_PER_BANK_count,             0
NUM_MEM_SCHED_DECISIONS_PER_BANK_total_count,             0

MEM_REQ_NON_SCHEDULED_CANDIDATES_PER_BAN_count,             0
MEM_REQ_NON_SCHEDULED_CANDIDATES_PER_BAN_pct,         -nan
MEM_REQ_NON_SCHEDULED_CANDIDATES_PER_BAN_total_count,             0
MEM_REQ_NON_SCHEDULED_CANDIDATES_PER_BAN_total_pct,         -nan

ROW_BUFFER_HITS_BANK_0_count,             0
ROW_BUFFER_HITS_BANK_0_pct,         -nan
ROW_BUFFER_HITS_BANK_0_total_count,             0
ROW_BUFFER_HITS_BANK_0_total_pct,         -nan

ROW_BUFFER_HITS_BANK_1_count,             0
ROW_BUFFER_HITS_BANK_1_pct,         -nan
ROW_BUFFER_HITS_BANK_1_total_count,             0
ROW_BUFFER_HITS_BANK_1_total_pct,         -nan

ROW_BUFFER_HITS_BANK_2_count,             0
ROW_BUFFER_HITS_BANK_2_pct,         -nan
ROW_BUFFER_HITS_BANK_2_total_count,             0
ROW_BUFFER_HITS_BANK_2_total_pct,         -nan

ROW_BUFFER_HITS_BANK_3_count,             0
ROW_BUFFER_HITS_BANK_3_pct,         -nan
ROW_BUFFER_HITS_BANK_3_total_count,             0
ROW_BUFFER_HITS_BANK_3_total_pct,         -nan

ROW_BUFFER_HITS_BANK_4_count,             0
ROW_BUFFER_HITS_BANK_4_pct,         -nan
ROW_BUFFER_HITS_BANK_4_total_count,             0
ROW_BUFFER_HITS_BANK_4_total_pct,         -nan

ROW_BUFFER_HITS_BANK_5_count,             0
ROW_BUFFER_HITS_BANK_5_pct,         -nan
ROW_BUFFER_HITS_BANK_5_total_count,             0
ROW_BUFFER_HITS_BANK_5_total_pct,         -nan

ROW_BUFFER_HITS_BANK_6_count,             0
ROW_BUFFER_HITS_BANK_6_pct,         -nan
ROW_BUFFER_HITS_BANK_6_total_count,             0
ROW_BUFFER_HITS_BANK_6_total_pct,         -nan

ROW_BUFFER_HITS_BANK_7_count,             0
ROW_BUFFER_HITS_BANK_7_pct,         -nan
ROW_BUFFER_HITS_BANK_7_total_count,             0
ROW_BUFFER_HITS_BANK_7_total_pct,         -nan
ROW_BUFFER_HITS_BANK_7_sum_count,             0
ROW_BUFFER_HITS_BANK_7_sum_pct,         -nan
ROW_BUFFER_HITS_BANK_7_sum_total_count,             0
ROW_BUFFER_HITS_BANK_7_sum_total_pct,         -nan
ROW_BUFFER_HITS_BANK_7_mean,         -nan
ROW_BUFFER_HITS_BANK_7_stddev,         -nan
ROW_BUFFER_HITS_BANK_7_total_mean,         -nan
ROW_BUFFER_HITS_BANK_7_total_stddev,         -nan

ROW_BUFFER_CONFLICTS_BANK_0_count,             0
ROW_BUFFER_CONFLICTS_BANK_0_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_0_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_0_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_1_count,             0
ROW_BUFFER_CONFLICTS_BANK_1_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_1_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_1_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_2_count,             0
ROW_BUFFER_CONFLICTS_BANK_2_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_2_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_2_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_3_count,             0
ROW_BUFFER_CONFLICTS_BANK_3_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_3_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_3_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_4_count,             0
ROW_BUFFER_CONFLICTS_BANK_4_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_4_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_4_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_5_count,             0
ROW_BUFFER_CONFLICTS_BANK_5_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_5_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_5_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_6_count,             0
ROW_BUFFER_CONFLICTS_BANK_6_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_6_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_6_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_7_count,             0
ROW_BUFFER_CONFLICTS_BANK_7_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_7_total_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_sum_count,             0
ROW_BUFFER_CONFLICTS_BANK_7_sum_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_sum_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_7_sum_total_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_mean,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_stddev,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_total_mean,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_total_stddev,         -nan

MEM_BANK_WAITING_CYCLES_count,             0
MEM_BANK_WAITING_CYCLES_total_count,             0

MEM_WAITING_CYCLES_TIMES_840_count,             0
MEM_WAITING_CYCLES_TIMES_840_total_count,             0

MEM_PROB_WAITING_CYCLES_count,             0
MEM_PROB_WAITING_CYCLES_total_count,             0

DRAM_SCHED_QUANTA_count,             0
DRAM_SCHED_QUANTA_total_count,             0

DRAM_SCHED_CORE_PRIORITY_0_count,             0
DRAM_SCHED_CORE_PRIORITY_0_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_0_total_count,             0
DRAM_SCHED_CORE_PRIORITY_0_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_1_count,             0
DRAM_SCHED_CORE_PRIORITY_1_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_1_total_count,             0
DRAM_SCHED_CORE_PRIORITY_1_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_2_count,             0
DRAM_SCHED_CORE_PRIORITY_2_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_2_total_count,             0
DRAM_SCHED_CORE_PRIORITY_2_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_3_count,             0
DRAM_SCHED_CORE_PRIORITY_3_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_3_total_count,             0
DRAM_SCHED_CORE_PRIORITY_3_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_4_count,             0
DRAM_SCHED_CORE_PRIORITY_4_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_4_total_count,             0
DRAM_SCHED_CORE_PRIORITY_4_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_5_count,             0
DRAM_SCHED_CORE_PRIORITY_5_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_5_total_count,             0
DRAM_SCHED_CORE_PRIORITY_5_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_6_count,             0
DRAM_SCHED_CORE_PRIORITY_6_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_6_total_count,             0
DRAM_SCHED_CORE_PRIORITY_6_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_7_count,             0
DRAM_SCHED_CORE_PRIORITY_7_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_7_total_count,             0
DRAM_SCHED_CORE_PRIORITY_7_total_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_7_sum_count,             0
DRAM_SCHED_CORE_PRIORITY_7_sum_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_7_sum_total_count,             0
DRAM_SCHED_CORE_PRIORITY_7_sum_total_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_7_mean,         -nan
DRAM_SCHED_CORE_PRIORITY_7_stddev,         -nan
DRAM_SCHED_CORE_PRIORITY_7_total_mean,         -nan
DRAM_SCHED_CORE_PRIORITY_7_total_stddev,         -nan

DRAM_SCHED_CMD_SCHEDULED_count,             0
DRAM_SCHED_CMD_SCHEDULED_pct,         -nan
DRAM_SCHED_CMD_SCHEDULED_total_count,             0
DRAM_SCHED_CMD_SCHEDULED_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_AVAILABLE_count,             0
DRAM_SCHED_DIFF_CORE_AVAILABLE_pct,         -nan
DRAM_SCHED_DIFF_CORE_AVAILABLE_total_count,             0
DRAM_SCHED_DIFF_CORE_AVAILABLE_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_1_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_1_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_1_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_1_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_2_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_2_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_2_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_2_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_3_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_3_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_3_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_3_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_4_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_4_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_4_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_4_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_5_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_5_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_5_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_5_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_6_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_6_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_6_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_6_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_7_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_7_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_7_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_7_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_total_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_sum_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_sum_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_sum_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_sum_total_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_mean,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_stddev,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_total_mean,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_total_stddev,         -nan

DRAM_BANK_WAIT_CYCLES_ROW_CONFLICT_count,             0
DRAM_BANK_WAIT_CYCLES_ROW_CONFLICT_total_count,             0

DRAM_BANK_WAIT_CYCLES_ROW_MISS_count,             0
DRAM_BANK_WAIT_CYCLES_ROW_MISS_total_count,             0

DRAM_BANK_WAIT_CYCLES_ROW_HIT_count,             0
DRAM_BANK_WAIT_CYCLES_ROW_HIT_total_count,             0

DRAM_ROW_OPEN_WAIT_count,             0
DRAM_ROW_OPEN_WAIT_total_count,             0

MEM_QUEUE_ARRIVAL_DISTANCE_0_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_0_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_0_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_0_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_10_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_10_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_10_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_10_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_20_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_20_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_20_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_20_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_30_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_30_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_30_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_30_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_40_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_40_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_40_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_40_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_50_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_50_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_50_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_50_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_60_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_60_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_60_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_60_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_70_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_70_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_70_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_70_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_80_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_80_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_80_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_80_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_90_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_90_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_90_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_90_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_100_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_100_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_100_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_100_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_110_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_110_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_110_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_110_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_120_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_120_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_120_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_120_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_130_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_130_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_130_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_130_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_140_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_140_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_140_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_140_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_150_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_150_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_150_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_150_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_160_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_160_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_160_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_160_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_170_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_170_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_170_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_170_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_180_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_180_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_180_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_180_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_190_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_190_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_190_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_190_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_200_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_200_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_200_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_200_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_210_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_210_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_210_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_210_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_220_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_220_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_220_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_220_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_230_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_230_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_230_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_230_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_240_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_240_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_240_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_240_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_250_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_250_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_250_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_250_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_260_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_260_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_260_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_260_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_270_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_270_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_270_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_270_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_280_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_280_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_280_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_280_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_290_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_290_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_290_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_290_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_300_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_300_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_300_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_300_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_310_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_310_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_310_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_310_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_320_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_320_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_320_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_320_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_330_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_330_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_330_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_330_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_340_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_340_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_340_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_340_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_350_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_350_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_350_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_350_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_360_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_360_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_360_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_360_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_370_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_370_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_370_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_370_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_380_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_380_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_380_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_380_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_390_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_390_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_390_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_390_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_400_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_400_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_400_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_400_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_410_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_410_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_410_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_410_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_420_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_420_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_420_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_420_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_430_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_430_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_430_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_430_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_440_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_440_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_440_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_440_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_450_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_450_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_450_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_450_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_460_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_460_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_460_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_460_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_470_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_470_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_470_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_470_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_480_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_480_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_480_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_480_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_490_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_490_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_490_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_490_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_500_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_500_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_500_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_500_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_510_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_510_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_510_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_510_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_520_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_520_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_520_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_520_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_530_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_530_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_530_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_530_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_540_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_540_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_540_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_540_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_550_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_550_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_550_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_550_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_560_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_560_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_560_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_560_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_570_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_570_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_570_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_570_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_580_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_580_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_580_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_580_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_590_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_590_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_590_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_590_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_600_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_600_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_600_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_600_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_610_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_610_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_610_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_610_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_620_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_620_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_620_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_620_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_630_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_630_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_630_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_630_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_640_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_640_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_640_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_640_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_650_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_650_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_650_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_650_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_660_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_660_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_660_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_660_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_670_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_670_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_670_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_670_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_680_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_680_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_680_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_680_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_690_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_690_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_690_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_690_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_700_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_700_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_700_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_700_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_710_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_710_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_710_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_710_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_720_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_720_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_720_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_720_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_730_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_730_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_730_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_730_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_740_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_740_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_740_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_740_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_750_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_750_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_750_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_750_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_760_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_760_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_760_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_760_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_770_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_770_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_770_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_770_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_780_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_780_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_780_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_780_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_790_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_790_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_790_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_790_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_800_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_800_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_800_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_800_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_810_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_810_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_810_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_810_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_820_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_820_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_820_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_820_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_830_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_830_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_830_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_830_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_840_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_840_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_840_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_840_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_850_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_850_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_850_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_850_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_860_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_860_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_860_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_860_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_870_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_870_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_870_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_870_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_880_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_880_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_880_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_880_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_890_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_890_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_890_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_890_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_900_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_900_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_900_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_900_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_910_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_910_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_910_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_910_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_920_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_920_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_920_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_920_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_930_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_930_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_930_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_930_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_940_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_940_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_940_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_940_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_950_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_950_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_950_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_950_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_960_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_960_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_960_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_960_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_970_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_970_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_970_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_970_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_980_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_980_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_980_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_980_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_990_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_990_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_990_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_990_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_1000_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_1000_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_1000_total_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_sum_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_1000_sum_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_sum_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_1000_sum_total_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_mean,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_stddev,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_total_mean,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_total_stddev,         -nan

EQUAL_USE_QUANTUMS_count,             0
EQUAL_USE_QUANTUMS_total_count,             0

EQUAL_USE_BW_MEASURE_PERIODS_count,             0
EQUAL_USE_BW_MEASURE_PERIODS_total_count,             0

EQUAL_USE_BW_count,             0
EQUAL_USE_BW_total_count,             0

EQUAL_USE_BOTTLENECK_BUS_count,             0
EQUAL_USE_BOTTLENECK_BUS_pct,         -nan
EQUAL_USE_BOTTLENECK_BUS_total_count,             0
EQUAL_USE_BOTTLENECK_BUS_total_pct,         -nan

EQUAL_USE_BOTTLENECK_BANK_count,             0
EQUAL_USE_BOTTLENECK_BANK_pct,         -nan
EQUAL_USE_BOTTLENECK_BANK_total_count,             0
EQUAL_USE_BOTTLENECK_BANK_total_pct,         -nan

EQUAL_USE_BOTTLENECK_FAW_count,             0
EQUAL_USE_BOTTLENECK_FAW_pct,         -nan
EQUAL_USE_BOTTLENECK_FAW_total_count,             0
EQUAL_USE_BOTTLENECK_FAW_total_pct,         -nan

EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_count,             0
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_pct,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_total_count,             0
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_total_pct,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_sum_count,             0
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_sum_pct,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_sum_total_count,             0
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_sum_total_pct,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_mean,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_stddev,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_total_mean,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_total_stddev,         -nan

EQUAL_USE_BW_BUS_count,             0
EQUAL_USE_BW_BUS_total_count,             0

EQUAL_USE_BW_BANK_count,             0
EQUAL_USE_BW_BANK_total_count,             0

EQUAL_USE_BW_FAW_count,             0
EQUAL_USE_BW_FAW_total_count,             0

EQUAL_USE_BW_BUS_PLUS_FAW_count,             0
EQUAL_USE_BW_BUS_PLUS_FAW_total_count,             0

EQUAL_USE_BW_BUS_PLUS_FAW2_count,             0
EQUAL_USE_BW_BUS_PLUS_FAW2_total_count,             0

EQUAL_USE_BW_BUS_PLUS_FAW3_count,             0
EQUAL_USE_BW_BUS_PLUS_FAW3_total_count,             0

EQUAL_USE_BW_CRIT_PATH_count,             0
EQUAL_USE_BW_CRIT_PATH_total_count,             0

EQUAL_USE_BW_BLACK_BOX_count,             0
EQUAL_USE_BW_BLACK_BOX_total_count,             0

DRAM_BANK_SERVICE_count,             0
DRAM_BANK_SERVICE_total_count,             0

DRAM_CONTENDED_BANK_SERVICE_count,             0
DRAM_CONTENDED_BANK_SERVICE_total_count,             0

DRAM_BUS_DIR_SWITCHES_count,             0
DRAM_BUS_DIR_SWITCHES_total_count,             0

DRAM_ACTIVATE_TO_COLUMN_LATENCY_count,             0
DRAM_ACTIVATE_TO_COLUMN_LATENCY_total_count,             0

DRAM_ACTIVATE_TO_READ_count,             0
DRAM_ACTIVATE_TO_READ_total_count,             0

DRAM_ACTIVATE_TO_READ_LATENCY_count,             0
DRAM_ACTIVATE_TO_READ_LATENCY_pct,         -nan
DRAM_ACTIVATE_TO_READ_LATENCY_total_count,             0
DRAM_ACTIVATE_TO_READ_LATENCY_total_pct,         -nan

DRAM_ACTIVATE_TO_WRITE_count,             0
DRAM_ACTIVATE_TO_WRITE_total_count,             0

DRAM_ACTIVATE_TO_WRITE_LATENCY_count,             0
DRAM_ACTIVATE_TO_WRITE_LATENCY_pct,         -nan
DRAM_ACTIVATE_TO_WRITE_LATENCY_total_count,             0
DRAM_ACTIVATE_TO_WRITE_LATENCY_total_pct,         -nan

EQUAL_USE_PRIORITY_0_count,             0
EQUAL_USE_PRIORITY_0_pct,         -nan
EQUAL_USE_PRIORITY_0_total_count,             0
EQUAL_USE_PRIORITY_0_total_pct,         -nan

EQUAL_USE_PRIORITY_1_count,             0
EQUAL_USE_PRIORITY_1_pct,         -nan
EQUAL_USE_PRIORITY_1_total_count,             0
EQUAL_USE_PRIORITY_1_total_pct,         -nan

EQUAL_USE_PRIORITY_2_count,             0
EQUAL_USE_PRIORITY_2_pct,         -nan
EQUAL_USE_PRIORITY_2_total_count,             0
EQUAL_USE_PRIORITY_2_total_pct,         -nan

EQUAL_USE_PRIORITY_3_count,             0
EQUAL_USE_PRIORITY_3_pct,         -nan
EQUAL_USE_PRIORITY_3_total_count,             0
EQUAL_USE_PRIORITY_3_total_pct,         -nan

EQUAL_USE_PRIORITY_4_count,             0
EQUAL_USE_PRIORITY_4_pct,         -nan
EQUAL_USE_PRIORITY_4_total_count,             0
EQUAL_USE_PRIORITY_4_total_pct,         -nan

EQUAL_USE_PRIORITY_5_count,             0
EQUAL_USE_PRIORITY_5_pct,         -nan
EQUAL_USE_PRIORITY_5_total_count,             0
EQUAL_USE_PRIORITY_5_total_pct,         -nan

EQUAL_USE_PRIORITY_6_count,             0
EQUAL_USE_PRIORITY_6_pct,         -nan
EQUAL_USE_PRIORITY_6_total_count,             0
EQUAL_USE_PRIORITY_6_total_pct,         -nan

EQUAL_USE_PRIORITY_7_count,             0
EQUAL_USE_PRIORITY_7_pct,         -nan
EQUAL_USE_PRIORITY_7_total_count,             0
EQUAL_USE_PRIORITY_7_total_pct,         -nan

EQUAL_USE_PRIORITY_8_count,             0
EQUAL_USE_PRIORITY_8_pct,         -nan
EQUAL_USE_PRIORITY_8_total_count,             0
EQUAL_USE_PRIORITY_8_total_pct,         -nan

EQUAL_USE_PRIORITY_9_count,             0
EQUAL_USE_PRIORITY_9_pct,         -nan
EQUAL_USE_PRIORITY_9_total_count,             0
EQUAL_USE_PRIORITY_9_total_pct,         -nan

EQUAL_USE_PRIORITY_10_count,             0
EQUAL_USE_PRIORITY_10_pct,         -nan
EQUAL_USE_PRIORITY_10_total_count,             0
EQUAL_USE_PRIORITY_10_total_pct,         -nan

EQUAL_USE_PRIORITY_11_count,             0
EQUAL_USE_PRIORITY_11_pct,         -nan
EQUAL_USE_PRIORITY_11_total_count,             0
EQUAL_USE_PRIORITY_11_total_pct,         -nan

EQUAL_USE_PRIORITY_12_count,             0
EQUAL_USE_PRIORITY_12_pct,         -nan
EQUAL_USE_PRIORITY_12_total_count,             0
EQUAL_USE_PRIORITY_12_total_pct,         -nan

EQUAL_USE_PRIORITY_13_count,             0
EQUAL_USE_PRIORITY_13_pct,         -nan
EQUAL_USE_PRIORITY_13_total_count,             0
EQUAL_USE_PRIORITY_13_total_pct,         -nan

EQUAL_USE_PRIORITY_14_count,             0
EQUAL_USE_PRIORITY_14_pct,         -nan
EQUAL_USE_PRIORITY_14_total_count,             0
EQUAL_USE_PRIORITY_14_total_pct,         -nan

EQUAL_USE_PRIORITY_15_count,             0
EQUAL_USE_PRIORITY_15_pct,         -nan
EQUAL_USE_PRIORITY_15_total_count,             0
EQUAL_USE_PRIORITY_15_total_pct,         -nan
EQUAL_USE_PRIORITY_15_sum_count,             0
EQUAL_USE_PRIORITY_15_sum_pct,         -nan
EQUAL_USE_PRIORITY_15_sum_total_count,             0
EQUAL_USE_PRIORITY_15_sum_total_pct,         -nan
EQUAL_USE_PRIORITY_15_mean,         -nan
EQUAL_USE_PRIORITY_15_stddev,         -nan
EQUAL_USE_PRIORITY_15_total_mean,         -nan
EQUAL_USE_PRIORITY_15_total_stddev,         -nan

DRAM_ROW_ACCESSES_0_count,             0
DRAM_ROW_ACCESSES_0_pct,         -nan
DRAM_ROW_ACCESSES_0_total_count,             0
DRAM_ROW_ACCESSES_0_total_pct,         -nan

DRAM_ROW_ACCESSES_1_count,             0
DRAM_ROW_ACCESSES_1_pct,         -nan
DRAM_ROW_ACCESSES_1_total_count,             0
DRAM_ROW_ACCESSES_1_total_pct,         -nan

DRAM_ROW_ACCESSES_2_count,             0
DRAM_ROW_ACCESSES_2_pct,         -nan
DRAM_ROW_ACCESSES_2_total_count,             0
DRAM_ROW_ACCESSES_2_total_pct,         -nan

DRAM_ROW_ACCESSES_3_count,             0
DRAM_ROW_ACCESSES_3_pct,         -nan
DRAM_ROW_ACCESSES_3_total_count,             0
DRAM_ROW_ACCESSES_3_total_pct,         -nan

DRAM_ROW_ACCESSES_4_count,             0
DRAM_ROW_ACCESSES_4_pct,         -nan
DRAM_ROW_ACCESSES_4_total_count,             0
DRAM_ROW_ACCESSES_4_total_pct,         -nan

DRAM_ROW_ACCESSES_5_count,             0
DRAM_ROW_ACCESSES_5_pct,         -nan
DRAM_ROW_ACCESSES_5_total_count,             0
DRAM_ROW_ACCESSES_5_total_pct,         -nan

DRAM_ROW_ACCESSES_6_count,             0
DRAM_ROW_ACCESSES_6_pct,         -nan
DRAM_ROW_ACCESSES_6_total_count,             0
DRAM_ROW_ACCESSES_6_total_pct,         -nan

DRAM_ROW_ACCESSES_7_count,             0
DRAM_ROW_ACCESSES_7_pct,         -nan
DRAM_ROW_ACCESSES_7_total_count,             0
DRAM_ROW_ACCESSES_7_total_pct,         -nan

DRAM_ROW_ACCESSES_8_count,             0
DRAM_ROW_ACCESSES_8_pct,         -nan
DRAM_ROW_ACCESSES_8_total_count,             0
DRAM_ROW_ACCESSES_8_total_pct,         -nan

DRAM_ROW_ACCESSES_9_count,             0
DRAM_ROW_ACCESSES_9_pct,         -nan
DRAM_ROW_ACCESSES_9_total_count,             0
DRAM_ROW_ACCESSES_9_total_pct,         -nan

DRAM_ROW_ACCESSES_10_count,             0
DRAM_ROW_ACCESSES_10_pct,         -nan
DRAM_ROW_ACCESSES_10_total_count,             0
DRAM_ROW_ACCESSES_10_total_pct,         -nan

DRAM_ROW_ACCESSES_11_count,             0
DRAM_ROW_ACCESSES_11_pct,         -nan
DRAM_ROW_ACCESSES_11_total_count,             0
DRAM_ROW_ACCESSES_11_total_pct,         -nan

DRAM_ROW_ACCESSES_12_count,             0
DRAM_ROW_ACCESSES_12_pct,         -nan
DRAM_ROW_ACCESSES_12_total_count,             0
DRAM_ROW_ACCESSES_12_total_pct,         -nan

DRAM_ROW_ACCESSES_13_count,             0
DRAM_ROW_ACCESSES_13_pct,         -nan
DRAM_ROW_ACCESSES_13_total_count,             0
DRAM_ROW_ACCESSES_13_total_pct,         -nan

DRAM_ROW_ACCESSES_14_count,             0
DRAM_ROW_ACCESSES_14_pct,         -nan
DRAM_ROW_ACCESSES_14_total_count,             0
DRAM_ROW_ACCESSES_14_total_pct,         -nan

DRAM_ROW_ACCESSES_15_count,             0
DRAM_ROW_ACCESSES_15_pct,         -nan
DRAM_ROW_ACCESSES_15_total_count,             0
DRAM_ROW_ACCESSES_15_total_pct,         -nan

DRAM_ROW_ACCESSES_16_count,             0
DRAM_ROW_ACCESSES_16_pct,         -nan
DRAM_ROW_ACCESSES_16_total_count,             0
DRAM_ROW_ACCESSES_16_total_pct,         -nan

DRAM_ROW_ACCESSES_17_count,             0
DRAM_ROW_ACCESSES_17_pct,         -nan
DRAM_ROW_ACCESSES_17_total_count,             0
DRAM_ROW_ACCESSES_17_total_pct,         -nan

DRAM_ROW_ACCESSES_18_count,             0
DRAM_ROW_ACCESSES_18_pct,         -nan
DRAM_ROW_ACCESSES_18_total_count,             0
DRAM_ROW_ACCESSES_18_total_pct,         -nan

DRAM_ROW_ACCESSES_19_count,             0
DRAM_ROW_ACCESSES_19_pct,         -nan
DRAM_ROW_ACCESSES_19_total_count,             0
DRAM_ROW_ACCESSES_19_total_pct,         -nan

DRAM_ROW_ACCESSES_20_count,             0
DRAM_ROW_ACCESSES_20_pct,         -nan
DRAM_ROW_ACCESSES_20_total_count,             0
DRAM_ROW_ACCESSES_20_total_pct,         -nan

DRAM_ROW_ACCESSES_21_count,             0
DRAM_ROW_ACCESSES_21_pct,         -nan
DRAM_ROW_ACCESSES_21_total_count,             0
DRAM_ROW_ACCESSES_21_total_pct,         -nan

DRAM_ROW_ACCESSES_22_count,             0
DRAM_ROW_ACCESSES_22_pct,         -nan
DRAM_ROW_ACCESSES_22_total_count,             0
DRAM_ROW_ACCESSES_22_total_pct,         -nan

DRAM_ROW_ACCESSES_23_count,             0
DRAM_ROW_ACCESSES_23_pct,         -nan
DRAM_ROW_ACCESSES_23_total_count,             0
DRAM_ROW_ACCESSES_23_total_pct,         -nan

DRAM_ROW_ACCESSES_24_count,             0
DRAM_ROW_ACCESSES_24_pct,         -nan
DRAM_ROW_ACCESSES_24_total_count,             0
DRAM_ROW_ACCESSES_24_total_pct,         -nan

DRAM_ROW_ACCESSES_25_count,             0
DRAM_ROW_ACCESSES_25_pct,         -nan
DRAM_ROW_ACCESSES_25_total_count,             0
DRAM_ROW_ACCESSES_25_total_pct,         -nan

DRAM_ROW_ACCESSES_26_count,             0
DRAM_ROW_ACCESSES_26_pct,         -nan
DRAM_ROW_ACCESSES_26_total_count,             0
DRAM_ROW_ACCESSES_26_total_pct,         -nan

DRAM_ROW_ACCESSES_27_count,             0
DRAM_ROW_ACCESSES_27_pct,         -nan
DRAM_ROW_ACCESSES_27_total_count,             0
DRAM_ROW_ACCESSES_27_total_pct,         -nan

DRAM_ROW_ACCESSES_28_count,             0
DRAM_ROW_ACCESSES_28_pct,         -nan
DRAM_ROW_ACCESSES_28_total_count,             0
DRAM_ROW_ACCESSES_28_total_pct,         -nan

DRAM_ROW_ACCESSES_29_count,             0
DRAM_ROW_ACCESSES_29_pct,         -nan
DRAM_ROW_ACCESSES_29_total_count,             0
DRAM_ROW_ACCESSES_29_total_pct,         -nan

DRAM_ROW_ACCESSES_30_count,             0
DRAM_ROW_ACCESSES_30_pct,         -nan
DRAM_ROW_ACCESSES_30_total_count,             0
DRAM_ROW_ACCESSES_30_total_pct,         -nan

DRAM_ROW_ACCESSES_31_count,             0
DRAM_ROW_ACCESSES_31_pct,         -nan
DRAM_ROW_ACCESSES_31_total_count,             0
DRAM_ROW_ACCESSES_31_total_pct,         -nan

DRAM_ROW_ACCESSES_32_count,             0
DRAM_ROW_ACCESSES_32_pct,         -nan
DRAM_ROW_ACCESSES_32_total_count,             0
DRAM_ROW_ACCESSES_32_total_pct,         -nan

DRAM_ROW_ACCESSES_33_count,             0
DRAM_ROW_ACCESSES_33_pct,         -nan
DRAM_ROW_ACCESSES_33_total_count,             0
DRAM_ROW_ACCESSES_33_total_pct,         -nan

DRAM_ROW_ACCESSES_34_count,             0
DRAM_ROW_ACCESSES_34_pct,         -nan
DRAM_ROW_ACCESSES_34_total_count,             0
DRAM_ROW_ACCESSES_34_total_pct,         -nan

DRAM_ROW_ACCESSES_35_count,             0
DRAM_ROW_ACCESSES_35_pct,         -nan
DRAM_ROW_ACCESSES_35_total_count,             0
DRAM_ROW_ACCESSES_35_total_pct,         -nan

DRAM_ROW_ACCESSES_36_count,             0
DRAM_ROW_ACCESSES_36_pct,         -nan
DRAM_ROW_ACCESSES_36_total_count,             0
DRAM_ROW_ACCESSES_36_total_pct,         -nan

DRAM_ROW_ACCESSES_37_count,             0
DRAM_ROW_ACCESSES_37_pct,         -nan
DRAM_ROW_ACCESSES_37_total_count,             0
DRAM_ROW_ACCESSES_37_total_pct,         -nan

DRAM_ROW_ACCESSES_38_count,             0
DRAM_ROW_ACCESSES_38_pct,         -nan
DRAM_ROW_ACCESSES_38_total_count,             0
DRAM_ROW_ACCESSES_38_total_pct,         -nan

DRAM_ROW_ACCESSES_39_count,             0
DRAM_ROW_ACCESSES_39_pct,         -nan
DRAM_ROW_ACCESSES_39_total_count,             0
DRAM_ROW_ACCESSES_39_total_pct,         -nan

DRAM_ROW_ACCESSES_40_count,             0
DRAM_ROW_ACCESSES_40_pct,         -nan
DRAM_ROW_ACCESSES_40_total_count,             0
DRAM_ROW_ACCESSES_40_total_pct,         -nan

DRAM_ROW_ACCESSES_41_count,             0
DRAM_ROW_ACCESSES_41_pct,         -nan
DRAM_ROW_ACCESSES_41_total_count,             0
DRAM_ROW_ACCESSES_41_total_pct,         -nan

DRAM_ROW_ACCESSES_42_count,             0
DRAM_ROW_ACCESSES_42_pct,         -nan
DRAM_ROW_ACCESSES_42_total_count,             0
DRAM_ROW_ACCESSES_42_total_pct,         -nan

DRAM_ROW_ACCESSES_43_count,             0
DRAM_ROW_ACCESSES_43_pct,         -nan
DRAM_ROW_ACCESSES_43_total_count,             0
DRAM_ROW_ACCESSES_43_total_pct,         -nan

DRAM_ROW_ACCESSES_44_count,             0
DRAM_ROW_ACCESSES_44_pct,         -nan
DRAM_ROW_ACCESSES_44_total_count,             0
DRAM_ROW_ACCESSES_44_total_pct,         -nan

DRAM_ROW_ACCESSES_45_count,             0
DRAM_ROW_ACCESSES_45_pct,         -nan
DRAM_ROW_ACCESSES_45_total_count,             0
DRAM_ROW_ACCESSES_45_total_pct,         -nan

DRAM_ROW_ACCESSES_46_count,             0
DRAM_ROW_ACCESSES_46_pct,         -nan
DRAM_ROW_ACCESSES_46_total_count,             0
DRAM_ROW_ACCESSES_46_total_pct,         -nan

DRAM_ROW_ACCESSES_47_count,             0
DRAM_ROW_ACCESSES_47_pct,         -nan
DRAM_ROW_ACCESSES_47_total_count,             0
DRAM_ROW_ACCESSES_47_total_pct,         -nan

DRAM_ROW_ACCESSES_48_count,             0
DRAM_ROW_ACCESSES_48_pct,         -nan
DRAM_ROW_ACCESSES_48_total_count,             0
DRAM_ROW_ACCESSES_48_total_pct,         -nan

DRAM_ROW_ACCESSES_49_count,             0
DRAM_ROW_ACCESSES_49_pct,         -nan
DRAM_ROW_ACCESSES_49_total_count,             0
DRAM_ROW_ACCESSES_49_total_pct,         -nan

DRAM_ROW_ACCESSES_50_count,             0
DRAM_ROW_ACCESSES_50_pct,         -nan
DRAM_ROW_ACCESSES_50_total_count,             0
DRAM_ROW_ACCESSES_50_total_pct,         -nan

DRAM_ROW_ACCESSES_51_count,             0
DRAM_ROW_ACCESSES_51_pct,         -nan
DRAM_ROW_ACCESSES_51_total_count,             0
DRAM_ROW_ACCESSES_51_total_pct,         -nan

DRAM_ROW_ACCESSES_52_count,             0
DRAM_ROW_ACCESSES_52_pct,         -nan
DRAM_ROW_ACCESSES_52_total_count,             0
DRAM_ROW_ACCESSES_52_total_pct,         -nan

DRAM_ROW_ACCESSES_53_count,             0
DRAM_ROW_ACCESSES_53_pct,         -nan
DRAM_ROW_ACCESSES_53_total_count,             0
DRAM_ROW_ACCESSES_53_total_pct,         -nan

DRAM_ROW_ACCESSES_54_count,             0
DRAM_ROW_ACCESSES_54_pct,         -nan
DRAM_ROW_ACCESSES_54_total_count,             0
DRAM_ROW_ACCESSES_54_total_pct,         -nan

DRAM_ROW_ACCESSES_55_count,             0
DRAM_ROW_ACCESSES_55_pct,         -nan
DRAM_ROW_ACCESSES_55_total_count,             0
DRAM_ROW_ACCESSES_55_total_pct,         -nan

DRAM_ROW_ACCESSES_56_count,             0
DRAM_ROW_ACCESSES_56_pct,         -nan
DRAM_ROW_ACCESSES_56_total_count,             0
DRAM_ROW_ACCESSES_56_total_pct,         -nan

DRAM_ROW_ACCESSES_57_count,             0
DRAM_ROW_ACCESSES_57_pct,         -nan
DRAM_ROW_ACCESSES_57_total_count,             0
DRAM_ROW_ACCESSES_57_total_pct,         -nan

DRAM_ROW_ACCESSES_58_count,             0
DRAM_ROW_ACCESSES_58_pct,         -nan
DRAM_ROW_ACCESSES_58_total_count,             0
DRAM_ROW_ACCESSES_58_total_pct,         -nan

DRAM_ROW_ACCESSES_59_count,             0
DRAM_ROW_ACCESSES_59_pct,         -nan
DRAM_ROW_ACCESSES_59_total_count,             0
DRAM_ROW_ACCESSES_59_total_pct,         -nan

DRAM_ROW_ACCESSES_60_count,             0
DRAM_ROW_ACCESSES_60_pct,         -nan
DRAM_ROW_ACCESSES_60_total_count,             0
DRAM_ROW_ACCESSES_60_total_pct,         -nan

DRAM_ROW_ACCESSES_61_count,             0
DRAM_ROW_ACCESSES_61_pct,         -nan
DRAM_ROW_ACCESSES_61_total_count,             0
DRAM_ROW_ACCESSES_61_total_pct,         -nan

DRAM_ROW_ACCESSES_62_count,             0
DRAM_ROW_ACCESSES_62_pct,         -nan
DRAM_ROW_ACCESSES_62_total_count,             0
DRAM_ROW_ACCESSES_62_total_pct,         -nan

DRAM_ROW_ACCESSES_63_count,             0
DRAM_ROW_ACCESSES_63_pct,         -nan
DRAM_ROW_ACCESSES_63_total_count,             0
DRAM_ROW_ACCESSES_63_total_pct,         -nan

DRAM_ROW_ACCESSES_64_count,             0
DRAM_ROW_ACCESSES_64_pct,         -nan
DRAM_ROW_ACCESSES_64_total_count,             0
DRAM_ROW_ACCESSES_64_total_pct,         -nan
DRAM_ROW_ACCESSES_64_sum_count,             0
DRAM_ROW_ACCESSES_64_sum_pct,         -nan
DRAM_ROW_ACCESSES_64_sum_total_count,             0
DRAM_ROW_ACCESSES_64_sum_total_pct,         -nan
DRAM_ROW_ACCESSES_64_mean,         -nan
DRAM_ROW_ACCESSES_64_stddev,         -nan
DRAM_ROW_ACCESSES_64_total_mean,         -nan
DRAM_ROW_ACCESSES_64_total_stddev,         -nan

DRAM_NUM_REQS_0_TOTAL_count,             0
DRAM_NUM_REQS_0_TOTAL_total_count,             0

DRAM_NUM_REQS_1_TOTAL_count,             0
DRAM_NUM_REQS_1_TOTAL_total_count,             0

DRAM_NUM_REQS_2_TOTAL_count,             0
DRAM_NUM_REQS_2_TOTAL_total_count,             0

DRAM_NUM_REQS_3_TOTAL_count,             0
DRAM_NUM_REQS_3_TOTAL_total_count,             0

DRAM_NUM_REQS_4_TOTAL_count,             0
DRAM_NUM_REQS_4_TOTAL_total_count,             0

DRAM_NUM_REQS_5_TOTAL_count,             0
DRAM_NUM_REQS_5_TOTAL_total_count,             0

DRAM_NUM_REQS_6_TOTAL_count,             0
DRAM_NUM_REQS_6_TOTAL_total_count,             0

DRAM_NUM_REQS_7_TOTAL_count,             0
DRAM_NUM_REQS_7_TOTAL_total_count,             0

DRAM_NUM_REQS_8_TOTAL_count,             0
DRAM_NUM_REQS_8_TOTAL_total_count,             0

DRAM_NUM_REQS_9_TOTAL_count,             0
DRAM_NUM_REQS_9_TOTAL_total_count,             0

DRAM_NUM_REQS_10_TOTAL_count,             0
DRAM_NUM_REQS_10_TOTAL_total_count,             0

DRAM_NUM_REQS_11_TOTAL_count,             0
DRAM_NUM_REQS_11_TOTAL_total_count,             0

DRAM_NUM_REQS_12_TOTAL_count,             0
DRAM_NUM_REQS_12_TOTAL_total_count,             0

DRAM_NUM_REQS_13_TOTAL_count,             0
DRAM_NUM_REQS_13_TOTAL_total_count,             0

DRAM_NUM_REQS_14_TOTAL_count,             0
DRAM_NUM_REQS_14_TOTAL_total_count,             0

DRAM_NUM_REQS_15_TOTAL_count,             0
DRAM_NUM_REQS_15_TOTAL_total_count,             0

DRAM_NUM_REQS_16_TOTAL_count,             0
DRAM_NUM_REQS_16_TOTAL_total_count,             0

DRAM_NUM_REQS_17_TOTAL_count,             0
DRAM_NUM_REQS_17_TOTAL_total_count,             0

DRAM_NUM_REQS_18_TOTAL_count,             0
DRAM_NUM_REQS_18_TOTAL_total_count,             0

DRAM_NUM_REQS_19_TOTAL_count,             0
DRAM_NUM_REQS_19_TOTAL_total_count,             0

DRAM_NUM_REQS_20_TOTAL_count,             0
DRAM_NUM_REQS_20_TOTAL_total_count,             0

DRAM_NUM_REQS_21_TOTAL_count,             0
DRAM_NUM_REQS_21_TOTAL_total_count,             0

DRAM_NUM_REQS_22_TOTAL_count,             0
DRAM_NUM_REQS_22_TOTAL_total_count,             0

DRAM_NUM_REQS_23_TOTAL_count,             0
DRAM_NUM_REQS_23_TOTAL_total_count,             0

DRAM_NUM_REQS_24_TOTAL_count,             0
DRAM_NUM_REQS_24_TOTAL_total_count,             0

DRAM_NUM_REQS_25_TOTAL_count,             0
DRAM_NUM_REQS_25_TOTAL_total_count,             0

DRAM_NUM_REQS_26_TOTAL_count,             0
DRAM_NUM_REQS_26_TOTAL_total_count,             0

DRAM_NUM_REQS_27_TOTAL_count,             0
DRAM_NUM_REQS_27_TOTAL_total_count,             0

DRAM_NUM_REQS_28_TOTAL_count,             0
DRAM_NUM_REQS_28_TOTAL_total_count,             0

DRAM_NUM_REQS_29_TOTAL_count,             0
DRAM_NUM_REQS_29_TOTAL_total_count,             0

DRAM_NUM_REQS_30_TOTAL_count,             0
DRAM_NUM_REQS_30_TOTAL_total_count,             0

DRAM_NUM_REQS_31_TOTAL_count,             0
DRAM_NUM_REQS_31_TOTAL_total_count,             0

DRAM_NUM_REQS_32_TOTAL_count,             0
DRAM_NUM_REQS_32_TOTAL_total_count,             0

DRAM_NUM_REQS_0_IFETCH_count,             0
DRAM_NUM_REQS_0_IFETCH_pct,         -nan
DRAM_NUM_REQS_0_IFETCH_total_count,             0
DRAM_NUM_REQS_0_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_0_DFETCH_count,             0
DRAM_NUM_REQS_0_DFETCH_pct,         -nan
DRAM_NUM_REQS_0_DFETCH_total_count,             0
DRAM_NUM_REQS_0_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_0_DSTORE_count,             0
DRAM_NUM_REQS_0_DSTORE_pct,         -nan
DRAM_NUM_REQS_0_DSTORE_total_count,             0
DRAM_NUM_REQS_0_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_0_IPRF_count,             0
DRAM_NUM_REQS_0_IPRF_pct,         -nan
DRAM_NUM_REQS_0_IPRF_total_count,             0
DRAM_NUM_REQS_0_IPRF_total_pct,         -nan

DRAM_NUM_REQS_0_DPRF_count,             0
DRAM_NUM_REQS_0_DPRF_pct,         -nan
DRAM_NUM_REQS_0_DPRF_total_count,             0
DRAM_NUM_REQS_0_DPRF_total_pct,         -nan

DRAM_NUM_REQS_0_WB_count,             0
DRAM_NUM_REQS_0_WB_pct,         -nan
DRAM_NUM_REQS_0_WB_total_count,             0
DRAM_NUM_REQS_0_WB_total_pct,         -nan

DRAM_NUM_REQS_0_WB_NODIRTY_count,             0
DRAM_NUM_REQS_0_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_0_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_0_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_1_IFETCH_count,             0
DRAM_NUM_REQS_1_IFETCH_pct,         -nan
DRAM_NUM_REQS_1_IFETCH_total_count,             0
DRAM_NUM_REQS_1_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_1_DFETCH_count,             0
DRAM_NUM_REQS_1_DFETCH_pct,         -nan
DRAM_NUM_REQS_1_DFETCH_total_count,             0
DRAM_NUM_REQS_1_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_1_DSTORE_count,             0
DRAM_NUM_REQS_1_DSTORE_pct,         -nan
DRAM_NUM_REQS_1_DSTORE_total_count,             0
DRAM_NUM_REQS_1_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_1_IPRF_count,             0
DRAM_NUM_REQS_1_IPRF_pct,         -nan
DRAM_NUM_REQS_1_IPRF_total_count,             0
DRAM_NUM_REQS_1_IPRF_total_pct,         -nan

DRAM_NUM_REQS_1_DPRF_count,             0
DRAM_NUM_REQS_1_DPRF_pct,         -nan
DRAM_NUM_REQS_1_DPRF_total_count,             0
DRAM_NUM_REQS_1_DPRF_total_pct,         -nan

DRAM_NUM_REQS_1_WB_count,             0
DRAM_NUM_REQS_1_WB_pct,         -nan
DRAM_NUM_REQS_1_WB_total_count,             0
DRAM_NUM_REQS_1_WB_total_pct,         -nan

DRAM_NUM_REQS_1_WB_NODIRTY_count,             0
DRAM_NUM_REQS_1_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_1_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_1_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_2_IFETCH_count,             0
DRAM_NUM_REQS_2_IFETCH_pct,         -nan
DRAM_NUM_REQS_2_IFETCH_total_count,             0
DRAM_NUM_REQS_2_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_2_DFETCH_count,             0
DRAM_NUM_REQS_2_DFETCH_pct,         -nan
DRAM_NUM_REQS_2_DFETCH_total_count,             0
DRAM_NUM_REQS_2_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_2_DSTORE_count,             0
DRAM_NUM_REQS_2_DSTORE_pct,         -nan
DRAM_NUM_REQS_2_DSTORE_total_count,             0
DRAM_NUM_REQS_2_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_2_IPRF_count,             0
DRAM_NUM_REQS_2_IPRF_pct,         -nan
DRAM_NUM_REQS_2_IPRF_total_count,             0
DRAM_NUM_REQS_2_IPRF_total_pct,         -nan

DRAM_NUM_REQS_2_DPRF_count,             0
DRAM_NUM_REQS_2_DPRF_pct,         -nan
DRAM_NUM_REQS_2_DPRF_total_count,             0
DRAM_NUM_REQS_2_DPRF_total_pct,         -nan

DRAM_NUM_REQS_2_WB_count,             0
DRAM_NUM_REQS_2_WB_pct,         -nan
DRAM_NUM_REQS_2_WB_total_count,             0
DRAM_NUM_REQS_2_WB_total_pct,         -nan

DRAM_NUM_REQS_2_WB_NODIRTY_count,             0
DRAM_NUM_REQS_2_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_2_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_2_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_3_IFETCH_count,             0
DRAM_NUM_REQS_3_IFETCH_pct,         -nan
DRAM_NUM_REQS_3_IFETCH_total_count,             0
DRAM_NUM_REQS_3_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_3_DFETCH_count,             0
DRAM_NUM_REQS_3_DFETCH_pct,         -nan
DRAM_NUM_REQS_3_DFETCH_total_count,             0
DRAM_NUM_REQS_3_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_3_DSTORE_count,             0
DRAM_NUM_REQS_3_DSTORE_pct,         -nan
DRAM_NUM_REQS_3_DSTORE_total_count,             0
DRAM_NUM_REQS_3_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_3_IPRF_count,             0
DRAM_NUM_REQS_3_IPRF_pct,         -nan
DRAM_NUM_REQS_3_IPRF_total_count,             0
DRAM_NUM_REQS_3_IPRF_total_pct,         -nan

DRAM_NUM_REQS_3_DPRF_count,             0
DRAM_NUM_REQS_3_DPRF_pct,         -nan
DRAM_NUM_REQS_3_DPRF_total_count,             0
DRAM_NUM_REQS_3_DPRF_total_pct,         -nan

DRAM_NUM_REQS_3_WB_count,             0
DRAM_NUM_REQS_3_WB_pct,         -nan
DRAM_NUM_REQS_3_WB_total_count,             0
DRAM_NUM_REQS_3_WB_total_pct,         -nan

DRAM_NUM_REQS_3_WB_NODIRTY_count,             0
DRAM_NUM_REQS_3_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_3_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_3_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_4_IFETCH_count,             0
DRAM_NUM_REQS_4_IFETCH_pct,         -nan
DRAM_NUM_REQS_4_IFETCH_total_count,             0
DRAM_NUM_REQS_4_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_4_DFETCH_count,             0
DRAM_NUM_REQS_4_DFETCH_pct,         -nan
DRAM_NUM_REQS_4_DFETCH_total_count,             0
DRAM_NUM_REQS_4_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_4_DSTORE_count,             0
DRAM_NUM_REQS_4_DSTORE_pct,         -nan
DRAM_NUM_REQS_4_DSTORE_total_count,             0
DRAM_NUM_REQS_4_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_4_IPRF_count,             0
DRAM_NUM_REQS_4_IPRF_pct,         -nan
DRAM_NUM_REQS_4_IPRF_total_count,             0
DRAM_NUM_REQS_4_IPRF_total_pct,         -nan

DRAM_NUM_REQS_4_DPRF_count,             0
DRAM_NUM_REQS_4_DPRF_pct,         -nan
DRAM_NUM_REQS_4_DPRF_total_count,             0
DRAM_NUM_REQS_4_DPRF_total_pct,         -nan

DRAM_NUM_REQS_4_WB_count,             0
DRAM_NUM_REQS_4_WB_pct,         -nan
DRAM_NUM_REQS_4_WB_total_count,             0
DRAM_NUM_REQS_4_WB_total_pct,         -nan

DRAM_NUM_REQS_4_WB_NODIRTY_count,             0
DRAM_NUM_REQS_4_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_4_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_4_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_5_IFETCH_count,             0
DRAM_NUM_REQS_5_IFETCH_pct,         -nan
DRAM_NUM_REQS_5_IFETCH_total_count,             0
DRAM_NUM_REQS_5_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_5_DFETCH_count,             0
DRAM_NUM_REQS_5_DFETCH_pct,         -nan
DRAM_NUM_REQS_5_DFETCH_total_count,             0
DRAM_NUM_REQS_5_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_5_DSTORE_count,             0
DRAM_NUM_REQS_5_DSTORE_pct,         -nan
DRAM_NUM_REQS_5_DSTORE_total_count,             0
DRAM_NUM_REQS_5_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_5_IPRF_count,             0
DRAM_NUM_REQS_5_IPRF_pct,         -nan
DRAM_NUM_REQS_5_IPRF_total_count,             0
DRAM_NUM_REQS_5_IPRF_total_pct,         -nan

DRAM_NUM_REQS_5_DPRF_count,             0
DRAM_NUM_REQS_5_DPRF_pct,         -nan
DRAM_NUM_REQS_5_DPRF_total_count,             0
DRAM_NUM_REQS_5_DPRF_total_pct,         -nan

DRAM_NUM_REQS_5_WB_count,             0
DRAM_NUM_REQS_5_WB_pct,         -nan
DRAM_NUM_REQS_5_WB_total_count,             0
DRAM_NUM_REQS_5_WB_total_pct,         -nan

DRAM_NUM_REQS_5_WB_NODIRTY_count,             0
DRAM_NUM_REQS_5_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_5_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_5_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_6_IFETCH_count,             0
DRAM_NUM_REQS_6_IFETCH_pct,         -nan
DRAM_NUM_REQS_6_IFETCH_total_count,             0
DRAM_NUM_REQS_6_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_6_DFETCH_count,             0
DRAM_NUM_REQS_6_DFETCH_pct,         -nan
DRAM_NUM_REQS_6_DFETCH_total_count,             0
DRAM_NUM_REQS_6_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_6_DSTORE_count,             0
DRAM_NUM_REQS_6_DSTORE_pct,         -nan
DRAM_NUM_REQS_6_DSTORE_total_count,             0
DRAM_NUM_REQS_6_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_6_IPRF_count,             0
DRAM_NUM_REQS_6_IPRF_pct,         -nan
DRAM_NUM_REQS_6_IPRF_total_count,             0
DRAM_NUM_REQS_6_IPRF_total_pct,         -nan

DRAM_NUM_REQS_6_DPRF_count,             0
DRAM_NUM_REQS_6_DPRF_pct,         -nan
DRAM_NUM_REQS_6_DPRF_total_count,             0
DRAM_NUM_REQS_6_DPRF_total_pct,         -nan

DRAM_NUM_REQS_6_WB_count,             0
DRAM_NUM_REQS_6_WB_pct,         -nan
DRAM_NUM_REQS_6_WB_total_count,             0
DRAM_NUM_REQS_6_WB_total_pct,         -nan

DRAM_NUM_REQS_6_WB_NODIRTY_count,             0
DRAM_NUM_REQS_6_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_6_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_6_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_7_IFETCH_count,             0
DRAM_NUM_REQS_7_IFETCH_pct,         -nan
DRAM_NUM_REQS_7_IFETCH_total_count,             0
DRAM_NUM_REQS_7_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_7_DFETCH_count,             0
DRAM_NUM_REQS_7_DFETCH_pct,         -nan
DRAM_NUM_REQS_7_DFETCH_total_count,             0
DRAM_NUM_REQS_7_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_7_DSTORE_count,             0
DRAM_NUM_REQS_7_DSTORE_pct,         -nan
DRAM_NUM_REQS_7_DSTORE_total_count,             0
DRAM_NUM_REQS_7_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_7_IPRF_count,             0
DRAM_NUM_REQS_7_IPRF_pct,         -nan
DRAM_NUM_REQS_7_IPRF_total_count,             0
DRAM_NUM_REQS_7_IPRF_total_pct,         -nan

DRAM_NUM_REQS_7_DPRF_count,             0
DRAM_NUM_REQS_7_DPRF_pct,         -nan
DRAM_NUM_REQS_7_DPRF_total_count,             0
DRAM_NUM_REQS_7_DPRF_total_pct,         -nan

DRAM_NUM_REQS_7_WB_count,             0
DRAM_NUM_REQS_7_WB_pct,         -nan
DRAM_NUM_REQS_7_WB_total_count,             0
DRAM_NUM_REQS_7_WB_total_pct,         -nan

DRAM_NUM_REQS_7_WB_NODIRTY_count,             0
DRAM_NUM_REQS_7_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_7_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_7_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_8_IFETCH_count,             0
DRAM_NUM_REQS_8_IFETCH_pct,         -nan
DRAM_NUM_REQS_8_IFETCH_total_count,             0
DRAM_NUM_REQS_8_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_8_DFETCH_count,             0
DRAM_NUM_REQS_8_DFETCH_pct,         -nan
DRAM_NUM_REQS_8_DFETCH_total_count,             0
DRAM_NUM_REQS_8_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_8_DSTORE_count,             0
DRAM_NUM_REQS_8_DSTORE_pct,         -nan
DRAM_NUM_REQS_8_DSTORE_total_count,             0
DRAM_NUM_REQS_8_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_8_IPRF_count,             0
DRAM_NUM_REQS_8_IPRF_pct,         -nan
DRAM_NUM_REQS_8_IPRF_total_count,             0
DRAM_NUM_REQS_8_IPRF_total_pct,         -nan

DRAM_NUM_REQS_8_DPRF_count,             0
DRAM_NUM_REQS_8_DPRF_pct,         -nan
DRAM_NUM_REQS_8_DPRF_total_count,             0
DRAM_NUM_REQS_8_DPRF_total_pct,         -nan

DRAM_NUM_REQS_8_WB_count,             0
DRAM_NUM_REQS_8_WB_pct,         -nan
DRAM_NUM_REQS_8_WB_total_count,             0
DRAM_NUM_REQS_8_WB_total_pct,         -nan

DRAM_NUM_REQS_8_WB_NODIRTY_count,             0
DRAM_NUM_REQS_8_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_8_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_8_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_9_IFETCH_count,             0
DRAM_NUM_REQS_9_IFETCH_pct,         -nan
DRAM_NUM_REQS_9_IFETCH_total_count,             0
DRAM_NUM_REQS_9_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_9_DFETCH_count,             0
DRAM_NUM_REQS_9_DFETCH_pct,         -nan
DRAM_NUM_REQS_9_DFETCH_total_count,             0
DRAM_NUM_REQS_9_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_9_DSTORE_count,             0
DRAM_NUM_REQS_9_DSTORE_pct,         -nan
DRAM_NUM_REQS_9_DSTORE_total_count,             0
DRAM_NUM_REQS_9_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_9_IPRF_count,             0
DRAM_NUM_REQS_9_IPRF_pct,         -nan
DRAM_NUM_REQS_9_IPRF_total_count,             0
DRAM_NUM_REQS_9_IPRF_total_pct,         -nan

DRAM_NUM_REQS_9_DPRF_count,             0
DRAM_NUM_REQS_9_DPRF_pct,         -nan
DRAM_NUM_REQS_9_DPRF_total_count,             0
DRAM_NUM_REQS_9_DPRF_total_pct,         -nan

DRAM_NUM_REQS_9_WB_count,             0
DRAM_NUM_REQS_9_WB_pct,         -nan
DRAM_NUM_REQS_9_WB_total_count,             0
DRAM_NUM_REQS_9_WB_total_pct,         -nan

DRAM_NUM_REQS_9_WB_NODIRTY_count,             0
DRAM_NUM_REQS_9_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_9_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_9_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_10_IFETCH_count,             0
DRAM_NUM_REQS_10_IFETCH_pct,         -nan
DRAM_NUM_REQS_10_IFETCH_total_count,             0
DRAM_NUM_REQS_10_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_10_DFETCH_count,             0
DRAM_NUM_REQS_10_DFETCH_pct,         -nan
DRAM_NUM_REQS_10_DFETCH_total_count,             0
DRAM_NUM_REQS_10_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_10_DSTORE_count,             0
DRAM_NUM_REQS_10_DSTORE_pct,         -nan
DRAM_NUM_REQS_10_DSTORE_total_count,             0
DRAM_NUM_REQS_10_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_10_IPRF_count,             0
DRAM_NUM_REQS_10_IPRF_pct,         -nan
DRAM_NUM_REQS_10_IPRF_total_count,             0
DRAM_NUM_REQS_10_IPRF_total_pct,         -nan

DRAM_NUM_REQS_10_DPRF_count,             0
DRAM_NUM_REQS_10_DPRF_pct,         -nan
DRAM_NUM_REQS_10_DPRF_total_count,             0
DRAM_NUM_REQS_10_DPRF_total_pct,         -nan

DRAM_NUM_REQS_10_WB_count,             0
DRAM_NUM_REQS_10_WB_pct,         -nan
DRAM_NUM_REQS_10_WB_total_count,             0
DRAM_NUM_REQS_10_WB_total_pct,         -nan

DRAM_NUM_REQS_10_WB_NODIRTY_count,             0
DRAM_NUM_REQS_10_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_10_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_10_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_11_IFETCH_count,             0
DRAM_NUM_REQS_11_IFETCH_pct,         -nan
DRAM_NUM_REQS_11_IFETCH_total_count,             0
DRAM_NUM_REQS_11_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_11_DFETCH_count,             0
DRAM_NUM_REQS_11_DFETCH_pct,         -nan
DRAM_NUM_REQS_11_DFETCH_total_count,             0
DRAM_NUM_REQS_11_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_11_DSTORE_count,             0
DRAM_NUM_REQS_11_DSTORE_pct,         -nan
DRAM_NUM_REQS_11_DSTORE_total_count,             0
DRAM_NUM_REQS_11_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_11_IPRF_count,             0
DRAM_NUM_REQS_11_IPRF_pct,         -nan
DRAM_NUM_REQS_11_IPRF_total_count,             0
DRAM_NUM_REQS_11_IPRF_total_pct,         -nan

DRAM_NUM_REQS_11_DPRF_count,             0
DRAM_NUM_REQS_11_DPRF_pct,         -nan
DRAM_NUM_REQS_11_DPRF_total_count,             0
DRAM_NUM_REQS_11_DPRF_total_pct,         -nan

DRAM_NUM_REQS_11_WB_count,             0
DRAM_NUM_REQS_11_WB_pct,         -nan
DRAM_NUM_REQS_11_WB_total_count,             0
DRAM_NUM_REQS_11_WB_total_pct,         -nan

DRAM_NUM_REQS_11_WB_NODIRTY_count,             0
DRAM_NUM_REQS_11_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_11_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_11_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_12_IFETCH_count,             0
DRAM_NUM_REQS_12_IFETCH_pct,         -nan
DRAM_NUM_REQS_12_IFETCH_total_count,             0
DRAM_NUM_REQS_12_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_12_DFETCH_count,             0
DRAM_NUM_REQS_12_DFETCH_pct,         -nan
DRAM_NUM_REQS_12_DFETCH_total_count,             0
DRAM_NUM_REQS_12_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_12_DSTORE_count,             0
DRAM_NUM_REQS_12_DSTORE_pct,         -nan
DRAM_NUM_REQS_12_DSTORE_total_count,             0
DRAM_NUM_REQS_12_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_12_IPRF_count,             0
DRAM_NUM_REQS_12_IPRF_pct,         -nan
DRAM_NUM_REQS_12_IPRF_total_count,             0
DRAM_NUM_REQS_12_IPRF_total_pct,         -nan

DRAM_NUM_REQS_12_DPRF_count,             0
DRAM_NUM_REQS_12_DPRF_pct,         -nan
DRAM_NUM_REQS_12_DPRF_total_count,             0
DRAM_NUM_REQS_12_DPRF_total_pct,         -nan

DRAM_NUM_REQS_12_WB_count,             0
DRAM_NUM_REQS_12_WB_pct,         -nan
DRAM_NUM_REQS_12_WB_total_count,             0
DRAM_NUM_REQS_12_WB_total_pct,         -nan

DRAM_NUM_REQS_12_WB_NODIRTY_count,             0
DRAM_NUM_REQS_12_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_12_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_12_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_13_IFETCH_count,             0
DRAM_NUM_REQS_13_IFETCH_pct,         -nan
DRAM_NUM_REQS_13_IFETCH_total_count,             0
DRAM_NUM_REQS_13_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_13_DFETCH_count,             0
DRAM_NUM_REQS_13_DFETCH_pct,         -nan
DRAM_NUM_REQS_13_DFETCH_total_count,             0
DRAM_NUM_REQS_13_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_13_DSTORE_count,             0
DRAM_NUM_REQS_13_DSTORE_pct,         -nan
DRAM_NUM_REQS_13_DSTORE_total_count,             0
DRAM_NUM_REQS_13_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_13_IPRF_count,             0
DRAM_NUM_REQS_13_IPRF_pct,         -nan
DRAM_NUM_REQS_13_IPRF_total_count,             0
DRAM_NUM_REQS_13_IPRF_total_pct,         -nan

DRAM_NUM_REQS_13_DPRF_count,             0
DRAM_NUM_REQS_13_DPRF_pct,         -nan
DRAM_NUM_REQS_13_DPRF_total_count,             0
DRAM_NUM_REQS_13_DPRF_total_pct,         -nan

DRAM_NUM_REQS_13_WB_count,             0
DRAM_NUM_REQS_13_WB_pct,         -nan
DRAM_NUM_REQS_13_WB_total_count,             0
DRAM_NUM_REQS_13_WB_total_pct,         -nan

DRAM_NUM_REQS_13_WB_NODIRTY_count,             0
DRAM_NUM_REQS_13_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_13_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_13_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_14_IFETCH_count,             0
DRAM_NUM_REQS_14_IFETCH_pct,         -nan
DRAM_NUM_REQS_14_IFETCH_total_count,             0
DRAM_NUM_REQS_14_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_14_DFETCH_count,             0
DRAM_NUM_REQS_14_DFETCH_pct,         -nan
DRAM_NUM_REQS_14_DFETCH_total_count,             0
DRAM_NUM_REQS_14_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_14_DSTORE_count,             0
DRAM_NUM_REQS_14_DSTORE_pct,         -nan
DRAM_NUM_REQS_14_DSTORE_total_count,             0
DRAM_NUM_REQS_14_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_14_IPRF_count,             0
DRAM_NUM_REQS_14_IPRF_pct,         -nan
DRAM_NUM_REQS_14_IPRF_total_count,             0
DRAM_NUM_REQS_14_IPRF_total_pct,         -nan

DRAM_NUM_REQS_14_DPRF_count,             0
DRAM_NUM_REQS_14_DPRF_pct,         -nan
DRAM_NUM_REQS_14_DPRF_total_count,             0
DRAM_NUM_REQS_14_DPRF_total_pct,         -nan

DRAM_NUM_REQS_14_WB_count,             0
DRAM_NUM_REQS_14_WB_pct,         -nan
DRAM_NUM_REQS_14_WB_total_count,             0
DRAM_NUM_REQS_14_WB_total_pct,         -nan

DRAM_NUM_REQS_14_WB_NODIRTY_count,             0
DRAM_NUM_REQS_14_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_14_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_14_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_15_IFETCH_count,             0
DRAM_NUM_REQS_15_IFETCH_pct,         -nan
DRAM_NUM_REQS_15_IFETCH_total_count,             0
DRAM_NUM_REQS_15_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_15_DFETCH_count,             0
DRAM_NUM_REQS_15_DFETCH_pct,         -nan
DRAM_NUM_REQS_15_DFETCH_total_count,             0
DRAM_NUM_REQS_15_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_15_DSTORE_count,             0
DRAM_NUM_REQS_15_DSTORE_pct,         -nan
DRAM_NUM_REQS_15_DSTORE_total_count,             0
DRAM_NUM_REQS_15_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_15_IPRF_count,             0
DRAM_NUM_REQS_15_IPRF_pct,         -nan
DRAM_NUM_REQS_15_IPRF_total_count,             0
DRAM_NUM_REQS_15_IPRF_total_pct,         -nan

DRAM_NUM_REQS_15_DPRF_count,             0
DRAM_NUM_REQS_15_DPRF_pct,         -nan
DRAM_NUM_REQS_15_DPRF_total_count,             0
DRAM_NUM_REQS_15_DPRF_total_pct,         -nan

DRAM_NUM_REQS_15_WB_count,             0
DRAM_NUM_REQS_15_WB_pct,         -nan
DRAM_NUM_REQS_15_WB_total_count,             0
DRAM_NUM_REQS_15_WB_total_pct,         -nan

DRAM_NUM_REQS_15_WB_NODIRTY_count,             0
DRAM_NUM_REQS_15_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_15_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_15_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_16_IFETCH_count,             0
DRAM_NUM_REQS_16_IFETCH_pct,         -nan
DRAM_NUM_REQS_16_IFETCH_total_count,             0
DRAM_NUM_REQS_16_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_16_DFETCH_count,             0
DRAM_NUM_REQS_16_DFETCH_pct,         -nan
DRAM_NUM_REQS_16_DFETCH_total_count,             0
DRAM_NUM_REQS_16_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_16_DSTORE_count,             0
DRAM_NUM_REQS_16_DSTORE_pct,         -nan
DRAM_NUM_REQS_16_DSTORE_total_count,             0
DRAM_NUM_REQS_16_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_16_IPRF_count,             0
DRAM_NUM_REQS_16_IPRF_pct,         -nan
DRAM_NUM_REQS_16_IPRF_total_count,             0
DRAM_NUM_REQS_16_IPRF_total_pct,         -nan

DRAM_NUM_REQS_16_DPRF_count,             0
DRAM_NUM_REQS_16_DPRF_pct,         -nan
DRAM_NUM_REQS_16_DPRF_total_count,             0
DRAM_NUM_REQS_16_DPRF_total_pct,         -nan

DRAM_NUM_REQS_16_WB_count,             0
DRAM_NUM_REQS_16_WB_pct,         -nan
DRAM_NUM_REQS_16_WB_total_count,             0
DRAM_NUM_REQS_16_WB_total_pct,         -nan

DRAM_NUM_REQS_16_WB_NODIRTY_count,             0
DRAM_NUM_REQS_16_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_16_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_16_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_17_IFETCH_count,             0
DRAM_NUM_REQS_17_IFETCH_pct,         -nan
DRAM_NUM_REQS_17_IFETCH_total_count,             0
DRAM_NUM_REQS_17_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_17_DFETCH_count,             0
DRAM_NUM_REQS_17_DFETCH_pct,         -nan
DRAM_NUM_REQS_17_DFETCH_total_count,             0
DRAM_NUM_REQS_17_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_17_DSTORE_count,             0
DRAM_NUM_REQS_17_DSTORE_pct,         -nan
DRAM_NUM_REQS_17_DSTORE_total_count,             0
DRAM_NUM_REQS_17_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_17_IPRF_count,             0
DRAM_NUM_REQS_17_IPRF_pct,         -nan
DRAM_NUM_REQS_17_IPRF_total_count,             0
DRAM_NUM_REQS_17_IPRF_total_pct,         -nan

DRAM_NUM_REQS_17_DPRF_count,             0
DRAM_NUM_REQS_17_DPRF_pct,         -nan
DRAM_NUM_REQS_17_DPRF_total_count,             0
DRAM_NUM_REQS_17_DPRF_total_pct,         -nan

DRAM_NUM_REQS_17_WB_count,             0
DRAM_NUM_REQS_17_WB_pct,         -nan
DRAM_NUM_REQS_17_WB_total_count,             0
DRAM_NUM_REQS_17_WB_total_pct,         -nan

DRAM_NUM_REQS_17_WB_NODIRTY_count,             0
DRAM_NUM_REQS_17_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_17_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_17_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_18_IFETCH_count,             0
DRAM_NUM_REQS_18_IFETCH_pct,         -nan
DRAM_NUM_REQS_18_IFETCH_total_count,             0
DRAM_NUM_REQS_18_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_18_DFETCH_count,             0
DRAM_NUM_REQS_18_DFETCH_pct,         -nan
DRAM_NUM_REQS_18_DFETCH_total_count,             0
DRAM_NUM_REQS_18_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_18_DSTORE_count,             0
DRAM_NUM_REQS_18_DSTORE_pct,         -nan
DRAM_NUM_REQS_18_DSTORE_total_count,             0
DRAM_NUM_REQS_18_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_18_IPRF_count,             0
DRAM_NUM_REQS_18_IPRF_pct,         -nan
DRAM_NUM_REQS_18_IPRF_total_count,             0
DRAM_NUM_REQS_18_IPRF_total_pct,         -nan

DRAM_NUM_REQS_18_DPRF_count,             0
DRAM_NUM_REQS_18_DPRF_pct,         -nan
DRAM_NUM_REQS_18_DPRF_total_count,             0
DRAM_NUM_REQS_18_DPRF_total_pct,         -nan

DRAM_NUM_REQS_18_WB_count,             0
DRAM_NUM_REQS_18_WB_pct,         -nan
DRAM_NUM_REQS_18_WB_total_count,             0
DRAM_NUM_REQS_18_WB_total_pct,         -nan

DRAM_NUM_REQS_18_WB_NODIRTY_count,             0
DRAM_NUM_REQS_18_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_18_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_18_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_19_IFETCH_count,             0
DRAM_NUM_REQS_19_IFETCH_pct,         -nan
DRAM_NUM_REQS_19_IFETCH_total_count,             0
DRAM_NUM_REQS_19_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_19_DFETCH_count,             0
DRAM_NUM_REQS_19_DFETCH_pct,         -nan
DRAM_NUM_REQS_19_DFETCH_total_count,             0
DRAM_NUM_REQS_19_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_19_DSTORE_count,             0
DRAM_NUM_REQS_19_DSTORE_pct,         -nan
DRAM_NUM_REQS_19_DSTORE_total_count,             0
DRAM_NUM_REQS_19_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_19_IPRF_count,             0
DRAM_NUM_REQS_19_IPRF_pct,         -nan
DRAM_NUM_REQS_19_IPRF_total_count,             0
DRAM_NUM_REQS_19_IPRF_total_pct,         -nan

DRAM_NUM_REQS_19_DPRF_count,             0
DRAM_NUM_REQS_19_DPRF_pct,         -nan
DRAM_NUM_REQS_19_DPRF_total_count,             0
DRAM_NUM_REQS_19_DPRF_total_pct,         -nan

DRAM_NUM_REQS_19_WB_count,             0
DRAM_NUM_REQS_19_WB_pct,         -nan
DRAM_NUM_REQS_19_WB_total_count,             0
DRAM_NUM_REQS_19_WB_total_pct,         -nan

DRAM_NUM_REQS_19_WB_NODIRTY_count,             0
DRAM_NUM_REQS_19_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_19_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_19_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_20_IFETCH_count,             0
DRAM_NUM_REQS_20_IFETCH_pct,         -nan
DRAM_NUM_REQS_20_IFETCH_total_count,             0
DRAM_NUM_REQS_20_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_20_DFETCH_count,             0
DRAM_NUM_REQS_20_DFETCH_pct,         -nan
DRAM_NUM_REQS_20_DFETCH_total_count,             0
DRAM_NUM_REQS_20_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_20_DSTORE_count,             0
DRAM_NUM_REQS_20_DSTORE_pct,         -nan
DRAM_NUM_REQS_20_DSTORE_total_count,             0
DRAM_NUM_REQS_20_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_20_IPRF_count,             0
DRAM_NUM_REQS_20_IPRF_pct,         -nan
DRAM_NUM_REQS_20_IPRF_total_count,             0
DRAM_NUM_REQS_20_IPRF_total_pct,         -nan

DRAM_NUM_REQS_20_DPRF_count,             0
DRAM_NUM_REQS_20_DPRF_pct,         -nan
DRAM_NUM_REQS_20_DPRF_total_count,             0
DRAM_NUM_REQS_20_DPRF_total_pct,         -nan

DRAM_NUM_REQS_20_WB_count,             0
DRAM_NUM_REQS_20_WB_pct,         -nan
DRAM_NUM_REQS_20_WB_total_count,             0
DRAM_NUM_REQS_20_WB_total_pct,         -nan

DRAM_NUM_REQS_20_WB_NODIRTY_count,             0
DRAM_NUM_REQS_20_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_20_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_20_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_21_IFETCH_count,             0
DRAM_NUM_REQS_21_IFETCH_pct,         -nan
DRAM_NUM_REQS_21_IFETCH_total_count,             0
DRAM_NUM_REQS_21_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_21_DFETCH_count,             0
DRAM_NUM_REQS_21_DFETCH_pct,         -nan
DRAM_NUM_REQS_21_DFETCH_total_count,             0
DRAM_NUM_REQS_21_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_21_DSTORE_count,             0
DRAM_NUM_REQS_21_DSTORE_pct,         -nan
DRAM_NUM_REQS_21_DSTORE_total_count,             0
DRAM_NUM_REQS_21_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_21_IPRF_count,             0
DRAM_NUM_REQS_21_IPRF_pct,         -nan
DRAM_NUM_REQS_21_IPRF_total_count,             0
DRAM_NUM_REQS_21_IPRF_total_pct,         -nan

DRAM_NUM_REQS_21_DPRF_count,             0
DRAM_NUM_REQS_21_DPRF_pct,         -nan
DRAM_NUM_REQS_21_DPRF_total_count,             0
DRAM_NUM_REQS_21_DPRF_total_pct,         -nan

DRAM_NUM_REQS_21_WB_count,             0
DRAM_NUM_REQS_21_WB_pct,         -nan
DRAM_NUM_REQS_21_WB_total_count,             0
DRAM_NUM_REQS_21_WB_total_pct,         -nan

DRAM_NUM_REQS_21_WB_NODIRTY_count,             0
DRAM_NUM_REQS_21_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_21_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_21_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_22_IFETCH_count,             0
DRAM_NUM_REQS_22_IFETCH_pct,         -nan
DRAM_NUM_REQS_22_IFETCH_total_count,             0
DRAM_NUM_REQS_22_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_22_DFETCH_count,             0
DRAM_NUM_REQS_22_DFETCH_pct,         -nan
DRAM_NUM_REQS_22_DFETCH_total_count,             0
DRAM_NUM_REQS_22_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_22_DSTORE_count,             0
DRAM_NUM_REQS_22_DSTORE_pct,         -nan
DRAM_NUM_REQS_22_DSTORE_total_count,             0
DRAM_NUM_REQS_22_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_22_IPRF_count,             0
DRAM_NUM_REQS_22_IPRF_pct,         -nan
DRAM_NUM_REQS_22_IPRF_total_count,             0
DRAM_NUM_REQS_22_IPRF_total_pct,         -nan

DRAM_NUM_REQS_22_DPRF_count,             0
DRAM_NUM_REQS_22_DPRF_pct,         -nan
DRAM_NUM_REQS_22_DPRF_total_count,             0
DRAM_NUM_REQS_22_DPRF_total_pct,         -nan

DRAM_NUM_REQS_22_WB_count,             0
DRAM_NUM_REQS_22_WB_pct,         -nan
DRAM_NUM_REQS_22_WB_total_count,             0
DRAM_NUM_REQS_22_WB_total_pct,         -nan

DRAM_NUM_REQS_22_WB_NODIRTY_count,             0
DRAM_NUM_REQS_22_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_22_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_22_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_23_IFETCH_count,             0
DRAM_NUM_REQS_23_IFETCH_pct,         -nan
DRAM_NUM_REQS_23_IFETCH_total_count,             0
DRAM_NUM_REQS_23_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_23_DFETCH_count,             0
DRAM_NUM_REQS_23_DFETCH_pct,         -nan
DRAM_NUM_REQS_23_DFETCH_total_count,             0
DRAM_NUM_REQS_23_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_23_DSTORE_count,             0
DRAM_NUM_REQS_23_DSTORE_pct,         -nan
DRAM_NUM_REQS_23_DSTORE_total_count,             0
DRAM_NUM_REQS_23_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_23_IPRF_count,             0
DRAM_NUM_REQS_23_IPRF_pct,         -nan
DRAM_NUM_REQS_23_IPRF_total_count,             0
DRAM_NUM_REQS_23_IPRF_total_pct,         -nan

DRAM_NUM_REQS_23_DPRF_count,             0
DRAM_NUM_REQS_23_DPRF_pct,         -nan
DRAM_NUM_REQS_23_DPRF_total_count,             0
DRAM_NUM_REQS_23_DPRF_total_pct,         -nan

DRAM_NUM_REQS_23_WB_count,             0
DRAM_NUM_REQS_23_WB_pct,         -nan
DRAM_NUM_REQS_23_WB_total_count,             0
DRAM_NUM_REQS_23_WB_total_pct,         -nan

DRAM_NUM_REQS_23_WB_NODIRTY_count,             0
DRAM_NUM_REQS_23_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_23_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_23_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_24_IFETCH_count,             0
DRAM_NUM_REQS_24_IFETCH_pct,         -nan
DRAM_NUM_REQS_24_IFETCH_total_count,             0
DRAM_NUM_REQS_24_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_24_DFETCH_count,             0
DRAM_NUM_REQS_24_DFETCH_pct,         -nan
DRAM_NUM_REQS_24_DFETCH_total_count,             0
DRAM_NUM_REQS_24_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_24_DSTORE_count,             0
DRAM_NUM_REQS_24_DSTORE_pct,         -nan
DRAM_NUM_REQS_24_DSTORE_total_count,             0
DRAM_NUM_REQS_24_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_24_IPRF_count,             0
DRAM_NUM_REQS_24_IPRF_pct,         -nan
DRAM_NUM_REQS_24_IPRF_total_count,             0
DRAM_NUM_REQS_24_IPRF_total_pct,         -nan

DRAM_NUM_REQS_24_DPRF_count,             0
DRAM_NUM_REQS_24_DPRF_pct,         -nan
DRAM_NUM_REQS_24_DPRF_total_count,             0
DRAM_NUM_REQS_24_DPRF_total_pct,         -nan

DRAM_NUM_REQS_24_WB_count,             0
DRAM_NUM_REQS_24_WB_pct,         -nan
DRAM_NUM_REQS_24_WB_total_count,             0
DRAM_NUM_REQS_24_WB_total_pct,         -nan

DRAM_NUM_REQS_24_WB_NODIRTY_count,             0
DRAM_NUM_REQS_24_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_24_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_24_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_25_IFETCH_count,             0
DRAM_NUM_REQS_25_IFETCH_pct,         -nan
DRAM_NUM_REQS_25_IFETCH_total_count,             0
DRAM_NUM_REQS_25_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_25_DFETCH_count,             0
DRAM_NUM_REQS_25_DFETCH_pct,         -nan
DRAM_NUM_REQS_25_DFETCH_total_count,             0
DRAM_NUM_REQS_25_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_25_DSTORE_count,             0
DRAM_NUM_REQS_25_DSTORE_pct,         -nan
DRAM_NUM_REQS_25_DSTORE_total_count,             0
DRAM_NUM_REQS_25_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_25_IPRF_count,             0
DRAM_NUM_REQS_25_IPRF_pct,         -nan
DRAM_NUM_REQS_25_IPRF_total_count,             0
DRAM_NUM_REQS_25_IPRF_total_pct,         -nan

DRAM_NUM_REQS_25_DPRF_count,             0
DRAM_NUM_REQS_25_DPRF_pct,         -nan
DRAM_NUM_REQS_25_DPRF_total_count,             0
DRAM_NUM_REQS_25_DPRF_total_pct,         -nan

DRAM_NUM_REQS_25_WB_count,             0
DRAM_NUM_REQS_25_WB_pct,         -nan
DRAM_NUM_REQS_25_WB_total_count,             0
DRAM_NUM_REQS_25_WB_total_pct,         -nan

DRAM_NUM_REQS_25_WB_NODIRTY_count,             0
DRAM_NUM_REQS_25_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_25_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_25_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_26_IFETCH_count,             0
DRAM_NUM_REQS_26_IFETCH_pct,         -nan
DRAM_NUM_REQS_26_IFETCH_total_count,             0
DRAM_NUM_REQS_26_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_26_DFETCH_count,             0
DRAM_NUM_REQS_26_DFETCH_pct,         -nan
DRAM_NUM_REQS_26_DFETCH_total_count,             0
DRAM_NUM_REQS_26_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_26_DSTORE_count,             0
DRAM_NUM_REQS_26_DSTORE_pct,         -nan
DRAM_NUM_REQS_26_DSTORE_total_count,             0
DRAM_NUM_REQS_26_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_26_IPRF_count,             0
DRAM_NUM_REQS_26_IPRF_pct,         -nan
DRAM_NUM_REQS_26_IPRF_total_count,             0
DRAM_NUM_REQS_26_IPRF_total_pct,         -nan

DRAM_NUM_REQS_26_DPRF_count,             0
DRAM_NUM_REQS_26_DPRF_pct,         -nan
DRAM_NUM_REQS_26_DPRF_total_count,             0
DRAM_NUM_REQS_26_DPRF_total_pct,         -nan

DRAM_NUM_REQS_26_WB_count,             0
DRAM_NUM_REQS_26_WB_pct,         -nan
DRAM_NUM_REQS_26_WB_total_count,             0
DRAM_NUM_REQS_26_WB_total_pct,         -nan

DRAM_NUM_REQS_26_WB_NODIRTY_count,             0
DRAM_NUM_REQS_26_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_26_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_26_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_27_IFETCH_count,             0
DRAM_NUM_REQS_27_IFETCH_pct,         -nan
DRAM_NUM_REQS_27_IFETCH_total_count,             0
DRAM_NUM_REQS_27_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_27_DFETCH_count,             0
DRAM_NUM_REQS_27_DFETCH_pct,         -nan
DRAM_NUM_REQS_27_DFETCH_total_count,             0
DRAM_NUM_REQS_27_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_27_DSTORE_count,             0
DRAM_NUM_REQS_27_DSTORE_pct,         -nan
DRAM_NUM_REQS_27_DSTORE_total_count,             0
DRAM_NUM_REQS_27_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_27_IPRF_count,             0
DRAM_NUM_REQS_27_IPRF_pct,         -nan
DRAM_NUM_REQS_27_IPRF_total_count,             0
DRAM_NUM_REQS_27_IPRF_total_pct,         -nan

DRAM_NUM_REQS_27_DPRF_count,             0
DRAM_NUM_REQS_27_DPRF_pct,         -nan
DRAM_NUM_REQS_27_DPRF_total_count,             0
DRAM_NUM_REQS_27_DPRF_total_pct,         -nan

DRAM_NUM_REQS_27_WB_count,             0
DRAM_NUM_REQS_27_WB_pct,         -nan
DRAM_NUM_REQS_27_WB_total_count,             0
DRAM_NUM_REQS_27_WB_total_pct,         -nan

DRAM_NUM_REQS_27_WB_NODIRTY_count,             0
DRAM_NUM_REQS_27_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_27_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_27_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_28_IFETCH_count,             0
DRAM_NUM_REQS_28_IFETCH_pct,         -nan
DRAM_NUM_REQS_28_IFETCH_total_count,             0
DRAM_NUM_REQS_28_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_28_DFETCH_count,             0
DRAM_NUM_REQS_28_DFETCH_pct,         -nan
DRAM_NUM_REQS_28_DFETCH_total_count,             0
DRAM_NUM_REQS_28_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_28_DSTORE_count,             0
DRAM_NUM_REQS_28_DSTORE_pct,         -nan
DRAM_NUM_REQS_28_DSTORE_total_count,             0
DRAM_NUM_REQS_28_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_28_IPRF_count,             0
DRAM_NUM_REQS_28_IPRF_pct,         -nan
DRAM_NUM_REQS_28_IPRF_total_count,             0
DRAM_NUM_REQS_28_IPRF_total_pct,         -nan

DRAM_NUM_REQS_28_DPRF_count,             0
DRAM_NUM_REQS_28_DPRF_pct,         -nan
DRAM_NUM_REQS_28_DPRF_total_count,             0
DRAM_NUM_REQS_28_DPRF_total_pct,         -nan

DRAM_NUM_REQS_28_WB_count,             0
DRAM_NUM_REQS_28_WB_pct,         -nan
DRAM_NUM_REQS_28_WB_total_count,             0
DRAM_NUM_REQS_28_WB_total_pct,         -nan

DRAM_NUM_REQS_28_WB_NODIRTY_count,             0
DRAM_NUM_REQS_28_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_28_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_28_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_29_IFETCH_count,             0
DRAM_NUM_REQS_29_IFETCH_pct,         -nan
DRAM_NUM_REQS_29_IFETCH_total_count,             0
DRAM_NUM_REQS_29_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_29_DFETCH_count,             0
DRAM_NUM_REQS_29_DFETCH_pct,         -nan
DRAM_NUM_REQS_29_DFETCH_total_count,             0
DRAM_NUM_REQS_29_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_29_DSTORE_count,             0
DRAM_NUM_REQS_29_DSTORE_pct,         -nan
DRAM_NUM_REQS_29_DSTORE_total_count,             0
DRAM_NUM_REQS_29_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_29_IPRF_count,             0
DRAM_NUM_REQS_29_IPRF_pct,         -nan
DRAM_NUM_REQS_29_IPRF_total_count,             0
DRAM_NUM_REQS_29_IPRF_total_pct,         -nan

DRAM_NUM_REQS_29_DPRF_count,             0
DRAM_NUM_REQS_29_DPRF_pct,         -nan
DRAM_NUM_REQS_29_DPRF_total_count,             0
DRAM_NUM_REQS_29_DPRF_total_pct,         -nan

DRAM_NUM_REQS_29_WB_count,             0
DRAM_NUM_REQS_29_WB_pct,         -nan
DRAM_NUM_REQS_29_WB_total_count,             0
DRAM_NUM_REQS_29_WB_total_pct,         -nan

DRAM_NUM_REQS_29_WB_NODIRTY_count,             0
DRAM_NUM_REQS_29_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_29_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_29_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_30_IFETCH_count,             0
DRAM_NUM_REQS_30_IFETCH_pct,         -nan
DRAM_NUM_REQS_30_IFETCH_total_count,             0
DRAM_NUM_REQS_30_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_30_DFETCH_count,             0
DRAM_NUM_REQS_30_DFETCH_pct,         -nan
DRAM_NUM_REQS_30_DFETCH_total_count,             0
DRAM_NUM_REQS_30_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_30_DSTORE_count,             0
DRAM_NUM_REQS_30_DSTORE_pct,         -nan
DRAM_NUM_REQS_30_DSTORE_total_count,             0
DRAM_NUM_REQS_30_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_30_IPRF_count,             0
DRAM_NUM_REQS_30_IPRF_pct,         -nan
DRAM_NUM_REQS_30_IPRF_total_count,             0
DRAM_NUM_REQS_30_IPRF_total_pct,         -nan

DRAM_NUM_REQS_30_DPRF_count,             0
DRAM_NUM_REQS_30_DPRF_pct,         -nan
DRAM_NUM_REQS_30_DPRF_total_count,             0
DRAM_NUM_REQS_30_DPRF_total_pct,         -nan

DRAM_NUM_REQS_30_WB_count,             0
DRAM_NUM_REQS_30_WB_pct,         -nan
DRAM_NUM_REQS_30_WB_total_count,             0
DRAM_NUM_REQS_30_WB_total_pct,         -nan

DRAM_NUM_REQS_30_WB_NODIRTY_count,             0
DRAM_NUM_REQS_30_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_30_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_30_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_31_IFETCH_count,             0
DRAM_NUM_REQS_31_IFETCH_pct,         -nan
DRAM_NUM_REQS_31_IFETCH_total_count,             0
DRAM_NUM_REQS_31_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_31_DFETCH_count,             0
DRAM_NUM_REQS_31_DFETCH_pct,         -nan
DRAM_NUM_REQS_31_DFETCH_total_count,             0
DRAM_NUM_REQS_31_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_31_DSTORE_count,             0
DRAM_NUM_REQS_31_DSTORE_pct,         -nan
DRAM_NUM_REQS_31_DSTORE_total_count,             0
DRAM_NUM_REQS_31_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_31_IPRF_count,             0
DRAM_NUM_REQS_31_IPRF_pct,         -nan
DRAM_NUM_REQS_31_IPRF_total_count,             0
DRAM_NUM_REQS_31_IPRF_total_pct,         -nan

DRAM_NUM_REQS_31_DPRF_count,             0
DRAM_NUM_REQS_31_DPRF_pct,         -nan
DRAM_NUM_REQS_31_DPRF_total_count,             0
DRAM_NUM_REQS_31_DPRF_total_pct,         -nan

DRAM_NUM_REQS_31_WB_count,             0
DRAM_NUM_REQS_31_WB_pct,         -nan
DRAM_NUM_REQS_31_WB_total_count,             0
DRAM_NUM_REQS_31_WB_total_pct,         -nan

DRAM_NUM_REQS_31_WB_NODIRTY_count,             0
DRAM_NUM_REQS_31_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_31_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_31_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_32_IFETCH_count,             0
DRAM_NUM_REQS_32_IFETCH_pct,         -nan
DRAM_NUM_REQS_32_IFETCH_total_count,             0
DRAM_NUM_REQS_32_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_32_DFETCH_count,             0
DRAM_NUM_REQS_32_DFETCH_pct,         -nan
DRAM_NUM_REQS_32_DFETCH_total_count,             0
DRAM_NUM_REQS_32_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_32_DSTORE_count,             0
DRAM_NUM_REQS_32_DSTORE_pct,         -nan
DRAM_NUM_REQS_32_DSTORE_total_count,             0
DRAM_NUM_REQS_32_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_32_IPRF_count,             0
DRAM_NUM_REQS_32_IPRF_pct,         -nan
DRAM_NUM_REQS_32_IPRF_total_count,             0
DRAM_NUM_REQS_32_IPRF_total_pct,         -nan

DRAM_NUM_REQS_32_DPRF_count,             0
DRAM_NUM_REQS_32_DPRF_pct,         -nan
DRAM_NUM_REQS_32_DPRF_total_count,             0
DRAM_NUM_REQS_32_DPRF_total_pct,         -nan

DRAM_NUM_REQS_32_WB_count,             0
DRAM_NUM_REQS_32_WB_pct,         -nan
DRAM_NUM_REQS_32_WB_total_count,             0
DRAM_NUM_REQS_32_WB_total_pct,         -nan

DRAM_NUM_REQS_32_WB_NODIRTY_count,             0
DRAM_NUM_REQS_32_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_32_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_32_WB_NODIRTY_total_pct,         -nan

DRAM_BOTTLENECK_BUS_0_count,             0
DRAM_BOTTLENECK_BUS_0_pct,         -nan
DRAM_BOTTLENECK_BUS_0_total_count,             0
DRAM_BOTTLENECK_BUS_0_total_pct,         -nan

DRAM_BOTTLENECK_BUS_10_count,             0
DRAM_BOTTLENECK_BUS_10_pct,         -nan
DRAM_BOTTLENECK_BUS_10_total_count,             0
DRAM_BOTTLENECK_BUS_10_total_pct,         -nan

DRAM_BOTTLENECK_BUS_20_count,             0
DRAM_BOTTLENECK_BUS_20_pct,         -nan
DRAM_BOTTLENECK_BUS_20_total_count,             0
DRAM_BOTTLENECK_BUS_20_total_pct,         -nan

DRAM_BOTTLENECK_BUS_30_count,             0
DRAM_BOTTLENECK_BUS_30_pct,         -nan
DRAM_BOTTLENECK_BUS_30_total_count,             0
DRAM_BOTTLENECK_BUS_30_total_pct,         -nan

DRAM_BOTTLENECK_BUS_40_count,             0
DRAM_BOTTLENECK_BUS_40_pct,         -nan
DRAM_BOTTLENECK_BUS_40_total_count,             0
DRAM_BOTTLENECK_BUS_40_total_pct,         -nan

DRAM_BOTTLENECK_BUS_50_count,             0
DRAM_BOTTLENECK_BUS_50_pct,         -nan
DRAM_BOTTLENECK_BUS_50_total_count,             0
DRAM_BOTTLENECK_BUS_50_total_pct,         -nan

DRAM_BOTTLENECK_BUS_60_count,             0
DRAM_BOTTLENECK_BUS_60_pct,         -nan
DRAM_BOTTLENECK_BUS_60_total_count,             0
DRAM_BOTTLENECK_BUS_60_total_pct,         -nan

DRAM_BOTTLENECK_BUS_70_count,             0
DRAM_BOTTLENECK_BUS_70_pct,         -nan
DRAM_BOTTLENECK_BUS_70_total_count,             0
DRAM_BOTTLENECK_BUS_70_total_pct,         -nan

DRAM_BOTTLENECK_BUS_80_count,             0
DRAM_BOTTLENECK_BUS_80_pct,         -nan
DRAM_BOTTLENECK_BUS_80_total_count,             0
DRAM_BOTTLENECK_BUS_80_total_pct,         -nan

DRAM_BOTTLENECK_BUS_90_count,             0
DRAM_BOTTLENECK_BUS_90_pct,         -nan
DRAM_BOTTLENECK_BUS_90_total_count,             0
DRAM_BOTTLENECK_BUS_90_total_pct,         -nan

DRAM_BOTTLENECK_BUS_100_count,             0
DRAM_BOTTLENECK_BUS_100_pct,         -nan
DRAM_BOTTLENECK_BUS_100_total_count,             0
DRAM_BOTTLENECK_BUS_100_total_pct,         -nan
DRAM_BOTTLENECK_BUS_100_sum_count,             0
DRAM_BOTTLENECK_BUS_100_sum_pct,         -nan
DRAM_BOTTLENECK_BUS_100_sum_total_count,             0
DRAM_BOTTLENECK_BUS_100_sum_total_pct,         -nan
DRAM_BOTTLENECK_BUS_100_mean,         -nan
DRAM_BOTTLENECK_BUS_100_stddev,         -nan
DRAM_BOTTLENECK_BUS_100_total_mean,         -nan
DRAM_BOTTLENECK_BUS_100_total_stddev,         -nan

DRAM_BOTTLENECK_BANKS_0_count,             0
DRAM_BOTTLENECK_BANKS_0_pct,         -nan
DRAM_BOTTLENECK_BANKS_0_total_count,             0
DRAM_BOTTLENECK_BANKS_0_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_10_count,             0
DRAM_BOTTLENECK_BANKS_10_pct,         -nan
DRAM_BOTTLENECK_BANKS_10_total_count,             0
DRAM_BOTTLENECK_BANKS_10_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_20_count,             0
DRAM_BOTTLENECK_BANKS_20_pct,         -nan
DRAM_BOTTLENECK_BANKS_20_total_count,             0
DRAM_BOTTLENECK_BANKS_20_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_30_count,             0
DRAM_BOTTLENECK_BANKS_30_pct,         -nan
DRAM_BOTTLENECK_BANKS_30_total_count,             0
DRAM_BOTTLENECK_BANKS_30_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_40_count,             0
DRAM_BOTTLENECK_BANKS_40_pct,         -nan
DRAM_BOTTLENECK_BANKS_40_total_count,             0
DRAM_BOTTLENECK_BANKS_40_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_50_count,             0
DRAM_BOTTLENECK_BANKS_50_pct,         -nan
DRAM_BOTTLENECK_BANKS_50_total_count,             0
DRAM_BOTTLENECK_BANKS_50_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_60_count,             0
DRAM_BOTTLENECK_BANKS_60_pct,         -nan
DRAM_BOTTLENECK_BANKS_60_total_count,             0
DRAM_BOTTLENECK_BANKS_60_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_70_count,             0
DRAM_BOTTLENECK_BANKS_70_pct,         -nan
DRAM_BOTTLENECK_BANKS_70_total_count,             0
DRAM_BOTTLENECK_BANKS_70_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_80_count,             0
DRAM_BOTTLENECK_BANKS_80_pct,         -nan
DRAM_BOTTLENECK_BANKS_80_total_count,             0
DRAM_BOTTLENECK_BANKS_80_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_90_count,             0
DRAM_BOTTLENECK_BANKS_90_pct,         -nan
DRAM_BOTTLENECK_BANKS_90_total_count,             0
DRAM_BOTTLENECK_BANKS_90_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_100_count,             0
DRAM_BOTTLENECK_BANKS_100_pct,         -nan
DRAM_BOTTLENECK_BANKS_100_total_count,             0
DRAM_BOTTLENECK_BANKS_100_total_pct,         -nan
DRAM_BOTTLENECK_BANKS_100_sum_count,             0
DRAM_BOTTLENECK_BANKS_100_sum_pct,         -nan
DRAM_BOTTLENECK_BANKS_100_sum_total_count,             0
DRAM_BOTTLENECK_BANKS_100_sum_total_pct,         -nan
DRAM_BOTTLENECK_BANKS_100_mean,         -nan
DRAM_BOTTLENECK_BANKS_100_stddev,         -nan
DRAM_BOTTLENECK_BANKS_100_total_mean,         -nan
DRAM_BOTTLENECK_BANKS_100_total_stddev,         -nan

DRAM_BOTTLENECK_FAW_0_count,             0
DRAM_BOTTLENECK_FAW_0_pct,         -nan
DRAM_BOTTLENECK_FAW_0_total_count,             0
DRAM_BOTTLENECK_FAW_0_total_pct,         -nan

DRAM_BOTTLENECK_FAW_10_count,             0
DRAM_BOTTLENECK_FAW_10_pct,         -nan
DRAM_BOTTLENECK_FAW_10_total_count,             0
DRAM_BOTTLENECK_FAW_10_total_pct,         -nan

DRAM_BOTTLENECK_FAW_20_count,             0
DRAM_BOTTLENECK_FAW_20_pct,         -nan
DRAM_BOTTLENECK_FAW_20_total_count,             0
DRAM_BOTTLENECK_FAW_20_total_pct,         -nan

DRAM_BOTTLENECK_FAW_30_count,             0
DRAM_BOTTLENECK_FAW_30_pct,         -nan
DRAM_BOTTLENECK_FAW_30_total_count,             0
DRAM_BOTTLENECK_FAW_30_total_pct,         -nan

DRAM_BOTTLENECK_FAW_40_count,             0
DRAM_BOTTLENECK_FAW_40_pct,         -nan
DRAM_BOTTLENECK_FAW_40_total_count,             0
DRAM_BOTTLENECK_FAW_40_total_pct,         -nan

DRAM_BOTTLENECK_FAW_50_count,             0
DRAM_BOTTLENECK_FAW_50_pct,         -nan
DRAM_BOTTLENECK_FAW_50_total_count,             0
DRAM_BOTTLENECK_FAW_50_total_pct,         -nan

DRAM_BOTTLENECK_FAW_60_count,             0
DRAM_BOTTLENECK_FAW_60_pct,         -nan
DRAM_BOTTLENECK_FAW_60_total_count,             0
DRAM_BOTTLENECK_FAW_60_total_pct,         -nan

DRAM_BOTTLENECK_FAW_70_count,             0
DRAM_BOTTLENECK_FAW_70_pct,         -nan
DRAM_BOTTLENECK_FAW_70_total_count,             0
DRAM_BOTTLENECK_FAW_70_total_pct,         -nan

DRAM_BOTTLENECK_FAW_80_count,             0
DRAM_BOTTLENECK_FAW_80_pct,         -nan
DRAM_BOTTLENECK_FAW_80_total_count,             0
DRAM_BOTTLENECK_FAW_80_total_pct,         -nan

DRAM_BOTTLENECK_FAW_90_count,             0
DRAM_BOTTLENECK_FAW_90_pct,         -nan
DRAM_BOTTLENECK_FAW_90_total_count,             0
DRAM_BOTTLENECK_FAW_90_total_pct,         -nan

DRAM_BOTTLENECK_FAW_100_count,             0
DRAM_BOTTLENECK_FAW_100_pct,         -nan
DRAM_BOTTLENECK_FAW_100_total_count,             0
DRAM_BOTTLENECK_FAW_100_total_pct,         -nan
DRAM_BOTTLENECK_FAW_100_sum_count,             0
DRAM_BOTTLENECK_FAW_100_sum_pct,         -nan
DRAM_BOTTLENECK_FAW_100_sum_total_count,             0
DRAM_BOTTLENECK_FAW_100_sum_total_pct,         -nan
DRAM_BOTTLENECK_FAW_100_mean,         -nan
DRAM_BOTTLENECK_FAW_100_stddev,         -nan
DRAM_BOTTLENECK_FAW_100_total_mean,         -nan
DRAM_BOTTLENECK_FAW_100_total_stddev,         -nan

DRAM_ROW_HIT_GEN_AFTER_ROW_OPEN_STALLING_count,             0
DRAM_ROW_HIT_GEN_AFTER_ROW_OPEN_STALLING_total_count,             0

KNOWN_BAD_ADDRESS_count,             0
KNOWN_BAD_ADDRESS_pct,        0.000
KNOWN_BAD_ADDRESS_total_count,             0
KNOWN_BAD_ADDRESS_total_pct,        0.000

GOOD_ADDRESS_count,      70288437
GOOD_ADDRESS_pct,      100.000
GOOD_ADDRESS_total_count,     140220022
GOOD_ADDRESS_total_pct,      100.000
GOOD_ADDRESS_sum_count,      70288437
GOOD_ADDRESS_sum_pct,      100.000
GOOD_ADDRESS_sum_total_count,     140220022
GOOD_ADDRESS_sum_total_pct,      100.000
GOOD_ADDRESS_mean,         1.00
GOOD_ADDRESS_stddev,         1.00
GOOD_ADDRESS_total_mean,         1.00
GOOD_ADDRESS_total_stddev,         1.00

BBL_LENGTH_1_count,             0
BBL_LENGTH_1_pct,         -nan
BBL_LENGTH_1_total_count,             0
BBL_LENGTH_1_total_pct,         -nan

BBL_LENGTH_2_count,             0
BBL_LENGTH_2_pct,         -nan
BBL_LENGTH_2_total_count,             0
BBL_LENGTH_2_total_pct,         -nan

BBL_LENGTH_3_count,             0
BBL_LENGTH_3_pct,         -nan
BBL_LENGTH_3_total_count,             0
BBL_LENGTH_3_total_pct,         -nan

BBL_LENGTH_4_count,             0
BBL_LENGTH_4_pct,         -nan
BBL_LENGTH_4_total_count,             0
BBL_LENGTH_4_total_pct,         -nan

BBL_LENGTH_5_count,             0
BBL_LENGTH_5_pct,         -nan
BBL_LENGTH_5_total_count,             0
BBL_LENGTH_5_total_pct,         -nan

BBL_LENGTH_6_count,             0
BBL_LENGTH_6_pct,         -nan
BBL_LENGTH_6_total_count,             0
BBL_LENGTH_6_total_pct,         -nan

BBL_LENGTH_7_count,             0
BBL_LENGTH_7_pct,         -nan
BBL_LENGTH_7_total_count,             0
BBL_LENGTH_7_total_pct,         -nan

BBL_LENGTH_8_count,             0
BBL_LENGTH_8_pct,         -nan
BBL_LENGTH_8_total_count,             0
BBL_LENGTH_8_total_pct,         -nan

BBL_LENGTH_9_count,             0
BBL_LENGTH_9_pct,         -nan
BBL_LENGTH_9_total_count,             0
BBL_LENGTH_9_total_pct,         -nan

BBL_LENGTH_10_count,             0
BBL_LENGTH_10_pct,         -nan
BBL_LENGTH_10_total_count,             0
BBL_LENGTH_10_total_pct,         -nan

BBL_LENGTH_11_count,             0
BBL_LENGTH_11_pct,         -nan
BBL_LENGTH_11_total_count,             0
BBL_LENGTH_11_total_pct,         -nan

BBL_LENGTH_12_count,             0
BBL_LENGTH_12_pct,         -nan
BBL_LENGTH_12_total_count,             0
BBL_LENGTH_12_total_pct,         -nan

BBL_LENGTH_13_count,             0
BBL_LENGTH_13_pct,         -nan
BBL_LENGTH_13_total_count,             0
BBL_LENGTH_13_total_pct,         -nan

BBL_LENGTH_14_count,             0
BBL_LENGTH_14_pct,         -nan
BBL_LENGTH_14_total_count,             0
BBL_LENGTH_14_total_pct,         -nan

BBL_LENGTH_15_count,             0
BBL_LENGTH_15_pct,         -nan
BBL_LENGTH_15_total_count,             0
BBL_LENGTH_15_total_pct,         -nan

BBL_LENGTH_16_count,             0
BBL_LENGTH_16_pct,         -nan
BBL_LENGTH_16_total_count,             0
BBL_LENGTH_16_total_pct,         -nan

BBL_LENGTH_17_count,             0
BBL_LENGTH_17_pct,         -nan
BBL_LENGTH_17_total_count,             0
BBL_LENGTH_17_total_pct,         -nan

BBL_LENGTH_18_count,             0
BBL_LENGTH_18_pct,         -nan
BBL_LENGTH_18_total_count,             0
BBL_LENGTH_18_total_pct,         -nan

BBL_LENGTH_19_count,             0
BBL_LENGTH_19_pct,         -nan
BBL_LENGTH_19_total_count,             0
BBL_LENGTH_19_total_pct,         -nan

BBL_LENGTH_20_count,             0
BBL_LENGTH_20_pct,         -nan
BBL_LENGTH_20_total_count,             0
BBL_LENGTH_20_total_pct,         -nan

BBL_LENGTH_21_count,             0
BBL_LENGTH_21_pct,         -nan
BBL_LENGTH_21_total_count,             0
BBL_LENGTH_21_total_pct,         -nan

BBL_LENGTH_22_count,             0
BBL_LENGTH_22_pct,         -nan
BBL_LENGTH_22_total_count,             0
BBL_LENGTH_22_total_pct,         -nan

BBL_LENGTH_23_count,             0
BBL_LENGTH_23_pct,         -nan
BBL_LENGTH_23_total_count,             0
BBL_LENGTH_23_total_pct,         -nan

BBL_LENGTH_24_count,             0
BBL_LENGTH_24_pct,         -nan
BBL_LENGTH_24_total_count,             0
BBL_LENGTH_24_total_pct,         -nan
BBL_LENGTH_24_sum_count,             0
BBL_LENGTH_24_sum_pct,         -nan
BBL_LENGTH_24_sum_total_count,             0
BBL_LENGTH_24_sum_total_pct,         -nan
BBL_LENGTH_24_mean,         -nan
BBL_LENGTH_24_stddev,         -nan
BBL_LENGTH_24_total_mean,         -nan
BBL_LENGTH_24_total_stddev,         -nan

BBL_DONT_END_PRED_NT_LENGTH_1_count,             0
BBL_DONT_END_PRED_NT_LENGTH_1_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_1_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_1_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_2_count,             0
BBL_DONT_END_PRED_NT_LENGTH_2_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_2_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_2_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_3_count,             0
BBL_DONT_END_PRED_NT_LENGTH_3_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_3_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_3_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_4_count,             0
BBL_DONT_END_PRED_NT_LENGTH_4_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_4_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_4_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_5_count,             0
BBL_DONT_END_PRED_NT_LENGTH_5_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_5_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_5_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_6_count,             0
BBL_DONT_END_PRED_NT_LENGTH_6_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_6_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_6_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_7_count,             0
BBL_DONT_END_PRED_NT_LENGTH_7_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_7_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_7_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_8_count,             0
BBL_DONT_END_PRED_NT_LENGTH_8_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_8_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_8_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_9_count,             0
BBL_DONT_END_PRED_NT_LENGTH_9_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_9_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_9_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_10_count,             0
BBL_DONT_END_PRED_NT_LENGTH_10_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_10_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_10_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_11_count,             0
BBL_DONT_END_PRED_NT_LENGTH_11_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_11_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_11_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_12_count,             0
BBL_DONT_END_PRED_NT_LENGTH_12_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_12_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_12_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_13_count,             0
BBL_DONT_END_PRED_NT_LENGTH_13_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_13_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_13_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_14_count,             0
BBL_DONT_END_PRED_NT_LENGTH_14_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_14_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_14_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_15_count,             0
BBL_DONT_END_PRED_NT_LENGTH_15_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_15_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_15_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_16_count,             0
BBL_DONT_END_PRED_NT_LENGTH_16_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_16_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_16_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_17_count,             0
BBL_DONT_END_PRED_NT_LENGTH_17_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_17_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_17_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_18_count,             0
BBL_DONT_END_PRED_NT_LENGTH_18_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_18_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_18_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_19_count,             0
BBL_DONT_END_PRED_NT_LENGTH_19_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_19_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_19_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_20_count,             0
BBL_DONT_END_PRED_NT_LENGTH_20_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_20_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_20_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_21_count,             0
BBL_DONT_END_PRED_NT_LENGTH_21_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_21_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_21_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_22_count,             0
BBL_DONT_END_PRED_NT_LENGTH_22_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_22_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_22_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_23_count,             0
BBL_DONT_END_PRED_NT_LENGTH_23_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_23_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_23_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_24_count,             0
BBL_DONT_END_PRED_NT_LENGTH_24_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_24_total_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_sum_count,             0
BBL_DONT_END_PRED_NT_LENGTH_24_sum_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_sum_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_24_sum_total_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_mean,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_stddev,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_total_mean,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_total_stddev,         -nan



