Warning: Scenario scenarioFF is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : top
Version: U-2022.12-SP6
Date   : Thu May 29 22:11:11 2025
****************************************

  Startpoint: counter_and_parity/count_reg_reg[2] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: counter[2] (output port clocked by SYS_CLK)
  Mode: mode1
  Corner: cornerSS
  Scenario: scenarioSS
  Path Group: **reg2out_default**
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                        0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  counter_and_parity/count_reg_reg[2]/CP (SDFCND0HPBWP)
                                                   0.00      0.00 r
  counter_and_parity/count_reg_reg[2]/Q (SDFCND0HPBWP)
                                                   0.46      0.46 r
  counter[2] (out)                                 0.00      0.46 r
  data arrival time                                          0.46

  clock SYS_CLK (rise edge)                       10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  clock uncertainty                               -0.30      9.70
  output external delay                           -1.00      8.70
  data required time                                         8.70
  ------------------------------------------------------------------------
  data required time                                         8.70
  data arrival time                                         -0.46
  ------------------------------------------------------------------------
  slack (MET)                                                8.24


1
