aag 2451 180 327 1 1944
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
202
204
206
208
210
212
214
216
218
220
222
224
226
228
230
232
234
236
238
240
242
244
246
248
250
252
254
256
258
260
262
264
266
268
270
272
274
276
278
280
282
284
286
288
290
292
294
296
298
300
302
304
306
308
310
312
314
316
318
320
322
324
326
328
330
332
334
336
338
340
342
344
346
348
350
352
354
356
358
360
362 1
364 1032
366 1131
368 1132
370 1134
372 1136
374 1138
376 1140
378 1183
380 1193
382 1203
384 1213
386 1223
388 1233
390 1243
392 1253
394 1283
396 1297
398 1303
400 1309
402 1315
404 1321
406 1327
408 1333
410 1339
412 1345
414 1371
416 1381
418 1391
420 1401
422 1411
424 1421
426 1431
428 1441
430 1442
432 1444
434 1446
436 1448
438 1450
440 1452
442 1454
444 1456
446 346
448 1469
450 1477
452 1485
454 1493
456 1501
458 1509
460 1517
462 1525
464 1533
466 1541
468 1549
470 1557
472 1565
474 1573
476 1581
478 1589
480 2793
482 2813
484 2823
486 2831
488 2853
490 2861
492 2869
494 2877
496 2885
498 2891
500 2897
502 2903
504 2909
506 2915
508 2921
510 2927
512 2933
514 2934
516 2936
518 2938
520 2945
522 2951
524 2957
526 2963
528 2969
530 2975
532 2981
534 2987
536 2993
538 2999
540 3005
542 3011
544 3017
546 3023
548 3029
550 3035
552 3041
554 3047
556 3053
558 3059
560 3065
562 3071
564 3077
566 3083
568 3089
570 3095
572 3101
574 3107
576 3113
578 3119
580 3125
582 3131
584 3137
586 3143
588 3149
590 3155
592 3161
594 3167
596 3173
598 3179
600 3187
602 3195
604 3203
606 3211
608 3219
610 3227
612 3235
614 3243
616 3249
618 3255
620 3261
622 3267
624 3273
626 3279
628 3285
630 3291
632 3313
634 3321
636 3329
638 3337
640 3345
642 3353
644 3361
646 3369
648 3377
650 3383
652 3389
654 3395
656 3401
658 3407
660 3413
662 3419
664 3442
666 360
668 3449
670 3455
672 3461
674 3467
676 3473
678 3479
680 3485
682 3491
684 358
686 3494
688 3502
690 3510
692 3518
694 358
696 3520
698 3527
700 3533
702 3539
704 3545
706 3551
708 3557
710 3563
712 3569
714 3575
716 3581
718 3587
720 3593
722 3599
724 3605
726 3611
728 3617
730 3618
732 3625
734 3631
736 3637
738 3643
740 3649
742 3655
744 3661
746 3667
748 3676
750 3907
752 3919
754 3925
756 3931
758 3937
760 3943
762 3949
764 3955
766 3961
768 3967
770 3987
772 3993
774 3999
776 4005
778 4011
780 4017
782 4023
784 4029
786 0
788 352
790 4039
792 4045
794 4051
796 4057
798 4063
800 4069
802 4075
804 4081
806 4087
808 4093
810 4099
812 4105
814 4111
816 4117
818 4123
820 4129
822 4135
824 4141
826 4147
828 4153
830 4159
832 4165
834 4171
836 4177
838 4183
840 4189
842 4195
844 4201
846 4207
848 4213
850 4219
852 4225
854 356
856 4231
858 4237
860 4243
862 4249
864 4255
866 4261
868 4267
870 4273
872 4279
874 4285
876 4291
878 4297
880 4303
882 4309
884 4315
886 4321
888 4327
890 4333
892 4339
894 4345
896 4351
898 4357
900 4363
902 4369
904 348
906 4370
908 4372
910 4387
912 4397
914 4407
916 4417
918 4425
920 4433
922 4441
924 4449
926 4457
928 4465
930 4473
932 4481
934 4489
936 4497
938 4505
940 4513
942 4521
944 4529
946 4537
948 4545
950 4553
952 4561
954 4569
956 4577
958 4585
960 4593
962 4601
964 4609
966 4617
968 4625
970 4633
972 4641
974 4649
976 4657
978 4665
980 4673
982 4718
984 4725
986 4754
988 4756
990 4821
992 4833
994 4839
996 4840
998 4855
1000 4861
1002 4867
1004 4873
1006 4879
1008 4885
1010 4891
1012 4897
1014 4903
1031
1016 690 362
1018 688 362
1020 1019 1017
1022 692 362
1024 1022 1021
1026 193 191
1028 1027 194
1030 1029 1025
1032 364 362
1034 191 189
1036 1034 193
1038 1036 195
1040 7 4
1042 1040 9
1044 1042 11
1046 1044 13
1048 1046 15
1050 1048 17
1052 1050 19
1054 1052 1038
1056 60 59
1058 1056 63
1060 1058 65
1062 1060 67
1064 1062 69
1066 1064 71
1068 1066 73
1070 1068 1054
1072 366 362
1074 786 362
1076 1075 350
1078 1074 351
1080 1079 1077
1082 394 362
1084 396 362
1086 1084 1082
1088 1087 351
1090 1089 1081
1092 1091 1072
1094 1092 1070
1096 191 188
1098 1096 193
1100 1098 194
1102 994 362
1104 990 362
1106 992 362
1108 1106 1104
1110 1108 1103
1112 1110 1100
1114 1112 278
1116 1107 1105
1118 1116 1102
1120 1118 278
1122 1120 1100
1124 1123 1072
1126 1125 1115
1128 1127 1071
1130 1129 1095
1132 368 362
1134 370 362
1136 372 362
1138 374 362
1140 376 362
1142 7 5
1144 1142 9
1146 1144 10
1148 1146 13
1150 1148 15
1152 1150 17
1154 1152 19
1156 1154 1038
1158 61 59
1160 1158 62
1162 1160 65
1164 1162 67
1166 1164 69
1168 1166 71
1170 1168 73
1172 1170 1156
1174 398 362
1176 1174 1172
1178 378 362
1180 1178 1173
1182 1181 1177
1184 400 362
1186 1184 1172
1188 380 362
1190 1188 1173
1192 1191 1187
1194 402 362
1196 1194 1172
1198 382 362
1200 1198 1173
1202 1201 1197
1204 404 362
1206 1204 1172
1208 384 362
1210 1208 1173
1212 1211 1207
1214 406 362
1216 1214 1172
1218 386 362
1220 1218 1173
1222 1221 1217
1224 408 362
1226 1224 1172
1228 388 362
1230 1228 1173
1232 1231 1227
1234 410 362
1236 1234 1172
1238 390 362
1240 1238 1173
1242 1241 1237
1244 412 362
1246 1244 1172
1248 392 362
1250 1248 1173
1252 1251 1247
1254 60 58
1256 1254 62
1258 1256 65
1260 1258 67
1262 1260 69
1264 1262 71
1266 1264 73
1268 1266 1156
1270 1269 1083
1272 1271 1071
1274 1084 1081
1276 1275 1082
1278 1277 1077
1280 1279 1070
1282 1281 1273
1284 1269 1084
1286 1284 1071
1288 1082 1081
1290 1289 1084
1292 1291 1077
1294 1293 1070
1296 1295 1287
1298 1172 346
1300 1174 1173
1302 1301 1299
1304 1172 348
1306 1184 1173
1308 1307 1305
1310 1172 350
1312 1194 1173
1314 1313 1311
1316 1172 352
1318 1204 1173
1320 1319 1317
1322 1172 354
1324 1214 1173
1326 1325 1323
1328 1172 356
1330 1224 1173
1332 1331 1329
1334 1172 358
1336 1234 1173
1338 1337 1335
1340 1172 360
1342 1244 1173
1344 1343 1341
1346 61 58
1348 1346 62
1350 1348 65
1352 1350 67
1354 1352 69
1356 1354 71
1358 1356 73
1360 1358 1156
1362 1000 362
1364 1362 1360
1366 414 362
1368 1366 1361
1370 1369 1365
1372 1002 362
1374 1372 1360
1376 416 362
1378 1376 1361
1380 1379 1375
1382 1004 362
1384 1382 1360
1386 418 362
1388 1386 1361
1390 1389 1385
1392 1006 362
1394 1392 1360
1396 420 362
1398 1396 1361
1400 1399 1395
1402 1008 362
1404 1402 1360
1406 422 362
1408 1406 1361
1410 1409 1405
1412 1010 362
1414 1412 1360
1416 424 362
1418 1416 1361
1420 1419 1415
1422 1012 362
1424 1422 1360
1426 426 362
1428 1426 1361
1430 1429 1425
1432 1014 362
1434 1432 1360
1436 428 362
1438 1436 1361
1440 1439 1435
1442 430 362
1444 432 362
1446 434 362
1448 436 362
1450 438 362
1452 440 362
1454 442 362
1456 444 362
1458 1034 192
1460 1458 195
1462 1460 212
1464 448 362
1466 1464 1461
1468 1467 1463
1470 1460 214
1472 450 362
1474 1472 1461
1476 1475 1471
1478 1460 216
1480 452 362
1482 1480 1461
1484 1483 1479
1486 1460 218
1488 454 362
1490 1488 1461
1492 1491 1487
1494 1460 220
1496 456 362
1498 1496 1461
1500 1499 1495
1502 1460 222
1504 458 362
1506 1504 1461
1508 1507 1503
1510 1460 224
1512 460 362
1514 1512 1461
1516 1515 1511
1518 1460 226
1520 462 362
1522 1520 1461
1524 1523 1519
1526 1460 92
1528 464 362
1530 1528 1461
1532 1531 1527
1534 1460 94
1536 466 362
1538 1536 1461
1540 1539 1535
1542 1460 96
1544 468 362
1546 1544 1461
1548 1547 1543
1550 1460 98
1552 470 362
1554 1552 1461
1556 1555 1551
1558 1460 100
1560 472 362
1562 1560 1461
1564 1563 1559
1566 1460 102
1568 474 362
1570 1568 1461
1572 1571 1567
1574 1460 104
1576 476 362
1578 1576 1461
1580 1579 1575
1582 1460 106
1584 478 362
1586 1584 1461
1588 1587 1583
1590 486 362
1592 484 362
1594 480 362
1596 482 362
1598 1597 1595
1600 1598 1593
1602 1600 1591
1604 190 188
1606 1604 193
1608 1606 195
1610 1608 1602
1612 1596 1594
1614 1612 1593
1616 1614 1591
1618 1616 1460
1620 1618 245
1622 1598 1592
1624 1622 1591
1626 750 362
1628 752 362
1630 1628 1626
1632 1630 54
1634 1632 1624
1636 902 362
1638 1636 1521
1640 1637 1520
1642 1641 1639
1644 900 362
1646 1644 1513
1648 1645 1512
1650 1649 1647
1652 898 362
1654 1652 1505
1656 1653 1504
1658 1657 1655
1660 896 362
1662 1660 1497
1664 1661 1496
1666 1665 1663
1668 894 362
1670 1668 1489
1672 1669 1488
1674 1673 1671
1676 892 362
1678 1676 1481
1680 1677 1480
1682 1681 1679
1684 888 362
1686 1684 1465
1688 1685 1464
1690 1689 1687
1692 890 362
1694 1692 1473
1696 1693 1472
1698 1697 1695
1700 1698 1690
1702 1700 1682
1704 1702 1674
1706 1704 1666
1708 1706 1658
1710 1708 1650
1712 1710 1642
1714 784 362
1716 1714 1585
1718 1715 1584
1720 1719 1717
1722 782 362
1724 1722 1577
1726 1723 1576
1728 1727 1725
1730 780 362
1732 1730 1569
1734 1731 1568
1736 1735 1733
1738 778 362
1740 1738 1561
1742 1739 1560
1744 1743 1741
1746 776 362
1748 1746 1553
1750 1747 1552
1752 1751 1749
1754 774 362
1756 1754 1545
1758 1755 1544
1760 1759 1757
1762 770 362
1764 1762 1529
1766 1763 1528
1768 1767 1765
1770 772 362
1772 1770 1537
1774 1771 1536
1776 1775 1773
1778 1776 1768
1780 1778 1760
1782 1780 1752
1784 1782 1744
1786 1784 1736
1788 1786 1728
1790 1788 1720
1792 1790 1712
1794 534 362
1796 1795 1244
1798 1794 1245
1800 1799 1797
1802 532 362
1804 1803 1234
1806 1802 1235
1808 1807 1805
1810 530 362
1812 1811 1224
1814 1810 1225
1816 1815 1813
1818 528 362
1820 1819 1214
1822 1818 1215
1824 1823 1821
1826 526 362
1828 1827 1204
1830 1826 1205
1832 1831 1829
1834 524 362
1836 1835 1194
1838 1834 1195
1840 1839 1837
1842 520 362
1844 1843 1174
1846 1842 1175
1848 1847 1845
1850 522 362
1852 1851 1184
1854 1850 1185
1856 1855 1853
1858 1856 1848
1860 1858 1840
1862 1860 1832
1864 1862 1824
1866 1864 1816
1868 1866 1808
1870 1868 1800
1872 1870 1792
1874 682 362
1876 1875 1248
1878 1874 1249
1880 1879 1877
1882 680 362
1884 1883 1238
1886 1882 1239
1888 1887 1885
1890 678 362
1892 1891 1228
1894 1890 1229
1896 1895 1893
1898 676 362
1900 1899 1218
1902 1898 1219
1904 1903 1901
1906 674 362
1908 1907 1208
1910 1906 1209
1912 1911 1909
1914 672 362
1916 1915 1198
1918 1914 1199
1920 1919 1917
1922 668 362
1924 1923 1178
1926 1922 1179
1928 1927 1925
1930 670 362
1932 1931 1188
1934 1930 1189
1936 1935 1933
1938 1936 1928
1940 1938 1920
1942 1940 1912
1944 1942 1904
1946 1944 1896
1948 1946 1888
1950 1948 1880
1952 1950 1872
1954 712 362
1956 1955 1432
1958 1954 1433
1960 1959 1957
1962 710 362
1964 1963 1422
1966 1962 1423
1968 1967 1965
1970 708 362
1972 1971 1412
1974 1970 1413
1976 1975 1973
1978 706 362
1980 1979 1402
1982 1978 1403
1984 1983 1981
1986 704 362
1988 1987 1392
1990 1986 1393
1992 1991 1989
1994 702 362
1996 1995 1382
1998 1994 1383
2000 1999 1997
2002 698 362
2004 2003 1362
2006 2002 1363
2008 2007 2005
2010 700 362
2012 2011 1372
2014 2010 1373
2016 2015 2013
2018 2016 2008
2020 2018 2000
2022 2020 1992
2024 2022 1984
2026 2024 1976
2028 2026 1968
2030 2028 1960
2032 2030 1952
2034 768 362
2036 2035 1436
2038 2034 1437
2040 2039 2037
2042 766 362
2044 2043 1426
2046 2042 1427
2048 2047 2045
2050 764 362
2052 2051 1416
2054 2050 1417
2056 2055 2053
2058 762 362
2060 2059 1406
2062 2058 1407
2064 2063 2061
2066 760 362
2068 2067 1396
2070 2066 1397
2072 2071 2069
2074 758 362
2076 2075 1386
2078 2074 1387
2080 2079 2077
2082 754 362
2084 2083 1366
2086 2082 1367
2088 2087 2085
2090 756 362
2092 2091 1376
2094 2090 1377
2096 2095 2093
2098 2096 2088
2100 2098 2080
2102 2100 2072
2104 2102 2064
2106 2104 2056
2108 2106 2048
2110 2108 2040
2112 2110 2032
2114 746 362
2116 630 362
2118 2117 2114
2120 2116 2115
2122 2121 2119
2124 744 362
2126 628 362
2128 2127 2124
2130 2126 2125
2132 2131 2129
2134 742 362
2136 626 362
2138 2137 2134
2140 2136 2135
2142 2141 2139
2144 740 362
2146 624 362
2148 2147 2144
2150 2146 2145
2152 2151 2149
2154 738 362
2156 622 362
2158 2157 2154
2160 2156 2155
2162 2161 2159
2164 736 362
2166 620 362
2168 2167 2164
2170 2166 2165
2172 2171 2169
2174 732 362
2176 616 362
2178 2177 2174
2180 2176 2175
2182 2181 2179
2184 734 362
2186 618 362
2188 2187 2184
2190 2186 2185
2192 2191 2189
2194 2192 2182
2196 2194 2172
2198 2196 2162
2200 2198 2152
2202 2200 2142
2204 2202 2132
2206 2204 2122
2208 2206 2112
2210 662 362
2212 512 362
2214 2213 2210
2216 2212 2211
2218 2217 2215
2220 660 362
2222 510 362
2224 2223 2220
2226 2222 2221
2228 2227 2225
2230 658 362
2232 508 362
2234 2233 2230
2236 2232 2231
2238 2237 2235
2240 656 362
2242 506 362
2244 2243 2240
2246 2242 2241
2248 2247 2245
2250 654 362
2252 504 362
2254 2253 2250
2256 2252 2251
2258 2257 2255
2260 652 362
2262 502 362
2264 2263 2260
2266 2262 2261
2268 2267 2265
2270 648 362
2272 498 362
2274 2273 2270
2276 2272 2271
2278 2277 2275
2280 650 362
2282 500 362
2284 2283 2280
2286 2282 2281
2288 2287 2285
2290 2288 2278
2292 2290 2268
2294 2292 2258
2296 2294 2248
2298 2296 2238
2300 2298 2228
2302 2300 2218
2304 2302 2208
2306 852 362
2308 598 362
2310 2309 2306
2312 2308 2307
2314 2313 2311
2316 850 362
2318 596 362
2320 2319 2316
2322 2318 2317
2324 2323 2321
2326 848 362
2328 594 362
2330 2329 2326
2332 2328 2327
2334 2333 2331
2336 846 362
2338 592 362
2340 2339 2336
2342 2338 2337
2344 2343 2341
2346 844 362
2348 590 362
2350 2349 2346
2352 2348 2347
2354 2353 2351
2356 842 362
2358 588 362
2360 2359 2356
2362 2358 2357
2364 2363 2361
2366 840 362
2368 586 362
2370 2369 2366
2372 2368 2367
2374 2373 2371
2376 838 362
2378 584 362
2380 2379 2376
2382 2378 2377
2384 2383 2381
2386 836 362
2388 582 362
2390 2389 2386
2392 2388 2387
2394 2393 2391
2396 834 362
2398 580 362
2400 2399 2396
2402 2398 2397
2404 2403 2401
2406 832 362
2408 578 362
2410 2409 2406
2412 2408 2407
2414 2413 2411
2416 830 362
2418 576 362
2420 2419 2416
2422 2418 2417
2424 2423 2421
2426 828 362
2428 574 362
2430 2429 2426
2432 2428 2427
2434 2433 2431
2436 826 362
2438 572 362
2440 2439 2436
2442 2438 2437
2444 2443 2441
2446 824 362
2448 570 362
2450 2449 2446
2452 2448 2447
2454 2453 2451
2456 822 362
2458 568 362
2460 2459 2456
2462 2458 2457
2464 2463 2461
2466 820 362
2468 566 362
2470 2469 2466
2472 2468 2467
2474 2473 2471
2476 818 362
2478 564 362
2480 2479 2476
2482 2478 2477
2484 2483 2481
2486 816 362
2488 562 362
2490 2489 2486
2492 2488 2487
2494 2493 2491
2496 814 362
2498 560 362
2500 2499 2496
2502 2498 2497
2504 2503 2501
2506 812 362
2508 558 362
2510 2509 2506
2512 2508 2507
2514 2513 2511
2516 810 362
2518 556 362
2520 2519 2516
2522 2518 2517
2524 2523 2521
2526 808 362
2528 554 362
2530 2529 2526
2532 2528 2527
2534 2533 2531
2536 806 362
2538 552 362
2540 2539 2536
2542 2538 2537
2544 2543 2541
2546 804 362
2548 550 362
2550 2549 2546
2552 2548 2547
2554 2553 2551
2556 802 362
2558 548 362
2560 2559 2556
2562 2558 2557
2564 2563 2561
2566 800 362
2568 546 362
2570 2569 2566
2572 2568 2567
2574 2573 2571
2576 798 362
2578 544 362
2580 2579 2576
2582 2578 2577
2584 2583 2581
2586 796 362
2588 542 362
2590 2589 2586
2592 2588 2587
2594 2593 2591
2596 794 362
2598 540 362
2600 2599 2596
2602 2598 2597
2604 2603 2601
2606 790 362
2608 536 362
2610 2609 2606
2612 2608 2607
2614 2613 2611
2616 792 362
2618 538 362
2620 2619 2616
2622 2618 2617
2624 2623 2621
2626 2624 2614
2628 2626 2604
2630 2628 2594
2632 2630 2584
2634 2632 2574
2636 2634 2564
2638 2636 2554
2640 2638 2544
2642 2640 2534
2644 2642 2524
2646 2644 2514
2648 2646 2504
2650 2648 2494
2652 2650 2484
2654 2652 2474
2656 2654 2464
2658 2656 2454
2660 2658 2444
2662 2660 2434
2664 2662 2424
2666 2664 2414
2668 2666 2404
2670 2668 2394
2672 2670 2384
2674 2672 2374
2676 2674 2364
2678 2676 2354
2680 2678 2344
2682 2680 2334
2684 2682 2324
2686 2684 2314
2688 2686 2304
2690 788 362
2692 2691 2688
2694 2693 1634
2696 2694 1100
2698 1634 57
2700 2698 1100
2702 1597 1594
2704 2702 1592
2706 2704 1591
2708 2706 1632
2710 2690 2688
2712 2711 2708
2714 2712 1100
2716 2708 56
2718 2716 1100
2720 1596 1595
2722 2720 1592
2724 2722 1591
2726 1096 192
2728 2726 195
2730 2728 2724
2732 1612 1592
2734 2732 1591
2736 190 189
2738 2736 192
2740 2738 195
2742 2740 2734
2744 1600 1590
2746 1604 192
2748 2746 195
2750 2748 2744
2752 2751 2743
2754 2752 2731
2756 2754 1595
2758 2757 2719
2760 2758 2715
2762 2761 2701
2764 2763 2697
2766 2764 1621
2768 2720 1593
2770 2768 1591
2772 2770 1122
2774 2773 2767
2776 2702 1593
2778 2776 1591
2780 1106 1105
2782 2780 1103
2784 2782 1100
2786 2784 2
2788 2786 2778
2790 2789 2775
2792 2791 1611
2794 2776 1590
2796 1036 194
2798 2796 2794
2800 2799 1597
2802 2800 2754
2804 2802 2715
2806 1634 1100
2808 2807 2804
2810 2809 1619
2812 2811 2789
2814 2754 1592
2816 2708 1100
2818 2817 2814
2820 2818 2697
2822 2821 1619
2824 2799 1590
2826 2824 2754
2828 2827 2817
2830 2828 2697
2832 1056 62
2834 2832 65
2836 2834 67
2838 2836 69
2840 2838 71
2842 2840 73
2844 2842 1156
2846 2844 346
2848 488 362
2850 2848 2845
2852 2851 2847
2854 2844 348
2856 490 362
2858 2856 2845
2860 2859 2855
2862 2844 350
2864 492 362
2866 2864 2845
2868 2867 2863
2870 2844 352
2872 494 362
2874 2872 2845
2876 2875 2871
2878 2844 354
2880 496 362
2882 2880 2845
2884 2883 2879
2886 1460 108
2888 2272 1461
2890 2889 2887
2892 1460 110
2894 2282 1461
2896 2895 2893
2898 1460 112
2900 2262 1461
2902 2901 2899
2904 1460 114
2906 2252 1461
2908 2907 2905
2910 1460 116
2912 2242 1461
2914 2913 2911
2916 1460 118
2918 2232 1461
2920 2919 2917
2922 1460 120
2924 2222 1461
2926 2925 2923
2928 1460 122
2930 2212 1461
2932 2931 2929
2934 514 362
2936 516 362
2938 518 362
2940 1460 38
2942 1842 1461
2944 2943 2941
2946 1460 40
2948 1850 1461
2950 2949 2947
2952 1460 42
2954 1834 1461
2956 2955 2953
2958 1460 44
2960 1826 1461
2962 2961 2959
2964 1460 46
2966 1818 1461
2968 2967 2965
2970 1460 48
2972 1810 1461
2974 2973 2971
2976 1460 50
2978 1802 1461
2980 2979 2977
2982 1460 52
2984 1794 1461
2986 2985 2983
2988 1460 124
2990 2608 1461
2992 2991 2989
2994 1460 126
2996 2618 1461
2998 2997 2995
3000 1460 128
3002 2598 1461
3004 3003 3001
3006 1460 130
3008 2588 1461
3010 3009 3007
3012 1460 132
3014 2578 1461
3016 3015 3013
3018 1460 134
3020 2568 1461
3022 3021 3019
3024 1460 136
3026 2558 1461
3028 3027 3025
3030 1460 138
3032 2548 1461
3034 3033 3031
3036 1460 140
3038 2538 1461
3040 3039 3037
3042 1460 142
3044 2528 1461
3046 3045 3043
3048 1460 144
3050 2518 1461
3052 3051 3049
3054 1460 146
3056 2508 1461
3058 3057 3055
3060 1460 148
3062 2498 1461
3064 3063 3061
3066 1460 150
3068 2488 1461
3070 3069 3067
3072 1460 152
3074 2478 1461
3076 3075 3073
3078 1460 154
3080 2468 1461
3082 3081 3079
3084 1460 156
3086 2458 1461
3088 3087 3085
3090 1460 158
3092 2448 1461
3094 3093 3091
3096 1460 160
3098 2438 1461
3100 3099 3097
3102 1460 162
3104 2428 1461
3106 3105 3103
3108 1460 164
3110 2418 1461
3112 3111 3109
3114 1460 166
3116 2408 1461
3118 3117 3115
3120 1460 168
3122 2398 1461
3124 3123 3121
3126 1460 170
3128 2388 1461
3130 3129 3127
3132 1460 172
3134 2378 1461
3136 3135 3133
3138 1460 174
3140 2368 1461
3142 3141 3139
3144 1460 176
3146 2358 1461
3148 3147 3145
3150 1460 178
3152 2348 1461
3154 3153 3151
3156 1460 180
3158 2338 1461
3160 3159 3157
3162 1460 182
3164 2328 1461
3166 3165 3163
3168 1460 184
3170 2318 1461
3172 3171 3169
3174 1460 186
3176 2308 1461
3178 3177 3175
3180 1268 346
3182 600 362
3184 3182 1269
3186 3185 3181
3188 1268 348
3190 602 362
3192 3190 1269
3194 3193 3189
3196 1268 350
3198 604 362
3200 3198 1269
3202 3201 3197
3204 1268 352
3206 606 362
3208 3206 1269
3210 3209 3205
3212 1268 354
3214 608 362
3216 3214 1269
3218 3217 3213
3220 1268 356
3222 610 362
3224 3222 1269
3226 3225 3221
3228 1268 358
3230 612 362
3232 3230 1269
3234 3233 3229
3236 1268 360
3238 614 362
3240 3238 1269
3242 3241 3237
3244 1460 228
3246 2176 1461
3248 3247 3245
3250 1460 230
3252 2186 1461
3254 3253 3251
3256 1460 232
3258 2166 1461
3260 3259 3257
3262 1460 234
3264 2156 1461
3266 3265 3263
3268 1460 236
3270 2146 1461
3272 3271 3269
3274 1460 238
3276 2136 1461
3278 3277 3275
3280 1460 240
3282 2126 1461
3284 3283 3281
3286 1460 242
3288 2116 1461
3290 3289 3287
3292 1346 63
3294 3292 65
3296 3294 67
3298 3296 69
3300 3298 71
3302 3300 73
3304 3302 1156
3306 3304 346
3308 632 362
3310 3308 3305
3312 3311 3307
3314 3304 348
3316 634 362
3318 3316 3305
3320 3319 3315
3322 3304 350
3324 636 362
3326 3324 3305
3328 3327 3323
3330 3304 352
3332 638 362
3334 3332 3305
3336 3335 3331
3338 3304 354
3340 640 362
3342 3340 3305
3344 3343 3339
3346 3304 356
3348 642 362
3350 3348 3305
3352 3351 3347
3354 3304 358
3356 644 362
3358 3356 3305
3360 3359 3355
3362 3304 360
3364 646 362
3366 3364 3305
3368 3367 3363
3370 1156 1068
3372 3370 2174
3374 3371 2270
3376 3375 3373
3378 3370 2184
3380 3371 2280
3382 3381 3379
3384 3370 2164
3386 3371 2260
3388 3387 3385
3390 3370 2154
3392 3371 2250
3394 3393 3391
3396 3370 2144
3398 3371 2240
3400 3399 3397
3402 3370 2134
3404 3371 2230
3406 3405 3403
3408 3370 2124
3410 3371 2220
3412 3411 3409
3414 3370 2114
3416 3371 2210
3418 3417 3415
3420 6 5
3422 3420 9
3424 3422 11
3426 3424 13
3428 3426 15
3430 3428 17
3432 3430 19
3434 3432 1038
3436 3434 1068
3438 3436 350
3440 664 362
3442 3440 3439
3444 1460 22
3446 1922 1461
3448 3447 3445
3450 1460 24
3452 1930 1461
3454 3453 3451
3456 1460 26
3458 1914 1461
3460 3459 3457
3462 1460 28
3464 1906 1461
3466 3465 3463
3468 1460 30
3470 1898 1461
3472 3471 3469
3474 1460 32
3476 1890 1461
3478 3477 3475
3480 1460 34
3482 1882 1461
3484 3483 3481
3486 1460 36
3488 1874 1461
3490 3489 3487
3492 686 362
3494 3493 1617
3496 3492 1018
3498 3493 1019
3500 3499 3497
3502 3500 1617
3504 3496 1016
3506 3497 1017
3508 3507 3505
3510 3508 1617
3512 3504 1023
3514 3505 1022
3516 3515 3513
3518 3517 1617
3520 696 362
3522 1460 74
3524 2002 1461
3526 3525 3523
3528 1460 76
3530 2010 1461
3532 3531 3529
3534 1460 78
3536 1994 1461
3538 3537 3535
3540 1460 80
3542 1986 1461
3544 3543 3541
3546 1460 82
3548 1978 1461
3550 3549 3547
3552 1460 84
3554 1970 1461
3556 3555 3553
3558 1460 86
3560 1962 1461
3562 3561 3559
3564 1460 88
3566 1954 1461
3568 3567 3565
3570 714 362
3572 3570 3305
3574 3573 3307
3576 716 362
3578 3576 3305
3580 3579 3315
3582 718 362
3584 3582 3305
3586 3585 3323
3588 720 362
3590 3588 3305
3592 3591 3331
3594 722 362
3596 3594 3305
3598 3597 3339
3600 724 362
3602 3600 3305
3604 3603 3347
3606 726 362
3608 3606 3305
3610 3609 3355
3612 728 362
3614 3612 3305
3616 3615 3363
3618 730 362
3620 3370 346
3622 3371 2174
3624 3623 3621
3626 3370 348
3628 3371 2184
3630 3629 3627
3632 3370 350
3634 3371 2164
3636 3635 3633
3638 3370 352
3640 3371 2154
3642 3641 3639
3644 3370 354
3646 3371 2144
3648 3647 3645
3650 3370 356
3652 3371 2134
3654 3653 3651
3656 3370 358
3658 3371 2124
3660 3659 3657
3662 3370 360
3664 3371 2114
3666 3665 3663
3668 904 748
3670 905 664
3672 3670 1070
3674 3673 3669
3676 3675 362
3678 1158 63
3680 3678 65
3682 3680 67
3684 3682 69
3686 3684 71
3688 3686 73
3690 3688 3434
3692 446 362
3694 3693 346
3696 3695 1626
3698 3696 3690
3700 1633 1626
3702 1628 1627
3704 870 362
3706 3704 2115
3708 3705 2114
3710 3709 3707
3712 868 362
3714 3712 2125
3716 3713 2124
3718 3717 3715
3720 866 362
3722 3720 2135
3724 3721 2134
3726 3725 3723
3728 864 362
3730 3728 2145
3732 3729 2144
3734 3733 3731
3736 862 362
3738 3736 2155
3740 3737 2154
3742 3741 3739
3744 860 362
3746 3744 2165
3748 3745 2164
3750 3749 3747
3752 856 362
3754 3752 2175
3756 3753 2174
3758 3757 3755
3760 858 362
3762 3760 2185
3764 3761 2184
3766 3765 3763
3768 3766 3758
3770 3768 3750
3772 3770 3742
3774 3772 3734
3776 3774 3726
3778 3776 3718
3780 3778 3710
3782 3239 3231
3784 3782 2691
3786 3222 3207
3788 3198 3182
3790 3788 3786
3792 3790 3784
3794 3238 3230
3796 3794 2690
3798 3223 3206
3800 3199 3183
3802 3800 3798
3804 3802 3796
3806 3805 3793
3808 3807 3191
3810 3808 3215
3812 3810 3780
3814 886 362
3816 3814 2211
3818 3815 2210
3820 3819 3817
3822 884 362
3824 3822 2221
3826 3823 2220
3828 3827 3825
3830 882 362
3832 3830 2231
3834 3831 2230
3836 3835 3833
3838 880 362
3840 3838 2241
3842 3839 2240
3844 3843 3841
3846 878 362
3848 3846 2251
3850 3847 2250
3852 3851 3849
3854 876 362
3856 3854 2261
3858 3855 2260
3860 3859 3857
3862 872 362
3864 3862 2271
3866 3863 2270
3868 3867 3865
3870 874 362
3872 3870 2281
3874 3871 2280
3876 3875 3873
3878 3876 3868
3880 3878 3860
3882 3880 3852
3884 3882 3844
3886 3884 3836
3888 3886 3828
3890 3888 3820
3892 3890 3812
3894 694 362
3896 3894 3892
3898 3896 344
3900 3898 3702
3902 3901 3701
3904 3903 3691
3906 3905 3699
3908 3695 1629
3910 3909 3690
3912 1633 1630
3914 3913 3703
3916 3915 3691
3918 3917 3911
3920 1460 196
3922 2082 1461
3924 3923 3921
3926 1460 198
3928 2090 1461
3930 3929 3927
3932 1460 200
3934 2074 1461
3936 3935 3933
3938 1460 202
3940 2066 1461
3942 3941 3939
3944 1460 204
3946 2058 1461
3948 3947 3945
3950 1460 206
3952 2050 1461
3954 3953 3951
3956 1460 208
3958 2042 1461
3960 3959 3957
3962 1460 210
3964 2034 1461
3966 3965 3963
3968 1254 63
3970 3968 65
3972 3970 67
3974 3972 69
3976 3974 71
3978 3976 73
3980 3978 1156
3982 3980 1684
3984 3981 1762
3986 3985 3983
3988 3980 1692
3990 3981 1770
3992 3991 3989
3994 3980 1676
3996 3981 1754
3998 3997 3995
4000 3980 1668
4002 3981 1746
4004 4003 4001
4006 3980 1660
4008 3981 1738
4010 4009 4007
4012 3980 1652
4014 3981 1730
4016 4015 4013
4018 3980 1644
4020 3981 1722
4022 4021 4019
4024 3980 1636
4026 3981 1714
4028 4027 4025
4030 2736 193
4032 4030 195
4034 4032 280
4036 4033 2606
4038 4037 4035
4040 4032 282
4042 4033 2616
4044 4043 4041
4046 4032 284
4048 4033 2596
4050 4049 4047
4052 4032 286
4054 4033 2586
4056 4055 4053
4058 4032 288
4060 4033 2576
4062 4061 4059
4064 4032 290
4066 4033 2566
4068 4067 4065
4070 4032 292
4072 4033 2556
4074 4073 4071
4076 4032 294
4078 4033 2546
4080 4079 4077
4082 4032 296
4084 4033 2536
4086 4085 4083
4088 4032 298
4090 4033 2526
4092 4091 4089
4094 4032 300
4096 4033 2516
4098 4097 4095
4100 4032 302
4102 4033 2506
4104 4103 4101
4106 4032 304
4108 4033 2496
4110 4109 4107
4112 4032 306
4114 4033 2486
4116 4115 4113
4118 4032 308
4120 4033 2476
4122 4121 4119
4124 4032 310
4126 4033 2466
4128 4127 4125
4130 4032 312
4132 4033 2456
4134 4133 4131
4136 4032 314
4138 4033 2446
4140 4139 4137
4142 4032 316
4144 4033 2436
4146 4145 4143
4148 4032 318
4150 4033 2426
4152 4151 4149
4154 4032 320
4156 4033 2416
4158 4157 4155
4160 4032 322
4162 4033 2406
4164 4163 4161
4166 4032 324
4168 4033 2396
4170 4169 4167
4172 4032 326
4174 4033 2386
4176 4175 4173
4178 4032 328
4180 4033 2376
4182 4181 4179
4184 4032 330
4186 4033 2366
4188 4187 4185
4190 4032 332
4192 4033 2356
4194 4193 4191
4196 4032 334
4198 4033 2346
4200 4199 4197
4202 4032 336
4204 4033 2336
4206 4205 4203
4208 4032 338
4210 4033 2326
4212 4211 4209
4214 4032 340
4216 4033 2316
4218 4217 4215
4220 4032 342
4222 4033 2306
4224 4223 4221
4226 4032 246
4228 4033 3752
4230 4229 4227
4232 4032 248
4234 4033 3760
4236 4235 4233
4238 4032 250
4240 4033 3744
4242 4241 4239
4244 4032 252
4246 4033 3736
4248 4247 4245
4250 4032 254
4252 4033 3728
4254 4253 4251
4256 4032 256
4258 4033 3720
4260 4259 4257
4262 4032 258
4264 4033 3712
4266 4265 4263
4268 4032 260
4270 4033 3704
4272 4271 4269
4274 4032 262
4276 4033 3862
4278 4277 4275
4280 4032 264
4282 4033 3870
4284 4283 4281
4286 4032 266
4288 4033 3854
4290 4289 4287
4292 4032 268
4294 4033 3846
4296 4295 4293
4298 4032 270
4300 4033 3838
4302 4301 4299
4304 4032 272
4306 4033 3830
4308 4307 4305
4310 4032 274
4312 4033 3822
4314 4313 4311
4316 4032 276
4318 4033 3814
4320 4319 4317
4322 3980 346
4324 3981 1684
4326 4325 4323
4328 3980 348
4330 3981 1692
4332 4331 4329
4334 3980 350
4336 3981 1676
4338 4337 4335
4340 3980 352
4342 3981 1668
4344 4343 4341
4346 3980 354
4348 3981 1660
4350 4349 4347
4352 3980 356
4354 3981 1652
4356 4355 4353
4358 3980 358
4360 3981 1644
4362 4361 4359
4364 3980 360
4366 3981 1636
4368 4367 4365
4370 906 362
4372 908 362
4374 910 362
4376 1098 195
4378 4376 3432
4380 4378 1170
4382 1629 1627
4384 4382 4380
4386 4385 4375
4388 2174 1110
4390 912 362
4392 4391 1119
4394 4393 1111
4396 4395 4389
4398 2184 1110
4400 914 362
4402 4401 1119
4404 4403 1111
4406 4405 4399
4408 2164 1110
4410 916 362
4412 4410 1119
4414 4412 1111
4416 4415 4409
4418 4385 918
4420 4418 362
4422 4384 280
4424 4423 4421
4426 4385 920
4428 4426 362
4430 4384 282
4432 4431 4429
4434 4385 922
4436 4434 362
4438 4384 284
4440 4439 4437
4442 4385 924
4444 4442 362
4446 4384 286
4448 4447 4445
4450 4385 926
4452 4450 362
4454 4384 288
4456 4455 4453
4458 4385 928
4460 4458 362
4462 4384 290
4464 4463 4461
4466 4385 930
4468 4466 362
4470 4384 292
4472 4471 4469
4474 4385 932
4476 4474 362
4478 4384 294
4480 4479 4477
4482 4385 934
4484 4482 362
4486 4384 296
4488 4487 4485
4490 4385 936
4492 4490 362
4494 4384 298
4496 4495 4493
4498 4385 938
4500 4498 362
4502 4384 300
4504 4503 4501
4506 4385 940
4508 4506 362
4510 4384 302
4512 4511 4509
4514 4385 942
4516 4514 362
4518 4384 304
4520 4519 4517
4522 4385 944
4524 4522 362
4526 4384 306
4528 4527 4525
4530 4385 946
4532 4530 362
4534 4384 308
4536 4535 4533
4538 4385 948
4540 4538 362
4542 4384 310
4544 4543 4541
4546 4385 950
4548 4546 362
4550 4384 312
4552 4551 4549
4554 4385 952
4556 4554 362
4558 4384 314
4560 4559 4557
4562 4385 954
4564 4562 362
4566 4384 316
4568 4567 4565
4570 4385 956
4572 4570 362
4574 4384 318
4576 4575 4573
4578 4385 958
4580 4578 362
4582 4384 320
4584 4583 4581
4586 4385 960
4588 4586 362
4590 4384 322
4592 4591 4589
4594 4385 962
4596 4594 362
4598 4384 324
4600 4599 4597
4602 4385 964
4604 4602 362
4606 4384 326
4608 4607 4605
4610 4385 966
4612 4610 362
4614 4384 328
4616 4615 4613
4618 4385 968
4620 4618 362
4622 4384 330
4624 4623 4621
4626 4385 970
4628 4626 362
4630 4384 332
4632 4631 4629
4634 4385 972
4636 4634 362
4638 4384 334
4640 4639 4637
4642 4385 974
4644 4642 362
4646 4384 336
4648 4647 4645
4650 4385 976
4652 4650 362
4654 4384 338
4656 4655 4653
4658 4385 978
4660 4658 362
4662 4384 340
4664 4663 4661
4666 4385 980
4668 4666 362
4670 4384 342
4672 4671 4669
4674 982 362
4676 359 356
4678 4676 361
4680 350 346
4682 4680 353
4684 4682 4678
4686 358 357
4688 4686 360
4690 351 347
4692 4690 352
4694 4692 4688
4696 4695 4685
4698 4697 349
4700 4698 355
4702 4700 1268
4704 4703 4675
4706 352 348
4708 4706 4680
4710 4708 355
4712 4710 356
4714 4712 358
4716 4714 3236
4718 4717 4705
4720 984 362
4722 4720 4703
4724 4723 4717
4726 3436 348
4728 1144 11
4730 4728 13
4732 4730 15
4734 4732 17
4736 4734 1038
4738 4376 3430
4740 4738 4383
4742 4741 4737
4744 4743 19
4746 986 362
4748 1078 1070
4750 4749 4746
4752 4751 4745
4754 4753 4727
4756 988 362
4758 1116 1103
4760 4758 1100
4762 3576 3571
4764 4762 3583
4766 4764 3589
4768 4766 3595
4770 4768 3601
4772 4770 3607
4774 4772 3613
4776 4774 4760
4778 3576 3570
4780 4778 3583
4782 4780 3589
4784 4782 3595
4786 4784 3601
4788 4786 3607
4790 4788 3613
4792 4790 4760
4794 1107 1104
4796 4794 1103
4798 4796 1100
4800 4798 90
4802 4801 1115
4804 4802 4793
4806 4804 1104
4808 2155 2145
4810 4808 2135
4812 4810 2124
4814 4812 2115
4816 4814 4792
4818 4817 4807
4820 4818 4777
4822 4772 3612
4824 4822 4760
4826 2787 1106
4828 4826 4804
4830 4829 4817
4832 4830 4825
4834 4815 4792
4836 1123 1102
4838 4837 4835
4840 996 362
4842 998 362
4844 4843 1091
4846 4845 1070
4848 4842 2787
4850 4849 4801
4852 4851 1071
4854 4853 4847
4856 1360 346
4858 1362 1361
4860 4859 4857
4862 1360 348
4864 1372 1361
4866 4865 4863
4868 1360 350
4870 1382 1361
4872 4871 4869
4874 1360 352
4876 1392 1361
4878 4877 4875
4880 1360 354
4882 1402 1361
4884 4883 4881
4886 1360 356
4888 1412 1361
4890 4889 4887
4892 1360 358
4894 1422 1361
4896 4895 4893
4898 1360 360
4900 1432 1361
4902 4901 4899
i0 controllable_featNWCClass_conc
i1 controllable_bank_abs<0>
i2 controllable_bank_abs<1>
i3 controllable_bank_abs<2>
i4 controllable_bank_abs<3>
i5 controllable_bank_abs<4>
i6 controllable_bank_abs<5>
i7 controllable_bank_abs<6>
i8 controllable_bank_abs<7>
i9 controllable_cmdErr_conc
i10 i_reqLBA3_abs<0>
i11 i_reqLBA3_abs<1>
i12 i_reqLBA3_abs<2>
i13 i_reqLBA3_abs<3>
i14 i_reqLBA3_abs<4>
i15 i_reqLBA3_abs<5>
i16 i_reqLBA3_abs<6>
i17 i_reqLBA3_abs<7>
i18 i_reqLBA2_abs<0>
i19 i_reqLBA2_abs<1>
i20 i_reqLBA2_abs<2>
i21 i_reqLBA2_abs<3>
i22 i_reqLBA2_abs<4>
i23 i_reqLBA2_abs<5>
i24 i_reqLBA2_abs<6>
i25 i_reqLBA2_abs<7>
i26 controllable_busMasterClass_conc
i27 i_transSuccess_conc
i28 controllable_addr_abs<0>
i29 controllable_addr_abs<1>
i30 controllable_addr_abs<2>
i31 controllable_addr_abs<3>
i32 controllable_addr_abs<4>
i33 controllable_addr_abs<5>
i34 controllable_addr_abs<6>
i35 controllable_addr_abs<7>
i36 i_reqLBA4_abs<0>
i37 i_reqLBA4_abs<1>
i38 i_reqLBA4_abs<2>
i39 i_reqLBA4_abs<3>
i40 i_reqLBA4_abs<4>
i41 i_reqLBA4_abs<5>
i42 i_reqLBA4_abs<6>
i43 i_reqLBA4_abs<7>
i44 controllable_featWCClass_conc
i45 i_reqLBA1_abs<0>
i46 i_reqLBA1_abs<1>
i47 i_reqLBA1_abs<2>
i48 i_reqLBA1_abs<3>
i49 i_reqLBA1_abs<4>
i50 i_reqLBA1_abs<5>
i51 i_reqLBA1_abs<6>
i52 i_reqLBA1_abs<7>
i53 i_reqSect1_abs<0>
i54 i_reqSect1_abs<1>
i55 i_reqSect1_abs<2>
i56 i_reqSect1_abs<3>
i57 i_reqSect1_abs<4>
i58 i_reqSect1_abs<5>
i59 i_reqSect1_abs<6>
i60 i_reqSect1_abs<7>
i61 i_reqBuf_abs<0>
i62 i_reqBuf_abs<1>
i63 i_reqBuf_abs<2>
i64 i_reqBuf_abs<3>
i65 i_reqBuf_abs<4>
i66 i_reqBuf_abs<5>
i67 i_reqBuf_abs<6>
i68 i_reqBuf_abs<7>
i69 i_reqBuf_abs<8>
i70 i_reqBuf_abs<9>
i71 i_reqBuf_abs<10>
i72 i_reqBuf_abs<11>
i73 i_reqBuf_abs<12>
i74 i_reqBuf_abs<13>
i75 i_reqBuf_abs<14>
i76 i_reqBuf_abs<15>
i77 i_reqBuf_abs<16>
i78 i_reqBuf_abs<17>
i79 i_reqBuf_abs<18>
i80 i_reqBuf_abs<19>
i81 i_reqBuf_abs<20>
i82 i_reqBuf_abs<21>
i83 i_reqBuf_abs<22>
i84 i_reqBuf_abs<23>
i85 i_reqBuf_abs<24>
i86 i_reqBuf_abs<25>
i87 i_reqBuf_abs<26>
i88 i_reqBuf_abs<27>
i89 i_reqBuf_abs<28>
i90 i_reqBuf_abs<29>
i91 i_reqBuf_abs<30>
i92 i_reqBuf_abs<31>
i93 controllable_tag_conc<0>
i94 controllable_tag_conc<1>
i95 controllable_tag_conc<2>
i96 controllable_tag_conc<3>
i97 i_reqLBA5_abs<0>
i98 i_reqLBA5_abs<1>
i99 i_reqLBA5_abs<2>
i100 i_reqLBA5_abs<3>
i101 i_reqLBA5_abs<4>
i102 i_reqLBA5_abs<5>
i103 i_reqLBA5_abs<6>
i104 i_reqLBA5_abs<7>
i105 i_reqLBA0_abs<0>
i106 i_reqLBA0_abs<1>
i107 i_reqLBA0_abs<2>
i108 i_reqLBA0_abs<3>
i109 i_reqLBA0_abs<4>
i110 i_reqLBA0_abs<5>
i111 i_reqLBA0_abs<6>
i112 i_reqLBA0_abs<7>
i113 i_reqSect0_abs<0>
i114 i_reqSect0_abs<1>
i115 i_reqSect0_abs<2>
i116 i_reqSect0_abs<3>
i117 i_reqSect0_abs<4>
i118 i_reqSect0_abs<5>
i119 i_reqSect0_abs<6>
i120 i_reqSect0_abs<7>
i121 i_osReqType_conc
i122 controllable_fillPrdNSect_abs<0>
i123 controllable_fillPrdNSect_abs<1>
i124 controllable_fillPrdNSect_abs<2>
i125 controllable_fillPrdNSect_abs<3>
i126 controllable_fillPrdNSect_abs<4>
i127 controllable_fillPrdNSect_abs<5>
i128 controllable_fillPrdNSect_abs<6>
i129 controllable_fillPrdNSect_abs<7>
i130 controllable_fillPrdNSect_abs<8>
i131 controllable_fillPrdNSect_abs<9>
i132 controllable_fillPrdNSect_abs<10>
i133 controllable_fillPrdNSect_abs<11>
i134 controllable_fillPrdNSect_abs<12>
i135 controllable_fillPrdNSect_abs<13>
i136 controllable_fillPrdNSect_abs<14>
i137 controllable_fillPrdNSect_abs<15>
i138 controllable_featXFRClass_conc
i139 controllable_fillPrdAddr_abs<0>
i140 controllable_fillPrdAddr_abs<1>
i141 controllable_fillPrdAddr_abs<2>
i142 controllable_fillPrdAddr_abs<3>
i143 controllable_fillPrdAddr_abs<4>
i144 controllable_fillPrdAddr_abs<5>
i145 controllable_fillPrdAddr_abs<6>
i146 controllable_fillPrdAddr_abs<7>
i147 controllable_fillPrdAddr_abs<8>
i148 controllable_fillPrdAddr_abs<9>
i149 controllable_fillPrdAddr_abs<10>
i150 controllable_fillPrdAddr_abs<11>
i151 controllable_fillPrdAddr_abs<12>
i152 controllable_fillPrdAddr_abs<13>
i153 controllable_fillPrdAddr_abs<14>
i154 controllable_fillPrdAddr_abs<15>
i155 controllable_fillPrdAddr_abs<16>
i156 controllable_fillPrdAddr_abs<17>
i157 controllable_fillPrdAddr_abs<18>
i158 controllable_fillPrdAddr_abs<19>
i159 controllable_fillPrdAddr_abs<20>
i160 controllable_fillPrdAddr_abs<21>
i161 controllable_fillPrdAddr_abs<22>
i162 controllable_fillPrdAddr_abs<23>
i163 controllable_fillPrdAddr_abs<24>
i164 controllable_fillPrdAddr_abs<25>
i165 controllable_fillPrdAddr_abs<26>
i166 controllable_fillPrdAddr_abs<27>
i167 controllable_fillPrdAddr_abs<28>
i168 controllable_fillPrdAddr_abs<29>
i169 controllable_fillPrdAddr_abs<30>
i170 controllable_fillPrdAddr_abs<31>
i171 controllable_dmaStartClass_conc
i172 controllable_write8_val_abs<0>
i173 controllable_write8_val_abs<1>
i174 controllable_write8_val_abs<2>
i175 controllable_write8_val_abs<3>
i176 controllable_write8_val_abs<4>
i177 controllable_write8_val_abs<5>
i178 controllable_write8_val_abs<6>
i179 controllable_write8_val_abs<7>
l0 n363
l1 state_regStatus_ERR_conc_out
l2 state_pioDMA_conc_out
l3 state_regBMStatus_resv_conc<0>_out
l4 state_regBMStatus_resv_conc<1>_out
l5 state_regStatus_obs_conc<0>_out
l6 state_regStatus_obs_conc<1>_out
l7 state_regBMStatus_ACTV_conc_out
l8 state_regLBAMid1_abs<0>_out
l9 state_regLBAMid1_abs<1>_out
l10 state_regLBAMid1_abs<2>_out
l11 state_regLBAMid1_abs<3>_out
l12 state_regLBAMid1_abs<4>_out
l13 state_regLBAMid1_abs<5>_out
l14 state_regLBAMid1_abs<6>_out
l15 state_regLBAMid1_abs<7>_out
l16 state_stInternal_conc<0>_out
l17 state_stInternal_conc<1>_out
l18 state_regLBAMid0_abs<0>_out
l19 state_regLBAMid0_abs<1>_out
l20 state_regLBAMid0_abs<2>_out
l21 state_regLBAMid0_abs<3>_out
l22 state_regLBAMid0_abs<4>_out
l23 state_regLBAMid0_abs<5>_out
l24 state_regLBAMid0_abs<6>_out
l25 state_regLBAMid0_abs<7>_out
l26 state_regLBAHigh1_abs<0>_out
l27 state_regLBAHigh1_abs<1>_out
l28 state_regLBAHigh1_abs<2>_out
l29 state_regLBAHigh1_abs<3>_out
l30 state_regLBAHigh1_abs<4>_out
l31 state_regLBAHigh1_abs<5>_out
l32 state_regLBAHigh1_abs<6>_out
l33 state_regLBAHigh1_abs<7>_out
l34 state_regError_abs<0>_out
l35 state_regError_abs<1>_out
l36 state_regError_abs<2>_out
l37 state_regError_abs<3>_out
l38 state_regError_abs<4>_out
l39 state_regError_abs<5>_out
l40 state_regError_abs<6>_out
l41 state_regError_abs<7>_out
l42 state_regBMCommand_Start_abs_out
l43 state_os_lba0_abs<0>_out
l44 state_os_lba0_abs<1>_out
l45 state_os_lba0_abs<2>_out
l46 state_os_lba0_abs<3>_out
l47 state_os_lba0_abs<4>_out
l48 state_os_lba0_abs<5>_out
l49 state_os_lba0_abs<6>_out
l50 state_os_lba0_abs<7>_out
l51 state_os_lba1_abs<0>_out
l52 state_os_lba1_abs<1>_out
l53 state_os_lba1_abs<2>_out
l54 state_os_lba1_abs<3>_out
l55 state_os_lba1_abs<4>_out
l56 state_os_lba1_abs<5>_out
l57 state_os_lba1_abs<6>_out
l58 state_os_lba1_abs<7>_out
l59 state_osState_conc<0>_out
l60 state_osState_conc<1>_out
l61 state_osState_conc<2>_out
l62 state_osState_conc<3>_out
l63 state_regDev_LBExt_abs<0>_out
l64 state_regDev_LBExt_abs<1>_out
l65 state_regDev_LBExt_abs<2>_out
l66 state_regDev_LBExt_abs<3>_out
l67 state_regDev_LBExt_abs<4>_out
l68 state_os_sect1_abs<0>_out
l69 state_os_sect1_abs<1>_out
l70 state_os_sect1_abs<2>_out
l71 state_os_sect1_abs<3>_out
l72 state_os_sect1_abs<4>_out
l73 state_os_sect1_abs<5>_out
l74 state_os_sect1_abs<6>_out
l75 state_os_sect1_abs<7>_out
l76 state_readPrd_conc_out
l77 state_regStatus_DRDY_conc_out
l78 state_srstTimerSignalled_conc_out
l79 state_os_lba2_abs<0>_out
l80 state_os_lba2_abs<1>_out
l81 state_os_lba2_abs<2>_out
l82 state_os_lba2_abs<3>_out
l83 state_os_lba2_abs<4>_out
l84 state_os_lba2_abs<5>_out
l85 state_os_lba2_abs<6>_out
l86 state_os_lba2_abs<7>_out
l87 state_os_buf_abs<0>_out
l88 state_os_buf_abs<1>_out
l89 state_os_buf_abs<2>_out
l90 state_os_buf_abs<3>_out
l91 state_os_buf_abs<4>_out
l92 state_os_buf_abs<5>_out
l93 state_os_buf_abs<6>_out
l94 state_os_buf_abs<7>_out
l95 state_os_buf_abs<8>_out
l96 state_os_buf_abs<9>_out
l97 state_os_buf_abs<10>_out
l98 state_os_buf_abs<11>_out
l99 state_os_buf_abs<12>_out
l100 state_os_buf_abs<13>_out
l101 state_os_buf_abs<14>_out
l102 state_os_buf_abs<15>_out
l103 state_os_buf_abs<16>_out
l104 state_os_buf_abs<17>_out
l105 state_os_buf_abs<18>_out
l106 state_os_buf_abs<19>_out
l107 state_os_buf_abs<20>_out
l108 state_os_buf_abs<21>_out
l109 state_os_buf_abs<22>_out
l110 state_os_buf_abs<23>_out
l111 state_os_buf_abs<24>_out
l112 state_os_buf_abs<25>_out
l113 state_os_buf_abs<26>_out
l114 state_os_buf_abs<27>_out
l115 state_os_buf_abs<28>_out
l116 state_os_buf_abs<29>_out
l117 state_os_buf_abs<30>_out
l118 state_os_buf_abs<31>_out
l119 state_regCommand_abs<0>_out
l120 state_regCommand_abs<1>_out
l121 state_regCommand_abs<2>_out
l122 state_regCommand_abs<3>_out
l123 state_regCommand_abs<4>_out
l124 state_regCommand_abs<5>_out
l125 state_regCommand_abs<6>_out
l126 state_regCommand_abs<7>_out
l127 state_os_sect0_abs<0>_out
l128 state_os_sect0_abs<1>_out
l129 state_os_sect0_abs<2>_out
l130 state_os_sect0_abs<3>_out
l131 state_os_sect0_abs<4>_out
l132 state_os_sect0_abs<5>_out
l133 state_os_sect0_abs<6>_out
l134 state_os_sect0_abs<7>_out
l135 state_regFeature1_abs<0>_out
l136 state_regFeature1_abs<1>_out
l137 state_regFeature1_abs<2>_out
l138 state_regFeature1_abs<3>_out
l139 state_regFeature1_abs<4>_out
l140 state_regFeature1_abs<5>_out
l141 state_regFeature1_abs<6>_out
l142 state_regFeature1_abs<7>_out
l143 state_regSectors1_abs<0>_out
l144 state_regSectors1_abs<1>_out
l145 state_regSectors1_abs<2>_out
l146 state_regSectors1_abs<3>_out
l147 state_regSectors1_abs<4>_out
l148 state_regSectors1_abs<5>_out
l149 state_regSectors1_abs<6>_out
l150 state_regSectors1_abs<7>_out
l151 state_regBMStatus_IRQ_conc_out
l152 state_regControl_HOB_conc_out
l153 state_os_lba3_abs<0>_out
l154 state_os_lba3_abs<1>_out
l155 state_os_lba3_abs<2>_out
l156 state_os_lba3_abs<3>_out
l157 state_os_lba3_abs<4>_out
l158 state_os_lba3_abs<5>_out
l159 state_os_lba3_abs<6>_out
l160 state_os_lba3_abs<7>_out
l161 state_regBMStatus_DRV1CAP_conc_out
l162 fair_cnt<0>_out
l163 fair_cnt<1>_out
l164 fair_cnt<2>_out
l165 fair_cnt<3>_out
l166 state_regDev_LBA_abs_out
l167 state_regBMStatus_SMPLX_conc_out
l168 state_os_lba4_abs<0>_out
l169 state_os_lba4_abs<1>_out
l170 state_os_lba4_abs<2>_out
l171 state_os_lba4_abs<3>_out
l172 state_os_lba4_abs<4>_out
l173 state_os_lba4_abs<5>_out
l174 state_os_lba4_abs<6>_out
l175 state_os_lba4_abs<7>_out
l176 state_regFeature0_abs<0>_out
l177 state_regFeature0_abs<1>_out
l178 state_regFeature0_abs<2>_out
l179 state_regFeature0_abs<3>_out
l180 state_regFeature0_abs<4>_out
l181 state_regFeature0_abs<5>_out
l182 state_regFeature0_abs<6>_out
l183 state_regFeature0_abs<7>_out
l184 state_regStatus_DRQ_conc_out
l185 state_regSectors0_abs<0>_out
l186 state_regSectors0_abs<1>_out
l187 state_regSectors0_abs<2>_out
l188 state_regSectors0_abs<3>_out
l189 state_regSectors0_abs<4>_out
l190 state_regSectors0_abs<5>_out
l191 state_regSectors0_abs<6>_out
l192 state_regSectors0_abs<7>_out
l193 state_irqAsserted_conc_out
l194 state_stDMACmd_conc<0>_out
l195 state_stDMACmd_conc<1>_out
l196 state_os_lba5_abs<0>_out
l197 state_os_lba5_abs<1>_out
l198 state_os_lba5_abs<2>_out
l199 state_os_lba5_abs<3>_out
l200 state_os_lba5_abs<4>_out
l201 state_os_lba5_abs<5>_out
l202 state_os_lba5_abs<6>_out
l203 state_os_lba5_abs<7>_out
l204 state_regLBALow1_abs<0>_out
l205 state_regLBALow1_abs<1>_out
l206 state_regLBALow1_abs<2>_out
l207 state_regLBALow1_abs<3>_out
l208 state_regLBALow1_abs<4>_out
l209 state_regLBALow1_abs<5>_out
l210 state_regLBALow1_abs<6>_out
l211 state_regLBALow1_abs<7>_out
l212 state_regControl_SRST_conc_out
l213 state_regBMCommand_RW_abs_out
l214 state_bufAddr_abs<0>_out
l215 state_bufAddr_abs<1>_out
l216 state_bufAddr_abs<2>_out
l217 state_bufAddr_abs<3>_out
l218 state_bufAddr_abs<4>_out
l219 state_bufAddr_abs<5>_out
l220 state_bufAddr_abs<6>_out
l221 state_bufAddr_abs<7>_out
l222 state_bufAddr_abs<8>_out
l223 state_bufAddr_abs<9>_out
l224 state_bufAddr_abs<10>_out
l225 state_bufAddr_abs<11>_out
l226 state_bufAddr_abs<12>_out
l227 state_bufAddr_abs<13>_out
l228 state_bufAddr_abs<14>_out
l229 state_bufAddr_abs<15>_out
l230 state_bufAddr_abs<16>_out
l231 state_bufAddr_abs<17>_out
l232 state_bufAddr_abs<18>_out
l233 state_bufAddr_abs<19>_out
l234 state_bufAddr_abs<20>_out
l235 state_bufAddr_abs<21>_out
l236 state_bufAddr_abs<22>_out
l237 state_bufAddr_abs<23>_out
l238 state_bufAddr_abs<24>_out
l239 state_bufAddr_abs<25>_out
l240 state_bufAddr_abs<26>_out
l241 state_bufAddr_abs<27>_out
l242 state_bufAddr_abs<28>_out
l243 state_bufAddr_abs<29>_out
l244 state_bufAddr_abs<30>_out
l245 state_bufAddr_abs<31>_out
l246 state_regBMStatus_DRV0CAP_conc_out
l247 state_bufSectors_abs<0>_out
l248 state_bufSectors_abs<1>_out
l249 state_bufSectors_abs<2>_out
l250 state_bufSectors_abs<3>_out
l251 state_bufSectors_abs<4>_out
l252 state_bufSectors_abs<5>_out
l253 state_bufSectors_abs<6>_out
l254 state_bufSectors_abs<7>_out
l255 state_bufSectors_abs<8>_out
l256 state_bufSectors_abs<9>_out
l257 state_bufSectors_abs<10>_out
l258 state_bufSectors_abs<11>_out
l259 state_bufSectors_abs<12>_out
l260 state_bufSectors_abs<13>_out
l261 state_bufSectors_abs<14>_out
l262 state_bufSectors_abs<15>_out
l263 state_regLBALow0_abs<0>_out
l264 state_regLBALow0_abs<1>_out
l265 state_regLBALow0_abs<2>_out
l266 state_regLBALow0_abs<3>_out
l267 state_regLBALow0_abs<4>_out
l268 state_regLBALow0_abs<5>_out
l269 state_regLBALow0_abs<6>_out
l270 state_regLBALow0_abs<7>_out
l271 state_regControl_NIEn_conc_out
l272 state_regStatus_BSY_conc<0>_out
l273 state_regStatus_BSY_conc<1>_out
l274 state_prdValid_conc_out
l275 state_transferMode_abs<0>_out
l276 state_transferMode_abs<1>_out
l277 state_transferMode_abs<2>_out
l278 state_regBMPRD_abs<0>_out
l279 state_regBMPRD_abs<1>_out
l280 state_regBMPRD_abs<2>_out
l281 state_regBMPRD_abs<3>_out
l282 state_regBMPRD_abs<4>_out
l283 state_regBMPRD_abs<5>_out
l284 state_regBMPRD_abs<6>_out
l285 state_regBMPRD_abs<7>_out
l286 state_regBMPRD_abs<8>_out
l287 state_regBMPRD_abs<9>_out
l288 state_regBMPRD_abs<10>_out
l289 state_regBMPRD_abs<11>_out
l290 state_regBMPRD_abs<12>_out
l291 state_regBMPRD_abs<13>_out
l292 state_regBMPRD_abs<14>_out
l293 state_regBMPRD_abs<15>_out
l294 state_regBMPRD_abs<16>_out
l295 state_regBMPRD_abs<17>_out
l296 state_regBMPRD_abs<18>_out
l297 state_regBMPRD_abs<19>_out
l298 state_regBMPRD_abs<20>_out
l299 state_regBMPRD_abs<21>_out
l300 state_regBMPRD_abs<22>_out
l301 state_regBMPRD_abs<23>_out
l302 state_regBMPRD_abs<24>_out
l303 state_regBMPRD_abs<25>_out
l304 state_regBMPRD_abs<26>_out
l305 state_regBMPRD_abs<27>_out
l306 state_regBMPRD_abs<28>_out
l307 state_regBMPRD_abs<29>_out
l308 state_regBMPRD_abs<30>_out
l309 state_regBMPRD_abs<31>_out
l310 state_stCommand_conc<0>_out
l311 state_stCommand_conc<1>_out
l312 state_regBMStatus_ERR_conc_out
l313 state_regStatus_DF_conc_out
l314 state_setFeatState_conc<0>_out
l315 state_setFeatState_conc<1>_out
l316 state_setFeatState_conc<2>_out
l317 state_regStatus_bit4_conc_out
l318 state_wce_conc_out
l319 state_regLBAHigh0_abs<0>_out
l320 state_regLBAHigh0_abs<1>_out
l321 state_regLBAHigh0_abs<2>_out
l322 state_regLBAHigh0_abs<3>_out
l323 state_regLBAHigh0_abs<4>_out
l324 state_regLBAHigh0_abs<5>_out
l325 state_regLBAHigh0_abs<6>_out
l326 state_regLBAHigh0_abs<7>_out
o0 o_err
c
ide_hard_drive_controller_2
This file was written by ABC on Tue Mar 11 20:24:18 2014
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv driver_a10.v   ---gives--> driver_a10.mv
> abc -c "read_blif_mv driver_a10.mv; strash; refactor; rewrite; dfraig; rewrite; dfraig; write_aiger -s driver_a10y.aig"   ---gives--> driver_a10y.aig
> aigtoaig driver_a10y.aig driver_a10y.aag   ---gives--> driver_a10y.aag (this file)
Content of driver_a10.v:
// IDE hard drive controller specification and operating system interface
// specification for device driver synthesis.
// This file describes a GR(1) game played by a device driver for an IDE hard
// disk against its environment consisting of the hard disk and operating
// system.

`define CMD_READ_DMA_EXT  200
`define CMD_WRITE_DMA_EXT 37
`define CMD_SET_FEATURE   239
`define FEAT_WC           2
`define FEAT_NWC          130
`define FEAT_XFR_MODE     3
`define XM_ULTRA_DMA      8

`define RCMD              8
`define REG_FEATURE0      1
`define REG_SECTORS       2
`define REG_LBA_LOW       3
`define REG_LBA_MID       4
`define REG_LBA_HIGH      5
`define REG_DEV           6
`define REG_ERRCMD        7

`define RCTL              1
`define REG_CTLSTAT       2
`define REG_BM_STATUS     2
`define REG_BM_PRD        4
`define RDMA              2
`define REG_BM_COMMAND    0

//typedef enum {read=0, write=1} i_osReqType_enum;
`define read              0
`define write             1

//typedef enum {write8, write32, fillPrd, reset, os_req, ack_read_succ, ack_read_fail, ack_write_succ, ack_write_fail, class_event} controllable_tag_enum;
`define write8            0
`define write32           1
`define fillPrd           2
`define reset             3
`define os_req            4
`define ack_read_succ     5
`define ack_read_fail     6
`define ack_write_succ    7
`define ack_write_fail    8
`define class_event       9

//typedef enum {idle=0, command=1, reset_signal=2, reset_ready=3} state_stInternal_enum;
`define idle              0
`define command           1
`define reset_signal      2
`define reset_ready       3

//typedef enum {wait_bm_ready=0, dma_read=1, bm_read_prd=2, bm_ready=3} state_stDMACmd_enum;
`define wait_bm_ready     0
`define dma_read          1
`define bm_read_prd       2
`define bm_ready          3

//typedef enum {command_start=0, dma_cmd=1, set_features_cmd=2} state_stCommand_enum;
`define command_start     0
`define dma_cmd           1
`define set_features_cmd  2


//typedef enum {setFeatIdle=0, setFeatWC=1, setFeatNWC=2, setFeatXFR0=3, setFeatXFR1=4} state_setFeatState_enum;
`define setFeatIdle       0
`define setFeatWC         1
`define setFeatNWC        2
`define setFeatXFR0       3
`define setFeatXFR1       4

//typedef enum {os_init=0, os_reset=1, os_write_cache=2, os_idle=3, os_read_pending=4, os_write_pending=5, os_read_ack_succ=6, os_read_ack_fail=7, os_write_ack_succ=8, os_write_ack_fail=9, os_error=10} state_osState_enum;
`define os_init           0
`define os_reset          1
`define os_write_cache    2
`define os_idle           3
`define os_read_pending   4
`define os_write_pending  5
`define os_read_ack_succ  6
`define os_read_ack_fail  7
`define os_write_ack_succ 8
`define os_write_ack_fail 9
`define os_error          10

module ide_hard_drive_controller_2(
        o_err,
        i_clk,
        i_osReqType_conc,
        i_reqLBA0_abs,
        i_reqLBA1_abs,
        i_reqLBA2_abs,
        i_reqLBA3_abs,
        i_reqLBA4_abs,
        i_reqLBA5_abs,
        i_reqSect0_abs,
        i_reqSect1_abs,
        i_reqBuf_abs,
        i_transSuccess_conc,
        controllable_tag_conc,
        controllable_bank_abs,
        controllable_addr_abs,
        controllable_write8_val_abs,
        controllable_fillPrdAddr_abs,
        controllable_fillPrdNSect_abs,
        controllable_featWCClass_conc,
        controllable_featNWCClass_conc,
        controllable_featXFRClass_conc,
        controllable_busMasterClass_conc,
        controllable_cmdErr_conc,
        controllable_dmaStartClass_conc );

input i_clk;
input i_osReqType_conc ;
input [7:0] i_reqLBA0_abs ;
input [7:0] i_reqLBA1_abs ;
input [7:0] i_reqLBA2_abs ;
input [7:0] i_reqLBA3_abs ;
input [7:0] i_reqLBA4_abs ;
input [7:0] i_reqLBA5_abs ;
input [7:0] i_reqSect0_abs ;
input [7:0] i_reqSect1_abs ;
input [31:0] i_reqBuf_abs ;
input i_transSuccess_conc ;
input [3:0] controllable_tag_conc ;
input [7:0] controllable_bank_abs ;
input [7:0] controllable_addr_abs ;
input [7:0] controllable_write8_val_abs ;
input [31:0] controllable_fillPrdAddr_abs ;
input [15:0] controllable_fillPrdNSect_abs ;
input controllable_featWCClass_conc ;
input controllable_featNWCClass_conc ;
input controllable_featXFRClass_conc ;
input controllable_busMasterClass_conc ;
input controllable_cmdErr_conc ;
input controllable_dmaStartClass_conc ;
output o_err;

reg [2:0] state_transferMode_abs;
reg state_pioDMA_conc ;
reg state_wce_conc ;
reg state_irqAsserted_conc ;
reg [1:0] state_stInternal_conc ;
reg [1:0] state_stDMACmd_conc ;
reg [1:0] state_stCommand_conc ;
reg [2:0] state_setFeatState_conc ;
reg [7:0] state_regFeature0_abs ;
reg [7:0] state_regFeature1_abs ;
reg [7:0] state_regSectors0_abs ;
reg [7:0] state_regSectors1_abs ;
reg [7:0] state_regLBALow0_abs ;
reg [7:0] state_regLBALow1_abs ;
reg [7:0] state_regLBAMid0_abs ;
reg [7:0] state_regLBAMid1_abs ;
reg [7:0] state_regLBAHigh0_abs ;
reg [7:0] state_regLBAHigh1_abs ;
reg [4:0] state_regDev_LBExt_abs ;
reg state_regDev_LBA_abs ;
reg [7:0] state_regError_abs ;
reg [7:0] state_regCommand_abs ;
reg state_regControl_NIEn_conc ;
reg state_regControl_SRST_conc ;
reg state_regControl_HOB_conc ;
reg state_regStatus_ERR_conc ;
reg [1:0] state_regStatus_obs_conc ;
reg state_regStatus_DRQ_conc ;
reg state_regStatus_bit4_conc ;
reg state_regStatus_DF_conc ;
reg state_regStatus_DRDY_conc ;
reg [1:0] state_regStatus_BSY_conc ;
reg state_regBMCommand_Start_abs ;
reg state_regBMCommand_RW_abs ;
reg state_regBMStatus_ACTV_conc ;
reg state_regBMStatus_ERR_conc ;
reg state_regBMStatus_IRQ_conc ;
reg [1:0] state_regBMStatus_resv_conc ;
reg state_regBMStatus_DRV0CAP_conc ;
reg state_regBMStatus_DRV1CAP_conc ;
reg state_regBMStatus_SMPLX_conc ;
reg [31:0] state_regBMPRD_abs ;
reg [31:0] state_bufAddr_abs ;
reg [15:0] state_bufSectors_abs ;
reg state_readPrd_conc ;
reg state_prdValid_conc ;
reg state_srstTimerSignalled_conc ;

reg [3:0] state_osState_conc ;
reg [7:0] state_os_lba0_abs ;
reg [7:0] state_os_lba1_abs ;
reg [7:0] state_os_lba2_abs ;
reg [7:0] state_os_lba3_abs ;
reg [7:0] state_os_lba4_abs ;
reg [7:0] state_os_lba5_abs ;
reg [7:0] state_os_sect0_abs ;
reg [7:0] state_os_sect1_abs ;
reg [31:0] state_os_buf_abs ;

reg [3:0] fair_cnt;

wire transferMode3;
wire nwc;
wire bm_event;
wire transferCorrect;
wire transferCorrect_0;
wire transferCorrect_1;
wire buechi_satisfied;
wire [2:0] next_state_transferMode_abs;
wire next_state_pioDMA_conc ;
wire next_state_wce_conc ;
wire next_state_irqAsserted_conc ;
wire [1:0] next_state_stInternal_conc ;
wire [1:0] next_state_stDMACmd_conc ;
wire [1:0] next_state_stCommand_conc ;
wire [2:0] next_state_setFeatState_conc ;
wire [7:0] next_state_regFeature0_abs ;
wire [7:0] next_state_regFeature1_abs ;
wire [7:0] next_state_regSectors0_abs ;
wire [7:0] next_state_regSectors1_abs ;
wire [7:0] next_state_regLBALow0_abs ;
wire [7:0] next_state_regLBALow1_abs ;
wire [7:0] next_state_regLBAMid0_abs ;
wire [7:0] next_state_regLBAMid1_abs ;
wire [7:0] next_state_regLBAHigh0_abs ;
wire [7:0] next_state_regLBAHigh1_abs ;
wire [4:0] next_state_regDev_LBExt_abs ;
wire next_state_regDev_LBA_abs ;
wire [7:0] next_state_regError_abs ;
wire [7:0] next_state_regCommand_abs ;
wire next_state_regControl_NIEn_conc ;
wire next_state_regControl_SRST_conc ;
wire next_state_regControl_HOB_conc ;
wire next_state_regStatus_ERR_conc ;
wire [1:0] next_state_regStatus_obs_conc ;
wire next_state_regStatus_DRQ_conc ;
wire next_state_regStatus_bit4_conc ;
wire next_state_regStatus_DF_conc ;
wire next_state_regStatus_DRDY_conc ;
wire [1:0] next_state_regStatus_BSY_conc ;
wire next_state_regBMCommand_Start_abs ;
wire next_state_regBMCommand_RW_abs ;
wire next_state_regBMStatus_ACTV_conc ;
wire next_state_regBMStatus_ERR_conc ;
wire next_state_regBMStatus_IRQ_conc ;
wire [1:0] next_state_regBMStatus_resv_conc ;
wire next_state_regBMStatus_DRV0CAP_conc ;
wire next_state_regBMStatus_DRV1CAP_conc ;
wire next_state_regBMStatus_SMPLX_conc ;
wire [31:0] next_state_regBMPRD_abs ;
wire [31:0] next_state_bufAddr_abs ;
wire [15:0] next_state_bufSectors_abs ;
wire next_state_readPrd_conc ;
wire next_state_prdValid_conc ;
wire next_state_srstTimerSignalled_conc ;

wire [3:0] next_state_osState_conc ;
wire [7:0] next_state_os_lba0_abs ;
wire [7:0] next_state_os_lba1_abs ;
wire [7:0] next_state_os_lba2_abs ;
wire [7:0] next_state_os_lba3_abs ;
wire [7:0] next_state_os_lba4_abs ;
wire [7:0] next_state_os_lba5_abs ;
wire [7:0] next_state_os_sect0_abs ;
wire [7:0] next_state_os_sect1_abs ;
wire [31:0] next_state_os_buf_abs ;

// some abbreviations:
assign transferMode3 = (state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1);
assign nwc =           (state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1);
assign bm_event = (state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1);
assign transferCorrect = (state_os_lba0_abs==state_regLBALow0_abs    &&
                          state_os_lba1_abs==state_regLBALow1_abs    &&
                          state_os_lba2_abs==state_regLBAMid0_abs    &&
                          state_os_lba3_abs==state_regLBAMid1_abs    &&
                          state_os_lba4_abs==state_regLBAHigh0_abs   &&
                          state_os_lba5_abs==state_regLBAHigh1_abs   &&
                          state_os_sect0_abs==state_regSectors0_abs  &&
                          state_os_sect1_abs==state_regSectors1_abs  &&
                          state_os_buf_abs==state_bufAddr_abs);
assign transferCorrect_0 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==0);
assign transferCorrect_1 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==1);


// state updates:
  //Device state updates:
assign next_state_regFeature0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature0_abs;
assign next_state_regFeature1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature1_abs;
assign next_state_regSectors0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? controllable_write8_val_abs  : state_regSectors0_abs;
assign next_state_regSectors1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? state_regSectors0_abs : state_regSectors1_abs;
assign next_state_regLBALow0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? controllable_write8_val_abs  : state_regLBALow0_abs;
assign next_state_regLBALow1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? state_regLBALow0_abs  : state_regLBALow1_abs;
assign next_state_regLBAMid0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? controllable_write8_val_abs  : state_regLBAMid0_abs;
assign next_state_regLBAMid1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? state_regLBAMid0_abs  : state_regLBAMid1_abs;
assign next_state_regLBAHigh0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? controllable_write8_val_abs  : state_regLBAHigh0_abs;
assign next_state_regLBAHigh1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? state_regLBAHigh0_abs : state_regLBAHigh1_abs;
assign next_state_regDev_LBExt_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[4:0] : state_regDev_LBExt_abs;
assign next_state_regDev_LBA_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[6:6] : state_regDev_LBA_abs;
assign next_state_regCommand_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? controllable_write8_val_abs  : state_regCommand_abs;
assign next_state_stCommand_conc    = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? ((controllable_write8_val_abs == `CMD_SET_FEATURE) ? `set_features_cmd : ((controllable_write8_val_abs == `CMD_READ_DMA_EXT || controllable_write8_val_abs == `CMD_WRITE_DMA_EXT) ? `dma_cmd : state_stCommand_conc)) : state_stCommand_conc;
assign next_state_regControl_NIEn_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ? controllable_write8_val_abs[1:1] : state_regControl_NIEn_conc;
assign next_state_regControl_HOB_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ? controllable_write8_val_abs[7:7] : ((controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && (controllable_addr_abs==`REG_FEATURE0 || controllable_addr_abs==`REG_SECTORS || controllable_addr_abs==`REG_LBA_LOW || controllable_addr_abs==`REG_LBA_MID || controllable_addr_abs==`REG_LBA_HIGH)) ? 0 : state_regControl_HOB_conc);
assign next_state_regBMCommand_Start_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[0:0] : state_regBMCommand_Start_abs;
assign next_state_regBMCommand_RW_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[3:3] : state_regBMCommand_RW_abs;
assign next_state_bufAddr_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdAddr_abs : state_bufAddr_abs;
assign next_state_bufSectors_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdNSect_abs : state_bufSectors_abs;
assign next_state_regBMPRD_abs = (controllable_tag_conc==`write32 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_PRD) ? ((state_stDMACmd_conc!=`wait_bm_ready) ? state_regBMPRD_abs : controllable_fillPrdAddr_abs) : state_regBMPRD_abs;
assign next_state_prdValid_conc = (controllable_tag_conc==`write32 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_PRD) ? ((state_stDMACmd_conc!=`wait_bm_ready) ? state_prdValid_conc : 1) : state_prdValid_conc;
assign next_state_pioDMA_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ?
             (
               (state_regControl_SRST_conc==0 && controllable_write8_val_abs[2:2]==1 || state_regControl_SRST_conc==1 && controllable_write8_val_abs[2:2]==0) ?
               ((controllable_write8_val_abs[2:2] == 1 || state_stInternal_conc == `reset_ready) ? 0 : state_pioDMA_conc) :
               state_pioDMA_conc
             ) :
             (
              (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? 1 :
               ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? 0 : state_pioDMA_conc)
             );
assign next_state_wce_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ?
             (
               (state_regControl_SRST_conc==0 && controllable_write8_val_abs[2:2]==1 || state_regControl_SRST_conc==1 && controllable_write8_val_abs[2:2]==0) ?
               ((controllable_write8_val_abs[2:2] == 1 || state_stInternal_conc == `reset_ready) ? 1 : state_wce_conc) :
               state_wce_conc
             ) :
             (
              (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC  && controllable_featWCClass_conc==1) ? 1 :
               ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC && controllable_featNWCClass_conc==1) ? 0 : state_wce_conc)
             );

assign next_state_stInternal_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ?
             (
               (state_regControl_SRST_conc==0 && controllable_write8_val_abs[2:2]==1 || state_regControl_SRST_conc==1 && controllable_write8_val_abs[2:2]==0) ?
               ((controllable_write8_val_abs[2:2] == 1) ? `reset_ready : ((state_stInternal_conc == `reset_ready) ? `idle : state_stInternal_conc)) :
               state_stInternal_conc
             ) :
             (
              (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD) ? `command : state_stInternal_conc
             );

assign next_state_irqAsserted_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT && state_regControl_NIEn_conc==0 && state_regBMStatus_IRQ_conc!=0) ? 1 : ((state_regControl_NIEn_conc==0) ? 0 : state_irqAsserted_conc);

assign next_state_regBMStatus_ERR_conc = (controllable_tag_conc==`write8  && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_STATUS && controllable_write8_val_abs[1:1]==1) ? 0 :
                    ((controllable_tag_conc==`write8  && controllable_bank_abs==`REG_BM_COMMAND && (state_stDMACmd_conc != `wait_bm_ready || state_stDMACmd_conc != `dma_read)) ? 1 :
                    ((controllable_tag_conc==`write32 && controllable_bank_abs==`RDMA && state_stDMACmd_conc != `wait_bm_ready) ? 1 :
                    ((controllable_tag_conc==`write8  && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT && state_regControl_SRST_conc==1 && controllable_write8_val_abs[2:2]==0) ? 0 : state_regBMStatus_ERR_conc)));

assign next_state_regBMStatus_IRQ_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_STATUS && controllable_write8_val_abs[2:2]==1) ? 0 : state_regBMStatus_IRQ_conc;
assign next_state_regBMStatus_DRV0CAP_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_STATUS) ? controllable_write8_val_abs[5:5] : state_regBMStatus_DRV0CAP_conc;
assign next_state_regBMStatus_DRV1CAP_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_STATUS) ? controllable_write8_val_abs[6:6] : state_regBMStatus_DRV1CAP_conc;



assign next_state_setFeatState_conc = (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_WC) ? `setFeatWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_NWC) ? `setFeatNWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE && state_regSectors0_abs[7:3]==`XM_ULTRA_DMA) ? `setFeatXFR0 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE) ? `setFeatXFR1 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC   && controllable_featWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? `setFeatIdle : state_setFeatState_conc)))))));

assign next_state_transferMode_abs = (state_setFeatState_conc==`setFeatXFR0) ? state_regSectors0_abs[2:0] :
                 ((state_setFeatState_conc==`setFeatXFR1) ? 3 : state_transferMode_abs);

assign next_state_stDMACmd_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ?
               (
                 (state_regBMCommand_Start_abs==0 && controllable_write8_val_abs[0:0]==1) ? `bm_read_prd : state_stDMACmd_conc
               ) :
               (
                 (state_stDMACmd_conc==`bm_read_prd) ?
                 (((state_regBMCommand_RW_abs == 1 && state_regCommand_abs != `CMD_READ_DMA_EXT) || (state_regBMCommand_RW_abs == 0 && state_regCommand_abs != `CMD_WRITE_DMA_EXT) || (state_regSectors0_abs != state_bufSectors_abs[7:0]) || (state_regSectors1_abs != state_bufSectors_abs[15:8]) || state_regDev_LBA_abs != 1) ? state_stDMACmd_conc : ((controllable_dmaStartClass_conc==1) ? `bm_ready : state_stDMACmd_conc)) :
                 ((state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1) ? `wait_bm_ready : state_stDMACmd_conc)
               );

assign next_state_regControl_SRST_conc = 0;

//OS state updates
assign next_state_os_lba0_abs = (controllable_tag_conc==`os_req) ? i_reqLBA0_abs : state_os_lba0_abs;
assign next_state_os_lba1_abs = (controllable_tag_conc==`os_req) ? i_reqLBA1_abs : state_os_lba1_abs;
assign next_state_os_lba2_abs = (controllable_tag_conc==`os_req) ? i_reqLBA2_abs : state_os_lba2_abs;
assign next_state_os_lba3_abs = (controllable_tag_conc==`os_req) ? i_reqLBA3_abs : state_os_lba3_abs;
assign next_state_os_lba4_abs = (controllable_tag_conc==`os_req) ? i_reqLBA4_abs : state_os_lba4_abs;
assign next_state_os_lba5_abs = (controllable_tag_conc==`os_req) ? i_reqLBA5_abs : state_os_lba5_abs;
assign next_state_os_sect0_abs = (controllable_tag_conc==`os_req) ? i_reqSect0_abs : state_os_sect0_abs;
assign next_state_os_sect1_abs = (controllable_tag_conc==`os_req) ? i_reqSect1_abs : state_os_sect1_abs;
assign next_state_os_buf_abs = (controllable_tag_conc==`os_req) ? i_reqBuf_abs : state_os_buf_abs;

assign next_state_osState_conc = (state_osState_conc==`os_init && controllable_tag_conc==`reset) ? `os_reset :
      ((state_osState_conc==`os_reset && nwc && controllable_tag_conc==`class_event) ? `os_write_cache :
      ((state_osState_conc==`os_write_cache && transferMode3 && controllable_tag_conc==`class_event) ? `os_idle :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`read) ? `os_read_pending :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`write) ? `os_write_pending :
      ((state_osState_conc==`os_read_pending && bm_event && !transferCorrect_0 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_read_ack_succ :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_read_ack_fail :
      ((state_osState_conc==`os_write_pending && bm_event && !transferCorrect_1 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_write_ack_succ :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_write_ack_fail :
      ((state_osState_conc==`os_read_ack_succ && controllable_tag_conc==`ack_read_succ) ? `os_idle :
      ((state_osState_conc==`os_read_ack_fail && controllable_tag_conc==`ack_read_fail) ? `os_idle :
      ((state_osState_conc==`os_write_ack_succ && controllable_tag_conc==`ack_write_succ) ? `os_idle :
      ((state_osState_conc==`os_write_ack_fail && controllable_tag_conc==`ack_write_fail) ? `os_idle : state_osState_conc))))))))))))));


// buechi-to-safety construction:                            
assign buechi_satisfied = (state_osState_conc == `os_idle);                          
                            
assign o_err = (fair_cnt >= 10) || controllable_tag_conc >= 10;

initial
 begin
  state_transferMode_abs = 0;
  state_pioDMA_conc = 0;
  state_wce_conc = 0;
  state_irqAsserted_conc = 0;
  state_stInternal_conc = `idle;
  state_stDMACmd_conc = `wait_bm_ready;
  state_stCommand_conc = `command_start;
  state_setFeatState_conc = `setFeatIdle;
  state_regFeature0_abs = 0;
  state_regFeature1_abs = 0;
  state_regSectors0_abs = 0;
  state_regSectors1_abs = 0;
  state_regLBALow0_abs = 0;
  state_regLBALow1_abs = 0;
  state_regLBAMid0_abs = 0;
  state_regLBAMid1_abs = 0;
  state_regLBAHigh0_abs = 0;
  state_regLBAHigh1_abs = 0;
  state_regDev_LBExt_abs = 0;
  state_regDev_LBA_abs = 0;
  state_regError_abs = 0;
  state_regCommand_abs = 0;
  state_regControl_NIEn_conc = 0;
  state_regControl_SRST_conc = 0;
  state_regControl_HOB_conc = 0;
  state_regStatus_ERR_conc = 0;
  state_regStatus_obs_conc = 0;
  state_regStatus_DRQ_conc = 0;
  state_regStatus_bit4_conc = 0;
  state_regStatus_DF_conc = 0;
  state_regStatus_DRDY_conc = 0;
  state_regStatus_BSY_conc = 0;
  state_regBMCommand_Start_abs = 0;
  state_regBMCommand_RW_abs = 0;
  state_regBMStatus_ACTV_conc = 0;
  state_regBMStatus_ERR_conc = 0;
  state_regBMStatus_IRQ_conc = 0;
  state_regBMStatus_resv_conc = 0;
  state_regBMStatus_DRV0CAP_conc = 0;
  state_regBMStatus_DRV1CAP_conc = 0;
  state_regBMStatus_SMPLX_conc = 0;
  state_regBMPRD_abs = 0;
  state_bufAddr_abs = 0;
  state_bufSectors_abs = 0;
  state_readPrd_conc = 0;
  state_prdValid_conc = 0;
  state_srstTimerSignalled_conc = 0;
  state_osState_conc = `os_init;
  state_os_lba0_abs = 0;
  state_os_lba1_abs = 0;
  state_os_lba2_abs = 0;
  state_os_lba3_abs = 0;
  state_os_lba4_abs = 0;
  state_os_lba5_abs = 0;
  state_os_sect0_abs = 0;
  state_os_sect1_abs = 0;
  state_os_buf_abs = 0;
  fair_cnt = 0;
 end

always @(posedge i_clk)
 begin

  if(buechi_satisfied)
   begin
    fair_cnt = 0;
   end
  else
   begin
    fair_cnt = fair_cnt + 1;
   end
 
  //Device state updates:
  state_regFeature0_abs          = next_state_regFeature0_abs ;
  state_regFeature1_abs          = next_state_regFeature1_abs ;
  state_regSectors0_abs          = next_state_regSectors0_abs ;
  state_regSectors1_abs          = next_state_regSectors1_abs ;
  state_regLBALow0_abs           = next_state_regLBALow0_abs ;
  state_regLBALow1_abs           = next_state_regLBALow1_abs ;
  state_regLBAMid0_abs           = next_state_regLBAMid0_abs ;
  state_regLBAMid1_abs           = next_state_regLBAMid1_abs ;
  state_regLBAHigh0_abs          = next_state_regLBAHigh0_abs ;
  state_regLBAHigh1_abs          = next_state_regLBAHigh1_abs ;
  state_regDev_LBExt_abs         = next_state_regDev_LBExt_abs ;
  state_regDev_LBA_abs           = next_state_regDev_LBA_abs ;
  state_regCommand_abs           = next_state_regCommand_abs ;
  state_stCommand_conc           = next_state_stCommand_conc ;
  state_regControl_NIEn_conc     = next_state_regControl_NIEn_conc ;
  state_regControl_HOB_conc      = next_state_regControl_HOB_conc ;
  state_regBMCommand_Start_abs   = next_state_regBMCommand_Start_abs ;
  state_regBMCommand_RW_abs      = next_state_regBMCommand_RW_abs ;
  state_bufAddr_abs              = next_state_bufAddr_abs ;
  state_bufSectors_abs           = next_state_bufSectors_abs ;
  state_regBMPRD_abs             = next_state_regBMPRD_abs ;
  state_prdValid_conc            = next_state_prdValid_conc ;
  state_pioDMA_conc              = next_state_pioDMA_conc ;
  state_wce_conc                 = next_state_wce_conc ;
  state_stInternal_conc          = next_state_stInternal_conc ;
  state_irqAsserted_conc         = next_state_irqAsserted_conc ;
  state_regBMStatus_ERR_conc     = next_state_regBMStatus_ERR_conc ;
  state_regBMStatus_IRQ_conc     = next_state_regBMStatus_IRQ_conc ;
  state_regBMStatus_DRV0CAP_conc = next_state_regBMStatus_DRV0CAP_conc ;
  state_regBMStatus_DRV1CAP_conc = next_state_regBMStatus_DRV1CAP_conc ;
  state_setFeatState_conc        = next_state_setFeatState_conc ;
  state_transferMode_abs         = next_state_transferMode_abs ;
  state_stDMACmd_conc            = next_state_stDMACmd_conc ;
  state_regControl_SRST_conc     = next_state_regControl_SRST_conc ;
  state_os_lba0_abs              = next_state_os_lba0_abs ;
  state_os_lba1_abs              = next_state_os_lba1_abs ;
  state_os_lba2_abs              = next_state_os_lba2_abs ;
  state_os_lba3_abs              = next_state_os_lba3_abs ;
  state_os_lba4_abs              = next_state_os_lba4_abs ;
  state_os_lba5_abs              = next_state_os_lba5_abs ;
  state_os_sect0_abs             = next_state_os_sect0_abs ;
  state_os_sect1_abs             = next_state_os_sect1_abs ;
  state_os_buf_abs               = next_state_os_buf_abs ;
  state_osState_conc             = next_state_osState_conc ;
 end
 
 
endmodule
-------------------------------
#!SYNTCOMP
SOLVED_BY : 0/4 [2017-pre-classification], 2/10 [SYNTCOMP2017-RealSeq], 3/6 [SYNTCOMP2017-RealPar], 0/6 [SYNTCOMP2017-SyntSeq], 0/4 [SYNTCOMP2017-SyntPar]
SOLVED_IN : 0.992 [SYNTCOMP2017-RealSeq], 0.943539 [SYNTCOMP2017-RealPar]
STATUS : realizable
REF_SIZE : 0
#.
