##########################################################################################################
#File: vmulhsu_vxCase-0.txt
#Brief: Test Configuration VLEN=SEW,LMUL=8,VL=8 : spills of V[vd=0]
#Details: MUL ret high bit of product (Signed)v2:=8 and scalar X. Stores result in vd:=[0:7], no inter-element carries
##########################################################################################################

#Input:

VS2:8
X:67
XLEN:64
SEW:32
LMUL:8
VD:0
VSTART:0
VLEN:32
VL:8
VM:1

V0	[55|55|55|55]
V1	[55|55|55|55]
V2	[55|55|55|55]
V3	[55|55|55|55]
V4	[55|55|55|55]
V5	[55|55|55|55]
V6	[55|55|55|55]
V7	[55|55|55|55]
V8	[53|02|01|00]
V9	[cc|cc|cc|cc]
V10	[8b|0a|09|08]
V11	[8f|0e|0d|0c]
V12	[13|12|11|10]
V13	[aa|16|15|14]
V14	[1b|1a|19|18]
V15	[1f|1e|1d|10]
V16	[01|01|01|01]
V17	[01|01|01|01]
V18	[01|01|01|01]
V19	[01|01|01|01]
V20	[01|01|01|01]
V21	[01|01|01|01]
V22	[01|01|01|01]
V23	[01|01|01|01]
V24	[00|00|00|00]
V25	[00|00|00|00]
V26	[00|00|00|00]
V27	[00|00|00|00]
V28	[00|00|00|00]
V29	[00|00|00|00]
V30	[00|00|00|00]
V31	[00|00|00|00]

#Output:

V0	[00|00|00|15]
V1	[ff|ff|ff|f2]
V2	[ff|ff|ff|e1]
V3	[ff|ff|ff|e2]
V4	[00|00|00|04]
V5	[ff|ff|ff|e9]
V6	[00|00|00|07]
V7	[00|00|00|08]
V8	[53|02|01|00]
V9	[cc|cc|cc|cc]
V10	[8b|0a|09|08]
V11	[8f|0e|0d|0c]
V12	[13|12|11|10]
V13	[aa|16|15|14]
V14	[1b|1a|19|18]
V15	[1f|1e|1d|10]
V16	[01|01|01|01]
V17	[01|01|01|01]
V18	[01|01|01|01]
V19	[01|01|01|01]
V20	[01|01|01|01]
V21	[01|01|01|01]
V22	[01|01|01|01]
V23	[01|01|01|01]
V24	[00|00|00|00]
V25	[00|00|00|00]
V26	[00|00|00|00]
V27	[00|00|00|00]
V28	[00|00|00|00]
V29	[00|00|00|00]
V30	[00|00|00|00]
V31	[00|00|00|00]

EXCEPTION:0
