{
  "module_name": "idt82p33_reg.h",
  "hash_id": "8e2847c62fa6dbf3e38398432602c5c99b6ded671b99b5f1b42734b09d6155e5",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/idt82p33_reg.h",
  "human_readable_source": " \n \n#ifndef HAVE_IDT82P33_REG\n#define HAVE_IDT82P33_REG\n\n#define REG_ADDR(page, offset) (((page) << 0x7) | ((offset) & 0x7f))\n\n \n#define DPLL1_TOD_CNFG 0x134\n#define DPLL2_TOD_CNFG 0x1B4\n\n#define DPLL1_TOD_STS 0x10B\n#define DPLL2_TOD_STS 0x18B\n\n#define DPLL1_TOD_TRIGGER 0x115\n#define DPLL2_TOD_TRIGGER 0x195\n\n#define DPLL1_OPERATING_MODE_CNFG 0x120\n#define DPLL2_OPERATING_MODE_CNFG 0x1A0\n\n#define DPLL1_HOLDOVER_FREQ_CNFG 0x12C\n#define DPLL2_HOLDOVER_FREQ_CNFG 0x1AC\n\n#define DPLL1_PHASE_OFFSET_CNFG 0x143\n#define DPLL2_PHASE_OFFSET_CNFG 0x1C3\n\n#define DPLL1_SYNC_EDGE_CNFG 0x140\n#define DPLL2_SYNC_EDGE_CNFG 0x1C0\n\n#define DPLL1_INPUT_MODE_CNFG 0x116\n#define DPLL2_INPUT_MODE_CNFG 0x196\n\n#define DPLL1_OPERATING_STS 0x102\n#define DPLL2_OPERATING_STS 0x182\n\n#define DPLL1_CURRENT_FREQ_STS 0x103\n#define DPLL2_CURRENT_FREQ_STS 0x183\n\n#define REG_SOFT_RESET 0X381\n\n#define OUT_MUX_CNFG(outn) REG_ADDR(0x6, (0xC * (outn)))\n#define TOD_TRIGGER(wr_trig, rd_trig) ((wr_trig & 0xf) << 4 | (rd_trig & 0xf))\n\n \n#define SYNC_TOD BIT(1)\n#define PH_OFFSET_EN BIT(7)\n#define SQUELCH_ENABLE BIT(5)\n\n \n#define PLL_MODE_SHIFT\t\t(0)\n#define PLL_MODE_MASK\t\t(0x1F)\n#define COMBO_MODE_EN\t\tBIT(5)\n#define COMBO_MODE_SHIFT\t(6)\n#define COMBO_MODE_MASK\t\t(0x3)\n\n \n#define OPERATING_STS_MASK\t(0x7)\n#define OPERATING_STS_SHIFT\t(0x0)\n\n \n#define READ_TRIGGER_MASK\t(0xF)\n#define READ_TRIGGER_SHIFT\t(0x0)\n#define WRITE_TRIGGER_MASK\t(0xF0)\n#define WRITE_TRIGGER_SHIFT\t(0x4)\n\n \n#define SOFT_RESET_EN\t\tBIT(7)\n\nenum pll_mode {\n\tPLL_MODE_MIN = 0,\n\tPLL_MODE_AUTOMATIC = PLL_MODE_MIN,\n\tPLL_MODE_FORCE_FREERUN = 1,\n\tPLL_MODE_FORCE_HOLDOVER = 2,\n\tPLL_MODE_FORCE_LOCKED = 4,\n\tPLL_MODE_FORCE_PRE_LOCKED2 = 5,\n\tPLL_MODE_FORCE_PRE_LOCKED = 6,\n\tPLL_MODE_FORCE_LOST_PHASE = 7,\n\tPLL_MODE_DCO = 10,\n\tPLL_MODE_WPH = 18,\n\tPLL_MODE_MAX = PLL_MODE_WPH,\n};\n\nenum hw_tod_trig_sel {\n\tHW_TOD_TRIG_SEL_MIN = 0,\n\tHW_TOD_TRIG_SEL_NO_WRITE = HW_TOD_TRIG_SEL_MIN,\n\tHW_TOD_TRIG_SEL_NO_READ = HW_TOD_TRIG_SEL_MIN,\n\tHW_TOD_TRIG_SEL_SYNC_SEL = 1,\n\tHW_TOD_TRIG_SEL_IN12 = 2,\n\tHW_TOD_TRIG_SEL_IN13 = 3,\n\tHW_TOD_TRIG_SEL_IN14 = 4,\n\tHW_TOD_TRIG_SEL_TOD_PPS = 5,\n\tHW_TOD_TRIG_SEL_TIMER_INTERVAL = 6,\n\tHW_TOD_TRIG_SEL_MSB_PHASE_OFFSET_CNFG = 7,\n\tHW_TOD_TRIG_SEL_MSB_HOLDOVER_FREQ_CNFG = 8,\n\tHW_TOD_WR_TRIG_SEL_MSB_TOD_CNFG = 9,\n\tHW_TOD_RD_TRIG_SEL_LSB_TOD_STS = HW_TOD_WR_TRIG_SEL_MSB_TOD_CNFG,\n\tWR_TRIG_SEL_MAX = HW_TOD_WR_TRIG_SEL_MSB_TOD_CNFG,\n};\n\n \nenum dpll_state {\n\tDPLL_STATE_FREERUN = 1,\n\tDPLL_STATE_HOLDOVER = 2,\n\tDPLL_STATE_LOCKED = 4,\n\tDPLL_STATE_PRELOCKED2 = 5,\n\tDPLL_STATE_PRELOCKED = 6,\n\tDPLL_STATE_LOSTPHASE = 7,\n\tDPLL_STATE_MAX\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}