<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z030-sbv485-1</Part>
        <TopModelName>fft32</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.935</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>140</Best-caseLatency>
            <Average-caseLatency>140</Average-caseLatency>
            <Worst-caseLatency>140</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.400 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>1.400 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.400 us</Worst-caseRealTimeLatency>
            <Interval-min>141</Interval-min>
            <Interval-max>141</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>44</BRAM_18K>
            <DSP>182</DSP>
            <FF>10251</FF>
            <LUT>15752</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>530</BRAM_18K>
            <DSP>400</DSP>
            <FF>157200</FF>
            <LUT>78600</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>fft32</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>fft32</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TDATA</name>
            <Object>in_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>48</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TVALID</name>
            <Object>in_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TREADY</name>
            <Object>in_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TDATA</name>
            <Object>out_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>48</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TVALID</name>
            <Object>out_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TREADY</name>
            <Object>out_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>fft32</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_fft32_Pipeline_input_loop_fu_332</InstName>
                    <ModuleName>fft32_Pipeline_input_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>332</ID>
                    <BindInstances>add_ln73_fu_1282_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_402</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>402</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>73</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inabs_fu_82_p2 mul_14ns_22ns_35_1_1_U70 mac_muladd_2ns_16ns_18ns_18_4_1_U71 mac_muladd_2ns_16ns_18ns_18_4_1_U71 sub_ln254_fu_139_p2 sub_ln280_fu_183_p2 sub_ln292_fu_210_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_410</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>410</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>73</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inabs_fu_82_p2 mul_14ns_22ns_35_1_1_U70 mac_muladd_2ns_16ns_18ns_18_4_1_U71 mac_muladd_2ns_16ns_18ns_18_4_1_U71 sub_ln254_fu_139_p2 sub_ln280_fu_183_p2 sub_ln292_fu_210_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_418</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>418</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>73</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inabs_fu_82_p2 mul_14ns_22ns_35_1_1_U70 mac_muladd_2ns_16ns_18ns_18_4_1_U71 mac_muladd_2ns_16ns_18ns_18_4_1_U71 sub_ln254_fu_139_p2 sub_ln280_fu_183_p2 sub_ln292_fu_210_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_426</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>426</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>73</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inabs_fu_82_p2 mul_14ns_22ns_35_1_1_U70 mac_muladd_2ns_16ns_18ns_18_4_1_U71 mac_muladd_2ns_16ns_18ns_18_4_1_U71 sub_ln254_fu_139_p2 sub_ln280_fu_183_p2 sub_ln292_fu_210_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_434</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>434</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>73</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inabs_fu_82_p2 mul_14ns_22ns_35_1_1_U70 mac_muladd_2ns_16ns_18ns_18_4_1_U71 mac_muladd_2ns_16ns_18ns_18_4_1_U71 sub_ln254_fu_139_p2 sub_ln280_fu_183_p2 sub_ln292_fu_210_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_447</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>447</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>73</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inabs_fu_82_p2 mul_14ns_22ns_35_1_1_U70 mac_muladd_2ns_16ns_18ns_18_4_1_U71 mac_muladd_2ns_16ns_18ns_18_4_1_U71 sub_ln254_fu_139_p2 sub_ln280_fu_183_p2 sub_ln292_fu_210_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_455</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>455</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>73</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inabs_fu_82_p2 mul_14ns_22ns_35_1_1_U70 mac_muladd_2ns_16ns_18ns_18_4_1_U71 mac_muladd_2ns_16ns_18ns_18_4_1_U71 sub_ln254_fu_139_p2 sub_ln280_fu_183_p2 sub_ln292_fu_210_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_463</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>463</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>73</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inabs_fu_82_p2 mul_14ns_22ns_35_1_1_U70 mac_muladd_2ns_16ns_18ns_18_4_1_U71 mac_muladd_2ns_16ns_18ns_18_4_1_U71 sub_ln254_fu_139_p2 sub_ln280_fu_183_p2 sub_ln292_fu_210_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_471</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>471</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>73</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inabs_fu_82_p2 mul_14ns_22ns_35_1_1_U70 mac_muladd_2ns_16ns_18ns_18_4_1_U71 mac_muladd_2ns_16ns_18ns_18_4_1_U71 sub_ln254_fu_139_p2 sub_ln280_fu_183_p2 sub_ln292_fu_210_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_479</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>479</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>73</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inabs_fu_82_p2 mul_14ns_22ns_35_1_1_U70 mac_muladd_2ns_16ns_18ns_18_4_1_U71 mac_muladd_2ns_16ns_18ns_18_4_1_U71 sub_ln254_fu_139_p2 sub_ln280_fu_183_p2 sub_ln292_fu_210_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_487</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>487</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>73</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inabs_fu_82_p2 mul_14ns_22ns_35_1_1_U70 mac_muladd_2ns_16ns_18ns_18_4_1_U71 mac_muladd_2ns_16ns_18ns_18_4_1_U71 sub_ln254_fu_139_p2 sub_ln280_fu_183_p2 sub_ln292_fu_210_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft32_Pipeline_output_loop_fu_495</InstName>
                    <ModuleName>fft32_Pipeline_output_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>495</ID>
                    <BindInstances>add_ln157_fu_579_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>ar0_fu_1709_p2 ai0_fu_1715_p2 ar1_fu_1721_p2 ai1_fu_1727_p2 cr0_fu_1733_p2 ci0_fu_1739_p2 cr1_fu_1745_p2 ci1_fu_1751_p2 ar0_1_fu_1757_p2 ai0_1_fu_1763_p2 ar1_1_fu_1769_p2 ai1_1_fu_1775_p2 cr0_1_fu_1781_p2 ci0_1_fu_1787_p2 cr1_1_fu_1793_p2 ci1_1_fu_1799_p2 ar0_2_fu_1805_p2 ai0_2_fu_1811_p2 ar1_2_fu_1817_p2 ai1_2_fu_1823_p2 cr0_2_fu_1829_p2 ci0_2_fu_1835_p2 cr1_2_fu_1841_p2 ci1_2_fu_1847_p2 ar0_3_fu_1853_p2 ai0_3_fu_1859_p2 ar1_3_fu_1865_p2 ai1_3_fu_1871_p2 cr0_3_fu_1877_p2 ci0_3_fu_1883_p2 cr1_3_fu_1889_p2 ci1_3_fu_1895_p2 ar0_4_fu_701_p2 ai0_4_fu_707_p2 ar1_4_fu_713_p2 ai1_4_fu_719_p2 cr0_4_fu_725_p2 ci0_4_fu_731_p2 cr1_4_fu_737_p2 ci1_4_fu_743_p2 ar0_5_fu_749_p2 ai0_5_fu_755_p2 ar1_5_fu_761_p2 ai1_5_fu_767_p2 cr0_5_fu_773_p2 ci0_5_fu_779_p2 cr1_5_fu_785_p2 ci1_5_fu_791_p2 ar0_6_fu_797_p2 ai0_6_fu_803_p2 ar1_6_fu_809_p2 ai1_6_fu_815_p2 cr0_6_fu_821_p2 ci0_6_fu_827_p2 cr1_6_fu_833_p2 ci1_6_fu_839_p2 ar0_7_fu_845_p2 ai0_7_fu_851_p2 ar1_7_fu_857_p2 ai1_7_fu_863_p2 cr0_7_fu_869_p2 ci0_7_fu_875_p2 cr1_7_fu_881_p2 ci1_7_fu_887_p2 a_real_16_fu_1901_p2 a_imag_16_fu_1907_p2 add_ln35_fu_1913_p2 sub_ln35_fu_1919_p2 sub_ln36_fu_1925_p2 sub_ln36_1_fu_1931_p2 sub_ln37_fu_1937_p2 add_ln37_fu_1943_p2 a_real_18_fu_1949_p2 a_imag_18_fu_1955_p2 add_ln35_1_fu_1961_p2 sub_ln35_1_fu_1967_p2 sub_ln36_2_fu_1973_p2 sub_ln36_3_fu_1979_p2 sub_ln37_1_fu_1985_p2 add_ln37_1_fu_1991_p2 a_real_20_fu_1997_p2 a_imag_20_fu_2003_p2 add_ln35_2_fu_2009_p2 sub_ln35_2_fu_2015_p2 sub_ln36_4_fu_2021_p2 sub_ln36_5_fu_2027_p2 sub_ln37_2_fu_2033_p2 add_ln37_2_fu_2039_p2 a_real_22_fu_2045_p2 a_imag_22_fu_2051_p2 add_ln35_3_fu_2057_p2 sub_ln35_3_fu_2063_p2 sub_ln36_6_fu_2069_p2 sub_ln36_7_fu_2075_p2 sub_ln37_3_fu_2081_p2 add_ln37_3_fu_2087_p2 a_real_24_fu_893_p2 a_imag_24_fu_899_p2 add_ln35_4_fu_905_p2 sub_ln35_4_fu_911_p2 sub_ln36_8_fu_917_p2 sub_ln36_9_fu_923_p2 sub_ln37_4_fu_929_p2 add_ln37_4_fu_935_p2 a_real_25_fu_941_p2 a_imag_25_fu_947_p2 add_ln35_5_fu_953_p2 sub_ln35_5_fu_959_p2 sub_ln36_10_fu_965_p2 sub_ln36_11_fu_971_p2 sub_ln37_5_fu_977_p2 add_ln37_5_fu_983_p2 a_real_26_fu_989_p2 a_imag_26_fu_995_p2 add_ln35_6_fu_1001_p2 sub_ln35_6_fu_1007_p2 sub_ln36_12_fu_1013_p2 sub_ln36_13_fu_1019_p2 sub_ln37_6_fu_1025_p2 add_ln37_6_fu_1031_p2 a_real_27_fu_1037_p2 a_imag_27_fu_1043_p2 add_ln35_7_fu_1049_p2 sub_ln35_7_fu_1055_p2 sub_ln36_14_fu_1061_p2 sub_ln36_15_fu_1067_p2 sub_ln37_7_fu_1073_p2 add_ln37_7_fu_1079_p2 mul_16s_14s_28_1_1_U173 mac_mulsub_16s_14s_28s_28_4_1_U247 mac_mulsub_16s_14s_28s_28_4_1_U247 mul_16s_14s_28_1_1_U174 mac_muladd_16s_14s_28s_28_4_1_U248 mac_muladd_16s_14s_28s_28_4_1_U248 mul_16s_14s_28_1_1_U175 mac_mulsub_16s_14s_28s_28_4_1_U249 mac_mulsub_16s_14s_28s_28_4_1_U249 mul_16s_14s_28_1_1_U176 mac_muladd_16s_14s_28s_28_4_1_U250 mac_muladd_16s_14s_28s_28_4_1_U250 mul_16s_14s_28_1_1_U177 mac_mulsub_16s_14s_28s_28_4_1_U251 mac_mulsub_16s_14s_28s_28_4_1_U251 mul_16s_14s_28_1_1_U178 mac_muladd_16s_14s_28s_28_4_1_U252 mac_muladd_16s_14s_28s_28_4_1_U252 ar0_8_fu_3015_p2 ai0_8_fu_3020_p2 ar1_8_fu_3025_p2 ai1_8_fu_3030_p2 cr0_8_fu_3035_p2 ci0_8_fu_3041_p2 cr1_8_fu_3047_p2 ci1_8_fu_3053_p2 a_real_17_fu_3059_p2 a_imag_17_fu_3065_p2 stage2_real_48_fu_3071_p2 stage2_imag_48_fu_3077_p2 stage2_real_49_fu_3083_p2 stage2_imag_49_fu_3089_p2 stage2_real_50_fu_3095_p2 stage2_imag_50_fu_3101_p2 mul_16s_14s_28_1_1_U179 mac_mulsub_16s_14s_28s_28_4_1_U253 mac_mulsub_16s_14s_28s_28_4_1_U253 mul_16s_14s_28_1_1_U180 mac_muladd_16s_14s_28s_28_4_1_U254 mac_muladd_16s_14s_28s_28_4_1_U254 mul_16s_14s_28_1_1_U181 mac_mulsub_16s_14s_28s_28_4_1_U255 mac_mulsub_16s_14s_28s_28_4_1_U255 mul_16s_14s_28_1_1_U182 mac_muladd_16s_14s_28s_28_4_1_U256 mac_muladd_16s_14s_28s_28_4_1_U256 mul_16s_14s_28_1_1_U183 mac_mulsub_16s_14s_28s_28_4_1_U257 mac_mulsub_16s_14s_28s_28_4_1_U257 mul_16s_14s_28_1_1_U184 mac_muladd_16s_14s_28s_28_4_1_U258 mac_muladd_16s_14s_28s_28_4_1_U258 ar0_9_fu_3161_p2 ai0_9_fu_3166_p2 ar1_9_fu_3171_p2 ai1_9_fu_3176_p2 cr0_9_fu_3181_p2 ci0_9_fu_3187_p2 cr1_9_fu_3193_p2 ci1_9_fu_3199_p2 a_real_19_fu_3205_p2 a_imag_19_fu_3211_p2 stage2_real_51_fu_3217_p2 stage2_imag_51_fu_3223_p2 stage2_real_52_fu_3229_p2 stage2_imag_52_fu_3235_p2 stage2_real_53_fu_3241_p2 stage2_imag_53_fu_3247_p2 mul_16s_14s_28_1_1_U185 mac_mulsub_16s_14s_28s_28_4_1_U259 mac_mulsub_16s_14s_28s_28_4_1_U259 mul_16s_14s_28_1_1_U186 mac_muladd_16s_14s_28s_28_4_1_U260 mac_muladd_16s_14s_28s_28_4_1_U260 mul_16s_14s_28_1_1_U187 mac_mulsub_16s_14s_28s_28_4_1_U261 mac_mulsub_16s_14s_28s_28_4_1_U261 mul_16s_14s_28_1_1_U188 mac_muladd_16s_14s_28s_28_4_1_U262 mac_muladd_16s_14s_28s_28_4_1_U262 mul_16s_14s_28_1_1_U189 mac_mulsub_16s_14s_28s_28_4_1_U263 mac_mulsub_16s_14s_28s_28_4_1_U263 mul_16s_14s_28_1_1_U190 mac_muladd_16s_14s_28s_28_4_1_U264 mac_muladd_16s_14s_28s_28_4_1_U264 ar0_10_fu_3307_p2 ai0_10_fu_3312_p2 ar1_10_fu_3317_p2 ai1_10_fu_3322_p2 cr0_10_fu_3327_p2 ci0_10_fu_3333_p2 cr1_10_fu_3339_p2 ci1_10_fu_3345_p2 a_real_21_fu_3351_p2 a_imag_21_fu_3357_p2 stage2_real_54_fu_3363_p2 stage2_imag_54_fu_3369_p2 stage2_real_55_fu_3375_p2 stage2_imag_55_fu_3381_p2 stage2_real_56_fu_3387_p2 stage2_imag_56_fu_3393_p2 mul_16s_14s_28_1_1_U191 mac_mulsub_16s_14s_28s_28_4_1_U265 mac_mulsub_16s_14s_28s_28_4_1_U265 mul_16s_14s_28_1_1_U192 mac_muladd_16s_14s_28s_28_4_1_U266 mac_muladd_16s_14s_28s_28_4_1_U266 mul_16s_14s_28_1_1_U193 mac_mulsub_16s_14s_28s_28_4_1_U267 mac_mulsub_16s_14s_28s_28_4_1_U267 mul_16s_14s_28_1_1_U194 mac_muladd_16s_14s_28s_28_4_1_U268 mac_muladd_16s_14s_28s_28_4_1_U268 mul_16s_14s_28_1_1_U195 mac_mulsub_16s_14s_28s_28_4_1_U269 mac_mulsub_16s_14s_28s_28_4_1_U269 mul_16s_14s_28_1_1_U196 mac_muladd_16s_14s_28s_28_4_1_U270 mac_muladd_16s_14s_28s_28_4_1_U270 ar0_11_fu_3453_p2 ai0_11_fu_3458_p2 ar1_11_fu_3463_p2 ai1_11_fu_3468_p2 cr0_11_fu_3473_p2 ci0_11_fu_3479_p2 cr1_11_fu_3485_p2 ci1_11_fu_3491_p2 a_real_23_fu_3497_p2 a_imag_23_fu_3503_p2 stage2_real_57_fu_3509_p2 stage2_imag_57_fu_3515_p2 stage2_real_58_fu_3521_p2 stage2_imag_58_fu_3527_p2 stage2_real_59_fu_3533_p2 stage2_imag_59_fu_3539_p2 mul_16s_14s_28_1_1_U143 mac_mulsub_16s_14s_28s_28_4_1_U223 mac_mulsub_16s_14s_28s_28_4_1_U223 mul_16s_14s_28_1_1_U144 mac_muladd_16s_14s_28s_28_4_1_U224 mac_muladd_16s_14s_28s_28_4_1_U224 mul_16s_14s_28_1_1_U145 mac_mulsub_16s_14s_28s_28_4_1_U225 mac_mulsub_16s_14s_28s_28_4_1_U225 mul_16s_14s_28_1_1_U146 mac_muladd_16s_14s_28s_28_4_1_U226 mac_muladd_16s_14s_28s_28_4_1_U226 mul_16s_14s_28_1_1_U147 mac_mulsub_16s_14s_28s_28_4_1_U227 mac_mulsub_16s_14s_28s_28_4_1_U227 mul_16s_14s_28_1_1_U148 mac_muladd_16s_14s_28s_28_4_1_U228 mac_muladd_16s_14s_28s_28_4_1_U228 ar0_12_fu_2157_p2 ai0_12_fu_2161_p2 ar1_12_fu_2165_p2 ai1_12_fu_2169_p2 cr0_12_fu_2173_p2 ci0_12_fu_2177_p2 cr1_12_fu_2181_p2 ci1_12_fu_2185_p2 a_real_fu_2189_p2 a_imag_fu_2195_p2 add_ln35_12_fu_2201_p2 sub_ln35_12_fu_2207_p2 sub_ln36_24_fu_2213_p2 sub_ln36_25_fu_2219_p2 sub_ln37_12_fu_2225_p2 add_ln37_12_fu_2231_p2 mul_16s_14s_28_1_1_U149 mac_mulsub_16s_14s_28s_28_4_1_U229 mac_mulsub_16s_14s_28s_28_4_1_U229 mul_16s_14s_28_1_1_U150 mac_muladd_16s_14s_28s_28_4_1_U230 mac_muladd_16s_14s_28s_28_4_1_U230 mul_16s_14s_28_1_1_U151 mac_mulsub_16s_14s_28s_28_4_1_U231 mac_mulsub_16s_14s_28s_28_4_1_U231 mul_16s_14s_28_1_1_U152 mac_muladd_16s_14s_28s_28_4_1_U232 mac_muladd_16s_14s_28s_28_4_1_U232 mul_16s_14s_28_1_1_U153 mac_mulsub_16s_14s_28s_28_4_1_U233 mac_mulsub_16s_14s_28s_28_4_1_U233 mul_16s_14s_28_1_1_U154 mac_muladd_16s_14s_28s_28_4_1_U234 mac_muladd_16s_14s_28s_28_4_1_U234 ar0_13_fu_1437_p2 ai0_13_fu_2237_p2 ar1_13_fu_1442_p2 ai1_13_fu_2241_p2 cr0_13_fu_1447_p2 ci0_13_fu_2245_p2 cr1_13_fu_1453_p2 ci1_13_fu_2249_p2 a_real_11_fu_1459_p2 a_imag_11_fu_2253_p2 add_ln35_13_fu_2259_p2 sub_ln35_13_fu_2264_p2 sub_ln36_26_fu_1465_p2 sub_ln36_27_fu_2269_p2 sub_ln37_13_fu_2275_p2 add_ln37_13_fu_2280_p2 mul_16s_14s_28_1_1_U155 mac_mulsub_16s_14s_28s_28_4_1_U235 mac_mulsub_16s_14s_28s_28_4_1_U235 mul_16s_14s_28_1_1_U156 mac_muladd_16s_14s_28s_28_4_1_U236 mac_muladd_16s_14s_28s_28_4_1_U236 mul_16s_14s_28_1_1_U157 mac_mulsub_16s_14s_28s_28_4_1_U237 mac_mulsub_16s_14s_28s_28_4_1_U237 mul_16s_14s_28_1_1_U158 mac_muladd_16s_14s_28s_28_4_1_U238 mac_muladd_16s_14s_28s_28_4_1_U238 mul_16s_14s_28_1_1_U159 mac_mulsub_16s_14s_28s_28_4_1_U239 mac_mulsub_16s_14s_28s_28_4_1_U239 mul_16s_14s_28_1_1_U160 mac_muladd_16s_14s_28s_28_4_1_U240 mac_muladd_16s_14s_28s_28_4_1_U240 ar0_14_fu_1525_p2 ai0_14_fu_2285_p2 ar1_14_fu_1530_p2 ai1_14_fu_2289_p2 cr0_14_fu_2293_p2 ci0_14_fu_1535_p2 cr1_14_fu_2297_p2 ci1_14_fu_1541_p2 a_real_13_fu_2301_p2 a_imag_13_fu_2306_p2 add_ln35_14_fu_1547_p2 sub_ln35_14_fu_2311_p2 sub_ln36_28_fu_2317_p2 sub_ln36_29_fu_2322_p2 sub_ln37_14_fu_1553_p2 add_ln37_14_fu_2327_p2 mul_16s_14s_28_1_1_U161 mac_mulsub_16s_14s_28s_28_4_1_U241 mac_mulsub_16s_14s_28s_28_4_1_U241 mul_16s_14s_28_1_1_U162 mac_muladd_16s_14s_28s_28_4_1_U242 mac_muladd_16s_14s_28s_28_4_1_U242 mul_16s_14s_28_1_1_U163 mac_mulsub_16s_14s_28s_28_4_1_U243 mac_mulsub_16s_14s_28s_28_4_1_U243 mul_16s_14s_28_1_1_U164 mac_muladd_16s_14s_28s_28_4_1_U244 mac_muladd_16s_14s_28s_28_4_1_U244 mul_16s_14s_28_1_1_U165 mac_mulsub_16s_14s_28s_28_4_1_U245 mac_mulsub_16s_14s_28s_28_4_1_U245 mul_16s_14s_28_1_1_U166 mac_muladd_16s_14s_28s_28_4_1_U246 mac_muladd_16s_14s_28s_28_4_1_U246 ar0_15_fu_2333_p2 ai0_15_fu_2337_p2 ar1_15_fu_2341_p2 ai1_15_fu_2345_p2 cr0_15_fu_2349_p2 ci0_15_fu_2353_p2 cr1_15_fu_2357_p2 ci1_15_fu_2361_p2 a_real_15_fu_2365_p2 a_imag_15_fu_2371_p2 add_ln35_15_fu_2377_p2 sub_ln35_15_fu_2383_p2 sub_ln36_30_fu_2389_p2 sub_ln36_31_fu_2395_p2 sub_ln37_15_fu_2401_p2 add_ln37_15_fu_2407_p2 mul_16s_14s_28_1_1_U197 mac_mulsub_16s_14s_28s_28_4_1_U271 mac_mulsub_16s_14s_28s_28_4_1_U271 mul_16s_14s_28_1_1_U198 mac_muladd_16s_14s_28s_28_4_1_U272 mac_muladd_16s_14s_28s_28_4_1_U272 stage2_real_fu_3833_p2 stage2_imag_fu_3838_p2 stage2_real_17_fu_3843_p2 stage2_imag_17_fu_3848_p2 mul_16s_14s_28_1_1_U199 mac_mulsub_16s_14s_28s_28_4_1_U273 mac_mulsub_16s_14s_28s_28_4_1_U273 mul_16s_14s_28_1_1_U200 mac_muladd_16s_14s_28s_28_4_1_U274 mac_muladd_16s_14s_28s_28_4_1_U274 stage2_real_18_fu_3853_p2 stage2_imag_18_fu_3858_p2 stage2_real_19_fu_3863_p2 stage2_imag_19_fu_3868_p2 mul_16s_14s_28_1_1_U201 mac_mulsub_16s_14s_28s_28_4_1_U275 mac_mulsub_16s_14s_28s_28_4_1_U275 mul_16s_14s_28_1_1_U202 mac_muladd_16s_14s_28s_28_4_1_U276 mac_muladd_16s_14s_28s_28_4_1_U276 stage2_real_20_fu_3873_p2 stage2_imag_20_fu_3878_p2 stage2_real_21_fu_3883_p2 stage2_imag_21_fu_3888_p2 mul_16s_14s_28_1_1_U203 mac_mulsub_16s_14s_28s_28_4_1_U277 mac_mulsub_16s_14s_28s_28_4_1_U277 mul_16s_14s_28_1_1_U204 mac_muladd_16s_14s_28s_28_4_1_U278 mac_muladd_16s_14s_28s_28_4_1_U278 stage2_real_22_fu_3893_p2 stage2_imag_22_fu_3898_p2 stage2_real_23_fu_3903_p2 stage2_imag_23_fu_3908_p2 mul_16s_14s_28_1_1_U167 mac_mulsub_16s_14s_28s_28_4_1_U279 mac_mulsub_16s_14s_28s_28_4_1_U279 mul_16s_14s_28_1_1_U168 mac_muladd_16s_14s_28s_28_4_1_U280 mac_muladd_16s_14s_28s_28_4_1_U280 stage2_real_24_fu_3913_p2 stage2_imag_24_fu_3918_p2 stage2_real_25_fu_3923_p2 stage2_imag_25_fu_3928_p2 mul_16s_14s_28_1_1_U205 mac_mulsub_16s_14s_28s_28_4_1_U281 mac_mulsub_16s_14s_28s_28_4_1_U281 mul_16s_14s_28_1_1_U206 mac_muladd_16s_14s_28s_28_4_1_U282 mac_muladd_16s_14s_28s_28_4_1_U282 stage2_real_26_fu_3933_p2 stage2_imag_26_fu_3938_p2 stage2_real_27_fu_3943_p2 stage2_imag_27_fu_3948_p2 mul_16s_14s_28_1_1_U169 mac_mulsub_16s_14s_28s_28_4_1_U283 mac_mulsub_16s_14s_28s_28_4_1_U283 mul_16s_14s_28_1_1_U170 mac_muladd_16s_14s_28s_28_4_1_U284 mac_muladd_16s_14s_28s_28_4_1_U284 stage2_real_28_fu_3953_p2 stage2_imag_28_fu_3958_p2 stage2_real_29_fu_3963_p2 stage2_imag_29_fu_3968_p2 mul_16s_14s_28_1_1_U207 mac_mulsub_16s_14s_28s_28_4_1_U285 mac_mulsub_16s_14s_28s_28_4_1_U285 mul_16s_14s_28_1_1_U208 mac_muladd_16s_14s_28s_28_4_1_U286 mac_muladd_16s_14s_28s_28_4_1_U286 stage2_real_30_fu_3973_p2 stage2_imag_30_fu_3978_p2 stage2_real_31_fu_3983_p2 stage2_imag_31_fu_3988_p2 mul_16s_14s_28_1_1_U209 mac_mulsub_16s_14s_28s_28_4_1_U287 mac_mulsub_16s_14s_28s_28_4_1_U287 mul_16s_14s_28_1_1_U210 mac_muladd_16s_14s_28s_28_4_1_U288 mac_muladd_16s_14s_28s_28_4_1_U288 stage2_real_32_fu_3993_p2 stage2_imag_32_fu_3998_p2 stage2_real_33_fu_4003_p2 stage2_imag_33_fu_4008_p2 mul_16s_14s_28_1_1_U171 mac_mulsub_16s_14s_28s_28_4_1_U289 mac_mulsub_16s_14s_28s_28_4_1_U289 mul_16s_14s_28_1_1_U172 mac_muladd_16s_14s_28s_28_4_1_U290 mac_muladd_16s_14s_28s_28_4_1_U290 stage2_real_34_fu_4013_p2 stage2_imag_34_fu_4018_p2 stage2_real_35_fu_4023_p2 stage2_imag_35_fu_4028_p2 mul_16s_14s_28_1_1_U211 mac_mulsub_16s_14s_28s_28_4_1_U291 mac_mulsub_16s_14s_28s_28_4_1_U291 mul_16s_14s_28_1_1_U212 mac_muladd_16s_14s_28s_28_4_1_U292 mac_muladd_16s_14s_28s_28_4_1_U292 stage2_real_36_fu_4033_p2 stage2_imag_36_fu_4038_p2 stage2_real_37_fu_4043_p2 stage2_imag_37_fu_4048_p2 mul_16s_14s_28_1_1_U213 mac_mulsub_16s_14s_28s_28_4_1_U293 mac_mulsub_16s_14s_28s_28_4_1_U293 mul_16s_14s_28_1_1_U214 mac_muladd_16s_14s_28s_28_4_1_U294 mac_muladd_16s_14s_28s_28_4_1_U294 stage2_real_38_fu_4053_p2 stage2_imag_38_fu_4058_p2 stage2_real_39_fu_4063_p2 stage2_imag_39_fu_4068_p2 mul_16s_14s_28_1_1_U215 mac_mulsub_16s_14s_28s_28_4_1_U295 mac_mulsub_16s_14s_28s_28_4_1_U295 mul_16s_14s_28_1_1_U216 mac_muladd_16s_14s_28s_28_4_1_U296 mac_muladd_16s_14s_28s_28_4_1_U296 stage2_real_40_fu_4073_p2 stage2_imag_40_fu_4078_p2 stage2_real_41_fu_4083_p2 stage2_imag_41_fu_4088_p2 mul_16s_14s_28_1_1_U217 mac_mulsub_16s_14s_28s_28_4_1_U297 mac_mulsub_16s_14s_28s_28_4_1_U297 mul_16s_14s_28_1_1_U218 mac_muladd_16s_14s_28s_28_4_1_U298 mac_muladd_16s_14s_28s_28_4_1_U298 stage2_real_42_fu_4093_p2 stage2_imag_42_fu_4098_p2 stage2_real_43_fu_4103_p2 stage2_imag_43_fu_4108_p2 mul_16s_14s_28_1_1_U219 mac_mulsub_16s_14s_28s_28_4_1_U299 mac_mulsub_16s_14s_28s_28_4_1_U299 mul_16s_14s_28_1_1_U220 mac_muladd_16s_14s_28s_28_4_1_U300 mac_muladd_16s_14s_28s_28_4_1_U300 stage2_real_44_fu_4113_p2 stage2_imag_44_fu_4118_p2 stage2_real_45_fu_4123_p2 stage2_imag_45_fu_4128_p2 mul_16s_14s_28_1_1_U221 mac_mulsub_16s_14s_28s_28_4_1_U301 mac_mulsub_16s_14s_28s_28_4_1_U301 mul_16s_14s_28_1_1_U222 mac_muladd_16s_14s_28s_28_4_1_U302 mac_muladd_16s_14s_28s_28_4_1_U302 stage2_real_46_fu_4133_p2 stage2_imag_46_fu_4138_p2 stage2_real_47_fu_4143_p2 stage2_imag_47_fu_4148_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>fft32_Pipeline_input_loop</Name>
            <Loops>
                <input_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.413</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_loop>
                        <Name>input_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1032</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>644</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_1282_p2" SOURCE="FFT32_check.cpp:73" URAM="0" VARIABLE="add_ln73"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</Name>
            <Loops>
                <VITIS_LOOP_87_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.935</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>22</Best-caseLatency>
                    <Average-caseLatency>22</Average-caseLatency>
                    <Worst-caseLatency>22</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>22</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_87_1>
                        <Name>VITIS_LOOP_87_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>18</TripCount>
                        <Latency>20</Latency>
                        <AbsoluteTimeLatency>0.200 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_87_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>129</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>399</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_134_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:87" URAM="0" VARIABLE="add_ln87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_205_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_fu_211_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_217_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:104" URAM="0" VARIABLE="add_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_fu_223_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_229_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln109_fu_235_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:109" URAM="0" VARIABLE="sub_ln109"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="cordic_apfixed_circ_table_arctan_128_U" SOURCE="" URAM="0" VARIABLE="cordic_apfixed_circ_table_arctan_128"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>generic_sincos_16_4_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.935</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>29</Best-caseLatency>
                    <Average-caseLatency>29</Average-caseLatency>
                    <Worst-caseLatency>29</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.290 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.290 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.290 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>29</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>247</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>613</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="inabs_fu_82_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:237" URAM="0" VARIABLE="inabs"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_14ns_22ns_35_1_1_U70" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:64" URAM="0" VARIABLE="mul_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2ns_16ns_18ns_18_4_1_U71" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:68" URAM="0" VARIABLE="mul_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2ns_16ns_18ns_18_4_1_U71" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:68" URAM="0" VARIABLE="add_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln254_fu_139_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:254" URAM="0" VARIABLE="sub_ln254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln280_fu_183_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:280" URAM="0" VARIABLE="sub_ln280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln292_fu_210_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:292" URAM="0" VARIABLE="sub_ln292"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft32_Pipeline_output_loop</Name>
            <Loops>
                <output_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.413</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_loop>
                        <Name>output_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>42</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>375</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_fu_579_p2" SOURCE="FFT32_check.cpp:157" URAM="0" VARIABLE="add_ln157"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft32</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.935</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>140</Best-caseLatency>
                    <Average-caseLatency>140</Average-caseLatency>
                    <Worst-caseLatency>140</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.400 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.400 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.400 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>141</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>44</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>8</UTIL_BRAM>
                    <DSP>182</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>45</UTIL_DSP>
                    <FF>10251</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>15752</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>20</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_fu_1709_p2" SOURCE="FFT32_check.cpp:24" URAM="0" VARIABLE="ar0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_fu_1715_p2" SOURCE="FFT32_check.cpp:25" URAM="0" VARIABLE="ai0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_fu_1721_p2" SOURCE="FFT32_check.cpp:26" URAM="0" VARIABLE="ar1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_fu_1727_p2" SOURCE="FFT32_check.cpp:27" URAM="0" VARIABLE="ai1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_fu_1733_p2" SOURCE="FFT32_check.cpp:28" URAM="0" VARIABLE="cr0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_fu_1739_p2" SOURCE="FFT32_check.cpp:29" URAM="0" VARIABLE="ci0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_fu_1745_p2" SOURCE="FFT32_check.cpp:30" URAM="0" VARIABLE="cr1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_fu_1751_p2" SOURCE="FFT32_check.cpp:31" URAM="0" VARIABLE="ci1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_1_fu_1757_p2" SOURCE="FFT32_check.cpp:24" URAM="0" VARIABLE="ar0_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_1_fu_1763_p2" SOURCE="FFT32_check.cpp:25" URAM="0" VARIABLE="ai0_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_1_fu_1769_p2" SOURCE="FFT32_check.cpp:26" URAM="0" VARIABLE="ar1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_1_fu_1775_p2" SOURCE="FFT32_check.cpp:27" URAM="0" VARIABLE="ai1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_1_fu_1781_p2" SOURCE="FFT32_check.cpp:28" URAM="0" VARIABLE="cr0_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_1_fu_1787_p2" SOURCE="FFT32_check.cpp:29" URAM="0" VARIABLE="ci0_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_1_fu_1793_p2" SOURCE="FFT32_check.cpp:30" URAM="0" VARIABLE="cr1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_1_fu_1799_p2" SOURCE="FFT32_check.cpp:31" URAM="0" VARIABLE="ci1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_2_fu_1805_p2" SOURCE="FFT32_check.cpp:24" URAM="0" VARIABLE="ar0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_2_fu_1811_p2" SOURCE="FFT32_check.cpp:25" URAM="0" VARIABLE="ai0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_2_fu_1817_p2" SOURCE="FFT32_check.cpp:26" URAM="0" VARIABLE="ar1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_2_fu_1823_p2" SOURCE="FFT32_check.cpp:27" URAM="0" VARIABLE="ai1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_2_fu_1829_p2" SOURCE="FFT32_check.cpp:28" URAM="0" VARIABLE="cr0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_2_fu_1835_p2" SOURCE="FFT32_check.cpp:29" URAM="0" VARIABLE="ci0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_2_fu_1841_p2" SOURCE="FFT32_check.cpp:30" URAM="0" VARIABLE="cr1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_2_fu_1847_p2" SOURCE="FFT32_check.cpp:31" URAM="0" VARIABLE="ci1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_3_fu_1853_p2" SOURCE="FFT32_check.cpp:24" URAM="0" VARIABLE="ar0_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_3_fu_1859_p2" SOURCE="FFT32_check.cpp:25" URAM="0" VARIABLE="ai0_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_3_fu_1865_p2" SOURCE="FFT32_check.cpp:26" URAM="0" VARIABLE="ar1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_3_fu_1871_p2" SOURCE="FFT32_check.cpp:27" URAM="0" VARIABLE="ai1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_3_fu_1877_p2" SOURCE="FFT32_check.cpp:28" URAM="0" VARIABLE="cr0_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_3_fu_1883_p2" SOURCE="FFT32_check.cpp:29" URAM="0" VARIABLE="ci0_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_3_fu_1889_p2" SOURCE="FFT32_check.cpp:30" URAM="0" VARIABLE="cr1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_3_fu_1895_p2" SOURCE="FFT32_check.cpp:31" URAM="0" VARIABLE="ci1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_4_fu_701_p2" SOURCE="FFT32_check.cpp:24" URAM="0" VARIABLE="ar0_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_4_fu_707_p2" SOURCE="FFT32_check.cpp:25" URAM="0" VARIABLE="ai0_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_4_fu_713_p2" SOURCE="FFT32_check.cpp:26" URAM="0" VARIABLE="ar1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_4_fu_719_p2" SOURCE="FFT32_check.cpp:27" URAM="0" VARIABLE="ai1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_4_fu_725_p2" SOURCE="FFT32_check.cpp:28" URAM="0" VARIABLE="cr0_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_4_fu_731_p2" SOURCE="FFT32_check.cpp:29" URAM="0" VARIABLE="ci0_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_4_fu_737_p2" SOURCE="FFT32_check.cpp:30" URAM="0" VARIABLE="cr1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_4_fu_743_p2" SOURCE="FFT32_check.cpp:31" URAM="0" VARIABLE="ci1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_5_fu_749_p2" SOURCE="FFT32_check.cpp:24" URAM="0" VARIABLE="ar0_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_5_fu_755_p2" SOURCE="FFT32_check.cpp:25" URAM="0" VARIABLE="ai0_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_5_fu_761_p2" SOURCE="FFT32_check.cpp:26" URAM="0" VARIABLE="ar1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_5_fu_767_p2" SOURCE="FFT32_check.cpp:27" URAM="0" VARIABLE="ai1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_5_fu_773_p2" SOURCE="FFT32_check.cpp:28" URAM="0" VARIABLE="cr0_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_5_fu_779_p2" SOURCE="FFT32_check.cpp:29" URAM="0" VARIABLE="ci0_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_5_fu_785_p2" SOURCE="FFT32_check.cpp:30" URAM="0" VARIABLE="cr1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_5_fu_791_p2" SOURCE="FFT32_check.cpp:31" URAM="0" VARIABLE="ci1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_6_fu_797_p2" SOURCE="FFT32_check.cpp:24" URAM="0" VARIABLE="ar0_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_6_fu_803_p2" SOURCE="FFT32_check.cpp:25" URAM="0" VARIABLE="ai0_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_6_fu_809_p2" SOURCE="FFT32_check.cpp:26" URAM="0" VARIABLE="ar1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_6_fu_815_p2" SOURCE="FFT32_check.cpp:27" URAM="0" VARIABLE="ai1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_6_fu_821_p2" SOURCE="FFT32_check.cpp:28" URAM="0" VARIABLE="cr0_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_6_fu_827_p2" SOURCE="FFT32_check.cpp:29" URAM="0" VARIABLE="ci0_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_6_fu_833_p2" SOURCE="FFT32_check.cpp:30" URAM="0" VARIABLE="cr1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_6_fu_839_p2" SOURCE="FFT32_check.cpp:31" URAM="0" VARIABLE="ci1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_7_fu_845_p2" SOURCE="FFT32_check.cpp:24" URAM="0" VARIABLE="ar0_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_7_fu_851_p2" SOURCE="FFT32_check.cpp:25" URAM="0" VARIABLE="ai0_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_7_fu_857_p2" SOURCE="FFT32_check.cpp:26" URAM="0" VARIABLE="ar1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_7_fu_863_p2" SOURCE="FFT32_check.cpp:27" URAM="0" VARIABLE="ai1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_7_fu_869_p2" SOURCE="FFT32_check.cpp:28" URAM="0" VARIABLE="cr0_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_7_fu_875_p2" SOURCE="FFT32_check.cpp:29" URAM="0" VARIABLE="ci0_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_7_fu_881_p2" SOURCE="FFT32_check.cpp:30" URAM="0" VARIABLE="cr1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_7_fu_887_p2" SOURCE="FFT32_check.cpp:31" URAM="0" VARIABLE="ci1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_16_fu_1901_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_real_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_16_fu_1907_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_imag_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_1913_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="add_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln35_fu_1919_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="sub_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_fu_1925_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_1_fu_1931_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln37_fu_1937_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="sub_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_1943_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_18_fu_1949_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_real_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_18_fu_1955_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_imag_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_1_fu_1961_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="add_ln35_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln35_1_fu_1967_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="sub_ln35_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_2_fu_1973_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_3_fu_1979_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln37_1_fu_1985_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="sub_ln37_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_1_fu_1991_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="add_ln37_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_20_fu_1997_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_real_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_20_fu_2003_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_imag_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_2_fu_2009_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="add_ln35_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln35_2_fu_2015_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="sub_ln35_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_4_fu_2021_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_5_fu_2027_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln37_2_fu_2033_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="sub_ln37_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_2_fu_2039_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="add_ln37_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_22_fu_2045_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_real_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_22_fu_2051_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_imag_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_3_fu_2057_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="add_ln35_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln35_3_fu_2063_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="sub_ln35_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_6_fu_2069_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_7_fu_2075_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln37_3_fu_2081_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="sub_ln37_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_3_fu_2087_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="add_ln37_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_24_fu_893_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_real_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_24_fu_899_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_imag_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_4_fu_905_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="add_ln35_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln35_4_fu_911_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="sub_ln35_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_8_fu_917_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_9_fu_923_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln37_4_fu_929_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="sub_ln37_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_4_fu_935_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="add_ln37_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_25_fu_941_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_real_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_25_fu_947_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_imag_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_5_fu_953_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="add_ln35_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln35_5_fu_959_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="sub_ln35_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_10_fu_965_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_11_fu_971_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln37_5_fu_977_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="sub_ln37_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_5_fu_983_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="add_ln37_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_26_fu_989_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_real_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_26_fu_995_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_imag_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_6_fu_1001_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="add_ln35_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln35_6_fu_1007_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="sub_ln35_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_12_fu_1013_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_13_fu_1019_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln37_6_fu_1025_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="sub_ln37_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_6_fu_1031_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="add_ln37_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_27_fu_1037_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_real_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_27_fu_1043_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_imag_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_7_fu_1049_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="add_ln35_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln35_7_fu_1055_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="sub_ln35_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_14_fu_1061_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_15_fu_1067_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln37_7_fu_1073_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="sub_ln37_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_7_fu_1079_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="add_ln37_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U173" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U247" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U247" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U174" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U248" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U248" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U175" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U249" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U249" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U176" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U250" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U250" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U177" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U251" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U251" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U178" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U252" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U252" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_8_fu_3015_p2" SOURCE="FFT32_check.cpp:24" URAM="0" VARIABLE="ar0_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_8_fu_3020_p2" SOURCE="FFT32_check.cpp:25" URAM="0" VARIABLE="ai0_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_8_fu_3025_p2" SOURCE="FFT32_check.cpp:26" URAM="0" VARIABLE="ar1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_8_fu_3030_p2" SOURCE="FFT32_check.cpp:27" URAM="0" VARIABLE="ai1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_8_fu_3035_p2" SOURCE="FFT32_check.cpp:28" URAM="0" VARIABLE="cr0_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_8_fu_3041_p2" SOURCE="FFT32_check.cpp:29" URAM="0" VARIABLE="ci0_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_8_fu_3047_p2" SOURCE="FFT32_check.cpp:30" URAM="0" VARIABLE="cr1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_8_fu_3053_p2" SOURCE="FFT32_check.cpp:31" URAM="0" VARIABLE="ci1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_17_fu_3059_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_real_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_17_fu_3065_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_imag_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_48_fu_3071_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="stage2_real_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_48_fu_3077_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="stage2_imag_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_49_fu_3083_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="stage2_real_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_49_fu_3089_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="stage2_imag_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_50_fu_3095_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="stage2_real_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_50_fu_3101_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="stage2_imag_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U179" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U253" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U253" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U180" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U254" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U254" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U181" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U255" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U255" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U182" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U256" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U256" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U183" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U257" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U257" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U184" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U258" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U258" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_9_fu_3161_p2" SOURCE="FFT32_check.cpp:24" URAM="0" VARIABLE="ar0_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_9_fu_3166_p2" SOURCE="FFT32_check.cpp:25" URAM="0" VARIABLE="ai0_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_9_fu_3171_p2" SOURCE="FFT32_check.cpp:26" URAM="0" VARIABLE="ar1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_9_fu_3176_p2" SOURCE="FFT32_check.cpp:27" URAM="0" VARIABLE="ai1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_9_fu_3181_p2" SOURCE="FFT32_check.cpp:28" URAM="0" VARIABLE="cr0_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_9_fu_3187_p2" SOURCE="FFT32_check.cpp:29" URAM="0" VARIABLE="ci0_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_9_fu_3193_p2" SOURCE="FFT32_check.cpp:30" URAM="0" VARIABLE="cr1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_9_fu_3199_p2" SOURCE="FFT32_check.cpp:31" URAM="0" VARIABLE="ci1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_19_fu_3205_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_real_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_19_fu_3211_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_imag_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_51_fu_3217_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="stage2_real_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_51_fu_3223_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="stage2_imag_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_52_fu_3229_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="stage2_real_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_52_fu_3235_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="stage2_imag_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_53_fu_3241_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="stage2_real_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_53_fu_3247_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="stage2_imag_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U185" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U259" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U259" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U186" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U260" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U260" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U187" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U261" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U261" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U188" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U262" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U262" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U189" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U263" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U263" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U190" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U264" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U264" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_10_fu_3307_p2" SOURCE="FFT32_check.cpp:24" URAM="0" VARIABLE="ar0_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_10_fu_3312_p2" SOURCE="FFT32_check.cpp:25" URAM="0" VARIABLE="ai0_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_10_fu_3317_p2" SOURCE="FFT32_check.cpp:26" URAM="0" VARIABLE="ar1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_10_fu_3322_p2" SOURCE="FFT32_check.cpp:27" URAM="0" VARIABLE="ai1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_10_fu_3327_p2" SOURCE="FFT32_check.cpp:28" URAM="0" VARIABLE="cr0_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_10_fu_3333_p2" SOURCE="FFT32_check.cpp:29" URAM="0" VARIABLE="ci0_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_10_fu_3339_p2" SOURCE="FFT32_check.cpp:30" URAM="0" VARIABLE="cr1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_10_fu_3345_p2" SOURCE="FFT32_check.cpp:31" URAM="0" VARIABLE="ci1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_21_fu_3351_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_real_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_21_fu_3357_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_imag_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_54_fu_3363_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="stage2_real_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_54_fu_3369_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="stage2_imag_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_55_fu_3375_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="stage2_real_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_55_fu_3381_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="stage2_imag_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_56_fu_3387_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="stage2_real_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_56_fu_3393_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="stage2_imag_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U191" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U265" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U265" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U192" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U266" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U266" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U193" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U267" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U267" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U194" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U268" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U268" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U195" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U269" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U269" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U196" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U270" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U270" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_11_fu_3453_p2" SOURCE="FFT32_check.cpp:24" URAM="0" VARIABLE="ar0_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_11_fu_3458_p2" SOURCE="FFT32_check.cpp:25" URAM="0" VARIABLE="ai0_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_11_fu_3463_p2" SOURCE="FFT32_check.cpp:26" URAM="0" VARIABLE="ar1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_11_fu_3468_p2" SOURCE="FFT32_check.cpp:27" URAM="0" VARIABLE="ai1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_11_fu_3473_p2" SOURCE="FFT32_check.cpp:28" URAM="0" VARIABLE="cr0_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_11_fu_3479_p2" SOURCE="FFT32_check.cpp:29" URAM="0" VARIABLE="ci0_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_11_fu_3485_p2" SOURCE="FFT32_check.cpp:30" URAM="0" VARIABLE="cr1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_11_fu_3491_p2" SOURCE="FFT32_check.cpp:31" URAM="0" VARIABLE="ci1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_23_fu_3497_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_real_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_23_fu_3503_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_imag_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_57_fu_3509_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="stage2_real_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_57_fu_3515_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="stage2_imag_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_58_fu_3521_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="stage2_real_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_58_fu_3527_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="stage2_imag_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_59_fu_3533_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="stage2_real_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_59_fu_3539_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="stage2_imag_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U143" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U223" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U223" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U144" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U224" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U224" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U145" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U225" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U225" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U146" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U226" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U226" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U147" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U227" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U227" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U148" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U228" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U228" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_12_fu_2157_p2" SOURCE="FFT32_check.cpp:24" URAM="0" VARIABLE="ar0_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_12_fu_2161_p2" SOURCE="FFT32_check.cpp:25" URAM="0" VARIABLE="ai0_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_12_fu_2165_p2" SOURCE="FFT32_check.cpp:26" URAM="0" VARIABLE="ar1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_12_fu_2169_p2" SOURCE="FFT32_check.cpp:27" URAM="0" VARIABLE="ai1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_12_fu_2173_p2" SOURCE="FFT32_check.cpp:28" URAM="0" VARIABLE="cr0_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_12_fu_2177_p2" SOURCE="FFT32_check.cpp:29" URAM="0" VARIABLE="ci0_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_12_fu_2181_p2" SOURCE="FFT32_check.cpp:30" URAM="0" VARIABLE="cr1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_12_fu_2185_p2" SOURCE="FFT32_check.cpp:31" URAM="0" VARIABLE="ci1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_fu_2189_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_real"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_fu_2195_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_imag"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_12_fu_2201_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="add_ln35_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln35_12_fu_2207_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="sub_ln35_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_24_fu_2213_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_25_fu_2219_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln37_12_fu_2225_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="sub_ln37_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_12_fu_2231_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="add_ln37_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U149" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U229" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U229" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U150" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U230" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U230" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U151" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U231" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U231" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U152" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U232" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U232" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U153" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U233" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U233" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U154" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U234" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U234" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_13_fu_1437_p2" SOURCE="FFT32_check.cpp:24" URAM="0" VARIABLE="ar0_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_13_fu_2237_p2" SOURCE="FFT32_check.cpp:25" URAM="0" VARIABLE="ai0_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_13_fu_1442_p2" SOURCE="FFT32_check.cpp:26" URAM="0" VARIABLE="ar1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_13_fu_2241_p2" SOURCE="FFT32_check.cpp:27" URAM="0" VARIABLE="ai1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_13_fu_1447_p2" SOURCE="FFT32_check.cpp:28" URAM="0" VARIABLE="cr0_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_13_fu_2245_p2" SOURCE="FFT32_check.cpp:29" URAM="0" VARIABLE="ci0_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_13_fu_1453_p2" SOURCE="FFT32_check.cpp:30" URAM="0" VARIABLE="cr1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_13_fu_2249_p2" SOURCE="FFT32_check.cpp:31" URAM="0" VARIABLE="ci1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_11_fu_1459_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_real_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_11_fu_2253_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_imag_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_13_fu_2259_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="add_ln35_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln35_13_fu_2264_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="sub_ln35_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_26_fu_1465_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_27_fu_2269_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln37_13_fu_2275_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="sub_ln37_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_13_fu_2280_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="add_ln37_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U155" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U235" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U235" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U156" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U236" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U236" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U157" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U237" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U237" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U158" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U238" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U238" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U159" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U239" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U239" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U160" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U240" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U240" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_14_fu_1525_p2" SOURCE="FFT32_check.cpp:24" URAM="0" VARIABLE="ar0_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_14_fu_2285_p2" SOURCE="FFT32_check.cpp:25" URAM="0" VARIABLE="ai0_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_14_fu_1530_p2" SOURCE="FFT32_check.cpp:26" URAM="0" VARIABLE="ar1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_14_fu_2289_p2" SOURCE="FFT32_check.cpp:27" URAM="0" VARIABLE="ai1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_14_fu_2293_p2" SOURCE="FFT32_check.cpp:28" URAM="0" VARIABLE="cr0_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_14_fu_1535_p2" SOURCE="FFT32_check.cpp:29" URAM="0" VARIABLE="ci0_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_14_fu_2297_p2" SOURCE="FFT32_check.cpp:30" URAM="0" VARIABLE="cr1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_14_fu_1541_p2" SOURCE="FFT32_check.cpp:31" URAM="0" VARIABLE="ci1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_13_fu_2301_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_real_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_13_fu_2306_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_imag_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_14_fu_1547_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="add_ln35_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln35_14_fu_2311_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="sub_ln35_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_28_fu_2317_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_29_fu_2322_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln37_14_fu_1553_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="sub_ln37_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_14_fu_2327_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="add_ln37_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U161" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U241" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U241" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U162" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U242" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U242" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U163" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U243" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U243" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U164" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U244" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U244" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U165" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U245" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U245" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U166" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U246" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U246" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_15_fu_2333_p2" SOURCE="FFT32_check.cpp:24" URAM="0" VARIABLE="ar0_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_15_fu_2337_p2" SOURCE="FFT32_check.cpp:25" URAM="0" VARIABLE="ai0_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_15_fu_2341_p2" SOURCE="FFT32_check.cpp:26" URAM="0" VARIABLE="ar1_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_15_fu_2345_p2" SOURCE="FFT32_check.cpp:27" URAM="0" VARIABLE="ai1_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_15_fu_2349_p2" SOURCE="FFT32_check.cpp:28" URAM="0" VARIABLE="cr0_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_15_fu_2353_p2" SOURCE="FFT32_check.cpp:29" URAM="0" VARIABLE="ci0_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_15_fu_2357_p2" SOURCE="FFT32_check.cpp:30" URAM="0" VARIABLE="cr1_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_15_fu_2361_p2" SOURCE="FFT32_check.cpp:31" URAM="0" VARIABLE="ci1_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_15_fu_2365_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_real_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_15_fu_2371_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_imag_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_15_fu_2377_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="add_ln35_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln35_15_fu_2383_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="sub_ln35_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_30_fu_2389_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_31_fu_2395_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln37_15_fu_2401_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="sub_ln37_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_15_fu_2407_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="add_ln37_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U197" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U271" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U271" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U198" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U272" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U272" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_fu_3833_p2" SOURCE="FFT32_check.cpp:45" URAM="0" VARIABLE="stage2_real"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_fu_3838_p2" SOURCE="FFT32_check.cpp:46" URAM="0" VARIABLE="stage2_imag"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_17_fu_3843_p2" SOURCE="FFT32_check.cpp:47" URAM="0" VARIABLE="stage2_real_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_17_fu_3848_p2" SOURCE="FFT32_check.cpp:48" URAM="0" VARIABLE="stage2_imag_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U199" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U273" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U273" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U200" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U274" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U274" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_18_fu_3853_p2" SOURCE="FFT32_check.cpp:45" URAM="0" VARIABLE="stage2_real_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_18_fu_3858_p2" SOURCE="FFT32_check.cpp:46" URAM="0" VARIABLE="stage2_imag_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_19_fu_3863_p2" SOURCE="FFT32_check.cpp:47" URAM="0" VARIABLE="stage2_real_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_19_fu_3868_p2" SOURCE="FFT32_check.cpp:48" URAM="0" VARIABLE="stage2_imag_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U201" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U275" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U275" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U202" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U276" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U276" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_20_fu_3873_p2" SOURCE="FFT32_check.cpp:45" URAM="0" VARIABLE="stage2_real_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_20_fu_3878_p2" SOURCE="FFT32_check.cpp:46" URAM="0" VARIABLE="stage2_imag_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_21_fu_3883_p2" SOURCE="FFT32_check.cpp:47" URAM="0" VARIABLE="stage2_real_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_21_fu_3888_p2" SOURCE="FFT32_check.cpp:48" URAM="0" VARIABLE="stage2_imag_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U203" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U277" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U277" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U204" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U278" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U278" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_22_fu_3893_p2" SOURCE="FFT32_check.cpp:45" URAM="0" VARIABLE="stage2_real_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_22_fu_3898_p2" SOURCE="FFT32_check.cpp:46" URAM="0" VARIABLE="stage2_imag_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_23_fu_3903_p2" SOURCE="FFT32_check.cpp:47" URAM="0" VARIABLE="stage2_real_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_23_fu_3908_p2" SOURCE="FFT32_check.cpp:48" URAM="0" VARIABLE="stage2_imag_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U167" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U279" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U279" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U168" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U280" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U280" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_24_fu_3913_p2" SOURCE="FFT32_check.cpp:45" URAM="0" VARIABLE="stage2_real_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_24_fu_3918_p2" SOURCE="FFT32_check.cpp:46" URAM="0" VARIABLE="stage2_imag_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_25_fu_3923_p2" SOURCE="FFT32_check.cpp:47" URAM="0" VARIABLE="stage2_real_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_25_fu_3928_p2" SOURCE="FFT32_check.cpp:48" URAM="0" VARIABLE="stage2_imag_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U205" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U281" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U281" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U206" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U282" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U282" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_26_fu_3933_p2" SOURCE="FFT32_check.cpp:45" URAM="0" VARIABLE="stage2_real_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_26_fu_3938_p2" SOURCE="FFT32_check.cpp:46" URAM="0" VARIABLE="stage2_imag_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_27_fu_3943_p2" SOURCE="FFT32_check.cpp:47" URAM="0" VARIABLE="stage2_real_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_27_fu_3948_p2" SOURCE="FFT32_check.cpp:48" URAM="0" VARIABLE="stage2_imag_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U169" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U283" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U283" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U170" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U284" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U284" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_28_fu_3953_p2" SOURCE="FFT32_check.cpp:45" URAM="0" VARIABLE="stage2_real_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_28_fu_3958_p2" SOURCE="FFT32_check.cpp:46" URAM="0" VARIABLE="stage2_imag_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_29_fu_3963_p2" SOURCE="FFT32_check.cpp:47" URAM="0" VARIABLE="stage2_real_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_29_fu_3968_p2" SOURCE="FFT32_check.cpp:48" URAM="0" VARIABLE="stage2_imag_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U207" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U285" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U285" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U208" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U286" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U286" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_30_fu_3973_p2" SOURCE="FFT32_check.cpp:45" URAM="0" VARIABLE="stage2_real_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_30_fu_3978_p2" SOURCE="FFT32_check.cpp:46" URAM="0" VARIABLE="stage2_imag_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_31_fu_3983_p2" SOURCE="FFT32_check.cpp:47" URAM="0" VARIABLE="stage2_real_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_31_fu_3988_p2" SOURCE="FFT32_check.cpp:48" URAM="0" VARIABLE="stage2_imag_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U209" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U287" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U287" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U210" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U288" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U288" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_32_fu_3993_p2" SOURCE="FFT32_check.cpp:45" URAM="0" VARIABLE="stage2_real_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_32_fu_3998_p2" SOURCE="FFT32_check.cpp:46" URAM="0" VARIABLE="stage2_imag_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_33_fu_4003_p2" SOURCE="FFT32_check.cpp:47" URAM="0" VARIABLE="stage2_real_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_33_fu_4008_p2" SOURCE="FFT32_check.cpp:48" URAM="0" VARIABLE="stage2_imag_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U171" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U289" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U289" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U172" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U290" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U290" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_34_fu_4013_p2" SOURCE="FFT32_check.cpp:45" URAM="0" VARIABLE="stage2_real_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_34_fu_4018_p2" SOURCE="FFT32_check.cpp:46" URAM="0" VARIABLE="stage2_imag_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_35_fu_4023_p2" SOURCE="FFT32_check.cpp:47" URAM="0" VARIABLE="stage2_real_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_35_fu_4028_p2" SOURCE="FFT32_check.cpp:48" URAM="0" VARIABLE="stage2_imag_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U211" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U291" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U291" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U212" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U292" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U292" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_36_fu_4033_p2" SOURCE="FFT32_check.cpp:45" URAM="0" VARIABLE="stage2_real_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_36_fu_4038_p2" SOURCE="FFT32_check.cpp:46" URAM="0" VARIABLE="stage2_imag_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_37_fu_4043_p2" SOURCE="FFT32_check.cpp:47" URAM="0" VARIABLE="stage2_real_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_37_fu_4048_p2" SOURCE="FFT32_check.cpp:48" URAM="0" VARIABLE="stage2_imag_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U213" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U293" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U293" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U214" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U294" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U294" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_38_fu_4053_p2" SOURCE="FFT32_check.cpp:45" URAM="0" VARIABLE="stage2_real_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_38_fu_4058_p2" SOURCE="FFT32_check.cpp:46" URAM="0" VARIABLE="stage2_imag_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_39_fu_4063_p2" SOURCE="FFT32_check.cpp:47" URAM="0" VARIABLE="stage2_real_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_39_fu_4068_p2" SOURCE="FFT32_check.cpp:48" URAM="0" VARIABLE="stage2_imag_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U215" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U295" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U295" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U216" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U296" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U296" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_40_fu_4073_p2" SOURCE="FFT32_check.cpp:45" URAM="0" VARIABLE="stage2_real_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_40_fu_4078_p2" SOURCE="FFT32_check.cpp:46" URAM="0" VARIABLE="stage2_imag_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_41_fu_4083_p2" SOURCE="FFT32_check.cpp:47" URAM="0" VARIABLE="stage2_real_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_41_fu_4088_p2" SOURCE="FFT32_check.cpp:48" URAM="0" VARIABLE="stage2_imag_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U217" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U297" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U297" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U218" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U298" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U298" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_42_fu_4093_p2" SOURCE="FFT32_check.cpp:45" URAM="0" VARIABLE="stage2_real_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_42_fu_4098_p2" SOURCE="FFT32_check.cpp:46" URAM="0" VARIABLE="stage2_imag_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_43_fu_4103_p2" SOURCE="FFT32_check.cpp:47" URAM="0" VARIABLE="stage2_real_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_43_fu_4108_p2" SOURCE="FFT32_check.cpp:48" URAM="0" VARIABLE="stage2_imag_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U219" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U299" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U299" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U220" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U300" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U300" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_44_fu_4113_p2" SOURCE="FFT32_check.cpp:45" URAM="0" VARIABLE="stage2_real_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_44_fu_4118_p2" SOURCE="FFT32_check.cpp:46" URAM="0" VARIABLE="stage2_imag_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_45_fu_4123_p2" SOURCE="FFT32_check.cpp:47" URAM="0" VARIABLE="stage2_real_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_45_fu_4128_p2" SOURCE="FFT32_check.cpp:48" URAM="0" VARIABLE="stage2_imag_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U221" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U301" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U301" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U222" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U302" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U302" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_46_fu_4133_p2" SOURCE="FFT32_check.cpp:45" URAM="0" VARIABLE="stage2_real_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_46_fu_4138_p2" SOURCE="FFT32_check.cpp:46" URAM="0" VARIABLE="stage2_imag_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_47_fu_4143_p2" SOURCE="FFT32_check.cpp:47" URAM="0" VARIABLE="stage2_real_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_47_fu_4148_p2" SOURCE="FFT32_check.cpp:48" URAM="0" VARIABLE="stage2_imag_47"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="in_stream" index="0" direction="in" srcType="stream&lt;axis_data, 0&gt;&amp;" srcSize="48">
            <hwRefs>
                <hwRef type="interface" interface="in_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_stream" index="1" direction="out" srcType="stream&lt;axis_data, 0&gt;&amp;" srcSize="48">
            <hwRefs>
                <hwRef type="interface" interface="out_stream" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">in_stream:out_stream</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="in_stream" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="48" portPrefix="in_stream_">
            <ports>
                <port>in_stream_TDATA</port>
                <port>in_stream_TREADY</port>
                <port>in_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="in_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_stream" type="axi4stream" busTypeName="axis" mode="master" dataWidth="48" portPrefix="out_stream_">
            <ports>
                <port>out_stream_TDATA</port>
                <port>out_stream_TREADY</port>
                <port>out_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="out_stream"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table>
                    <keys size="6">Interface, Direction, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="in_stream">in, both, 48, 1, 1</column>
                    <column name="out_stream">out, both, 48, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_none, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in_stream">in, stream&lt;axis_data 0&gt;&amp;</column>
                    <column name="out_stream">out, stream&lt;axis_data 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="in_stream">in_stream, interface</column>
                    <column name="out_stream">out_stream, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="FFT_sol_2/solution1/directives.tcl:11" status="valid" parentFunction="bit_reverse" variable="" isDirective="1" options=""/>
        <Pragma type="inline" location="FFT_sol_2/solution1/directives.tcl:8" status="valid" parentFunction="cmul" variable="" isDirective="1" options=""/>
        <Pragma type="array_partition" location="FFT_sol_2/solution1/directives.tcl:15" status="valid" parentFunction="fft32" variable="data" isDirective="1" options="complete dim=1 variable=data"/>
        <Pragma type="array_partition" location="FFT_sol_2/solution1/directives.tcl:16" status="valid" parentFunction="fft32" variable="stage0" isDirective="1" options="complete dim=1 variable=stage0"/>
        <Pragma type="array_partition" location="FFT_sol_2/solution1/directives.tcl:17" status="valid" parentFunction="fft32" variable="stage1" isDirective="1" options="complete dim=1 variable=stage1"/>
        <Pragma type="array_partition" location="FFT_sol_2/solution1/directives.tcl:18" status="valid" parentFunction="fft32" variable="stage2" isDirective="1" options="complete variable=stage2"/>
        <Pragma type="array_partition" location="FFT_sol_2/solution1/directives.tcl:22" status="valid" parentFunction="fft32" variable="w" isDirective="1" options="complete dim=1 variable=w"/>
        <Pragma type="interface" location="FFT_sol_2/solution1/directives.tcl:13" status="valid" parentFunction="fft32" variable="in_stream" isDirective="1" options="axis both port=in_stream register"/>
        <Pragma type="interface" location="FFT_sol_2/solution1/directives.tcl:14" status="valid" parentFunction="fft32" variable="out_stream" isDirective="1" options="axis both port=out_stream register"/>
        <Pragma type="interface" location="FFT_sol_2/solution1/directives.tcl:12" status="valid" parentFunction="fft32" variable="return" isDirective="1" options="ap_ctrl_none port=return"/>
        <Pragma type="pipeline" location="FFT_sol_2/solution1/directives.tcl:25" status="valid" parentFunction="fft32" variable="" isDirective="1" options="II=1"/>
        <Pragma type="pipeline" location="FFT_sol_2/solution1/directives.tcl:26" status="valid" parentFunction="fft32" variable="" isDirective="1" options="II=1"/>
        <Pragma type="unroll" location="FFT_sol_2/solution1/directives.tcl:19" status="valid" parentFunction="fft32" variable="" isDirective="1" options=""/>
        <Pragma type="unroll" location="FFT_sol_2/solution1/directives.tcl:20" status="valid" parentFunction="fft32" variable="" isDirective="1" options=""/>
        <Pragma type="unroll" location="FFT_sol_2/solution1/directives.tcl:21" status="valid" parentFunction="fft32" variable="" isDirective="1" options=""/>
        <Pragma type="unroll" location="FFT_sol_2/solution1/directives.tcl:23" status="valid" parentFunction="fft32" variable="" isDirective="1" options=""/>
        <Pragma type="unroll" location="FFT_sol_2/solution1/directives.tcl:24" status="valid" parentFunction="fft32" variable="" isDirective="1" options=""/>
        <Pragma type="inline" location="FFT_sol_2/solution1/directives.tcl:10" status="valid" parentFunction="radix2_bfly" variable="" isDirective="1" options=""/>
        <Pragma type="inline" location="FFT_sol_2/solution1/directives.tcl:9" status="valid" parentFunction="radix4_bfly" variable="" isDirective="1" options=""/>
    </PragmaReport>
</profile>

