CONTEXT,CPU_CYCLES,L2D_TLB_REFILL_RD,L2D_TLB_REFILL_WR,L2D_TLB_RD,L2D_TLB_WR
SECTION_1,1133882,137,99,0,0
SECTION_2,0,26,41,0,0
