/* -*- Mode: c -*- */
####################################################################################################
Core 0
####################################################################################################
Cumulative:        Cycles: 17177321              Instructions: 30000000              IPC: 1.74649

ICACHE_MISS                                        122        0.001%              122        0.001%
ICACHE_HIT                                    18214532       99.999%         18214532       99.999%
                                              18214654      100.000%         18214654      100.000%
                                                  1.00         1.00              1.00         1.00

ICACHE_MISS_ONPATH                                  78       63.934%               78       63.934%
ICACHE_MISS_OFFPATH                                 44       36.066%               44       36.066%
                                                   122      100.000%              122      100.000%
                                                  0.36         0.44              0.36         0.44

ICACHE_HIT_ONPATH                              9348330       51.323%          9348330       51.323%
ICACHE_HIT_OFFPATH                             8866202       48.677%          8866202       48.677%
                                              18214532      100.000%         18214532      100.000%
                                                  0.49         0.49              0.49         0.49

ICACHE_HIT_ONPATH_SAT_BY_OFFPATH                     0         -nan%                0         -nan%
ICACHE_HIT_ONPATH_SAT_BY_ONPATH                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ICACHE_HIT_OFFPATH_SAT_BY_OFFPATH                    0         -nan%                0         -nan%
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DCACHE_MISS                                     690389        6.310%           690389        6.310%
DCACHE_ST_BUFFER_HIT                               285        0.003%              285        0.003%
DCACHE_HIT                                    10250709       93.688%         10250709       93.688%
                                              10941383      100.000%         10941383      100.000%
                                                  1.87         1.82              1.87         1.82

DCACHE_MISS_ONPATH                              690389       98.004%           690389       98.004%
DCACHE_MISS_OFFPATH                              14058        1.996%            14058        1.996%
                                                704447      100.000%           704447      100.000%
                                                  0.02         0.14              0.02         0.14

DCACHE_ST_BUFFER_HIT_ONPATH                        285       89.905%              285       89.905%
DCACHE_ST_BUFFER_HIT_OFFPATH                        32       10.095%               32       10.095%
                                                   317      100.000%              317      100.000%
                                                  0.10         0.29              0.10         0.29

DCACHE_HIT_ONPATH                             10250709       84.048%         10250709       84.048%
DCACHE_HIT_OFFPATH                             1945522       15.952%          1945522       15.952%
                                              12196231      100.000%         12196231      100.000%
                                                  0.16         0.34              0.16         0.34

DCACHE_HIT_ONPATH_SAT_BY_OFFPATH                     0         -nan%                0         -nan%
DCACHE_HIT_ONPATH_SAT_BY_ONPATH                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DCACHE_HIT_OFFPATH_SAT_BY_OFFPATH                    0         -nan%                0         -nan%
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DCACHE_MISS_LD                                  559773       81.081%           559773       81.081%
DCACHE_MISS_ST                                  130616       18.919%           130616       18.919%
                                                690389      100.000%           690389      100.000%
                                                  0.19         0.36              0.19         0.36

DCACHE_MISS_LD_ONPATH                           559773       97.771%           559773       97.771%
DCACHE_MISS_LD_OFFPATH                           12764        2.229%            12764        2.229%
                                                572537      100.000%           572537      100.000%
                                                  0.02         0.15              0.02         0.15

DCACHE_MISS_ST_ONPATH                           130616       99.019%           130616       99.019%
DCACHE_MISS_ST_OFFPATH                            1294        0.981%             1294        0.981%
                                                131910      100.000%           131910      100.000%
                                                  0.01         0.10              0.01         0.10

DCACHE_MISS_WAITMEM                               7965                           7965              

MEM_REQ_ROW_BUFFER_HITS                              0         -nan%                0         -nan%
MEM_REQ_ROW_BUFFER_MISSES                            0         -nan%                0         -nan%
MEM_REQ_ROW_BUFFER_CONFLICTS                         0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

SHADOW_ROW_BUFFER_HITS                               0                              0              

SHADOW_ROW_HIT_STALL_TIME                            0                              0              

CHANNEL0_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL1_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL2_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL3_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL4_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL5_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL6_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL7_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CHANNEL_IDLE_DESPITE_READY_CMD                       0                              0              

MEM_NUM_TOTAL_BUS_CYCLES                             0                              0              

MEM_NUM_BANK_BUSY_PER_BUS_CYCLE                      0          -nan                0          -nan

CORE_NUM_BANK_BUSY_PER_BUS_CYCLE                     0          -nan                0          -nan

CHANNEL0_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL1_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL2_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL3_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL4_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL5_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL6_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CHANNEL0_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL1_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL2_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL3_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL4_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL5_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL6_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL7_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

BUS_DEMAND_ACCESS                                 8532                           8532              

BUS_PREF_ACCESS                                  36835                          36835              

BUS_ACCESS                                           0                              0              

L1_DEMAND_ACCESS                                794980                         794980              

L1_PREF_ACCESS                                  124891                         124891              

L1_ACCESS                                       465810                         465810              

MLC_DEMAND_ACCESS                                    0                              0              

MLC_PREF_ACCESS                                      0                              0              

MLC_ACCESS                                           0                              0              

L1_HIT                                          323966       97.166%           323966       97.166%
L1_MISS                                           9450        2.834%             9450        2.834%
                                                333416      100.000%           333416      100.000%
                                                  0.03         0.16              0.03         0.16

L1_HIT_ALL                                      408605       89.989%           408605       89.989%
L1_MISS_ALL                                      45456       10.011%            45456       10.011%
                                                454061      100.000%           454061      100.000%
                                                  0.10         0.29              0.10         0.29

L1_DEMAND_MISS                                    8532       18.770%             8532       18.770%
L1_PREF_REQ_MISS                                 36835       81.034%            36835       81.034%
L1_WB_MISS                                          89        0.196%               89        0.196%
                                                 45456      100.000%            45456      100.000%
                                                  0.81         0.18              0.81         0.18

L1_DEMAND_HIT                                   323965       79.286%           323965       79.286%
L1_PREF_REQ_HIT                                  20226        4.950%            20226        4.950%
L1_WB_HIT                                        64414       15.764%            64414       15.764%
                                                408605      100.000%           408605      100.000%
                                                  0.36         0.68              0.36         0.68

L1_MISS_ONPATH                                    9366       99.111%             9366       99.111%
L1_MISS_OFFPATH                                     84        0.889%               84        0.889%
                                                  9450      100.000%             9450      100.000%
                                                  0.01         0.09              0.01         0.09

L1_MISS_ALL_ONPATH                               45372       99.815%            45372       99.815%
L1_MISS_ALL_OFFPATH                                 84        0.185%               84        0.185%
                                                 45456      100.000%            45456      100.000%
                                                  0.00         0.04              0.00         0.04

L1_HIT_ONPATH                                   321440       99.220%           321440       99.220%
L1_HIT_OFFPATH                                    2526        0.780%             2526        0.780%
                                                323966      100.000%           323966      100.000%
                                                  0.01         0.09              0.01         0.09

L1_HIT_ALL_ONPATH                               406079       99.382%           406079       99.382%
L1_HIT_ALL_OFFPATH                                2526        0.618%             2526        0.618%
                                                408605      100.000%           408605      100.000%
                                                  0.01         0.08              0.01         0.08

L1_HIT_ONPATH_SAT_BY_OFFPATH                         0         -nan%                0         -nan%
L1_HIT_ONPATH_SAT_BY_ONPATH                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_HIT_OFFPATH_SAT_BY_OFFPATH                        0         -nan%                0         -nan%
L1_HIT_OFFPATH_SAT_BY_ONPATH                         0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_HIT_ONPATH_IFETCH_SAT_BY_OFFPATH                  0         -nan%                0         -nan%
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_HIT_ONPATH_DATA_SAT_BY_OFFPATH                    0         -nan%                0         -nan%
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_FILL_OFFPATH_IFETCH                               0                              0              

L1_FILL_OFFPATH_DATA                                 0                              0              

L1_FILL_OFFPATH                                      0                              0              

L1_USE_OFFPATH_IFETCH                                0          -nan                0          -nan

L1_USE_OFFPATH_DATA                                  0          -nan                0          -nan

L1_USE_OFFPATH                                       0          -nan                0          -nan

JUST_L1_USE_OFFPATH                                  0          -nan                0          -nan

L1_FILL_ONPATH_IFETCH                                0                              0              

L1_FILL_ONPATH_DATA                                  0                              0              

L1_FILL_ONPATH                                       0                              0              

L1_USE_ONPATH_IFETCH                                 0          -nan                0          -nan

L1_USE_ONPATH_DATA                                   0          -nan                0          -nan

L1_USE_ONPATH                                        0          -nan                0          -nan

L1_CYCLE                                      17177321                       17177321              

L1_LINES                                  354308777297    20626.5446     354308777297    20626.5446

MLC_HIT                                              0         -nan%                0         -nan%
MLC_MISS                                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_HIT_ALL                                          0         -nan%                0         -nan%
MLC_MISS_ALL                                         0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_DEMAND_MISS                                      0         -nan%                0         -nan%
MLC_PREF_REQ_MISS                                    0         -nan%                0         -nan%
MLC_WB_MISS                                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_DEMAND_HIT                                       0         -nan%                0         -nan%
MLC_PREF_REQ_HIT                                     0         -nan%                0         -nan%
MLC_WB_HIT                                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_MISS_ONPATH                                      0         -nan%                0         -nan%
MLC_MISS_OFFPATH                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_MISS_ALL_ONPATH                                  0         -nan%                0         -nan%
MLC_MISS_ALL_OFFPATH                                 0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_HIT_ONPATH                                       0         -nan%                0         -nan%
MLC_HIT_OFFPATH                                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_HIT_ALL_ONPATH                                   0         -nan%                0         -nan%
MLC_HIT_ALL_OFFPATH                                  0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DCACHE_FILL_OFFPATH                                  0                              0              

DCACHE_USE_OFFPATH                                   0          -nan                0          -nan

DCACHE_FILL_ONPATH                                   0                              0              

DCACHE_USE_ONPATH                                    0          -nan                0          -nan

ICACHE_FILL_OFFPATH                                  0                              0              

ICACHE_USE_OFFPATH                                   0          -nan                0          -nan

ICACHE_FILL_ONPATH                                   0                              0              

ICACHE_USE_ONPATH                                    0          -nan                0          -nan

REQBUF_CREATE_ONPATH                            440915                         440915              

REQBUF_ONPATH_MATCH_OFFPATH                          0        0.0000                0        0.0000

REQBUF_CREATE_ONPATH_DATA                       319252                         319252              

REQBUF_ONPATH_MATCH_OFFPATH_DATA                     0        0.0000                0        0.0000

REQBUF_CREATE_ONPATH_IFETCH                         74                             74              

REQBUF_ONPATH_MATCH_OFFPATH_IFETCH                   0        0.0000                0        0.0000

REQBUF_CREATE_OFFPATH                            13171                          13171              

ONPATH_KICKED_OUT_OFFPATH                            0                              0              

ONPATH_KICKED_OUT_PREFETCH                           0                              0              

DIST_ICACHE_FILL_OFFPATH_USED                        0         -nan%                0         -nan%
DIST_ICACHE_FILL_OFFPATH_NOTUSED                     0         -nan%                0         -nan%
DIST_ICACHE_FILL_ONPATH_PARTIAL                      0         -nan%                0         -nan%
DIST_ICACHE_FILL_ONPATH                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_DCACHE_FILL_OFFPATH_USED                        0         -nan%                0         -nan%
DIST_DCACHE_FILL_OFFPATH_NOTUSED                     0         -nan%                0         -nan%
DIST_DCACHE_FILL_ONPATH_PARTIAL                      0         -nan%                0         -nan%
DIST_DCACHE_FILL_ONPATH                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_L1_FILL_OFFPATH_USED                            0         -nan%                0         -nan%
DIST_L1_FILL_OFFPATH_NOTUSED                         0         -nan%                0         -nan%
DIST_L1_FILL_ONPATH_PARTIAL                          0         -nan%                0         -nan%
DIST_L1_FILL_ONPATH                                  0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_JUST_L1_FILL_OFFPATH_USED                       0         -nan%                0         -nan%
DIST_JUST_L1_FILL_OFFPATH_NOTUSED                    0         -nan%                0         -nan%
DIST_JUST_L1_FILL_ONPATH_PARTIAL                     0         -nan%                0         -nan%
DIST_JUST_L1_FILL_ONPATH                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_REQBUF_OFFPATH_USED                             0        0.000%                0        0.000%
DIST_REQBUF_OFFPATH_NOTUSED                          0        0.000%                0        0.000%
DIST_REQBUF_ONPATH                              376387      100.000%           376387      100.000%
                                                376387      100.000%           376387      100.000%
                                                  2.00         2.00              2.00         2.00

DIST2_REQBUF_OFFPATH_USED_PARTIAL                    0        0.000%                0        0.000%
DIST2_REQBUF_OFFPATH_USED_FULL                       0        0.000%                0        0.000%
DIST2_REQBUF_OFFPATH_NOTUSED                         0        0.000%                0        0.000%
DIST2_REQBUF_ONPATH                             376387      100.000%           376387      100.000%
                                                376387      100.000%           376387      100.000%
                                                  3.00         3.00              3.00         3.00

DIST_ICACHE_FILL                                     0                              0              

DIST_DCACHE_FILL                                     0                              0              

DIST_L1_FILL                                         0                              0              

DIST_USED_OFFPATH_ICACHE                             0         -nan%                0         -nan%
DIST_NOTUSED_OFFPATH_ICACHE                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_USED_OFFPATH_DCACHE                             0         -nan%                0         -nan%
DIST_NOTUSED_OFFPATH_DCACHE                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_USED_OFFPATH_L1                                 0         -nan%                0         -nan%
DIST_NOTUSED_OFFPATH_L1                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_USED_OFFPATH_JUST_L1                            0         -nan%                0         -nan%
DIST_NOTUSED_OFFPATH_JUST_L1                         0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_OFFPATH_ICACHE_FULL                             0         -nan%                0         -nan%
DIST_OFFPATH_ICACHE_PARTIAL                          0         -nan%                0         -nan%
DIST_OFFPATH_ICACHE_NOTUSED                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_OFFPATH_DCACHE_FULL                             0         -nan%                0         -nan%
DIST_OFFPATH_DCACHE_PARTIAL                          0         -nan%                0         -nan%
DIST_OFFPATH_DCACHE_NOTUSED                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_OFFPATH_L1_FULL                                 0         -nan%                0         -nan%
DIST_OFFPATH_L1_PARTIAL                              0         -nan%                0         -nan%
DIST_OFFPATH_L1_NOTUSED                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_OFFPATH_JUST_L1_FULL                            0         -nan%                0         -nan%
DIST_OFFPATH_JUST_L1_PARTIAL                         0         -nan%                0         -nan%
DIST_OFFPATH_JUST_L1_NOTUSED                         0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_MISS_ONPATH_IFETCH                               0         -nan%                0         -nan%
MLC_MISS_ONPATH_DFETCH                               0         -nan%                0         -nan%
MLC_MISS_ONPATH_DSTORE                               0         -nan%                0         -nan%
MLC_MISS_ONPATH_IPRF                                 0         -nan%                0         -nan%
MLC_MISS_ONPATH_DPRF                                 0         -nan%                0         -nan%
MLC_MISS_ONPATH_WB                                   0         -nan%                0         -nan%
MLC_MISS_ONPATH_WB_NODIRTY                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_MISS_OFFPATH_IFETCH                              0         -nan%                0         -nan%
MLC_MISS_OFFPATH_DFETCH                              0         -nan%                0         -nan%
MLC_MISS_OFFPATH_DSTORE                              0         -nan%                0         -nan%
MLC_MISS_OFFPATH_IPRF                                0         -nan%                0         -nan%
MLC_MISS_OFFPATH_DPRF                                0         -nan%                0         -nan%
MLC_MISS_OFFPATH_WB                                  0         -nan%                0         -nan%
MLC_MISS_OFFPATH_WB_NODIRTY                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_HIT_ONPATH_IFETCH                                0         -nan%                0         -nan%
MLC_HIT_ONPATH_DFETCH                                0         -nan%                0         -nan%
MLC_HIT_ONPATH_DSTORE                                0         -nan%                0         -nan%
MLC_HIT_ONPATH_IPRF                                  0         -nan%                0         -nan%
MLC_HIT_ONPATH_DPRF                                  0         -nan%                0         -nan%
MLC_HIT_ONPATH_WB                                    0         -nan%                0         -nan%
MLC_HIT_ONPATH_WB_NODIRTY                            0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_HIT_OFFPATH_IFETCH                               0         -nan%                0         -nan%
MLC_HIT_OFFPATH_DFETCH                               0         -nan%                0         -nan%
MLC_HIT_OFFPATH_DSTORE                               0         -nan%                0         -nan%
MLC_HIT_OFFPATH_IPRF                                 0         -nan%                0         -nan%
MLC_HIT_OFFPATH_DPRF                                 0         -nan%                0         -nan%
MLC_HIT_OFFPATH_WB                                   0         -nan%                0         -nan%
MLC_HIT_OFFPATH_WB_NODIRTY                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_MISS_ONPATH_IFETCH                               78        0.172%               78        0.172%
L1_MISS_ONPATH_DFETCH                             4075        8.981%             4075        8.981%
L1_MISS_ONPATH_DSTORE                             5213       11.489%             5213       11.489%
L1_MISS_ONPATH_IPRF                                  0        0.000%                0        0.000%
L1_MISS_ONPATH_DPRF                              35917       79.161%            35917       79.161%
L1_MISS_ONPATH_WB                                   89        0.196%               89        0.196%
L1_MISS_ONPATH_WB_NODIRTY                            0        0.000%                0        0.000%
                                                 45372      100.000%            45372      100.000%
                                                  3.50         1.01              3.50         1.01

L1_MISS_OFFPATH_IFETCH                              39       46.429%               39       46.429%
L1_MISS_OFFPATH_DFETCH                              41       48.810%               41       48.810%
L1_MISS_OFFPATH_DSTORE                               4        4.762%                4        4.762%
L1_MISS_OFFPATH_IPRF                                 0        0.000%                0        0.000%
L1_MISS_OFFPATH_DPRF                                 0        0.000%                0        0.000%
L1_MISS_OFFPATH_WB                                   0        0.000%                0        0.000%
L1_MISS_OFFPATH_WB_NODIRTY                           0        0.000%                0        0.000%
                                                    84      100.000%               84      100.000%
                                                  0.58         0.43              0.58         0.43

L1_HIT_ONPATH_IFETCH                                 0        0.000%                0        0.000%
L1_HIT_ONPATH_DFETCH                            300094       73.900%           300094       73.900%
L1_HIT_ONPATH_DSTORE                             21346        5.257%            21346        5.257%
L1_HIT_ONPATH_IPRF                                   0        0.000%                0        0.000%
L1_HIT_ONPATH_DPRF                               20225        4.981%            20225        4.981%
L1_HIT_ONPATH_WB                                 64414       15.862%            64414       15.862%
L1_HIT_ONPATH_WB_NODIRTY                             0        0.000%                0        0.000%
                                                406079      100.000%           406079      100.000%
                                                  1.84         1.53              1.84         1.53

L1_HIT_OFFPATH_IFETCH                                0        0.000%                0        0.000%
L1_HIT_OFFPATH_DFETCH                             1849       73.199%             1849       73.199%
L1_HIT_OFFPATH_DSTORE                              677       26.801%              677       26.801%
L1_HIT_OFFPATH_IPRF                                  0        0.000%                0        0.000%
L1_HIT_OFFPATH_DPRF                                  0        0.000%                0        0.000%
L1_HIT_OFFPATH_WB                                    0        0.000%                0        0.000%
L1_HIT_OFFPATH_WB_NODIRTY                            0        0.000%                0        0.000%
                                                  2526      100.000%             2526      100.000%
                                                  1.27         0.44              1.27         0.44

DRAM_CYCLES                                          0                              0              

DRAM_UNBLOCK_CYCLES                                  0          -nan                0          -nan

DRAM_UNBLOCK_PERIODS                                 0                              0              

MEM_REQ_BUFFER_FULL                              61348                          61348              

MEM_REQ_BUFFER_FULL_DENIED_DEMAND                 7965                           7965              

CORE_MEM_BLOCKED                                  6175                           6175              

MEM_REQ_BUFFER_FULL_DENIED_IFETCH                    0        0.000%                0        0.000%
MEM_REQ_BUFFER_FULL_DENIED_DFETCH                 3416        5.568%             3416        5.568%
MEM_REQ_BUFFER_FULL_DENIED_DSTORE                 4549        7.415%             4549        7.415%
MEM_REQ_BUFFER_FULL_DENIED_IPRF                      0        0.000%                0        0.000%
MEM_REQ_BUFFER_FULL_DENIED_DPRF                  53383       87.017%            53383       87.017%
MEM_REQ_BUFFER_FULL_DENIED_WB                        0        0.000%                0        0.000%
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY                0        0.000%                0        0.000%
                                                 61348      100.000%            61348      100.000%
                                                  3.68         0.84              3.68         0.84

MEM_QUEUE_FULL                                       0                              0              

MEM_REQ_BUFFER_MISS                             454086       54.920%           454086       54.920%
MEM_REQ_BUFFER_HIT                              372730       45.080%           372730       45.080%
                                                826816      100.000%           826816      100.000%
                                                  0.45         0.48              0.45         0.48

MEM_REQ_IFETCH                                     117        0.026%              117        0.026%
MEM_REQ_DFETCH                                  306052       67.400%           306052       67.400%
MEM_REQ_DSTORE                                   26328        5.798%            26328        5.798%
MEM_REQ_IPRF                                         0        0.000%                0        0.000%
MEM_REQ_DPRF                                     57061       12.566%            57061       12.566%
MEM_REQ_WB                                       64528       14.211%            64528       14.211%
MEM_REQ_WB_NODIRTY                                   0        0.000%                0        0.000%
                                                454086      100.000%           454086      100.000%
                                                  2.00         1.57              2.00         1.57

LD_NO_FORWARD                                 10317116       76.143%         10317116       76.143%
FORWARDED_LD                                   3232566       23.857%          3232566       23.857%
                                              13549682      100.000%         13549682      100.000%
                                                  0.24         0.39              0.24         0.39

WRONGPATH_L1Q_REMOVALS                               0         -nan%                0         -nan%
WRONGPATH_BUSQ_REMOVALS                              0         -nan%                0         -nan%
WRONGPATH_MEMQ_REMOVALS                              0         -nan%                0         -nan%
WRONGPATH_L1FILLQ_REMOVALS                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

WRONGPATH_L1Q_DEMOTIONS                              0         -nan%                0         -nan%
WRONGPATH_BUSQ_DEMOTIONS                             0         -nan%                0         -nan%
WRONGPATH_MEMQ_DEMOTIONS                             0         -nan%                0         -nan%
WRONGPATH_L1FILLQ_DEMOTIONS                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

PROMOTION_QMLC                                       0        0.000%                0        0.000%
PROMOTION_QL1                                      919      100.000%              919      100.000%
                                                   919      100.000%              919      100.000%
                                                  1.00         1.00              1.00         1.00

PROMOTION_QBUSOUT                                    0                              0              

PROMOTION_QMEM                                       0                              0              

PROMOTION_QL1FILL                                    0                              0              

PROMOTION_QMLC_FILL                                  0                              0              

NOPROMOTION_QMEM                                     0                              0              

NOPROMOTION_QL1FILL                                  0         -nan%                0         -nan%
NOPROMOTION_QMLC_FILL                                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ICACHE_FILL_CORRECT_REQ                             81       69.231%               81       69.231%
ICACHE_FILL_INCORRECT_REQ                           36       30.769%               36       30.769%
                                                   117      100.000%              117      100.000%
                                                  0.31         0.42              0.31         0.42

MEM_REQ_INIT                                    454086                         454086              

MEM_REQ_COMPLETE                                454061        0.9999           454061        0.9999

MEM_REQ_KILLED                                      25        0.0001               25        0.0001

MEM_REQ_COMPLETE_MLC                                 0        0.0000                0        0.0000

MEM_REQ_COMPLETE_L1                             408694        0.9000           408694        0.9000

MEM_REQ_COMPLETE_MEM                             45367        0.0999            45367        0.0999

MEM_REQ_INIT_ONPATH                             440915        0.9710           440915        0.9710

MEM_REQ_INIT_OFFPATH                             13171        0.0290            13171        0.0290

MEM_REQ_COMPLETE_ONPATH                         451451        0.9943           451451        0.9943

MEM_REQ_COMPLETE_OFFPATH                          2610        0.0057             2610        0.0057

MEM_REQ_INIT_IFETCH                                117        0.026%              117        0.026%
MEM_REQ_INIT_DFETCH                             306052       67.400%           306052       67.400%
MEM_REQ_INIT_DSTORE                              26328        5.798%            26328        5.798%
MEM_REQ_INIT_IPRF                                    0        0.000%                0        0.000%
MEM_REQ_INIT_DPRF                                57061       12.566%            57061       12.566%
MEM_REQ_INIT_WB                                  64528       14.211%            64528       14.211%
MEM_REQ_INIT_WB_NODIRTY                              0        0.000%                0        0.000%
                                                454086      100.000%           454086      100.000%
                                                  2.00         1.57              2.00         1.57

MEM_REQ_COMPLETE_IFETCH                            117        0.026%              117        0.026%
MEM_REQ_COMPLETE_DFETCH                         306059       67.405%           306059       67.405%
MEM_REQ_COMPLETE_DSTORE                          27240        5.999%            27240        5.999%
MEM_REQ_COMPLETE_IPRF                                0        0.000%                0        0.000%
MEM_REQ_COMPLETE_DPRF                            56142       12.364%            56142       12.364%
MEM_REQ_COMPLETE_WB                              64503       14.206%            64503       14.206%
MEM_REQ_COMPLETE_WB_NODIRTY                          0        0.000%                0        0.000%
                                                454061      100.000%           454061      100.000%
                                                  2.00         1.56              2.00         1.56

MEM_REQ_KILLED_IFETCH                                0        0.000%                0        0.000%
MEM_REQ_KILLED_DFETCH                                0        0.000%                0        0.000%
MEM_REQ_KILLED_DSTORE                                0        0.000%                0        0.000%
MEM_REQ_KILLED_IPRF                                  0        0.000%                0        0.000%
MEM_REQ_KILLED_DPRF                                  0        0.000%                0        0.000%
MEM_REQ_KILLED_WB                                   25      100.000%               25      100.000%
MEM_REQ_KILLED_WB_NODIRTY                            0        0.000%                0        0.000%
                                                    25      100.000%               25      100.000%
                                                  5.00         0.00              5.00         0.00

MEM_REQ_INIT_OFFPATH_IFETCH                         43        0.326%               43        0.326%
MEM_REQ_INIT_OFFPATH_DFETCH                      12437       94.427%            12437       94.427%
MEM_REQ_INIT_OFFPATH_DSTORE                        691        5.246%              691        5.246%
MEM_REQ_INIT_OFFPATH_IPRF                            0        0.000%                0        0.000%
MEM_REQ_INIT_OFFPATH_DPRF                            0        0.000%                0        0.000%
MEM_REQ_INIT_OFFPATH_WB                              0        0.000%                0        0.000%
MEM_REQ_INIT_OFFPATH_WB_NODIRTY                      0        0.000%                0        0.000%
                                                 13171      100.000%            13171      100.000%
                                                  1.05         0.22              1.05         0.22

MEM_REQ_INIT_ONPATH_IFETCH                          74        0.017%               74        0.017%
MEM_REQ_INIT_ONPATH_DFETCH                      293615       66.592%           293615       66.592%
MEM_REQ_INIT_ONPATH_DSTORE                       25637        5.814%            25637        5.814%
MEM_REQ_INIT_ONPATH_IPRF                             0        0.000%                0        0.000%
MEM_REQ_INIT_ONPATH_DPRF                         57061       12.941%            57061       12.941%
MEM_REQ_INIT_ONPATH_WB                           64528       14.635%            64528       14.635%
MEM_REQ_INIT_ONPATH_WB_NODIRTY                       0        0.000%                0        0.000%
                                                440915      100.000%           440915      100.000%
                                                  2.03         1.58              2.03         1.58

MEM_REQ_MATCH_IFETCH                                 5        0.001%                5        0.001%
MEM_REQ_MATCH_DFETCH                            266964       71.624%           266964       71.624%
MEM_REQ_MATCH_DSTORE                            104824       28.123%           104824       28.123%
MEM_REQ_MATCH_IPRF                                   0        0.000%                0        0.000%
MEM_REQ_MATCH_DPRF                                 919        0.247%              919        0.247%
MEM_REQ_MATCH_WB                                    18        0.005%               18        0.005%
MEM_REQ_MATCH_WB_NODIRTY                             0        0.000%                0        0.000%
                                                372730      100.000%           372730      100.000%
                                                  1.29         0.47              1.29         0.47

MEM_REQ_COMPLETE_OFFPATH_IFETCH                     39        1.494%               39        1.494%
MEM_REQ_COMPLETE_OFFPATH_DFETCH                   1890       72.414%             1890       72.414%
MEM_REQ_COMPLETE_OFFPATH_DSTORE                    681       26.092%              681       26.092%
MEM_REQ_COMPLETE_OFFPATH_IPRF                        0        0.000%                0        0.000%
MEM_REQ_COMPLETE_OFFPATH_DPRF                        0        0.000%                0        0.000%
MEM_REQ_COMPLETE_OFFPATH_WB                          0        0.000%                0        0.000%
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY                  0        0.000%                0        0.000%
                                                  2610      100.000%             2610      100.000%
                                                  1.25         0.44              1.25         0.44

MEM_REQ_COMPLETE_ONPATH_IFETCH                      78        0.017%               78        0.017%
MEM_REQ_COMPLETE_ONPATH_DFETCH                  304169       67.376%           304169       67.376%
MEM_REQ_COMPLETE_ONPATH_DSTORE                   26559        5.883%            26559        5.883%
MEM_REQ_COMPLETE_ONPATH_IPRF                         0        0.000%                0        0.000%
MEM_REQ_COMPLETE_ONPATH_DPRF                     56142       12.436%            56142       12.436%
MEM_REQ_COMPLETE_ONPATH_WB                       64503       14.288%            64503       14.288%
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY                   0        0.000%                0        0.000%
                                                451451      100.000%           451451      100.000%
                                                  2.00         1.57              2.00         1.57

MEM_REQ_COMPLETE_MEM_IFETCH                        117        0.258%              117        0.258%
MEM_REQ_COMPLETE_MEM_DFETCH                       4116        9.073%             4116        9.073%
MEM_REQ_COMPLETE_MEM_DSTORE                       5217       11.500%             5217       11.500%
MEM_REQ_COMPLETE_MEM_IPRF                            0        0.000%                0        0.000%
MEM_REQ_COMPLETE_MEM_DPRF                        35917       79.170%            35917       79.170%
MEM_REQ_COMPLETE_MEM_WB                              0        0.000%                0        0.000%
MEM_REQ_COMPLETE_MEM_WB_NODIRTY                      0        0.000%                0        0.000%
                                                 45367      100.000%            45367      100.000%
                                                  3.49         1.01              3.49         1.01

MEM_REQ_COMPLETE_MEM_BW_PREFETCHABLE              4970                           4970              

MEM_REQ_COMPLETE_MEM_MATCHED_BW_PREF               912                            912              

MEM_REQ_COMPLETE_L1_IFETCH                           0        0.000%                0        0.000%
MEM_REQ_COMPLETE_L1_DFETCH                      301943       73.880%           301943       73.880%
MEM_REQ_COMPLETE_L1_DSTORE                       22023        5.389%            22023        5.389%
MEM_REQ_COMPLETE_L1_IPRF                             0        0.000%                0        0.000%
MEM_REQ_COMPLETE_L1_DPRF                         20225        4.949%            20225        4.949%
MEM_REQ_COMPLETE_L1_WB                           64503       15.783%            64503       15.783%
MEM_REQ_COMPLETE_L1_WB_NODIRTY                       0        0.000%                0        0.000%
                                                408694      100.000%           408694      100.000%
                                                  1.83         1.53              1.83         1.53

MEM_REQ_COMPLETE_MLC_IFETCH                          0         -nan%                0         -nan%
MEM_REQ_COMPLETE_MLC_DFETCH                          0         -nan%                0         -nan%
MEM_REQ_COMPLETE_MLC_DSTORE                          0         -nan%                0         -nan%
MEM_REQ_COMPLETE_MLC_IPRF                            0         -nan%                0         -nan%
MEM_REQ_COMPLETE_MLC_DPRF                            0         -nan%                0         -nan%
MEM_REQ_COMPLETE_MLC_WB                              0         -nan%                0         -nan%
MEM_REQ_COMPLETE_MLC_WB_NODIRTY                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_MLP_CLUSTERS                                    0                              0              

CORE_MLP                                       5344905                        5344905              

CORE_MLP_IFETCH                                      0                              0              

CORE_MLP_DFETCH                                      0                              0              

CORE_MLP_DSTORE                                      0                              0              

CORE_MLP_IPRF                                        0                              0              

CORE_MLP_DPRF                                        0                              0              

CORE_MLP_WB                                          0                              0              

CORE_MLP_WB_NODIRTY                                  0                              0              

CORE_MLP_0                                    15255712       88.813%         15255712       88.813%
CORE_MLP_1                                     1243591        7.240%          1243591        7.240%
CORE_MLP_2                                      316208        1.841%           316208        1.841%
CORE_MLP_3                                      113973        0.664%           113973        0.664%
CORE_MLP_4                                       59008        0.344%            59008        0.344%
CORE_MLP_5                                       26592        0.155%            26592        0.155%
CORE_MLP_6                                       14399        0.084%            14399        0.084%
CORE_MLP_7                                        9487        0.055%             9487        0.055%
CORE_MLP_8                                        9230        0.054%             9230        0.054%
CORE_MLP_9                                        7255        0.042%             7255        0.042%
CORE_MLP_10                                       7671        0.045%             7671        0.045%
CORE_MLP_11                                       6446        0.038%             6446        0.038%
CORE_MLP_12                                       6690        0.039%             6690        0.039%
CORE_MLP_13                                       4396        0.026%             4396        0.026%
CORE_MLP_14                                       5623        0.033%             5623        0.033%
CORE_MLP_15                                       4486        0.026%             4486        0.026%
CORE_MLP_16                                       3750        0.022%             3750        0.022%
CORE_MLP_17                                       2917        0.017%             2917        0.017%
CORE_MLP_18                                       3139        0.018%             3139        0.018%
CORE_MLP_19                                       4419        0.026%             4419        0.026%
CORE_MLP_20                                       5594        0.033%             5594        0.033%
CORE_MLP_21                                       3306        0.019%             3306        0.019%
CORE_MLP_22                                       3231        0.019%             3231        0.019%
CORE_MLP_23                                       5548        0.032%             5548        0.032%
CORE_MLP_24                                      13663        0.080%            13663        0.080%
CORE_MLP_25                                      15684        0.091%            15684        0.091%
CORE_MLP_26                                      14219        0.083%            14219        0.083%
CORE_MLP_27                                       4502        0.026%             4502        0.026%
CORE_MLP_28                                       1029        0.006%             1029        0.006%
CORE_MLP_29                                       1713        0.010%             1713        0.010%
CORE_MLP_30                                       3840        0.022%             3840        0.022%
CORE_MLP_31                                          0        0.000%                0        0.000%
CORE_MLP_32                                          0        0.000%                0        0.000%
                                              17177321      100.000%         17177321      100.000%
                                                  0.31         1.84              0.31         1.84

MEM_QUEUE_OCC_0                                      0         -nan%                0         -nan%
MEM_QUEUE_OCC_4                                      0         -nan%                0         -nan%
MEM_QUEUE_OCC_8                                      0         -nan%                0         -nan%
MEM_QUEUE_OCC_12                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_16                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_20                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_24                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_28                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_32                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_36                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_40                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_44                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_48                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_52                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_56                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_60                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_64                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_68                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_72                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_76                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_80                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_84                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_88                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_92                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_96                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_100                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_104                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_108                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_112                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_116                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_120                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_124                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_128                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

OPEN_PAGE_HIT                                        0         -nan%                0         -nan%
CLOSED_PAGE_MISS                                     0         -nan%                0         -nan%
WRONG_PAGE_MISS                                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L0_LD_BANK_BLOCK                                     0         -nan%                0         -nan%
L0_LD_BANK_AVAIL                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L0_ST_BANK_BLOCK                                     0         -nan%                0         -nan%
L0_ST_BANK_AVAIL                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L0_LD_CACHE_BLOCK                                    0         -nan%                0         -nan%
L0_LD_CACHE_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_LD_BANK_BLOCK                                    0         -nan%                0         -nan%
MLC_LD_BANK_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_ST_BANK_BLOCK                                    0         -nan%                0         -nan%
MLC_ST_BANK_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_LD_CACHE_BLOCK                                   0         -nan%                0         -nan%
MLC_LD_CACHE_AVAIL                                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_ST_CACHE_BLOCK                                   0         -nan%                0         -nan%
MLC_ST_CACHE_AVAIL                                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_LD_BANK_BLOCK                                 11749        2.928%            11749        2.928%
L1_LD_BANK_AVAIL                                389558       97.072%           389558       97.072%
                                                401307      100.000%           401307      100.000%
                                                  0.97         0.96              0.97         0.96

L1_ST_BANK_BLOCK                                     0        0.000%                0        0.000%
L1_ST_BANK_AVAIL                                 64503      100.000%            64503      100.000%
                                                 64503      100.000%            64503      100.000%
                                                  1.00         1.00              1.00         1.00

L1_LD_CACHE_BLOCK                                    0         -nan%                0         -nan%
L1_LD_CACHE_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_ST_CACHE_BLOCK                                    0         -nan%                0         -nan%
L1_ST_CACHE_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_LD_BANK_BLOCK                                    0         -nan%                0         -nan%
MEM_LD_BANK_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_ST_BANK_BLOCK                                    0         -nan%                0         -nan%
MEM_ST_BANK_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_PF_BANK_BLOCK                                    0         -nan%                0         -nan%
MEM_PF_BANK_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L0_FILL                                              0                              0              

L1_FILL                                          45367       99.804%            45367       99.804%
L1_WB_FILL                                          89        0.196%               89        0.196%
                                                 45456      100.000%            45456      100.000%
                                                  0.00         0.04              0.00         0.04

L1_DEMAND_FILL                                    8532       18.807%             8532       18.807%
L1_PREF_FILL                                     36835       81.193%            36835       81.193%
                                                 45367      100.000%            45367      100.000%
                                                  0.81         0.75              0.81         0.75

MLC_FILL                                             0         -nan%                0         -nan%
MLC_WB_FILL                                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_DEMAND_FILL                                      0         -nan%                0         -nan%
MLC_PREF_FILL                                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

NORESET_L1_FILL                                  45456                          45456              

NORESET_L1_FILL_NONPREF                           8621                           8621              

NORESET_L1_FILL_PREF                             36835                          36835              

NORESET_L1_EVICT                                  6758                           6758              

NORESET_L1_EVICT_NONPREF                          2418                           2418              

NORESET_L1_EVICT_PREF_USED                         325                            325              

NORESET_L1_EVICT_PREF_UNUSED                      4015                           4015              

NORESET_L1_PREF_USED                             31798                          31798              

ORACLE_OFFPATH_DC_FILL                               0                              0              

ORACLE_OFFPATH_IC_FILL                               0                              0              

ORACLE_OFFPATH_L1_FILL                               0                              0              

UPDATE_EVENT_QUEUE_PROCESS                           0                              0              

INSERT_EVENT_QUEUE_PROCESS                           0                              0              

ICFILL_AFTER_REDIRECT                                0                              0              

EVENT_QUEUE_MATCH_ADD_REQ                            0                              0              

DC_PREF_CACHE_INSERT_REQ                             0                              0              

DC_PREF_REQ_DCACHE_HIT                               0         -nan%                0         -nan%
DC_PREF_REQ_PREF_CACHE_HIT                           0         -nan%                0         -nan%
DC_PREF_REQ_L1_MISS                                  0         -nan%                0         -nan%
DC_PREF_REQ_CORR                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DC_PREF_CACHE_INSERT                                 0                              0              

DC_PREF_CACHE_HIT_PER                                0        0.000%                0        0.000%

DC_PREF_CACHE_HIT_PER_OFFPATH                        0        0.000%                0        0.000%

DC_PREF_CACHE_HIT                                    0                              0              

DC_PREF_CACHE_HIT_OFFPATH                            0                              0              

DC_PREF_HIT_L1_MISS                                  0                              0              

IC_PREF_CACHE_HIT_PER                                0        0.000%                0        0.000%

IC_PREF_CACHE_HIT_PER_OFFPATH                        0        0.000%                0        0.000%

IC_PREF_CACHE_HIT                                    0                              0              

IC_PREF_CACHE_HIT_OFFPATH                            0                              0              

L1_PREF_CACHE_HIT_PER                                0        0.000%                0        0.000%

L1_PREF_CACHE_HIT_PER_OFFPATH                        0        0.000%                0        0.000%

L1_PREF_CACHE_HIT                                    0                              0              

L1_PREF_CACHE_HIT_OFFPATH                            0                              0              

DC_PREF_CACHE_FILL                                   0                              0              

DC_PREF_MOVE_DC                                      0         -nan%                0         -nan%

DC_PREF_MOVE_L1                                      0         -nan%                0         -nan%

IC_PREF_CACHE_FILL                                   0                              0              

IC_PREF_MOVE_IC                                      0         -nan%                0         -nan%

IC_PREF_MOVE_L1                                      0         -nan%                0         -nan%

L1_PREF_CACHE_FILL                                   0                              0              

L1_PREF_MOVE_L1                                      0         -nan%                0         -nan%

OFF_PATH_CONFIRMED                               71386                          71386              

OFF_PATH_NO_FILL_L1                                  0                              0              

WB_L1_MISS_FILL_L1                                  89                             89              

WB_MLC_MISS_FILL_MLC                                 0                              0              

ICACHE_EVICT_REQ_WB_L1                               0                              0              

DCACHE_EVICT_REQ_WB_L1                               0                              0              

DCACHE_EVICT_REQ_WB_L1_NOREAD                        0                              0              

L1_FILL_SKIPPED                                      0                              0              

MLC_FILL_SKIPPED                                     0                              0              

DCACHE_FILL                                     333299                         333299              

DCACHE_WB_REQ                                    64521        0.1936            64521        0.1936

DCACHE_WB_REQ_DIRTY                              64521      100.000%            64521      100.000%
DCACHE_WB_REQ_NODIRTY                                0        0.000%                0        0.000%
                                                 64521      100.000%            64521      100.000%
                                                  0.00         0.00              0.00         0.00

ICACHE_FILL                                         81                             81              

ICACHE_WB_REQ                                        0        0.0000                0        0.0000

L1_FILL_DIRTY                                       25        0.0006               25        0.0006

MLC_FILL_DIRTY                                       0          -nan                0          -nan

MEM_REQ_DENIED_NULL                                  0         -nan%                0         -nan%
MEM_REQ_DENIED_INST_OUTOF_CS                         0         -nan%                0         -nan%
MEM_REQ_DENIED_DATA_IN_CS                            0         -nan%                0         -nan%
MEM_REQ_DENIED_DATA_OUTOF_RANGE                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_REQ_DENIED                                       0         -nan%                0         -nan%
MEM_REQ_NOT_DENIED                                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_HIT_WB_STALL                                  0                              0              

EXCLUSION_VIOLATED_OSR                               0         -nan%                0         -nan%
EXCLUSION_VIOLATED_NOTOSR                            0         -nan%                0         -nan%
EXCLUSION_NOT_VIOLATED                               0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIRTY_WRITE_TO_ICACHE                                0                              0              

STREAM_DC_HIT_NOSEND                                 0         -nan%                0         -nan%
STREAM_WBQDC_HIT_NOSEND                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

STREAM_DCACHE_PREF_HIT                               0                              0              

PREF_DC_HIT_ON_INSERT                                0         -nan%                0         -nan%
PREF_L1_HIT_ON_INSERT                                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_NEWREQ_MATCHED_MLC_REQ                            0                              0              

MLC_NEWREQ_MATCHED_L2_PREF                           0                              0              

MLC_NEWREQ_MATCHED_L2_PREF_MLC_HIT                   0          -nan                0          -nan

NEWREQ_WB_MATCH_IGNORED                              0                              0              

DEMAND_MATCH_WB_NEW_DONE_FUNC                        0         -nan%                0         -nan%
DEMAND_MATCH_WB_NEW_DONE_FUNC_NULL                   0         -nan%                0         -nan%
DEMAND_MATCH_WB_DONE_FUNC_NOT_SAME                   0         -nan%                0         -nan%
DEMAND_MATCH_WB_DONE_FUNC_SAME                       0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_MATCH_WB                                      0         -nan%                0         -nan%
DEMAND_MATCH_WB_NODIRTY                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_MATCH_WBALL_IFETCH                            0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_DFETCH                            0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_DSTORE                            0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_IPRF                              0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_DPRF                              0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_WB                                0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_WB_NODIRTY                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_MATCH_WB_IFETCH                               0         -nan%                0         -nan%
DEMAND_MATCH_WB_DFETCH                               0         -nan%                0         -nan%
DEMAND_MATCH_WB_DSTORE                               0         -nan%                0         -nan%
DEMAND_MATCH_WB_IPRF                                 0         -nan%                0         -nan%
DEMAND_MATCH_WB_DPRF                                 0         -nan%                0         -nan%
DEMAND_MATCH_WB_WB                                   0         -nan%                0         -nan%
DEMAND_MATCH_WB_WB_NODIRTY                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_MATCH_WB_ND_IFETCH                            0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_DFETCH                            0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_DSTORE                            0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_IPRF                              0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_DPRF                              0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_WB                                0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_WB_NODIRTY                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

WB_MATCH_DEMAND                                      0        0.000%                0        0.000%
WB_MATCH_PREF                                        0        0.000%                0        0.000%
WB_MATCH_WB                                          0        0.000%                0        0.000%
WB_MATCH_WB_FILTERED                            370701      100.000%           370701      100.000%
                                                370701      100.000%           370701      100.000%
                                                  3.00         3.00              3.00         3.00

WB_COMING_BACK_FROM_MEM                              0                              0              

WB_COMING_BACK_FROM_L1                               0                              0              

WB_COMING_BACK_FROM_MLC                              0                              0              

MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH            10557        2.837%            10557        2.837%
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC        361510       97.163%           361510       97.163%
                                                372067      100.000%           372067      100.000%
                                                  0.97         0.96              0.97         0.96

TOTAL_ONPATH_ICACHE_FILLS                            0                              0              

TOTAL_ONPATH_DCACHE_FILLS                            0                              0              

TOTAL_ONPATH_L1_FILLS                                0                              0              

PER1K_ONPATH_ICACHE_FILLS                            0        0.0000                0        0.0000

PER1K_ONPATH_DCACHE_FILLS                            0        0.0000                0        0.0000

PER1K_ONPATH_L1_FILLS                                0        0.0000                0        0.0000

PER1K_L1_DEMAND_MISS_ONPATH                       9366        0.3122             9366        0.3122

PER1K_L1_DEMAND_MISS_OFFPATH                        84        0.0028               84        0.0028

L2_IDEAL_FILL_L1                                     0         -nan%                0         -nan%
L2_IDEAL_MISS_L2                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L2_IDEAL_FILL_ICACHE                                 0         -nan%                0         -nan%
L2_IDEAL_MISS_ICACHE                                 0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

HPS_MISS_DELTA__0                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__1                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__2                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__3                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__4                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__5                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__6                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__7                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__8                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__9                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

HPS_HIT_DELTA__0                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__1                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__2                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__3                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__4                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__5                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__6                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__7                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__8                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__9                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DC_MISS_DELTA__0                                     0         -nan%                0         -nan%
DC_MISS_DELTA__1                                     0         -nan%                0         -nan%
DC_MISS_DELTA__2                                     0         -nan%                0         -nan%
DC_MISS_DELTA__3                                     0         -nan%                0         -nan%
DC_MISS_DELTA__4                                     0         -nan%                0         -nan%
DC_MISS_DELTA__5                                     0         -nan%                0         -nan%
DC_MISS_DELTA__6                                     0         -nan%                0         -nan%
DC_MISS_DELTA__7                                     0         -nan%                0         -nan%
DC_MISS_DELTA__8                                     0         -nan%                0         -nan%
DC_MISS_DELTA__9                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ONE_MORE_SUCESS                                      0         -nan%                0         -nan%
ONE_MORE_DISCARDED_L0CACHE                           0         -nan%                0         -nan%
ONE_MORE_DISCARDED_MEM_REQ_FULL                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

PREF_L1_TOTAL_SENT                               36835                          36835              

PREF_L1_TOTAL_USED                               31798       86.326%            31798       86.326%
PREF_L1_TOTAL_PARTIAL_USED                         918        2.492%              918        2.492%
PREF_L1_TOTAL_NOT_USED                            4119       11.182%             4119       11.182%
PREF_L1_TOTAL_DROPPED                                0        0.000%                0        0.000%
                                                 36835      100.000%            36835      100.000%
                                                  0.25         0.60              0.25         0.60

PREF_MLC_TOTAL_SENT                                  0                              0              

PREF_MLC_TOTAL_USED                                  0         -nan%                0         -nan%
PREF_MLC_TOTAL_PARTIAL_USED                          0         -nan%                0         -nan%
PREF_MLC_TOTAL_NOT_USED                              0         -nan%                0         -nan%
PREF_MLC_TOTAL_DROPPED                               0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_MLC_PREF_REQ_MISS                               0         -nan%                0         -nan%
CORE_MLC_DEMAND_MISS                                 0         -nan%                0         -nan%
CORE_MLC_WB_MISS                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_MLC_PREF_REQ_HIT                                0         -nan%                0         -nan%
CORE_MLC_DEMAND_HIT                                  0         -nan%                0         -nan%
CORE_MLC_WB_HIT                                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_MLC_HIT                                         0         -nan%                0         -nan%
CORE_MLC_MISS                                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_MLC_FILL                                        0         -nan%                0         -nan%
CORE_MLC_WB_FILL                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_MLC_DEMAND_FILL                                 0         -nan%                0         -nan%
CORE_MLC_PREF_FILL                                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_MLC_PREF_FILL_USED                              0         -nan%                0         -nan%
CORE_MLC_PREF_FILL_PARTIAL_USED                      0         -nan%                0         -nan%
CORE_MLC_PREF_FILL_NOT_USED                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_L1_PREF_REQ_MISS                            36835       81.034%            36835       81.034%
CORE_L1_DEMAND_MISS                               8532       18.770%             8532       18.770%
CORE_L1_WB_MISS                                     89        0.196%               89        0.196%
                                                 45456      100.000%            45456      100.000%
                                                  0.19         0.36              0.19         0.36

CORE_L1_PREF_REQ_HIT                             20226        4.950%            20226        4.950%
CORE_L1_DEMAND_HIT                              323965       79.286%           323965       79.286%
CORE_L1_WB_HIT                                   64414       15.764%            64414       15.764%
                                                408605      100.000%           408605      100.000%
                                                  1.11         0.57              1.11         0.57

CORE_L1_HIT                                     323966       97.166%           323966       97.166%
CORE_L1_MISS                                      9450        2.834%             9450        2.834%
                                                333416      100.000%           333416      100.000%
                                                  0.03         0.16              0.03         0.16

CORE_L1_FILL                                     45367       99.804%            45367       99.804%
CORE_L1_WB_FILL                                     89        0.196%               89        0.196%
                                                 45456      100.000%            45456      100.000%
                                                  0.00         0.04              0.00         0.04

CORE_L1_DEMAND_FILL                               8532       18.807%             8532       18.807%
CORE_L1_PREF_FILL                                36835       81.193%            36835       81.193%
                                                 45367      100.000%            45367      100.000%
                                                  0.81         0.75              0.81         0.75

CORE_L1_PREF_FILL_USED                           31798       86.326%            31798       86.326%
CORE_L1_PREF_FILL_PARTIAL_USED                     918        2.492%              918        2.492%
CORE_L1_PREF_FILL_NOT_USED                        4119       11.182%             4119       11.182%
                                                 36835      100.000%            36835      100.000%
                                                  0.25         0.60              0.25         0.60

CORE_L1_DEMAND_USED_POS0                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS1                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS2                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS3                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS4                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS5                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS6                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS7                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS8                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS9                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS10                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS11                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS12                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS13                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS14                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS15                            0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_L1_PREF_USED_POS0                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS1                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS2                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS3                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS4                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS5                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS6                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS7                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS8                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS9                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS10                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS11                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS12                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS13                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS14                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS15                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_TOTAL_SETS_ALL_INTERVALS                        0                              0              

CORE_L1_AVG_NUM_WAYS                                 0          -nan                0          -nan

L1_PARTITION_INTERVALS                               0                              0              

NORESET_L1_PARTITION                                 0                              0              

L1_SHADOW_ACCESS                                     0                              0              

L1_SHADOW_ACCESS_STALLING                            0                              0              

L1_SHADOW_ACCESS_DEMAND                              0                              0              

L1_SHADOW_HIT                                        0                              0              

L1_SHADOW_HIT_STALLING                               0                              0              

L1_SHADOW_HIT_DEMAND                                 0                              0              

L1_SHADOW_UNTIMELY_HIT                               0                              0              

L1_SHADOW_UNTIMELY_HIT_STALLING                      0                              0              

L1_SHADOW_UNTIMELY_HIT_DEMAND                        0                              0              

L1_SHADOW_HIT_POS0                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS1                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS2                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS3                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS4                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS5                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS6                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS7                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS8                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS9                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS10                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS11                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS12                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS13                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS14                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS15                                  0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_SHADOW_STALLING_HIT_POS0                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS1                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS2                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS3                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS4                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS5                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS6                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS7                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS8                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS9                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS10                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS11                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS12                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS13                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS14                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS15                         0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_SHADOW_DEMAND_HIT_POS0                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS1                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS2                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS3                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS4                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS5                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS6                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS7                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS8                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS9                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS10                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS11                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS12                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS13                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS14                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS15                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_PREF_MLC_SENT                                   0                              0              

CORE_PREF_MLC_USED                                   0         -nan%                0         -nan%
CORE_PREF_MLC_PARTIAL_USED                           0         -nan%                0         -nan%
CORE_PREF_MLC_NOT_USED                               0         -nan%                0         -nan%
CORE_PREF_MLC_DROPPED                                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_PREF_L1_SENT                                36835                          36835              

CORE_PREF_L1_USED                                31798       77.841%            31798       77.841%
CORE_PREF_L1_PARTIAL_USED                          918        2.247%              918        2.247%
CORE_PREF_L1_NOT_USED                             8134       19.912%             8134       19.912%
CORE_PREF_L1_DROPPED                                 0        0.000%                0        0.000%
                                                 40850      100.000%            40850      100.000%
                                                  0.42         0.71              0.42         0.71

TOTAL_MEM_LATENCY                              5390272      118.8148          5390272      118.8148

TOTAL_MEM_LATENCY_DEMAND                       1099693      128.8904          1099693      128.8904

TOTAL_MEM_LATENCY_PREF                         4290579      116.4810          4290579      116.4810

CORE_MEM_LATENCY                               5390272      118.8148          5390272      118.8148

CORE_MEM_LATENCY_DEMAND                        1099693      128.8904          1099693      128.8904

CORE_MEM_LATENCY_PREF                          4290579      116.4810          4290579      116.4810

CORE_MEM_LATENCY_IFETCH                          10544        0.196%            10544        0.196%
CORE_MEM_LATENCY_DFETCH                         424497        7.875%           424497        7.875%
CORE_MEM_LATENCY_DSTORE                         910917       16.899%           910917       16.899%
CORE_MEM_LATENCY_IPRF                                0        0.000%                0        0.000%
CORE_MEM_LATENCY_DPRF                          4044314       75.030%          4044314       75.030%
CORE_MEM_LATENCY_WB                                  0        0.000%                0        0.000%
CORE_MEM_LATENCY_WB_NODIRTY                          0        0.000%                0        0.000%
                                               5390272      100.000%          5390272      100.000%
                                                  3.42         1.03              3.42         1.03

CORE_MEM_STALLING_LATENCY_IFETCH                     0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_DFETCH                     0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_DSTORE                     0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_IPRF                       0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_DPRF                       0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_WB                         0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_WB_NODIRTY                 0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

TOTAL_L1_MISS_LATENCY                          5390272      118.8148          5390272      118.8148

TOTAL_L1_MISS_LATENCY_DEMAND                   1099693      128.8904          1099693      128.8904

TOTAL_L1_MISS_LATENCY_PREF                     4290579      116.4810          4290579      116.4810

CORE_L1_MISS_LATENCY                           5390272      118.8148          5390272      118.8148

CORE_L1_MISS_LATENCY_DEMAND                    1099693      128.8904          1099693      128.8904

CORE_L1_MISS_LATENCY_PREF                      4290579      116.4810          4290579      116.4810

CORE_EVICTED_L1_DEMAND                            2418       35.780%             2418       35.780%
CORE_EVICTED_L1_PREF_USED                          325        4.809%              325        4.809%
CORE_EVICTED_L1_PREF_NOT_USED                     4015       59.411%             4015       59.411%
                                                  6758      100.000%             6758      100.000%
                                                  1.24         1.12              1.24         1.12

CORE_EVICTED_MLC_DEMAND                              0         -nan%                0         -nan%
CORE_EVICTED_MLC_PREF_USED                           0         -nan%                0         -nan%
CORE_EVICTED_MLC_PREF_NOT_USED                       0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_MEM_LATENCY_AVE_DEMAND                     258050      106.7204           258050      106.7204

CORE_MEM_LATENCY_AVE_PREF_USED                   90621      278.8338            90621      278.8338

CORE_MEM_LATENCY_AVE_PREF_NOT_USED              938741      233.8085           938741      233.8085

DRAM_LATENCY                                         0                              0              

TOTAL_DRAM_LATENCY                                   0                              0              

DRAM_CLOSED_PAGE_POLICY_CMD                          0                              0              

DRAM_ACTIVATE_STALLING                               0                              0              

DRAM_PRECHARGE_STALLING                              0                              0              

DRAM_PRECHARGE_STALLING_WAIT_CYCLES                  0                              0              

L1_STAY_DEMAND                              1490202955   616295.6803       1490202955   616295.6803

L1_STAY_PREF_USED                                  857        2.6369              857        2.6369

L1_STAY_PREF_NOT_USED                        469035211   116820.7250        469035211   116820.7250

TOTAL_DATA_MISS_LATENCY                        1335414                        1335414              

TOTAL_DATA_MISS_COUNT                             9333                           9333              

CORE_PREF_L1_NOT_USED_LATENCY200                  1782       44.384%             1782       44.384%
CORE_PREF_L1_NOT_USED_LATENCY400                  2063       51.382%             2063       51.382%
CORE_PREF_L1_NOT_USED_LATENCY600                    86        2.142%               86        2.142%
CORE_PREF_L1_NOT_USED_LATENCY800                     1        0.025%                1        0.025%
CORE_PREF_L1_NOT_USED_LATENCY1000                    0        0.000%                0        0.000%
CORE_PREF_L1_NOT_USED_LATENCY1200                   25        0.623%               25        0.623%
CORE_PREF_L1_NOT_USED_LATENCY1400                   13        0.324%               13        0.324%
CORE_PREF_L1_NOT_USED_LATENCY1600                   45        1.121%               45        1.121%
CORE_PREF_L1_NOT_USED_LATENCY1600MORE                0        0.000%                0        0.000%
                                                  4015      100.000%             4015      100.000%
                                                  0.69         0.86              0.69         0.86

CORE_PREF_L1_NOT_USED_DISTANCE_1                     0        0.000%                0        0.000%
CORE_PREF_L1_NOT_USED_DISTANCE_2                     2        0.050%                2        0.050%
CORE_PREF_L1_NOT_USED_DISTANCE_4                    16        0.399%               16        0.399%
CORE_PREF_L1_NOT_USED_DISTANCE_8                    80        1.993%               80        1.993%
CORE_PREF_L1_NOT_USED_DISTANCE_16                 3917       97.559%             3917       97.559%
CORE_PREF_L1_NOT_USED_DISTANCE_32                    0        0.000%                0        0.000%
CORE_PREF_L1_NOT_USED_DISTANCE_MORE                  0        0.000%                0        0.000%
                                                  4015      100.000%             4015      100.000%
                                                  3.97         0.20              3.97         0.20

CORE_PREF_L1_USED_LATENCY200                        85       26.154%               85       26.154%
CORE_PREF_L1_USED_LATENCY400                       218       67.077%              218       67.077%
CORE_PREF_L1_USED_LATENCY600                        12        3.692%               12        3.692%
CORE_PREF_L1_USED_LATENCY800                         0        0.000%                0        0.000%
CORE_PREF_L1_USED_LATENCY1000                        0        0.000%                0        0.000%
CORE_PREF_L1_USED_LATENCY1200                        0        0.000%                0        0.000%
CORE_PREF_L1_USED_LATENCY1400                        0        0.000%                0        0.000%
CORE_PREF_L1_USED_LATENCY1600                        7        2.154%                7        2.154%
CORE_PREF_L1_USED_LATENCY1600MORE                    3        0.923%                3        0.923%
                                                   325      100.000%              325      100.000%
                                                  0.97         1.14              0.97         1.14

CORE_PREF_L1_USED_DISTANCE_1                         0        0.000%                0        0.000%
CORE_PREF_L1_USED_DISTANCE_2                         0        0.000%                0        0.000%
CORE_PREF_L1_USED_DISTANCE_4                         1        0.308%                1        0.308%
CORE_PREF_L1_USED_DISTANCE_8                         3        0.923%                3        0.923%
CORE_PREF_L1_USED_DISTANCE_16                      321       98.769%              321       98.769%
CORE_PREF_L1_USED_DISTANCE_32                        0        0.000%                0        0.000%
CORE_PREF_L1_USED_DISTANCE_MORE                      0        0.000%                0        0.000%
                                                   325      100.000%              325      100.000%
                                                  3.98         0.15              3.98         0.15

CORE_PREF_L1_DEMAND_LATENCY300                    2338       96.691%             2338       96.691%
CORE_PREF_L1_DEMAND_LATENCY400                      29        1.199%               29        1.199%
CORE_PREF_L1_DEMAND_LATENCY500                       8        0.331%                8        0.331%
CORE_PREF_L1_DEMAND_LATENCY600                       3        0.124%                3        0.124%
CORE_PREF_L1_DEMAND_LATENCY700                       2        0.083%                2        0.083%
CORE_PREF_L1_DEMAND_LATENCY800                       3        0.124%                3        0.124%
CORE_PREF_L1_DEMAND_LATENCY900                       5        0.207%                5        0.207%
CORE_PREF_L1_DEMAND_LATENCY1000                      2        0.083%                2        0.083%
CORE_PREF_L1_DEMAND_LATENCY1000MORE                 28        1.158%               28        1.158%
                                                  2418      100.000%             2418      100.000%
                                                  0.14         0.95              0.14         0.95

CORE_PREF_MLC_NOT_USED_LATENCY200                    0         -nan%                0         -nan%
CORE_PREF_MLC_NOT_USED_LATENCY400                    0         -nan%                0         -nan%
CORE_PREF_MLC_NOT_USED_LATENCY600                    0         -nan%                0         -nan%
CORE_PREF_MLC_NOT_USED_LATENCY800                    0         -nan%                0         -nan%
CORE_PREF_MLC_NOT_USED_LATENCY1000                   0         -nan%                0         -nan%
CORE_PREF_MLC_NOT_USED_LATENCY1200                   0         -nan%                0         -nan%
CORE_PREF_MLC_NOT_USED_LATENCY1400                   0         -nan%                0         -nan%
CORE_PREF_MLC_NOT_USED_LATENCY1600                   0         -nan%                0         -nan%
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE               0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_PREF_MLC_USED_LATENCY200                        0         -nan%                0         -nan%
CORE_PREF_MLC_USED_LATENCY400                        0         -nan%                0         -nan%
CORE_PREF_MLC_USED_LATENCY600                        0         -nan%                0         -nan%
CORE_PREF_MLC_USED_LATENCY800                        0         -nan%                0         -nan%
CORE_PREF_MLC_USED_LATENCY1000                       0         -nan%                0         -nan%
CORE_PREF_MLC_USED_LATENCY1200                       0         -nan%                0         -nan%
CORE_PREF_MLC_USED_LATENCY1400                       0         -nan%                0         -nan%
CORE_PREF_MLC_USED_LATENCY1600                       0         -nan%                0         -nan%
CORE_PREF_MLC_USED_LATENCY1600MORE                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_PREF_MLC_DEMAND_LATENCY300                      0         -nan%                0         -nan%
CORE_PREF_MLC_DEMAND_LATENCY400                      0         -nan%                0         -nan%
CORE_PREF_MLC_DEMAND_LATENCY500                      0         -nan%                0         -nan%
CORE_PREF_MLC_DEMAND_LATENCY600                      0         -nan%                0         -nan%
CORE_PREF_MLC_DEMAND_LATENCY700                      0         -nan%                0         -nan%
CORE_PREF_MLC_DEMAND_LATENCY800                      0         -nan%                0         -nan%
CORE_PREF_MLC_DEMAND_LATENCY900                      0         -nan%                0         -nan%
CORE_PREF_MLC_DEMAND_LATENCY1000                     0         -nan%                0         -nan%
CORE_PREF_MLC_DEMAND_LATENCY1000MORE                 0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

TOTAL_BATCH_FORMED                                   0                              0              

TOTAL_BATCH_MEM_REQ_MARKED                           0          -nan                0          -nan

CORE_BATCH_MEM_REQ_MARKED                            0          -nan                0          -nan

CORE_BATCH_MEM_REQ_MARKED_DEMAND                     0          -nan                0          -nan

CORE_BATCH_MEM_REQ_MARKED_PREF                       0          -nan                0          -nan

DRAM_ROW_BATCHES                                     0                              0              

REJECTED_QUEUE_MLC                                   0                              0              

REJECTED_QUEUE_L1                                    0                              0              

REJECTED_QUEUE_BUS_OUT                               0                              0              

LEADING_LOAD_LATENCY                                 0        0.0000                0        0.0000

LEADING_LOADS                                        0        0.0000                0        0.0000

MEM_REQ_CRITICAL_PATH_LENGTH                         0        0.0000                0        0.0000

TOTAL_MEM_REQ_LATENCY                                0                              0              

TOTAL_CRITICAL_MEM_REQ_LATENCY                       0          -nan                0          -nan

TOTAL_CRITICAL_BANK_LATENCY                          0          -nan                0          -nan

TOTAL_MEMORY_SLACK                                   0        0.0000                0        0.0000

TOTAL_CHIP_UTILIZATION                               0        0.0000                0        0.0000

CHIP_BUSY_UNDER_CRITICAL_REQS                        0        0.0000                0        0.0000

PERF_PRED_NUM_STAT_RESETS                            0                              0              

PERF_PRED_RESET_STATS_CYCLE                          0                              0              

PERF_PRED_CYCLE                               17177321                       17177321              

ESTIMATED_ALONE_CYCLES                               0        0.0000                0        0.0000

NUM_WINDOWS_WITH_DCACHE_MISS                     60756                          60756              

LONGEST_DCACHE_MISS_CHAIN                       279607                         279607              

NUM_DCACHE_MISSES_IN_WINDOW_1                     4572        7.525%             4572        7.525%
NUM_DCACHE_MISSES_IN_WINDOW_2                    13497       22.215%            13497       22.215%
NUM_DCACHE_MISSES_IN_WINDOW_3                     8311       13.679%             8311       13.679%
NUM_DCACHE_MISSES_IN_WINDOW_4                     4856        7.993%             4856        7.993%
NUM_DCACHE_MISSES_IN_WINDOW_5                     4222        6.949%             4222        6.949%
NUM_DCACHE_MISSES_IN_WINDOW_6                     3171        5.219%             3171        5.219%
NUM_DCACHE_MISSES_IN_WINDOW_7                     3374        5.553%             3374        5.553%
NUM_DCACHE_MISSES_IN_WINDOW_8                     4688        7.716%             4688        7.716%
NUM_DCACHE_MISSES_IN_WINDOW_9                    12512       20.594%            12512       20.594%
NUM_DCACHE_MISSES_IN_WINDOW_10                    1126        1.853%             1126        1.853%
NUM_DCACHE_MISSES_IN_WINDOW_11                     258        0.425%              258        0.425%
NUM_DCACHE_MISSES_IN_WINDOW_12                     108        0.178%              108        0.178%
NUM_DCACHE_MISSES_IN_WINDOW_13                      11        0.018%               11        0.018%
NUM_DCACHE_MISSES_IN_WINDOW_14                       7        0.012%                7        0.012%
NUM_DCACHE_MISSES_IN_WINDOW_15                       9        0.015%                9        0.015%
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE              34        0.056%               34        0.056%
                                                 60756      100.000%            60756      100.000%
                                                  4.04         2.77              4.04         2.77

DCACHE_MLP_IN_WINDOW_1_0                         44135       72.643%            44135       72.643%
DCACHE_MLP_IN_WINDOW_1_5                          5832        9.599%             5832        9.599%
DCACHE_MLP_IN_WINDOW_2_0                          7299       12.014%             7299       12.014%
DCACHE_MLP_IN_WINDOW_2_5                          1125        1.852%             1125        1.852%
DCACHE_MLP_IN_WINDOW_3_0                          1820        2.996%             1820        2.996%
DCACHE_MLP_IN_WINDOW_3_5                            52        0.086%               52        0.086%
DCACHE_MLP_IN_WINDOW_4_0                           316        0.520%              316        0.520%
DCACHE_MLP_IN_WINDOW_4_5                             6        0.010%                6        0.010%
DCACHE_MLP_IN_WINDOW_5_0                           116        0.191%              116        0.191%
DCACHE_MLP_IN_WINDOW_5_5                             1        0.002%                1        0.002%
DCACHE_MLP_IN_WINDOW_6_0                            24        0.040%               24        0.040%
DCACHE_MLP_IN_WINDOW_6_5                             1        0.002%                1        0.002%
DCACHE_MLP_IN_WINDOW_7_0                            15        0.025%               15        0.025%
DCACHE_MLP_IN_WINDOW_7_5                             0        0.000%                0        0.000%
DCACHE_MLP_IN_WINDOW_8_0                             5        0.008%                5        0.008%
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE                     9        0.015%                9        0.015%
                                                 60756      100.000%            60756      100.000%
                                                  0.57         1.06              0.57         1.06

PARAM_CHIP_CYCLE_TIME                                0                              0              

PARAM_CORE_CYCLE_TIME                           312500                         312500              

PARAM_L1_CYCLE_TIME                             312500                         312500              

PARAM_MEMORY_CYCLE_TIME                         833333                         833333              

MEM_REQ_NON_SCHEDULED__0                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED__4                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED__8                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_12                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_16                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_20                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_24                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_28                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_32                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_36                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_40                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_44                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_48                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_52                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_56                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_60                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_64                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_REQ_DEMANDS__0                            17048500       99.250%         17048500       99.250%
MEM_REQ_DEMANDS__4                               65160        0.379%            65160        0.379%
MEM_REQ_DEMANDS__8                               18979        0.110%            18979        0.110%
MEM_REQ_DEMANDS_12                               15895        0.093%            15895        0.093%
MEM_REQ_DEMANDS_16                               10831        0.063%            10831        0.063%
MEM_REQ_DEMANDS_20                               10034        0.058%            10034        0.058%
MEM_REQ_DEMANDS_24                                5859        0.034%             5859        0.034%
MEM_REQ_DEMANDS_28                                2063        0.012%             2063        0.012%
MEM_REQ_DEMANDS_32                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_36                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_40                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_44                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_48                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_52                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_56                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_60                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_64                                   0        0.000%                0        0.000%
                                              17177321      100.000%         17177321      100.000%
                                                  0.02         0.24              0.02         0.24

MEM_REQ_PREFS__0                              16947683       98.663%         16947683       98.663%
MEM_REQ_PREFS__4                                105784        0.616%           105784        0.616%
MEM_REQ_PREFS__8                                 37958        0.221%            37958        0.221%
MEM_REQ_PREFS_12                                 38605        0.225%            38605        0.225%
MEM_REQ_PREFS_16                                 40807        0.238%            40807        0.238%
MEM_REQ_PREFS_20                                  5788        0.034%             5788        0.034%
MEM_REQ_PREFS_24                                   696        0.004%              696        0.004%
MEM_REQ_PREFS_28                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_32                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_36                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_40                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_44                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_48                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_52                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_56                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_60                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_64                                     0        0.000%                0        0.000%
                                              17177321      100.000%         17177321      100.000%
                                                  0.03         0.29              0.03         0.29

MEM_REQ_WRITEBACKS__0                         17175632       99.990%         17175632       99.990%
MEM_REQ_WRITEBACKS__4                             1689        0.010%             1689        0.010%
MEM_REQ_WRITEBACKS__8                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_12                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_16                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_20                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_24                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_28                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_32                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_36                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_40                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_44                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_48                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_52                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_56                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_60                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_64                                0        0.000%                0        0.000%
                                              17177321      100.000%         17177321      100.000%
                                                  0.00         0.01              0.00         0.01

MEM_REQ_DEMAND_CYCLES                          7684845                        7684845              

MEM_REQ_PREF_CYCLES                            5221550                        5221550              

MEM_REQ_WB_CYCLES                              1225557                        1225557              

DRAM_CHANNEL_REQS                                    0                              0              

DRAM_CHANNEL_CRIT_REQS                               0                              0              

DRAM_CHANNEL_CRIT_DIR_SWITCHES                       0                              0              

DRAM_BANK_CRIT_REQS                                  0                              0              

DRAM_INSTA_MLP_SAMPLES                               0                              0              

DRAM_INSTA_MLP_UNIQUE_REQS                           0          -nan                0          -nan

DRAM_INST_MLP_HITS_NORM_SPREAD_TIMES_1000             0          -nan                0          -nan

DRAM_GLOBAL_MLP                                      0          -nan                0          -nan

DRAM_GLOBAL_MLP_0                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_1                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_2                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_3                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_4                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_5                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_6                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_7                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_8                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_9                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_10                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_11                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_12                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_13                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_14                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_15                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_16                                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_TOTAL_GLOBAL_MLP_0                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_1                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_2                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_3                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_4                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_5                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_6                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_7                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_8                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_9                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_10                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_11                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_12                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_13                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_14                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_15                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_16                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_17                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_18                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_19                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_20                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_21                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_22                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_23                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_24                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_25                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_26                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_27                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_28                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_29                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_30                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_31                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_32                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UNIQUE_ROWS_PER_BANK_0                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_1                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_2                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_3                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_4                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_5                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_6                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_7                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_MORE                            0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_UNIQUE_ROWS_PER_BANK_0                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_1                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_2                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_3                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_4                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_5                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_6                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_7                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_MORE                       0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORES_PER_BANK_0                                     0         -nan%                0         -nan%
CORES_PER_BANK_1                                     0         -nan%                0         -nan%
CORES_PER_BANK_2                                     0         -nan%                0         -nan%
CORES_PER_BANK_3                                     0         -nan%                0         -nan%
CORES_PER_BANK_4                                     0         -nan%                0         -nan%
CORES_PER_BANK_5                                     0         -nan%                0         -nan%
CORES_PER_BANK_6                                     0         -nan%                0         -nan%
CORES_PER_BANK_7                                     0         -nan%                0         -nan%
CORES_PER_BANK_MORE                                  0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_BANKS_WITH_REQS_0                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_1                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_2                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_3                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_4                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_5                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_6                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_7                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_8                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_9                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_10                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_11                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_12                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_13                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_14                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_15                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_16                               0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_BANKS_WITH_REQS                                  0                              0              

DRAM_CHANNEL_IN_DEMAND                               0                              0              

DRAM_BUS_IN_DEMAND                                   0                              0              

DRAM_BANK_IN_DEMAND                                  0                              0              

DRAM_BANK_IN_DEMAND_STALLING                         0                              0              

DRAM_ANY_BANK_IN_DEMAND                              0                              0              

DRAM_BANK_IN_DEMAND_BANK_0                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_1                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_2                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_3                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_4                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_5                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_6                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_7                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_8                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_9                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_10                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_11                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_12                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_13                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_14                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_15                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_16                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_CONTENTION_BUS                                  0          -nan                0          -nan

DRAM_CONTENTION_BANKS                                0          -nan                0          -nan

DRAM_CONTENTION_FAW                                  0          -nan                0          -nan

DRAM_CONTENTION_BANKS_TIMES_1000                     0          -nan                0          -nan

DRAM_STALL_OTHER_CORE                                0                              0              

DRAM_STALLED_BY_OTHER_CORE                           0                              0              

DRAM_MP_CRIT_PATH                                    0                              0              

DRAM_MP_CRIT_PATH_BUS                                0          -nan                0          -nan

DRAM_MP_CRIT_PATH_BANK                               0          -nan                0          -nan

DRAM_MP_CRIT_PATH_BANK_TRAS                          0          -nan                0          -nan

DRAM_MP_CRIT_PATH_FAW                                0          -nan                0          -nan

DRAM_BLACK_BOX_SERVICE_TIMES_1000                    0                              0              

DRAM_BLACK_BOX_REQS_BUSY_0                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_1                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_2                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_3                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_4                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_5                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_6                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_7                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_8                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

NUM_MEM_SCHED_DECISIONS                              0                              0              

MEM_REQ_NON_SCHEDULED_CANDIDATES                     0          -nan                0          -nan

NUM_MEM_SCHED_DECISIONS_PER_BANK                     0                              0              

MEM_REQ_NON_SCHEDULED_CANDIDATES_PER_BANK             0          -nan                0          -nan

ROW_BUFFER_HITS_BANK_0                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_1                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_2                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_3                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_4                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_5                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_6                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_7                               0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ROW_BUFFER_CONFLICTS_BANK_0                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_1                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_2                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_3                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_4                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_5                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_6                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_7                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_BANK_WAITING_CYCLES                              0                              0              

MEM_WAITING_CYCLES_TIMES_840                         0                              0              

MEM_PROB_WAITING_CYCLES                              0                              0              

DRAM_SCHED_QUANTA                                    0                              0              

DRAM_SCHED_CORE_PRIORITY_0                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_1                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_2                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_3                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_4                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_5                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_6                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_7                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_SCHED_CMD_SCHEDULED                             0          -nan                0          -nan

DRAM_SCHED_DIFF_CORE_AVAILABLE                       0          -nan                0          -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_1                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_2                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_3                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_4                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_5                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_6                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_7                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_BANK_WAIT_CYCLES_ROW_CONFLICT                   0                              0              

DRAM_BANK_WAIT_CYCLES_ROW_MISS                       0                              0              

DRAM_BANK_WAIT_CYCLES_ROW_HIT                        0                              0              

DRAM_ROW_OPEN_WAIT                                   0                              0              

MEM_QUEUE_ARRIVAL_DISTANCE_0                         0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_10                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_20                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_30                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_40                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_50                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_60                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_70                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_80                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_90                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_100                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_110                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_120                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_130                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_140                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_150                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_160                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_170                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_180                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_190                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_200                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_210                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_220                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_230                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_240                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_250                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_260                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_270                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_280                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_290                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_300                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_310                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_320                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_330                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_340                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_350                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_360                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_370                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_380                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_390                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_400                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_410                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_420                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_430                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_440                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_450                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_460                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_470                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_480                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_490                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_500                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_510                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_520                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_530                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_540                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_550                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_560                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_570                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_580                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_590                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_600                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_610                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_620                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_630                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_640                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_650                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_660                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_670                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_680                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_690                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_700                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_710                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_720                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_730                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_740                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_750                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_760                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_770                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_780                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_790                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_800                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_810                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_820                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_830                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_840                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_850                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_860                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_870                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_880                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_890                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_900                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_910                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_920                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_930                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_940                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_950                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_960                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_970                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_980                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_990                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_1000                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

EQUAL_USE_QUANTUMS                                   0                              0              

EQUAL_USE_BW_MEASURE_PERIODS                         0                              0              

EQUAL_USE_BW                                         0                              0              

EQUAL_USE_BOTTLENECK_BUS                             0         -nan%                0         -nan%
EQUAL_USE_BOTTLENECK_BANK                            0         -nan%                0         -nan%
EQUAL_USE_BOTTLENECK_FAW                             0         -nan%                0         -nan%
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

EQUAL_USE_BW_BUS                                     0                              0              

EQUAL_USE_BW_BANK                                    0                              0              

EQUAL_USE_BW_FAW                                     0                              0              

EQUAL_USE_BW_BUS_PLUS_FAW                            0                              0              

EQUAL_USE_BW_BUS_PLUS_FAW2                           0                              0              

EQUAL_USE_BW_BUS_PLUS_FAW3                           0                              0              

EQUAL_USE_BW_CRIT_PATH                               0                              0              

EQUAL_USE_BW_BLACK_BOX                               0                              0              

DRAM_BANK_SERVICE                                    0                              0              

DRAM_CONTENDED_BANK_SERVICE                          0                              0              

DRAM_BUS_DIR_SWITCHES                                0                              0              

DRAM_ACTIVATE_TO_COLUMN_LATENCY                      0                              0              

DRAM_ACTIVATE_TO_READ                                0                              0              

DRAM_ACTIVATE_TO_READ_LATENCY                        0          -nan                0          -nan

DRAM_ACTIVATE_TO_WRITE                               0                              0              

DRAM_ACTIVATE_TO_WRITE_LATENCY                       0          -nan                0          -nan

EQUAL_USE_PRIORITY_0                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_1                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_2                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_3                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_4                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_5                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_6                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_7                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_8                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_9                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_10                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_11                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_12                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_13                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_14                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_15                                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_ROW_ACCESSES_0                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_1                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_2                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_3                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_4                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_5                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_6                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_7                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_8                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_9                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_10                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_11                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_12                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_13                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_14                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_15                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_16                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_17                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_18                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_19                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_20                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_21                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_22                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_23                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_24                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_25                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_26                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_27                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_28                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_29                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_30                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_31                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_32                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_33                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_34                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_35                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_36                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_37                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_38                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_39                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_40                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_41                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_42                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_43                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_44                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_45                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_46                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_47                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_48                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_49                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_50                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_51                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_52                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_53                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_54                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_55                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_56                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_57                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_58                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_59                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_60                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_61                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_62                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_63                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_64                                 0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_NUM_REQS_0_TOTAL                                0                              0              

DRAM_NUM_REQS_1_TOTAL                                0                              0              

DRAM_NUM_REQS_2_TOTAL                                0                              0              

DRAM_NUM_REQS_3_TOTAL                                0                              0              

DRAM_NUM_REQS_4_TOTAL                                0                              0              

DRAM_NUM_REQS_5_TOTAL                                0                              0              

DRAM_NUM_REQS_6_TOTAL                                0                              0              

DRAM_NUM_REQS_7_TOTAL                                0                              0              

DRAM_NUM_REQS_8_TOTAL                                0                              0              

DRAM_NUM_REQS_9_TOTAL                                0                              0              

DRAM_NUM_REQS_10_TOTAL                               0                              0              

DRAM_NUM_REQS_11_TOTAL                               0                              0              

DRAM_NUM_REQS_12_TOTAL                               0                              0              

DRAM_NUM_REQS_13_TOTAL                               0                              0              

DRAM_NUM_REQS_14_TOTAL                               0                              0              

DRAM_NUM_REQS_15_TOTAL                               0                              0              

DRAM_NUM_REQS_16_TOTAL                               0                              0              

DRAM_NUM_REQS_17_TOTAL                               0                              0              

DRAM_NUM_REQS_18_TOTAL                               0                              0              

DRAM_NUM_REQS_19_TOTAL                               0                              0              

DRAM_NUM_REQS_20_TOTAL                               0                              0              

DRAM_NUM_REQS_21_TOTAL                               0                              0              

DRAM_NUM_REQS_22_TOTAL                               0                              0              

DRAM_NUM_REQS_23_TOTAL                               0                              0              

DRAM_NUM_REQS_24_TOTAL                               0                              0              

DRAM_NUM_REQS_25_TOTAL                               0                              0              

DRAM_NUM_REQS_26_TOTAL                               0                              0              

DRAM_NUM_REQS_27_TOTAL                               0                              0              

DRAM_NUM_REQS_28_TOTAL                               0                              0              

DRAM_NUM_REQS_29_TOTAL                               0                              0              

DRAM_NUM_REQS_30_TOTAL                               0                              0              

DRAM_NUM_REQS_31_TOTAL                               0                              0              

DRAM_NUM_REQS_32_TOTAL                               0                              0              

DRAM_NUM_REQS_0_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_0_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_0_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_0_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_0_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_0_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_0_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_1_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_1_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_1_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_1_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_1_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_1_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_1_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_2_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_2_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_2_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_2_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_2_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_2_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_2_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_3_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_3_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_3_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_3_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_3_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_3_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_3_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_4_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_4_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_4_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_4_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_4_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_4_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_4_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_5_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_5_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_5_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_5_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_5_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_5_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_5_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_6_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_6_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_6_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_6_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_6_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_6_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_6_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_7_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_7_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_7_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_7_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_7_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_7_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_7_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_8_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_8_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_8_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_8_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_8_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_8_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_8_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_9_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_9_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_9_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_9_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_9_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_9_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_9_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_10_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_10_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_10_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_10_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_10_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_10_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_10_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_11_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_11_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_11_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_11_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_11_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_11_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_11_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_12_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_12_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_12_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_12_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_12_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_12_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_12_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_13_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_13_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_13_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_13_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_13_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_13_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_13_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_14_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_14_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_14_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_14_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_14_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_14_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_14_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_15_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_15_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_15_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_15_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_15_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_15_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_15_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_16_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_16_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_16_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_16_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_16_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_16_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_16_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_17_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_17_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_17_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_17_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_17_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_17_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_17_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_18_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_18_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_18_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_18_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_18_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_18_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_18_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_19_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_19_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_19_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_19_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_19_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_19_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_19_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_20_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_20_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_20_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_20_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_20_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_20_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_20_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_21_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_21_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_21_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_21_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_21_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_21_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_21_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_22_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_22_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_22_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_22_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_22_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_22_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_22_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_23_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_23_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_23_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_23_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_23_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_23_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_23_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_24_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_24_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_24_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_24_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_24_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_24_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_24_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_25_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_25_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_25_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_25_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_25_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_25_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_25_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_26_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_26_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_26_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_26_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_26_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_26_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_26_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_27_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_27_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_27_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_27_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_27_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_27_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_27_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_28_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_28_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_28_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_28_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_28_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_28_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_28_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_29_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_29_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_29_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_29_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_29_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_29_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_29_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_30_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_30_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_30_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_30_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_30_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_30_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_30_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_31_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_31_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_31_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_31_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_31_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_31_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_31_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_32_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_32_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_32_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_32_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_32_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_32_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_32_WB_NODIRTY                          0          -nan                0          -nan

DRAM_BOTTLENECK_BUS_0                                0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_10                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_20                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_30                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_40                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_50                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_60                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_70                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_80                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_90                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_100                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_BOTTLENECK_BANKS_0                              0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_10                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_20                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_30                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_40                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_50                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_60                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_70                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_80                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_90                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_100                            0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_BOTTLENECK_FAW_0                                0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_10                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_20                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_30                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_40                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_50                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_60                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_70                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_80                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_90                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_100                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_ROW_HIT_GEN_AFTER_ROW_OPEN_STALLING             0                              0              

KNOWN_BAD_ADDRESS                                    0        0.000%                0        0.000%
GOOD_ADDRESS                                    454086      100.000%           454086      100.000%
                                                454086      100.000%           454086      100.000%
                                                  1.00         1.00              1.00         1.00



