Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Feb 23 14:25:41 2019
| Host         : princeling-HP-Compaq-Pro-6380-MT running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              40 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------+-----------------------------+------------------+----------------+
|  Clock Signal  |                      Enable Signal                     |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------------------+-----------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                        |                             |                1 |              4 |
|  clk_IBUF_BUFG |                                                        | u1_vga_sync/hsync_r_i_2_n_0 |                2 |              4 |
|  clk_IBUF_BUFG | u1_vga_sync/counter_mod_p_tick/E[0]                    | u1_vga_sync/hsync_r_i_2_n_0 |                4 |             20 |
|  clk_IBUF_BUFG | u1_vga_sync/counter_mod_p_tick/pixel_x_count_reg[0][0] | u1_vga_sync/hsync_r_i_2_n_0 |                2 |             20 |
+----------------+--------------------------------------------------------+-----------------------------+------------------+----------------+


