Running: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o Z:/Downloads/doorlock/top_test_isim_beh.exe -prj Z:/Downloads/doorlock/top_test_beh.prj work.top_test 
ISim O.87xd (signature 0x2f00eba5)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "Z:/Downloads/doorlock/top.vhd" into library work
Parsing VHDL file "Z:/Downloads/doorlock/top_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 65092 KB
Fuse CPU Usage: 296 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity top [top_default]
Compiling architecture behavior of entity top_test
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable Z:/Downloads/doorlock/top_test_isim_beh.exe
Fuse Memory Usage: 72904 KB
Fuse CPU Usage: 390 ms
