<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>gen_unvalidated_req_0</thread>
	</reg_ops>
	<thread>
		<name>gen_unvalidated_req_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>dut_N_Muxb_1_2_1_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_busy_0</thread>
	</reg_ops>
	<thread>
		<name>gen_busy_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>dut_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>dut_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>!</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.2080</total_area>
		<comb_area>8.2080</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_stall_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_do_stall_reg_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>dut_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.6840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>64</reg_bits>
		<reg_count>8</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>64</count>
			<total_area>350.2080</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>353.6280</total_area>
		<comb_area>3.4200</comb_area>
		<seq_area>350.2080</seq_area>
		<total_bits>64</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_stall_reg_full_0</thread>
	</reg_ops>
	<thread>
		<name>gen_do_stall_reg_full_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>9.7017</total_area>
		<comb_area>4.2297</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_reg_vld_0</thread>
	</reg_ops>
	<thread>
		<name>gen_do_reg_vld_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>dut_N_Muxb_1_2_1_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<thread>
		<name>gen_active_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.1066</delay>
			<module_name>dut_Xor_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>2.7360</unit_area>
			<comb_area>2.7360</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>2.7360</total_area>
		<comb_area>2.7360</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_0</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>dut_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_0</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_0</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>dut_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.6840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>0.6840</total_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<loop>
		<thread>thread1</thread>
		<id>22</id>
		<cycle>
			<cycle_id>16</cycle_id>
			<start_cycle>0</start_cycle>
			<extra_cycle/>
		</cycle>
	</loop>
	<cycle>
		<cycle_id>17</cycle_id>
		<start_cycle>0</start_cycle>
		<empty/>
	</cycle>
	<cycle>
		<cycle_id>18</cycle_id>
		<start_cycle>1</start_cycle>
		<empty/>
	</cycle>
	<cycle>
		<cycle_id>19</cycle_id>
		<start_cycle>2</start_cycle>
		<empty/>
	</cycle>
	<loop>
		<thread>thread1</thread>
		<id>22</id>
		<cycle>
			<cycle_id>20</cycle_id>
			<start_cycle>0</start_cycle>
			<empty/>
		</cycle>
		<cycle>
			<cycle_id>21</cycle_id>
			<start_cycle>1</start_cycle>
			<empty/>
		</cycle>
		<cycle>
			<cycle_id>22</cycle_id>
			<start_cycle>2</start_cycle>
			<empty/>
		</cycle>
		<cycle>
			<cycle_id>23</cycle_id>
			<start_cycle>3</start_cycle>
			<empty/>
		</cycle>
		<cycle>
			<cycle_id>24</cycle_id>
			<start_cycle>4</start_cycle>
			<empty/>
		</cycle>
		<cycle>
			<cycle_id>25</cycle_id>
			<start_cycle>5</start_cycle>
			<empty/>
		</cycle>
		<cycle>
			<cycle_id>26</cycle_id>
			<start_cycle>6</start_cycle>
			<empty/>
		</cycle>
	</loop>
	<reg_ops>
		<thread>thread1</thread>
		<reg_op>
			<id>6859</id>
			<source_loc>2610</source_loc>
			<name>guard_001</name>
			<datatype W="1">sc_uint</datatype>
			<livein>14,15</livein>
			<liveout>13,14,15</liveout>
			<reg_deffed>13</reg_deffed>
		</reg_op>
	</reg_ops>
	<thread>
		<name>thread1</name>
		<resource>
			<latency>0</latency>
			<delay>2.9970</delay>
			<module_name>dut_Mul_33Ux32U_64U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>5675.8320</unit_area>
			<comb_area>5675.8320</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>5675.8320</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>2.1131</delay>
			<module_name>dut_Mul_32Ux10U_32U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>1465.4700</unit_area>
			<comb_area>1465.4700</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1465.4700</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>8.7519</setup_time>
			<delay>8.9053</delay>
			<module_name>dut_Div_64Ux2U_32U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>/</label>
			<unit_area>1421.6940</unit_area>
			<comb_area>1153.9080</comb_area>
			<seq_area>267.7860</seq_area>
			<reg_bits>36</reg_bits>
			<total_area>1421.6940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>2.0726</delay>
			<module_name>dut_Mul_32Ux9U_32U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>1269.1620</unit_area>
			<comb_area>1269.1620</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1269.1620</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.5019</delay>
			<module_name>dut_Mul_8Ux8U_16U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>443.2320</unit_area>
			<comb_area>443.2320</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>443.2320</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.6417</delay>
			<module_name>dut_Add_8Ux8U_9U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>5</count>
			<label>+</label>
			<unit_area>56.0880</unit_area>
			<comb_area>56.0880</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>280.4400</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.5801</delay>
			<module_name>dut_Add_32Ux32U_32U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>269.8380</unit_area>
			<comb_area>269.8380</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>269.8380</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.6123</delay>
			<module_name>dut_Add_32Ux17U_33U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>207.9360</unit_area>
			<comb_area>207.9360</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>207.9360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.6405</delay>
			<module_name>dut_Add_32Ux16U_33U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>197.6760</unit_area>
			<comb_area>197.6760</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>197.6760</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>dut_N_Mux_8_2_0_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>8</count>
			<label>MUX(2)</label>
			<unit_area>19.1520</unit_area>
			<comb_area>19.1520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>153.2160</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.9669</delay>
			<module_name>dut_Add_16Ux16U_17U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>134.0640</unit_area>
			<comb_area>134.0640</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>134.0640</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.6732</delay>
			<module_name>dut_Add_9Ux8U_10U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>+</label>
			<unit_area>59.8500</unit_area>
			<comb_area>59.8500</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>119.7000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>dut_OrReduction_2S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>or_reduce</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>200</reg_bits>
		<reg_count>16</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>200</count>
			<total_area>1094.4000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>403.3271</mux_area>
		<control_area>0.0000</control_area>
		<total_area>13137.3551</total_area>
		<comb_area>11775.1691</comb_area>
		<seq_area>1362.1860</seq_area>
		<total_bits>236</total_bits>
		<state_count>17</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<state_encoding>
		<thread>thread1</thread>
		<state_reg>
			<name>global_state</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>17</cycle_id>
			</value>
			<state_reg>
				<name>cycle6_state</name>
				<value>
					<encoded>0</encoded>
					<cycle_id>3</cycle_id>
				</value>
				<value>
					<encoded>1</encoded>
					<cycle_id>26</cycle_id>
				</value>
			</state_reg>
			<state_reg>
				<name>cycle3_state</name>
				<value>
					<encoded>0</encoded>
					<cycle_id>13</cycle_id>
				</value>
				<value>
					<encoded>1</encoded>
					<cycle_id>23</cycle_id>
				</value>
			</state_reg>
			<value>
				<encoded>2</encoded>
				<cycle_id>18</cycle_id>
			</value>
			<state_reg>
				<name>cycle3_state</name>
				<value>
					<encoded>0</encoded>
					<cycle_id>14</cycle_id>
				</value>
				<value>
					<encoded>1</encoded>
					<cycle_id>24</cycle_id>
				</value>
			</state_reg>
			<state_reg>
				<name>cycle1_state</name>
				<value>
				</value>
			</state_reg>
			<value>
				<encoded>3</encoded>
				<cycle_id>19</cycle_id>
			</value>
			<state_reg>
				<name>cycle3_state</name>
				<value>
					<encoded>0</encoded>
					<cycle_id>15</cycle_id>
				</value>
				<value>
					<encoded>1</encoded>
					<cycle_id>25</cycle_id>
				</value>
			</state_reg>
			<state_reg>
				<name>cycle1_state</name>
				<value>
				</value>
			</state_reg>
		</state_reg>
	</state_encoding>
	<reg_share>
		<survivor>gs_ctrl0</survivor>
		<absorbed>gs_ctrl1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl2</survivor>
		<absorbed>gs_ctrl3</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl2</survivor>
		<absorbed>gs_ctrl4</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl2</survivor>
		<absorbed>gs_ctrl5</absorbed>
	</reg_share>
	<resource>
		<latency>0</latency>
		<delay>2.9970</delay>
		<module_name>dut_Mul_33Ux32U_64U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>5675.8320</unit_area>
		<comb_area>5675.8320</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5675.8320</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>2.1131</delay>
		<module_name>dut_Mul_32Ux10U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>1465.4700</unit_area>
		<comb_area>1465.4700</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1465.4700</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>8.7519</setup_time>
		<delay>8.9053</delay>
		<module_name>dut_Div_64Ux2U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<label>/</label>
		<unit_area>1421.6940</unit_area>
		<comb_area>1153.9080</comb_area>
		<seq_area>267.7860</seq_area>
		<reg_bits>36</reg_bits>
		<total_area>1421.6940</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>2.0726</delay>
		<module_name>dut_Mul_32Ux9U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>1269.1620</unit_area>
		<comb_area>1269.1620</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1269.1620</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.5019</delay>
		<module_name>dut_Mul_8Ux8U_16U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>443.2320</unit_area>
		<comb_area>443.2320</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>443.2320</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.6417</delay>
		<module_name>dut_Add_8Ux8U_9U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>5</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>56.0880</unit_area>
		<comb_area>56.0880</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>280.4400</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.5801</delay>
		<module_name>dut_Add_32Ux32U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>269.8380</unit_area>
		<comb_area>269.8380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>269.8380</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.6123</delay>
		<module_name>dut_Add_32Ux17U_33U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>207.9360</unit_area>
		<comb_area>207.9360</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>207.9360</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.6405</delay>
		<module_name>dut_Add_32Ux16U_33U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>197.6760</unit_area>
		<comb_area>197.6760</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>197.6760</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>dut_N_Mux_8_2_0_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>8</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>19.1520</unit_area>
		<comb_area>19.1520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>153.2160</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.9669</delay>
		<module_name>dut_Add_16Ux16U_17U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>134.0640</unit_area>
		<comb_area>134.0640</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>134.0640</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.6732</delay>
		<module_name>dut_Add_9Ux8U_10U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>59.8500</unit_area>
		<comb_area>59.8500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>119.7000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>dut_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>6</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.2080</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>dut_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5.4720</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1066</delay>
		<module_name>dut_Xor_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>^</label>
		<unit_area>2.7360</unit_area>
		<comb_area>2.7360</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.7360</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>dut_N_Muxb_1_2_1_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.3940</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>dut_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.0520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>272</reg_bits>
	<reg_count>31</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>272</count>
		<total_area>2052.0000</total_area>
		<unit_area>7.5441</unit_area>
		<comb_area>0.0503</comb_area>
		<seq_area>7.4938</seq_area>
		<latency>1</latency>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
	</resource>
	<mux_area>915.3442</mux_area>
	<control_area>17.8695</control_area>
	<total_area>14644.3357</total_area>
	<comb_area>12338.2297</comb_area>
	<seq_area>2306.1060</seq_area>
	<total_bits>308</total_bits>
	<state_count>39</state_count>
	<netlist>
		<module_name>dut</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>701</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>rst</name>
			<datatype W="1">bool</datatype>
			<source_loc>702</source_loc>
		</port>
		<source_loc>
			<id>6078</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>705,6057</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>din_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>6078</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>6958</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5974,5973,706,5999,6047,6443</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>din_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>6958</source_loc>
		</port>
		<source_loc>
			<id>4953</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2614,2963,499</sub_loc>
		</source_loc>
		<source_loc>
			<id>5244</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4953,12080</sub_loc>
		</source_loc>
		<source_loc>
			<id>6905</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5244,14925,6265,6627</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>din_data_a</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6905</source_loc>
		</port>
		<source_loc>
			<id>4954</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2614,2963,500</sub_loc>
		</source_loc>
		<source_loc>
			<id>5246</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4954,12083</sub_loc>
		</source_loc>
		<source_loc>
			<id>6909</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5246,14924,6266,6628</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>din_data_b</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6909</source_loc>
		</port>
		<source_loc>
			<id>4955</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2614,2963,501</sub_loc>
		</source_loc>
		<source_loc>
			<id>5248</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4955,12086</sub_loc>
		</source_loc>
		<source_loc>
			<id>6921</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5248,14923,6267,6629</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>din_data_c</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6921</source_loc>
		</port>
		<source_loc>
			<id>4956</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2614,2963,502</sub_loc>
		</source_loc>
		<source_loc>
			<id>5250</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4956,12089</sub_loc>
		</source_loc>
		<source_loc>
			<id>6913</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5250,14922,6268,6630</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>din_data_d</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6913</source_loc>
		</port>
		<source_loc>
			<id>4957</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2614,2963,503</sub_loc>
		</source_loc>
		<source_loc>
			<id>5252</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4957,12092</sub_loc>
		</source_loc>
		<source_loc>
			<id>6917</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5252,14921,6269,6631</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>din_data_e</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6917</source_loc>
		</port>
		<source_loc>
			<id>4958</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2614,2963,504</sub_loc>
		</source_loc>
		<source_loc>
			<id>5259</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4958,12095</sub_loc>
		</source_loc>
		<source_loc>
			<id>6925</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5259,14920,6270,6632</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>din_data_f</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6925</source_loc>
		</port>
		<source_loc>
			<id>4959</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2614,2963,505</sub_loc>
		</source_loc>
		<source_loc>
			<id>5254</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4959,12098</sub_loc>
		</source_loc>
		<source_loc>
			<id>6929</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5254,14919,6271,6633</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>din_data_g</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6929</source_loc>
		</port>
		<source_loc>
			<id>4960</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2614,2963,506</sub_loc>
		</source_loc>
		<source_loc>
			<id>5256</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4960,12101</sub_loc>
		</source_loc>
		<source_loc>
			<id>6933</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5256,14918,6272,6634</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>din_data_h</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6933</source_loc>
		</port>
		<source_loc>
			<id>6507</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>708,6501</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>dout_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>6507</source_loc>
		</port>
		<source_loc>
			<id>6983</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7844,709,6481,6499</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dout_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>6983</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>6701</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6684,6702</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dout_data</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>6701</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</port>
		<source_loc>
			<id>6019</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15064,6016,6018</sub_loc>
		</source_loc>
		<source_loc>
			<id>6021</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6019,6022,6023,6463</sub_loc>
		</source_loc>
		<signal>
			<name>dout_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>6021</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
		</signal>
		<source_loc>
			<id>6468</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15047,6465,6479,6464</sub_loc>
		</source_loc>
		<signal>
			<name>dut_Xor_1Ux1U_1U_4_14_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6468</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6484</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15048,6478,6514,6516</sub_loc>
		</source_loc>
		<source_loc>
			<id>6517</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6484,6518,6519</sub_loc>
		</source_loc>
		<signal>
			<name>dout_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>6517</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
		</signal>
		<signal>
			<name>dut_Or_1Ux1U_1U_4_15_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6480</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_And_1Ux1U_1U_4_12_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6415</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_And_1Ux1U_1U_4_10_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6262</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Not_1U_1U_4_9_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6261</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_And_1Ux1U_1U_4_11_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6263</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_N_Muxb_1_2_1_4_1_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6000</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_And_1Ux1U_1U_4_5_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6054</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Not_1U_1U_4_4_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6053</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6953</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10514,10534,6051</sub_loc>
		</source_loc>
		<signal>
			<name>dut_And_1Ux1U_1U_4_3_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6953</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Or_1Ux1U_1U_4_2_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6050</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6956</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15392,15021,5995,5996,6001,6009,6010,6049</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>6956</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1038</setup_time>
		</signal>
		<source_loc>
			<id>6077</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15023,6056,6442,6052</sub_loc>
		</source_loc>
		<signal>
			<name>dut_Or_1Ux1U_1U_4_7_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6077</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state_next</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2698</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<source_loc>
			<id>6990</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6707,15802,14976,6058,6258,6413,6624,6055,10547</sub_loc>
		</source_loc>
		<signal>
			<name>dut_Or_1Ux1U_1U_4_6_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6990</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6869</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5900,6676</sub_loc>
		</source_loc>
		<signal>
			<name>dut_Mul_8Ux8U_16U_4_35_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>6869</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2107</id>
			<loc_kind>DECL</loc_kind>
			<label>input</label>
			<file_id>1</file_id>
			<line>53</line>
			<col>17</col>
		</source_loc>
		<source_loc>
			<id>4949</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2107,506</sub_loc>
		</source_loc>
		<source_loc>
			<id>2176</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>64</line>
			<col>43</col>
		</source_loc>
		<source_loc>
			<id>5271</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4949,2176</sub_loc>
		</source_loc>
		<signal>
			<name>dut_Mul_8Ux8U_16U_4_35_in1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5271</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4948</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2107,505</sub_loc>
		</source_loc>
		<source_loc>
			<id>2175</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>64</line>
			<col>33</col>
		</source_loc>
		<source_loc>
			<id>5272</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4948,2175</sub_loc>
		</source_loc>
		<signal>
			<name>dut_Mul_8Ux8U_16U_4_35_in2</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5272</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Mul_32Ux9U_32U_4_34_in1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>5906</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Add_8Ux8U_9U_4_38_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>6672</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Mul_32Ux9U_32U_4_34_in2</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14825</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl2</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2598</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
		</signal>
		<signal>
			<name>dut_Mul_33Ux32U_64U_4_33_in1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>5911</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Add_32Ux32U_32U_4_44_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>6677</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Mul_33Ux32U_64U_4_33_in2</name>
			<datatype W="33">sc_uint</datatype>
			<source_loc>5905</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Add_32Ux16U_33U_4_45_out1</name>
			<datatype W="33">sc_uint</datatype>
			<source_loc>6678</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Mul_32Ux10U_32U_4_32_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>6675</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Mul_32Ux10U_32U_4_32_in1</name>
			<datatype W="10">sc_uint</datatype>
			<source_loc>5908</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Mul_32Ux10U_32U_4_32_in2</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14828</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2598</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
		</signal>
		<source_loc>
			<id>6872</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14834,6671</sub_loc>
		</source_loc>
		<signal>
			<name>dut_Add_32Ux17U_33U_4_41_out1</name>
			<datatype W="33">sc_uint</datatype>
			<source_loc>6872</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Add_8Ux8U_9U_4_31_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>6664</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Add_9Ux8U_10U_4_30_out1</name>
			<datatype W="10">sc_uint</datatype>
			<source_loc>6663</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Add_9Ux8U_10U_4_29_out1</name>
			<datatype W="10">sc_uint</datatype>
			<source_loc>6662</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6360</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14963,6249,6288</sub_loc>
		</source_loc>
		<source_loc>
			<id>6392</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6360,6393,6657</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_stall_reg_h</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6392</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<source_loc>
			<id>6359</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14964,6248,6287</sub_loc>
		</source_loc>
		<source_loc>
			<id>6390</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6359,6391,6655</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_stall_reg_g</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6390</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<signal>
			<name>dut_Add_8Ux8U_9U_4_26_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>6661</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Add_8Ux8U_9U_4_25_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>6660</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_N_Mux_8_2_0_4_24_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6659</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6358</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14965,6247,6286</sub_loc>
		</source_loc>
		<source_loc>
			<id>6388</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6358,6389,6653</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_stall_reg_f</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6388</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<source_loc>
			<id>6355</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14968,6244,6283</sub_loc>
		</source_loc>
		<source_loc>
			<id>6382</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6355,6383,6642</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_stall_reg_c</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6382</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<source_loc>
			<id>6357</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14966,6246,6285</sub_loc>
		</source_loc>
		<source_loc>
			<id>6386</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6357,6387,6649</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_stall_reg_e</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6386</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<source_loc>
			<id>6356</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14967,6245,6284</sub_loc>
		</source_loc>
		<source_loc>
			<id>6384</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6356,6385,6646</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_stall_reg_d</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6384</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<source_loc>
			<id>6354</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14969,6243,6282</sub_loc>
		</source_loc>
		<source_loc>
			<id>6380</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6354,6381,6639</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_stall_reg_b</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6380</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<source_loc>
			<id>6951</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10517,10540,14986,6045,6260,6412,6416,6420,6421,6626</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<source_loc>6951</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
		</signal>
		<source_loc>
			<id>6353</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14970,6242,6281</sub_loc>
		</source_loc>
		<source_loc>
			<id>6378</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6353,6379,6635</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_stall_reg_a</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6378</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<signal>
			<name>dut_Mul_33Ux32U_64U_4_33_out1</name>
			<datatype W="64">sc_uint</datatype>
			<source_loc>6730</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Mul_32Ux9U_32U_4_34_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>6726</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6761</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6725,6726</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_29</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>6761</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<source_loc>
			<id>2144</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>58</line>
			<col>23</col>
		</source_loc>
		<source_loc>
			<id>5257</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4949,2144</sub_loc>
		</source_loc>
		<source_loc>
			<id>6886</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5257,6723</sub_loc>
		</source_loc>
		<signal>
			<name>dut_N_Mux_8_2_0_4_28_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6886</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_28</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6723</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<source_loc>
			<id>2142</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>58</line>
			<col>13</col>
		</source_loc>
		<source_loc>
			<id>5258</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4948,2142</sub_loc>
		</source_loc>
		<source_loc>
			<id>6888</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5258,6721</sub_loc>
		</source_loc>
		<signal>
			<name>dut_N_Mux_8_2_0_4_27_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6888</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_27</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6721</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<source_loc>
			<id>4945</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2107,501</sub_loc>
		</source_loc>
		<source_loc>
			<id>2134</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>56</line>
			<col>37</col>
		</source_loc>
		<source_loc>
			<id>5263</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4945,2134</sub_loc>
		</source_loc>
		<source_loc>
			<id>6900</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5263,6719</sub_loc>
		</source_loc>
		<signal>
			<name>dut_N_Mux_8_2_0_4_23_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6900</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2164</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>62</line>
			<col>48</col>
		</source_loc>
		<source_loc>
			<id>5274</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4945,2164</sub_loc>
		</source_loc>
		<source_loc>
			<id>6890</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5274,6719</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_26</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6890</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<source_loc>
			<id>4947</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2107,503</sub_loc>
		</source_loc>
		<source_loc>
			<id>2137</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>57</line>
			<col>23</col>
		</source_loc>
		<source_loc>
			<id>5260</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4947,2137</sub_loc>
		</source_loc>
		<source_loc>
			<id>6878</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5260,6717</sub_loc>
		</source_loc>
		<signal>
			<name>dut_N_Mux_8_2_0_4_22_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6878</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_25</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6717</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<source_loc>
			<id>4946</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2107,502</sub_loc>
		</source_loc>
		<source_loc>
			<id>2136</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>57</line>
			<col>13</col>
		</source_loc>
		<source_loc>
			<id>5261</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4946,2136</sub_loc>
		</source_loc>
		<source_loc>
			<id>6880</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5261,6715</sub_loc>
		</source_loc>
		<signal>
			<name>dut_N_Mux_8_2_0_4_21_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6880</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2165</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>62</line>
			<col>58</col>
		</source_loc>
		<source_loc>
			<id>5273</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4946,2165</sub_loc>
		</source_loc>
		<source_loc>
			<id>6892</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5273,6715</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_24</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6892</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<signal>
			<name>dut_Add_16Ux16U_17U_4_36_out1</name>
			<datatype W="17">sc_uint</datatype>
			<source_loc>6713</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4944</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2107,500</sub_loc>
		</source_loc>
		<source_loc>
			<id>2132</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>56</line>
			<col>27</col>
		</source_loc>
		<source_loc>
			<id>5264</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4944,2132</sub_loc>
		</source_loc>
		<source_loc>
			<id>6882</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5264,6712</sub_loc>
		</source_loc>
		<signal>
			<name>dut_N_Mux_8_2_0_4_20_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6882</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2160</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>62</line>
			<col>27</col>
		</source_loc>
		<source_loc>
			<id>5275</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4944,2160</sub_loc>
		</source_loc>
		<source_loc>
			<id>6894</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5275,6712,6713</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_23</name>
			<datatype W="17">sc_uint</datatype>
			<source_loc>6894</source_loc>
			<area>127.9080</area>
			<comb_area>0.0000</comb_area>
			<seq_area>127.9080</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<signal>
			<name>dut_Add_8Ux8U_9U_4_39_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>6710</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4943</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2107,499</sub_loc>
		</source_loc>
		<source_loc>
			<id>2131</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>56</line>
			<col>17</col>
		</source_loc>
		<source_loc>
			<id>5265</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4943,2131</sub_loc>
		</source_loc>
		<source_loc>
			<id>6884</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5265,6709</sub_loc>
		</source_loc>
		<signal>
			<name>dut_N_Mux_8_2_0_4_19_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6884</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2159</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>62</line>
			<col>17</col>
		</source_loc>
		<source_loc>
			<id>5276</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4943,2159</sub_loc>
		</source_loc>
		<source_loc>
			<id>6896</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5276,6709,6710</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_22</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>6896</source_loc>
			<area>67.7160</area>
			<comb_area>0.0000</comb_area>
			<seq_area>67.7160</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<signal>
			<name>s_reg_21_stage0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6707</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<signal>
			<name>cycle6_state</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2610</source_loc>
			<state_reg/>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<source_loc>
			<id>6508</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15006,6503,6515,6687,6502</sub_loc>
		</source_loc>
		<signal>
			<name>dut_And_1Ux1U_1U_4_16_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6508</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6533</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15018,6530,6685,6529</sub_loc>
		</source_loc>
		<signal>
			<name>dut_Not_1U_1U_4_17_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6533</source_loc>
			<async/>
		</signal>
		<signal>
			<name>cycle3_state</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2610</source_loc>
			<state_reg/>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<source_loc>
			<id>6861</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6707,6859</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_21</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6861</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<source_loc>
			<id>6020</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14952,6017,6462,6528,6622,6686</sub_loc>
		</source_loc>
		<source_loc>
			<id>6703</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6020,6704,6705</sub_loc>
		</source_loc>
		<signal>
			<name>dout_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>6703</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
		</signal>
		<signal>
			<name>global_state</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2698</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
		</signal>
		<source_loc>
			<id>6006</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14947,5998,6048,6620,6623,6625</sub_loc>
		</source_loc>
		<source_loc>
			<id>6697</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6006,6698,6699,6700</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>6697</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1578</setup_time>
		</signal>
		<source_loc>
			<id>6762</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6729,6730,6728</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_30</name>
			<datatype W="64">sc_uint</datatype>
			<source_loc>6762</source_loc>
			<area>481.5360</area>
			<comb_area>0.0000</comb_area>
			<seq_area>481.5360</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<signal>
			<name>dut_Div_64Ux2U_32U_4_47_in1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2686</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Div_64Ux2U_32U_4_47_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>6680</source_loc>
		</signal>
		<source_loc>
			<id>6369</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14951,6259,6414,6621,6688,6732</sub_loc>
		</source_loc>
		<signal>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6369</source_loc>
			<async/>
			<stall/>
		</signal>
		<source_loc>
			<id>6758</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6680</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Div_64Ux2U_32U_4</module_name>
			<name>dut_Div_64Ux2U_32U_4_47</name>
			<instance_name>dut_Div_64Ux2U_32U_4_47</instance_name>
			<thread>thread1</thread>
			<port_conn>in2,s_reg_30</port_conn>
			<port_conn>in1,dut_Div_64Ux2U_32U_4_47_in1</port_conn>
			<port_conn>out1,dut_Div_64Ux2U_32U_4_47_out1</port_conn>
			<port_conn>clk,clk</port_conn>
			<port_conn>stall,stall0</port_conn>
			<source_loc>6758</source_loc>
		</module_inst>
		<source_loc>
			<id>2093</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>58</line>
			<col>26</col>
		</source_loc>
		<source_loc>
			<id>5197</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>702,2093</sub_loc>
		</source_loc>
		<thread>
			<name>drive_dout_data</name>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<rhs>
				<name>dut_Div_64Ux2U_32U_4_47_out1</name>
			</rhs>
			<lhs>
				<name>dout_data</name>
			</lhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>5197</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_din_m_busy_req_0</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<mux_area>2.4577</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>din_m_busy_req_0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>rst</name>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5197</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_dout_m_req_m_trig_req</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>dout_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>dut_Not_1U_1U_4_17_out1</name>
			</rhs>
			<cond>
				<name>rst</name>
				<name>stall0</name>
				<name>global_state</name>
				<name>s_reg_21</name>
				<name>cycle3_state</name>
			</cond>
			<source_loc>5197</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_stall0</name>
			<async/>
			<mux_area>2.4577</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>stall0</name>
			</lhs>
			<rhs>
				<name>dut_And_1Ux1U_1U_4_16_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>cycle6_state</name>
			</cond>
			<source_loc>5197</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_21</name>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<rhs>
				<name>s_reg_21_stage0</name>
			</rhs>
			<lhs>
				<name>s_reg_21</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>cycle3_state</name>
			</cond>
			<source_loc>5197</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_22</name>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<mux_area>27.9405</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_19_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_22</name>
			</lhs>
			<rhs>
				<name>dut_Add_8Ux8U_9U_4_39_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5197</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_23</name>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<mux_area>52.7766</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_20_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_23</name>
			</lhs>
			<rhs>
				<name>dut_Add_16Ux16U_17U_4_36_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5197</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_24</name>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_21_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_24</name>
			</lhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>5197</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_25</name>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_22_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_25</name>
			</lhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>5197</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_26</name>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_23_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_26</name>
			</lhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>5197</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_27</name>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_27_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_27</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5197</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_28</name>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_28_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_28</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5197</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_29</name>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<name>dut_Mul_32Ux9U_32U_4_34_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_29</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5197</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_30</name>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<mux_area>201.2850</mux_area>
			<mux_delay>0.1166</mux_delay>
			<control_delay>0.1763</control_delay>
			<rhs>
				<name>dut_Mul_33Ux32U_64U_4_33_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_30</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>cycle3_state</name>
			</cond>
			<source_loc>5197</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_8_2_0_4_19</name>
			<dissolved_from>dut_N_Mux_8_2_0_4_19</dissolved_from>
			<async/>
			<mux_area>19.1520</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>din_m_stall_reg_a</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_8_2_0_4_19_out1</name>
			</lhs>
			<rhs>
				<name>din_data_a</name>
			</rhs>
			<cond>
				<name>din_m_stall_reg_full</name>
			</cond>
			<source_loc>15871</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_8_2_0_4_20</name>
			<dissolved_from>dut_N_Mux_8_2_0_4_20</dissolved_from>
			<async/>
			<mux_area>19.1520</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>din_m_stall_reg_b</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_8_2_0_4_20_out1</name>
			</lhs>
			<rhs>
				<name>din_data_b</name>
			</rhs>
			<cond>
				<name>din_m_stall_reg_full</name>
			</cond>
			<source_loc>15871</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_8_2_0_4_21</name>
			<dissolved_from>dut_N_Mux_8_2_0_4_21</dissolved_from>
			<async/>
			<mux_area>19.1520</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>din_m_stall_reg_d</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_8_2_0_4_21_out1</name>
			</lhs>
			<rhs>
				<name>din_data_d</name>
			</rhs>
			<cond>
				<name>din_m_stall_reg_full</name>
			</cond>
			<source_loc>15871</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_8_2_0_4_22</name>
			<dissolved_from>dut_N_Mux_8_2_0_4_22</dissolved_from>
			<async/>
			<mux_area>19.1520</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>din_m_stall_reg_e</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_8_2_0_4_22_out1</name>
			</lhs>
			<rhs>
				<name>din_data_e</name>
			</rhs>
			<cond>
				<name>din_m_stall_reg_full</name>
			</cond>
			<source_loc>15871</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_8_2_0_4_23</name>
			<dissolved_from>dut_N_Mux_8_2_0_4_23</dissolved_from>
			<async/>
			<mux_area>19.1520</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>din_m_stall_reg_c</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_8_2_0_4_23_out1</name>
			</lhs>
			<rhs>
				<name>din_data_c</name>
			</rhs>
			<cond>
				<name>din_m_stall_reg_full</name>
			</cond>
			<source_loc>15871</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_8_2_0_4_24</name>
			<dissolved_from>dut_N_Mux_8_2_0_4_24</dissolved_from>
			<async/>
			<mux_area>19.1520</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>din_m_stall_reg_f</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_8_2_0_4_24_out1</name>
			</lhs>
			<rhs>
				<name>din_data_f</name>
			</rhs>
			<cond>
				<name>din_m_stall_reg_full</name>
			</cond>
			<source_loc>15871</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Add_8Ux8U_9U_4_25</name>
			<dissolved_from>dut_Add_8Ux8U_9U_4_25</dissolved_from>
			<async/>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_22_out1</name>
			</rhs>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_21_out1</name>
			</rhs>
			<lhs>
				<name>dut_Add_8Ux8U_9U_4_25_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2637</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Add_8Ux8U_9U_4_26</name>
			<dissolved_from>dut_Add_8Ux8U_9U_4_26</dissolved_from>
			<async/>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_20_out1</name>
			</rhs>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_19_out1</name>
			</rhs>
			<lhs>
				<name>dut_Add_8Ux8U_9U_4_26_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2637</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_8_2_0_4_27</name>
			<dissolved_from>dut_N_Mux_8_2_0_4_27</dissolved_from>
			<async/>
			<mux_area>19.1520</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>din_m_stall_reg_g</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_8_2_0_4_27_out1</name>
			</lhs>
			<rhs>
				<name>din_data_g</name>
			</rhs>
			<cond>
				<name>din_m_stall_reg_full</name>
			</cond>
			<source_loc>15871</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_8_2_0_4_28</name>
			<dissolved_from>dut_N_Mux_8_2_0_4_28</dissolved_from>
			<async/>
			<mux_area>19.1520</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>din_m_stall_reg_h</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_8_2_0_4_28_out1</name>
			</lhs>
			<rhs>
				<name>din_data_h</name>
			</rhs>
			<cond>
				<name>din_m_stall_reg_full</name>
			</cond>
			<source_loc>15871</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Add_9Ux8U_10U_4_29</name>
			<dissolved_from>dut_Add_9Ux8U_10U_4_29</dissolved_from>
			<async/>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_24_out1</name>
			</rhs>
			<rhs>
				<name>dut_Add_8Ux8U_9U_4_25_out1</name>
			</rhs>
			<lhs>
				<name>dut_Add_9Ux8U_10U_4_29_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2633</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Add_9Ux8U_10U_4_30</name>
			<dissolved_from>dut_Add_9Ux8U_10U_4_30</dissolved_from>
			<async/>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_23_out1</name>
			</rhs>
			<rhs>
				<name>dut_Add_8Ux8U_9U_4_26_out1</name>
			</rhs>
			<lhs>
				<name>dut_Add_9Ux8U_10U_4_30_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2633</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Add_8Ux8U_9U_4_31</name>
			<dissolved_from>dut_Add_8Ux8U_9U_4_31</dissolved_from>
			<async/>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_28_out1</name>
			</rhs>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_27_out1</name>
			</rhs>
			<lhs>
				<name>dut_Add_8Ux8U_9U_4_31_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2637</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_dut_Mul_32Ux10U_32U_4_32_in2</name>
			<async/>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<name>dut_Add_9Ux8U_10U_4_30_out1</name>
			</rhs>
			<lhs>
				<name>dut_Mul_32Ux10U_32U_4_32_in2</name>
			</lhs>
			<rhs>
				<name>dut_Add_32Ux17U_33U_4_41_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl0</name>
			</cond>
			<source_loc>5197</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_dut_Mul_32Ux10U_32U_4_32_in1</name>
			<async/>
			<mux_area>31.0450</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<name>dut_Add_9Ux8U_10U_4_29_out1</name>
			</rhs>
			<lhs>
				<name>dut_Mul_32Ux10U_32U_4_32_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_22</name>
			</rhs>
			<cond>
				<name>gs_ctrl0</name>
			</cond>
			<source_loc>5197</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Mul_32Ux10U_32U_4_32</name>
			<dissolved_from>dut_Mul_32Ux10U_32U_4_32</dissolved_from>
			<async/>
			<rhs>
				<name>dut_Mul_32Ux10U_32U_4_32_in1</name>
			</rhs>
			<rhs>
				<name>dut_Mul_32Ux10U_32U_4_32_in2</name>
			</rhs>
			<lhs>
				<name>dut_Mul_32Ux10U_32U_4_32_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2636</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_dut_Mul_33Ux32U_64U_4_33_in2</name>
			<async/>
			<mux_area>104.7927</mux_area>
			<mux_delay>0.1166</mux_delay>
			<control_delay>0.1673</control_delay>
			<rhs>
				<name>dut_Add_32Ux16U_33U_4_45_out1</name>
			</rhs>
			<lhs>
				<name>dut_Mul_33Ux32U_64U_4_33_in2</name>
			</lhs>
			<rhs>
				<name>dut_Mul_32Ux10U_32U_4_32_out1</name>
			</rhs>
			<rhs>
				<name>s_reg_30</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>5197</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_dut_Mul_33Ux32U_64U_4_33_in1</name>
			<async/>
			<mux_area>101.6800</mux_area>
			<mux_delay>0.1167</mux_delay>
			<control_delay>0.1669</control_delay>
			<rhs>
				<name>dut_Add_32Ux32U_32U_4_44_out1</name>
			</rhs>
			<lhs>
				<name>dut_Mul_33Ux32U_64U_4_33_in1</name>
			</lhs>
			<rhs>
				<name>dut_Add_8Ux8U_9U_4_31_out1</name>
			</rhs>
			<rhs>
				<name>s_reg_25</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>5197</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Mul_33Ux32U_64U_4_33</name>
			<dissolved_from>dut_Mul_33Ux32U_64U_4_33</dissolved_from>
			<async/>
			<rhs>
				<name>dut_Mul_33Ux32U_64U_4_33_in1</name>
			</rhs>
			<rhs>
				<name>dut_Mul_33Ux32U_64U_4_33_in2</name>
			</rhs>
			<lhs>
				<name>dut_Mul_33Ux32U_64U_4_33_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2677</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_dut_Mul_32Ux9U_32U_4_34_in2</name>
			<async/>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<name>s_reg_30</name>
			</rhs>
			<lhs>
				<name>dut_Mul_32Ux9U_32U_4_34_in2</name>
			</lhs>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_23_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl2</name>
			</cond>
			<source_loc>5197</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_dut_Mul_32Ux9U_32U_4_34_in1</name>
			<async/>
			<mux_area>27.9405</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<name>dut_Add_8Ux8U_9U_4_38_out1</name>
			</rhs>
			<lhs>
				<name>dut_Mul_32Ux9U_32U_4_34_in1</name>
			</lhs>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_21_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl2</name>
			</cond>
			<source_loc>5197</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Mul_32Ux9U_32U_4_34</name>
			<dissolved_from>dut_Mul_32Ux9U_32U_4_34</dissolved_from>
			<async/>
			<rhs>
				<name>dut_Mul_32Ux9U_32U_4_34_in1</name>
			</rhs>
			<rhs>
				<name>dut_Mul_32Ux9U_32U_4_34_in2</name>
			</rhs>
			<lhs>
				<name>dut_Mul_32Ux9U_32U_4_34_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2666</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_dut_Mul_8Ux8U_16U_4_35_in2</name>
			<async/>
			<mux_area>24.8360</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<name>s_reg_22</name>
			</rhs>
			<lhs>
				<name>dut_Mul_8Ux8U_16U_4_35_in2</name>
			</lhs>
			<rhs>
				<name>s_reg_27</name>
			</rhs>
			<cond>
				<name>gs_ctrl2</name>
			</cond>
			<source_loc>5197</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_dut_Mul_8Ux8U_16U_4_35_in1</name>
			<async/>
			<mux_area>24.8360</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<name>s_reg_23</name>
			</rhs>
			<lhs>
				<name>dut_Mul_8Ux8U_16U_4_35_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_28</name>
			</rhs>
			<cond>
				<name>gs_ctrl2</name>
			</cond>
			<source_loc>5197</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Mul_8Ux8U_16U_4_35</name>
			<dissolved_from>dut_Mul_8Ux8U_16U_4_35</dissolved_from>
			<async/>
			<rhs>
				<name>dut_Mul_8Ux8U_16U_4_35_in1</name>
			</rhs>
			<rhs>
				<name>dut_Mul_8Ux8U_16U_4_35_in2</name>
			</rhs>
			<lhs>
				<name>dut_Mul_8Ux8U_16U_4_35_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2649</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Add_16Ux16U_17U_4_36</name>
			<dissolved_from>dut_Add_16Ux16U_17U_4_36</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_29</name>
			</rhs>
			<rhs>
				<name>dut_Mul_8Ux8U_16U_4_35_out1</name>
			</rhs>
			<lhs>
				<name>dut_Add_16Ux16U_17U_4_36_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2654</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Add_8Ux8U_9U_4_38</name>
			<dissolved_from>dut_Add_8Ux8U_9U_4_38</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_26</name>
			</rhs>
			<rhs>
				<name>s_reg_24</name>
			</rhs>
			<lhs>
				<name>dut_Add_8Ux8U_9U_4_38_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2637</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Add_8Ux8U_9U_4_39</name>
			<dissolved_from>dut_Add_8Ux8U_9U_4_39</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_23</name>
			</rhs>
			<rhs>
				<name>s_reg_22</name>
			</rhs>
			<lhs>
				<name>dut_Add_8Ux8U_9U_4_39_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2637</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Add_32Ux17U_33U_4_41</name>
			<dissolved_from>dut_Add_32Ux17U_33U_4_41</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_23</name>
			</rhs>
			<rhs>
				<name>s_reg_30</name>
			</rhs>
			<lhs>
				<name>dut_Add_32Ux17U_33U_4_41_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2659</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Add_32Ux32U_32U_4_44</name>
			<dissolved_from>dut_Add_32Ux32U_32U_4_44</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_29</name>
			</rhs>
			<rhs>
				<name>dut_Mul_32Ux10U_32U_4_32_out1</name>
			</rhs>
			<lhs>
				<name>dut_Add_32Ux32U_32U_4_44_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2675</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Add_32Ux16U_33U_4_45</name>
			<dissolved_from>dut_Add_32Ux16U_33U_4_45</dissolved_from>
			<async/>
			<rhs>
				<name>dut_Mul_8Ux8U_16U_4_35_out1</name>
			</rhs>
			<rhs>
				<name>dut_Add_32Ux17U_33U_4_41_out1</name>
			</rhs>
			<lhs>
				<name>dut_Add_32Ux16U_33U_4_45_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2679</source_loc>
			<thread>thread1</thread>
		</thread>
		<assign>
			<lhs>
				<name>dut_Div_64Ux2U_32U_4_47_in1</name>
			</lhs>
			<value>3</value>
		</assign>
		<thread>
			<name>drive_s_reg_21_stage0</name>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<rhs>
				<name>dut_Or_1Ux1U_1U_4_6_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_21_stage0</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5197</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_cycle3_state</name>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<mux_area>2.4577</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>cycle3_state</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5197</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_cycle6_state</name>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<mux_area>2.4577</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>cycle6_state</name>
			</lhs>
			<rhs>
				<name>cycle3_state</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5197</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_global_state</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>global_state</name>
			</lhs>
			<rhs>
				<name>global_state_next</name>
			</rhs>
			<cond>
				<name>rst</name>
				<name>stall0</name>
			</cond>
			<source_loc>5197</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_global_state_next</name>
			<async/>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>global_state</name>
			</rhs>
			<lhs>
				<name>global_state_next</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>2598</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl0</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<mux_area>2.4577</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>gs_ctrl0</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>rst</name>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2598</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl2</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<mux_area>2.4577</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>gs_ctrl2</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>rst</name>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2598</source_loc>
			<thread>thread1</thread>
		</thread>
		<assign>
			<lhs>
				<name>din_busy</name>
			</lhs>
			<rhs>
				<name>dut_Or_1Ux1U_1U_4_7_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>dut_Or_1Ux1U_1U_4_2</name>
			<dissolved_from>dut_Or_1Ux1U_1U_4_2</dissolved_from>
			<async/>
			<rhs>
				<name>din_vld</name>
			</rhs>
			<rhs>
				<name>din_m_unvalidated_req</name>
			</rhs>
			<lhs>
				<name>dut_Or_1Ux1U_1U_4_2_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10505</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>dut_And_1Ux1U_1U_4_3</name>
			<dissolved_from>dut_And_1Ux1U_1U_4_3</dissolved_from>
			<async/>
			<rhs>
				<name>din_m_busy_req_0</name>
			</rhs>
			<rhs>
				<name>dut_Or_1Ux1U_1U_4_2_out1</name>
			</rhs>
			<lhs>
				<name>dut_And_1Ux1U_1U_4_3_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10506</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>dut_Not_1U_1U_4_4</name>
			<dissolved_from>dut_Not_1U_1U_4_4</dissolved_from>
			<async/>
			<rhs>
				<name>dut_And_1Ux1U_1U_4_3_out1</name>
			</rhs>
			<lhs>
				<name>dut_Not_1U_1U_4_4_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10535</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>dut_And_1Ux1U_1U_4_5</name>
			<dissolved_from>dut_And_1Ux1U_1U_4_5</dissolved_from>
			<async/>
			<rhs>
				<name>din_vld</name>
			</rhs>
			<rhs>
				<name>dut_Not_1U_1U_4_4_out1</name>
			</rhs>
			<lhs>
				<name>dut_And_1Ux1U_1U_4_5_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10506</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>dut_Or_1Ux1U_1U_4_6</name>
			<dissolved_from>dut_Or_1Ux1U_1U_4_6</dissolved_from>
			<async/>
			<rhs>
				<name>din_m_stall_reg_full</name>
			</rhs>
			<rhs>
				<name>dut_And_1Ux1U_1U_4_5_out1</name>
			</rhs>
			<lhs>
				<name>dut_Or_1Ux1U_1U_4_6_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10505</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>dut_Or_1Ux1U_1U_4_7</name>
			<dissolved_from>dut_Or_1Ux1U_1U_4_7</dissolved_from>
			<async/>
			<rhs>
				<name>din_m_stall_reg_full</name>
			</rhs>
			<rhs>
				<name>dut_And_1Ux1U_1U_4_3_out1</name>
			</rhs>
			<lhs>
				<name>dut_Or_1Ux1U_1U_4_7_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10505</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>drive_din_m_unvalidated_req</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>din_m_unvalidated_req</name>
			</lhs>
			<rhs>
				<name>dut_N_Muxb_1_2_1_4_1_out1</name>
			</rhs>
			<cond>
				<name>rst</name>
			</cond>
			<source_loc>10279</source_loc>
			<thread>gen_unvalidated_req_0</thread>
		</thread>
		<thread>
			<name>dut_N_Muxb_1_2_1_4_1</name>
			<dissolved_from>dut_N_Muxb_1_2_1_4_1</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>din_m_unvalidated_req</name>
			</rhs>
			<lhs>
				<name>dut_N_Muxb_1_2_1_4_1_out1</name>
			</lhs>
			<rhs>
				<name>din_vld</name>
			</rhs>
			<cond>
				<name>din_m_busy_req_0</name>
			</cond>
			<source_loc>15897</source_loc>
			<thread>gen_unvalidated_req_0</thread>
		</thread>
		<thread>
			<name>drive_din_m_stall_reg_h</name>
			<rhs>
				<name>din_data_h</name>
			</rhs>
			<lhs>
				<name>din_m_stall_reg_h</name>
			</lhs>
			<cond>
				<name>dut_And_1Ux1U_1U_4_11_out1</name>
			</cond>
			<source_loc>9760</source_loc>
			<thread>gen_do_stall_reg_0</thread>
		</thread>
		<thread>
			<name>drive_din_m_stall_reg_g</name>
			<rhs>
				<name>din_data_g</name>
			</rhs>
			<lhs>
				<name>din_m_stall_reg_g</name>
			</lhs>
			<cond>
				<name>dut_And_1Ux1U_1U_4_11_out1</name>
			</cond>
			<source_loc>9760</source_loc>
			<thread>gen_do_stall_reg_0</thread>
		</thread>
		<thread>
			<name>drive_din_m_stall_reg_f</name>
			<rhs>
				<name>din_data_f</name>
			</rhs>
			<lhs>
				<name>din_m_stall_reg_f</name>
			</lhs>
			<cond>
				<name>dut_And_1Ux1U_1U_4_11_out1</name>
			</cond>
			<source_loc>9760</source_loc>
			<thread>gen_do_stall_reg_0</thread>
		</thread>
		<thread>
			<name>drive_din_m_stall_reg_e</name>
			<rhs>
				<name>din_data_e</name>
			</rhs>
			<lhs>
				<name>din_m_stall_reg_e</name>
			</lhs>
			<cond>
				<name>dut_And_1Ux1U_1U_4_11_out1</name>
			</cond>
			<source_loc>9760</source_loc>
			<thread>gen_do_stall_reg_0</thread>
		</thread>
		<thread>
			<name>drive_din_m_stall_reg_d</name>
			<rhs>
				<name>din_data_d</name>
			</rhs>
			<lhs>
				<name>din_m_stall_reg_d</name>
			</lhs>
			<cond>
				<name>dut_And_1Ux1U_1U_4_11_out1</name>
			</cond>
			<source_loc>9760</source_loc>
			<thread>gen_do_stall_reg_0</thread>
		</thread>
		<thread>
			<name>drive_din_m_stall_reg_c</name>
			<rhs>
				<name>din_data_c</name>
			</rhs>
			<lhs>
				<name>din_m_stall_reg_c</name>
			</lhs>
			<cond>
				<name>dut_And_1Ux1U_1U_4_11_out1</name>
			</cond>
			<source_loc>9760</source_loc>
			<thread>gen_do_stall_reg_0</thread>
		</thread>
		<thread>
			<name>drive_din_m_stall_reg_b</name>
			<rhs>
				<name>din_data_b</name>
			</rhs>
			<lhs>
				<name>din_m_stall_reg_b</name>
			</lhs>
			<cond>
				<name>dut_And_1Ux1U_1U_4_11_out1</name>
			</cond>
			<source_loc>9760</source_loc>
			<thread>gen_do_stall_reg_0</thread>
		</thread>
		<thread>
			<name>drive_din_m_stall_reg_a</name>
			<rhs>
				<name>din_data_a</name>
			</rhs>
			<lhs>
				<name>din_m_stall_reg_a</name>
			</lhs>
			<cond>
				<name>dut_And_1Ux1U_1U_4_11_out1</name>
			</cond>
			<source_loc>9760</source_loc>
			<thread>gen_do_stall_reg_0</thread>
		</thread>
		<thread>
			<name>dut_Not_1U_1U_4_9</name>
			<dissolved_from>dut_Not_1U_1U_4_9</dissolved_from>
			<async/>
			<rhs>
				<name>din_m_stall_reg_full</name>
			</rhs>
			<lhs>
				<name>dut_Not_1U_1U_4_9_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10535</source_loc>
			<thread>gen_do_stall_reg_0</thread>
		</thread>
		<thread>
			<name>dut_And_1Ux1U_1U_4_10</name>
			<dissolved_from>dut_And_1Ux1U_1U_4_10</dissolved_from>
			<async/>
			<rhs>
				<name>stall0</name>
			</rhs>
			<rhs>
				<name>dut_Or_1Ux1U_1U_4_6_out1</name>
			</rhs>
			<lhs>
				<name>dut_And_1Ux1U_1U_4_10_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10506</source_loc>
			<thread>gen_do_stall_reg_0</thread>
		</thread>
		<thread>
			<name>dut_And_1Ux1U_1U_4_11</name>
			<dissolved_from>dut_And_1Ux1U_1U_4_11</dissolved_from>
			<async/>
			<rhs>
				<name>dut_Not_1U_1U_4_9_out1</name>
			</rhs>
			<rhs>
				<name>dut_And_1Ux1U_1U_4_10_out1</name>
			</rhs>
			<lhs>
				<name>dut_And_1Ux1U_1U_4_11_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10506</source_loc>
			<thread>gen_do_stall_reg_0</thread>
		</thread>
		<thread>
			<name>drive_din_m_stall_reg_full</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>din_m_stall_reg_full</name>
			</lhs>
			<rhs>
				<name>dut_And_1Ux1U_1U_4_12_out1</name>
			</rhs>
			<cond>
				<name>rst</name>
			</cond>
			<source_loc>9320</source_loc>
			<thread>gen_do_stall_reg_full_0</thread>
		</thread>
		<thread>
			<name>dut_And_1Ux1U_1U_4_12</name>
			<dissolved_from>dut_And_1Ux1U_1U_4_12</dissolved_from>
			<async/>
			<rhs>
				<name>stall0</name>
			</rhs>
			<rhs>
				<name>dut_Or_1Ux1U_1U_4_6_out1</name>
			</rhs>
			<lhs>
				<name>dut_And_1Ux1U_1U_4_12_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10506</source_loc>
			<thread>gen_do_stall_reg_full_0</thread>
		</thread>
		<assign>
			<lhs>
				<name>dout_vld</name>
			</lhs>
			<rhs>
				<name>dut_Or_1Ux1U_1U_4_15_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>dut_Or_1Ux1U_1U_4_15</name>
			<dissolved_from>dut_Or_1Ux1U_1U_4_15</dissolved_from>
			<async/>
			<rhs>
				<name>dut_Xor_1Ux1U_1U_4_14_out1</name>
			</rhs>
			<rhs>
				<name>dout_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>dut_Or_1Ux1U_1U_4_15_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10505</source_loc>
			<thread>gen_vld_0</thread>
		</thread>
		<thread>
			<name>drive_dout_m_unacked_req</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>dout_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>dut_And_1Ux1U_1U_4_16_out1</name>
			</rhs>
			<cond>
				<name>rst</name>
			</cond>
			<source_loc>8185</source_loc>
			<thread>gen_unacked_req_0</thread>
		</thread>
		<thread>
			<name>dut_And_1Ux1U_1U_4_16</name>
			<dissolved_from>dut_And_1Ux1U_1U_4_16</dissolved_from>
			<async/>
			<rhs>
				<name>dout_vld</name>
			</rhs>
			<rhs>
				<name>dout_busy</name>
			</rhs>
			<lhs>
				<name>dut_And_1Ux1U_1U_4_16_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10506</source_loc>
			<thread>gen_stalling_0</thread>
		</thread>
		<thread>
			<name>dut_Xor_1Ux1U_1U_4_14</name>
			<dissolved_from>dut_Xor_1Ux1U_1U_4_14</dissolved_from>
			<async/>
			<rhs>
				<name>dout_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>dout_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>dut_Xor_1Ux1U_1U_4_14_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>7693</source_loc>
			<thread>gen_active_0</thread>
		</thread>
		<thread>
			<name>drive_dout_m_req_m_prev_trig_req</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>dout_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>dout_m_req_m_trig_req</name>
			</rhs>
			<cond>
				<name>rst</name>
			</cond>
			<source_loc>7565</source_loc>
			<thread>gen_prev_trig_reg_0</thread>
		</thread>
		<thread>
			<name>dut_Not_1U_1U_4_17</name>
			<dissolved_from>dut_Not_1U_1U_4_17</dissolved_from>
			<async/>
			<rhs>
				<name>dout_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>dut_Not_1U_1U_4_17_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10535</source_loc>
			<thread>gen_next_trig_reg_0</thread>
		</thread>
		<source_loc>
			<id>6752</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6662</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Add_9Ux8U_10U_4</module_name>
			<name>dut_Add_9Ux8U_10U_4_29</name>
			<instance_name>dut_Add_9Ux8U_10U_4_29</instance_name>
			<source_loc>6752</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Add_9Ux8U_10U_4_29</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6738</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6663</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Add_9Ux8U_10U_4</module_name>
			<name>dut_Add_9Ux8U_10U_4_30</name>
			<instance_name>dut_Add_9Ux8U_10U_4_30</instance_name>
			<source_loc>6738</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Add_9Ux8U_10U_4_30</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6753</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6665,6675</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Mul_32Ux10U_32U_4</module_name>
			<name>dut_Mul_32Ux10U_32U_4_32</name>
			<instance_name>dut_Mul_32Ux10U_32U_4_32</instance_name>
			<source_loc>6753</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Mul_32Ux10U_32U_4_32</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6746</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6725,6726</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Mul_32Ux9U_32U_4</module_name>
			<name>dut_Mul_32Ux9U_32U_4_34</name>
			<instance_name>dut_Mul_32Ux9U_32U_4_34</instance_name>
			<source_loc>6746</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Mul_32Ux9U_32U_4_34</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6757</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6728,6729,6730</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Mul_33Ux32U_64U_4</module_name>
			<name>dut_Mul_33Ux32U_64U_4_33</name>
			<instance_name>dut_Mul_33Ux32U_64U_4_33</instance_name>
			<source_loc>6757</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Mul_33Ux32U_64U_4_33</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6742</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6668,6676</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Mul_8Ux8U_16U_4</module_name>
			<name>dut_Mul_8Ux8U_16U_4_35</name>
			<instance_name>dut_Mul_8Ux8U_16U_4_35</instance_name>
			<source_loc>6742</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Mul_8Ux8U_16U_4_35</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6739</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6710</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Add_8Ux8U_9U_4</module_name>
			<name>dut_Add_8Ux8U_9U_4_39</name>
			<instance_name>dut_Add_8Ux8U_9U_4_39</instance_name>
			<source_loc>6739</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Add_8Ux8U_9U_4_39</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6734</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6709</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_8_2_0_4</module_name>
			<name>dut_N_Mux_8_2_0_4_19</name>
			<instance_name>dut_N_Mux_8_2_0_4_19</instance_name>
			<source_loc>6734</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_8_2_0_4_19</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6754</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6678</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Add_32Ux16U_33U_4</module_name>
			<name>dut_Add_32Ux16U_33U_4_45</name>
			<instance_name>dut_Add_32Ux16U_33U_4_45</instance_name>
			<source_loc>6754</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Add_32Ux16U_33U_4_45</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6745</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6672</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Add_8Ux8U_9U_4</module_name>
			<name>dut_Add_8Ux8U_9U_4_38</name>
			<instance_name>dut_Add_8Ux8U_9U_4_38</instance_name>
			<source_loc>6745</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Add_8Ux8U_9U_4_38</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6755</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6664</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Add_8Ux8U_9U_4</module_name>
			<name>dut_Add_8Ux8U_9U_4_31</name>
			<instance_name>dut_Add_8Ux8U_9U_4_31</instance_name>
			<source_loc>6755</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Add_8Ux8U_9U_4_31</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6736</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6661</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Add_8Ux8U_9U_4</module_name>
			<name>dut_Add_8Ux8U_9U_4_26</name>
			<instance_name>dut_Add_8Ux8U_9U_4_26</instance_name>
			<source_loc>6736</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Add_8Ux8U_9U_4_26</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6750</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6660</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Add_8Ux8U_9U_4</module_name>
			<name>dut_Add_8Ux8U_9U_4_25</name>
			<instance_name>dut_Add_8Ux8U_9U_4_25</instance_name>
			<source_loc>6750</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Add_8Ux8U_9U_4_25</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6756</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6677</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Add_32Ux32U_32U_4</module_name>
			<name>dut_Add_32Ux32U_32U_4_44</name>
			<instance_name>dut_Add_32Ux32U_32U_4_44</instance_name>
			<source_loc>6756</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Add_32Ux32U_32U_4_44</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6748</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6671</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Add_32Ux17U_33U_4</module_name>
			<name>dut_Add_32Ux17U_33U_4_41</name>
			<instance_name>dut_Add_32Ux17U_33U_4_41</instance_name>
			<source_loc>6748</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Add_32Ux17U_33U_4_41</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6747</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6713</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Add_16Ux16U_17U_4</module_name>
			<name>dut_Add_16Ux16U_17U_4_36</name>
			<instance_name>dut_Add_16Ux16U_17U_4_36</instance_name>
			<source_loc>6747</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Add_16Ux16U_17U_4_36</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6735</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6712</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_8_2_0_4</module_name>
			<name>dut_N_Mux_8_2_0_4_20</name>
			<instance_name>dut_N_Mux_8_2_0_4_20</instance_name>
			<source_loc>6735</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_8_2_0_4_20</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6744</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6715</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_8_2_0_4</module_name>
			<name>dut_N_Mux_8_2_0_4_21</name>
			<instance_name>dut_N_Mux_8_2_0_4_21</instance_name>
			<source_loc>6744</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_8_2_0_4_21</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6749</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6717</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_8_2_0_4</module_name>
			<name>dut_N_Mux_8_2_0_4_22</name>
			<instance_name>dut_N_Mux_8_2_0_4_22</instance_name>
			<source_loc>6749</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_8_2_0_4_22</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6737</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6719</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_8_2_0_4</module_name>
			<name>dut_N_Mux_8_2_0_4_23</name>
			<instance_name>dut_N_Mux_8_2_0_4_23</instance_name>
			<source_loc>6737</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_8_2_0_4_23</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6751</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6659</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_8_2_0_4</module_name>
			<name>dut_N_Mux_8_2_0_4_24</name>
			<instance_name>dut_N_Mux_8_2_0_4_24</instance_name>
			<source_loc>6751</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_8_2_0_4_24</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6740</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6721</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_8_2_0_4</module_name>
			<name>dut_N_Mux_8_2_0_4_27</name>
			<instance_name>dut_N_Mux_8_2_0_4_27</instance_name>
			<source_loc>6740</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_8_2_0_4_27</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6741</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6723</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_8_2_0_4</module_name>
			<name>dut_N_Mux_8_2_0_4_28</name>
			<instance_name>dut_N_Mux_8_2_0_4_28</instance_name>
			<source_loc>6741</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_8_2_0_4_28</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6011</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6000</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Muxb_1_2_1_4</module_name>
			<name>dut_N_Muxb_1_2_1_4_1</name>
			<instance_name>dut_N_Muxb_1_2_1_4_1</instance_name>
			<source_loc>6011</source_loc>
			<thread>gen_unvalidated_req_0</thread>
			<dissolved_to>dut_N_Muxb_1_2_1_4_1</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6083</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6051</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<name>dut_And_1Ux1U_1U_4_3</name>
			<instance_name>dut_And_1Ux1U_1U_4_3</instance_name>
			<source_loc>6083</source_loc>
			<thread>gen_busy_0</thread>
			<dissolved_to>dut_And_1Ux1U_1U_4_3</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6085</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6054</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<name>dut_And_1Ux1U_1U_4_5</name>
			<instance_name>dut_And_1Ux1U_1U_4_5</instance_name>
			<source_loc>6085</source_loc>
			<thread>gen_busy_0</thread>
			<dissolved_to>dut_And_1Ux1U_1U_4_5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6084</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6053</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Not_1U_1U_4</module_name>
			<name>dut_Not_1U_1U_4_4</name>
			<instance_name>dut_Not_1U_1U_4_4</instance_name>
			<source_loc>6084</source_loc>
			<thread>gen_busy_0</thread>
			<dissolved_to>dut_Not_1U_1U_4_4</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6082</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6050</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Or_1Ux1U_1U_4</module_name>
			<name>dut_Or_1Ux1U_1U_4_2</name>
			<instance_name>dut_Or_1Ux1U_1U_4_2</instance_name>
			<source_loc>6082</source_loc>
			<thread>gen_busy_0</thread>
			<dissolved_to>dut_Or_1Ux1U_1U_4_2</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6086</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6055</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Or_1Ux1U_1U_4</module_name>
			<name>dut_Or_1Ux1U_1U_4_6</name>
			<instance_name>dut_Or_1Ux1U_1U_4_6</instance_name>
			<source_loc>6086</source_loc>
			<thread>gen_busy_0</thread>
			<dissolved_to>dut_Or_1Ux1U_1U_4_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6087</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6052</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Or_1Ux1U_1U_4</module_name>
			<name>dut_Or_1Ux1U_1U_4_7</name>
			<instance_name>dut_Or_1Ux1U_1U_4_7</instance_name>
			<source_loc>6087</source_loc>
			<thread>gen_busy_0</thread>
			<dissolved_to>dut_Or_1Ux1U_1U_4_7</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6394</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6262</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<name>dut_And_1Ux1U_1U_4_10</name>
			<instance_name>dut_And_1Ux1U_1U_4_10</instance_name>
			<source_loc>6394</source_loc>
			<thread>gen_do_stall_reg_0</thread>
			<dissolved_to>dut_And_1Ux1U_1U_4_10</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6396</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6263</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<name>dut_And_1Ux1U_1U_4_11</name>
			<instance_name>dut_And_1Ux1U_1U_4_11</instance_name>
			<source_loc>6396</source_loc>
			<thread>gen_do_stall_reg_0</thread>
			<dissolved_to>dut_And_1Ux1U_1U_4_11</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6395</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6261</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Not_1U_1U_4</module_name>
			<name>dut_Not_1U_1U_4_9</name>
			<instance_name>dut_Not_1U_1U_4_9</instance_name>
			<source_loc>6395</source_loc>
			<thread>gen_do_stall_reg_0</thread>
			<dissolved_to>dut_Not_1U_1U_4_9</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6422</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6415</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<name>dut_And_1Ux1U_1U_4_12</name>
			<instance_name>dut_And_1Ux1U_1U_4_12</instance_name>
			<source_loc>6422</source_loc>
			<thread>gen_do_stall_reg_full_0</thread>
			<dissolved_to>dut_And_1Ux1U_1U_4_12</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6469</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6464</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Xor_1Ux1U_1U_4</module_name>
			<name>dut_Xor_1Ux1U_1U_4_14</name>
			<instance_name>dut_Xor_1Ux1U_1U_4_14</instance_name>
			<source_loc>6469</source_loc>
			<thread>gen_active_0</thread>
			<dissolved_to>dut_Xor_1Ux1U_1U_4_14</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6486</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6480</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Or_1Ux1U_1U_4</module_name>
			<name>dut_Or_1Ux1U_1U_4_15</name>
			<instance_name>dut_Or_1Ux1U_1U_4_15</instance_name>
			<source_loc>6486</source_loc>
			<thread>gen_vld_0</thread>
			<dissolved_to>dut_Or_1Ux1U_1U_4_15</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6509</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6502</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<name>dut_And_1Ux1U_1U_4_16</name>
			<instance_name>dut_And_1Ux1U_1U_4_16</instance_name>
			<source_loc>6509</source_loc>
			<thread>gen_stalling_0</thread>
			<dissolved_to>dut_And_1Ux1U_1U_4_16</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6534</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6529</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Not_1U_1U_4</module_name>
			<name>dut_Not_1U_1U_4_17</name>
			<instance_name>dut_Not_1U_1U_4_17</instance_name>
			<source_loc>6534</source_loc>
			<thread>gen_next_trig_reg_0</thread>
			<dissolved_to>dut_Not_1U_1U_4_17</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 1 warnings, area=14644, bits=308</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>2847</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1144</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1437</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>289</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>102</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>42</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1117</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1131</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1155</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1158</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1159</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1161</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1169</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1251</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1351</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2788</code_num>
			<count>55</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>53</count>
		</message_count>
		<message_count>
			<code_num>2791</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
	</message_counts>
	<end_time>Thu Nov 19 00:46:16 2020</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>6</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>6</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>20</real_time>
			<cpu_time>4</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>20</real_time>
			<cpu_time>10</cpu_time>
		</phase>
	</timers>
	<footprint>511496</footprint>
	<subprocess_footprint>636712</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
