// Seed: 2149335161
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    input wire id_2,
    output supply1 id_3,
    input uwire id_4,
    input wor id_5,
    output supply1 module_0,
    output supply1 id_7,
    output supply0 id_8,
    output uwire id_9,
    input wire id_10
    , id_26,
    input supply0 id_11,
    output tri0 id_12,
    input uwire id_13,
    input wand id_14,
    output wand id_15,
    output uwire id_16,
    input tri0 id_17,
    input wor id_18,
    input tri id_19,
    input supply0 id_20,
    input wire id_21,
    input tri id_22,
    output tri id_23,
    output wor id_24
);
  assign id_7 = {id_26, 1};
  wire id_27;
  id_28(
      .id_0(1),
      .id_1(1'b0),
      .id_2(1),
      .id_3(1),
      .id_4(id_18),
      .id_5(1 - id_26),
      .id_6(1),
      .id_7(!id_5),
      .id_8(id_26),
      .id_9(id_4),
      .id_10(1)
  );
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1
    , id_10,
    output tri0 id_2,
    output wand id_3,
    output tri0 id_4,
    output supply1 id_5,
    output supply1 id_6,
    output tri id_7,
    output uwire id_8
);
  wire  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ;
  module_0(
      id_5,
      id_0,
      id_0,
      id_7,
      id_0,
      id_0,
      id_5,
      id_4,
      id_1,
      id_5,
      id_0,
      id_0,
      id_5,
      id_0,
      id_0,
      id_3,
      id_5,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_3,
      id_8
  );
endmodule
