<stg><name>CNN_Pipeline_loop_for_ap_0</name>


<trans_list>

<trans id="127" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:1 %Weights_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Weights_load

]]></Node>
<StgValue><ssdm name="Weights_load_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:2 %p_cast41_cast_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_cast41_cast

]]></Node>
<StgValue><ssdm name="p_cast41_cast_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %conv_i_i16_i86_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i16_i86_i

]]></Node>
<StgValue><ssdm name="conv_i_i16_i86_i_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:4 %sext_ln23_9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln23_9

]]></Node>
<StgValue><ssdm name="sext_ln23_9_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %sext_ln23_8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln23_8

]]></Node>
<StgValue><ssdm name="sext_ln23_8_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %sext_ln23_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln23_6

]]></Node>
<StgValue><ssdm name="sext_ln23_6_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %sext_ln23_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln23_4

]]></Node>
<StgValue><ssdm name="sext_ln23_4_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %sext_ln23_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln23_2

]]></Node>
<StgValue><ssdm name="sext_ln23_2_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="10">
<![CDATA[
newFuncRoot:9 %p_cast41_cast_cast = zext i10 %p_cast41_cast_read

]]></Node>
<StgValue><ssdm name="p_cast41_cast_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="17" op_0_bw="16">
<![CDATA[
newFuncRoot:10 %conv_i_i16_i86_i_cast = sext i16 %conv_i_i16_i86_i_read

]]></Node>
<StgValue><ssdm name="conv_i_i16_i86_i_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:11 %sext_ln23_9_cast = sext i16 %sext_ln23_9_read

]]></Node>
<StgValue><ssdm name="sext_ln23_9_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:12 %sext_ln23_8_cast = sext i16 %sext_ln23_8_read

]]></Node>
<StgValue><ssdm name="sext_ln23_8_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:13 %sext_ln23_6_cast = sext i16 %sext_ln23_6_read

]]></Node>
<StgValue><ssdm name="sext_ln23_6_cast"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:14 %sext_ln23_4_cast = sext i16 %sext_ln23_4_read

]]></Node>
<StgValue><ssdm name="sext_ln23_4_cast"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:15 %sext_ln23_2_cast = sext i16 %sext_ln23_2_read

]]></Node>
<StgValue><ssdm name="sext_ln23_2_cast"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:16 %store_ln17 = store i9 0, i9 %y

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:17 %br_ln0 = br void %for.body4.i1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body4.i1:0 %y_1 = load i9 %y

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body4.i1:1 %icmp_ln17 = icmp_eq  i9 %y_1, i9 320

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body4.i1:2 %add_ln23 = add i9 %y_1, i9 1

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4.i1:3 %br_ln17 = br i1 %icmp_ln17, void %for.body4.i1.split, void %for.inc45.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="9">
<![CDATA[
for.body4.i1.split:0 %zext_ln17 = zext i9 %y_1

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body4.i1.split:5 %OutPadConv0_addr = getelementptr i16 %OutPadConv0, i64 0, i64 %zext_ln17

]]></Node>
<StgValue><ssdm name="OutPadConv0_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="9">
<![CDATA[
for.body4.i1.split:6 %OutPadConv0_load = load i9 %OutPadConv0_addr

]]></Node>
<StgValue><ssdm name="OutPadConv0_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="9">
<![CDATA[
for.body4.i1.split:9 %zext_ln23 = zext i9 %add_ln23

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body4.i1.split:10 %OutPadConv0_addr_1 = getelementptr i16 %OutPadConv0, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="OutPadConv0_addr_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="9">
<![CDATA[
for.body4.i1.split:11 %OutPadConv0_load_1 = load i9 %OutPadConv0_addr_1

]]></Node>
<StgValue><ssdm name="OutPadConv0_load_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body4.i1.split:17 %add_ln23_2 = add i9 %y_1, i9 2

]]></Node>
<StgValue><ssdm name="add_ln23_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="9">
<![CDATA[
for.body4.i1.split:18 %zext_ln23_1 = zext i9 %add_ln23_2

]]></Node>
<StgValue><ssdm name="zext_ln23_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body4.i1.split:19 %OutPadConv0_addr_2 = getelementptr i16 %OutPadConv0, i64 0, i64 %zext_ln23_1

]]></Node>
<StgValue><ssdm name="OutPadConv0_addr_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="9">
<![CDATA[
for.body4.i1.split:20 %OutPadConv0_load_2 = load i9 %OutPadConv0_addr_2

]]></Node>
<StgValue><ssdm name="OutPadConv0_load_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body4.i1.split:26 %add_ln23_4 = add i9 %y_1, i9 3

]]></Node>
<StgValue><ssdm name="add_ln23_4"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="9">
<![CDATA[
for.body4.i1.split:27 %zext_ln23_2 = zext i9 %add_ln23_4

]]></Node>
<StgValue><ssdm name="zext_ln23_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body4.i1.split:28 %OutPadConv0_addr_3 = getelementptr i16 %OutPadConv0, i64 0, i64 %zext_ln23_2

]]></Node>
<StgValue><ssdm name="OutPadConv0_addr_3"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="9">
<![CDATA[
for.body4.i1.split:29 %OutPadConv0_load_3 = load i9 %OutPadConv0_addr_3

]]></Node>
<StgValue><ssdm name="OutPadConv0_load_3"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body4.i1.split:35 %add_ln23_6 = add i9 %y_1, i9 4

]]></Node>
<StgValue><ssdm name="add_ln23_6"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="9">
<![CDATA[
for.body4.i1.split:36 %zext_ln23_3 = zext i9 %add_ln23_6

]]></Node>
<StgValue><ssdm name="zext_ln23_3"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body4.i1.split:37 %OutPadConv0_addr_4 = getelementptr i16 %OutPadConv0, i64 0, i64 %zext_ln23_3

]]></Node>
<StgValue><ssdm name="OutPadConv0_addr_4"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="9">
<![CDATA[
for.body4.i1.split:38 %OutPadConv0_load_4 = load i9 %OutPadConv0_addr_4

]]></Node>
<StgValue><ssdm name="OutPadConv0_load_4"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body4.i1.split:54 %store_ln17 = store i9 %add_ln23, i9 %y

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="9">
<![CDATA[
for.body4.i1.split:6 %OutPadConv0_load = load i9 %OutPadConv0_addr

]]></Node>
<StgValue><ssdm name="OutPadConv0_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="16">
<![CDATA[
for.body4.i1.split:7 %sext_ln23 = sext i16 %OutPadConv0_load

]]></Node>
<StgValue><ssdm name="sext_ln23"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body4.i1.split:8 %mul_ln23 = mul i24 %sext_ln23, i24 %sext_ln23_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln23"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="9">
<![CDATA[
for.body4.i1.split:11 %OutPadConv0_load_1 = load i9 %OutPadConv0_addr_1

]]></Node>
<StgValue><ssdm name="OutPadConv0_load_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="16">
<![CDATA[
for.body4.i1.split:12 %sext_ln23_1 = sext i16 %OutPadConv0_load_1

]]></Node>
<StgValue><ssdm name="sext_ln23_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body4.i1.split:13 %mul_ln23_1 = mul i24 %sext_ln23_1, i24 %sext_ln23_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln23_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.i1.split:14 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln23, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="9">
<![CDATA[
for.body4.i1.split:20 %OutPadConv0_load_2 = load i9 %OutPadConv0_addr_2

]]></Node>
<StgValue><ssdm name="OutPadConv0_load_2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="9">
<![CDATA[
for.body4.i1.split:29 %OutPadConv0_load_3 = load i9 %OutPadConv0_addr_3

]]></Node>
<StgValue><ssdm name="OutPadConv0_load_3"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="9">
<![CDATA[
for.body4.i1.split:38 %OutPadConv0_load_4 = load i9 %OutPadConv0_addr_4

]]></Node>
<StgValue><ssdm name="OutPadConv0_load_4"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="62" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body4.i1.split:13 %mul_ln23_1 = mul i24 %sext_ln23_1, i24 %sext_ln23_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln23_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="16">
<![CDATA[
for.body4.i1.split:21 %sext_ln23_3 = sext i16 %OutPadConv0_load_2

]]></Node>
<StgValue><ssdm name="sext_ln23_3"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body4.i1.split:22 %mul_ln23_2 = mul i24 %sext_ln23_3, i24 %sext_ln23_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln23_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="65" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body4.i1.split:13 %mul_ln23_1 = mul i24 %sext_ln23_1, i24 %sext_ln23_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln23_1"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body4.i1.split:15 %shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body4.i1.split:16 %add_ln23_1 = add i24 %shl_ln, i24 %mul_ln23_1

]]></Node>
<StgValue><ssdm name="add_ln23_1"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body4.i1.split:22 %mul_ln23_2 = mul i24 %sext_ln23_3, i24 %sext_ln23_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln23_2"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="24" op_0_bw="16">
<![CDATA[
for.body4.i1.split:30 %sext_ln23_5 = sext i16 %OutPadConv0_load_3

]]></Node>
<StgValue><ssdm name="sext_ln23_5"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body4.i1.split:31 %mul_ln23_3 = mul i24 %sext_ln23_5, i24 %sext_ln23_8_cast

]]></Node>
<StgValue><ssdm name="mul_ln23_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="71" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body4.i1.split:16 %add_ln23_1 = add i24 %shl_ln, i24 %mul_ln23_1

]]></Node>
<StgValue><ssdm name="add_ln23_1"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body4.i1.split:22 %mul_ln23_2 = mul i24 %sext_ln23_3, i24 %sext_ln23_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln23_2"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.i1.split:23 %tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln23_1, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body4.i1.split:24 %shl_ln23_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_10, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln23_1"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body4.i1.split:25 %add_ln23_3 = add i24 %shl_ln23_1, i24 %mul_ln23_2

]]></Node>
<StgValue><ssdm name="add_ln23_3"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body4.i1.split:31 %mul_ln23_3 = mul i24 %sext_ln23_5, i24 %sext_ln23_8_cast

]]></Node>
<StgValue><ssdm name="mul_ln23_3"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="24" op_0_bw="16">
<![CDATA[
for.body4.i1.split:39 %sext_ln23_7 = sext i16 %OutPadConv0_load_4

]]></Node>
<StgValue><ssdm name="sext_ln23_7"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body4.i1.split:40 %mul_ln23_4 = mul i24 %sext_ln23_7, i24 %sext_ln23_9_cast

]]></Node>
<StgValue><ssdm name="mul_ln23_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="79" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body4.i1.split:25 %add_ln23_3 = add i24 %shl_ln23_1, i24 %mul_ln23_2

]]></Node>
<StgValue><ssdm name="add_ln23_3"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body4.i1.split:31 %mul_ln23_3 = mul i24 %sext_ln23_5, i24 %sext_ln23_8_cast

]]></Node>
<StgValue><ssdm name="mul_ln23_3"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.i1.split:32 %tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln23_3, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body4.i1.split:33 %shl_ln23_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_11, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln23_2"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body4.i1.split:34 %add_ln23_5 = add i24 %shl_ln23_2, i24 %mul_ln23_3

]]></Node>
<StgValue><ssdm name="add_ln23_5"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body4.i1.split:40 %mul_ln23_4 = mul i24 %sext_ln23_7, i24 %sext_ln23_9_cast

]]></Node>
<StgValue><ssdm name="mul_ln23_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="85" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body4.i1.split:34 %add_ln23_5 = add i24 %shl_ln23_2, i24 %mul_ln23_3

]]></Node>
<StgValue><ssdm name="add_ln23_5"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body4.i1.split:40 %mul_ln23_4 = mul i24 %sext_ln23_7, i24 %sext_ln23_9_cast

]]></Node>
<StgValue><ssdm name="mul_ln23_4"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.i1.split:41 %tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln23_5, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body4.i1.split:42 %shl_ln23_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_12, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln23_3"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body4.i1.split:43 %add_ln23_7 = add i24 %shl_ln23_3, i24 %mul_ln23_4

]]></Node>
<StgValue><ssdm name="add_ln23_7"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0">
<![CDATA[
for.inc45.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="9">
<![CDATA[
for.body4.i1.split:1 %zext_ln17_1 = zext i9 %y_1

]]></Node>
<StgValue><ssdm name="zext_ln17_1"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body4.i1.split:2 %specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln17"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body4.i1.split:3 %speclooptripcount_ln17 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 320, i64 320, i64 320

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln17"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body4.i1.split:4 %specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body4.i1.split:43 %add_ln23_7 = add i24 %shl_ln23_3, i24 %mul_ln23_4

]]></Node>
<StgValue><ssdm name="add_ln23_7"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.i1.split:44 %trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln23_7, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="17" op_0_bw="16">
<![CDATA[
for.body4.i1.split:45 %sext_ln25 = sext i16 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln25"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body4.i1.split:46 %add_ln25 = add i17 %sext_ln25, i17 %conv_i_i16_i86_i_cast

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.body4.i1.split:47 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln25, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body4.i1.split:48 %add_ln25_1 = add i11 %zext_ln17_1, i11 %p_cast41_cast_cast

]]></Node>
<StgValue><ssdm name="add_ln25_1"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="11">
<![CDATA[
for.body4.i1.split:49 %zext_ln25 = zext i11 %add_ln25_1

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body4.i1.split:50 %OutConv0_addr = getelementptr i16 %OutConv0, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="OutConv0_addr"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body4.i1.split:51 %add_ln25_2 = add i16 %Weights_load_read, i16 %trunc_ln1

]]></Node>
<StgValue><ssdm name="add_ln25_2"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body4.i1.split:52 %select_ln25 = select i1 %tmp, i16 0, i16 %add_ln25_2

]]></Node>
<StgValue><ssdm name="select_ln25"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
for.body4.i1.split:53 %store_ln25 = store i16 %select_ln25, i11 %OutConv0_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
for.body4.i1.split:55 %br_ln17 = br void %for.body4.i1

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
