

================================================================
== Vitis HLS Report for 'zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL'
================================================================
* Date:           Tue Dec 17 15:07:10 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.051 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65538|    65538|  0.655 ms|  0.655 ms|  65538|  65538|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- ZCULLING_INIT_ROW_ZCULLING_INIT_COL  |    65536|    65536|         1|          1|          1|  65536|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      123|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       38|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       38|      168|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1027_fu_92_p2        |         +|   0|  0|  24|          17|           1|
    |add_ln224_fu_148_p2        |         +|   0|  0|  23|          16|          16|
    |add_ln840_1_fu_159_p2      |         +|   0|  0|  16|           9|           1|
    |add_ln840_fu_104_p2        |         +|   0|  0|  16|           9|           1|
    |icmp_ln1027_1_fu_110_p2    |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln1027_fu_86_p2       |      icmp|   0|  0|  13|          17|          18|
    |select_ln1027_1_fu_124_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln1027_fu_116_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 123|          80|          59|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_V_fu_46                |   9|          2|    9|         18|
    |indvar_flatten_fu_50     |   9|          2|   17|         34|
    |j_V_fu_42                |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   37|         74|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_V_fu_46                |   9|   0|    9|          0|
    |indvar_flatten_fu_50     |  17|   0|   17|          0|
    |j_V_fu_42                |   9|   0|    9|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  38|   0|   38|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL|  return value|
|z_buffer_V_address0  |  out|   16|   ap_memory|                                             z_buffer_V|         array|
|z_buffer_V_ce0       |  out|    1|   ap_memory|                                             z_buffer_V|         array|
|z_buffer_V_we0       |  out|    1|   ap_memory|                                             z_buffer_V|         array|
|z_buffer_V_d0        |  out|    8|   ap_memory|                                             z_buffer_V|         array|
+---------------------+-----+-----+------------+-------------------------------------------------------+--------------+

