<stg><name>dateport_update_C5</name>


<trans_list>

<trans id="205" from="1" to="2">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="2" to="3">
<condition id="50">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="2" to="21">
<condition id="49">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="3" to="4">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="4" to="11">
<condition id="93">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="4" to="5">
<condition id="100">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="5" to="6">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="6" to="7">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="7" to="8">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="8" to="9">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="9" to="10">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="10" to="4">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="11" to="12">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="12" to="13">
<condition id="68">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="12" to="2">
<condition id="82">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="13" to="12">
<condition id="70">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="13" to="14">
<condition id="71">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="14" to="15">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="15" to="16">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="16" to="17">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="17" to="18">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="18" to="19">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="19" to="20">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="20" to="13">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="21" to="22">
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="22" to="23">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="23" to="24">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="24" to="25">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="25" to="26">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="26" to="27">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="27" to="28">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="28" to="21">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="32" op_0_bw="64">
<![CDATA[
:0  %tmp = alloca [25 x float], align 4

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader10:0  %indvar_flatten = phi i9 [ 0, %0 ], [ %indvar_flatten_next, %3 ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader10:1  %i = phi i5 [ 0, %0 ], [ %i_mid2, %3 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader10:2  %j = phi i5 [ 0, %0 ], [ %j_16, %3 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader10:3  %exitcond_flatten = icmp eq i9 %indvar_flatten, -32

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader10:4  %indvar_flatten_next = add i9 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:5  br i1 %exitcond_flatten, label %.preheader, label %.preheader10.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:1  %exitcond16 = icmp eq i5 %j, -16

]]></node>
<StgValue><ssdm name="exitcond16"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader10.preheader:2  %j_mid2 = select i1 %exitcond16, i5 0, i5 %j

]]></node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:3  %i_4 = add i5 %i, 1

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader10.preheader:4  %i_mid2 = select i1 %exitcond16, i5 %i_4, i5 %i

]]></node>
<StgValue><ssdm name="i_mid2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="64" op_0_bw="5">
<![CDATA[
.preheader10.preheader:5  %tmp_s = zext i5 %i_mid2 to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10.preheader:6  %C5_d_addr = getelementptr [30 x float]* @C5_d, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="C5_d_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="5">
<![CDATA[
.preheader10.preheader:7  %C5_d_load_2 = load float* %C5_d_addr, align 4

]]></node>
<StgValue><ssdm name="C5_d_load_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10.preheader:0  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480) nounwind

]]></node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="5">
<![CDATA[
.preheader10.preheader:7  %C5_d_load_2 = load float* %C5_d_addr, align 4

]]></node>
<StgValue><ssdm name="C5_d_load_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="10" op_0_bw="5">
<![CDATA[
.preheader10.preheader:8  %tmp_154_trn_cast1 = zext i5 %j_mid2 to i10

]]></node>
<StgValue><ssdm name="tmp_154_trn_cast1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="8" op_0_bw="5">
<![CDATA[
.preheader10.preheader:9  %tmp_154_trn_cast = zext i5 %j_mid2 to i8

]]></node>
<StgValue><ssdm name="tmp_154_trn_cast"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader10.preheader:10  %tmp_189 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %j_mid2, i2 0)

]]></node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="7">
<![CDATA[
.preheader10.preheader:11  %p_shl_cast = zext i7 %tmp_189 to i8

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10.preheader:12  %S4_y_addr9 = add i8 %tmp_154_trn_cast, %p_shl_cast

]]></node>
<StgValue><ssdm name="S4_y_addr9"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:13  br label %.preheader9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader9:0  %k = phi i3 [ %k_16, %1 ], [ 0, %.preheader10.preheader ]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader9:1  %exitcond4 = icmp eq i3 %k, -3

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader9:2  %k_16 = add i3 %k, 1

]]></node>
<StgValue><ssdm name="k_16"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:3  br i1 %exitcond4, label %.preheader8.preheader, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="6" op_0_bw="3">
<![CDATA[
:4  %tmp_155_trn_cast1 = zext i3 %k to i6

]]></node>
<StgValue><ssdm name="tmp_155_trn_cast1"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="8" op_0_bw="3">
<![CDATA[
:5  %tmp_155_trn_cast = zext i3 %k to i8

]]></node>
<StgValue><ssdm name="tmp_155_trn_cast"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %S4_y_addr1 = add i8 %S4_y_addr9, %tmp_155_trn_cast

]]></node>
<StgValue><ssdm name="S4_y_addr1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="8">
<![CDATA[
:7  %S4_y_addr10_cast = zext i8 %S4_y_addr1 to i32

]]></node>
<StgValue><ssdm name="S4_y_addr10_cast"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:8  %tmp_133 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %S4_y_addr1, i2 0)

]]></node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="10">
<![CDATA[
:9  %p_shl43 = zext i10 %tmp_133 to i32

]]></node>
<StgValue><ssdm name="p_shl43"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %S4_y_addr2 = add i32 %S4_y_addr10_cast, %p_shl43

]]></node>
<StgValue><ssdm name="S4_y_addr2"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="32">
<![CDATA[
:11  %tmp_191 = zext i32 %S4_y_addr2 to i64

]]></node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %S4_y_addr = getelementptr [400 x float]* @S4_y, i64 0, i64 %tmp_191

]]></node>
<StgValue><ssdm name="S4_y_addr"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="9">
<![CDATA[
:13  %S4_y_load = load float* %S4_y_addr, align 4

]]></node>
<StgValue><ssdm name="S4_y_load"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:15  %tmp_192 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %k, i2 0)

]]></node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="6" op_0_bw="5">
<![CDATA[
:16  %p_shl55_cast = zext i5 %tmp_192 to i6

]]></node>
<StgValue><ssdm name="p_shl55_cast"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:17  %p_addr16 = add i6 %tmp_155_trn_cast1, %p_shl55_cast

]]></node>
<StgValue><ssdm name="p_addr16"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %S4_y_addr3 = add i32 %S4_y_addr2, 1

]]></node>
<StgValue><ssdm name="S4_y_addr3"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="32">
<![CDATA[
:22  %tmp_194 = zext i32 %S4_y_addr3 to i64

]]></node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %S4_y_addr_1 = getelementptr [400 x float]* @S4_y, i64 0, i64 %tmp_194

]]></node>
<StgValue><ssdm name="S4_y_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="9">
<![CDATA[
:24  %S4_y_load_1 = load float* %S4_y_addr_1, align 4

]]></node>
<StgValue><ssdm name="S4_y_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="73" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="9">
<![CDATA[
:13  %S4_y_load = load float* %S4_y_addr, align 4

]]></node>
<StgValue><ssdm name="S4_y_load"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_100 = fmul float %S4_y_load, %C5_d_load_2

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="9">
<![CDATA[
:24  %S4_y_load_1 = load float* %S4_y_addr_1, align 4

]]></node>
<StgValue><ssdm name="S4_y_load_1"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_253_1 = fmul float %S4_y_load_1, %C5_d_load_2

]]></node>
<StgValue><ssdm name="tmp_253_1"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %S4_y_addr4 = add i32 %S4_y_addr2, 2

]]></node>
<StgValue><ssdm name="S4_y_addr4"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="64" op_0_bw="32">
<![CDATA[
:31  %tmp_196 = zext i32 %S4_y_addr4 to i64

]]></node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %S4_y_addr_2 = getelementptr [400 x float]* @S4_y, i64 0, i64 %tmp_196

]]></node>
<StgValue><ssdm name="S4_y_addr_2"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="9">
<![CDATA[
:33  %S4_y_load_2 = load float* %S4_y_addr_2, align 4

]]></node>
<StgValue><ssdm name="S4_y_load_2"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %S4_y_addr5 = add i32 %S4_y_addr2, 3

]]></node>
<StgValue><ssdm name="S4_y_addr5"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="64" op_0_bw="32">
<![CDATA[
:40  %tmp_198 = zext i32 %S4_y_addr5 to i64

]]></node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %S4_y_addr_3 = getelementptr [400 x float]* @S4_y, i64 0, i64 %tmp_198

]]></node>
<StgValue><ssdm name="S4_y_addr_3"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="9">
<![CDATA[
:42  %S4_y_load_3 = load float* %S4_y_addr_3, align 4

]]></node>
<StgValue><ssdm name="S4_y_load_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="85" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_100 = fmul float %S4_y_load, %C5_d_load_2

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_253_1 = fmul float %S4_y_load_1, %C5_d_load_2

]]></node>
<StgValue><ssdm name="tmp_253_1"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="9">
<![CDATA[
:33  %S4_y_load_2 = load float* %S4_y_addr_2, align 4

]]></node>
<StgValue><ssdm name="S4_y_load_2"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_253_2 = fmul float %S4_y_load_2, %C5_d_load_2

]]></node>
<StgValue><ssdm name="tmp_253_2"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="9">
<![CDATA[
:42  %S4_y_load_3 = load float* %S4_y_addr_3, align 4

]]></node>
<StgValue><ssdm name="S4_y_load_3"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_253_3 = fmul float %S4_y_load_3, %C5_d_load_2

]]></node>
<StgValue><ssdm name="tmp_253_3"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %S4_y_addr6 = add i32 %S4_y_addr2, 4

]]></node>
<StgValue><ssdm name="S4_y_addr6"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="64" op_0_bw="32">
<![CDATA[
:49  %tmp_200 = zext i32 %S4_y_addr6 to i64

]]></node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %S4_y_addr_4 = getelementptr [400 x float]* @S4_y, i64 0, i64 %tmp_200

]]></node>
<StgValue><ssdm name="S4_y_addr_4"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="9">
<![CDATA[
:51  %S4_y_load_4 = load float* %S4_y_addr_4, align 4

]]></node>
<StgValue><ssdm name="S4_y_load_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="95" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_100 = fmul float %S4_y_load, %C5_d_load_2

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_253_1 = fmul float %S4_y_load_1, %C5_d_load_2

]]></node>
<StgValue><ssdm name="tmp_253_1"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_253_2 = fmul float %S4_y_load_2, %C5_d_load_2

]]></node>
<StgValue><ssdm name="tmp_253_2"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_253_3 = fmul float %S4_y_load_3, %C5_d_load_2

]]></node>
<StgValue><ssdm name="tmp_253_3"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="9">
<![CDATA[
:51  %S4_y_load_4 = load float* %S4_y_addr_4, align 4

]]></node>
<StgValue><ssdm name="S4_y_load_4"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_253_4 = fmul float %S4_y_load_4, %C5_d_load_2

]]></node>
<StgValue><ssdm name="tmp_253_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="101" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_100 = fmul float %S4_y_load, %C5_d_load_2

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="6">
<![CDATA[
:18  %tmp_193 = zext i6 %p_addr16 to i64

]]></node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %tmp_addr = getelementptr [25 x float]* %tmp, i64 0, i64 %tmp_193

]]></node>
<StgValue><ssdm name="tmp_addr"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:20  store float %tmp_100, float* %tmp_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_253_1 = fmul float %S4_y_load_1, %C5_d_load_2

]]></node>
<StgValue><ssdm name="tmp_253_1"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:26  %p_addr14 = add i6 %p_addr16, 1

]]></node>
<StgValue><ssdm name="p_addr14"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="6">
<![CDATA[
:27  %tmp_195 = zext i6 %p_addr14 to i64

]]></node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %tmp_addr_1 = getelementptr [25 x float]* %tmp, i64 0, i64 %tmp_195

]]></node>
<StgValue><ssdm name="tmp_addr_1"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:29  store float %tmp_253_1, float* %tmp_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_253_2 = fmul float %S4_y_load_2, %C5_d_load_2

]]></node>
<StgValue><ssdm name="tmp_253_2"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_253_3 = fmul float %S4_y_load_3, %C5_d_load_2

]]></node>
<StgValue><ssdm name="tmp_253_3"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_253_4 = fmul float %S4_y_load_4, %C5_d_load_2

]]></node>
<StgValue><ssdm name="tmp_253_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="113" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_253_2 = fmul float %S4_y_load_2, %C5_d_load_2

]]></node>
<StgValue><ssdm name="tmp_253_2"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:35  %p_addr11 = add i6 %p_addr16, 2

]]></node>
<StgValue><ssdm name="p_addr11"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="6">
<![CDATA[
:36  %tmp_197 = zext i6 %p_addr11 to i64

]]></node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %tmp_addr_2 = getelementptr [25 x float]* %tmp, i64 0, i64 %tmp_197

]]></node>
<StgValue><ssdm name="tmp_addr_2"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:38  store float %tmp_253_2, float* %tmp_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_253_3 = fmul float %S4_y_load_3, %C5_d_load_2

]]></node>
<StgValue><ssdm name="tmp_253_3"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:44  %p_addr8 = add i6 %p_addr16, 3

]]></node>
<StgValue><ssdm name="p_addr8"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="6">
<![CDATA[
:45  %tmp_199 = zext i6 %p_addr8 to i64

]]></node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %tmp_addr_3 = getelementptr [25 x float]* %tmp, i64 0, i64 %tmp_199

]]></node>
<StgValue><ssdm name="tmp_addr_3"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:47  store float %tmp_253_3, float* %tmp_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_253_4 = fmul float %S4_y_load_4, %C5_d_load_2

]]></node>
<StgValue><ssdm name="tmp_253_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str16) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str16) nounwind

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_253_4 = fmul float %S4_y_load_4, %C5_d_load_2

]]></node>
<StgValue><ssdm name="tmp_253_4"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:53  %p_addr5 = add i6 %p_addr16, 4

]]></node>
<StgValue><ssdm name="p_addr5"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="64" op_0_bw="6">
<![CDATA[
:54  %tmp_201 = zext i6 %p_addr5 to i64

]]></node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %tmp_addr_4 = getelementptr [25 x float]* %tmp, i64 0, i64 %tmp_201

]]></node>
<StgValue><ssdm name="tmp_addr_4"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:56  store float %tmp_253_4, float* %tmp_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:57  %empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str16, i32 %tmp_33) nounwind

]]></node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="0">
<![CDATA[
:58  br label %.preheader9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader8.preheader:0  %tmp_190 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i_mid2, i4 0)

]]></node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="10" op_0_bw="9">
<![CDATA[
.preheader8.preheader:1  %C5_dmapData_addr1_cast = zext i9 %tmp_190 to i10

]]></node>
<StgValue><ssdm name="C5_dmapData_addr1_cast"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader8.preheader:2  %C5_dmapData_addr2 = add i10 %tmp_154_trn_cast1, %C5_dmapData_addr1_cast

]]></node>
<StgValue><ssdm name="C5_dmapData_addr2"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="10">
<![CDATA[
.preheader8.preheader:3  %C5_dmapData_addr2_cast = zext i10 %C5_dmapData_addr2 to i32

]]></node>
<StgValue><ssdm name="C5_dmapData_addr2_cast"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader8.preheader:4  %tmp_132 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %C5_dmapData_addr2, i2 0)

]]></node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:5  %p_shl = zext i12 %tmp_132 to i32

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:6  %C5_dmapData_addr3 = add i32 %p_shl, %C5_dmapData_addr2_cast

]]></node>
<StgValue><ssdm name="C5_dmapData_addr3"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:7  br label %.preheader8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader8:0  %k_1 = phi i3 [ 0, %.preheader8.preheader ], [ %k_17, %.preheader7 ]

]]></node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader8:1  %exitcond2 = icmp eq i3 %k_1, -3

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:2  %empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader8:3  %k_17 = add i3 %k_1, 1

]]></node>
<StgValue><ssdm name="k_17"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:4  br i1 %exitcond2, label %3, label %.preheader7.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader7.preheader:0  %tmp_101 = sub i3 -4, %k_1

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:1  %tmp_157_trn = zext i3 %k_1 to i32

]]></node>
<StgValue><ssdm name="tmp_157_trn"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:2  %C5_dmapData_addr4 = add i32 %tmp_157_trn, %C5_dmapData_addr3

]]></node>
<StgValue><ssdm name="C5_dmapData_addr4"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:3  %tmp_134 = shl i32 %C5_dmapData_addr4, 2

]]></node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:4  %C5_dmapData_addr5 = add i32 %tmp_134, %C5_dmapData_addr4

]]></node>
<StgValue><ssdm name="C5_dmapData_addr5"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="6" op_0_bw="3">
<![CDATA[
.preheader7.preheader:5  %tmp_159_trn_cast = zext i3 %tmp_101 to i6

]]></node>
<StgValue><ssdm name="tmp_159_trn_cast"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader7.preheader:6  %tmp_202 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_101, i2 0)

]]></node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="6" op_0_bw="5">
<![CDATA[
.preheader7.preheader:7  %p_shl57_cast = zext i5 %tmp_202 to i6

]]></node>
<StgValue><ssdm name="p_shl57_cast"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader7.preheader:8  %p_addr = add i6 %p_shl57_cast, %tmp_159_trn_cast

]]></node>
<StgValue><ssdm name="p_addr"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:9  br label %.preheader7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %j_16 = add i5 %j_mid2, 1

]]></node>
<StgValue><ssdm name="j_16"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader7:0  %m_1 = phi i3 [ %m, %2 ], [ 0, %.preheader7.preheader ]

]]></node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader7:1  %exitcond1 = icmp eq i3 %m_1, -3

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:2  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader7:3  %m = add i3 %m_1, 1

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:4  br i1 %exitcond1, label %.preheader8, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="3">
<![CDATA[
:0  %tmp_160_trn = zext i3 %m_1 to i32

]]></node>
<StgValue><ssdm name="tmp_160_trn"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %C5_dmapData_addr6 = add i32 %tmp_160_trn, %C5_dmapData_addr5

]]></node>
<StgValue><ssdm name="C5_dmapData_addr6"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_203 = zext i32 %C5_dmapData_addr6 to i64

]]></node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %C5_dmapData_addr = getelementptr [12000 x float]* @C5_dmapData, i64 0, i64 %tmp_203

]]></node>
<StgValue><ssdm name="C5_dmapData_addr"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="14">
<![CDATA[
:4  %C5_dmapData_load = load float* %C5_dmapData_addr, align 4

]]></node>
<StgValue><ssdm name="C5_dmapData_load"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %tmp_102 = sub i3 -4, %m_1

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="6" op_0_bw="3">
<![CDATA[
:6  %tmp_162_trn_cast = zext i3 %tmp_102 to i6

]]></node>
<StgValue><ssdm name="tmp_162_trn_cast"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:7  %p_addr3 = add i6 %tmp_162_trn_cast, %p_addr

]]></node>
<StgValue><ssdm name="p_addr3"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="64" op_0_bw="6">
<![CDATA[
:8  %tmp_204 = zext i6 %p_addr3 to i64

]]></node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %tmp_addr_5 = getelementptr [25 x float]* %tmp, i64 0, i64 %tmp_204

]]></node>
<StgValue><ssdm name="tmp_addr_5"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="5">
<![CDATA[
:10  %empty_69 = load float* %tmp_addr_5, align 4

]]></node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="176" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="14">
<![CDATA[
:4  %C5_dmapData_load = load float* %C5_dmapData_addr, align 4

]]></node>
<StgValue><ssdm name="C5_dmapData_load"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="5">
<![CDATA[
:10  %empty_69 = load float* %tmp_addr_5, align 4

]]></node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="178" st_id="15" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_103 = fadd float %C5_dmapData_load, %empty_69

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="179" st_id="16" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_103 = fadd float %C5_dmapData_load, %empty_69

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="180" st_id="17" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_103 = fadd float %C5_dmapData_load, %empty_69

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="181" st_id="18" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_103 = fadd float %C5_dmapData_load, %empty_69

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="182" st_id="19" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_103 = fadd float %C5_dmapData_load, %empty_69

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="183" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:12  store float %tmp_103, float* %C5_dmapData_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %.preheader7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="185" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0  %i_1 = phi i5 [ %i_19, %4 ], [ 0, %.preheader10 ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="186" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %exitcond = icmp eq i5 %i_1, -2

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="187" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind

]]></node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="188" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %i_19 = add i5 %i_1, 1

]]></node>
<StgValue><ssdm name="i_19"/></StgValue>
</operation>

<operation id="189" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %5, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp_98 = zext i5 %i_1 to i64

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="191" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %C5_dbias_addr = getelementptr [30 x float]* @C5_dbias, i64 0, i64 %tmp_98

]]></node>
<StgValue><ssdm name="C5_dbias_addr"/></StgValue>
</operation>

<operation id="192" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="5">
<![CDATA[
:2  %C5_dbias_load = load float* %C5_dbias_addr, align 4

]]></node>
<StgValue><ssdm name="C5_dbias_load"/></StgValue>
</operation>

<operation id="193" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %C5_d_addr_2 = getelementptr [30 x float]* @C5_d, i64 0, i64 %tmp_98

]]></node>
<StgValue><ssdm name="C5_d_addr_2"/></StgValue>
</operation>

<operation id="194" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="5">
<![CDATA[
:4  %C5_d_load = load float* %C5_d_addr_2, align 4

]]></node>
<StgValue><ssdm name="C5_d_load"/></StgValue>
</operation>

<operation id="195" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="196" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="5">
<![CDATA[
:2  %C5_dbias_load = load float* %C5_dbias_addr, align 4

]]></node>
<StgValue><ssdm name="C5_dbias_load"/></StgValue>
</operation>

<operation id="197" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="5">
<![CDATA[
:4  %C5_d_load = load float* %C5_d_addr_2, align 4

]]></node>
<StgValue><ssdm name="C5_d_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="198" st_id="23" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_99 = fadd float %C5_dbias_load, %C5_d_load

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="199" st_id="24" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_99 = fadd float %C5_dbias_load, %C5_d_load

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="200" st_id="25" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_99 = fadd float %C5_dbias_load, %C5_d_load

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="201" st_id="26" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_99 = fadd float %C5_dbias_load, %C5_d_load

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="202" st_id="27" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_99 = fadd float %C5_dbias_load, %C5_d_load

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="203" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6  store float %tmp_99, float* %C5_dbias_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
