// Seed: 1981911042
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    inout id_3
);
  logic id_4 = 1;
  logic id_5;
  logic id_6 = id_4;
  assign id_1[1] = id_5 ? 1 : 1;
endmodule
