Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Nov 14 20:35:45 2022
| Host         : shamama-Latitude-5411 running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_clocks -file clocks.log
| Design       : main
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Clock Report


Attributes
  P: Propagated
  G: Generated
  A: Auto-derived
  R: Renamed
  V: Virtual
  I: Inverted
  S: Pin phase-shifted with Latency mode

Clock         Period(ns)  Waveform(ns)    Attributes  Sources
sys_clk_pin   83.330      {0.000 41.660}  P           {sysclk}
clk_feedback  83.330      {0.000 41.665}  P,G,A       {MMCME2_BASE_inst/CLKFBOUT}
pmod_OBUF[0]  16.275      {0.000 8.138}   P,G,A       {MMCME2_BASE_inst/CLKOUT0}


====================================================
Generated Clocks
====================================================

Generated Clock     : clk_feedback
Master Source       : MMCME2_BASE_inst/CLKIN1
Master Clock        : sys_clk_pin
Multiply By         : 1
Generated Sources   : {MMCME2_BASE_inst/CLKFBOUT}

Generated Clock     : pmod_OBUF[0]
Master Source       : MMCME2_BASE_inst/CLKIN1
Master Clock        : sys_clk_pin
Edges               : {1 2 3}
Edge Shifts(ns)     : {0.000 -33.522 -67.055}
Generated Sources   : {MMCME2_BASE_inst/CLKOUT0}



====================================================
User Uncertainty
====================================================



====================================================
User Jitter
====================================================


