TimeQuest Timing Analyzer report for AXI_PROJECT
Sun Nov 16 21:41:20 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'ACLK'
 12. Slow Model Setup: 'CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR'
 13. Slow Model Setup: 'CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT'
 14. Slow Model Hold: 'ACLK'
 15. Slow Model Hold: 'CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR'
 16. Slow Model Hold: 'CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT'
 17. Slow Model Minimum Pulse Width: 'ACLK'
 18. Slow Model Minimum Pulse Width: 'CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR'
 19. Slow Model Minimum Pulse Width: 'CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'ACLK'
 30. Fast Model Setup: 'CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR'
 31. Fast Model Setup: 'CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT'
 32. Fast Model Hold: 'ACLK'
 33. Fast Model Hold: 'CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR'
 34. Fast Model Hold: 'CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT'
 35. Fast Model Minimum Pulse Width: 'ACLK'
 36. Fast Model Minimum Pulse Width: 'CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR'
 37. Fast Model Minimum Pulse Width: 'CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; AXI_PROJECT                                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-16        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------+
; Clock Name                                                                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                ;
+------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------+
; ACLK                                                                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ACLK }                                                                               ;
; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR }  ;
; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT } ;
+------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 112.11 MHz ; 112.11 MHz      ; ACLK       ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                    ;
+------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                              ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------+--------+---------------+
; ACLK                                                                               ; -7.920 ; -45447.477    ;
; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; -2.575 ; -18.813       ;
; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -1.224 ; -44.107       ;
+------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                     ;
+------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                              ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------+--------+---------------+
; ACLK                                                                               ; -2.547 ; -79.900       ;
; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; 0.625  ; 0.000         ;
; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 1.187  ; 0.000         ;
+------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                      ;
+------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                              ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------+--------+---------------+
; ACLK                                                                               ; -1.380 ; -8628.380     ;
; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; 0.500  ; 0.000         ;
; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500  ; 0.000         ;
+------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ACLK'                                                                                                                                              ;
+--------+-------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.920 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[24] ; ACLK         ; ACLK        ; 1.000        ; 0.007      ; 8.963      ;
; -7.865 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[22] ; ACLK         ; ACLK        ; 1.000        ; -0.039     ; 8.862      ;
; -7.850 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[6]  ; ACLK         ; ACLK        ; 1.000        ; 0.021      ; 8.907      ;
; -7.839 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[4]  ; ACLK         ; ACLK        ; 1.000        ; -0.012     ; 8.863      ;
; -7.750 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[15] ; ACLK         ; ACLK        ; 1.000        ; 0.020      ; 8.806      ;
; -7.735 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[22] ; ACLK         ; ACLK        ; 1.000        ; -0.039     ; 8.732      ;
; -7.719 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[24] ; ACLK         ; ACLK        ; 1.000        ; 0.000      ; 8.755      ;
; -7.705 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[23] ; ACLK         ; ACLK        ; 1.000        ; -0.002     ; 8.739      ;
; -7.701 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[6]  ; ACLK         ; ACLK        ; 1.000        ; 0.021      ; 8.758      ;
; -7.689 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[25] ; ACLK         ; ACLK        ; 1.000        ; 0.005      ; 8.730      ;
; -7.677 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[17] ; ACLK         ; ACLK        ; 1.000        ; -0.021     ; 8.692      ;
; -7.676 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[23] ; ACLK         ; ACLK        ; 1.000        ; 0.002      ; 8.714      ;
; -7.666 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[22] ; ACLK         ; ACLK        ; 1.000        ; -0.009     ; 8.693      ;
; -7.664 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[24] ; ACLK         ; ACLK        ; 1.000        ; 0.007      ; 8.707      ;
; -7.663 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[19] ; ACLK         ; ACLK        ; 1.000        ; 0.008      ; 8.707      ;
; -7.648 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[15] ; ACLK         ; ACLK        ; 1.000        ; 0.016      ; 8.700      ;
; -7.644 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[8]  ; ACLK         ; ACLK        ; 1.000        ; 0.021      ; 8.701      ;
; -7.641 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[22] ; ACLK         ; ACLK        ; 1.000        ; -0.010     ; 8.667      ;
; -7.629 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[7]  ; ACLK         ; ACLK        ; 1.000        ; -0.044     ; 8.621      ;
; -7.603 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[23] ; ACLK         ; ACLK        ; 1.000        ; -0.019     ; 8.620      ;
; -7.602 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[27] ; ACLK         ; ACLK        ; 1.000        ; -0.015     ; 8.623      ;
; -7.585 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[27] ; ACLK         ; ACLK        ; 1.000        ; -0.011     ; 8.610      ;
; -7.577 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[25] ; ACLK         ; ACLK        ; 1.000        ; 0.005      ; 8.618      ;
; -7.566 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[11] ; ACLK         ; ACLK        ; 1.000        ; -0.015     ; 8.587      ;
; -7.564 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[12] ; ACLK         ; ACLK        ; 1.000        ; -0.007     ; 8.593      ;
; -7.554 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[4]  ; ACLK         ; ACLK        ; 1.000        ; -0.008     ; 8.582      ;
; -7.554 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[8]  ; ACLK         ; ACLK        ; 1.000        ; 0.021      ; 8.611      ;
; -7.552 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[18] ; ACLK         ; ACLK        ; 1.000        ; 0.030      ; 8.618      ;
; -7.551 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[3]  ; ACLK         ; ACLK        ; 1.000        ; 0.030      ; 8.617      ;
; -7.549 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[23] ; ACLK         ; ACLK        ; 1.000        ; -0.019     ; 8.566      ;
; -7.548 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[4]  ; ACLK         ; ACLK        ; 1.000        ; -0.001     ; 8.583      ;
; -7.539 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[13] ; ACLK         ; ACLK        ; 1.000        ; 0.027      ; 8.602      ;
; -7.537 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[11] ; ACLK         ; ACLK        ; 1.000        ; -0.011     ; 8.562      ;
; -7.530 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[26] ; ACLK         ; ACLK        ; 1.000        ; -0.015     ; 8.551      ;
; -7.525 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[29] ; ACLK         ; ACLK        ; 1.000        ; 0.005      ; 8.566      ;
; -7.524 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[21] ; ACLK         ; ACLK        ; 1.000        ; -0.007     ; 8.553      ;
; -7.522 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[12] ; ACLK         ; ACLK        ; 1.000        ; -0.007     ; 8.551      ;
; -7.521 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[24] ; ACLK         ; ACLK        ; 1.000        ; 0.008      ; 8.565      ;
; -7.514 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[16] ; ACLK         ; ACLK        ; 1.000        ; -0.003     ; 8.547      ;
; -7.513 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[3]  ; ACLK         ; ACLK        ; 1.000        ; 0.022      ; 8.571      ;
; -7.512 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[11] ; ACLK         ; ACLK        ; 1.000        ; -0.003     ; 8.545      ;
; -7.509 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[9]  ; ACLK         ; ACLK        ; 1.000        ; -0.039     ; 8.506      ;
; -7.506 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[2]  ; ACLK         ; ACLK        ; 1.000        ; 0.006      ; 8.548      ;
; -7.499 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[7]  ; ACLK         ; ACLK        ; 1.000        ; -0.014     ; 8.521      ;
; -7.491 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[11] ; ACLK         ; ACLK        ; 1.000        ; -0.032     ; 8.495      ;
; -7.490 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[5]  ; ACLK         ; ACLK        ; 1.000        ; -0.023     ; 8.503      ;
; -7.485 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[13] ; ACLK         ; ACLK        ; 1.000        ; 0.027      ; 8.548      ;
; -7.484 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[29] ; ACLK         ; ACLK        ; 1.000        ; -0.002     ; 8.518      ;
; -7.482 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[31] ; ACLK         ; ACLK        ; 1.000        ; -0.008     ; 8.510      ;
; -7.469 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[5]  ; ACLK         ; ACLK        ; 1.000        ; -0.044     ; 8.461      ;
; -7.467 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[3]  ; ACLK         ; ACLK        ; 1.000        ; 0.031      ; 8.534      ;
; -7.466 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[7]  ; ACLK         ; ACLK        ; 1.000        ; -0.044     ; 8.458      ;
; -7.465 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[3]  ; ACLK         ; ACLK        ; 1.000        ; 0.018      ; 8.519      ;
; -7.462 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[4]  ; ACLK         ; ACLK        ; 1.000        ; -0.001     ; 8.497      ;
; -7.460 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[24] ; ACLK         ; ACLK        ; 1.000        ; 0.009      ; 8.505      ;
; -7.456 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[10] ; ACLK         ; ACLK        ; 1.000        ; -0.013     ; 8.479      ;
; -7.456 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[30] ; ACLK         ; ACLK        ; 1.000        ; -0.044     ; 8.448      ;
; -7.440 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[18] ; ACLK         ; ACLK        ; 1.000        ; 0.029      ; 8.505      ;
; -7.437 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[0]  ; ACLK         ; ACLK        ; 1.000        ; 0.011      ; 8.484      ;
; -7.431 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[10] ; ACLK         ; ACLK        ; 1.000        ; -0.013     ; 8.454      ;
; -7.427 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[2]  ; ACLK         ; ACLK        ; 1.000        ; 0.007      ; 8.470      ;
; -7.422 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[10] ; ACLK         ; ACLK        ; 1.000        ; 0.016      ; 8.474      ;
; -7.415 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[15] ; ACLK         ; ACLK        ; 1.000        ; -0.001     ; 8.450      ;
; -7.415 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[13] ; ACLK         ; ACLK        ; 1.000        ; -0.001     ; 8.450      ;
; -7.411 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[13] ; ACLK         ; ACLK        ; 1.000        ; -0.001     ; 8.446      ;
; -7.396 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[21] ; ACLK         ; ACLK        ; 1.000        ; -0.007     ; 8.425      ;
; -7.396 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[11] ; ACLK         ; ACLK        ; 1.000        ; -0.002     ; 8.430      ;
; -7.395 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[25] ; ACLK         ; ACLK        ; 1.000        ; -0.006     ; 8.425      ;
; -7.390 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[1]  ; ACLK         ; ACLK        ; 1.000        ; 0.001      ; 8.427      ;
; -7.389 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[17] ; ACLK         ; ACLK        ; 1.000        ; -0.021     ; 8.404      ;
; -7.385 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[6]  ; ACLK         ; ACLK        ; 1.000        ; 0.022      ; 8.443      ;
; -7.382 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[22] ; ACLK         ; ACLK        ; 1.000        ; -0.011     ; 8.407      ;
; -7.381 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[7]  ; ACLK         ; ACLK        ; 1.000        ; -0.027     ; 8.390      ;
; -7.376 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[9]  ; ACLK         ; ACLK        ; 1.000        ; -0.039     ; 8.373      ;
; -7.373 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[29] ; ACLK         ; ACLK        ; 1.000        ; -0.006     ; 8.403      ;
; -7.371 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[5]  ; ACLK         ; ACLK        ; 1.000        ; -0.027     ; 8.380      ;
; -7.366 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[27] ; ACLK         ; ACLK        ; 1.000        ; -0.002     ; 8.400      ;
; -7.366 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[7]  ; ACLK         ; ACLK        ; 1.000        ; -0.023     ; 8.379      ;
; -7.365 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[9]  ; ACLK         ; ACLK        ; 1.000        ; -0.011     ; 8.390      ;
; -7.364 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[12] ; ACLK         ; ACLK        ; 1.000        ; -0.005     ; 8.395      ;
; -7.364 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[31] ; ACLK         ; ACLK        ; 1.000        ; -0.029     ; 8.371      ;
; -7.363 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[19] ; ACLK         ; ACLK        ; 1.000        ; -0.021     ; 8.378      ;
; -7.353 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[28] ; ACLK         ; ACLK        ; 1.000        ; 0.011      ; 8.400      ;
; -7.352 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[29] ; ACLK         ; ACLK        ; 1.000        ; 0.005      ; 8.393      ;
; -7.345 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[30] ; ACLK         ; ACLK        ; 1.000        ; -0.015     ; 8.366      ;
; -7.345 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[10] ; ACLK         ; ACLK        ; 1.000        ; 0.017      ; 8.398      ;
; -7.342 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[11] ; ACLK         ; ACLK        ; 1.000        ; -0.032     ; 8.346      ;
; -7.339 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[30] ; ACLK         ; ACLK        ; 1.000        ; -0.044     ; 8.331      ;
; -7.338 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[3]  ; ACLK         ; ACLK        ; 1.000        ; 0.001      ; 8.375      ;
; -7.330 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[25] ; ACLK         ; ACLK        ; 1.000        ; -0.023     ; 8.343      ;
; -7.328 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[5]  ; ACLK         ; ACLK        ; 1.000        ; -0.044     ; 8.320      ;
; -7.324 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[31] ; ACLK         ; ACLK        ; 1.000        ; -0.012     ; 8.348      ;
; -7.317 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[1]  ; ACLK         ; ACLK        ; 1.000        ; -0.027     ; 8.326      ;
; -7.315 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[8]  ; ACLK         ; ACLK        ; 1.000        ; 0.022      ; 8.373      ;
; -7.314 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[30] ; ACLK         ; ACLK        ; 1.000        ; -0.014     ; 8.336      ;
; -7.313 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[16] ; ACLK         ; ACLK        ; 1.000        ; -0.010     ; 8.339      ;
; -7.304 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[20] ; ACLK         ; ACLK        ; 1.000        ; 0.009      ; 8.349      ;
; -7.304 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[25] ; ACLK         ; ACLK        ; 1.000        ; -0.023     ; 8.317      ;
; -7.303 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[19] ; ACLK         ; ACLK        ; 1.000        ; 0.009      ; 8.348      ;
; -7.293 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1] ; axi_memory_slave:u_alu_mem|S_AXI_rdata[26] ; ACLK         ; ACLK        ; 1.000        ; -0.014     ; 8.315      ;
+--------+-------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR'                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                              ; Launch Clock ; Latch Clock                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------+--------------+------------+------------+
; -2.575 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; -0.077     ; 2.174      ;
; -2.471 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.103      ; 2.125      ;
; -2.376 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.067      ; 1.957      ;
; -2.365 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.103      ; 2.023      ;
; -2.359 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.068      ; 1.942      ;
; -2.348 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; -0.077     ; 1.947      ;
; -2.315 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.103      ; 1.969      ;
; -2.276 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.103      ; 1.930      ;
; -2.209 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[9] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; -0.071     ; 1.785      ;
; -2.155 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.103      ; 1.809      ;
; -2.151 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.067      ; 1.732      ;
; -2.143 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[8] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; -0.070     ; 1.753      ;
; -2.134 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.068      ; 1.717      ;
; -2.102 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[4]                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.664      ; 2.442      ;
; -2.050 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.103      ; 1.708      ;
; -2.041 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[9] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; -0.071     ; 1.617      ;
; -2.014 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[8] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; -0.070     ; 1.624      ;
; -1.916 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[5]                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.808      ; 2.238      ;
; -1.907 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[7]                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.844      ; 2.302      ;
; -1.896 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[2]                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.809      ; 2.220      ;
; -1.598 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[3]                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.844      ; 1.997      ;
; -1.554 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[6]                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.844      ; 1.949      ;
; -1.546 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[9]                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[9] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.670      ; 1.863      ;
; -1.510 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[8]                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[8] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.671      ; 1.861      ;
; -1.492 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[7]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.847      ; 1.890      ;
; -1.251 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr1[4]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.666      ; 1.593      ;
; -1.160 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[4]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.666      ; 1.502      ;
; -1.069 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr1[7]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.845      ; 1.465      ;
; -1.056 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[5]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.810      ; 1.380      ;
; -1.051 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr1[5]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.810      ; 1.375      ;
; -1.047 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[2]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.811      ; 1.373      ;
; -1.034 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr1[2]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.811      ; 1.360      ;
; -0.967 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr1[3]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.845      ; 1.367      ;
; -0.964 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr1[6]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.845      ; 1.360      ;
; -0.576 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[6]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.845      ; 0.972      ;
; -0.570 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[3]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.845      ; 0.970      ;
+--------+---------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT'                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                                ; Launch Clock ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.224 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[30]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[30] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.035     ; 0.715      ;
; -1.208 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[15]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[15] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.024     ; 0.706      ;
; -1.207 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[27]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[27] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.030     ; 0.703      ;
; -1.207 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[8]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[8]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.023     ; 0.702      ;
; -1.205 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[9]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[9]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.029     ; 0.698      ;
; -1.204 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[16]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[16] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.046     ; 0.709      ;
; -1.204 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[11]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[11] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.023     ; 0.699      ;
; -1.200 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[2]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[2]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.039     ; 0.712      ;
; -1.198 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[20]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[20] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.040     ; 0.699      ;
; -1.191 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[4]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[4]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.038     ; 0.700      ;
; -1.190 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[29]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[29] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.040     ; 0.702      ;
; -1.190 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[5]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[5]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.040     ; 0.705      ;
; -1.189 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[26]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[26] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.005     ; 0.706      ;
; -1.188 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[21]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[21] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.030     ; 0.713      ;
; -1.187 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[1]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[1]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.029     ; 0.709      ;
; -1.184 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[6]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[6]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.033     ; 0.706      ;
; -1.184 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[28]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[28] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.042     ; 0.700      ;
; -1.183 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[23]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[23] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.028     ; 0.710      ;
; -1.177 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[14]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[14] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.024     ; 0.708      ;
; -1.176 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[24]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[24] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.027     ; 0.705      ;
; -1.176 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[31]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[31] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.034     ; 0.700      ;
; -1.175 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[12]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[12] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.027     ; 0.702      ;
; -1.175 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[25]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[25] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.022     ; 0.709      ;
; -1.175 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[19]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[19] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.024      ; 0.718      ;
; -1.174 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[13]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[13] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.023     ; 0.706      ;
; -1.171 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[0]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[0]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.032     ; 0.699      ;
; -1.168 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[10]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[10] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.022     ; 0.700      ;
; -1.163 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[3]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[3]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.005     ; 0.709      ;
; -1.163 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[18]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[18] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.024      ; 0.712      ;
; -1.155 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[7]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[7]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.005     ; 0.705      ;
; -1.140 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[22]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[22] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.023      ; 0.710      ;
; -1.133 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[17]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[17] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.024      ; 0.715      ;
; -1.074 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[7] ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[7]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.172     ; 0.573      ;
; -1.055 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[4] ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[4]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.129     ; 0.573      ;
; -1.032 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[5] ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[5]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.130     ; 0.573      ;
; -1.031 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[2] ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[2]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.129     ; 0.573      ;
; -1.030 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[3] ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[3]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.129     ; 0.573      ;
; -1.021 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[6] ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[6]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.128     ; 0.573      ;
+--------+---------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ACLK'                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                                                                            ; Launch Clock                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.547 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.688      ; 0.657      ;
; -2.546 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 2.687      ; 0.657      ;
; -2.259 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.DECODE       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 2.687      ; 0.944      ;
; -2.047 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; -0.500       ; 2.688      ; 0.657      ;
; -2.046 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; -0.500       ; 2.687      ; 0.657      ;
; -1.868 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|M_AXI_arvalid                                          ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 2.687      ; 1.335      ;
; -1.867 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|read_addr_sent                                         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 2.687      ; 1.336      ;
; -1.759 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.DECODE       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; -0.500       ; 2.687      ; 0.944      ;
; -1.681 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_bready                                           ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.684      ; 1.519      ;
; -1.607 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_awvalid                                          ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.684      ; 1.593      ;
; -1.606 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|write_addr_sent                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.684      ; 1.594      ;
; -1.548 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1    ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 3.430      ; 2.398      ;
; -1.458 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.IDLE         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 2.687      ; 1.745      ;
; -1.368 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|M_AXI_arvalid                                          ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; -0.500       ; 2.687      ; 1.335      ;
; -1.367 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|read_addr_sent                                         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; -0.500       ; 2.687      ; 1.336      ;
; -1.181 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_bready                                           ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; -0.500       ; 2.684      ; 1.519      ;
; -1.133 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[17]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.686      ; 2.069      ;
; -1.133 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[18]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.686      ; 2.069      ;
; -1.133 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[4]                                         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.686      ; 2.069      ;
; -1.133 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[19]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.686      ; 2.069      ;
; -1.133 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[22]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.686      ; 2.069      ;
; -1.107 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_awvalid                                          ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; -0.500       ; 2.684      ; 1.593      ;
; -1.106 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|write_addr_sent                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; -0.500       ; 2.684      ; 1.594      ;
; -1.094 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[2]                      ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.689      ; 2.111      ;
; -1.094 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[3]                      ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.689      ; 2.111      ;
; -1.094 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[4]                      ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.689      ; 2.111      ;
; -1.094 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[5]                      ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.689      ; 2.111      ;
; -1.094 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[6]                      ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.689      ; 2.111      ;
; -1.094 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[7]                      ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.689      ; 2.111      ;
; -1.094 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[8]                      ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.689      ; 2.111      ;
; -1.094 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[9]                      ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.689      ; 2.111      ;
; -1.073 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_awaddr[7]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.688      ; 2.131      ;
; -1.073 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_awaddr[5]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.688      ; 2.131      ;
; -1.073 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_awaddr[6]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.688      ; 2.131      ;
; -1.073 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_awaddr[3]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.688      ; 2.131      ;
; -1.073 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_awaddr[2]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.688      ; 2.131      ;
; -1.073 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_awaddr[4]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.688      ; 2.131      ;
; -1.059 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[0]                                         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.684      ; 2.141      ;
; -1.051 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[24]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.680      ; 2.145      ;
; -1.051 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[9]                                         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.680      ; 2.145      ;
; -1.048 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1    ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; -0.500       ; 3.430      ; 2.398      ;
; -1.037 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[11]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.676      ; 2.155      ;
; -1.037 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[8]                                         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.676      ; 2.155      ;
; -1.020 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wlast                                            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.683      ; 2.179      ;
; -0.958 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.IDLE         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; -0.500       ; 2.687      ; 1.745      ;
; -0.868 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|M_AXI_araddr[2]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 2.687      ; 2.335      ;
; -0.868 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|M_AXI_araddr[5]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 2.687      ; 2.335      ;
; -0.868 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|M_AXI_araddr[4]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 2.687      ; 2.335      ;
; -0.838 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.IDLE         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.687      ; 2.365      ;
; -0.838 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.687      ; 2.365      ;
; -0.825 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[12]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.685      ; 2.376      ;
; -0.817 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[5]                                         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.680      ; 2.379      ;
; -0.817 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[20]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.680      ; 2.379      ;
; -0.795 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[10]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.683      ; 2.404      ;
; -0.795 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[25]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.683      ; 2.404      ;
; -0.789 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[14]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.675      ; 2.402      ;
; -0.789 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[15]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.675      ; 2.402      ;
; -0.789 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[13]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.675      ; 2.402      ;
; -0.789 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[30]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.682      ; 2.409      ;
; -0.789 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[6]                                         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.682      ; 2.409      ;
; -0.748 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[16]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.672      ; 2.440      ;
; -0.743 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[31]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.671      ; 2.444      ;
; -0.719 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[2]                                         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.666      ; 2.463      ;
; -0.704 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[29]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.658      ; 2.470      ;
; -0.704 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[28]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 2.658      ; 2.470      ;
; -0.685 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[31]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 2.686      ; 2.517      ;
; -0.685 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[29]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 2.686      ; 2.517      ;
; -0.685 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[5]             ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 2.686      ; 2.517      ;
; -0.685 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[2]             ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 2.686      ; 2.517      ;
; -0.685 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[15]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 2.686      ; 2.517      ;
; -0.654 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|M_AXI_araddr[8]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 2.689      ; 2.551      ;
; -0.654 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|M_AXI_araddr[9]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 2.689      ; 2.551      ;
; -0.651 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[18]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 2.686      ; 2.551      ;
; -0.651 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[10]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 2.686      ; 2.551      ;
; -0.651 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[21]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 2.686      ; 2.551      ;
; -0.651 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[13]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 2.686      ; 2.551      ;
; -0.651 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[4]             ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 2.686      ; 2.551      ;
; -0.651 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[22]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 2.686      ; 2.551      ;
; -0.651 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[20]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 2.686      ; 2.551      ;
; -0.651 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[12]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 2.686      ; 2.551      ;
; -0.651 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[23]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 2.686      ; 2.551      ;
; -0.636 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[11]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 2.681      ; 2.561      ;
; -0.636 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[28]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 2.681      ; 2.561      ;
; -0.633 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[17]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; -0.500       ; 2.686      ; 2.069      ;
; -0.633 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[18]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; -0.500       ; 2.686      ; 2.069      ;
; -0.633 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[4]                                         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; -0.500       ; 2.686      ; 2.069      ;
; -0.633 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[19]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; -0.500       ; 2.686      ; 2.069      ;
; -0.633 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[22]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; -0.500       ; 2.686      ; 2.069      ;
; -0.594 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[2]                      ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; -0.500       ; 2.689      ; 2.111      ;
; -0.594 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[3]                      ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; -0.500       ; 2.689      ; 2.111      ;
; -0.594 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[4]                      ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; -0.500       ; 2.689      ; 2.111      ;
; -0.594 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[5]                      ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; -0.500       ; 2.689      ; 2.111      ;
; -0.594 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[6]                      ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; -0.500       ; 2.689      ; 2.111      ;
; -0.594 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[7]                      ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; -0.500       ; 2.689      ; 2.111      ;
; -0.594 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[8]                      ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; -0.500       ; 2.689      ; 2.111      ;
; -0.594 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[9]                      ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; -0.500       ; 2.689      ; 2.111      ;
; -0.574 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|M_AXI_araddr[3]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 2.688      ; 2.630      ;
; -0.574 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|M_AXI_araddr[6]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 2.688      ; 2.630      ;
; -0.574 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|M_AXI_araddr[7]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 2.688      ; 2.630      ;
; -0.573 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_awaddr[7]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; -0.500       ; 2.688      ; 2.131      ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR'                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                              ; Launch Clock ; Latch Clock                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------+--------------+------------+------------+
; 0.625 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[3]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.845      ; 0.970      ;
; 0.627 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[6]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.845      ; 0.972      ;
; 1.015 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr1[6]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.845      ; 1.360      ;
; 1.022 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr1[3]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.845      ; 1.367      ;
; 1.049 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr1[2]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.811      ; 1.360      ;
; 1.062 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[2]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.811      ; 1.373      ;
; 1.065 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr1[5]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.810      ; 1.375      ;
; 1.070 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[5]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.810      ; 1.380      ;
; 1.120 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr1[7]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.845      ; 1.465      ;
; 1.336 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[4]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.666      ; 1.502      ;
; 1.427 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr1[4]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.666      ; 1.593      ;
; 1.543 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[7]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.847      ; 1.890      ;
; 1.605 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[6]                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.844      ; 1.949      ;
; 1.653 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[3]                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.844      ; 1.997      ;
; 1.690 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[8]                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[8] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.671      ; 1.861      ;
; 1.693 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[9]                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[9] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.670      ; 1.863      ;
; 1.759 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.103      ; 1.362      ;
; 1.873 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.068      ; 1.441      ;
; 1.889 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.067      ; 1.456      ;
; 1.911 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[2]                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.809      ; 2.220      ;
; 1.930 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[5]                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.808      ; 2.238      ;
; 1.958 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[7]                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.844      ; 2.302      ;
; 2.066 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.103      ; 1.669      ;
; 2.066 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.103      ; 1.669      ;
; 2.149 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.068      ; 1.717      ;
; 2.165 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.067      ; 1.732      ;
; 2.188 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[9] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; -0.071     ; 1.617      ;
; 2.194 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[8] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; -0.070     ; 1.624      ;
; 2.273 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; -0.077     ; 1.696      ;
; 2.278 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[4]                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.664      ; 2.442      ;
; 2.323 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[8] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; -0.070     ; 1.753      ;
; 2.327 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.103      ; 1.930      ;
; 2.356 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[9] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; -0.071     ; 1.785      ;
; 2.420 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.103      ; 2.023      ;
; 2.522 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.103      ; 2.125      ;
; 2.524 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; -0.077     ; 1.947      ;
+-------+---------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT'                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                ; Launch Clock ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.187 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[22]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[22] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.023      ; 0.710      ;
; 1.188 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[18]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[18] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.024      ; 0.712      ;
; 1.191 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[17]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[17] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.024      ; 0.715      ;
; 1.194 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[19]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[19] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.024      ; 0.718      ;
; 1.201 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[6] ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[6]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.128     ; 0.573      ;
; 1.202 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[4] ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[4]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.129     ; 0.573      ;
; 1.202 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[2] ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[2]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.129     ; 0.573      ;
; 1.202 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[3] ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[3]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.129     ; 0.573      ;
; 1.203 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[5] ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[5]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.130     ; 0.573      ;
; 1.210 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[7]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[7]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.005     ; 0.705      ;
; 1.211 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[26]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[26] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.005     ; 0.706      ;
; 1.214 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[3]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[3]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.005     ; 0.709      ;
; 1.222 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[11]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[11] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.023     ; 0.699      ;
; 1.222 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[10]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[10] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.022     ; 0.700      ;
; 1.225 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[8]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[8]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.023     ; 0.702      ;
; 1.227 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[9]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[9]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.029     ; 0.698      ;
; 1.229 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[12]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[12] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.027     ; 0.702      ;
; 1.229 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[13]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[13] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.023     ; 0.706      ;
; 1.230 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[15]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[15] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.024     ; 0.706      ;
; 1.231 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[25]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[25] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.022     ; 0.709      ;
; 1.231 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[0]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[0]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.032     ; 0.699      ;
; 1.232 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[14]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[14] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.024     ; 0.708      ;
; 1.232 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[24]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[24] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.027     ; 0.705      ;
; 1.233 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[27]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[27] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.030     ; 0.703      ;
; 1.234 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[31]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[31] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.034     ; 0.700      ;
; 1.238 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[1]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[1]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.029     ; 0.709      ;
; 1.238 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[4]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[4]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.038     ; 0.700      ;
; 1.238 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[23]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[23] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.028     ; 0.710      ;
; 1.239 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[6]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[6]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.033     ; 0.706      ;
; 1.239 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[20]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[20] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.040     ; 0.699      ;
; 1.242 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[29]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[29] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.040     ; 0.702      ;
; 1.242 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[28]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[28] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.042     ; 0.700      ;
; 1.243 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[21]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[21] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.030     ; 0.713      ;
; 1.245 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[7] ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[7]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.172     ; 0.573      ;
; 1.245 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[5]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[5]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.040     ; 0.705      ;
; 1.250 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[30]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[30] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.035     ; 0.715      ;
; 1.251 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[2]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[2]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.039     ; 0.712      ;
; 1.255 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[16]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[16] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.046     ; 0.709      ;
+-------+---------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ACLK'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; ACLK  ; Rise       ; ACLK                                                                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|AW_HandShake_Checker:u_AR_HandShake_Checker|HandShake_Done ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|AW_HandShake_Checker:u_AR_HandShake_Checker|HandShake_Done ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Idle_slave                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Idle_slave                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave0                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave0                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave1                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave1                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave2                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave2                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave3                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave3                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Idle_slave_2                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Idle_slave_2                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave0_2                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave0_2                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave1_2                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave1_2                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave2_2                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave2_2                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave3_2                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave3_2                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.DECODE                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.DECODE                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.EXECUTE                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.EXECUTE                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.IDLE                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.IDLE                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[2]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[2]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[3]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[3]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[4]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[4]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[5]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[5]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[6]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[6]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[7]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[7]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[10]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[10]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[11]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[11]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[12]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[12]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[13]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[13]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[14]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[14]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[15]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[15]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[18]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[18]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[19]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[19]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[20]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[20]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[21]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[21]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[22]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[22]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[23]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[23]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[28]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[28]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[29]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[29]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[2]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[2]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[30]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[30]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[31]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[31]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[3]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[3]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[4]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[4]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[5]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[5]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[6]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[6]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[7]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[7]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|opcode[0]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|opcode[0]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|opcode[1]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|opcode[1]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|opcode[2]                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR'                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                             ; Clock Edge ; Target                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------+------------+----------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[4] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[4] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[5] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[5] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[6] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[6] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[7] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[8] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[8] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[9] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[9] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|current_state.FETCH_INSTR|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|current_state.FETCH_INSTR|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|current_state~14clkctrl|inclk[0]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|current_state~14clkctrl|inclk[0]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|current_state~14clkctrl|outclk             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|current_state~14clkctrl|outclk             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|current_state~14|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|current_state~14|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|current_state~14|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|current_state~14|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|read_addr[2]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|read_addr[2]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|read_addr[3]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|read_addr[3]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|read_addr[4]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|read_addr[4]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|read_addr[5]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|read_addr[5]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|read_addr[6]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|read_addr[6]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|read_addr[7]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|read_addr[7]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|read_addr[8]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|read_addr[8]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|read_addr[9]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|read_addr[9]|datad                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------+------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT'                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                              ; Clock Edge ; Target                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[2]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[2]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[3]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[3]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[4]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[4]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[5]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[5]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[6]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[6]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[7]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[7]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[10] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[10] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[11] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[11] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[12] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[12] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[13] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[13] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[14] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[14] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[15] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[15] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[16] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[16] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[17] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[17] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[18] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[18] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[19] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[19] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[1]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[1]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[20] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[20] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[21] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[21] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[22] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[22] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[23] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[23] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[24] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[24] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[25] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[25] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[26] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[26] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[27] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[27] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[28] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[28] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[29] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[29] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[2]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[2]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[30] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[30] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[31] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[31] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[3]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[3]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[4]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[4]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[5]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[5]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[6]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[6]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[7]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[7]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[8]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[8]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[9]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[9]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|current_state.STORE_RESULT|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|current_state.STORE_RESULT|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|current_state.STORE_RESULT~clkctrl|inclk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|current_state.STORE_RESULT~clkctrl|inclk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|current_state.STORE_RESULT~clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|current_state.STORE_RESULT~clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_addr[2]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_addr[2]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_addr[3]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_addr[3]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_addr[4]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_addr[4]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_addr[5]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_addr[5]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_addr[6]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_addr[6]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_addr[7]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_addr[7]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_data[0]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_data[0]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_data[10]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_data[10]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_data[11]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_data[11]|datac                         ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ARESETN          ; ACLK       ; 9.500 ; 9.500 ; Rise       ; ACLK            ;
; alu_master_start ; ACLK       ; 5.890 ; 5.890 ; Rise       ; ACLK            ;
+------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ARESETN          ; ACLK       ; 0.087  ; 0.087  ; Rise       ; ACLK            ;
; alu_master_start ; ACLK       ; -3.940 ; -3.940 ; Rise       ; ACLK            ;
+------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                     ;
+--------------------+------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------+
; Data Port          ; Clock Port                                                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                    ;
+--------------------+------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------+
; alu_master_busy    ; ACLK                                                                               ; 6.993 ; 6.993 ; Rise       ; ACLK                                                                               ;
; alu_master_done    ; ACLK                                                                               ; 7.944 ; 7.944 ; Rise       ; ACLK                                                                               ;
; alu_mem_ready      ; ACLK                                                                               ; 7.267 ; 7.267 ; Rise       ; ACLK                                                                               ;
; data_mem_ready     ; ACLK                                                                               ; 6.625 ; 6.625 ; Rise       ; ACLK                                                                               ;
; inst_mem_ready     ; ACLK                                                                               ; 6.625 ; 6.625 ; Rise       ; ACLK                                                                               ;
; reserved_mem_ready ; ACLK                                                                               ; 6.386 ; 6.386 ; Rise       ; ACLK                                                                               ;
; alu_master_done    ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 4.258 ;       ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ;
; alu_master_done    ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ;       ; 4.258 ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ;
+--------------------+------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                             ;
+--------------------+------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------+
; Data Port          ; Clock Port                                                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                    ;
+--------------------+------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------+
; alu_master_busy    ; ACLK                                                                               ; 6.993 ; 6.993 ; Rise       ; ACLK                                                                               ;
; alu_master_done    ; ACLK                                                                               ; 7.797 ; 7.797 ; Rise       ; ACLK                                                                               ;
; alu_mem_ready      ; ACLK                                                                               ; 6.959 ; 6.959 ; Rise       ; ACLK                                                                               ;
; data_mem_ready     ; ACLK                                                                               ; 6.625 ; 6.625 ; Rise       ; ACLK                                                                               ;
; inst_mem_ready     ; ACLK                                                                               ; 6.625 ; 6.625 ; Rise       ; ACLK                                                                               ;
; reserved_mem_ready ; ACLK                                                                               ; 6.386 ; 6.386 ; Rise       ; ACLK                                                                               ;
; alu_master_done    ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 4.258 ;       ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ;
; alu_master_done    ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ;       ; 4.258 ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ;
+--------------------+------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                    ;
+------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                              ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------+--------+---------------+
; ACLK                                                                               ; -3.209 ; -17372.166    ;
; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; -0.912 ; -6.397        ;
; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.448 ; -16.088       ;
+------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                     ;
+------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                              ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------+--------+---------------+
; ACLK                                                                               ; -1.590 ; -71.063       ;
; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; 0.776  ; 0.000         ;
; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 1.011  ; 0.000         ;
+------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                      ;
+------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                              ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------+--------+---------------+
; ACLK                                                                               ; -1.380 ; -8628.380     ;
; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; 0.500  ; 0.000         ;
; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500  ; 0.000         ;
+------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ACLK'                                                                                                                                                  ;
+--------+-----------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.209 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[6]  ; ACLK         ; ACLK        ; 1.000        ; 0.020      ; 4.261      ;
; -3.199 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[4]  ; ACLK         ; ACLK        ; 1.000        ; -0.009     ; 4.222      ;
; -3.124 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[22] ; ACLK         ; ACLK        ; 1.000        ; -0.032     ; 4.124      ;
; -3.121 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[6]  ; ACLK         ; ACLK        ; 1.000        ; 0.020      ; 4.173      ;
; -3.114 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[24] ; ACLK         ; ACLK        ; 1.000        ; 0.007      ; 4.153      ;
; -3.083 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[4]  ; ACLK         ; ACLK        ; 1.000        ; -0.005     ; 4.110      ;
; -3.079 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[7]  ; ACLK         ; ACLK        ; 1.000        ; -0.013     ; 4.098      ;
; -3.054 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[25] ; ACLK         ; ACLK        ; 1.000        ; 0.005      ; 4.091      ;
; -3.041 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[22] ; ACLK         ; ACLK        ; 1.000        ; -0.032     ; 4.041      ;
; -3.039 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[10] ; ACLK         ; ACLK        ; 1.000        ; -0.010     ; 4.061      ;
; -3.034 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[17] ; ACLK         ; ACLK        ; 1.000        ; -0.017     ; 4.049      ;
; -3.033 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[10] ; ACLK         ; ACLK        ; 1.000        ; -0.010     ; 4.055      ;
; -3.019 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[22] ; ACLK         ; ACLK        ; 1.000        ; -0.008     ; 4.043      ;
; -3.018 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[24] ; ACLK         ; ACLK        ; 1.000        ; 0.005      ; 4.055      ;
; -3.013 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[18] ; ACLK         ; ACLK        ; 1.000        ; 0.024      ; 4.069      ;
; -3.010 ; axi_memory_slave:u_alu_mem|wr_addr_current[9] ; axi_memory_slave:u_alu_mem|memory[161][15] ; ACLK         ; ACLK        ; 1.000        ; -0.029     ; 4.013      ;
; -3.010 ; axi_memory_slave:u_alu_mem|wr_addr_current[9] ; axi_memory_slave:u_alu_mem|memory[161][26] ; ACLK         ; ACLK        ; 1.000        ; -0.029     ; 4.013      ;
; -3.010 ; axi_memory_slave:u_alu_mem|wr_addr_current[9] ; axi_memory_slave:u_alu_mem|memory[161][8]  ; ACLK         ; ACLK        ; 1.000        ; -0.029     ; 4.013      ;
; -3.010 ; axi_memory_slave:u_alu_mem|wr_addr_current[9] ; axi_memory_slave:u_alu_mem|memory[161][31] ; ACLK         ; ACLK        ; 1.000        ; -0.029     ; 4.013      ;
; -3.010 ; axi_memory_slave:u_alu_mem|wr_addr_current[9] ; axi_memory_slave:u_alu_mem|memory[161][0]  ; ACLK         ; ACLK        ; 1.000        ; -0.029     ; 4.013      ;
; -3.010 ; axi_memory_slave:u_alu_mem|wr_addr_current[9] ; axi_memory_slave:u_alu_mem|memory[161][3]  ; ACLK         ; ACLK        ; 1.000        ; -0.029     ; 4.013      ;
; -3.010 ; axi_memory_slave:u_alu_mem|wr_addr_current[9] ; axi_memory_slave:u_alu_mem|memory[161][28] ; ACLK         ; ACLK        ; 1.000        ; -0.029     ; 4.013      ;
; -3.007 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[11] ; ACLK         ; ACLK        ; 1.000        ; -0.026     ; 4.013      ;
; -3.000 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[24] ; ACLK         ; ACLK        ; 1.000        ; 0.007      ; 4.039      ;
; -2.996 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[11] ; ACLK         ; ACLK        ; 1.000        ; -0.003     ; 4.025      ;
; -2.991 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[22] ; ACLK         ; ACLK        ; 1.000        ; -0.009     ; 4.014      ;
; -2.988 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[25] ; ACLK         ; ACLK        ; 1.000        ; 0.005      ; 4.025      ;
; -2.987 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[15] ; ACLK         ; ACLK        ; 1.000        ; 0.000      ; 4.019      ;
; -2.983 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[7]  ; ACLK         ; ACLK        ; 1.000        ; -0.037     ; 3.978      ;
; -2.977 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[24] ; ACLK         ; ACLK        ; 1.000        ; 0.006      ; 4.015      ;
; -2.976 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[7]  ; ACLK         ; ACLK        ; 1.000        ; -0.019     ; 3.989      ;
; -2.976 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[15] ; ACLK         ; ACLK        ; 1.000        ; 0.018      ; 4.026      ;
; -2.974 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[3]  ; ACLK         ; ACLK        ; 1.000        ; 0.024      ; 4.030      ;
; -2.971 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[7]  ; ACLK         ; ACLK        ; 1.000        ; -0.023     ; 3.980      ;
; -2.968 ; axi_memory_slave:u_alu_mem|wr_addr_current[6] ; axi_memory_slave:u_alu_mem|memory[247][29] ; ACLK         ; ACLK        ; 1.000        ; -0.027     ; 3.973      ;
; -2.965 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[23] ; ACLK         ; ACLK        ; 1.000        ; -0.016     ; 3.981      ;
; -2.963 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[23] ; ACLK         ; ACLK        ; 1.000        ; -0.002     ; 3.993      ;
; -2.960 ; axi_memory_slave:u_alu_mem|wr_addr_current[8] ; axi_memory_slave:u_alu_mem|memory[247][29] ; ACLK         ; ACLK        ; 1.000        ; -0.027     ; 3.965      ;
; -2.958 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[27] ; ACLK         ; ACLK        ; 1.000        ; -0.008     ; 3.982      ;
; -2.956 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[13] ; ACLK         ; ACLK        ; 1.000        ; 0.025      ; 4.013      ;
; -2.956 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[23] ; ACLK         ; ACLK        ; 1.000        ; -0.016     ; 3.972      ;
; -2.954 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[7]  ; ACLK         ; ACLK        ; 1.000        ; -0.014     ; 3.972      ;
; -2.951 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[27] ; ACLK         ; ACLK        ; 1.000        ; -0.012     ; 3.971      ;
; -2.947 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[5]  ; ACLK         ; ACLK        ; 1.000        ; -0.020     ; 3.959      ;
; -2.943 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[18] ; ACLK         ; ACLK        ; 1.000        ; 0.023      ; 3.998      ;
; -2.941 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[23] ; ACLK         ; ACLK        ; 1.000        ; 0.002      ; 3.975      ;
; -2.939 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[15] ; ACLK         ; ACLK        ; 1.000        ; 0.000      ; 3.971      ;
; -2.937 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[4]  ; ACLK         ; ACLK        ; 1.000        ; 0.002      ; 3.971      ;
; -2.933 ; axi_memory_slave:u_alu_mem|S_AXI_wready       ; axi_memory_slave:u_alu_mem|memory[54][27]  ; ACLK         ; ACLK        ; 1.000        ; 0.001      ; 3.966      ;
; -2.933 ; axi_memory_slave:u_alu_mem|S_AXI_wready       ; axi_memory_slave:u_alu_mem|memory[54][31]  ; ACLK         ; ACLK        ; 1.000        ; 0.001      ; 3.966      ;
; -2.933 ; axi_memory_slave:u_alu_mem|S_AXI_wready       ; axi_memory_slave:u_alu_mem|memory[54][3]   ; ACLK         ; ACLK        ; 1.000        ; 0.001      ; 3.966      ;
; -2.931 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[24] ; ACLK         ; ACLK        ; 1.000        ; 0.000      ; 3.963      ;
; -2.931 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[5]  ; ACLK         ; ACLK        ; 1.000        ; -0.038     ; 3.925      ;
; -2.928 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[12] ; ACLK         ; ACLK        ; 1.000        ; -0.004     ; 3.956      ;
; -2.927 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[29] ; ACLK         ; ACLK        ; 1.000        ; -0.002     ; 3.957      ;
; -2.925 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[8]  ; ACLK         ; ACLK        ; 1.000        ; 0.020      ; 3.977      ;
; -2.918 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[11] ; ACLK         ; ACLK        ; 1.000        ; -0.002     ; 3.948      ;
; -2.915 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[11] ; ACLK         ; ACLK        ; 1.000        ; -0.012     ; 3.935      ;
; -2.907 ; axi_memory_slave:u_alu_mem|wr_addr_current[9] ; axi_memory_slave:u_alu_mem|memory[246][16] ; ACLK         ; ACLK        ; 1.000        ; -0.016     ; 3.923      ;
; -2.905 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[16] ; ACLK         ; ACLK        ; 1.000        ; 0.000      ; 3.937      ;
; -2.904 ; axi_memory_slave:u_alu_mem|wr_addr_current[9] ; axi_memory_slave:u_alu_mem|memory[165][15] ; ACLK         ; ACLK        ; 1.000        ; 0.011      ; 3.947      ;
; -2.904 ; axi_memory_slave:u_alu_mem|wr_addr_current[9] ; axi_memory_slave:u_alu_mem|memory[165][11] ; ACLK         ; ACLK        ; 1.000        ; 0.011      ; 3.947      ;
; -2.904 ; axi_memory_slave:u_alu_mem|wr_addr_current[9] ; axi_memory_slave:u_alu_mem|memory[165][6]  ; ACLK         ; ACLK        ; 1.000        ; 0.011      ; 3.947      ;
; -2.904 ; axi_memory_slave:u_alu_mem|wr_addr_current[9] ; axi_memory_slave:u_alu_mem|memory[165][3]  ; ACLK         ; ACLK        ; 1.000        ; 0.011      ; 3.947      ;
; -2.904 ; axi_memory_slave:u_alu_mem|wr_addr_current[9] ; axi_memory_slave:u_alu_mem|memory[165][4]  ; ACLK         ; ACLK        ; 1.000        ; 0.011      ; 3.947      ;
; -2.904 ; axi_memory_slave:u_alu_mem|wr_addr_current[9] ; axi_memory_slave:u_alu_mem|memory[165][23] ; ACLK         ; ACLK        ; 1.000        ; 0.011      ; 3.947      ;
; -2.904 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[17] ; ACLK         ; ACLK        ; 1.000        ; -0.017     ; 3.919      ;
; -2.902 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[13] ; ACLK         ; ACLK        ; 1.000        ; 0.025      ; 3.959      ;
; -2.901 ; axi_memory_slave:u_alu_mem|wr_addr_current[7] ; axi_memory_slave:u_alu_mem|memory[247][29] ; ACLK         ; ACLK        ; 1.000        ; -0.027     ; 3.906      ;
; -2.899 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[2]  ; ACLK         ; ACLK        ; 1.000        ; 0.003      ; 3.934      ;
; -2.899 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[11] ; ACLK         ; ACLK        ; 1.000        ; -0.026     ; 3.905      ;
; -2.898 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[3]  ; ACLK         ; ACLK        ; 1.000        ; 0.025      ; 3.955      ;
; -2.898 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[12] ; ACLK         ; ACLK        ; 1.000        ; -0.004     ; 3.926      ;
; -2.896 ; axi_memory_slave:u_alu_mem|wr_addr_current[6] ; axi_memory_slave:u_alu_mem|memory[247][13] ; ACLK         ; ACLK        ; 1.000        ; -0.049     ; 3.879      ;
; -2.896 ; axi_memory_slave:u_alu_mem|wr_addr_current[6] ; axi_memory_slave:u_alu_mem|memory[247][9]  ; ACLK         ; ACLK        ; 1.000        ; -0.049     ; 3.879      ;
; -2.896 ; axi_memory_slave:u_alu_mem|wr_addr_current[6] ; axi_memory_slave:u_alu_mem|memory[247][17] ; ACLK         ; ACLK        ; 1.000        ; -0.049     ; 3.879      ;
; -2.896 ; axi_memory_slave:u_alu_mem|wr_addr_current[6] ; axi_memory_slave:u_alu_mem|memory[247][31] ; ACLK         ; ACLK        ; 1.000        ; -0.049     ; 3.879      ;
; -2.896 ; axi_memory_slave:u_alu_mem|wr_addr_current[6] ; axi_memory_slave:u_alu_mem|memory[247][7]  ; ACLK         ; ACLK        ; 1.000        ; -0.049     ; 3.879      ;
; -2.896 ; axi_memory_slave:u_alu_mem|wr_addr_current[6] ; axi_memory_slave:u_alu_mem|memory[247][5]  ; ACLK         ; ACLK        ; 1.000        ; -0.049     ; 3.879      ;
; -2.896 ; axi_memory_slave:u_alu_mem|wr_addr_current[6] ; axi_memory_slave:u_alu_mem|memory[247][21] ; ACLK         ; ACLK        ; 1.000        ; -0.049     ; 3.879      ;
; -2.896 ; axi_memory_slave:u_alu_mem|wr_addr_current[6] ; axi_memory_slave:u_alu_mem|memory[247][4]  ; ACLK         ; ACLK        ; 1.000        ; -0.049     ; 3.879      ;
; -2.896 ; axi_memory_slave:u_alu_mem|wr_addr_current[6] ; axi_memory_slave:u_alu_mem|memory[247][19] ; ACLK         ; ACLK        ; 1.000        ; -0.049     ; 3.879      ;
; -2.895 ; axi_memory_slave:u_alu_mem|wr_addr_current[9] ; axi_memory_slave:u_alu_mem|memory[109][10] ; ACLK         ; ACLK        ; 1.000        ; -0.028     ; 3.899      ;
; -2.895 ; axi_memory_slave:u_alu_mem|wr_addr_current[9] ; axi_memory_slave:u_alu_mem|memory[109][30] ; ACLK         ; ACLK        ; 1.000        ; -0.028     ; 3.899      ;
; -2.895 ; axi_memory_slave:u_alu_mem|wr_addr_current[9] ; axi_memory_slave:u_alu_mem|memory[109][22] ; ACLK         ; ACLK        ; 1.000        ; -0.028     ; 3.899      ;
; -2.892 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[19] ; ACLK         ; ACLK        ; 1.000        ; 0.006      ; 3.930      ;
; -2.891 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[30] ; ACLK         ; ACLK        ; 1.000        ; -0.037     ; 3.886      ;
; -2.891 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[7]  ; ACLK         ; ACLK        ; 1.000        ; -0.037     ; 3.886      ;
; -2.888 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[4]  ; ACLK         ; ACLK        ; 1.000        ; 0.002      ; 3.922      ;
; -2.888 ; axi_memory_slave:u_alu_mem|wr_addr_current[8] ; axi_memory_slave:u_alu_mem|memory[247][13] ; ACLK         ; ACLK        ; 1.000        ; -0.049     ; 3.871      ;
; -2.888 ; axi_memory_slave:u_alu_mem|wr_addr_current[8] ; axi_memory_slave:u_alu_mem|memory[247][9]  ; ACLK         ; ACLK        ; 1.000        ; -0.049     ; 3.871      ;
; -2.888 ; axi_memory_slave:u_alu_mem|wr_addr_current[8] ; axi_memory_slave:u_alu_mem|memory[247][17] ; ACLK         ; ACLK        ; 1.000        ; -0.049     ; 3.871      ;
; -2.888 ; axi_memory_slave:u_alu_mem|wr_addr_current[8] ; axi_memory_slave:u_alu_mem|memory[247][31] ; ACLK         ; ACLK        ; 1.000        ; -0.049     ; 3.871      ;
; -2.888 ; axi_memory_slave:u_alu_mem|wr_addr_current[8] ; axi_memory_slave:u_alu_mem|memory[247][7]  ; ACLK         ; ACLK        ; 1.000        ; -0.049     ; 3.871      ;
; -2.888 ; axi_memory_slave:u_alu_mem|wr_addr_current[8] ; axi_memory_slave:u_alu_mem|memory[247][5]  ; ACLK         ; ACLK        ; 1.000        ; -0.049     ; 3.871      ;
; -2.888 ; axi_memory_slave:u_alu_mem|wr_addr_current[8] ; axi_memory_slave:u_alu_mem|memory[247][21] ; ACLK         ; ACLK        ; 1.000        ; -0.049     ; 3.871      ;
; -2.888 ; axi_memory_slave:u_alu_mem|wr_addr_current[8] ; axi_memory_slave:u_alu_mem|memory[247][4]  ; ACLK         ; ACLK        ; 1.000        ; -0.049     ; 3.871      ;
; -2.888 ; axi_memory_slave:u_alu_mem|wr_addr_current[8] ; axi_memory_slave:u_alu_mem|memory[247][19] ; ACLK         ; ACLK        ; 1.000        ; -0.049     ; 3.871      ;
; -2.887 ; CPU_ALU_Master:u_alu_master|M_AXI_wlast       ; axi_memory_slave:u_alu_mem|memory[54][27]  ; ACLK         ; ACLK        ; 1.000        ; 0.001      ; 3.920      ;
; -2.887 ; CPU_ALU_Master:u_alu_master|M_AXI_wlast       ; axi_memory_slave:u_alu_mem|memory[54][31]  ; ACLK         ; ACLK        ; 1.000        ; 0.001      ; 3.920      ;
+--------+-----------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR'                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                              ; Launch Clock ; Latch Clock                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------+--------------+------------+------------+
; -0.912 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; -0.059     ; 1.011      ;
; -0.848 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.023      ; 0.977      ;
; -0.823 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.002      ; 0.918      ;
; -0.811 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.003      ; 0.908      ;
; -0.804 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[4]                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.130      ; 1.092      ;
; -0.794 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.024      ; 0.927      ;
; -0.784 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.023      ; 0.914      ;
; -0.781 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; -0.059     ; 0.880      ;
; -0.740 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.023      ; 0.870      ;
; -0.722 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[7]                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.212      ; 1.040      ;
; -0.722 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[5]                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.191      ; 1.006      ;
; -0.720 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[9] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; -0.054     ; 0.814      ;
; -0.709 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.023      ; 0.838      ;
; -0.708 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[2]                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.192      ; 0.994      ;
; -0.705 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[8] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; -0.054     ; 0.811      ;
; -0.696 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.002      ; 0.791      ;
; -0.684 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.003      ; 0.781      ;
; -0.658 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[9] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; -0.054     ; 0.752      ;
; -0.655 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.024      ; 0.788      ;
; -0.652 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[8] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; -0.054     ; 0.758      ;
; -0.581 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[3]                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.213      ; 0.903      ;
; -0.564 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[9]                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[9] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.135      ; 0.847      ;
; -0.559 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[6]                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.212      ; 0.878      ;
; -0.559 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[8]                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[8] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.135      ; 0.854      ;
; -0.546 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[7]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.215      ; 0.867      ;
; -0.466 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr1[4]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.132      ; 0.756      ;
; -0.396 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[4]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.132      ; 0.686      ;
; -0.385 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr1[7]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.213      ; 0.704      ;
; -0.376 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr1[5]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.193      ; 0.662      ;
; -0.364 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr1[2]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.194      ; 0.652      ;
; -0.350 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[5]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.193      ; 0.636      ;
; -0.346 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[2]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.194      ; 0.634      ;
; -0.334 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr1[3]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.214      ; 0.657      ;
; -0.332 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr1[6]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.213      ; 0.652      ;
; -0.172 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[6]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.213      ; 0.492      ;
; -0.167 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[3]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.214      ; 0.490      ;
+--------+---------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT'                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                                ; Launch Clock ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.448 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[30]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[30] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.190     ; 0.358      ;
; -0.443 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[16]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[16] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.197     ; 0.353      ;
; -0.443 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[2]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[2]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.193     ; 0.356      ;
; -0.438 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[20]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[20] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.192     ; 0.347      ;
; -0.437 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[27]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[27] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.187     ; 0.350      ;
; -0.437 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[8]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[8]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.182     ; 0.350      ;
; -0.436 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[15]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[15] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.182     ; 0.351      ;
; -0.436 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[21]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[21] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.188     ; 0.357      ;
; -0.435 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[9]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[9]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.186     ; 0.347      ;
; -0.435 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[4]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[4]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.191     ; 0.348      ;
; -0.434 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[11]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[11] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.182     ; 0.348      ;
; -0.434 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[1]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[1]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.187     ; 0.353      ;
; -0.434 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[29]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[29] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.193     ; 0.348      ;
; -0.434 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[5]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[5]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.192     ; 0.351      ;
; -0.432 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[23]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[23] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.185     ; 0.356      ;
; -0.432 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[28]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[28] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.195     ; 0.348      ;
; -0.430 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[6]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[6]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.188     ; 0.351      ;
; -0.428 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[14]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[14] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.182     ; 0.354      ;
; -0.427 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[12]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[12] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.186     ; 0.349      ;
; -0.427 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[25]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[25] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.181     ; 0.356      ;
; -0.427 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[31]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[31] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.190     ; 0.348      ;
; -0.426 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[26]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[26] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.172     ; 0.352      ;
; -0.424 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[24]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[24] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.184     ; 0.350      ;
; -0.423 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[13]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[13] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.181     ; 0.351      ;
; -0.422 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[10]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[10] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.182     ; 0.348      ;
; -0.422 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[0]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[0]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.187     ; 0.347      ;
; -0.420 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[3]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[3]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.172     ; 0.354      ;
; -0.416 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[7] ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[7]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.245     ; 0.325      ;
; -0.416 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[19]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[19] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.154     ; 0.358      ;
; -0.415 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[7]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[7]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.172     ; 0.352      ;
; -0.412 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[18]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[18] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.155     ; 0.356      ;
; -0.407 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[22]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[22] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.156     ; 0.355      ;
; -0.400 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[17]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[17] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.154     ; 0.357      ;
; -0.398 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[4] ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[4]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.221     ; 0.325      ;
; -0.393 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[5] ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[5]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.222     ; 0.325      ;
; -0.392 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[2] ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[2]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.221     ; 0.325      ;
; -0.391 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[3] ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[3]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.220     ; 0.325      ;
; -0.384 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[6] ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[6]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; -0.219     ; 0.325      ;
+--------+---------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ACLK'                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                                                                            ; Launch Clock                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.590 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.664      ; 0.367      ;
; -1.589 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.663      ; 0.367      ;
; -1.475 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.DECODE       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.664      ; 0.482      ;
; -1.323 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|M_AXI_arvalid                                          ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.664      ; 0.634      ;
; -1.321 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|read_addr_sent                                         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.664      ; 0.636      ;
; -1.214 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_bready                                           ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.661      ; 0.740      ;
; -1.189 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|write_addr_sent                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.661      ; 0.765      ;
; -1.189 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_awvalid                                          ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.661      ; 0.765      ;
; -1.149 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.IDLE         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.664      ; 0.808      ;
; -1.090 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; -0.500       ; 1.664      ; 0.367      ;
; -1.089 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; -0.500       ; 1.663      ; 0.367      ;
; -1.051 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1    ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.854      ; 1.096      ;
; -0.975 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.DECODE       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; -0.500       ; 1.664      ; 0.482      ;
; -0.921 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wlast                                            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.660      ; 1.032      ;
; -0.915 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[17]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.662      ; 1.040      ;
; -0.915 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[18]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.662      ; 1.040      ;
; -0.915 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[4]                                         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.662      ; 1.040      ;
; -0.915 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[19]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.662      ; 1.040      ;
; -0.915 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[22]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.662      ; 1.040      ;
; -0.897 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_awaddr[7]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.664      ; 1.060      ;
; -0.897 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_awaddr[5]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.664      ; 1.060      ;
; -0.897 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_awaddr[6]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.664      ; 1.060      ;
; -0.897 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_awaddr[3]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.664      ; 1.060      ;
; -0.897 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_awaddr[2]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.664      ; 1.060      ;
; -0.897 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_awaddr[4]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.664      ; 1.060      ;
; -0.895 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[2]                      ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.665      ; 1.063      ;
; -0.895 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[3]                      ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.665      ; 1.063      ;
; -0.895 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[4]                      ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.665      ; 1.063      ;
; -0.895 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[5]                      ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.665      ; 1.063      ;
; -0.895 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[6]                      ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.665      ; 1.063      ;
; -0.895 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[7]                      ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.665      ; 1.063      ;
; -0.895 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[8]                      ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.665      ; 1.063      ;
; -0.895 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[9]                      ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.665      ; 1.063      ;
; -0.874 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[0]                                         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.660      ; 1.079      ;
; -0.864 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[24]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.657      ; 1.086      ;
; -0.864 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[9]                                         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.657      ; 1.086      ;
; -0.859 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.664      ; 1.098      ;
; -0.858 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.IDLE         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.664      ; 1.099      ;
; -0.852 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[11]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.653      ; 1.094      ;
; -0.852 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[8]                                         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.653      ; 1.094      ;
; -0.823 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|M_AXI_arvalid                                          ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; -0.500       ; 1.664      ; 0.634      ;
; -0.821 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|read_addr_sent                                         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; -0.500       ; 1.664      ; 0.636      ;
; -0.804 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|M_AXI_araddr[2]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.663      ; 1.152      ;
; -0.804 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|M_AXI_araddr[5]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.663      ; 1.152      ;
; -0.804 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|M_AXI_araddr[4]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.663      ; 1.152      ;
; -0.768 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[12]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.661      ; 1.186      ;
; -0.758 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[5]                                         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.656      ; 1.191      ;
; -0.758 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[20]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.656      ; 1.191      ;
; -0.739 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[14]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.652      ; 1.206      ;
; -0.739 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[15]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.652      ; 1.206      ;
; -0.739 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[13]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.652      ; 1.206      ;
; -0.737 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[10]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.660      ; 1.216      ;
; -0.737 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[25]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.660      ; 1.216      ;
; -0.731 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[30]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.659      ; 1.221      ;
; -0.731 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[6]                                         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.659      ; 1.221      ;
; -0.722 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[16]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.649      ; 1.220      ;
; -0.718 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[31]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.648      ; 1.223      ;
; -0.714 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_bready                                           ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; -0.500       ; 1.661      ; 0.740      ;
; -0.712 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|M_AXI_araddr[8]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.665      ; 1.246      ;
; -0.712 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|M_AXI_araddr[9]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.665      ; 1.246      ;
; -0.711 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[31]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.662      ; 1.244      ;
; -0.711 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[29]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.662      ; 1.244      ;
; -0.711 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[5]             ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.662      ; 1.244      ;
; -0.711 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[2]             ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.662      ; 1.244      ;
; -0.711 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[15]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.662      ; 1.244      ;
; -0.697 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[2]                                         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.643      ; 1.239      ;
; -0.691 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[18]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.662      ; 1.264      ;
; -0.691 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[10]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.662      ; 1.264      ;
; -0.691 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[21]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.662      ; 1.264      ;
; -0.691 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[13]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.662      ; 1.264      ;
; -0.691 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[4]             ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.662      ; 1.264      ;
; -0.691 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[22]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.662      ; 1.264      ;
; -0.691 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[20]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.662      ; 1.264      ;
; -0.691 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[12]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.662      ; 1.264      ;
; -0.691 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[23]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.662      ; 1.264      ;
; -0.689 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|write_addr_sent                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; -0.500       ; 1.661      ; 0.765      ;
; -0.689 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_awvalid                                          ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; -0.500       ; 1.661      ; 0.765      ;
; -0.683 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[29]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.636      ; 1.246      ;
; -0.683 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[28]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.636      ; 1.246      ;
; -0.677 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[11]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.657      ; 1.273      ;
; -0.677 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[28]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.657      ; 1.273      ;
; -0.663 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|M_AXI_araddr[3]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.664      ; 1.294      ;
; -0.663 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|M_AXI_araddr[6]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.664      ; 1.294      ;
; -0.663 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|M_AXI_araddr[7]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.664      ; 1.294      ;
; -0.649 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.IDLE         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; -0.500       ; 1.664      ; 0.808      ;
; -0.629 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[30]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.664      ; 1.328      ;
; -0.629 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[7]             ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.664      ; 1.328      ;
; -0.629 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[6]             ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.664      ; 1.328      ;
; -0.629 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[3]             ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.664      ; 1.328      ;
; -0.629 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[19]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.664      ; 1.328      ;
; -0.629 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[14]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK        ; 0.000        ; 1.664      ; 1.328      ;
; -0.591 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[27]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.635      ; 1.337      ;
; -0.591 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[1]                                         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.635      ; 1.337      ;
; -0.571 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[21]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.643      ; 1.365      ;
; -0.571 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[23]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.643      ; 1.365      ;
; -0.551 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1    ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; -0.500       ; 1.854      ; 1.096      ;
; -0.546 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[26]                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.642      ; 1.389      ;
; -0.546 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[7]                                         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.642      ; 1.389      ;
; -0.546 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[3]                                         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; 0.000        ; 1.642      ; 1.389      ;
; -0.421 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; CPU_ALU_Master:u_alu_master|M_AXI_wlast                                            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK        ; -0.500       ; 1.660      ; 1.032      ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR'                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                              ; Launch Clock ; Latch Clock                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------+--------------+------------+------------+
; 0.776 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[3]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.214      ; 0.490      ;
; 0.779 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[6]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.213      ; 0.492      ;
; 0.939 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr1[6]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.213      ; 0.652      ;
; 0.940 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[2]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.194      ; 0.634      ;
; 0.943 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[5]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.193      ; 0.636      ;
; 0.943 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr1[3]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.214      ; 0.657      ;
; 0.958 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr1[2]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.194      ; 0.652      ;
; 0.969 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr1[5]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.193      ; 0.662      ;
; 0.991 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr1[7]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.213      ; 0.704      ;
; 1.054 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[4]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.132      ; 0.686      ;
; 1.117 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.023      ; 0.640      ;
; 1.124 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr1[4]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.132      ; 0.756      ;
; 1.152 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[7]            ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.215      ; 0.867      ;
; 1.166 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[6]                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.212      ; 0.878      ;
; 1.169 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.003      ; 0.672      ;
; 1.179 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.002      ; 0.681      ;
; 1.190 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[3]                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.213      ; 0.903      ;
; 1.212 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[9]                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[9] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.135      ; 0.847      ;
; 1.219 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[8]                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[8] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.135      ; 0.854      ;
; 1.243 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.024      ; 0.767      ;
; 1.245 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.023      ; 0.768      ;
; 1.278 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.003      ; 0.781      ;
; 1.289 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.002      ; 0.791      ;
; 1.302 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[2]                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.192      ; 0.994      ;
; 1.306 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[9] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; -0.054     ; 0.752      ;
; 1.312 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[8] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; -0.054     ; 0.758      ;
; 1.315 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[5]                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.191      ; 1.006      ;
; 1.328 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[7]                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.212      ; 1.040      ;
; 1.347 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.023      ; 0.870      ;
; 1.349 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; -0.059     ; 0.790      ;
; 1.365 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[8] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; -0.054     ; 0.811      ;
; 1.368 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[9] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; -0.054     ; 0.814      ;
; 1.403 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.024      ; 0.927      ;
; 1.439 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; -0.059     ; 0.880      ;
; 1.454 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.023      ; 0.977      ;
; 1.462 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[4]                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.130      ; 1.092      ;
+-------+---------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT'                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                ; Launch Clock ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.011 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[17]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[17] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.154     ; 0.357      ;
; 1.011 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[18]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[18] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.155     ; 0.356      ;
; 1.011 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[22]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[22] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.156     ; 0.355      ;
; 1.012 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[19]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[19] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.154     ; 0.358      ;
; 1.024 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[26]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[26] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.172     ; 0.352      ;
; 1.024 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[7]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[7]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.172     ; 0.352      ;
; 1.026 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[3]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[3]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.172     ; 0.354      ;
; 1.030 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[11]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[11] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.182     ; 0.348      ;
; 1.030 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[10]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[10] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.182     ; 0.348      ;
; 1.032 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[13]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[13] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.181     ; 0.351      ;
; 1.032 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[8]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[8]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.182     ; 0.350      ;
; 1.033 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[15]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[15] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.182     ; 0.351      ;
; 1.033 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[9]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[9]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.186     ; 0.347      ;
; 1.034 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[24]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[24] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.184     ; 0.350      ;
; 1.034 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[0]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[0]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.187     ; 0.347      ;
; 1.035 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[12]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[12] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.186     ; 0.349      ;
; 1.036 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[14]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[14] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.182     ; 0.354      ;
; 1.037 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[25]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[25] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.181     ; 0.356      ;
; 1.037 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[27]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[27] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.187     ; 0.350      ;
; 1.038 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[31]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[31] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.190     ; 0.348      ;
; 1.039 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[6]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[6]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.188     ; 0.351      ;
; 1.039 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[4]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[4]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.191     ; 0.348      ;
; 1.039 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[20]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[20] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.192     ; 0.347      ;
; 1.040 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[1]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[1]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.187     ; 0.353      ;
; 1.041 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[29]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[29] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.193     ; 0.348      ;
; 1.041 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[23]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[23] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.185     ; 0.356      ;
; 1.043 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[5]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[5]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.192     ; 0.351      ;
; 1.043 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[28]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[28] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.195     ; 0.348      ;
; 1.044 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[6] ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[6]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.219     ; 0.325      ;
; 1.045 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[3] ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[3]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.220     ; 0.325      ;
; 1.045 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[21]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[21] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.188     ; 0.357      ;
; 1.046 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[4] ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[4]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.221     ; 0.325      ;
; 1.046 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[2] ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[2]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.221     ; 0.325      ;
; 1.047 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[5] ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[5]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.222     ; 0.325      ;
; 1.048 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[30]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[30] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.190     ; 0.358      ;
; 1.049 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[2]   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[2]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.193     ; 0.356      ;
; 1.050 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|result[16]  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[16] ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.197     ; 0.353      ;
; 1.070 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[7] ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[7]  ; ACLK         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; -0.245     ; 0.325      ;
+-------+---------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ACLK'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; ACLK  ; Rise       ; ACLK                                                                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|AW_HandShake_Checker:u_AR_HandShake_Checker|HandShake_Done ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|AW_HandShake_Checker:u_AR_HandShake_Checker|HandShake_Done ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Idle_slave                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Idle_slave                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave0                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave0                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave1                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave1                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave2                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave2                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave3                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave3                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Idle_slave_2                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Idle_slave_2                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave0_2                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave0_2                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave1_2                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave1_2                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave2_2                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave2_2                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave3_2                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave3_2                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.DECODE                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.DECODE                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.EXECUTE                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.EXECUTE                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.IDLE                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.IDLE                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[2]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[2]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[3]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[3]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[4]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[4]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[5]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[5]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[6]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[6]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[7]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[7]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[10]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[10]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[11]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[11]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[12]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[12]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[13]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[13]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[14]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[14]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[15]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[15]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[18]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[18]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[19]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[19]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[20]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[20]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[21]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[21]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[22]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[22]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[23]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[23]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[28]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[28]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[29]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[29]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[2]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[2]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[30]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[30]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[31]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[31]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[3]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[3]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[4]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[4]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[5]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[5]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[6]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[6]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[7]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[7]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|opcode[0]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|opcode[0]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|opcode[1]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|opcode[1]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|opcode[2]                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR'                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                             ; Clock Edge ; Target                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------+------------+----------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[4] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[4] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[5] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[5] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[6] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[6] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[7] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[8] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[8] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[9] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|read_addr[9] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|current_state.FETCH_INSTR|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|current_state.FETCH_INSTR|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|current_state~14clkctrl|inclk[0]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|current_state~14clkctrl|inclk[0]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|current_state~14clkctrl|outclk             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|current_state~14clkctrl|outclk             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|current_state~14|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|current_state~14|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|current_state~14|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|current_state~14|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|read_addr[2]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|read_addr[2]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|read_addr[3]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|read_addr[3]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|read_addr[4]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|read_addr[4]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|read_addr[5]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|read_addr[5]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|read_addr[6]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|read_addr[6]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|read_addr[7]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|read_addr[7]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|read_addr[8]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|read_addr[8]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|read_addr[9]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_alu_master|u_controller|read_addr[9]|datad                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------+------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT'                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                              ; Clock Edge ; Target                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[2]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[2]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[3]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[3]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[4]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[4]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[5]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[5]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[6]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[6]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[7]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_addr[7]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[10] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[10] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[11] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[11] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[12] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[12] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[13] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[13] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[14] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[14] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[15] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[15] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[16] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[16] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[17] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[17] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[18] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[18] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[19] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[19] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[1]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[1]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[20] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[20] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[21] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[21] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[22] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[22] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[23] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[23] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[24] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[24] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[25] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[25] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[26] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[26] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[27] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[27] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[28] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[28] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[29] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[29] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[2]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[2]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[30] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[30] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[31] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[31] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[3]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[3]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[4]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[4]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[5]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[5]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[6]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[6]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[7]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[7]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[8]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[8]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[9]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|write_data[9]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|current_state.STORE_RESULT|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|current_state.STORE_RESULT|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|current_state.STORE_RESULT~clkctrl|inclk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|current_state.STORE_RESULT~clkctrl|inclk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|current_state.STORE_RESULT~clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|current_state.STORE_RESULT~clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_addr[2]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_addr[2]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_addr[3]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_addr[3]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_addr[4]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_addr[4]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_addr[5]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_addr[5]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_addr[6]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_addr[6]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_addr[7]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_addr[7]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_data[0]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_data[0]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_data[10]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_data[10]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_data[11]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_alu_master|u_controller|write_data[11]|datac                         ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ARESETN          ; ACLK       ; 4.443 ; 4.443 ; Rise       ; ACLK            ;
; alu_master_start ; ACLK       ; 2.921 ; 2.921 ; Rise       ; ACLK            ;
+------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ARESETN          ; ACLK       ; 0.327  ; 0.327  ; Rise       ; ACLK            ;
; alu_master_start ; ACLK       ; -2.035 ; -2.035 ; Rise       ; ACLK            ;
+------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                     ;
+--------------------+------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------+
; Data Port          ; Clock Port                                                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                    ;
+--------------------+------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------+
; alu_master_busy    ; ACLK                                                                               ; 3.867 ; 3.867 ; Rise       ; ACLK                                                                               ;
; alu_master_done    ; ACLK                                                                               ; 4.315 ; 4.315 ; Rise       ; ACLK                                                                               ;
; alu_mem_ready      ; ACLK                                                                               ; 3.995 ; 3.995 ; Rise       ; ACLK                                                                               ;
; data_mem_ready     ; ACLK                                                                               ; 3.773 ; 3.773 ; Rise       ; ACLK                                                                               ;
; inst_mem_ready     ; ACLK                                                                               ; 3.769 ; 3.769 ; Rise       ; ACLK                                                                               ;
; reserved_mem_ready ; ACLK                                                                               ; 3.656 ; 3.656 ; Rise       ; ACLK                                                                               ;
; alu_master_done    ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 2.153 ;       ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ;
; alu_master_done    ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ;       ; 2.153 ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ;
+--------------------+------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                             ;
+--------------------+------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------+
; Data Port          ; Clock Port                                                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                    ;
+--------------------+------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------+
; alu_master_busy    ; ACLK                                                                               ; 3.867 ; 3.867 ; Rise       ; ACLK                                                                               ;
; alu_master_done    ; ACLK                                                                               ; 4.249 ; 4.249 ; Rise       ; ACLK                                                                               ;
; alu_mem_ready      ; ACLK                                                                               ; 3.856 ; 3.856 ; Rise       ; ACLK                                                                               ;
; data_mem_ready     ; ACLK                                                                               ; 3.773 ; 3.773 ; Rise       ; ACLK                                                                               ;
; inst_mem_ready     ; ACLK                                                                               ; 3.769 ; 3.769 ; Rise       ; ACLK                                                                               ;
; reserved_mem_ready ; ACLK                                                                               ; 3.656 ; 3.656 ; Rise       ; ACLK                                                                               ;
; alu_master_done    ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 2.153 ;       ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ;
; alu_master_done    ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ;       ; 2.153 ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ;
+--------------------+------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                   ;
+-------------------------------------------------------------------------------------+------------+---------+----------+---------+---------------------+
; Clock                                                                               ; Setup      ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------------------+------------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                    ; -7.920     ; -2.547  ; N/A      ; N/A     ; -1.380              ;
;  ACLK                                                                               ; -7.920     ; -2.547  ; N/A      ; N/A     ; -1.380              ;
;  CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; -2.575     ; 0.625   ; N/A      ; N/A     ; 0.500               ;
;  CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -1.224     ; 1.011   ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                                                                     ; -45510.397 ; -79.9   ; 0.0      ; 0.0     ; -8628.38            ;
;  ACLK                                                                               ; -45447.477 ; -79.900 ; N/A      ; N/A     ; -8628.380           ;
;  CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; -18.813    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; -44.107    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------------------------------------+------------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ARESETN          ; ACLK       ; 9.500 ; 9.500 ; Rise       ; ACLK            ;
; alu_master_start ; ACLK       ; 5.890 ; 5.890 ; Rise       ; ACLK            ;
+------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ARESETN          ; ACLK       ; 0.327  ; 0.327  ; Rise       ; ACLK            ;
; alu_master_start ; ACLK       ; -2.035 ; -2.035 ; Rise       ; ACLK            ;
+------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                     ;
+--------------------+------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------+
; Data Port          ; Clock Port                                                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                    ;
+--------------------+------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------+
; alu_master_busy    ; ACLK                                                                               ; 6.993 ; 6.993 ; Rise       ; ACLK                                                                               ;
; alu_master_done    ; ACLK                                                                               ; 7.944 ; 7.944 ; Rise       ; ACLK                                                                               ;
; alu_mem_ready      ; ACLK                                                                               ; 7.267 ; 7.267 ; Rise       ; ACLK                                                                               ;
; data_mem_ready     ; ACLK                                                                               ; 6.625 ; 6.625 ; Rise       ; ACLK                                                                               ;
; inst_mem_ready     ; ACLK                                                                               ; 6.625 ; 6.625 ; Rise       ; ACLK                                                                               ;
; reserved_mem_ready ; ACLK                                                                               ; 6.386 ; 6.386 ; Rise       ; ACLK                                                                               ;
; alu_master_done    ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 4.258 ;       ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ;
; alu_master_done    ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ;       ; 4.258 ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ;
+--------------------+------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                             ;
+--------------------+------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------+
; Data Port          ; Clock Port                                                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                    ;
+--------------------+------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------+
; alu_master_busy    ; ACLK                                                                               ; 3.867 ; 3.867 ; Rise       ; ACLK                                                                               ;
; alu_master_done    ; ACLK                                                                               ; 4.249 ; 4.249 ; Rise       ; ACLK                                                                               ;
; alu_mem_ready      ; ACLK                                                                               ; 3.856 ; 3.856 ; Rise       ; ACLK                                                                               ;
; data_mem_ready     ; ACLK                                                                               ; 3.773 ; 3.773 ; Rise       ; ACLK                                                                               ;
; inst_mem_ready     ; ACLK                                                                               ; 3.769 ; 3.769 ; Rise       ; ACLK                                                                               ;
; reserved_mem_ready ; ACLK                                                                               ; 3.656 ; 3.656 ; Rise       ; ACLK                                                                               ;
; alu_master_done    ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 2.153 ;       ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ;
; alu_master_done    ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ;       ; 2.153 ; Fall       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ;
+--------------------+------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                         ; To Clock                                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------+----------+----------+----------+
; ACLK                                                                               ; ACLK                                                                               ; 123550   ; 0        ; 0        ; 0        ;
; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK                                                                               ; 36       ; 44       ; 0        ; 0        ;
; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK                                                                               ; 58       ; 96       ; 0        ; 0        ;
; ACLK                                                                               ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; 0        ; 0        ; 42       ; 0        ;
; ACLK                                                                               ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0        ; 0        ; 38       ; 0        ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                         ; To Clock                                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------+----------+----------+----------+
; ACLK                                                                               ; ACLK                                                                               ; 123550   ; 0        ; 0        ; 0        ;
; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; ACLK                                                                               ; 36       ; 44       ; 0        ; 0        ;
; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; ACLK                                                                               ; 58       ; 96       ; 0        ; 0        ;
; ACLK                                                                               ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR  ; 0        ; 0        ; 42       ; 0        ;
; ACLK                                                                               ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0        ; 0        ; 38       ; 0        ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 8630  ; 8630 ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Nov 16 21:41:17 2025
Info: Command: quartus_sta AXI_PROJECT -c AXI_PROJECT
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 46 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'AXI_PROJECT.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ACLK ACLK
    Info (332105): create_clock -period 1.000 -name CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR
    Info (332105): create_clock -period 1.000 -name CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.920
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.920    -45447.477 ACLK 
    Info (332119):    -2.575       -18.813 CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR 
    Info (332119):    -1.224       -44.107 CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT 
Info (332146): Worst-case hold slack is -2.547
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.547       -79.900 ACLK 
    Info (332119):     0.625         0.000 CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR 
    Info (332119):     1.187         0.000 CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380     -8628.380 ACLK 
    Info (332119):     0.500         0.000 CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR 
    Info (332119):     0.500         0.000 CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.209
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.209    -17372.166 ACLK 
    Info (332119):    -0.912        -6.397 CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR 
    Info (332119):    -0.448       -16.088 CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT 
Info (332146): Worst-case hold slack is -1.590
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.590       -71.063 ACLK 
    Info (332119):     0.776         0.000 CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR 
    Info (332119):     1.011         0.000 CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380     -8628.380 ACLK 
    Info (332119):     0.500         0.000 CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR 
    Info (332119):     0.500         0.000 CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4775 megabytes
    Info: Processing ended: Sun Nov 16 21:41:20 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


