-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Thu Sep 16 11:33:49 EDT 2021                        

Solution Settings: inPlaceNTT_DIT_precomp.v3
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/main.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
    $PROJECT_HOME/src/utils.cpp
  
  Processes/Blocks in Design
    Process                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIT_precomp/core                      78  112877     112883            0  0        ? 
    Design Total:                                     78  112877     112883            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                       Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ---------------------------------------------------- ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                 
    BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1)       0.000     0.000      0.000            0.000 2.400          2           0 
    [Lib: ccs_ioport]                                                                                                                  
    ccs_in(10,32)                                             0.000     0.000      0.000            0.000 0.000          1           0 
    ccs_in(9,32)                                              0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_sync_in_wait(7)                                       0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_sync_out_wait(13)                                     0.000     0.000      0.000            0.000 0.000          1           1 
    [Lib: cluster]                                                                                                                     
    modulo_add_9e6b06881060c48119593246171fb95f6028()        97.000     0.000      0.000            0.000 0.320          1           1 
    modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e()        64.000     0.000      0.000            0.000 0.320          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                   
    mgc_add(10,0,10,0,10)                                    10.000     0.000     10.000            9.000 1.035          3           3 
    mgc_add(11,0,10,0,11)                                    11.000     0.000     11.000           10.000 1.050          1           1 
    mgc_add(11,0,11,0,11)                                    11.000     0.000     11.000           10.000 1.050          1           0 
    mgc_add(22,0,1,1,23)                                     22.000     0.000     22.000           21.000 1.215          1           0 
    mgc_add(22,0,11,1,23)                                    22.000     0.000     22.000           21.000 1.215          0           1 
    mgc_add(32,0,32,0,32)                                    32.000     0.000     32.000           31.000 1.365          5           5 
    mgc_add(33,0,32,0,33)                                    33.000     0.000     33.000           32.000 1.380          1           1 
    mgc_add(4,0,2,1,4)                                        4.000     0.000      4.000            3.000 0.945          1           0 
    mgc_add(4,0,4,0,4)                                        4.000     0.000      4.000            3.000 0.945          1           1 
    mgc_add(5,0,5,0,5)                                        5.000     0.000      5.000            4.000 0.960          1           1 
    mgc_add(9,0,2,1,10)                                       9.000     0.000      9.000            8.000 1.020          1           0 
    mgc_add(9,0,9,0,9)                                        9.000     0.000      9.000            8.000 1.020          1           0 
    mgc_and(1,2)                                              1.000     0.000      1.000            0.000 0.550          0          45 
    mgc_and(1,3)                                              1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_and(2,2)                                              2.000     0.000      2.000            0.000 0.550          0           1 
    mgc_and(32,2)                                            32.000     0.000     32.000            0.000 0.550          0           1 
    mgc_and(9,2)                                              9.000     0.000      9.000            0.000 0.550          0           2 
    mgc_mul(10,0,10,0,10)                                   608.000     1.000      0.000            0.000 3.713          1           2 
    mgc_mul(32,0,32,0,64)                                  2480.000     4.000     48.000            0.000 6.096          1           1 
    mgc_mux(1,1,2)                                            1.000     0.000      1.000            0.000 0.080          0           3 
    mgc_mux(10,1,2)                                          10.000     0.000     10.000            0.000 0.080          0           2 
    mgc_mux(11,1,2)                                          11.000     0.000     11.000            0.000 0.080          0           1 
    mgc_mux(22,1,2)                                          22.000     0.000     22.000            0.000 0.080          0           1 
    mgc_mux(32,1,2)                                          32.000     0.000     32.000            0.000 0.080          1          11 
    mgc_mux(4,1,2)                                            4.000     0.000      4.000            0.000 0.080          0           3 
    mgc_mux(9,1,2)                                            9.000     0.000      9.000            0.000 0.080          0           2 
    mgc_mux1hot(1,4)                                          1.830     0.000      1.830            0.000 1.500          0           1 
    mgc_mux1hot(10,3)                                        14.463     0.000     14.463            0.000 0.550          0           1 
    mgc_mux1hot(32,3)                                        46.282     0.000     46.282            0.000 0.550          0           4 
    mgc_mux1hot(9,3)                                         13.017     0.000     13.017            0.000 0.550          0           1 
    mgc_mux1hot(9,5)                                         19.929     0.000     19.929            0.000 1.500          0           1 
    mgc_nand(10,2)                                           10.000     0.000     10.000            0.000 0.550          0           1 
    mgc_nor(1,10)                                             2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_nor(1,2)                                              1.000     0.000      1.000            0.000 0.550          0          13 
    mgc_nor(1,5)                                              1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_not(1)                                                0.000     0.000      0.000            0.000 0.000          0          30 
    mgc_not(10)                                               0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(32)                                               0.000     0.000      0.000            0.000 0.000          0           6 
    mgc_not(4)                                                0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_or(1,2)                                               1.000     0.000      1.000            0.000 0.550          0          21 
    mgc_or(1,3)                                               1.000     0.000      1.000            0.000 0.550          0           4 
    mgc_or(1,4)                                               1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_or(1,6)                                               1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_or(1,9)                                               2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(1,0,0,1,1,0,0)                                0.000     0.000      0.000            0.000 0.320          0           7 
    mgc_reg_pos(1,0,0,1,1,1,1)                                0.000     0.000      0.000            0.000 0.320          0           8 
    mgc_reg_pos(10,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(11,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(11,0,0,1,1,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(32,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0          15 
    mgc_reg_pos(4,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(9,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_shift_l(1,0,4,10)                                     8.738     0.000      8.738            0.000 0.550          1           0 
    mgc_shift_l(1,0,4,11)                                     9.595     0.000      9.595            0.000 0.550          1           1 
    mgc_shift_l(1,0,4,9)                                      7.870     0.000      7.870            0.000 0.550          0           1 
    [Lib: mgc_ioport]                                                                                                                  
    mgc_io_sync(0)                                            0.000     0.000      0.000            0.000 0.000          5           5 
                                                                                                                                       
    TOTAL AREA (After Assignment):                         4966.835     6.000   1158.000          252.000                              
    
  Area Scores
                      Post-Scheduling    Post-DP & FSM Post-Assignment 
    ----------------- --------------- ---------------- ---------------
    Total Area Score:   3597.3          14353.4          4973.8        
    Total Reg:             0.0              0.0             0.0        
                                                                       
    DataPath:           3597.3 (100%)   14346.4 (100%)   4966.8 (100%) 
      MUX:                32.0   (1%)     642.5   (4%)    672.4  (14%) 
      FUNC:             3565.3  (99%)   13558.9  (95%)   4139.5  (83%) 
      LOGIC:               0.0            145.0   (1%)    155.0   (3%) 
      BUFFER:              0.0              0.0             0.0        
      MEM:                 0.0              0.0             0.0        
      ROM:                 0.0              0.0             0.0        
      REG:                 0.0              0.0             0.0        
                                                                       
    
    FSM:                   0.0              7.0   (0%)      7.0   (0%) 
      FSM-REG:             0.0              0.0             0.0        
      FSM-COMB:            0.0              7.0 (100%)      7.0 (100%) 
                                                                       
    
  Register-to-Variable Mappings
    Register                                                                         Size(bits) Gated Register CG Opt Done Variables                                                                        
    -------------------------------------------------------------------------------- ---------- -------------- ----------- --------------------------------------------------------------------------------
    COMP_LOOP-1:mult:z:mul.itm                                                               32         Y           Y      COMP_LOOP-1:mult:z:mul.itm                                                       
                                                                                                                           COMP_LOOP-2:mult:z:mul.itm                                                       
                                                                                                                           VEC_LOOP:modulo_sub(return)#1.sva                                                
                                                                                                                           VEC_LOOP:modulo_sub(return).sva                                                  
                                                                                                                           mult:x#1.sva                                                                     
                                                                                                                           mult:x.sva                                                                       
    COMP_LOOP-1:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm         32         Y           Y      COMP_LOOP-1:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm 
    COMP_LOOP-2:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm         32         Y           Y      COMP_LOOP-2:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm 
    COMP_LOOP:twiddle_f#1.sva                                                                32         Y           Y      COMP_LOOP:twiddle_f#1.sva                                                        
                                                                                                                           COMP_LOOP:twiddle_f.sva                                                          
    COMP_LOOP:twiddle_help#1.sva                                                             32         Y           Y      COMP_LOOP:twiddle_help#1.sva                                                     
                                                                                                                           COMP_LOOP:twiddle_help.sva                                                       
    VEC_LOOP:j#1.sva                                                                         32         Y           Y      VEC_LOOP:j#1.sva                                                                 
    VEC_LOOP:j#1.sva#1                                                                       32         Y           Y      VEC_LOOP:j#1.sva#1                                                               
    factor1#1.sva                                                                            32         Y           Y      factor1#1.sva                                                                    
                                                                                                                           factor1.sva                                                                      
    mult:res#1.sva                                                                           32         Y                  mult:res#1.sva                                                                   
    mult:res.sva                                                                             32         Y                  mult:res.sva                                                                     
    p.sva                                                                                    32         Y           Y      p.sva                                                                            
    twiddle:rsci.qa_d.bfwt(31:0)                                                             32         Y           Y      twiddle:rsci.qa_d.bfwt(31:0)                                                     
    twiddle_h:rsci.qa_d.bfwt(31:0)                                                           32         Y           Y      twiddle_h:rsci.qa_d.bfwt(31:0)                                                   
    vec:rsci.qa_d.bfwt(31:0)                                                                 32         Y           Y      vec:rsci.qa_d.bfwt(31:0)                                                         
    vec:rsci.qa_d.bfwt(63:32)                                                                32         Y           Y      vec:rsci.qa_d.bfwt(63:32)                                                        
    STAGE_LOOP:lshift.psp.sva                                                                11         Y           Y      STAGE_LOOP:lshift.psp.sva                                                        
    VEC_LOOP:j(10:0).sva#1                                                                   11         Y           Y      VEC_LOOP:j(10:0).sva#1                                                           
    COMP_LOOP:twiddle_f:mul.cse.sva                                                          10         Y           Y      COMP_LOOP:twiddle_f:mul.cse.sva                                                  
    VEC_LOOP:acc#10.cse#1.sva                                                                10         Y           Y      VEC_LOOP:acc#10.cse#1.sva                                                        
                                                                                                                           VEC_LOOP:acc#10.cse.sva                                                          
    COMP_LOOP:k(10:1).sva(8:0)                                                                9         Y           Y      COMP_LOOP:k(10:1).sva(8:0)                                                       
    VEC_LOOP:acc#1.cse.sva(8:0)                                                               9         Y           Y      VEC_LOOP:acc#1.cse.sva                                                           
                                                                                                                           VEC_LOOP:j(10:0).sva(9:0)                                                        
                                                                                                                           VEC_LOOP:acc.psp.sva                                                             
    STAGE_LOOP:i(3:0).sva                                                                     4         Y           Y      STAGE_LOOP:i(3:0).sva                                                            
    COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(22).itm                                            1         Y           Y      COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(22).itm                                   
                                                                                                                           run_ac_sync_tmp_dobj.sva                                                         
    VEC_LOOP:acc#1.cse.sva(9)                                                                 1         Y           Y      VEC_LOOP:acc#1.cse.sva                                                           
                                                                                                                           VEC_LOOP:j(10:0).sva(9:0)                                                        
                                                                                                                           VEC_LOOP:acc.psp.sva                                                             
    complete:rsci.bcwt                                                                        1                            complete:rsci.bcwt                                                               
    core.wten.reg                                                                             1                            core.wten.reg                                                                    
    reg(complete:rsci.oswt).cse                                                               1         Y                  reg(complete:rsci.oswt).cse                                                      
    reg(ensig.cgo).cse                                                                        1         Y                  reg(ensig.cgo).cse                                                               
    reg(run:rsci.oswt).cse                                                                    1         Y                  reg(run:rsci.oswt).cse                                                           
    reg(twiddle:rsci.oswt).cse                                                                1         Y                  reg(twiddle:rsci.oswt).cse                                                       
    reg(vec:rsc.triosy:obj.iswt0).cse                                                         1         Y                  reg(vec:rsc.triosy:obj.iswt0).cse                                                
    reg(vec:rsci.oswt#1).cse                                                                  1         Y                  reg(vec:rsci.oswt#1).cse                                                         
    reg(vec:rsci.oswt).cse                                                                    1         Y                  reg(vec:rsci.oswt).cse                                                           
    run:rsci.bcwt                                                                             1                            run:rsci.bcwt                                                                    
    run:rsci.ivld.bfwt                                                                        1         Y           Y      run:rsci.ivld.bfwt                                                               
    twiddle:rsci.bcwt                                                                         1                            twiddle:rsci.bcwt                                                                
    twiddle_h:rsci.bcwt                                                                       1                            twiddle_h:rsci.bcwt                                                              
    vec:rsci.bcwt                                                                             1                            vec:rsci.bcwt                                                                    
    vec:rsci.bcwt#1                                                                           1                            vec:rsci.bcwt#1                                                                  
                                                                                                                                                                                                            
    Total:                                                                                  561            554         483 (Total Gating Ratio: 0.99, CG Opt Gating Ratio: 0.86)                            
    
  Timing Report
    Critical Path
      Max Delay:  9.110658
      Slack:      0.8893419999999992
      
      Path                                                                    Startpoint                                                            Endpoint                                    Delay  Slack  
      ----------------------------------------------------------------------- --------------------------------------------------------------------- ------------------------------------------- ------ ------
      1                                                                       inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core/reg(mult:res#1) 9.1107 0.8893 
                                                                                                                                                                                                              
        Instance                                                              Component                                                                                                         Delta  Delay  
        --------                                                              ---------                                                                                                         -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core_core:fsm                                                                              0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#1                                                                                                                                        0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#1.itm                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#118                                    mgc_or_1_2                                                                                                        0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult:z:mul.itm:mx0c1                                                                                                                            0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/mult:z:or#3                               mgc_or_1_2                                                                                                        0.5500 1.1000 
        inPlaceNTT_DIT_precomp:core/mult:z:or#3.itm                                                                                                                                             0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h                              mgc_mux1hot_32_3                                                                                                  0.5500 1.6500 
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h.itm                                                                                                                                            0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult:t:mul#1:rg               mgc_mul_32_0_32_0_64                                                                                              6.0957 7.7457 
        inPlaceNTT_DIT_precomp:core/z.out#4                                                                                                                                                     0.0000 7.7457 
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#4)(31-0)#1                                                                                                                                 0.0000 7.7457 
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#4)(31-0)#1.itm                                                                                                                             0.0000 7.7457 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult:z_:not                   mgc_not_32                                                                                                        0.0000 7.7457 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult:z_:not.itm                                                                                                                                 0.0000 7.7457 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult:res:acc                  mgc_addc_32_0_32_0_32                                                                                             1.3650 9.1107 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult:res:acc.itm                                                                                                                                0.0000 9.1107 
        inPlaceNTT_DIT_precomp:core/reg(mult:res#1)                           mgc_reg_pos_32_0_0_0_0_1_1                                                                                        0.0000 9.1107 
                                                                                                                                                                                                              
      2                                                                       inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core/reg(mult:res)   9.1107 0.8893 
                                                                                                                                                                                                              
        Instance                                                              Component                                                                                                         Delta  Delay  
        --------                                                              ---------                                                                                                         -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core_core:fsm                                                                              0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#1                                                                                                                                        0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#1.itm                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#118                                    mgc_or_1_2                                                                                                        0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult:z:mul.itm:mx0c1                                                                                                                            0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/mult:z:or#3                               mgc_or_1_2                                                                                                        0.5500 1.1000 
        inPlaceNTT_DIT_precomp:core/mult:z:or#3.itm                                                                                                                                             0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h                              mgc_mux1hot_32_3                                                                                                  0.5500 1.6500 
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h.itm                                                                                                                                            0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult:t:mul#1:rg               mgc_mul_32_0_32_0_64                                                                                              6.0957 7.7457 
        inPlaceNTT_DIT_precomp:core/z.out#4                                                                                                                                                     0.0000 7.7457 
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#4)(31-0)#2                                                                                                                                 0.0000 7.7457 
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#4)(31-0)#2.itm                                                                                                                             0.0000 7.7457 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:z_:not                   mgc_not_32                                                                                                        0.0000 7.7457 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:z_:not.itm                                                                                                                                 0.0000 7.7457 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:res:acc                  mgc_addc_32_0_32_0_32                                                                                             1.3650 9.1107 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:res:acc.itm                                                                                                                                0.0000 9.1107 
        inPlaceNTT_DIT_precomp:core/reg(mult:res)                             mgc_reg_pos_32_0_0_0_0_1_1                                                                                        0.0000 9.1107 
                                                                                                                                                                                                              
      3                                                                       inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core/reg(mult:res)   9.1107 0.8893 
                                                                                                                                                                                                              
        Instance                                                              Component                                                                                                         Delta  Delay  
        --------                                                              ---------                                                                                                         -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core_core:fsm                                                                              0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(17)                                                                                                                                         0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(17).itm                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#118                                    mgc_or_1_2                                                                                                        0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult:z:mul.itm:mx0c1                                                                                                                            0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/mult:z:or#3                               mgc_or_1_2                                                                                                        0.5500 1.1000 
        inPlaceNTT_DIT_precomp:core/mult:z:or#3.itm                                                                                                                                             0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h                              mgc_mux1hot_32_3                                                                                                  0.5500 1.6500 
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h.itm                                                                                                                                            0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult:t:mul#1:rg               mgc_mul_32_0_32_0_64                                                                                              6.0957 7.7457 
        inPlaceNTT_DIT_precomp:core/z.out#4                                                                                                                                                     0.0000 7.7457 
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#4)(31-0)#2                                                                                                                                 0.0000 7.7457 
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#4)(31-0)#2.itm                                                                                                                             0.0000 7.7457 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:z_:not                   mgc_not_32                                                                                                        0.0000 7.7457 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:z_:not.itm                                                                                                                                 0.0000 7.7457 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:res:acc                  mgc_addc_32_0_32_0_32                                                                                             1.3650 9.1107 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:res:acc.itm                                                                                                                                0.0000 9.1107 
        inPlaceNTT_DIT_precomp:core/reg(mult:res)                             mgc_reg_pos_32_0_0_0_0_1_1                                                                                        0.0000 9.1107 
                                                                                                                                                                                                              
      4                                                                       inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core/reg(mult:res)   9.1107 0.8893 
                                                                                                                                                                                                              
        Instance                                                              Component                                                                                                         Delta  Delay  
        --------                                                              ---------                                                                                                         -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core_core:fsm                                                                              0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(16)#2                                                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(16)#2.itm                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#133                                    mgc_or_1_2                                                                                                        0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/or.tmp#82                                                                                                                                                   0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/mult:z:or#3                               mgc_or_1_2                                                                                                        0.5500 1.1000 
        inPlaceNTT_DIT_precomp:core/mult:z:or#3.itm                                                                                                                                             0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h                              mgc_mux1hot_32_3                                                                                                  0.5500 1.6500 
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h.itm                                                                                                                                            0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult:t:mul#1:rg               mgc_mul_32_0_32_0_64                                                                                              6.0957 7.7457 
        inPlaceNTT_DIT_precomp:core/z.out#4                                                                                                                                                     0.0000 7.7457 
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#4)(31-0)#2                                                                                                                                 0.0000 7.7457 
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#4)(31-0)#2.itm                                                                                                                             0.0000 7.7457 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:z_:not                   mgc_not_32                                                                                                        0.0000 7.7457 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:z_:not.itm                                                                                                                                 0.0000 7.7457 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:res:acc                  mgc_addc_32_0_32_0_32                                                                                             1.3650 9.1107 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:res:acc.itm                                                                                                                                0.0000 9.1107 
        inPlaceNTT_DIT_precomp:core/reg(mult:res)                             mgc_reg_pos_32_0_0_0_0_1_1                                                                                        0.0000 9.1107 
                                                                                                                                                                                                              
      5                                                                       inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core/reg(mult:res)   9.1107 0.8893 
                                                                                                                                                                                                              
        Instance                                                              Component                                                                                                         Delta  Delay  
        --------                                                              ---------                                                                                                         -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core_core:fsm                                                                              0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#6                                                                                                                                        0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#6.itm                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#133                                    mgc_or_1_2                                                                                                        0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/or.tmp#82                                                                                                                                                   0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/mult:z:or#3                               mgc_or_1_2                                                                                                        0.5500 1.1000 
        inPlaceNTT_DIT_precomp:core/mult:z:or#3.itm                                                                                                                                             0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h                              mgc_mux1hot_32_3                                                                                                  0.5500 1.6500 
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h.itm                                                                                                                                            0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult:t:mul#1:rg               mgc_mul_32_0_32_0_64                                                                                              6.0957 7.7457 
        inPlaceNTT_DIT_precomp:core/z.out#4                                                                                                                                                     0.0000 7.7457 
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#4)(31-0)#2                                                                                                                                 0.0000 7.7457 
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#4)(31-0)#2.itm                                                                                                                             0.0000 7.7457 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:z_:not                   mgc_not_32                                                                                                        0.0000 7.7457 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:z_:not.itm                                                                                                                                 0.0000 7.7457 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:res:acc                  mgc_addc_32_0_32_0_32                                                                                             1.3650 9.1107 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:res:acc.itm                                                                                                                                0.0000 9.1107 
        inPlaceNTT_DIT_precomp:core/reg(mult:res)                             mgc_reg_pos_32_0_0_0_0_1_1                                                                                        0.0000 9.1107 
                                                                                                                                                                                                              
      6                                                                       inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core/reg(mult:res)   8.5607 1.4393 
                                                                                                                                                                                                              
        Instance                                                              Component                                                                                                         Delta  Delay  
        --------                                                              ---------                                                                                                         -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core_core:fsm                                                                              0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#1                                                                                                                                        0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#1.itm                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#118                                    mgc_or_1_2                                                                                                        0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult:z:mul.itm:mx0c1                                                                                                                            0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h#1                            mgc_mux1hot_32_3                                                                                                  0.5500 1.1000 
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h#1.itm                                                                                                                                          0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult:t:mul#1:rg               mgc_mul_32_0_32_0_64                                                                                              6.0957 7.1957 
        inPlaceNTT_DIT_precomp:core/z.out#4                                                                                                                                                     0.0000 7.1957 
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#4)(31-0)#2                                                                                                                                 0.0000 7.1957 
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#4)(31-0)#2.itm                                                                                                                             0.0000 7.1957 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:z_:not                   mgc_not_32                                                                                                        0.0000 7.1957 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:z_:not.itm                                                                                                                                 0.0000 7.1957 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:res:acc                  mgc_addc_32_0_32_0_32                                                                                             1.3650 8.5607 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:res:acc.itm                                                                                                                                0.0000 8.5607 
        inPlaceNTT_DIT_precomp:core/reg(mult:res)                             mgc_reg_pos_32_0_0_0_0_1_1                                                                                        0.0000 8.5607 
                                                                                                                                                                                                              
      7                                                                       inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core/reg(mult:res)   8.5607 1.4393 
                                                                                                                                                                                                              
        Instance                                                              Component                                                                                                         Delta  Delay  
        --------                                                              ---------                                                                                                         -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core_core:fsm                                                                              0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(8)#4                                                                                                                                        0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(8)#4.itm                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/mult:z:or#2                               mgc_or_1_2                                                                                                        0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/mult:z:or#2.itm                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h#1                            mgc_mux1hot_32_3                                                                                                  0.5500 1.1000 
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h#1.itm                                                                                                                                          0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult:t:mul#1:rg               mgc_mul_32_0_32_0_64                                                                                              6.0957 7.1957 
        inPlaceNTT_DIT_precomp:core/z.out#4                                                                                                                                                     0.0000 7.1957 
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#4)(31-0)#2                                                                                                                                 0.0000 7.1957 
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#4)(31-0)#2.itm                                                                                                                             0.0000 7.1957 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:z_:not                   mgc_not_32                                                                                                        0.0000 7.1957 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:z_:not.itm                                                                                                                                 0.0000 7.1957 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:res:acc                  mgc_addc_32_0_32_0_32                                                                                             1.3650 8.5607 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:res:acc.itm                                                                                                                                0.0000 8.5607 
        inPlaceNTT_DIT_precomp:core/reg(mult:res)                             mgc_reg_pos_32_0_0_0_0_1_1                                                                                        0.0000 8.5607 
                                                                                                                                                                                                              
      8                                                                       inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core/reg(mult:res)   8.5607 1.4393 
                                                                                                                                                                                                              
        Instance                                                              Component                                                                                                         Delta  Delay  
        --------                                                              ---------                                                                                                         -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core_core:fsm                                                                              0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(16)#2                                                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(16)#2.itm                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#133                                    mgc_or_1_2                                                                                                        0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/or.tmp#82                                                                                                                                                   0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h#1                            mgc_mux1hot_32_3                                                                                                  0.5500 1.1000 
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h#1.itm                                                                                                                                          0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult:t:mul#1:rg               mgc_mul_32_0_32_0_64                                                                                              6.0957 7.1957 
        inPlaceNTT_DIT_precomp:core/z.out#4                                                                                                                                                     0.0000 7.1957 
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#4)(31-0)#2                                                                                                                                 0.0000 7.1957 
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#4)(31-0)#2.itm                                                                                                                             0.0000 7.1957 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:z_:not                   mgc_not_32                                                                                                        0.0000 7.1957 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:z_:not.itm                                                                                                                                 0.0000 7.1957 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:res:acc                  mgc_addc_32_0_32_0_32                                                                                             1.3650 8.5607 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:res:acc.itm                                                                                                                                0.0000 8.5607 
        inPlaceNTT_DIT_precomp:core/reg(mult:res)                             mgc_reg_pos_32_0_0_0_0_1_1                                                                                        0.0000 8.5607 
                                                                                                                                                                                                              
      9                                                                       inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core/reg(mult:res)   8.5607 1.4393 
                                                                                                                                                                                                              
        Instance                                                              Component                                                                                                         Delta  Delay  
        --------                                                              ---------                                                                                                         -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core_core:fsm                                                                              0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(17)                                                                                                                                         0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(17).itm                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#118                                    mgc_or_1_2                                                                                                        0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult:z:mul.itm:mx0c1                                                                                                                            0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h#1                            mgc_mux1hot_32_3                                                                                                  0.5500 1.1000 
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h#1.itm                                                                                                                                          0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult:t:mul#1:rg               mgc_mul_32_0_32_0_64                                                                                              6.0957 7.1957 
        inPlaceNTT_DIT_precomp:core/z.out#4                                                                                                                                                     0.0000 7.1957 
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#4)(31-0)#2                                                                                                                                 0.0000 7.1957 
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#4)(31-0)#2.itm                                                                                                                             0.0000 7.1957 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:z_:not                   mgc_not_32                                                                                                        0.0000 7.1957 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:z_:not.itm                                                                                                                                 0.0000 7.1957 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:res:acc                  mgc_addc_32_0_32_0_32                                                                                             1.3650 8.5607 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:res:acc.itm                                                                                                                                0.0000 8.5607 
        inPlaceNTT_DIT_precomp:core/reg(mult:res)                             mgc_reg_pos_32_0_0_0_0_1_1                                                                                        0.0000 8.5607 
                                                                                                                                                                                                              
      10                                                                      inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core/reg(mult:res)   8.5607 1.4393 
                                                                                                                                                                                                              
        Instance                                                              Component                                                                                                         Delta  Delay  
        --------                                                              ---------                                                                                                         -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core_core:fsm                                                                              0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(18)                                                                                                                                         0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(18).itm                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/mult:z:or#2                               mgc_or_1_2                                                                                                        0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/mult:z:or#2.itm                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h#1                            mgc_mux1hot_32_3                                                                                                  0.5500 1.1000 
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h#1.itm                                                                                                                                          0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult:t:mul#1:rg               mgc_mul_32_0_32_0_64                                                                                              6.0957 7.1957 
        inPlaceNTT_DIT_precomp:core/z.out#4                                                                                                                                                     0.0000 7.1957 
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#4)(31-0)#2                                                                                                                                 0.0000 7.1957 
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#4)(31-0)#2.itm                                                                                                                             0.0000 7.1957 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:z_:not                   mgc_not_32                                                                                                        0.0000 7.1957 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:z_:not.itm                                                                                                                                 0.0000 7.1957 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:res:acc                  mgc_addc_32_0_32_0_32                                                                                             1.3650 8.5607 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:mult:res:acc.itm                                                                                                                                0.0000 8.5607 
        inPlaceNTT_DIT_precomp:core/reg(mult:res)                             mgc_reg_pos_32_0_0_0_0_1_1                                                                                        0.0000 8.5607 
                                                                                                                                                                                                              
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                                      Port                                                        Slack (Delay) Messages 
      ------------------------------------------------------------------------------------------------------------- --------------------------------------------------------- ------- ------- --------
      inPlaceNTT_DIT_precomp:core/reg(run:rsci.oswt)                                                                slc(fsm_output)(0)#2.itm                                  10.0000  0.0000          
      inPlaceNTT_DIT_precomp:core/reg(vec:rsci.oswt)                                                                or#62.rmff                                                 7.8000  2.2000          
      inPlaceNTT_DIT_precomp:core/reg(vec:rsci.oswt#1)                                                              or#63.rmff                                                 8.9000  1.1000          
      inPlaceNTT_DIT_precomp:core/reg(twiddle:rsci.oswt)                                                            or#78.rmff                                                 9.1300  0.8700          
      inPlaceNTT_DIT_precomp:core/reg(complete:rsci.oswt)                                                           and#104.itm                                                7.1450  2.8550          
      inPlaceNTT_DIT_precomp:core/reg(vec:rsc.triosy:obj.iswt0)                                                     slc(fsm_output)(25)#7.itm                                 10.0000  0.0000          
      inPlaceNTT_DIT_precomp:core/reg(ensig.cgo)                                                                    or#85.rmff                                                 6.9050  3.0950          
      inPlaceNTT_DIT_precomp:core/reg(p)                                                                            p:rsci.idat                                               10.0000  0.0000          
      inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:i(3:0))                                                            STAGE_LOOP:i:STAGE_LOOP:i:mux.itm                          8.5750  1.4250          
      inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:lshift.psp)                                                        z.out#3                                                    4.3125  5.6875          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:k(10:1).sva(8:0))                                                   COMP_LOOP:k:COMP_LOOP:k:and.itm                            7.5450  2.4550          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_f:mul)                                                      COMP_LOOP-2:twiddle_f:mul.itm                              4.3125  5.6875          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:j#1)                                                                 VEC_LOOP:VEC_LOOP:and.itm                                  9.1300  0.8700          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_f#1)                                                        twiddle:rsci.qa_d.mxwt                                     7.5200  2.4800          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_help#1)                                                     twiddle_h:rsci.qa_d.mxwt                                   7.5200  2.4800          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(22))                                   VEC_LOOP:VEC_LOOP:mux.itm                                  6.3900  3.6100          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#10)                                                              z.out#1                                                    7.6100  2.3900          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:j#1)#1                                                               z.out#6                                                    4.7800  5.2200          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#1)                                                               VEC_LOOP:and#3.itm                                         7.4650  2.5350          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#1)#1                                                             VEC_LOOP:and#4.itm                                         7.4650  2.5350          
      inPlaceNTT_DIT_precomp:core/reg(factor1#1)                                                                    VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm                 7.5200  2.4800          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:mult:z:mul)                                                       VEC_LOOP:mux1h#8.itm                                       1.7043  8.2957          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) mult:z:slc(z.out#4)(63-32)#1.itm                           2.2543  7.7457          
      inPlaceNTT_DIT_precomp:core/reg(mult:res#1)                                                                   COMP_LOOP-1:mult:res:acc.itm                               0.8893  9.1107          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:j(10:0))                                                             z.out#9                                                    8.4000  1.6000          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-2:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) mult:z:slc(z.out#4)(63-32).itm                             2.2543  7.7457          
      inPlaceNTT_DIT_precomp:core/reg(mult:res)                                                                     COMP_LOOP-2:mult:res:acc.itm                               0.8893  9.1107          
      inPlaceNTT_DIT_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)                                           if:nor.itm                                                 6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)                                      run:rsci.ivld                                              9.9200  0.0800          
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt)                                   VEC_LOOP:nor.itm                                           6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt#1)                                 VEC_LOOP:nor#2.itm                                         6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)                              VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm                     7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)#1                            VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm                      7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)                       COMP_LOOP:twiddle_f:nor.itm                                6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.qa_d.bfwt)#1                COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm       7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)                 COMP_LOOP:twiddle_help:nor.itm                             6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.qa_d.bfwt)#1          COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm  7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)                            if:nor#3.itm                                               6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:staller/reg(core.wten)                                                            not#1.itm                                                  8.0300  1.9700          
      inPlaceNTT_DIT_precomp                                                                                        run:rsc.rdy                                                9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                                        vec:rsc.adra                                               6.0950  3.9050          
      inPlaceNTT_DIT_precomp                                                                                        vec:rsc.da                                                 8.8700  1.1300          
      inPlaceNTT_DIT_precomp                                                                                        vec:rsc.wea                                                6.4300  3.5700          
      inPlaceNTT_DIT_precomp                                                                                        vec:rsc.adrb                                               6.0950  3.9050          
      inPlaceNTT_DIT_precomp                                                                                        vec:rsc.db                                                 8.8700  1.1300          
      inPlaceNTT_DIT_precomp                                                                                        vec:rsc.web                                                6.4300  3.5700          
      inPlaceNTT_DIT_precomp                                                                                        vec:rsc.triosy.lz                                          9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                                        p:rsc.triosy.lz                                            9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                                        r:rsc.triosy.lz                                            9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                                        twiddle:rsc.adra                                           3.8125  6.1875          
      inPlaceNTT_DIT_precomp                                                                                        twiddle:rsc.da                                             9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                                        twiddle:rsc.wea                                            9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                                        twiddle:rsc.adrb                                           3.8125  6.1875          
      inPlaceNTT_DIT_precomp                                                                                        twiddle:rsc.db                                             9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                                        twiddle:rsc.web                                            9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                                        twiddle:rsc.triosy.lz                                      9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                                        twiddle_h:rsc.adra                                         3.8125  6.1875          
      inPlaceNTT_DIT_precomp                                                                                        twiddle_h:rsc.da                                           9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                                        twiddle_h:rsc.wea                                          9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                                        twiddle_h:rsc.adrb                                         3.8125  6.1875          
      inPlaceNTT_DIT_precomp                                                                                        twiddle_h:rsc.db                                           9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                                        twiddle_h:rsc.web                                          9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                                        twiddle_h:rsc.triosy.lz                                    9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                                        complete:rsc.vld                                           9.1300  0.8700          
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                         5     1 
    -                                                         4     1 
    -                                                        33     1 
    -                                                        32     5 
    -                                                        23     1 
    -                                                        11     1 
    -                                                        10     3 
    and                                                               
    -                                                         9     2 
    -                                                        32     1 
    -                                                         2     1 
    -                                                         1    47 
    chread_sync                                                       
    -                                                         0     1 
    chwrite_sync                                                      
    -                                                         0     1 
    lshift                                                            
    -                                                         9     1 
    -                                                        11     1 
    modulo_add_9e6b06881060c48119593246171fb95f6028                   
    -                                                        32     1 
    modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e                   
    -                                                        32     1 
    mul                                                               
    -                                                        64     1 
    -                                                        10     2 
    mux                                                               
    -                                                         9     2 
    -                                                         4     3 
    -                                                        32    11 
    -                                                        22     1 
    -                                                        11     1 
    -                                                        10     2 
    -                                                         1     3 
    mux1h                                                             
    -                                                         9     2 
    -                                                        32     4 
    -                                                        10     1 
    -                                                         1     1 
    nand                                                              
    -                                                        10     1 
    nor                                                               
    -                                                         1    15 
    not                                                               
    -                                                         4     2 
    -                                                        32     6 
    -                                                        10     1 
    -                                                         1    30 
    or                                                                
    -                                                         1    29 
    read_port                                                         
    -                                                        32     1 
    read_sync                                                         
    -                                                         0     5 
    reg                                                               
    -                                                         9     2 
    -                                                         4     1 
    -                                                        32    15 
    -                                                        11     2 
    -                                                        10     2 
    -                                                         1    17 
    
  End of Report
