
boschSpeedUp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002bb0  10001000  10001000  00001000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  10003bb0  10003bb0  00003bb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       000000d8  10003bc0  10003bc0  00003bc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .VENEER_Code  00000110  2000000c  10003ca0  0000800c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .GUARD_Band   00000004  2000011c  00000000  0000011c  2**0
                  ALLOC
  5 Stack         00000800  20000120  00000000  00000120  2**0
                  ALLOC
  6 .bss          0000001c  20000920  20000920  00010920  2**2
                  ALLOC
  7 .data         00000008  20000940  10003db0  00008940  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .debug_aranges 00000370  00000000  00000000  00008948  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00003ebf  00000000  00000000  00008cb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000ba1  00000000  00000000  0000cb77  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00004f09  00000000  00000000  0000d718  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000ad0  00000000  00000000  00012624  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00025bf2  00000000  00000000  000130f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00000dec  00000000  00000000  00038ce6  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000290  00000000  00000000  00039ad8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .build_attributes 00000471  00000000  00000000  00039d68  2**0
                  CONTENTS, READONLY
 17 .debug_macro  00007bda  00000000  00000000  0003a1d9  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

10001000 <__Xmc1100_interrupt_vector_cortex_m>:
10001000:	20 09 00 20 19 10 00 10 d5 10 00 10 d7 10 00 10      .. ............
10001010:	00 04 00 00 00 00 00 00                             ........

10001018 <__Xmc1100_reset_cortex_m>:
__Xmc1100_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR R0,=__Xmc1100_stack
10001018:	4802      	ldr	r0, [pc, #8]	; (10001024 <__Xmc1100_reset_cortex_m+0xc>)
    MOV SP,R0
1000101a:	4685      	mov	sp, r0
    
    /* Launch custom pre-program loading startup procedure */
    LDR R0,=hardware_init_hook
1000101c:	4802      	ldr	r0, [pc, #8]	; (10001028 <__Xmc1100_reset_cortex_m+0x10>)
    BLX R0
1000101e:	4780      	blx	r0

    /* Branch to the program loader now */
    B       __Xmc1100_Program_Loader 
10001020:	e012      	b.n	10001048 <__Xmc1100_Program_Loader>
10001022:	0000      	.short	0x0000
__Xmc1100_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR R0,=__Xmc1100_stack
10001024:	20000920 	.word	0x20000920
    MOV SP,R0
    
    /* Launch custom pre-program loading startup procedure */
    LDR R0,=hardware_init_hook
10001028:	100010d1 	.word	0x100010d1

1000102c <__COPY_FLASH2RAM>:
   to C land is given */
   .section .Xmc1100.postreset,"x",%progbits
 __COPY_FLASH2RAM:
   .fnstart:
   /* Is there anything to be copied? */
   CMP R2,#0
1000102c:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
1000102e:	d00a      	beq.n	10001046 <SKIPCOPY>
   
   /* For bytecount less than 4, at least 1 word must be copied */
   CMP R2,#4
10001030:	2a04      	cmp	r2, #4
   BCS STARTCOPY
10001032:	d200      	bcs.n	10001036 <STARTCOPY>
   
   /* Byte count < 4 ; so bump it up */
   MOVS R2,#4
10001034:	2204      	movs	r2, #4

10001036 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSRS R2,R2,#2 /* Divide by 4 to obtain word count */
10001036:	0892      	lsrs	r2, r2, #2

10001038 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
10001038:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
1000103a:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
1000103c:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
1000103e:	d002      	beq.n	10001046 <SKIPCOPY>
   ADDS R0,#4
10001040:	3004      	adds	r0, #4
   ADDS R1,#4
10001042:	3104      	adds	r1, #4
   B COPYLOOP
10001044:	e7f8      	b.n	10001038 <COPYLOOP>

10001046 <SKIPCOPY>:
    
SKIPCOPY:
   BX LR
10001046:	4770      	bx	lr

10001048 <__Xmc1100_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =DataLoadAddr
10001048:	4811      	ldr	r0, [pc, #68]	; (10001090 <SKIPCLEAR+0x14>)
   LDR R1, =__Xmc1100_sData
1000104a:	4912      	ldr	r1, [pc, #72]	; (10001094 <SKIPCLEAR+0x18>)
   LDR R2, =__Xmc1100_Data_Size
1000104c:	4a12      	ldr	r2, [pc, #72]	; (10001098 <SKIPCLEAR+0x1c>)
   BL __COPY_FLASH2RAM
1000104e:	f7ff ffed 	bl	1000102c <__COPY_FLASH2RAM>

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
10001052:	4812      	ldr	r0, [pc, #72]	; (1000109c <SKIPCLEAR+0x20>)
   LDR R1, =__ram_code_start
10001054:	4912      	ldr	r1, [pc, #72]	; (100010a0 <SKIPCLEAR+0x24>)
   LDR R2, =__ram_code_size
10001056:	4a13      	ldr	r2, [pc, #76]	; (100010a4 <SKIPCLEAR+0x28>)
   BL __COPY_FLASH2RAM
10001058:	f7ff ffe8 	bl	1000102c <__COPY_FLASH2RAM>

   /* VENEER COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =VeneerLoadAddr
1000105c:	4812      	ldr	r0, [pc, #72]	; (100010a8 <SKIPCLEAR+0x2c>)
   LDR R1, =VeneerStart
1000105e:	4913      	ldr	r1, [pc, #76]	; (100010ac <SKIPCLEAR+0x30>)
   LDR R2, =VeneerSize
10001060:	4a13      	ldr	r2, [pc, #76]	; (100010b0 <SKIPCLEAR+0x34>)
   BL __COPY_FLASH2RAM
10001062:	f7ff ffe3 	bl	1000102c <__COPY_FLASH2RAM>

   /* BSS CLEAR */
   LDR R0, =__Xmc1100_sBSS     /* Start of BSS */
10001066:	4813      	ldr	r0, [pc, #76]	; (100010b4 <SKIPCLEAR+0x38>)
   LDR R1, =__Xmc1100_BSS_Size /* BSS size in bytes */
10001068:	4913      	ldr	r1, [pc, #76]	; (100010b8 <SKIPCLEAR+0x3c>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
1000106a:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
1000106c:	d006      	beq.n	1000107c <SKIPCLEAR>

1000106e <STARTCLEAR>:

STARTCLEAR:
   LSRS R1,R1,#2            /* BSS size in words */
1000106e:	0889      	lsrs	r1, r1, #2
   
   MOVS R2,#0
10001070:	2200      	movs	r2, #0

10001072 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
10001072:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
10001074:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
10001076:	d001      	beq.n	1000107c <SKIPCLEAR>
   ADDS R0,#4
10001078:	3004      	adds	r0, #4
   B CLEARLOOP
1000107a:	e7fa      	b.n	10001072 <CLEARLOOP>

1000107c <SKIPCLEAR>:
    
SKIPCLEAR:

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR R0,=__Xmc1100_stack 
1000107c:	480f      	ldr	r0, [pc, #60]	; (100010bc <SKIPCLEAR+0x40>)
   MOV SP,R0
1000107e:	4685      	mov	sp, r0

   /* Perform System Initialization */   
   LDR R0,=SystemInit
10001080:	480f      	ldr	r0, [pc, #60]	; (100010c0 <SKIPCLEAR+0x44>)
   BLX R0
10001082:	4780      	blx	r0

   /* Launch custom post-program loading startup procedure */
   LDR R0,=software_init_hook
10001084:	480f      	ldr	r0, [pc, #60]	; (100010c4 <SKIPCLEAR+0x48>)
   BLX R0
10001086:	4780      	blx	r0

   MOVS R0,#0
10001088:	2000      	movs	r0, #0
   MOVS R1,#0
1000108a:	2100      	movs	r1, #0
   LDR R2, =main
1000108c:	4a0e      	ldr	r2, [pc, #56]	; (100010c8 <SKIPCLEAR+0x4c>)
   MOV PC,R2
1000108e:	4697      	mov	pc, r2
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =DataLoadAddr
10001090:	10003db0 	.word	0x10003db0
   LDR R1, =__Xmc1100_sData
10001094:	20000940 	.word	0x20000940
   LDR R2, =__Xmc1100_Data_Size
10001098:	00000008 	.word	0x00000008
   BL __COPY_FLASH2RAM

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
1000109c:	10003db8 	.word	0x10003db8
   LDR R1, =__ram_code_start
100010a0:	20000948 	.word	0x20000948
   LDR R2, =__ram_code_size
100010a4:	00000000 	.word	0x00000000
   BL __COPY_FLASH2RAM

   /* VENEER COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =VeneerLoadAddr
100010a8:	10003ca0 	.word	0x10003ca0
   LDR R1, =VeneerStart
100010ac:	2000000c 	.word	0x2000000c
   LDR R2, =VeneerSize
100010b0:	00000110 	.word	0x00000110
   BL __COPY_FLASH2RAM

   /* BSS CLEAR */
   LDR R0, =__Xmc1100_sBSS     /* Start of BSS */
100010b4:	20000920 	.word	0x20000920
   LDR R1, =__Xmc1100_BSS_Size /* BSS size in bytes */
100010b8:	0000001c 	.word	0x0000001c
   B CLEARLOOP
    
SKIPCLEAR:

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR R0,=__Xmc1100_stack 
100010bc:	20000920 	.word	0x20000920
   MOV SP,R0

   /* Perform System Initialization */   
   LDR R0,=SystemInit
100010c0:	10001105 	.word	0x10001105
   BLX R0

   /* Launch custom post-program loading startup procedure */
   LDR R0,=software_init_hook
100010c4:	100010cd 	.word	0x100010cd
   BLX R0

   MOVS R0,#0
   MOVS R1,#0
   LDR R2, =main
100010c8:	1000116d 	.word	0x1000116d

100010cc <software_init_hook>:
   has not been started.
 */
     .weak software_init_hook
     .type software_init_hook, %function
software_init_hook:
     NOP
100010cc:	46c0      	nop			; (mov r8, r8)
     BX LR
100010ce:	4770      	bx	lr

100010d0 <hardware_init_hook>:
     .size software_init_hook, . - software_init_hook

     .weak hardware_init_hook
     .type hardware_init_hook, %function
hardware_init_hook:
     NOP
100010d0:	46c0      	nop			; (mov r8, r8)
     BX LR
100010d2:	4770      	bx	lr

100010d4 <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb 
    .text

    Insert_ExceptionHandler NMI_Handler
100010d4:	e7fe      	b.n	100010d4 <NMI_Handler>

100010d6 <HardFault_Handler>:
/* ======================================================================== */
    Insert_ExceptionHandler HardFault_Handler
100010d6:	e7fe      	b.n	100010d6 <HardFault_Handler>

100010d8 <SVC_Handler>:
/* ======================================================================== */
    Insert_ExceptionHandler SVC_Handler
100010d8:	e7fe      	b.n	100010d8 <SVC_Handler>

100010da <PendSV_Handler>:
/* ======================================================================== */
    Insert_ExceptionHandler PendSV_Handler
100010da:	e7fe      	b.n	100010da <PendSV_Handler>

100010dc <SysTick_Handler>:
/* ======================================================================== */
    Insert_ExceptionHandler SysTick_Handler
100010dc:	e7fe      	b.n	100010dc <SysTick_Handler>

100010de <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
    Insert_ExceptionHandler SCU_0_IRQHandler
100010de:	e7fe      	b.n	100010de <SCU_0_IRQHandler>

100010e0 <SCU_1_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler SCU_1_IRQHandler
100010e0:	e7fe      	b.n	100010e0 <SCU_1_IRQHandler>

100010e2 <SCU_2_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler SCU_2_IRQHandler
100010e2:	e7fe      	b.n	100010e2 <SCU_2_IRQHandler>

100010e4 <ERU0_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler ERU0_0_IRQHandler
100010e4:	e7fe      	b.n	100010e4 <ERU0_0_IRQHandler>

100010e6 <ERU0_1_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler ERU0_1_IRQHandler
100010e6:	e7fe      	b.n	100010e6 <ERU0_1_IRQHandler>

100010e8 <ERU0_2_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler ERU0_2_IRQHandler
100010e8:	e7fe      	b.n	100010e8 <ERU0_2_IRQHandler>

100010ea <ERU0_3_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler ERU0_3_IRQHandler
100010ea:	e7fe      	b.n	100010ea <ERU0_3_IRQHandler>

100010ec <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler VADC0_C0_0_IRQHandler
100010ec:	e7fe      	b.n	100010ec <VADC0_C0_0_IRQHandler>

100010ee <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler VADC0_C0_1_IRQHandler
100010ee:	e7fe      	b.n	100010ee <VADC0_C0_1_IRQHandler>

100010f0 <CCU40_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler CCU40_0_IRQHandler
100010f0:	e7fe      	b.n	100010f0 <CCU40_0_IRQHandler>

100010f2 <CCU40_1_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler CCU40_1_IRQHandler
100010f2:	e7fe      	b.n	100010f2 <CCU40_1_IRQHandler>

100010f4 <CCU40_2_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler CCU40_2_IRQHandler
100010f4:	e7fe      	b.n	100010f4 <CCU40_2_IRQHandler>
/* ======================================================================== */
    Insert_ExceptionHandler CCU40_3_IRQHandler
100010f6:	e7fe      	b.n	100010f6 <CCU40_2_IRQHandler+0x2>

100010f8 <USIC0_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler USIC0_0_IRQHandler
100010f8:	e7fe      	b.n	100010f8 <USIC0_0_IRQHandler>

100010fa <USIC0_1_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler USIC0_1_IRQHandler
100010fa:	e7fe      	b.n	100010fa <USIC0_1_IRQHandler>

100010fc <USIC0_2_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler USIC0_2_IRQHandler
100010fc:	e7fe      	b.n	100010fc <USIC0_2_IRQHandler>

100010fe <USIC0_3_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler USIC0_3_IRQHandler
100010fe:	e7fe      	b.n	100010fe <USIC0_3_IRQHandler>

10001100 <USIC0_4_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler USIC0_4_IRQHandler
10001100:	e7fe      	b.n	10001100 <USIC0_4_IRQHandler>

10001102 <USIC0_5_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler USIC0_5_IRQHandler
10001102:	e7fe      	b.n	10001102 <USIC0_5_IRQHandler>

10001104 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{    
10001104:	b580      	push	{r7, lr}
10001106:	af00      	add	r7, sp, #0
   * while((SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk));
   * SCU_GENERAL->PASSWD = 0x000000C3UL; // enable bit protection
   * SystemCoreClockUpdate();
   *
   */
  SystemCoreClockUpdate();
10001108:	f000 f802 	bl	10001110 <SystemCoreClockUpdate>
}
1000110c:	46bd      	mov	sp, r7
1000110e:	bd80      	pop	{r7, pc}

10001110 <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
10001110:	b580      	push	{r7, lr}
10001112:	b082      	sub	sp, #8
10001114:	af00      	add	r7, sp, #0
  uint32_t IDIV, FDIV;

  IDIV = ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_IDIV_Msk) >> SCU_CLK_CLKCR_IDIV_Pos;
10001116:	4b11      	ldr	r3, [pc, #68]	; (1000115c <SystemCoreClockUpdate+0x4c>)
10001118:	681a      	ldr	r2, [r3, #0]
1000111a:	23ff      	movs	r3, #255	; 0xff
1000111c:	021b      	lsls	r3, r3, #8
1000111e:	4013      	ands	r3, r2
10001120:	0a1b      	lsrs	r3, r3, #8
10001122:	607b      	str	r3, [r7, #4]
  FDIV = ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_FDIV_Msk) >> SCU_CLK_CLKCR_FDIV_Pos;
10001124:	4b0d      	ldr	r3, [pc, #52]	; (1000115c <SystemCoreClockUpdate+0x4c>)
10001126:	681a      	ldr	r2, [r3, #0]
10001128:	23ff      	movs	r3, #255	; 0xff
1000112a:	4013      	ands	r3, r2
1000112c:	603b      	str	r3, [r7, #0]
  
  if(IDIV)
1000112e:	687b      	ldr	r3, [r7, #4]
10001130:	2b00      	cmp	r3, #0
10001132:	d00c      	beq.n	1000114e <SystemCoreClockUpdate+0x3e>
  {
    /* Fractional divider is enabled and used */
    SystemCoreClock = ((MCLK_MHZ << 7) / ((IDIV << 8) + FDIV)) << 1;
10001134:	687b      	ldr	r3, [r7, #4]
10001136:	021a      	lsls	r2, r3, #8
10001138:	683b      	ldr	r3, [r7, #0]
1000113a:	18d3      	adds	r3, r2, r3
1000113c:	4808      	ldr	r0, [pc, #32]	; (10001160 <SystemCoreClockUpdate+0x50>)
1000113e:	1c19      	adds	r1, r3, #0
10001140:	f001 ff06 	bl	10002f50 <__aeabi_uidiv>
10001144:	1c03      	adds	r3, r0, #0
10001146:	005a      	lsls	r2, r3, #1
10001148:	4b06      	ldr	r3, [pc, #24]	; (10001164 <SystemCoreClockUpdate+0x54>)
1000114a:	601a      	str	r2, [r3, #0]
1000114c:	e002      	b.n	10001154 <SystemCoreClockUpdate+0x44>
  }
  else
  {
    /* Fractional divider bypassed. Simply divide DCO_DCLK by 2 */
    SystemCoreClock = MCLK_MHZ;
1000114e:	4b05      	ldr	r3, [pc, #20]	; (10001164 <SystemCoreClockUpdate+0x54>)
10001150:	4a05      	ldr	r2, [pc, #20]	; (10001168 <SystemCoreClockUpdate+0x58>)
10001152:	601a      	str	r2, [r3, #0]
  }
}
10001154:	46bd      	mov	sp, r7
10001156:	b002      	add	sp, #8
10001158:	bd80      	pop	{r7, pc}
1000115a:	46c0      	nop			; (mov r8, r8)
1000115c:	40010300 	.word	0x40010300
10001160:	f4240000 	.word	0xf4240000
10001164:	20000938 	.word	0x20000938
10001168:	01e84800 	.word	0x01e84800

1000116c <main>:

#include <DAVE3.h>			//Declarations from DAVE3 Code Generation


int main(void)
{
1000116c:	b580      	push	{r7, lr}
1000116e:	af00      	add	r7, sp, #0
//	status_t status;		// Declaration of return variable for DAVE3 APIs


	DAVE_Init();			// Initialization of DAVE Apps
10001170:	f001 fd46 	bl	10002c00 <DAVE_Init>

	/* Starts the PWMSP001 App (LED) */
	PWMSP001_Start(&PWMSP001_Handle0);
10001174:	4b02      	ldr	r3, [pc, #8]	; (10001180 <main+0x14>)
10001176:	1c18      	adds	r0, r3, #0
10001178:	f000 fb70 	bl	1000185c <PWMSP001_Start>

	while(1)
	{

	}
1000117c:	e7fe      	b.n	1000117c <main+0x10>
1000117e:	46c0      	nop			; (mov r8, r8)
10001180:	10003bc0 	.word	0x10003bc0

10001184 <CCU40_3_IRQHandler>:

/*
 * PWM_Period_Interrupt handler: executes every period match of PWMSP001/0.
 */
void PWM_Period_Interrupt(void)
{
10001184:	b580      	push	{r7, lr}
10001186:	b082      	sub	sp, #8
10001188:	af00      	add	r7, sp, #0
	static uint32_t state = 0;
	status_t status;

	/* state machine to change the different duty cycle */
	switch(state)
1000118a:	4b19      	ldr	r3, [pc, #100]	; (100011f0 <CCU40_3_IRQHandler+0x6c>)
1000118c:	681b      	ldr	r3, [r3, #0]
1000118e:	2b00      	cmp	r3, #0
10001190:	d004      	beq.n	1000119c <CCU40_3_IRQHandler+0x18>
10001192:	22fa      	movs	r2, #250	; 0xfa
10001194:	00d2      	lsls	r2, r2, #3
10001196:	4293      	cmp	r3, r2
10001198:	d009      	beq.n	100011ae <CCU40_3_IRQHandler+0x2a>
1000119a:	e011      	b.n	100011c0 <CCU40_3_IRQHandler+0x3c>
	{
		/* Updating of duty cycle to 10% */
		case 0: status =  PWMSP001_SetCompare(&PWMSP001_Handle0, 0x4AFF);
1000119c:	4a15      	ldr	r2, [pc, #84]	; (100011f4 <CCU40_3_IRQHandler+0x70>)
1000119e:	4b16      	ldr	r3, [pc, #88]	; (100011f8 <CCU40_3_IRQHandler+0x74>)
100011a0:	1c10      	adds	r0, r2, #0
100011a2:	1c19      	adds	r1, r3, #0
100011a4:	f000 fc62 	bl	10001a6c <PWMSP001_SetCompare>
100011a8:	1c03      	adds	r3, r0, #0
100011aa:	607b      	str	r3, [r7, #4]
		    break;
100011ac:	e009      	b.n	100011c2 <CCU40_3_IRQHandler+0x3e>

		/* Updating of duty cycle to 90% */
		case 2000: status =  PWMSP001_SetCompare(&PWMSP001_Handle0, 0x0855);
100011ae:	4a11      	ldr	r2, [pc, #68]	; (100011f4 <CCU40_3_IRQHandler+0x70>)
100011b0:	4b12      	ldr	r3, [pc, #72]	; (100011fc <CCU40_3_IRQHandler+0x78>)
100011b2:	1c10      	adds	r0, r2, #0
100011b4:	1c19      	adds	r1, r3, #0
100011b6:	f000 fc59 	bl	10001a6c <PWMSP001_SetCompare>
100011ba:	1c03      	adds	r3, r0, #0
100011bc:	607b      	str	r3, [r7, #4]
		    break;
100011be:	e000      	b.n	100011c2 <CCU40_3_IRQHandler+0x3e>

		default:
			break;
100011c0:	46c0      	nop			; (mov r8, r8)
	}

	/* Updation of the state machine */
	state++;
100011c2:	4b0b      	ldr	r3, [pc, #44]	; (100011f0 <CCU40_3_IRQHandler+0x6c>)
100011c4:	681b      	ldr	r3, [r3, #0]
100011c6:	1c5a      	adds	r2, r3, #1
100011c8:	4b09      	ldr	r3, [pc, #36]	; (100011f0 <CCU40_3_IRQHandler+0x6c>)
100011ca:	601a      	str	r2, [r3, #0]
	if(state>=4000)
100011cc:	4b08      	ldr	r3, [pc, #32]	; (100011f0 <CCU40_3_IRQHandler+0x6c>)
100011ce:	681a      	ldr	r2, [r3, #0]
100011d0:	4b0b      	ldr	r3, [pc, #44]	; (10001200 <CCU40_3_IRQHandler+0x7c>)
100011d2:	429a      	cmp	r2, r3
100011d4:	d902      	bls.n	100011dc <CCU40_3_IRQHandler+0x58>
	{
		state= 0;
100011d6:	4b06      	ldr	r3, [pc, #24]	; (100011f0 <CCU40_3_IRQHandler+0x6c>)
100011d8:	2200      	movs	r2, #0
100011da:	601a      	str	r2, [r3, #0]
	}

	if(status != DAVEApp_SUCCESS)
100011dc:	687b      	ldr	r3, [r7, #4]
100011de:	2b00      	cmp	r3, #0
100011e0:	d003      	beq.n	100011ea <CCU40_3_IRQHandler+0x66>
	{
		PWMSP001_Stop((PWMSP001_HandleType*)&PWMSP001_Handle0);
100011e2:	4b04      	ldr	r3, [pc, #16]	; (100011f4 <CCU40_3_IRQHandler+0x70>)
100011e4:	1c18      	adds	r0, r3, #0
100011e6:	f000 fbf5 	bl	100019d4 <PWMSP001_Stop>
	}
}
100011ea:	46bd      	mov	sp, r7
100011ec:	b002      	add	sp, #8
100011ee:	bd80      	pop	{r7, pc}
100011f0:	20000920 	.word	0x20000920
100011f4:	10003bc0 	.word	0x10003bc0
100011f8:	00004aff 	.word	0x00004aff
100011fc:	00000855 	.word	0x00000855
10001200:	00000f9f 	.word	0x00000f9f

10001204 <_open>:
/* ========================================================================= */
/*
 * File open
 */
__attribute__((weak)) int _open(const char *name, int flags, int mode)
{
10001204:	b580      	push	{r7, lr}
10001206:	b084      	sub	sp, #16
10001208:	af00      	add	r7, sp, #0
1000120a:	60f8      	str	r0, [r7, #12]
1000120c:	60b9      	str	r1, [r7, #8]
1000120e:	607a      	str	r2, [r7, #4]
 flags = flags;
 mode = mode;
 return -1;
10001210:	2301      	movs	r3, #1
10001212:	425b      	negs	r3, r3
}
10001214:	1c18      	adds	r0, r3, #0
10001216:	46bd      	mov	sp, r7
10001218:	b004      	add	sp, #16
1000121a:	bd80      	pop	{r7, pc}

1000121c <_lseek>:

/*
 * File position seek
 */
__attribute__((weak)) int _lseek(int file, int offset, int whence)
{
1000121c:	b580      	push	{r7, lr}
1000121e:	b084      	sub	sp, #16
10001220:	af00      	add	r7, sp, #0
10001222:	60f8      	str	r0, [r7, #12]
10001224:	60b9      	str	r1, [r7, #8]
10001226:	607a      	str	r2, [r7, #4]
 file = file;
 offset = offset;
 whence = whence;
 return -1;
10001228:	2301      	movs	r3, #1
1000122a:	425b      	negs	r3, r3
}
1000122c:	1c18      	adds	r0, r3, #0
1000122e:	46bd      	mov	sp, r7
10001230:	b004      	add	sp, #16
10001232:	bd80      	pop	{r7, pc}

10001234 <_read>:

/*
 * File read
 */
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
10001234:	b580      	push	{r7, lr}
10001236:	b084      	sub	sp, #16
10001238:	af00      	add	r7, sp, #0
1000123a:	60f8      	str	r0, [r7, #12]
1000123c:	60b9      	str	r1, [r7, #8]
1000123e:	607a      	str	r2, [r7, #4]
 file = file;
 len  = len;
 return 0;
10001240:	2300      	movs	r3, #0
}
10001242:	1c18      	adds	r0, r3, #0
10001244:	46bd      	mov	sp, r7
10001246:	b004      	add	sp, #16
10001248:	bd80      	pop	{r7, pc}
1000124a:	46c0      	nop			; (mov r8, r8)

1000124c <_write>:

/*
 * File write
 */
__attribute__((weak)) int _write(int file, char *buf, int nbytes)
{
1000124c:	b580      	push	{r7, lr}
1000124e:	b084      	sub	sp, #16
10001250:	af00      	add	r7, sp, #0
10001252:	60f8      	str	r0, [r7, #12]
10001254:	60b9      	str	r1, [r7, #8]
10001256:	607a      	str	r2, [r7, #4]
 return -1;
10001258:	2301      	movs	r3, #1
1000125a:	425b      	negs	r3, r3
}
1000125c:	1c18      	adds	r0, r3, #0
1000125e:	46bd      	mov	sp, r7
10001260:	b004      	add	sp, #16
10001262:	bd80      	pop	{r7, pc}

10001264 <_close>:

/*
 * File close
 */
__attribute__((weak)) int _close(void)
{
10001264:	b580      	push	{r7, lr}
10001266:	af00      	add	r7, sp, #0
 return -1;
10001268:	2301      	movs	r3, #1
1000126a:	425b      	negs	r3, r3
}
1000126c:	1c18      	adds	r0, r3, #0
1000126e:	46bd      	mov	sp, r7
10001270:	bd80      	pop	{r7, pc}
10001272:	46c0      	nop			; (mov r8, r8)

10001274 <_fstat>:

/*
 * File status
 */
__attribute__((weak)) int _fstat(int file, struct stat *st)
{
10001274:	b580      	push	{r7, lr}
10001276:	b082      	sub	sp, #8
10001278:	af00      	add	r7, sp, #0
1000127a:	6078      	str	r0, [r7, #4]
1000127c:	6039      	str	r1, [r7, #0]
 file = file;
 if(st)
1000127e:	683b      	ldr	r3, [r7, #0]
10001280:	2b00      	cmp	r3, #0
10001282:	d002      	beq.n	1000128a <_fstat+0x16>
  return -1;
10001284:	2301      	movs	r3, #1
10001286:	425b      	negs	r3, r3
10001288:	e001      	b.n	1000128e <_fstat+0x1a>
 else
  return -2;
1000128a:	2302      	movs	r3, #2
1000128c:	425b      	negs	r3, r3
}
1000128e:	1c18      	adds	r0, r3, #0
10001290:	46bd      	mov	sp, r7
10001292:	b002      	add	sp, #8
10001294:	bd80      	pop	{r7, pc}
10001296:	46c0      	nop			; (mov r8, r8)

10001298 <_link>:
/*
 * File linking
 */
__attribute__((weak)) int _link (char *old, char *new)
{
10001298:	b580      	push	{r7, lr}
1000129a:	b082      	sub	sp, #8
1000129c:	af00      	add	r7, sp, #0
1000129e:	6078      	str	r0, [r7, #4]
100012a0:	6039      	str	r1, [r7, #0]
 if (old == new)
100012a2:	687a      	ldr	r2, [r7, #4]
100012a4:	683b      	ldr	r3, [r7, #0]
100012a6:	429a      	cmp	r2, r3
100012a8:	d102      	bne.n	100012b0 <_link+0x18>
  return -1;
100012aa:	2301      	movs	r3, #1
100012ac:	425b      	negs	r3, r3
100012ae:	e001      	b.n	100012b4 <_link+0x1c>
 else
  return -2;
100012b0:	2302      	movs	r3, #2
100012b2:	425b      	negs	r3, r3
}
100012b4:	1c18      	adds	r0, r3, #0
100012b6:	46bd      	mov	sp, r7
100012b8:	b002      	add	sp, #8
100012ba:	bd80      	pop	{r7, pc}

100012bc <_unlink>:

/*
 * Unlinking directory entry
 */
__attribute__((weak)) int _unlink(char *name)
{
100012bc:	b580      	push	{r7, lr}
100012be:	b082      	sub	sp, #8
100012c0:	af00      	add	r7, sp, #0
100012c2:	6078      	str	r0, [r7, #4]
 return -1;
100012c4:	2301      	movs	r3, #1
100012c6:	425b      	negs	r3, r3
}
100012c8:	1c18      	adds	r0, r3, #0
100012ca:	46bd      	mov	sp, r7
100012cc:	b002      	add	sp, #8
100012ce:	bd80      	pop	{r7, pc}

100012d0 <_sbrk>:
/* ========================================================================= */
/*
 * Heap break (position)
 */
__attribute__((weak)) void *_sbrk(int RequestedSize)
{
100012d0:	b580      	push	{r7, lr}
100012d2:	b086      	sub	sp, #24
100012d4:	af00      	add	r7, sp, #0
100012d6:	6078      	str	r0, [r7, #4]
 unsigned int  HeapSize;
 static unsigned char *HeapBound;
 static unsigned char * heap= (unsigned char *)NULL;


 HeapSize   = (unsigned int)(&Heap_Bank1_Size);
100012d8:	4b14      	ldr	r3, [pc, #80]	; (1000132c <_sbrk+0x5c>)
100012da:	617b      	str	r3, [r7, #20]

 /*
  * If this is the first time malloc() was invoked, we start with the
  * begining of the heap.
  */
 if(heap == (unsigned char *)NULL)
100012dc:	4b14      	ldr	r3, [pc, #80]	; (10001330 <_sbrk+0x60>)
100012de:	681b      	ldr	r3, [r3, #0]
100012e0:	2b00      	cmp	r3, #0
100012e2:	d108      	bne.n	100012f6 <_sbrk+0x26>
  {
   heap = (unsigned char *)&Heap_Bank1_Start;
100012e4:	4b12      	ldr	r3, [pc, #72]	; (10001330 <_sbrk+0x60>)
100012e6:	4a13      	ldr	r2, [pc, #76]	; (10001334 <_sbrk+0x64>)
100012e8:	601a      	str	r2, [r3, #0]
   HeapBound  = (unsigned char *) (heap + HeapSize);
100012ea:	4b11      	ldr	r3, [pc, #68]	; (10001330 <_sbrk+0x60>)
100012ec:	681a      	ldr	r2, [r3, #0]
100012ee:	697b      	ldr	r3, [r7, #20]
100012f0:	18d2      	adds	r2, r2, r3
100012f2:	4b11      	ldr	r3, [pc, #68]	; (10001338 <_sbrk+0x68>)
100012f4:	601a      	str	r2, [r3, #0]
  }

 /* Super duper algo to find out if we have memory for the latest request */
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;
100012f6:	4b0e      	ldr	r3, [pc, #56]	; (10001330 <_sbrk+0x60>)
100012f8:	681b      	ldr	r3, [r3, #0]
100012fa:	613b      	str	r3, [r7, #16]

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
100012fc:	4b0c      	ldr	r3, [pc, #48]	; (10001330 <_sbrk+0x60>)
100012fe:	681b      	ldr	r3, [r3, #0]
10001300:	1c1a      	adds	r2, r3, #0
10001302:	687b      	ldr	r3, [r7, #4]
10001304:	18d3      	adds	r3, r2, r3
10001306:	3307      	adds	r3, #7
                                          & 0xFFFFFFF8);
10001308:	2207      	movs	r2, #7
1000130a:	4393      	bics	r3, r2
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
1000130c:	60fb      	str	r3, [r7, #12]
                                          & 0xFFFFFFF8);

 /* Return no memory condition if we sense we are crossing the limit */
 if (NextBreak >=  HeapBound )
1000130e:	4b0a      	ldr	r3, [pc, #40]	; (10001338 <_sbrk+0x68>)
10001310:	681b      	ldr	r3, [r3, #0]
10001312:	68fa      	ldr	r2, [r7, #12]
10001314:	429a      	cmp	r2, r3
10001316:	d301      	bcc.n	1000131c <_sbrk+0x4c>
  return ((unsigned char *)NULL);
10001318:	2300      	movs	r3, #0
1000131a:	e003      	b.n	10001324 <_sbrk+0x54>
 else
 {
  heap = NextBreak;
1000131c:	4b04      	ldr	r3, [pc, #16]	; (10001330 <_sbrk+0x60>)
1000131e:	68fa      	ldr	r2, [r7, #12]
10001320:	601a      	str	r2, [r3, #0]
  return CurrBreak;
10001322:	693b      	ldr	r3, [r7, #16]
 }
}
10001324:	1c18      	adds	r0, r3, #0
10001326:	46bd      	mov	sp, r7
10001328:	b006      	add	sp, #24
1000132a:	bd80      	pop	{r7, pc}
1000132c:	000036b8 	.word	0x000036b8
10001330:	20000928 	.word	0x20000928
10001334:	20000948 	.word	0x20000948
10001338:	2000092c 	.word	0x2000092c

1000133c <_times>:
/* ========================================================================= */
/*
 * Process timing information
 */
__attribute__((weak)) int _times(struct tms *buf)
{
1000133c:	b580      	push	{r7, lr}
1000133e:	b082      	sub	sp, #8
10001340:	af00      	add	r7, sp, #0
10001342:	6078      	str	r0, [r7, #4]
 return -1;
10001344:	2301      	movs	r3, #1
10001346:	425b      	negs	r3, r3
}
10001348:	1c18      	adds	r0, r3, #0
1000134a:	46bd      	mov	sp, r7
1000134c:	b002      	add	sp, #8
1000134e:	bd80      	pop	{r7, pc}

10001350 <_wait>:
/*
 * Waiting for a child process to complete
 */
__attribute__((weak)) int _wait(int *status)
{
10001350:	b580      	push	{r7, lr}
10001352:	b082      	sub	sp, #8
10001354:	af00      	add	r7, sp, #0
10001356:	6078      	str	r0, [r7, #4]
 return -1;
10001358:	2301      	movs	r3, #1
1000135a:	425b      	negs	r3, r3
}
1000135c:	1c18      	adds	r0, r3, #0
1000135e:	46bd      	mov	sp, r7
10001360:	b002      	add	sp, #8
10001362:	bd80      	pop	{r7, pc}

10001364 <_kill>:

/*
 * Kill a process
 */
__attribute__((weak)) int _kill(int pid,int sig)
{
10001364:	b580      	push	{r7, lr}
10001366:	b082      	sub	sp, #8
10001368:	af00      	add	r7, sp, #0
1000136a:	6078      	str	r0, [r7, #4]
1000136c:	6039      	str	r1, [r7, #0]
 pid = pid;
 sig = sig;
 return -1;
1000136e:	2301      	movs	r3, #1
10001370:	425b      	negs	r3, r3
}
10001372:	1c18      	adds	r0, r3, #0
10001374:	46bd      	mov	sp, r7
10001376:	b002      	add	sp, #8
10001378:	bd80      	pop	{r7, pc}
1000137a:	46c0      	nop			; (mov r8, r8)

1000137c <_fork>:

/*
 * Forking a child process
 */
__attribute__((weak)) int _fork(void)
{
1000137c:	b580      	push	{r7, lr}
1000137e:	af00      	add	r7, sp, #0
 return -1;
10001380:	2301      	movs	r3, #1
10001382:	425b      	negs	r3, r3
}
10001384:	1c18      	adds	r0, r3, #0
10001386:	46bd      	mov	sp, r7
10001388:	bd80      	pop	{r7, pc}
1000138a:	46c0      	nop			; (mov r8, r8)

1000138c <_getpid>:

/*
 * Process ID
 */
__attribute__((weak)) int _getpid(void)
{
1000138c:	b580      	push	{r7, lr}
1000138e:	af00      	add	r7, sp, #0
 return -1;
10001390:	2301      	movs	r3, #1
10001392:	425b      	negs	r3, r3
}
10001394:	1c18      	adds	r0, r3, #0
10001396:	46bd      	mov	sp, r7
10001398:	bd80      	pop	{r7, pc}
1000139a:	46c0      	nop			; (mov r8, r8)

1000139c <_exit>:

/*
 * Program/process exit
 */
__attribute__((weak)) void _exit(int rc)
{
1000139c:	b580      	push	{r7, lr}
1000139e:	b082      	sub	sp, #8
100013a0:	af00      	add	r7, sp, #0
100013a2:	6078      	str	r0, [r7, #4]
 rc = rc;
 while(1){}
100013a4:	e7fe      	b.n	100013a4 <_exit+0x8>
100013a6:	46c0      	nop			; (mov r8, r8)

100013a8 <_init>:
}

/* Init */
__attribute__((weak)) void _init(void)
{}
100013a8:	b580      	push	{r7, lr}
100013aa:	af00      	add	r7, sp, #0
100013ac:	46bd      	mov	sp, r7
100013ae:	bd80      	pop	{r7, pc}

100013b0 <_isatty>:

/*
 * Terminal type evaluation
 */
__attribute__((weak)) int _isatty(int file)
{
100013b0:	b580      	push	{r7, lr}
100013b2:	b082      	sub	sp, #8
100013b4:	af00      	add	r7, sp, #0
100013b6:	6078      	str	r0, [r7, #4]
 file = file;
 return -1;
100013b8:	2301      	movs	r3, #1
100013ba:	425b      	negs	r3, r3
}
100013bc:	1c18      	adds	r0, r3, #0
100013be:	46bd      	mov	sp, r7
100013c0:	b002      	add	sp, #8
100013c2:	bd80      	pop	{r7, pc}

100013c4 <PWMSP001_Init>:
 **                 Function definitions                                       **
 *******************************************************************************/
   
/* This function initializes the app */
void PWMSP001_Init(void)
{
100013c4:	b580      	push	{r7, lr}
100013c6:	b082      	sub	sp, #8
100013c8:	af00      	add	r7, sp, #0
  status_t Error = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
100013ca:	2301      	movs	r3, #1
100013cc:	607b      	str	r3, [r7, #4]
  CCU4GLOBAL_Init();
100013ce:	f001 fd5b 	bl	10002e88 <CCU4GLOBAL_Init>
  Error = PWMSP001_lInit((PWMSP001_HandleType*) &PWMSP001_Handle0);
100013d2:	4b10      	ldr	r3, [pc, #64]	; (10001414 <PWMSP001_Init+0x50>)
100013d4:	1c18      	adds	r0, r3, #0
100013d6:	f000 f823 	bl	10001420 <PWMSP001_lInit>
100013da:	1c03      	adds	r3, r0, #0
100013dc:	607b      	str	r3, [r7, #4]
  /* Start the app if "Start after initialization" is checked */
  if(Error == (uint32_t)DAVEApp_SUCCESS)
100013de:	687b      	ldr	r3, [r7, #4]
100013e0:	2b00      	cmp	r3, #0
100013e2:	d109      	bne.n	100013f8 <PWMSP001_Init+0x34>
  {   
    if (PWMSP001_Handle0.StartControl == (uint8_t)SET)
100013e4:	4b0b      	ldr	r3, [pc, #44]	; (10001414 <PWMSP001_Init+0x50>)
100013e6:	785b      	ldrb	r3, [r3, #1]
100013e8:	2b01      	cmp	r3, #1
100013ea:	d105      	bne.n	100013f8 <PWMSP001_Init+0x34>
    {
      Error = PWMSP001_Start((PWMSP001_HandleType*) &PWMSP001_Handle0);
100013ec:	4b09      	ldr	r3, [pc, #36]	; (10001414 <PWMSP001_Init+0x50>)
100013ee:	1c18      	adds	r0, r3, #0
100013f0:	f000 fa34 	bl	1000185c <PWMSP001_Start>
100013f4:	1c03      	adds	r3, r0, #0
100013f6:	607b      	str	r3, [r7, #4]
      DBG002_N(Error != DAVEApp_SUCCESS);
    }
  }
    
      PORT0->IOCR4  &= (uint32_t)(~(PORT_IOCR_PC1_PO_Msk));
100013f8:	4b07      	ldr	r3, [pc, #28]	; (10001418 <PWMSP001_Init+0x54>)
100013fa:	4a07      	ldr	r2, [pc, #28]	; (10001418 <PWMSP001_Init+0x54>)
100013fc:	6951      	ldr	r1, [r2, #20]
100013fe:	4a07      	ldr	r2, [pc, #28]	; (1000141c <PWMSP001_Init+0x58>)
10001400:	400a      	ands	r2, r1
10001402:	615a      	str	r2, [r3, #20]
      PORT0->IOCR4  |= (((uint32_t)0 << (uint32_t)PORT_IOCR_PC1_PO_Pos) & \
10001404:	4b04      	ldr	r3, [pc, #16]	; (10001418 <PWMSP001_Init+0x54>)
10001406:	4a04      	ldr	r2, [pc, #16]	; (10001418 <PWMSP001_Init+0x54>)
10001408:	6952      	ldr	r2, [r2, #20]
1000140a:	615a      	str	r2, [r3, #20]
                                   (uint32_t)PORT_IOCR_PC1_PO_Msk);
}
1000140c:	46bd      	mov	sp, r7
1000140e:	b002      	add	sp, #8
10001410:	bd80      	pop	{r7, pc}
10001412:	46c0      	nop			; (mov r8, r8)
10001414:	10003bc0 	.word	0x10003bc0
10001418:	40040000 	.word	0x40040000
1000141c:	ffffbfff 	.word	0xffffbfff

10001420 <PWMSP001_lInit>:

/*<<<DD_PWMSP001_API_1>>>*/
/* This function initializes an instance of the app */
status_t PWMSP001_lInit(const PWMSP001_HandleType* HandlePtr)
{
10001420:	b5b0      	push	{r4, r5, r7, lr}
10001422:	b084      	sub	sp, #16
10001424:	af00      	add	r7, sp, #0
10001426:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
10001428:	2301      	movs	r3, #1
1000142a:	60fb      	str	r3, [r7, #12]

  do
  {
    /*<<<DD_PWMSP001_API_1_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
1000142c:	687b      	ldr	r3, [r7, #4]
1000142e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10001430:	781b      	ldrb	r3, [r3, #0]
10001432:	2b00      	cmp	r3, #0
10001434:	d000      	beq.n	10001438 <PWMSP001_lInit+0x18>
10001436:	e156      	b.n	100016e6 <PWMSP001_lInit+0x2c6>
    {
      break;
    }
    HandlePtr->CC4yRegsPtr->TCCLR = PWMSP001_SLICE_CLEAR;
10001438:	687b      	ldr	r3, [r7, #4]
1000143a:	699b      	ldr	r3, [r3, #24]
1000143c:	2207      	movs	r2, #7
1000143e:	611a      	str	r2, [r3, #16]

    /*<<<DD_PWMSP001_API_1_3>>>*/
    /* If external stop trigger is setelected */
    if (HandlePtr->kExtStopTrig == (uint8_t)SET)
10001440:	687b      	ldr	r3, [r7, #4]
10001442:	7bdb      	ldrb	r3, [r3, #15]
10001444:	2b01      	cmp	r3, #1
10001446:	d125      	bne.n	10001494 <PWMSP001_lInit+0x74>
    {
      HandlePtr->CC4yRegsPtr->INS &= (uint32_t)~((uint32_t)CCU4_CC4_INS_EV1EM_Msk | CCU4_CC4_INS_LPF1M_Msk);
10001448:	687b      	ldr	r3, [r7, #4]
1000144a:	699b      	ldr	r3, [r3, #24]
1000144c:	687a      	ldr	r2, [r7, #4]
1000144e:	6992      	ldr	r2, [r2, #24]
10001450:	6811      	ldr	r1, [r2, #0]
10001452:	4aa8      	ldr	r2, [pc, #672]	; (100016f4 <PWMSP001_lInit+0x2d4>)
10001454:	400a      	ands	r2, r1
10001456:	601a      	str	r2, [r3, #0]
      HandlePtr->CC4yRegsPtr->CMC &= (uint32_t)~CCU4_CC4_CMC_ENDS_Msk;
10001458:	687b      	ldr	r3, [r7, #4]
1000145a:	699b      	ldr	r3, [r3, #24]
1000145c:	687a      	ldr	r2, [r7, #4]
1000145e:	6992      	ldr	r2, [r2, #24]
10001460:	6852      	ldr	r2, [r2, #4]
10001462:	210c      	movs	r1, #12
10001464:	438a      	bics	r2, r1
10001466:	605a      	str	r2, [r3, #4]
      HandlePtr->CC4yRegsPtr->INS |= ((((uint32_t)HandlePtr->kStopEdge << (uint32_t)CCU4_CC4_INS_EV1EM_Pos)\
10001468:	687b      	ldr	r3, [r7, #4]
1000146a:	699b      	ldr	r3, [r3, #24]
1000146c:	687a      	ldr	r2, [r7, #4]
1000146e:	6992      	ldr	r2, [r2, #24]
10001470:	6811      	ldr	r1, [r2, #0]
10001472:	6878      	ldr	r0, [r7, #4]
10001474:	2224      	movs	r2, #36	; 0x24
10001476:	5c82      	ldrb	r2, [r0, r2]
10001478:	0490      	lsls	r0, r2, #18
	    & (uint32_t)CCU4_CC4_INS_EV1EM_Msk)| (((uint32_t)PWMSP001_LPF  << (uint32_t)CCU4_CC4_INS_LPF1M_Pos)\
1000147a:	22c0      	movs	r2, #192	; 0xc0
1000147c:	0312      	lsls	r2, r2, #12
1000147e:	4002      	ands	r2, r0
    /* If external stop trigger is setelected */
    if (HandlePtr->kExtStopTrig == (uint8_t)SET)
    {
      HandlePtr->CC4yRegsPtr->INS &= (uint32_t)~((uint32_t)CCU4_CC4_INS_EV1EM_Msk | CCU4_CC4_INS_LPF1M_Msk);
      HandlePtr->CC4yRegsPtr->CMC &= (uint32_t)~CCU4_CC4_CMC_ENDS_Msk;
      HandlePtr->CC4yRegsPtr->INS |= ((((uint32_t)HandlePtr->kStopEdge << (uint32_t)CCU4_CC4_INS_EV1EM_Pos)\
10001480:	430a      	orrs	r2, r1
10001482:	601a      	str	r2, [r3, #0]
	    & (uint32_t)CCU4_CC4_INS_EV1EM_Msk)| (((uint32_t)PWMSP001_LPF  << (uint32_t)CCU4_CC4_INS_LPF1M_Pos)\
		  & (uint32_t)CCU4_CC4_INS_LPF1M_Msk));

      HandlePtr->CC4yRegsPtr->CMC |= (((uint32_t)PWMSP001_EVENT_1  <<
10001484:	687b      	ldr	r3, [r7, #4]
10001486:	699b      	ldr	r3, [r3, #24]
10001488:	687a      	ldr	r2, [r7, #4]
1000148a:	6992      	ldr	r2, [r2, #24]
1000148c:	6852      	ldr	r2, [r2, #4]
1000148e:	2108      	movs	r1, #8
10001490:	430a      	orrs	r2, r1
10001492:	605a      	str	r2, [r3, #4]
          (uint32_t)CCU4_CC4_CMC_ENDS_Pos)& (uint32_t)CCU4_CC4_CMC_ENDS_Msk);
    }/*End of if (HandlePtr->kExtStopTrig == SET)*/

    /*<<<DD_PWMSP001_API_1_4>>>*/
    /* Trap configurations if trap is enabled */
    if ((HandlePtr->kTrapEnable == (uint8_t)SET) &&\
10001494:	687b      	ldr	r3, [r7, #4]
10001496:	7c5b      	ldrb	r3, [r3, #17]
10001498:	2b01      	cmp	r3, #1
1000149a:	d12a      	bne.n	100014f2 <PWMSP001_lInit+0xd2>
        ((HandlePtr->kTimerConcatenation != (uint8_t)SET))
1000149c:	687a      	ldr	r2, [r7, #4]
1000149e:	2320      	movs	r3, #32
100014a0:	5cd3      	ldrb	r3, [r2, r3]
          (uint32_t)CCU4_CC4_CMC_ENDS_Pos)& (uint32_t)CCU4_CC4_CMC_ENDS_Msk);
    }/*End of if (HandlePtr->kExtStopTrig == SET)*/

    /*<<<DD_PWMSP001_API_1_4>>>*/
    /* Trap configurations if trap is enabled */
    if ((HandlePtr->kTrapEnable == (uint8_t)SET) &&\
100014a2:	2b01      	cmp	r3, #1
100014a4:	d025      	beq.n	100014f2 <PWMSP001_lInit+0xd2>
        ((HandlePtr->kTimerConcatenation != (uint8_t)SET))
    )
    {
      HandlePtr->CC4yRegsPtr -> INS &= ~((uint32_t)CCU4_CC4_INS_EV2EM_Msk | \
100014a6:	687b      	ldr	r3, [r7, #4]
100014a8:	699b      	ldr	r3, [r3, #24]
100014aa:	687a      	ldr	r2, [r7, #4]
100014ac:	6992      	ldr	r2, [r2, #24]
100014ae:	6811      	ldr	r1, [r2, #0]
100014b0:	4a91      	ldr	r2, [pc, #580]	; (100016f8 <PWMSP001_lInit+0x2d8>)
100014b2:	400a      	ands	r2, r1
100014b4:	601a      	str	r2, [r3, #0]
	    (uint32_t)CCU4_CC4_INS_EV2LM_Msk | (uint32_t)CCU4_CC4_INS_LPF2M_Msk);
      HandlePtr->CC4yRegsPtr->CMC &= (uint32_t)~CCU4_CC4_CMC_TS_Msk;
100014b6:	687b      	ldr	r3, [r7, #4]
100014b8:	699b      	ldr	r3, [r3, #24]
100014ba:	687a      	ldr	r2, [r7, #4]
100014bc:	6992      	ldr	r2, [r2, #24]
100014be:	6851      	ldr	r1, [r2, #4]
100014c0:	4a8e      	ldr	r2, [pc, #568]	; (100016fc <PWMSP001_lInit+0x2dc>)
100014c2:	400a      	ands	r2, r1
100014c4:	605a      	str	r2, [r3, #4]
      HandlePtr->CC4yRegsPtr -> INS |= ((((uint32_t)0 << (uint32_t)CCU4_CC4_INS_EV2EM_Pos)\
100014c6:	687b      	ldr	r3, [r7, #4]
100014c8:	699b      	ldr	r3, [r3, #24]
100014ca:	687a      	ldr	r2, [r7, #4]
100014cc:	6992      	ldr	r2, [r2, #24]
100014ce:	6811      	ldr	r1, [r2, #0]
	    &(uint32_t)CCU4_CC4_INS_EV2EM_Msk) | (((uint32_t)HandlePtr->kTrapLevel  <<	\
100014d0:	687a      	ldr	r2, [r7, #4]
100014d2:	7812      	ldrb	r2, [r2, #0]
100014d4:	0610      	lsls	r0, r2, #24
		  (uint32_t)CCU4_CC4_INS_EV2LM_Pos)& (uint32_t)CCU4_CC4_INS_EV2LM_Msk ) | \
100014d6:	2280      	movs	r2, #128	; 0x80
100014d8:	0452      	lsls	r2, r2, #17
100014da:	4002      	ands	r2, r0
    )
    {
      HandlePtr->CC4yRegsPtr -> INS &= ~((uint32_t)CCU4_CC4_INS_EV2EM_Msk | \
	    (uint32_t)CCU4_CC4_INS_EV2LM_Msk | (uint32_t)CCU4_CC4_INS_LPF2M_Msk);
      HandlePtr->CC4yRegsPtr->CMC &= (uint32_t)~CCU4_CC4_CMC_TS_Msk;
      HandlePtr->CC4yRegsPtr -> INS |= ((((uint32_t)0 << (uint32_t)CCU4_CC4_INS_EV2EM_Pos)\
100014dc:	430a      	orrs	r2, r1
100014de:	601a      	str	r2, [r3, #0]
	    &(uint32_t)CCU4_CC4_INS_EV2EM_Msk) | (((uint32_t)HandlePtr->kTrapLevel  <<	\
		  (uint32_t)CCU4_CC4_INS_EV2LM_Pos)& (uint32_t)CCU4_CC4_INS_EV2LM_Msk ) | \
		    (((uint32_t)0 << (uint32_t)CCU4_CC4_INS_LPF2M_Pos)& \
			  (uint32_t)CCU4_CC4_INS_LPF2M_Msk));

      HandlePtr->CC4yRegsPtr->CMC |= ((uint32_t)1 << (uint32_t)CCU4_CC4_CMC_TS_Pos);
100014e0:	687b      	ldr	r3, [r7, #4]
100014e2:	699b      	ldr	r3, [r3, #24]
100014e4:	687a      	ldr	r2, [r7, #4]
100014e6:	6992      	ldr	r2, [r2, #24]
100014e8:	6852      	ldr	r2, [r2, #4]
100014ea:	2180      	movs	r1, #128	; 0x80
100014ec:	0289      	lsls	r1, r1, #10
100014ee:	430a      	orrs	r2, r1
100014f0:	605a      	str	r2, [r3, #4]
    }/* End of  if (HandlePtr->kTrapEnable == (uint8_t)SET)*/
    
    HandlePtr->CC4yRegsPtr->TC &= ~((uint32_t)CCU4_CC4_TC_TCM_Msk | \
100014f2:	687b      	ldr	r3, [r7, #4]
100014f4:	699b      	ldr	r3, [r3, #24]
100014f6:	687a      	ldr	r2, [r7, #4]
100014f8:	6992      	ldr	r2, [r2, #24]
100014fa:	6951      	ldr	r1, [r2, #20]
100014fc:	4a80      	ldr	r2, [pc, #512]	; (10001700 <PWMSP001_lInit+0x2e0>)
100014fe:	400a      	ands	r2, r1
10001500:	615a      	str	r2, [r3, #20]
	   (uint32_t)CCU4_CC4_TC_CMOD_Msk | (uint32_t)CCU4_CC4_TC_STRM_Msk | \
	   (uint32_t)CCU4_CC4_TC_ENDM_Msk | (uint32_t)CCU4_CC4_TC_DITHE_Msk);
    
    HandlePtr->CC4yRegsPtr->TC |= (((uint32_t)HandlePtr->CountingModeType << \
10001502:	687b      	ldr	r3, [r7, #4]
10001504:	699b      	ldr	r3, [r3, #24]
10001506:	687a      	ldr	r2, [r7, #4]
10001508:	6992      	ldr	r2, [r2, #24]
1000150a:	6951      	ldr	r1, [r2, #20]
1000150c:	6878      	ldr	r0, [r7, #4]
1000150e:	2236      	movs	r2, #54	; 0x36
10001510:	5c82      	ldrb	r2, [r0, r2]
10001512:	1c10      	adds	r0, r2, #0
	  (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|\
10001514:	2201      	movs	r2, #1
10001516:	4010      	ands	r0, r2
		  (((uint32_t)PWMSP001_COMPARE_MODE  << \
		    (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
			  (((uint32_t)HandlePtr->ExtStartConfigType  << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
10001518:	687c      	ldr	r4, [r7, #4]
1000151a:	2234      	movs	r2, #52	; 0x34
1000151c:	5ca2      	ldrb	r2, [r4, r2]
1000151e:	0294      	lsls	r4, r2, #10
			    &(uint32_t)CCU4_CC4_TC_STRM_Msk)|(((uint32_t)HandlePtr->ExtStopConfigType <<\
10001520:	2280      	movs	r2, #128	; 0x80
10001522:	00d2      	lsls	r2, r2, #3
10001524:	4022      	ands	r2, r4
	   (uint32_t)CCU4_CC4_TC_ENDM_Msk | (uint32_t)CCU4_CC4_TC_DITHE_Msk);
    
    HandlePtr->CC4yRegsPtr->TC |= (((uint32_t)HandlePtr->CountingModeType << \
	  (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|\
		  (((uint32_t)PWMSP001_COMPARE_MODE  << \
		    (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
10001526:	4310      	orrs	r0, r2
			  (((uint32_t)HandlePtr->ExtStartConfigType  << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			    &(uint32_t)CCU4_CC4_TC_STRM_Msk)|(((uint32_t)HandlePtr->ExtStopConfigType <<\
10001528:	687c      	ldr	r4, [r7, #4]
1000152a:	2235      	movs	r2, #53	; 0x35
1000152c:	5ca2      	ldrb	r2, [r4, r2]
1000152e:	0214      	lsls	r4, r2, #8
				  (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);
10001530:	22c0      	movs	r2, #192	; 0xc0
10001532:	0092      	lsls	r2, r2, #2
10001534:	4022      	ands	r2, r4
    HandlePtr->CC4yRegsPtr->TC |= (((uint32_t)HandlePtr->CountingModeType << \
	  (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|\
		  (((uint32_t)PWMSP001_COMPARE_MODE  << \
		    (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
			  (((uint32_t)HandlePtr->ExtStartConfigType  << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			    &(uint32_t)CCU4_CC4_TC_STRM_Msk)|(((uint32_t)HandlePtr->ExtStopConfigType <<\
10001536:	4302      	orrs	r2, r0
    
    HandlePtr->CC4yRegsPtr->TC &= ~((uint32_t)CCU4_CC4_TC_TCM_Msk | \
	   (uint32_t)CCU4_CC4_TC_CMOD_Msk | (uint32_t)CCU4_CC4_TC_STRM_Msk | \
	   (uint32_t)CCU4_CC4_TC_ENDM_Msk | (uint32_t)CCU4_CC4_TC_DITHE_Msk);
    
    HandlePtr->CC4yRegsPtr->TC |= (((uint32_t)HandlePtr->CountingModeType << \
10001538:	430a      	orrs	r2, r1
1000153a:	615a      	str	r2, [r3, #20]
				  (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);
    /*
     * If timer concatenation is enabled during single shot mode lower timer 
     * should be free running
     */
	if (HandlePtr->kTimerConcatenation != (uint8_t)SET)
1000153c:	687a      	ldr	r2, [r7, #4]
1000153e:	2320      	movs	r3, #32
10001540:	5cd3      	ldrb	r3, [r2, r3]
10001542:	2b01      	cmp	r3, #1
10001544:	d00d      	beq.n	10001562 <PWMSP001_lInit+0x142>
	{
		WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TSSM_Msk, \
10001546:	687b      	ldr	r3, [r7, #4]
10001548:	699b      	ldr	r3, [r3, #24]
1000154a:	687a      	ldr	r2, [r7, #4]
1000154c:	7b12      	ldrb	r2, [r2, #12]
1000154e:	0051      	lsls	r1, r2, #1
10001550:	2202      	movs	r2, #2
10001552:	4011      	ands	r1, r2
10001554:	687a      	ldr	r2, [r7, #4]
10001556:	6992      	ldr	r2, [r2, #24]
10001558:	6952      	ldr	r2, [r2, #20]
1000155a:	2002      	movs	r0, #2
1000155c:	4382      	bics	r2, r0
1000155e:	430a      	orrs	r2, r1
10001560:	615a      	str	r2, [r3, #20]
			  		  (uint32_t)CCU4_CC4_TC_TSSM_Pos, HandlePtr->kTimerMode);
	} 
    
    /*Set the dither mode setting*/
    HandlePtr->CC4yRegsPtr->TC |= ((uint32_t)HandlePtr->kDitherSetting << \
10001562:	687b      	ldr	r3, [r7, #4]
10001564:	699b      	ldr	r3, [r3, #24]
10001566:	687a      	ldr	r2, [r7, #4]
10001568:	6992      	ldr	r2, [r2, #24]
1000156a:	6951      	ldr	r1, [r2, #20]
1000156c:	6878      	ldr	r0, [r7, #4]
1000156e:	2221      	movs	r2, #33	; 0x21
10001570:	5c82      	ldrb	r2, [r0, r2]
10001572:	0350      	lsls	r0, r2, #13
	  (uint32_t)CCU4_CC4_TC_DITHE_Pos) & (uint32_t)CCU4_CC4_TC_DITHE_Msk ;
10001574:	22c0      	movs	r2, #192	; 0xc0
10001576:	01d2      	lsls	r2, r2, #7
10001578:	4002      	ands	r2, r0
		WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TSSM_Msk, \
			  		  (uint32_t)CCU4_CC4_TC_TSSM_Pos, HandlePtr->kTimerMode);
	} 
    
    /*Set the dither mode setting*/
    HandlePtr->CC4yRegsPtr->TC |= ((uint32_t)HandlePtr->kDitherSetting << \
1000157a:	430a      	orrs	r2, r1
1000157c:	615a      	str	r2, [r3, #20]
	  (uint32_t)CCU4_CC4_TC_DITHE_Pos) & (uint32_t)CCU4_CC4_TC_DITHE_Msk ;
    
    WR_REG(HandlePtr->CC4yRegsPtr->DITS,(uint32_t)CCU4_CC4_DITS_DCVS_Msk,\
1000157e:	687b      	ldr	r3, [r7, #4]
10001580:	699b      	ldr	r3, [r3, #24]
10001582:	687a      	ldr	r2, [r7, #4]
10001584:	7b52      	ldrb	r2, [r2, #13]
10001586:	1c11      	adds	r1, r2, #0
10001588:	220f      	movs	r2, #15
1000158a:	4011      	ands	r1, r2
1000158c:	687a      	ldr	r2, [r7, #4]
1000158e:	6992      	ldr	r2, [r2, #24]
10001590:	6a12      	ldr	r2, [r2, #32]
10001592:	200f      	movs	r0, #15
10001594:	4382      	bics	r2, r0
10001596:	430a      	orrs	r2, r1
10001598:	621a      	str	r2, [r3, #32]
      (uint32_t)CCU4_CC4_DITS_DCVS_Pos, HandlePtr->kDitherCompare);

    /*Configure Trap mode as per GUI*/
    if(HandlePtr->kTimerConcatenation != (uint8_t)SET)
1000159a:	687a      	ldr	r2, [r7, #4]
1000159c:	2320      	movs	r3, #32
1000159e:	5cd3      	ldrb	r3, [r2, r3]
100015a0:	2b01      	cmp	r3, #1
100015a2:	d02c      	beq.n	100015fe <PWMSP001_lInit+0x1de>
    {
      /*<<<DD_PWMSP001_API_1_6>>>*/
      WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TRPSE_Msk,
100015a4:	687b      	ldr	r3, [r7, #4]
100015a6:	699b      	ldr	r3, [r3, #24]
100015a8:	687a      	ldr	r2, [r7, #4]
100015aa:	7c92      	ldrb	r2, [r2, #18]
100015ac:	0551      	lsls	r1, r2, #21
100015ae:	2280      	movs	r2, #128	; 0x80
100015b0:	0392      	lsls	r2, r2, #14
100015b2:	4011      	ands	r1, r2
100015b4:	687a      	ldr	r2, [r7, #4]
100015b6:	6992      	ldr	r2, [r2, #24]
100015b8:	6950      	ldr	r0, [r2, #20]
100015ba:	4a52      	ldr	r2, [pc, #328]	; (10001704 <PWMSP001_lInit+0x2e4>)
100015bc:	4002      	ands	r2, r0
100015be:	430a      	orrs	r2, r1
100015c0:	615a      	str	r2, [r3, #20]
          (uint32_t)CCU4_CC4_TC_TRPSE_Pos, HandlePtr->kTrapSync);

      WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TRPSW_Msk,
100015c2:	687b      	ldr	r3, [r7, #4]
100015c4:	699b      	ldr	r3, [r3, #24]
100015c6:	687a      	ldr	r2, [r7, #4]
100015c8:	7cd2      	ldrb	r2, [r2, #19]
100015ca:	0591      	lsls	r1, r2, #22
100015cc:	2280      	movs	r2, #128	; 0x80
100015ce:	03d2      	lsls	r2, r2, #15
100015d0:	4011      	ands	r1, r2
100015d2:	687a      	ldr	r2, [r7, #4]
100015d4:	6992      	ldr	r2, [r2, #24]
100015d6:	6950      	ldr	r0, [r2, #20]
100015d8:	4a4b      	ldr	r2, [pc, #300]	; (10001708 <PWMSP001_lInit+0x2e8>)
100015da:	4002      	ands	r2, r0
100015dc:	430a      	orrs	r2, r1
100015de:	615a      	str	r2, [r3, #20]
          (uint32_t)CCU4_CC4_TC_TRPSW_Pos, HandlePtr->kTrapExitControl);
      
	  WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TRAPE_Msk, \
100015e0:	687b      	ldr	r3, [r7, #4]
100015e2:	699b      	ldr	r3, [r3, #24]
100015e4:	687a      	ldr	r2, [r7, #4]
100015e6:	7c52      	ldrb	r2, [r2, #17]
100015e8:	0451      	lsls	r1, r2, #17
100015ea:	2280      	movs	r2, #128	; 0x80
100015ec:	0292      	lsls	r2, r2, #10
100015ee:	4011      	ands	r1, r2
100015f0:	687a      	ldr	r2, [r7, #4]
100015f2:	6992      	ldr	r2, [r2, #24]
100015f4:	6950      	ldr	r0, [r2, #20]
100015f6:	4a41      	ldr	r2, [pc, #260]	; (100016fc <PWMSP001_lInit+0x2dc>)
100015f8:	4002      	ands	r2, r0
100015fa:	430a      	orrs	r2, r1
100015fc:	615a      	str	r2, [r3, #20]
		  (uint32_t)CCU4_CC4_TC_TRAPE_Pos, HandlePtr->kTrapEnable);
    }
    /*Set the prescalar divider and passive level of the o/p signal.*/
    WR_REG(HandlePtr->CC4yRegsPtr->PSC, (uint32_t)CCU4_CC4_PSC_PSIV_Msk,\
100015fe:	687b      	ldr	r3, [r7, #4]
10001600:	699b      	ldr	r3, [r3, #24]
10001602:	6879      	ldr	r1, [r7, #4]
10001604:	2222      	movs	r2, #34	; 0x22
10001606:	5c8a      	ldrb	r2, [r1, r2]
10001608:	1c11      	adds	r1, r2, #0
1000160a:	220f      	movs	r2, #15
1000160c:	4011      	ands	r1, r2
1000160e:	687a      	ldr	r2, [r7, #4]
10001610:	6992      	ldr	r2, [r2, #24]
10001612:	6a52      	ldr	r2, [r2, #36]	; 0x24
10001614:	200f      	movs	r0, #15
10001616:	4382      	bics	r2, r0
10001618:	430a      	orrs	r2, r1
1000161a:	625a      	str	r2, [r3, #36]	; 0x24
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);
    HandlePtr->CC4yRegsPtr->PSL = HandlePtr->kPassiveLevel;
1000161c:	687b      	ldr	r3, [r7, #4]
1000161e:	699b      	ldr	r3, [r3, #24]
10001620:	687a      	ldr	r2, [r7, #4]
10001622:	7c12      	ldrb	r2, [r2, #16]
10001624:	619a      	str	r2, [r3, #24]

    /*<<<DD_PWMSP001_API_1_7>>>*/
    /*Setting period register's value*/
    HandlePtr->CC4yRegsPtr->PRS = (uint32_t)(HandlePtr->kPeriodVal & 0xFFFFU);
10001626:	687b      	ldr	r3, [r7, #4]
10001628:	699b      	ldr	r3, [r3, #24]
1000162a:	687a      	ldr	r2, [r7, #4]
1000162c:	6a92      	ldr	r2, [r2, #40]	; 0x28
1000162e:	0412      	lsls	r2, r2, #16
10001630:	0c12      	lsrs	r2, r2, #16
10001632:	635a      	str	r2, [r3, #52]	; 0x34
    /*Setting compare register's value*/
    HandlePtr->CC4yRegsPtr->CRS = (uint32_t)(HandlePtr->kCompareValue & 0xFFFFU);
10001634:	687b      	ldr	r3, [r7, #4]
10001636:	699b      	ldr	r3, [r3, #24]
10001638:	687a      	ldr	r2, [r7, #4]
1000163a:	6892      	ldr	r2, [r2, #8]
1000163c:	0412      	lsls	r2, r2, #16
1000163e:	0c12      	lsrs	r2, r2, #16
10001640:	63da      	str	r2, [r3, #60]	; 0x3c
    HandlePtr->CC4yRegsPtr->SWR |= PWMSP001_ALL_CCU4_INTR_CLEAR;
10001642:	687b      	ldr	r3, [r7, #4]
10001644:	699a      	ldr	r2, [r3, #24]
10001646:	687b      	ldr	r3, [r7, #4]
10001648:	6999      	ldr	r1, [r3, #24]
1000164a:	23b0      	movs	r3, #176	; 0xb0
1000164c:	58cb      	ldr	r3, [r1, r3]
1000164e:	492f      	ldr	r1, [pc, #188]	; (1000170c <PWMSP001_lInit+0x2ec>)
10001650:	4319      	orrs	r1, r3
10001652:	23b0      	movs	r3, #176	; 0xb0
10001654:	50d1      	str	r1, [r2, r3]

    /*Applying register's settings for the second slice if timer concatenation
     * is set */
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
10001656:	687a      	ldr	r2, [r7, #4]
10001658:	2320      	movs	r3, #32
1000165a:	5cd3      	ldrb	r3, [r2, r3]
1000165c:	2b01      	cmp	r3, #1
1000165e:	d10f      	bne.n	10001680 <PWMSP001_lInit+0x260>
    {
      PWMSP001_lConfigureSecondSlice(HandlePtr);
10001660:	687b      	ldr	r3, [r7, #4]
10001662:	1c18      	adds	r0, r3, #0
10001664:	f000 ff98 	bl	10002598 <PWMSP001_lConfigureSecondSlice>
      HandlePtr->CC4yRegs1Ptr->INTE |= HandlePtr->InterruptControl;
10001668:	687b      	ldr	r3, [r7, #4]
1000166a:	69da      	ldr	r2, [r3, #28]
1000166c:	687b      	ldr	r3, [r7, #4]
1000166e:	69d9      	ldr	r1, [r3, #28]
10001670:	23a4      	movs	r3, #164	; 0xa4
10001672:	58c9      	ldr	r1, [r1, r3]
10001674:	687b      	ldr	r3, [r7, #4]
10001676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
10001678:	4319      	orrs	r1, r3
1000167a:	23a4      	movs	r3, #164	; 0xa4
1000167c:	50d1      	str	r1, [r2, r3]
1000167e:	e00a      	b.n	10001696 <PWMSP001_lInit+0x276>

    } /*End of if (HandlePtr->kTimerConcatenation == SET)*/
    else
    {
      HandlePtr->CC4yRegsPtr->INTE |= HandlePtr->InterruptControl;
10001680:	687b      	ldr	r3, [r7, #4]
10001682:	699a      	ldr	r2, [r3, #24]
10001684:	687b      	ldr	r3, [r7, #4]
10001686:	6999      	ldr	r1, [r3, #24]
10001688:	23a4      	movs	r3, #164	; 0xa4
1000168a:	58c9      	ldr	r1, [r1, r3]
1000168c:	687b      	ldr	r3, [r7, #4]
1000168e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
10001690:	4319      	orrs	r1, r3
10001692:	23a4      	movs	r3, #164	; 0xa4
10001694:	50d1      	str	r1, [r2, r3]
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
10001696:	687b      	ldr	r3, [r7, #4]
10001698:	695b      	ldr	r3, [r3, #20]
1000169a:	687a      	ldr	r2, [r7, #4]
1000169c:	6952      	ldr	r2, [r2, #20]
1000169e:	6911      	ldr	r1, [r2, #16]
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
100016a0:	6878      	ldr	r0, [r7, #4]
100016a2:	2237      	movs	r2, #55	; 0x37
100016a4:	5c82      	ldrb	r2, [r0, r2]
      HandlePtr->CC4yRegsPtr->INTE |= HandlePtr->InterruptControl;
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
100016a6:	0092      	lsls	r2, r2, #2
100016a8:	2001      	movs	r0, #1
100016aa:	4090      	lsls	r0, r2
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
100016ac:	687c      	ldr	r4, [r7, #4]
100016ae:	2237      	movs	r2, #55	; 0x37
100016b0:	5ca2      	ldrb	r2, [r4, r2]
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
100016b2:	0092      	lsls	r2, r2, #2
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
100016b4:	3201      	adds	r2, #1
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
100016b6:	2401      	movs	r4, #1
100016b8:	1c25      	adds	r5, r4, #0
100016ba:	4095      	lsls	r5, r2
100016bc:	1c2a      	adds	r2, r5, #0
100016be:	4310      	orrs	r0, r2
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
		  (((uint32_t)4 * (uint32_t)HandlePtr->FirstSlice) + (uint32_t)2)));
100016c0:	687c      	ldr	r4, [r7, #4]
100016c2:	2237      	movs	r2, #55	; 0x37
100016c4:	5ca2      	ldrb	r2, [r4, r2]
100016c6:	0092      	lsls	r2, r2, #2
100016c8:	3202      	adds	r2, #2
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
100016ca:	2401      	movs	r4, #1
100016cc:	1c25      	adds	r5, r4, #0
100016ce:	4095      	lsls	r5, r2
100016d0:	1c2a      	adds	r2, r5, #0
100016d2:	4302      	orrs	r2, r0
      HandlePtr->CC4yRegsPtr->INTE |= HandlePtr->InterruptControl;
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
100016d4:	430a      	orrs	r2, r1
100016d6:	611a      	str	r2, [r3, #16]
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
		  (((uint32_t)4 * (uint32_t)HandlePtr->FirstSlice) + (uint32_t)2)));

    Status = (uint32_t)DAVEApp_SUCCESS;
100016d8:	2300      	movs	r3, #0
100016da:	60fb      	str	r3, [r7, #12]
    HandlePtr->DynamicDataType->StateType = PWMSP001_INITIALIZED;
100016dc:	687b      	ldr	r3, [r7, #4]
100016de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
100016e0:	2201      	movs	r2, #1
100016e2:	701a      	strb	r2, [r3, #0]
100016e4:	e000      	b.n	100016e8 <PWMSP001_lInit+0x2c8>
  do
  {
    /*<<<DD_PWMSP001_API_1_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
    {
      break;
100016e6:	46c0      	nop			; (mov r8, r8)

  if (Status != (uint32_t)DAVEApp_SUCCESS)
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  return Status;
100016e8:	68fb      	ldr	r3, [r7, #12]
}
100016ea:	1c18      	adds	r0, r3, #0
100016ec:	46bd      	mov	sp, r7
100016ee:	b004      	add	sp, #16
100016f0:	bdb0      	pop	{r4, r5, r7, pc}
100016f2:	46c0      	nop			; (mov r8, r8)
100016f4:	e7f3ffff 	.word	0xe7f3ffff
100016f8:	9ecfffff 	.word	0x9ecfffff
100016fc:	fffdffff 	.word	0xfffdffff
10001700:	ffff98f6 	.word	0xffff98f6
10001704:	ffdfffff 	.word	0xffdfffff
10001708:	ffbfffff 	.word	0xffbfffff
1000170c:	00000f0f 	.word	0x00000f0f

10001710 <PWMSP001_Deinit>:

/*<<<DD_PWMSP001_API_2>>>*/
/* This function de-initializes the app */
status_t PWMSP001_Deinit(const PWMSP001_HandleType* HandlePtr)
{
10001710:	b590      	push	{r4, r7, lr}
10001712:	b089      	sub	sp, #36	; 0x24
10001714:	af00      	add	r7, sp, #0
10001716:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
10001718:	2301      	movs	r3, #1
1000171a:	61fb      	str	r3, [r7, #28]
  uint32_t Temp2;
  uint32_t Temp3;
  uint32_t Temp4;

     /*<<<DD_PWMSP001_API_2_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
1000171c:	687b      	ldr	r3, [r7, #4]
1000171e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10001720:	781b      	ldrb	r3, [r3, #0]
10001722:	2b00      	cmp	r3, #0
10001724:	d100      	bne.n	10001728 <PWMSP001_Deinit+0x18>
10001726:	e091      	b.n	1000184c <PWMSP001_Deinit+0x13c>
    {
    /*<<<DD_PWMSP001_API_2_3>>>*/
    HandlePtr->CC4yRegsPtr->TCCLR = PWMSP001_SLICE_CLEAR;
10001728:	687b      	ldr	r3, [r7, #4]
1000172a:	699b      	ldr	r3, [r3, #24]
1000172c:	2207      	movs	r2, #7
1000172e:	611a      	str	r2, [r3, #16]
    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
10001730:	687b      	ldr	r3, [r7, #4]
10001732:	699a      	ldr	r2, [r3, #24]
10001734:	23b0      	movs	r3, #176	; 0xb0
10001736:	4948      	ldr	r1, [pc, #288]	; (10001858 <PWMSP001_Deinit+0x148>)
10001738:	50d1      	str	r1, [r2, r3]
    HandlePtr->CC4yRegsPtr->INTE = 0x00U;
1000173a:	687b      	ldr	r3, [r7, #4]
1000173c:	699a      	ldr	r2, [r3, #24]
1000173e:	23a4      	movs	r3, #164	; 0xa4
10001740:	2100      	movs	r1, #0
10001742:	50d1      	str	r1, [r2, r3]

    /*Set IDLE mode for selected slice*/
    HandlePtr->CC4yKernRegsPtr->GIDLS |= (((uint32_t)1<< ((uint32_t)CCU4_GIDLS_SS0I_Pos \
10001744:	687b      	ldr	r3, [r7, #4]
10001746:	695b      	ldr	r3, [r3, #20]
10001748:	687a      	ldr	r2, [r7, #4]
1000174a:	6952      	ldr	r2, [r2, #20]
1000174c:	6891      	ldr	r1, [r2, #8]
	  +(uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 << (uint32_t)CCU4_GIDLS_CPRB_Pos)\
1000174e:	6878      	ldr	r0, [r7, #4]
10001750:	2237      	movs	r2, #55	; 0x37
10001752:	5c82      	ldrb	r2, [r0, r2]
    HandlePtr->CC4yRegsPtr->TCCLR = PWMSP001_SLICE_CLEAR;
    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
    HandlePtr->CC4yRegsPtr->INTE = 0x00U;

    /*Set IDLE mode for selected slice*/
    HandlePtr->CC4yKernRegsPtr->GIDLS |= (((uint32_t)1<< ((uint32_t)CCU4_GIDLS_SS0I_Pos \
10001754:	2001      	movs	r0, #1
10001756:	1c04      	adds	r4, r0, #0
10001758:	4094      	lsls	r4, r2
1000175a:	1c22      	adds	r2, r4, #0
1000175c:	430a      	orrs	r2, r1
1000175e:	21c0      	movs	r1, #192	; 0xc0
10001760:	0089      	lsls	r1, r1, #2
10001762:	430a      	orrs	r2, r1
10001764:	609a      	str	r2, [r3, #8]
	  +(uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 << (uint32_t)CCU4_GIDLS_CPRB_Pos)\
	    |((uint32_t)1 << (uint32_t)CCU4_GIDLS_PSIC_Pos));

    /*Clear all the registers*/
    HandlePtr->CC4yRegsPtr->INS = 0x00U;
10001766:	687b      	ldr	r3, [r7, #4]
10001768:	699b      	ldr	r3, [r3, #24]
1000176a:	2200      	movs	r2, #0
1000176c:	601a      	str	r2, [r3, #0]
    HandlePtr->CC4yRegsPtr->CMC = 0x00U;
1000176e:	687b      	ldr	r3, [r7, #4]
10001770:	699b      	ldr	r3, [r3, #24]
10001772:	2200      	movs	r2, #0
10001774:	605a      	str	r2, [r3, #4]
    HandlePtr->CC4yRegsPtr->TC = 0x00U;
10001776:	687b      	ldr	r3, [r7, #4]
10001778:	699b      	ldr	r3, [r3, #24]
1000177a:	2200      	movs	r2, #0
1000177c:	615a      	str	r2, [r3, #20]
    HandlePtr->CC4yRegsPtr->PSC = 0x00U;
1000177e:	687b      	ldr	r3, [r7, #4]
10001780:	699b      	ldr	r3, [r3, #24]
10001782:	2200      	movs	r2, #0
10001784:	625a      	str	r2, [r3, #36]	; 0x24
    HandlePtr->CC4yRegsPtr->PSL = 0x00U;
10001786:	687b      	ldr	r3, [r7, #4]
10001788:	699b      	ldr	r3, [r3, #24]
1000178a:	2200      	movs	r2, #0
1000178c:	619a      	str	r2, [r3, #24]
    HandlePtr->CC4yRegsPtr->DITS = 0x00U;
1000178e:	687b      	ldr	r3, [r7, #4]
10001790:	699b      	ldr	r3, [r3, #24]
10001792:	2200      	movs	r2, #0
10001794:	621a      	str	r2, [r3, #32]
    HandlePtr->CC4yRegsPtr->CRS = 0x00U;
10001796:	687b      	ldr	r3, [r7, #4]
10001798:	699b      	ldr	r3, [r3, #24]
1000179a:	2200      	movs	r2, #0
1000179c:	63da      	str	r2, [r3, #60]	; 0x3c
    HandlePtr->CC4yRegsPtr->PRS = 0x00U;
1000179e:	687b      	ldr	r3, [r7, #4]
100017a0:	699b      	ldr	r3, [r3, #24]
100017a2:	2200      	movs	r2, #0
100017a4:	635a      	str	r2, [r3, #52]	; 0x34

    /*<<<DD_PWMSP001_API_2_2>>>*/
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
100017a6:	687a      	ldr	r2, [r7, #4]
100017a8:	2320      	movs	r3, #32
100017aa:	5cd3      	ldrb	r3, [r2, r3]
100017ac:	2b01      	cmp	r3, #1
100017ae:	d147      	bne.n	10001840 <PWMSP001_Deinit+0x130>
    {
      /*<<<DD_PWMSP001_API_2_3>>>*/
      HandlePtr->CC4yRegs1Ptr->TCCLR = PWMSP001_SLICE_CLEAR;
100017b0:	687b      	ldr	r3, [r7, #4]
100017b2:	69db      	ldr	r3, [r3, #28]
100017b4:	2207      	movs	r2, #7
100017b6:	611a      	str	r2, [r3, #16]
      HandlePtr->CC4yRegs1Ptr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
100017b8:	687b      	ldr	r3, [r7, #4]
100017ba:	69da      	ldr	r2, [r3, #28]
100017bc:	23b0      	movs	r3, #176	; 0xb0
100017be:	4926      	ldr	r1, [pc, #152]	; (10001858 <PWMSP001_Deinit+0x148>)
100017c0:	50d1      	str	r1, [r2, r3]
      HandlePtr->CC4yRegs1Ptr->INTE = 0x00U;
100017c2:	687b      	ldr	r3, [r7, #4]
100017c4:	69da      	ldr	r2, [r3, #28]
100017c6:	23a4      	movs	r3, #164	; 0xa4
100017c8:	2100      	movs	r1, #0
100017ca:	50d1      	str	r1, [r2, r3]

      /*Set IDLE mode for selected slice*/
      Temp4 = ((uint32_t)0x01 << (uint32_t)CCU4_GIDLS_PSIC_Pos);
100017cc:	2380      	movs	r3, #128	; 0x80
100017ce:	009b      	lsls	r3, r3, #2
100017d0:	61bb      	str	r3, [r7, #24]
      Temp3 = ((uint32_t)0x01 << CCU4_GIDLS_CPRB_Pos);
100017d2:	2380      	movs	r3, #128	; 0x80
100017d4:	005b      	lsls	r3, r3, #1
100017d6:	617b      	str	r3, [r7, #20]
      Temp2 = ((uint32_t)CCU4_GIDLS_SS0I_Pos + (uint32_t)HandlePtr->SecondSlice);
100017d8:	687a      	ldr	r2, [r7, #4]
100017da:	2338      	movs	r3, #56	; 0x38
100017dc:	5cd3      	ldrb	r3, [r2, r3]
100017de:	613b      	str	r3, [r7, #16]
      Temp1 = Temp3 | Temp4;
100017e0:	697a      	ldr	r2, [r7, #20]
100017e2:	69bb      	ldr	r3, [r7, #24]
100017e4:	4313      	orrs	r3, r2
100017e6:	60fb      	str	r3, [r7, #12]
      HandlePtr->CC4yKernRegsPtr->GIDLS |= (uint32_t)(((uint32_t)0x01 << Temp2 ) | Temp1);
100017e8:	687b      	ldr	r3, [r7, #4]
100017ea:	695b      	ldr	r3, [r3, #20]
100017ec:	687a      	ldr	r2, [r7, #4]
100017ee:	6952      	ldr	r2, [r2, #20]
100017f0:	6891      	ldr	r1, [r2, #8]
100017f2:	693a      	ldr	r2, [r7, #16]
100017f4:	2001      	movs	r0, #1
100017f6:	4090      	lsls	r0, r2
100017f8:	68fa      	ldr	r2, [r7, #12]
100017fa:	4302      	orrs	r2, r0
100017fc:	430a      	orrs	r2, r1
100017fe:	609a      	str	r2, [r3, #8]
      /*   Temp3 | Temp4 ); */

      /*Clear all the registers*/
      HandlePtr->CC4yRegs1Ptr->INS = 0x00U;
10001800:	687b      	ldr	r3, [r7, #4]
10001802:	69db      	ldr	r3, [r3, #28]
10001804:	2200      	movs	r2, #0
10001806:	601a      	str	r2, [r3, #0]
      HandlePtr->CC4yRegs1Ptr->CMC = 0x00U;
10001808:	687b      	ldr	r3, [r7, #4]
1000180a:	69db      	ldr	r3, [r3, #28]
1000180c:	2200      	movs	r2, #0
1000180e:	605a      	str	r2, [r3, #4]
      HandlePtr->CC4yRegs1Ptr->TC = 0x00U;
10001810:	687b      	ldr	r3, [r7, #4]
10001812:	69db      	ldr	r3, [r3, #28]
10001814:	2200      	movs	r2, #0
10001816:	615a      	str	r2, [r3, #20]
      HandlePtr->CC4yRegs1Ptr->PSC = 0x00U;
10001818:	687b      	ldr	r3, [r7, #4]
1000181a:	69db      	ldr	r3, [r3, #28]
1000181c:	2200      	movs	r2, #0
1000181e:	625a      	str	r2, [r3, #36]	; 0x24
      HandlePtr->CC4yRegs1Ptr->PSL = 0x00U;
10001820:	687b      	ldr	r3, [r7, #4]
10001822:	69db      	ldr	r3, [r3, #28]
10001824:	2200      	movs	r2, #0
10001826:	619a      	str	r2, [r3, #24]
      HandlePtr->CC4yRegs1Ptr->DITS = 0x00U;
10001828:	687b      	ldr	r3, [r7, #4]
1000182a:	69db      	ldr	r3, [r3, #28]
1000182c:	2200      	movs	r2, #0
1000182e:	621a      	str	r2, [r3, #32]
      HandlePtr->CC4yRegs1Ptr->CRS = 0x00U;
10001830:	687b      	ldr	r3, [r7, #4]
10001832:	69db      	ldr	r3, [r3, #28]
10001834:	2200      	movs	r2, #0
10001836:	63da      	str	r2, [r3, #60]	; 0x3c
      HandlePtr->CC4yRegs1Ptr->PRS = 0x00U;
10001838:	687b      	ldr	r3, [r7, #4]
1000183a:	69db      	ldr	r3, [r3, #28]
1000183c:	2200      	movs	r2, #0
1000183e:	635a      	str	r2, [r3, #52]	; 0x34
    }/*End of if (HandlePtr->kTimerConcatenation == (uint8_t)SET)*/

    HandlePtr->DynamicDataType->StateType = PWMSP001_UNINITIALIZED;
10001840:	687b      	ldr	r3, [r7, #4]
10001842:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10001844:	2200      	movs	r2, #0
10001846:	701a      	strb	r2, [r3, #0]

    Status = (uint32_t)DAVEApp_SUCCESS;
10001848:	2300      	movs	r3, #0
1000184a:	61fb      	str	r3, [r7, #28]

  if (Status != (uint32_t)DAVEApp_SUCCESS)
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  return Status;
1000184c:	69fb      	ldr	r3, [r7, #28]
}
1000184e:	1c18      	adds	r0, r3, #0
10001850:	46bd      	mov	sp, r7
10001852:	b009      	add	sp, #36	; 0x24
10001854:	bd90      	pop	{r4, r7, pc}
10001856:	46c0      	nop			; (mov r8, r8)
10001858:	00000f0f 	.word	0x00000f0f

1000185c <PWMSP001_Start>:

/*<<<DD_PWMSP001_API_3>>>*/
/* This function starts the app. 
 * This needs to be called even if external start is configured.*/
status_t PWMSP001_Start(const PWMSP001_HandleType* HandlePtr)
{
1000185c:	b590      	push	{r4, r7, lr}
1000185e:	b085      	sub	sp, #20
10001860:	af00      	add	r7, sp, #0
10001862:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
10001864:	2301      	movs	r3, #1
10001866:	60fb      	str	r3, [r7, #12]

  do
  {
    /*<<<DD_PWMSP001_API_3_1>>>*/
    if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
10001868:	687b      	ldr	r3, [r7, #4]
1000186a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
1000186c:	781b      	ldrb	r3, [r3, #0]
1000186e:	2b01      	cmp	r3, #1
10001870:	d005      	beq.n	1000187e <PWMSP001_Start+0x22>
        (HandlePtr->DynamicDataType->StateType != PWMSP001_STOPPED))
10001872:	687b      	ldr	r3, [r7, #4]
10001874:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10001876:	781b      	ldrb	r3, [r3, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;

  do
  {
    /*<<<DD_PWMSP001_API_3_1>>>*/
    if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
10001878:	2b03      	cmp	r3, #3
1000187a:	d000      	beq.n	1000187e <PWMSP001_Start+0x22>
1000187c:	e09f      	b.n	100019be <PWMSP001_Start+0x162>
    {
      DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
      break;
    }

    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
1000187e:	687b      	ldr	r3, [r7, #4]
10001880:	699a      	ldr	r2, [r3, #24]
10001882:	23b0      	movs	r3, #176	; 0xb0
10001884:	4951      	ldr	r1, [pc, #324]	; (100019cc <PWMSP001_Start+0x170>)
10001886:	50d1      	str	r1, [r2, r3]
    
    /*<<<DD_PWMSP001_API_3_2>>>*/
	HandlePtr->CC4yKernRegsPtr->GIDLC |=
10001888:	687b      	ldr	r3, [r7, #4]
1000188a:	695b      	ldr	r3, [r3, #20]
1000188c:	687a      	ldr	r2, [r7, #4]
1000188e:	6952      	ldr	r2, [r2, #20]
10001890:	68d1      	ldr	r1, [r2, #12]
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->FirstSlice)) );
10001892:	6878      	ldr	r0, [r7, #4]
10001894:	2237      	movs	r2, #55	; 0x37
10001896:	5c82      	ldrb	r2, [r0, r2]

    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
    
    /*<<<DD_PWMSP001_API_3_2>>>*/
	HandlePtr->CC4yKernRegsPtr->GIDLC |=
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
10001898:	2001      	movs	r0, #1
1000189a:	1c04      	adds	r4, r0, #0
1000189c:	4094      	lsls	r4, r2
1000189e:	1c22      	adds	r2, r4, #0
    }

    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
    
    /*<<<DD_PWMSP001_API_3_2>>>*/
	HandlePtr->CC4yKernRegsPtr->GIDLC |=
100018a0:	430a      	orrs	r2, r1
100018a2:	60da      	str	r2, [r3, #12]
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->FirstSlice)) );
	if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
100018a4:	687a      	ldr	r2, [r7, #4]
100018a6:	2320      	movs	r3, #32
100018a8:	5cd3      	ldrb	r3, [r2, r3]
100018aa:	2b01      	cmp	r3, #1
100018ac:	d10d      	bne.n	100018ca <PWMSP001_Start+0x6e>
	{
	  HandlePtr->CC4yKernRegsPtr->GIDLC |=
100018ae:	687b      	ldr	r3, [r7, #4]
100018b0:	695b      	ldr	r3, [r3, #20]
100018b2:	687a      	ldr	r2, [r7, #4]
100018b4:	6952      	ldr	r2, [r2, #20]
100018b6:	68d1      	ldr	r1, [r2, #12]
		  ((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->SecondSlice));
100018b8:	6878      	ldr	r0, [r7, #4]
100018ba:	2238      	movs	r2, #56	; 0x38
100018bc:	5c82      	ldrb	r2, [r0, r2]
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->FirstSlice)) );
	if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
	{
	  HandlePtr->CC4yKernRegsPtr->GIDLC |=
		  ((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
100018be:	2001      	movs	r0, #1
100018c0:	1c04      	adds	r4, r0, #0
100018c2:	4094      	lsls	r4, r2
100018c4:	1c22      	adds	r2, r4, #0
	HandlePtr->CC4yKernRegsPtr->GIDLC |=
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->FirstSlice)) );
	if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
	{
	  HandlePtr->CC4yKernRegsPtr->GIDLC |=
100018c6:	430a      	orrs	r2, r1
100018c8:	60da      	str	r2, [r3, #12]
		  ((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->SecondSlice));
	} /*End if (HandlePtr->kTimerConcatenation == SET)*/
	
    /*Set run bit of slices if external start is not configured*/
    if (HandlePtr->kExtStartTrig == (uint8_t)RESET)
100018ca:	687b      	ldr	r3, [r7, #4]
100018cc:	7b9b      	ldrb	r3, [r3, #14]
100018ce:	2b00      	cmp	r3, #0
100018d0:	d115      	bne.n	100018fe <PWMSP001_Start+0xa2>
    {
      HandlePtr->CC4yRegsPtr->TCSET |= (uint32_t)1;
100018d2:	687b      	ldr	r3, [r7, #4]
100018d4:	699b      	ldr	r3, [r3, #24]
100018d6:	687a      	ldr	r2, [r7, #4]
100018d8:	6992      	ldr	r2, [r2, #24]
100018da:	68d2      	ldr	r2, [r2, #12]
100018dc:	2101      	movs	r1, #1
100018de:	430a      	orrs	r2, r1
100018e0:	60da      	str	r2, [r3, #12]
      if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
100018e2:	687a      	ldr	r2, [r7, #4]
100018e4:	2320      	movs	r3, #32
100018e6:	5cd3      	ldrb	r3, [r2, r3]
100018e8:	2b01      	cmp	r3, #1
100018ea:	d161      	bne.n	100019b0 <PWMSP001_Start+0x154>
      {
        HandlePtr->CC4yRegs1Ptr->TCSET |= (uint32_t)1;
100018ec:	687b      	ldr	r3, [r7, #4]
100018ee:	69db      	ldr	r3, [r3, #28]
100018f0:	687a      	ldr	r2, [r7, #4]
100018f2:	69d2      	ldr	r2, [r2, #28]
100018f4:	68d2      	ldr	r2, [r2, #12]
100018f6:	2101      	movs	r1, #1
100018f8:	430a      	orrs	r2, r1
100018fa:	60da      	str	r2, [r3, #12]
100018fc:	e058      	b.n	100019b0 <PWMSP001_Start+0x154>
      }
    }/*End of  if (HandlePtr->kExtStartTrig == (uint8_t)RESET)*/
    else
    {
      /*<<<DD_PWMSP001_API_1_2>>>*/
      if (HandlePtr->kExtStartTrig == (uint8_t)SET)
100018fe:	687b      	ldr	r3, [r7, #4]
10001900:	7b9b      	ldrb	r3, [r3, #14]
10001902:	2b01      	cmp	r3, #1
10001904:	d125      	bne.n	10001952 <PWMSP001_Start+0xf6>
      {
        HandlePtr->CC4yRegsPtr->INS &= ~((uint32_t)CCU4_CC4_INS_EV0EM_Msk | \
10001906:	687b      	ldr	r3, [r7, #4]
10001908:	699b      	ldr	r3, [r3, #24]
1000190a:	687a      	ldr	r2, [r7, #4]
1000190c:	6992      	ldr	r2, [r2, #24]
1000190e:	6811      	ldr	r1, [r2, #0]
10001910:	4a2f      	ldr	r2, [pc, #188]	; (100019d0 <PWMSP001_Start+0x174>)
10001912:	400a      	ands	r2, r1
10001914:	601a      	str	r2, [r3, #0]
		  (uint32_t)CCU4_CC4_INS_LPF0M_Msk);
        HandlePtr->CC4yRegsPtr->CMC &= ~(uint32_t)CCU4_CC4_CMC_STRTS_Msk;
10001916:	687b      	ldr	r3, [r7, #4]
10001918:	699b      	ldr	r3, [r3, #24]
1000191a:	687a      	ldr	r2, [r7, #4]
1000191c:	6992      	ldr	r2, [r2, #24]
1000191e:	6852      	ldr	r2, [r2, #4]
10001920:	2103      	movs	r1, #3
10001922:	438a      	bics	r2, r1
10001924:	605a      	str	r2, [r3, #4]
        HandlePtr->CC4yRegsPtr->INS |=
10001926:	687b      	ldr	r3, [r7, #4]
10001928:	699b      	ldr	r3, [r3, #24]
1000192a:	687a      	ldr	r2, [r7, #4]
1000192c:	6992      	ldr	r2, [r2, #24]
1000192e:	6811      	ldr	r1, [r2, #0]
            ((((uint32_t)HandlePtr->kStartEdge  << (uint32_t)CCU4_CC4_INS_EV0EM_Pos)& \
10001930:	6878      	ldr	r0, [r7, #4]
10001932:	2223      	movs	r2, #35	; 0x23
10001934:	5c82      	ldrb	r2, [r0, r2]
10001936:	0410      	lsls	r0, r2, #16
			  (uint32_t)CCU4_CC4_INS_EV0EM_Msk) | (((uint32_t)PWMSP001_LPF   << \
10001938:	22c0      	movs	r2, #192	; 0xc0
1000193a:	0292      	lsls	r2, r2, #10
1000193c:	4002      	ands	r2, r0
      if (HandlePtr->kExtStartTrig == (uint8_t)SET)
      {
        HandlePtr->CC4yRegsPtr->INS &= ~((uint32_t)CCU4_CC4_INS_EV0EM_Msk | \
		  (uint32_t)CCU4_CC4_INS_LPF0M_Msk);
        HandlePtr->CC4yRegsPtr->CMC &= ~(uint32_t)CCU4_CC4_CMC_STRTS_Msk;
        HandlePtr->CC4yRegsPtr->INS |=
1000193e:	430a      	orrs	r2, r1
10001940:	601a      	str	r2, [r3, #0]
            ((((uint32_t)HandlePtr->kStartEdge  << (uint32_t)CCU4_CC4_INS_EV0EM_Pos)& \
			  (uint32_t)CCU4_CC4_INS_EV0EM_Msk) | (((uint32_t)PWMSP001_LPF   << \
                (uint32_t)CCU4_CC4_INS_LPF0M_Pos)& (uint32_t)CCU4_CC4_INS_LPF0M_Msk));
        HandlePtr->CC4yRegsPtr->CMC |= (((uint32_t)PWMSP001_EVENT_0  <<
10001942:	687b      	ldr	r3, [r7, #4]
10001944:	699b      	ldr	r3, [r3, #24]
10001946:	687a      	ldr	r2, [r7, #4]
10001948:	6992      	ldr	r2, [r2, #24]
1000194a:	6852      	ldr	r2, [r2, #4]
1000194c:	2101      	movs	r1, #1
1000194e:	430a      	orrs	r2, r1
10001950:	605a      	str	r2, [r3, #4]
            (uint32_t)CCU4_CC4_CMC_STRTS_Pos)& (uint32_t)CCU4_CC4_CMC_STRTS_Msk);
      }/*End of if (HandlePtr->kExtStartTrig == (uint8_t)SET)*/
      /*<<<DD_PWMSP001_nonAPI_1_2>>>*/
      if ((HandlePtr->kExtStartTrig == (uint8_t)SET) &&\
10001952:	687b      	ldr	r3, [r7, #4]
10001954:	7b9b      	ldrb	r3, [r3, #14]
10001956:	2b01      	cmp	r3, #1
10001958:	d12a      	bne.n	100019b0 <PWMSP001_Start+0x154>
          (HandlePtr->kTimerConcatenation == (uint8_t)SET)
1000195a:	687a      	ldr	r2, [r7, #4]
1000195c:	2320      	movs	r3, #32
1000195e:	5cd3      	ldrb	r3, [r2, r3]
                (uint32_t)CCU4_CC4_INS_LPF0M_Pos)& (uint32_t)CCU4_CC4_INS_LPF0M_Msk));
        HandlePtr->CC4yRegsPtr->CMC |= (((uint32_t)PWMSP001_EVENT_0  <<
            (uint32_t)CCU4_CC4_CMC_STRTS_Pos)& (uint32_t)CCU4_CC4_CMC_STRTS_Msk);
      }/*End of if (HandlePtr->kExtStartTrig == (uint8_t)SET)*/
      /*<<<DD_PWMSP001_nonAPI_1_2>>>*/
      if ((HandlePtr->kExtStartTrig == (uint8_t)SET) &&\
10001960:	2b01      	cmp	r3, #1
10001962:	d125      	bne.n	100019b0 <PWMSP001_Start+0x154>
          (HandlePtr->kTimerConcatenation == (uint8_t)SET)
      )
      {
        HandlePtr->CC4yRegs1Ptr->INS &= (uint32_t)~(CCU4_CC4_INS_EV0EM_Msk | CCU4_CC4_INS_LPF0M_Msk);
10001964:	687b      	ldr	r3, [r7, #4]
10001966:	69db      	ldr	r3, [r3, #28]
10001968:	687a      	ldr	r2, [r7, #4]
1000196a:	69d2      	ldr	r2, [r2, #28]
1000196c:	6811      	ldr	r1, [r2, #0]
1000196e:	4a18      	ldr	r2, [pc, #96]	; (100019d0 <PWMSP001_Start+0x174>)
10001970:	400a      	ands	r2, r1
10001972:	601a      	str	r2, [r3, #0]
        HandlePtr->CC4yRegs1Ptr->CMC &= (uint32_t)~(CCU4_CC4_CMC_STRTS_Msk);
10001974:	687b      	ldr	r3, [r7, #4]
10001976:	69db      	ldr	r3, [r3, #28]
10001978:	687a      	ldr	r2, [r7, #4]
1000197a:	69d2      	ldr	r2, [r2, #28]
1000197c:	6852      	ldr	r2, [r2, #4]
1000197e:	2103      	movs	r1, #3
10001980:	438a      	bics	r2, r1
10001982:	605a      	str	r2, [r3, #4]
        HandlePtr->CC4yRegs1Ptr->INS |=
10001984:	687b      	ldr	r3, [r7, #4]
10001986:	69db      	ldr	r3, [r3, #28]
10001988:	687a      	ldr	r2, [r7, #4]
1000198a:	69d2      	ldr	r2, [r2, #28]
1000198c:	6811      	ldr	r1, [r2, #0]
            ((((uint32_t)HandlePtr->kStartEdge  << (uint32_t)CCU4_CC4_INS_EV0EM_Pos)& \
1000198e:	6878      	ldr	r0, [r7, #4]
10001990:	2223      	movs	r2, #35	; 0x23
10001992:	5c82      	ldrb	r2, [r0, r2]
10001994:	0410      	lsls	r0, r2, #16
			  (uint32_t)CCU4_CC4_INS_EV0EM_Msk) | (((uint32_t)PWMSP001_LPF  <<
10001996:	22c0      	movs	r2, #192	; 0xc0
10001998:	0292      	lsls	r2, r2, #10
1000199a:	4002      	ands	r2, r0
          (HandlePtr->kTimerConcatenation == (uint8_t)SET)
      )
      {
        HandlePtr->CC4yRegs1Ptr->INS &= (uint32_t)~(CCU4_CC4_INS_EV0EM_Msk | CCU4_CC4_INS_LPF0M_Msk);
        HandlePtr->CC4yRegs1Ptr->CMC &= (uint32_t)~(CCU4_CC4_CMC_STRTS_Msk);
        HandlePtr->CC4yRegs1Ptr->INS |=
1000199c:	430a      	orrs	r2, r1
1000199e:	601a      	str	r2, [r3, #0]
            ((((uint32_t)HandlePtr->kStartEdge  << (uint32_t)CCU4_CC4_INS_EV0EM_Pos)& \
			  (uint32_t)CCU4_CC4_INS_EV0EM_Msk) | (((uint32_t)PWMSP001_LPF  <<
                    (uint32_t)CCU4_CC4_INS_LPF0M_Pos)& (uint32_t)CCU4_CC4_INS_LPF0M_Msk));
        HandlePtr->CC4yRegs1Ptr->CMC |= (((uint32_t)PWMSP001_EVENT_0  << \
100019a0:	687b      	ldr	r3, [r7, #4]
100019a2:	69db      	ldr	r3, [r3, #28]
100019a4:	687a      	ldr	r2, [r7, #4]
100019a6:	69d2      	ldr	r2, [r2, #28]
100019a8:	6852      	ldr	r2, [r2, #4]
100019aa:	2101      	movs	r1, #1
100019ac:	430a      	orrs	r2, r1
100019ae:	605a      	str	r2, [r3, #4]
		  (uint32_t)CCU4_CC4_CMC_STRTS_Pos) & (uint32_t)CCU4_CC4_CMC_STRTS_Msk);
      }/*End of if (HandlePtr->kExtStartTrig == SET)*/
    }

    HandlePtr->DynamicDataType->StateType = PWMSP001_RUNNING;
100019b0:	687b      	ldr	r3, [r7, #4]
100019b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
100019b4:	2202      	movs	r2, #2
100019b6:	701a      	strb	r2, [r3, #0]
    Status = (uint32_t)DAVEApp_SUCCESS;
100019b8:	2300      	movs	r3, #0
100019ba:	60fb      	str	r3, [r7, #12]
100019bc:	e000      	b.n	100019c0 <PWMSP001_Start+0x164>
    /*<<<DD_PWMSP001_API_3_1>>>*/
    if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
        (HandlePtr->DynamicDataType->StateType != PWMSP001_STOPPED))
    {
      DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
      break;
100019be:	46c0      	nop			; (mov r8, r8)
    }

    HandlePtr->DynamicDataType->StateType = PWMSP001_RUNNING;
    Status = (uint32_t)DAVEApp_SUCCESS;
  } while (0);
  return Status;
100019c0:	68fb      	ldr	r3, [r7, #12]
}
100019c2:	1c18      	adds	r0, r3, #0
100019c4:	46bd      	mov	sp, r7
100019c6:	b005      	add	sp, #20
100019c8:	bd90      	pop	{r4, r7, pc}
100019ca:	46c0      	nop			; (mov r8, r8)
100019cc:	00000f0f 	.word	0x00000f0f
100019d0:	f9fcffff 	.word	0xf9fcffff

100019d4 <PWMSP001_Stop>:

/*<<<DD_PWMSP001_API_4>>>*/
/* This function stops the app */
status_t PWMSP001_Stop(const PWMSP001_HandleType* HandlePtr)
{
100019d4:	b580      	push	{r7, lr}
100019d6:	b086      	sub	sp, #24
100019d8:	af00      	add	r7, sp, #0
100019da:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
100019dc:	2301      	movs	r3, #1
100019de:	617b      	str	r3, [r7, #20]
  uint32_t Temp2;
  
  do
  {
    /*<<<DD_PWMSP001_API_4_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_RUNNING)
100019e0:	687b      	ldr	r3, [r7, #4]
100019e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
100019e4:	781b      	ldrb	r3, [r3, #0]
100019e6:	2b02      	cmp	r3, #2
100019e8:	d139      	bne.n	10001a5e <PWMSP001_Stop+0x8a>
    {
      break;
    }
    else
    {
      Temp1 = ((uint32_t)CCU4_GIDLS_SS0I_Pos + (uint32_t)HandlePtr->FirstSlice);
100019ea:	687a      	ldr	r2, [r7, #4]
100019ec:	2337      	movs	r3, #55	; 0x37
100019ee:	5cd3      	ldrb	r3, [r2, r3]
100019f0:	613b      	str	r3, [r7, #16]
      Temp2 = ((uint32_t)0x01 << CCU4_GIDLS_PSIC_Pos);
100019f2:	2380      	movs	r3, #128	; 0x80
100019f4:	009b      	lsls	r3, r3, #2
100019f6:	60fb      	str	r3, [r7, #12]
      HandlePtr->CC4yRegsPtr->TCCLR = PWMSP001_SLICE_CLEAR;
100019f8:	687b      	ldr	r3, [r7, #4]
100019fa:	699b      	ldr	r3, [r3, #24]
100019fc:	2207      	movs	r2, #7
100019fe:	611a      	str	r2, [r3, #16]
      HandlePtr->CC4yKernRegsPtr->GIDLS |= (((uint32_t)0x01 << Temp1 ) | Temp2 );
10001a00:	687b      	ldr	r3, [r7, #4]
10001a02:	695b      	ldr	r3, [r3, #20]
10001a04:	687a      	ldr	r2, [r7, #4]
10001a06:	6952      	ldr	r2, [r2, #20]
10001a08:	6891      	ldr	r1, [r2, #8]
10001a0a:	693a      	ldr	r2, [r7, #16]
10001a0c:	2001      	movs	r0, #1
10001a0e:	4090      	lsls	r0, r2
10001a10:	68fa      	ldr	r2, [r7, #12]
10001a12:	4302      	orrs	r2, r0
10001a14:	430a      	orrs	r2, r1
10001a16:	609a      	str	r2, [r3, #8]

      if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
10001a18:	687a      	ldr	r2, [r7, #4]
10001a1a:	2320      	movs	r3, #32
10001a1c:	5cd3      	ldrb	r3, [r2, r3]
10001a1e:	2b01      	cmp	r3, #1
10001a20:	d116      	bne.n	10001a50 <PWMSP001_Stop+0x7c>
      {
        HandlePtr->CC4yRegs1Ptr->TCCLR = PWMSP001_SLICE_CLEAR;
10001a22:	687b      	ldr	r3, [r7, #4]
10001a24:	69db      	ldr	r3, [r3, #28]
10001a26:	2207      	movs	r2, #7
10001a28:	611a      	str	r2, [r3, #16]
        Temp1 = ((uint32_t)CCU4_GIDLS_SS0I_Pos + (uint32_t)HandlePtr->SecondSlice);
10001a2a:	687a      	ldr	r2, [r7, #4]
10001a2c:	2338      	movs	r3, #56	; 0x38
10001a2e:	5cd3      	ldrb	r3, [r2, r3]
10001a30:	613b      	str	r3, [r7, #16]
        Temp2 = ((uint32_t)0x01 << CCU4_GIDLS_PSIC_Pos);
10001a32:	2380      	movs	r3, #128	; 0x80
10001a34:	009b      	lsls	r3, r3, #2
10001a36:	60fb      	str	r3, [r7, #12]
        HandlePtr->CC4yKernRegsPtr->GIDLS |= (((uint32_t)0x01 << Temp1) | Temp2 );
10001a38:	687b      	ldr	r3, [r7, #4]
10001a3a:	695b      	ldr	r3, [r3, #20]
10001a3c:	687a      	ldr	r2, [r7, #4]
10001a3e:	6952      	ldr	r2, [r2, #20]
10001a40:	6891      	ldr	r1, [r2, #8]
10001a42:	693a      	ldr	r2, [r7, #16]
10001a44:	2001      	movs	r0, #1
10001a46:	4090      	lsls	r0, r2
10001a48:	68fa      	ldr	r2, [r7, #12]
10001a4a:	4302      	orrs	r2, r0
10001a4c:	430a      	orrs	r2, r1
10001a4e:	609a      	str	r2, [r3, #8]
      }/*End of  if (HandlePtr->kTimerConcatenation == (uint8_t)SET)*/

      HandlePtr->DynamicDataType->StateType = PWMSP001_STOPPED;
10001a50:	687b      	ldr	r3, [r7, #4]
10001a52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10001a54:	2203      	movs	r2, #3
10001a56:	701a      	strb	r2, [r3, #0]
      Status = (uint32_t)DAVEApp_SUCCESS;
10001a58:	2300      	movs	r3, #0
10001a5a:	617b      	str	r3, [r7, #20]
10001a5c:	e000      	b.n	10001a60 <PWMSP001_Stop+0x8c>
  do
  {
    /*<<<DD_PWMSP001_API_4_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_RUNNING)
    {
      break;
10001a5e:	46c0      	nop			; (mov r8, r8)

  if (Status != (uint32_t)DAVEApp_SUCCESS)
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  return Status;
10001a60:	697b      	ldr	r3, [r7, #20]
}
10001a62:	1c18      	adds	r0, r3, #0
10001a64:	46bd      	mov	sp, r7
10001a66:	b006      	add	sp, #24
10001a68:	bd80      	pop	{r7, pc}
10001a6a:	46c0      	nop			; (mov r8, r8)

10001a6c <PWMSP001_SetCompare>:
status_t PWMSP001_SetCompare
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t Compare
)
{
10001a6c:	b580      	push	{r7, lr}
10001a6e:	b084      	sub	sp, #16
10001a70:	af00      	add	r7, sp, #0
10001a72:	6078      	str	r0, [r7, #4]
10001a74:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
10001a76:	2301      	movs	r3, #1
10001a78:	60fb      	str	r3, [r7, #12]
  uint32_t period;

  if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
10001a7a:	687a      	ldr	r2, [r7, #4]
10001a7c:	2320      	movs	r3, #32
10001a7e:	5cd3      	ldrb	r3, [r2, r3]
10001a80:	2b01      	cmp	r3, #1
10001a82:	d109      	bne.n	10001a98 <PWMSP001_SetCompare+0x2c>
	  period=(uint32_t)(((uint32_t)HandlePtr->CC4yRegs1Ptr->PRS<<16U)|(uint32_t)HandlePtr->CC4yRegsPtr->PRS);
10001a84:	687b      	ldr	r3, [r7, #4]
10001a86:	69db      	ldr	r3, [r3, #28]
10001a88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
10001a8a:	041a      	lsls	r2, r3, #16
10001a8c:	687b      	ldr	r3, [r7, #4]
10001a8e:	699b      	ldr	r3, [r3, #24]
10001a90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
10001a92:	4313      	orrs	r3, r2
10001a94:	60bb      	str	r3, [r7, #8]
10001a96:	e003      	b.n	10001aa0 <PWMSP001_SetCompare+0x34>
  else
	  period=(uint32_t)HandlePtr->CC4yRegsPtr->PRS;
10001a98:	687b      	ldr	r3, [r7, #4]
10001a9a:	699b      	ldr	r3, [r3, #24]
10001a9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
10001a9e:	60bb      	str	r3, [r7, #8]

  /*<<<DD_PWMSP001_API_5_1>>>*/
  if ( HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
10001aa0:	687b      	ldr	r3, [r7, #4]
10001aa2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10001aa4:	781b      	ldrb	r3, [r3, #0]
10001aa6:	2b00      	cmp	r3, #0
10001aa8:	d01c      	beq.n	10001ae4 <PWMSP001_SetCompare+0x78>
  {
    if ((Compare > (uint32_t)HandlePtr->kMaxPeriodVal) &&
10001aaa:	687b      	ldr	r3, [r7, #4]
10001aac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
10001aae:	683b      	ldr	r3, [r7, #0]
10001ab0:	429a      	cmp	r2, r3
10001ab2:	d207      	bcs.n	10001ac4 <PWMSP001_SetCompare+0x58>
        (HandlePtr->kTimerConcatenation == (uint8_t)RESET))
10001ab4:	687a      	ldr	r2, [r7, #4]
10001ab6:	2320      	movs	r3, #32
10001ab8:	5cd3      	ldrb	r3, [r2, r3]
	  period=(uint32_t)HandlePtr->CC4yRegsPtr->PRS;

  /*<<<DD_PWMSP001_API_5_1>>>*/
  if ( HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
  {
    if ((Compare > (uint32_t)HandlePtr->kMaxPeriodVal) &&
10001aba:	2b00      	cmp	r3, #0
10001abc:	d102      	bne.n	10001ac4 <PWMSP001_SetCompare+0x58>
        (HandlePtr->kTimerConcatenation == (uint8_t)RESET))
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
10001abe:	2302      	movs	r3, #2
10001ac0:	60fb      	str	r3, [r7, #12]
10001ac2:	e00f      	b.n	10001ae4 <PWMSP001_SetCompare+0x78>
    }
    else
    {
      /*if compare value is greater or equal to the period value, output should be with 0% dutycycle.
	  Since setting exact period value will create the spikes,we are adding 1 and setting to the register*/
	  if (Compare >= (uint32_t)period)
10001ac4:	683a      	ldr	r2, [r7, #0]
10001ac6:	68bb      	ldr	r3, [r7, #8]
10001ac8:	429a      	cmp	r2, r3
10001aca:	d302      	bcc.n	10001ad2 <PWMSP001_SetCompare+0x66>
	  {
		  Compare = (uint32_t)period + 1U;
10001acc:	68bb      	ldr	r3, [r7, #8]
10001ace:	3301      	adds	r3, #1
10001ad0:	603b      	str	r3, [r7, #0]
	  }
      /* Call function as per the configured mode */
      HandlePtr->SetCompareFuncPtr((const void*)HandlePtr, Compare);
10001ad2:	687b      	ldr	r3, [r7, #4]
10001ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
10001ad6:	6879      	ldr	r1, [r7, #4]
10001ad8:	683a      	ldr	r2, [r7, #0]
10001ada:	1c08      	adds	r0, r1, #0
10001adc:	1c11      	adds	r1, r2, #0
10001ade:	4798      	blx	r3
      Status = (uint32_t)DAVEApp_SUCCESS;
10001ae0:	2300      	movs	r3, #0
10001ae2:	60fb      	str	r3, [r7, #12]
    }
  }
  return Status;
10001ae4:	68fb      	ldr	r3, [r7, #12]
}
10001ae6:	1c18      	adds	r0, r3, #0
10001ae8:	46bd      	mov	sp, r7
10001aea:	b004      	add	sp, #16
10001aec:	bd80      	pop	{r7, pc}
10001aee:	46c0      	nop			; (mov r8, r8)

10001af0 <PWMSP001_lSetCompareEdgeAlign>:
void PWMSP001_lSetCompareEdgeAlign
(
    void* Handle,
    uint32_t Compare
)
{
10001af0:	b590      	push	{r4, r7, lr}
10001af2:	b087      	sub	sp, #28
10001af4:	af00      	add	r7, sp, #0
10001af6:	6078      	str	r0, [r7, #4]
10001af8:	6039      	str	r1, [r7, #0]
  uint32_t Temp1;
  uint32_t Temp2;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
10001afa:	687b      	ldr	r3, [r7, #4]
10001afc:	617b      	str	r3, [r7, #20]
  HandlePtr->CC4yRegsPtr->CRS = (Compare & 0xFFFFU);
10001afe:	697b      	ldr	r3, [r7, #20]
10001b00:	699b      	ldr	r3, [r3, #24]
10001b02:	683a      	ldr	r2, [r7, #0]
10001b04:	0412      	lsls	r2, r2, #16
10001b06:	0c12      	lsrs	r2, r2, #16
10001b08:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Request shadow transfer */
  Temp2 = (4U*(uint32_t)HandlePtr->FirstSlice);
10001b0a:	697a      	ldr	r2, [r7, #20]
10001b0c:	2337      	movs	r3, #55	; 0x37
10001b0e:	5cd3      	ldrb	r3, [r2, r3]
10001b10:	009b      	lsls	r3, r3, #2
10001b12:	613b      	str	r3, [r7, #16]
  Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + Temp2;
10001b14:	693b      	ldr	r3, [r7, #16]
10001b16:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp1);
10001b18:	697b      	ldr	r3, [r7, #20]
10001b1a:	695b      	ldr	r3, [r3, #20]
10001b1c:	697a      	ldr	r2, [r7, #20]
10001b1e:	6952      	ldr	r2, [r2, #20]
10001b20:	6911      	ldr	r1, [r2, #16]
10001b22:	68fa      	ldr	r2, [r7, #12]
10001b24:	2001      	movs	r0, #1
10001b26:	1c04      	adds	r4, r0, #0
10001b28:	4094      	lsls	r4, r2
10001b2a:	1c22      	adds	r2, r4, #0
10001b2c:	430a      	orrs	r2, r1
10001b2e:	611a      	str	r2, [r3, #16]
}
10001b30:	46bd      	mov	sp, r7
10001b32:	b007      	add	sp, #28
10001b34:	bd90      	pop	{r4, r7, pc}
10001b36:	46c0      	nop			; (mov r8, r8)

10001b38 <PWMSP001_lSetCompareEdgeAlignTimerConcat>:
void PWMSP001_lSetCompareEdgeAlignTimerConcat
(
    void* Handle,
    uint32_t Compare
)
{
10001b38:	b5b0      	push	{r4, r5, r7, lr}
10001b3a:	b088      	sub	sp, #32
10001b3c:	af00      	add	r7, sp, #0
10001b3e:	6078      	str	r0, [r7, #4]
10001b40:	6039      	str	r1, [r7, #0]
  uint32_t FirstSliceCompareVal = 0x00U;
10001b42:	2300      	movs	r3, #0
10001b44:	61fb      	str	r3, [r7, #28]
  uint32_t SecondSliceCompareVal = 0x00U;
10001b46:	2300      	movs	r3, #0
10001b48:	61bb      	str	r3, [r7, #24]
  uint32_t Temp1;
  uint32_t Temp2;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
10001b4a:	687b      	ldr	r3, [r7, #4]
10001b4c:	617b      	str	r3, [r7, #20]
   * register of second slice.
   * This is done to achieve compare register value of first slice
   * to be less than period register value.
   */
  FirstSliceCompareVal = (uint32_t)Compare % \
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
10001b4e:	697b      	ldr	r3, [r7, #20]
10001b50:	699b      	ldr	r3, [r3, #24]
10001b52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
10001b54:	b29b      	uxth	r3, r3
   * compare register of first slice and quotient is written in compare
   * register of second slice.
   * This is done to achieve compare register value of first slice
   * to be less than period register value.
   */
  FirstSliceCompareVal = (uint32_t)Compare % \
10001b56:	683a      	ldr	r2, [r7, #0]
10001b58:	1c10      	adds	r0, r2, #0
10001b5a:	1c19      	adds	r1, r3, #0
10001b5c:	f001 fa3c 	bl	10002fd8 <__aeabi_uidivmod>
10001b60:	1c0b      	adds	r3, r1, #0
10001b62:	61fb      	str	r3, [r7, #28]
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
  SecondSliceCompareVal = (uint32_t)Compare /
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
10001b64:	697b      	ldr	r3, [r7, #20]
10001b66:	699b      	ldr	r3, [r3, #24]
10001b68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
10001b6a:	b29b      	uxth	r3, r3
   * This is done to achieve compare register value of first slice
   * to be less than period register value.
   */
  FirstSliceCompareVal = (uint32_t)Compare % \
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
  SecondSliceCompareVal = (uint32_t)Compare /
10001b6c:	6838      	ldr	r0, [r7, #0]
10001b6e:	1c19      	adds	r1, r3, #0
10001b70:	f001 f9ee 	bl	10002f50 <__aeabi_uidiv>
10001b74:	1c03      	adds	r3, r0, #0
10001b76:	61bb      	str	r3, [r7, #24]
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
  
  HandlePtr->CC4yRegsPtr->CRS = (FirstSliceCompareVal & 0xFFFFU);
10001b78:	697b      	ldr	r3, [r7, #20]
10001b7a:	699b      	ldr	r3, [r3, #24]
10001b7c:	69fa      	ldr	r2, [r7, #28]
10001b7e:	0412      	lsls	r2, r2, #16
10001b80:	0c12      	lsrs	r2, r2, #16
10001b82:	63da      	str	r2, [r3, #60]	; 0x3c
  HandlePtr->CC4yRegs1Ptr->CRS = (SecondSliceCompareVal & 0xFFFFU);
10001b84:	697b      	ldr	r3, [r7, #20]
10001b86:	69db      	ldr	r3, [r3, #28]
10001b88:	69ba      	ldr	r2, [r7, #24]
10001b8a:	0412      	lsls	r2, r2, #16
10001b8c:	0c12      	lsrs	r2, r2, #16
10001b8e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Request shadow transfer */
  Temp1 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice));
10001b90:	697a      	ldr	r2, [r7, #20]
10001b92:	2338      	movs	r3, #56	; 0x38
10001b94:	5cd3      	ldrb	r3, [r2, r3]
10001b96:	009b      	lsls	r3, r3, #2
10001b98:	613b      	str	r3, [r7, #16]
  Temp2 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice));
10001b9a:	697a      	ldr	r2, [r7, #20]
10001b9c:	2337      	movs	r3, #55	; 0x37
10001b9e:	5cd3      	ldrb	r3, [r2, r3]
10001ba0:	009b      	lsls	r3, r3, #2
10001ba2:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 << Temp2 ) | ((uint32_t)0x01 << Temp1));
10001ba4:	697b      	ldr	r3, [r7, #20]
10001ba6:	695b      	ldr	r3, [r3, #20]
10001ba8:	697a      	ldr	r2, [r7, #20]
10001baa:	6952      	ldr	r2, [r2, #20]
10001bac:	6911      	ldr	r1, [r2, #16]
10001bae:	68fa      	ldr	r2, [r7, #12]
10001bb0:	2001      	movs	r0, #1
10001bb2:	4090      	lsls	r0, r2
10001bb4:	693a      	ldr	r2, [r7, #16]
10001bb6:	2401      	movs	r4, #1
10001bb8:	1c25      	adds	r5, r4, #0
10001bba:	4095      	lsls	r5, r2
10001bbc:	1c2a      	adds	r2, r5, #0
10001bbe:	4302      	orrs	r2, r0
10001bc0:	430a      	orrs	r2, r1
10001bc2:	611a      	str	r2, [r3, #16]
}
10001bc4:	46bd      	mov	sp, r7
10001bc6:	b008      	add	sp, #32
10001bc8:	bdb0      	pop	{r4, r5, r7, pc}
10001bca:	46c0      	nop			; (mov r8, r8)

10001bcc <PWMSP001_lSetCompareCenterAlign>:
void PWMSP001_lSetCompareCenterAlign
(
    void* Handle,
    uint32_t Compare
)
{
10001bcc:	b590      	push	{r4, r7, lr}
10001bce:	b085      	sub	sp, #20
10001bd0:	af00      	add	r7, sp, #0
10001bd2:	6078      	str	r0, [r7, #4]
10001bd4:	6039      	str	r1, [r7, #0]
  uint32_t Temp1;
  /*<<<DD_PWMSP001_API_5_3>>>*/
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
10001bd6:	687b      	ldr	r3, [r7, #4]
10001bd8:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yRegsPtr->CRS = (Compare & 0xFFFFU);
10001bda:	68fb      	ldr	r3, [r7, #12]
10001bdc:	699b      	ldr	r3, [r3, #24]
10001bde:	683a      	ldr	r2, [r7, #0]
10001be0:	0412      	lsls	r2, r2, #16
10001be2:	0c12      	lsrs	r2, r2, #16
10001be4:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Request shadow transfer */
  Temp1 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U*(uint32_t)HandlePtr->FirstSlice));
10001be6:	68fa      	ldr	r2, [r7, #12]
10001be8:	2337      	movs	r3, #55	; 0x37
10001bea:	5cd3      	ldrb	r3, [r2, r3]
10001bec:	009b      	lsls	r3, r3, #2
10001bee:	60bb      	str	r3, [r7, #8]
  HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp1);
10001bf0:	68fb      	ldr	r3, [r7, #12]
10001bf2:	695b      	ldr	r3, [r3, #20]
10001bf4:	68fa      	ldr	r2, [r7, #12]
10001bf6:	6952      	ldr	r2, [r2, #20]
10001bf8:	6911      	ldr	r1, [r2, #16]
10001bfa:	68ba      	ldr	r2, [r7, #8]
10001bfc:	2001      	movs	r0, #1
10001bfe:	1c04      	adds	r4, r0, #0
10001c00:	4094      	lsls	r4, r2
10001c02:	1c22      	adds	r2, r4, #0
10001c04:	430a      	orrs	r2, r1
10001c06:	611a      	str	r2, [r3, #16]
}
10001c08:	46bd      	mov	sp, r7
10001c0a:	b005      	add	sp, #20
10001c0c:	bd90      	pop	{r4, r7, pc}
10001c0e:	46c0      	nop			; (mov r8, r8)

10001c10 <PWMSP001_SetDutyCycle>:
status_t PWMSP001_SetDutyCycle
(
    const PWMSP001_HandleType* HandlePtr,
    float Duty
)
{
10001c10:	b580      	push	{r7, lr}
10001c12:	b084      	sub	sp, #16
10001c14:	af00      	add	r7, sp, #0
10001c16:	6078      	str	r0, [r7, #4]
10001c18:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
10001c1a:	2301      	movs	r3, #1
10001c1c:	60fb      	str	r3, [r7, #12]

  if ( HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
10001c1e:	687b      	ldr	r3, [r7, #4]
10001c20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10001c22:	781b      	ldrb	r3, [r3, #0]
10001c24:	2b00      	cmp	r3, #0
10001c26:	d019      	beq.n	10001c5c <PWMSP001_SetDutyCycle+0x4c>
  {
  if((Duty > (float)100) || ((float)Duty < (float)0))
10001c28:	6838      	ldr	r0, [r7, #0]
10001c2a:	490f      	ldr	r1, [pc, #60]	; (10001c68 <PWMSP001_SetDutyCycle+0x58>)
10001c2c:	f001 fa06 	bl	1000303c <__aeabi_fcmpgt>
10001c30:	1c03      	adds	r3, r0, #0
10001c32:	2b00      	cmp	r3, #0
10001c34:	d106      	bne.n	10001c44 <PWMSP001_SetDutyCycle+0x34>
10001c36:	6838      	ldr	r0, [r7, #0]
10001c38:	2100      	movs	r1, #0
10001c3a:	f001 f9eb 	bl	10003014 <__aeabi_fcmplt>
10001c3e:	1c03      	adds	r3, r0, #0
10001c40:	2b00      	cmp	r3, #0
10001c42:	d002      	beq.n	10001c4a <PWMSP001_SetDutyCycle+0x3a>
  {
    Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
10001c44:	2302      	movs	r3, #2
10001c46:	60fb      	str	r3, [r7, #12]
10001c48:	e008      	b.n	10001c5c <PWMSP001_SetDutyCycle+0x4c>
  }
  else
  {
    /* Call the function as per configured mode */
    HandlePtr->SetDutyFuncPtr((const void*)HandlePtr, Duty);
10001c4a:	687b      	ldr	r3, [r7, #4]
10001c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
10001c4e:	6879      	ldr	r1, [r7, #4]
10001c50:	683a      	ldr	r2, [r7, #0]
10001c52:	1c08      	adds	r0, r1, #0
10001c54:	1c11      	adds	r1, r2, #0
10001c56:	4798      	blx	r3
    Status = (uint32_t)DAVEApp_SUCCESS;
10001c58:	2300      	movs	r3, #0
10001c5a:	60fb      	str	r3, [r7, #12]
  }
  }
  return (Status);
10001c5c:	68fb      	ldr	r3, [r7, #12]
}
10001c5e:	1c18      	adds	r0, r3, #0
10001c60:	46bd      	mov	sp, r7
10001c62:	b004      	add	sp, #16
10001c64:	bd80      	pop	{r7, pc}
10001c66:	46c0      	nop			; (mov r8, r8)
10001c68:	42c80000 	.word	0x42c80000

10001c6c <PWMSP001_lSetDutyEdgeAlign>:
void PWMSP001_lSetDutyEdgeAlign
(
    void* Handle,
    float Duty
)
{
10001c6c:	b590      	push	{r4, r7, lr}
10001c6e:	b089      	sub	sp, #36	; 0x24
10001c70:	af00      	add	r7, sp, #0
10001c72:	6078      	str	r0, [r7, #4]
10001c74:	6039      	str	r1, [r7, #0]
  uint32_t FirstSliceCompareVal = (uint32_t)0;
10001c76:	2300      	movs	r3, #0
10001c78:	61fb      	str	r3, [r7, #28]
  uint32_t Temp1;
  float fDuty, fPRS ;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
10001c7a:	687b      	ldr	r3, [r7, #4]
10001c7c:	61bb      	str	r3, [r7, #24]
  fDuty = Duty;
10001c7e:	683b      	ldr	r3, [r7, #0]
10001c80:	617b      	str	r3, [r7, #20]
  
  /*<<<DD_PWMSP001_API_15_3>>>*/
  
  fDuty = (float)((float)100.00 - (float)fDuty)/(float)100.00;
10001c82:	481c      	ldr	r0, [pc, #112]	; (10001cf4 <PWMSP001_lSetDutyEdgeAlign+0x88>)
10001c84:	6979      	ldr	r1, [r7, #20]
10001c86:	f001 fd27 	bl	100036d8 <__aeabi_fsub>
10001c8a:	1c03      	adds	r3, r0, #0
10001c8c:	1c18      	adds	r0, r3, #0
10001c8e:	4919      	ldr	r1, [pc, #100]	; (10001cf4 <PWMSP001_lSetDutyEdgeAlign+0x88>)
10001c90:	f001 fa00 	bl	10003094 <__aeabi_fdiv>
10001c94:	1c03      	adds	r3, r0, #0
10001c96:	617b      	str	r3, [r7, #20]
  fPRS = (float)((uint32_t)HandlePtr->CC4yRegsPtr->PRS + 1U);
10001c98:	69bb      	ldr	r3, [r7, #24]
10001c9a:	699b      	ldr	r3, [r3, #24]
10001c9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
10001c9e:	3301      	adds	r3, #1
10001ca0:	1c18      	adds	r0, r3, #0
10001ca2:	f001 ff13 	bl	10003acc <__aeabi_ui2f>
10001ca6:	1c03      	adds	r3, r0, #0
10001ca8:	613b      	str	r3, [r7, #16]
  FirstSliceCompareVal = (uint32_t)( fPRS * fDuty);
10001caa:	6938      	ldr	r0, [r7, #16]
10001cac:	6979      	ldr	r1, [r7, #20]
10001cae:	f001 fbe3 	bl	10003478 <__aeabi_fmul>
10001cb2:	1c03      	adds	r3, r0, #0
10001cb4:	1c18      	adds	r0, r3, #0
10001cb6:	f001 f9d5 	bl	10003064 <__aeabi_f2uiz>
10001cba:	1c03      	adds	r3, r0, #0
10001cbc:	61fb      	str	r3, [r7, #28]
  HandlePtr->CC4yRegsPtr->CRS = FirstSliceCompareVal  & 0xFFFFU;
10001cbe:	69bb      	ldr	r3, [r7, #24]
10001cc0:	699b      	ldr	r3, [r3, #24]
10001cc2:	69fa      	ldr	r2, [r7, #28]
10001cc4:	0412      	lsls	r2, r2, #16
10001cc6:	0c12      	lsrs	r2, r2, #16
10001cc8:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /*Shadow transfer */
  Temp1 =  ((uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4 *(uint32_t)HandlePtr->FirstSlice));
10001cca:	69ba      	ldr	r2, [r7, #24]
10001ccc:	2337      	movs	r3, #55	; 0x37
10001cce:	5cd3      	ldrb	r3, [r2, r3]
10001cd0:	009b      	lsls	r3, r3, #2
10001cd2:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)((uint32_t)0x01 << (uint32_t)Temp1);
10001cd4:	69bb      	ldr	r3, [r7, #24]
10001cd6:	695b      	ldr	r3, [r3, #20]
10001cd8:	69ba      	ldr	r2, [r7, #24]
10001cda:	6952      	ldr	r2, [r2, #20]
10001cdc:	6911      	ldr	r1, [r2, #16]
10001cde:	68fa      	ldr	r2, [r7, #12]
10001ce0:	2001      	movs	r0, #1
10001ce2:	1c04      	adds	r4, r0, #0
10001ce4:	4094      	lsls	r4, r2
10001ce6:	1c22      	adds	r2, r4, #0
10001ce8:	430a      	orrs	r2, r1
10001cea:	611a      	str	r2, [r3, #16]
  /*Update dynamic handle */
}
10001cec:	46bd      	mov	sp, r7
10001cee:	b009      	add	sp, #36	; 0x24
10001cf0:	bd90      	pop	{r4, r7, pc}
10001cf2:	46c0      	nop			; (mov r8, r8)
10001cf4:	42c80000 	.word	0x42c80000

10001cf8 <PWMSP001_lSetDutyEdgeAlignTimerConcat>:
void PWMSP001_lSetDutyEdgeAlignTimerConcat
(
    void* Handle,
    float Duty
)
{
10001cf8:	b5b0      	push	{r4, r5, r7, lr}
10001cfa:	b08a      	sub	sp, #40	; 0x28
10001cfc:	af00      	add	r7, sp, #0
10001cfe:	6078      	str	r0, [r7, #4]
10001d00:	6039      	str	r1, [r7, #0]
  uint32_t Compare = (uint32_t)0;
10001d02:	2300      	movs	r3, #0
10001d04:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t FirstSliceCompareVal = (uint32_t)0;
10001d06:	2300      	movs	r3, #0
10001d08:	623b      	str	r3, [r7, #32]
  uint32_t SecondSliceCompareVal = (uint32_t)0;
10001d0a:	2300      	movs	r3, #0
10001d0c:	61fb      	str	r3, [r7, #28]
  uint32_t Temp2;
  uint32_t Temp3;
  float fDuty, fPRS ;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
10001d0e:	687b      	ldr	r3, [r7, #4]
10001d10:	61bb      	str	r3, [r7, #24]
  
  fDuty = Duty;
10001d12:	683b      	ldr	r3, [r7, #0]
10001d14:	617b      	str	r3, [r7, #20]
  /*<<<DD_PWMSP001_API_15_4>>>*/
  /* Find the compare register value from the duty cycle and period register value */
  Compare =(uint32_t)HandlePtr->CC4yRegs1Ptr->PRS + 1U;
10001d16:	69bb      	ldr	r3, [r7, #24]
10001d18:	69db      	ldr	r3, [r3, #28]
10001d1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
10001d1c:	3301      	adds	r3, #1
10001d1e:	627b      	str	r3, [r7, #36]	; 0x24
  Compare *= ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU) +1U); 
10001d20:	69bb      	ldr	r3, [r7, #24]
10001d22:	699b      	ldr	r3, [r3, #24]
10001d24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
10001d26:	041b      	lsls	r3, r3, #16
10001d28:	0c1b      	lsrs	r3, r3, #16
10001d2a:	1c5a      	adds	r2, r3, #1
10001d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10001d2e:	4353      	muls	r3, r2
10001d30:	627b      	str	r3, [r7, #36]	; 0x24
  Compare +=  (uint32_t)1;
10001d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10001d34:	3301      	adds	r3, #1
10001d36:	627b      	str	r3, [r7, #36]	; 0x24
  
  fDuty = ((float)100.00 - (float)fDuty)/(float)100.00;
10001d38:	482c      	ldr	r0, [pc, #176]	; (10001dec <PWMSP001_lSetDutyEdgeAlignTimerConcat+0xf4>)
10001d3a:	6979      	ldr	r1, [r7, #20]
10001d3c:	f001 fccc 	bl	100036d8 <__aeabi_fsub>
10001d40:	1c03      	adds	r3, r0, #0
10001d42:	1c18      	adds	r0, r3, #0
10001d44:	4929      	ldr	r1, [pc, #164]	; (10001dec <PWMSP001_lSetDutyEdgeAlignTimerConcat+0xf4>)
10001d46:	f001 f9a5 	bl	10003094 <__aeabi_fdiv>
10001d4a:	1c03      	adds	r3, r0, #0
10001d4c:	617b      	str	r3, [r7, #20]
  fPRS = (float)(Compare);
10001d4e:	6a78      	ldr	r0, [r7, #36]	; 0x24
10001d50:	f001 febc 	bl	10003acc <__aeabi_ui2f>
10001d54:	1c03      	adds	r3, r0, #0
10001d56:	613b      	str	r3, [r7, #16]
  Compare = (uint32_t)( fPRS * fDuty);
10001d58:	6938      	ldr	r0, [r7, #16]
10001d5a:	6979      	ldr	r1, [r7, #20]
10001d5c:	f001 fb8c 	bl	10003478 <__aeabi_fmul>
10001d60:	1c03      	adds	r3, r0, #0
10001d62:	1c18      	adds	r0, r3, #0
10001d64:	f001 f97e 	bl	10003064 <__aeabi_f2uiz>
10001d68:	1c03      	adds	r3, r0, #0
10001d6a:	627b      	str	r3, [r7, #36]	; 0x24

  FirstSliceCompareVal =(uint32_t)
                    ((uint32_t)Compare % ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
10001d6c:	69bb      	ldr	r3, [r7, #24]
10001d6e:	699b      	ldr	r3, [r3, #24]
10001d70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
10001d72:	041b      	lsls	r3, r3, #16
10001d74:	0c1b      	lsrs	r3, r3, #16
  
  fDuty = ((float)100.00 - (float)fDuty)/(float)100.00;
  fPRS = (float)(Compare);
  Compare = (uint32_t)( fPRS * fDuty);

  FirstSliceCompareVal =(uint32_t)
10001d76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
10001d78:	1c10      	adds	r0, r2, #0
10001d7a:	1c19      	adds	r1, r3, #0
10001d7c:	f001 f92c 	bl	10002fd8 <__aeabi_uidivmod>
10001d80:	1c0b      	adds	r3, r1, #0
10001d82:	623b      	str	r3, [r7, #32]
                    ((uint32_t)Compare % ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
  HandlePtr->CC4yRegsPtr->CRS = (uint32_t)FirstSliceCompareVal  & 0xFFFFU;
10001d84:	69bb      	ldr	r3, [r7, #24]
10001d86:	699b      	ldr	r3, [r3, #24]
10001d88:	6a3a      	ldr	r2, [r7, #32]
10001d8a:	0412      	lsls	r2, r2, #16
10001d8c:	0c12      	lsrs	r2, r2, #16
10001d8e:	63da      	str	r2, [r3, #60]	; 0x3c
  SecondSliceCompareVal = (uint32_t)
                    ((uint32_t)Compare / ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
10001d90:	69bb      	ldr	r3, [r7, #24]
10001d92:	699b      	ldr	r3, [r3, #24]
10001d94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
10001d96:	041b      	lsls	r3, r3, #16
10001d98:	0c1b      	lsrs	r3, r3, #16
  Compare = (uint32_t)( fPRS * fDuty);

  FirstSliceCompareVal =(uint32_t)
                    ((uint32_t)Compare % ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
  HandlePtr->CC4yRegsPtr->CRS = (uint32_t)FirstSliceCompareVal  & 0xFFFFU;
  SecondSliceCompareVal = (uint32_t)
10001d9a:	6a78      	ldr	r0, [r7, #36]	; 0x24
10001d9c:	1c19      	adds	r1, r3, #0
10001d9e:	f001 f8d7 	bl	10002f50 <__aeabi_uidiv>
10001da2:	1c03      	adds	r3, r0, #0
10001da4:	61fb      	str	r3, [r7, #28]
                    ((uint32_t)Compare / ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
  HandlePtr->CC4yRegs1Ptr->CRS = (uint32_t)SecondSliceCompareVal  & 0xFFFFU;
10001da6:	69bb      	ldr	r3, [r7, #24]
10001da8:	69db      	ldr	r3, [r3, #28]
10001daa:	69fa      	ldr	r2, [r7, #28]
10001dac:	0412      	lsls	r2, r2, #16
10001dae:	0c12      	lsrs	r2, r2, #16
10001db0:	63da      	str	r2, [r3, #60]	; 0x3c

  /** shadow transfer */
  Temp2 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice));
10001db2:	69ba      	ldr	r2, [r7, #24]
10001db4:	2337      	movs	r3, #55	; 0x37
10001db6:	5cd3      	ldrb	r3, [r2, r3]
10001db8:	009b      	lsls	r3, r3, #2
10001dba:	60fb      	str	r3, [r7, #12]
  Temp3 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice));
10001dbc:	69ba      	ldr	r2, [r7, #24]
10001dbe:	2338      	movs	r3, #56	; 0x38
10001dc0:	5cd3      	ldrb	r3, [r2, r3]
10001dc2:	009b      	lsls	r3, r3, #2
10001dc4:	60bb      	str	r3, [r7, #8]
  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)1 << (uint32_t)Temp2 ) | ((uint32_t)1 << (uint32_t)Temp3));
10001dc6:	69bb      	ldr	r3, [r7, #24]
10001dc8:	695b      	ldr	r3, [r3, #20]
10001dca:	69ba      	ldr	r2, [r7, #24]
10001dcc:	6952      	ldr	r2, [r2, #20]
10001dce:	6911      	ldr	r1, [r2, #16]
10001dd0:	68fa      	ldr	r2, [r7, #12]
10001dd2:	2001      	movs	r0, #1
10001dd4:	4090      	lsls	r0, r2
10001dd6:	68ba      	ldr	r2, [r7, #8]
10001dd8:	2401      	movs	r4, #1
10001dda:	1c25      	adds	r5, r4, #0
10001ddc:	4095      	lsls	r5, r2
10001dde:	1c2a      	adds	r2, r5, #0
10001de0:	4302      	orrs	r2, r0
10001de2:	430a      	orrs	r2, r1
10001de4:	611a      	str	r2, [r3, #16]
}
10001de6:	46bd      	mov	sp, r7
10001de8:	b00a      	add	sp, #40	; 0x28
10001dea:	bdb0      	pop	{r4, r5, r7, pc}
10001dec:	42c80000 	.word	0x42c80000

10001df0 <PWMSP001_lSetDutyCenterAlign>:
void PWMSP001_lSetDutyCenterAlign
(
    void* Handle,
    float Duty
)
{
10001df0:	b590      	push	{r4, r7, lr}
10001df2:	b089      	sub	sp, #36	; 0x24
10001df4:	af00      	add	r7, sp, #0
10001df6:	6078      	str	r0, [r7, #4]
10001df8:	6039      	str	r1, [r7, #0]
  /*<<<DD_PWMSP001_API_15_5>>>*/
  uint32_t FirstSliceCompareVal = (uint32_t)0x00;
10001dfa:	2300      	movs	r3, #0
10001dfc:	61fb      	str	r3, [r7, #28]
  uint32_t Temp1;
  float fDuty, fPRS ;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
10001dfe:	687b      	ldr	r3, [r7, #4]
10001e00:	61bb      	str	r3, [r7, #24]
  fDuty = Duty;
10001e02:	683b      	ldr	r3, [r7, #0]
10001e04:	617b      	str	r3, [r7, #20]

  fDuty = (float)((float)100.00 - (float)fDuty)/(float)100.00;
10001e06:	481b      	ldr	r0, [pc, #108]	; (10001e74 <PWMSP001_lSetDutyCenterAlign+0x84>)
10001e08:	6979      	ldr	r1, [r7, #20]
10001e0a:	f001 fc65 	bl	100036d8 <__aeabi_fsub>
10001e0e:	1c03      	adds	r3, r0, #0
10001e10:	1c18      	adds	r0, r3, #0
10001e12:	4918      	ldr	r1, [pc, #96]	; (10001e74 <PWMSP001_lSetDutyCenterAlign+0x84>)
10001e14:	f001 f93e 	bl	10003094 <__aeabi_fdiv>
10001e18:	1c03      	adds	r3, r0, #0
10001e1a:	617b      	str	r3, [r7, #20]
  fPRS = (float)HandlePtr->CC4yRegsPtr->PRS;
10001e1c:	69bb      	ldr	r3, [r7, #24]
10001e1e:	699b      	ldr	r3, [r3, #24]
10001e20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
10001e22:	1c18      	adds	r0, r3, #0
10001e24:	f001 fe52 	bl	10003acc <__aeabi_ui2f>
10001e28:	1c03      	adds	r3, r0, #0
10001e2a:	613b      	str	r3, [r7, #16]
  FirstSliceCompareVal = (uint32_t)( fPRS * fDuty);
10001e2c:	6938      	ldr	r0, [r7, #16]
10001e2e:	6979      	ldr	r1, [r7, #20]
10001e30:	f001 fb22 	bl	10003478 <__aeabi_fmul>
10001e34:	1c03      	adds	r3, r0, #0
10001e36:	1c18      	adds	r0, r3, #0
10001e38:	f001 f914 	bl	10003064 <__aeabi_f2uiz>
10001e3c:	1c03      	adds	r3, r0, #0
10001e3e:	61fb      	str	r3, [r7, #28]
  HandlePtr->CC4yRegsPtr->CRS = (uint32_t)FirstSliceCompareVal  & 0xFFFFU;
10001e40:	69bb      	ldr	r3, [r7, #24]
10001e42:	699b      	ldr	r3, [r3, #24]
10001e44:	69fa      	ldr	r2, [r7, #28]
10001e46:	0412      	lsls	r2, r2, #16
10001e48:	0c12      	lsrs	r2, r2, #16
10001e4a:	63da      	str	r2, [r3, #60]	; 0x3c

  /*shadow transfer */
  Temp1 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice));
10001e4c:	69ba      	ldr	r2, [r7, #24]
10001e4e:	2337      	movs	r3, #55	; 0x37
10001e50:	5cd3      	ldrb	r3, [r2, r3]
10001e52:	009b      	lsls	r3, r3, #2
10001e54:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)((uint32_t)0x01 << (uint32_t)Temp1);
10001e56:	69bb      	ldr	r3, [r7, #24]
10001e58:	695b      	ldr	r3, [r3, #20]
10001e5a:	69ba      	ldr	r2, [r7, #24]
10001e5c:	6952      	ldr	r2, [r2, #20]
10001e5e:	6911      	ldr	r1, [r2, #16]
10001e60:	68fa      	ldr	r2, [r7, #12]
10001e62:	2001      	movs	r0, #1
10001e64:	1c04      	adds	r4, r0, #0
10001e66:	4094      	lsls	r4, r2
10001e68:	1c22      	adds	r2, r4, #0
10001e6a:	430a      	orrs	r2, r1
10001e6c:	611a      	str	r2, [r3, #16]
}
10001e6e:	46bd      	mov	sp, r7
10001e70:	b009      	add	sp, #36	; 0x24
10001e72:	bd90      	pop	{r4, r7, pc}
10001e74:	42c80000 	.word	0x42c80000

10001e78 <PWMSP001_SetPeriodAndCompare>:
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t Period,
    uint32_t Compare
)
{
10001e78:	b580      	push	{r7, lr}
10001e7a:	b086      	sub	sp, #24
10001e7c:	af00      	add	r7, sp, #0
10001e7e:	60f8      	str	r0, [r7, #12]
10001e80:	60b9      	str	r1, [r7, #8]
10001e82:	607a      	str	r2, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
10001e84:	2301      	movs	r3, #1
10001e86:	617b      	str	r3, [r7, #20]
  uint32_t PeriodVal = 0UL;
10001e88:	2300      	movs	r3, #0
10001e8a:	613b      	str	r3, [r7, #16]
  /*<<<DD_PWMSP001_API_6_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
10001e8c:	68fb      	ldr	r3, [r7, #12]
10001e8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10001e90:	781b      	ldrb	r3, [r3, #0]
10001e92:	2b00      	cmp	r3, #0
10001e94:	d037      	beq.n	10001f06 <PWMSP001_SetPeriodAndCompare+0x8e>
  {
   if((Period == (uint32_t)0) || (((uint32_t)Compare > (uint32_t)HandlePtr->kMaxPeriodVal) &&
10001e96:	68bb      	ldr	r3, [r7, #8]
10001e98:	2b00      	cmp	r3, #0
10001e9a:	d009      	beq.n	10001eb0 <PWMSP001_SetPeriodAndCompare+0x38>
10001e9c:	68fb      	ldr	r3, [r7, #12]
10001e9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
10001ea0:	687b      	ldr	r3, [r7, #4]
10001ea2:	429a      	cmp	r2, r3
10001ea4:	d207      	bcs.n	10001eb6 <PWMSP001_SetPeriodAndCompare+0x3e>
       (HandlePtr->kTimerConcatenation == (uint8_t)RESET)))
10001ea6:	68fa      	ldr	r2, [r7, #12]
10001ea8:	2320      	movs	r3, #32
10001eaa:	5cd3      	ldrb	r3, [r2, r3]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
  uint32_t PeriodVal = 0UL;
  /*<<<DD_PWMSP001_API_6_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
  {
   if((Period == (uint32_t)0) || (((uint32_t)Compare > (uint32_t)HandlePtr->kMaxPeriodVal) &&
10001eac:	2b00      	cmp	r3, #0
10001eae:	d102      	bne.n	10001eb6 <PWMSP001_SetPeriodAndCompare+0x3e>
       (HandlePtr->kTimerConcatenation == (uint8_t)RESET)))
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
10001eb0:	2302      	movs	r3, #2
10001eb2:	617b      	str	r3, [r7, #20]
10001eb4:	e027      	b.n	10001f06 <PWMSP001_SetPeriodAndCompare+0x8e>
    }
    else
    {
      if ((Period > (uint32_t)HandlePtr->kMaxPeriodVal)&&\
10001eb6:	68fb      	ldr	r3, [r7, #12]
10001eb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
10001eba:	68bb      	ldr	r3, [r7, #8]
10001ebc:	429a      	cmp	r2, r3
10001ebe:	d207      	bcs.n	10001ed0 <PWMSP001_SetPeriodAndCompare+0x58>
          ((HandlePtr->kTimerConcatenation != (uint8_t)SET))
10001ec0:	68fa      	ldr	r2, [r7, #12]
10001ec2:	2320      	movs	r3, #32
10001ec4:	5cd3      	ldrb	r3, [r2, r3]
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
    }
    else
    {
      if ((Period > (uint32_t)HandlePtr->kMaxPeriodVal)&&\
10001ec6:	2b01      	cmp	r3, #1
10001ec8:	d002      	beq.n	10001ed0 <PWMSP001_SetPeriodAndCompare+0x58>
          ((HandlePtr->kTimerConcatenation != (uint8_t)SET))
          )
      {
        Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
10001eca:	2302      	movs	r3, #2
10001ecc:	617b      	str	r3, [r7, #20]
10001ece:	e01a      	b.n	10001f06 <PWMSP001_SetPeriodAndCompare+0x8e>
      }
      else
      {
        PeriodVal = Period;
10001ed0:	68bb      	ldr	r3, [r7, #8]
10001ed2:	613b      	str	r3, [r7, #16]
        if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
10001ed4:	68fa      	ldr	r2, [r7, #12]
10001ed6:	2320      	movs	r3, #32
10001ed8:	5cd3      	ldrb	r3, [r2, r3]
10001eda:	2b01      	cmp	r3, #1
10001edc:	d104      	bne.n	10001ee8 <PWMSP001_SetPeriodAndCompare+0x70>
        {
          HandlePtr->CC4yRegs1Ptr->PRS = ((PeriodVal & 0xFFFF0000U) >> 16U);
10001ede:	68fb      	ldr	r3, [r7, #12]
10001ee0:	69db      	ldr	r3, [r3, #28]
10001ee2:	693a      	ldr	r2, [r7, #16]
10001ee4:	0c12      	lsrs	r2, r2, #16
10001ee6:	635a      	str	r2, [r3, #52]	; 0x34
        }
        /*<<<DD_PWMSP001_API_6_3>>>*/
        HandlePtr->CC4yRegsPtr->PRS = (PeriodVal & 0xFFFFU);
10001ee8:	68fb      	ldr	r3, [r7, #12]
10001eea:	699b      	ldr	r3, [r3, #24]
10001eec:	693a      	ldr	r2, [r7, #16]
10001eee:	0412      	lsls	r2, r2, #16
10001ef0:	0c12      	lsrs	r2, r2, #16
10001ef2:	635a      	str	r2, [r3, #52]	; 0x34
        /* Call function as per the configured mode */
        HandlePtr->SetCompareFuncPtr((const void*)HandlePtr, Compare);
10001ef4:	68fb      	ldr	r3, [r7, #12]
10001ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
10001ef8:	68f9      	ldr	r1, [r7, #12]
10001efa:	687a      	ldr	r2, [r7, #4]
10001efc:	1c08      	adds	r0, r1, #0
10001efe:	1c11      	adds	r1, r2, #0
10001f00:	4798      	blx	r3
        Status = (uint32_t)DAVEApp_SUCCESS;
10001f02:	2300      	movs	r3, #0
10001f04:	617b      	str	r3, [r7, #20]
      }
    }
  }
  return Status;
10001f06:	697b      	ldr	r3, [r7, #20]
}
10001f08:	1c18      	adds	r0, r3, #0
10001f0a:	46bd      	mov	sp, r7
10001f0c:	b006      	add	sp, #24
10001f0e:	bd80      	pop	{r7, pc}

10001f10 <PWMSP001_SetPeriod>:
status_t PWMSP001_SetPeriod
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t Period
)
{
10001f10:	b590      	push	{r4, r7, lr}
10001f12:	b087      	sub	sp, #28
10001f14:	af00      	add	r7, sp, #0
10001f16:	6078      	str	r0, [r7, #4]
10001f18:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
10001f1a:	2301      	movs	r3, #1
10001f1c:	617b      	str	r3, [r7, #20]
  uint32_t PeriodVal = 0X00U;
10001f1e:	2300      	movs	r3, #0
10001f20:	613b      	str	r3, [r7, #16]
  uint32_t Temp1;
  
  /*<<<DD_PWMSP001_API_6_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
10001f22:	687b      	ldr	r3, [r7, #4]
10001f24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10001f26:	781b      	ldrb	r3, [r3, #0]
10001f28:	2b00      	cmp	r3, #0
10001f2a:	d04d      	beq.n	10001fc8 <PWMSP001_SetPeriod+0xb8>
  {
    if(Period == (uint32_t)0)
10001f2c:	683b      	ldr	r3, [r7, #0]
10001f2e:	2b00      	cmp	r3, #0
10001f30:	d102      	bne.n	10001f38 <PWMSP001_SetPeriod+0x28>
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
10001f32:	2302      	movs	r3, #2
10001f34:	617b      	str	r3, [r7, #20]
10001f36:	e047      	b.n	10001fc8 <PWMSP001_SetPeriod+0xb8>
    }
    else
    {
      if((Period > (uint32_t)HandlePtr->kMaxPeriodVal) &&\
10001f38:	687b      	ldr	r3, [r7, #4]
10001f3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
10001f3c:	683b      	ldr	r3, [r7, #0]
10001f3e:	429a      	cmp	r2, r3
10001f40:	d207      	bcs.n	10001f52 <PWMSP001_SetPeriod+0x42>
         (HandlePtr->kTimerConcatenation != (uint8_t)SET))
10001f42:	687a      	ldr	r2, [r7, #4]
10001f44:	2320      	movs	r3, #32
10001f46:	5cd3      	ldrb	r3, [r2, r3]
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
    }
    else
    {
      if((Period > (uint32_t)HandlePtr->kMaxPeriodVal) &&\
10001f48:	2b01      	cmp	r3, #1
10001f4a:	d002      	beq.n	10001f52 <PWMSP001_SetPeriod+0x42>
         (HandlePtr->kTimerConcatenation != (uint8_t)SET))
      {
        Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
10001f4c:	2302      	movs	r3, #2
10001f4e:	617b      	str	r3, [r7, #20]
10001f50:	e03a      	b.n	10001fc8 <PWMSP001_SetPeriod+0xb8>
      }
      else
      {
        PeriodVal = Period;
10001f52:	683b      	ldr	r3, [r7, #0]
10001f54:	613b      	str	r3, [r7, #16]
        if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
10001f56:	687a      	ldr	r2, [r7, #4]
10001f58:	2320      	movs	r3, #32
10001f5a:	5cd3      	ldrb	r3, [r2, r3]
10001f5c:	2b01      	cmp	r3, #1
10001f5e:	d104      	bne.n	10001f6a <PWMSP001_SetPeriod+0x5a>
        {
          HandlePtr->CC4yRegs1Ptr->PRS = ((PeriodVal & 0xFFFF0000U) >> 16U);
10001f60:	687b      	ldr	r3, [r7, #4]
10001f62:	69db      	ldr	r3, [r3, #28]
10001f64:	693a      	ldr	r2, [r7, #16]
10001f66:	0c12      	lsrs	r2, r2, #16
10001f68:	635a      	str	r2, [r3, #52]	; 0x34
        }
        HandlePtr->CC4yRegsPtr->PRS = (PeriodVal & 0xFFFFU);
10001f6a:	687b      	ldr	r3, [r7, #4]
10001f6c:	699b      	ldr	r3, [r3, #24]
10001f6e:	693a      	ldr	r2, [r7, #16]
10001f70:	0412      	lsls	r2, r2, #16
10001f72:	0c12      	lsrs	r2, r2, #16
10001f74:	635a      	str	r2, [r3, #52]	; 0x34
        /*Request shadow transfer for the First slice*/
        Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4 * (uint32_t)HandlePtr->FirstSlice);
10001f76:	687a      	ldr	r2, [r7, #4]
10001f78:	2337      	movs	r3, #55	; 0x37
10001f7a:	5cd3      	ldrb	r3, [r2, r3]
10001f7c:	009b      	lsls	r3, r3, #2
10001f7e:	60fb      	str	r3, [r7, #12]
        HandlePtr->CC4yKernRegsPtr->GCSS |=	((uint32_t)0x01 << Temp1);
10001f80:	687b      	ldr	r3, [r7, #4]
10001f82:	695b      	ldr	r3, [r3, #20]
10001f84:	687a      	ldr	r2, [r7, #4]
10001f86:	6952      	ldr	r2, [r2, #20]
10001f88:	6911      	ldr	r1, [r2, #16]
10001f8a:	68fa      	ldr	r2, [r7, #12]
10001f8c:	2001      	movs	r0, #1
10001f8e:	1c04      	adds	r4, r0, #0
10001f90:	4094      	lsls	r4, r2
10001f92:	1c22      	adds	r2, r4, #0
10001f94:	430a      	orrs	r2, r1
10001f96:	611a      	str	r2, [r3, #16]
        if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
10001f98:	687a      	ldr	r2, [r7, #4]
10001f9a:	2320      	movs	r3, #32
10001f9c:	5cd3      	ldrb	r3, [r2, r3]
10001f9e:	2b01      	cmp	r3, #1
10001fa0:	d110      	bne.n	10001fc4 <PWMSP001_SetPeriod+0xb4>
        {
          /*Request shadow transfer for the First slice*/
          Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice);
10001fa2:	687a      	ldr	r2, [r7, #4]
10001fa4:	2338      	movs	r3, #56	; 0x38
10001fa6:	5cd3      	ldrb	r3, [r2, r3]
10001fa8:	009b      	lsls	r3, r3, #2
10001faa:	60fb      	str	r3, [r7, #12]
          HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp1);
10001fac:	687b      	ldr	r3, [r7, #4]
10001fae:	695b      	ldr	r3, [r3, #20]
10001fb0:	687a      	ldr	r2, [r7, #4]
10001fb2:	6952      	ldr	r2, [r2, #20]
10001fb4:	6911      	ldr	r1, [r2, #16]
10001fb6:	68fa      	ldr	r2, [r7, #12]
10001fb8:	2001      	movs	r0, #1
10001fba:	1c04      	adds	r4, r0, #0
10001fbc:	4094      	lsls	r4, r2
10001fbe:	1c22      	adds	r2, r4, #0
10001fc0:	430a      	orrs	r2, r1
10001fc2:	611a      	str	r2, [r3, #16]
        }/*End Of if (HandlePtr->kTimerConcatenation == (uint8_t)SET)*/
        Status = (uint32_t)DAVEApp_SUCCESS;
10001fc4:	2300      	movs	r3, #0
10001fc6:	617b      	str	r3, [r7, #20]
      }
    }
  }
  return Status;
10001fc8:	697b      	ldr	r3, [r7, #20]
}
10001fca:	1c18      	adds	r0, r3, #0
10001fcc:	46bd      	mov	sp, r7
10001fce:	b007      	add	sp, #28
10001fd0:	bd90      	pop	{r4, r7, pc}
10001fd2:	46c0      	nop			; (mov r8, r8)

10001fd4 <PWMSP001_SetPwmFreqAndDutyCycle>:
(
    const PWMSP001_HandleType* HandlePtr,
    float PwmFreq,
    float Duty
)
{
10001fd4:	b580      	push	{r7, lr}
10001fd6:	b088      	sub	sp, #32
10001fd8:	af00      	add	r7, sp, #0
10001fda:	60f8      	str	r0, [r7, #12]
10001fdc:	60b9      	str	r1, [r7, #8]
10001fde:	607a      	str	r2, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
10001fe0:	2301      	movs	r3, #1
10001fe2:	61fb      	str	r3, [r7, #28]
  uint32_t PwmTime = 0UL;
10001fe4:	2300      	movs	r3, #0
10001fe6:	61bb      	str	r3, [r7, #24]
  float fPwmFreq ;
  /*<<<DD_PWMSP001_API_16_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
10001fe8:	68fb      	ldr	r3, [r7, #12]
10001fea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10001fec:	781b      	ldrb	r3, [r3, #0]
10001fee:	2b00      	cmp	r3, #0
10001ff0:	d068      	beq.n	100020c4 <PWMSP001_SetPwmFreqAndDutyCycle+0xf0>
  {
  if((PwmFreq == (float)0) || (Duty > (float)100) || (Duty < (float)0))
10001ff2:	68b8      	ldr	r0, [r7, #8]
10001ff4:	2100      	movs	r1, #0
10001ff6:	f001 f807 	bl	10003008 <__aeabi_fcmpeq>
10001ffa:	1c03      	adds	r3, r0, #0
10001ffc:	2b00      	cmp	r3, #0
10001ffe:	d10d      	bne.n	1000201c <PWMSP001_SetPwmFreqAndDutyCycle+0x48>
10002000:	6878      	ldr	r0, [r7, #4]
10002002:	4933      	ldr	r1, [pc, #204]	; (100020d0 <PWMSP001_SetPwmFreqAndDutyCycle+0xfc>)
10002004:	f001 f81a 	bl	1000303c <__aeabi_fcmpgt>
10002008:	1c03      	adds	r3, r0, #0
1000200a:	2b00      	cmp	r3, #0
1000200c:	d106      	bne.n	1000201c <PWMSP001_SetPwmFreqAndDutyCycle+0x48>
1000200e:	6878      	ldr	r0, [r7, #4]
10002010:	2100      	movs	r1, #0
10002012:	f000 ffff 	bl	10003014 <__aeabi_fcmplt>
10002016:	1c03      	adds	r3, r0, #0
10002018:	2b00      	cmp	r3, #0
1000201a:	d002      	beq.n	10002022 <PWMSP001_SetPwmFreqAndDutyCycle+0x4e>
  {
    Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
1000201c:	2302      	movs	r3, #2
1000201e:	61fb      	str	r3, [r7, #28]
10002020:	e050      	b.n	100020c4 <PWMSP001_SetPwmFreqAndDutyCycle+0xf0>
  }
  else
  {
      fPwmFreq=(float)HandlePtr->kResolution;
10002022:	68fb      	ldr	r3, [r7, #12]
10002024:	685b      	ldr	r3, [r3, #4]
10002026:	617b      	str	r3, [r7, #20]
	  fPwmFreq=(float)fPwmFreq*PwmFreq;
10002028:	6978      	ldr	r0, [r7, #20]
1000202a:	68b9      	ldr	r1, [r7, #8]
1000202c:	f001 fa24 	bl	10003478 <__aeabi_fmul>
10002030:	1c03      	adds	r3, r0, #0
10002032:	617b      	str	r3, [r7, #20]
	  PwmTime = (uint32_t)((float)1000000000.00 / fPwmFreq);
10002034:	4827      	ldr	r0, [pc, #156]	; (100020d4 <PWMSP001_SetPwmFreqAndDutyCycle+0x100>)
10002036:	6979      	ldr	r1, [r7, #20]
10002038:	f001 f82c 	bl	10003094 <__aeabi_fdiv>
1000203c:	1c03      	adds	r3, r0, #0
1000203e:	1c18      	adds	r0, r3, #0
10002040:	f001 f810 	bl	10003064 <__aeabi_f2uiz>
10002044:	1c03      	adds	r3, r0, #0
10002046:	61bb      	str	r3, [r7, #24]
    /*<<<DD_PWMSP001_API_16_2>>>*/
    if(HandlePtr->kTimerConcatenation == (uint8_t)RESET)
10002048:	68fa      	ldr	r2, [r7, #12]
1000204a:	2320      	movs	r3, #32
1000204c:	5cd3      	ldrb	r3, [r2, r3]
1000204e:	2b00      	cmp	r3, #0
10002050:	d11a      	bne.n	10002088 <PWMSP001_SetPwmFreqAndDutyCycle+0xb4>
    {
      if(PwmTime > PWMSP001_MAX_VALUE)
10002052:	69ba      	ldr	r2, [r7, #24]
10002054:	4b20      	ldr	r3, [pc, #128]	; (100020d8 <PWMSP001_SetPwmFreqAndDutyCycle+0x104>)
10002056:	429a      	cmp	r2, r3
10002058:	d902      	bls.n	10002060 <PWMSP001_SetPwmFreqAndDutyCycle+0x8c>
      {
        Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
1000205a:	2302      	movs	r3, #2
1000205c:	61fb      	str	r3, [r7, #28]
1000205e:	e027      	b.n	100020b0 <PWMSP001_SetPwmFreqAndDutyCycle+0xdc>
      }
      else
      {
        if(HandlePtr->CountingModeType == PWMSP001_EDGE_ALIGNED)
10002060:	68fa      	ldr	r2, [r7, #12]
10002062:	2336      	movs	r3, #54	; 0x36
10002064:	5cd3      	ldrb	r3, [r2, r3]
10002066:	2b00      	cmp	r3, #0
10002068:	d105      	bne.n	10002076 <PWMSP001_SetPwmFreqAndDutyCycle+0xa2>
        {
          HandlePtr->CC4yRegsPtr->PRS = PwmTime -(uint32_t)1;
1000206a:	68fb      	ldr	r3, [r7, #12]
1000206c:	699b      	ldr	r3, [r3, #24]
1000206e:	69ba      	ldr	r2, [r7, #24]
10002070:	3a01      	subs	r2, #1
10002072:	635a      	str	r2, [r3, #52]	; 0x34
10002074:	e005      	b.n	10002082 <PWMSP001_SetPwmFreqAndDutyCycle+0xae>
        }
        else
        {
          HandlePtr->CC4yRegsPtr->PRS = (PwmTime - (uint32_t)1) >> (uint32_t)1;
10002076:	68fb      	ldr	r3, [r7, #12]
10002078:	699b      	ldr	r3, [r3, #24]
1000207a:	69ba      	ldr	r2, [r7, #24]
1000207c:	3a01      	subs	r2, #1
1000207e:	0852      	lsrs	r2, r2, #1
10002080:	635a      	str	r2, [r3, #52]	; 0x34
        }
        Status = (uint32_t)DAVEApp_SUCCESS;
10002082:	2300      	movs	r3, #0
10002084:	61fb      	str	r3, [r7, #28]
10002086:	e013      	b.n	100020b0 <PWMSP001_SetPwmFreqAndDutyCycle+0xdc>
      }
    }
    else if((HandlePtr->kTimerConcatenation == (uint8_t)SET) &&\
10002088:	68fa      	ldr	r2, [r7, #12]
1000208a:	2320      	movs	r3, #32
1000208c:	5cd3      	ldrb	r3, [r2, r3]
1000208e:	2b01      	cmp	r3, #1
10002090:	d106      	bne.n	100020a0 <PWMSP001_SetPwmFreqAndDutyCycle+0xcc>
10002092:	69ba      	ldr	r2, [r7, #24]
10002094:	4b10      	ldr	r3, [pc, #64]	; (100020d8 <PWMSP001_SetPwmFreqAndDutyCycle+0x104>)
10002096:	429a      	cmp	r2, r3
10002098:	d802      	bhi.n	100020a0 <PWMSP001_SetPwmFreqAndDutyCycle+0xcc>
    		                                   (PwmTime <= PWMSP001_MAX_VALUE))
    {
    	Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
1000209a:	2302      	movs	r3, #2
1000209c:	61fb      	str	r3, [r7, #28]
1000209e:	e007      	b.n	100020b0 <PWMSP001_SetPwmFreqAndDutyCycle+0xdc>
    }
    /*<<<DD_PWMSP001_API_16_3>>>*/
    else
    {
      Status = PWMSP001_lSetPwmFreqTimerConcat(HandlePtr, PwmTime);
100020a0:	68fa      	ldr	r2, [r7, #12]
100020a2:	69bb      	ldr	r3, [r7, #24]
100020a4:	1c10      	adds	r0, r2, #0
100020a6:	1c19      	adds	r1, r3, #0
100020a8:	f000 f8a4 	bl	100021f4 <PWMSP001_lSetPwmFreqTimerConcat>
100020ac:	1c03      	adds	r3, r0, #0
100020ae:	61fb      	str	r3, [r7, #28]
    }
    if(Status == (uint32_t)DAVEApp_SUCCESS)
100020b0:	69fb      	ldr	r3, [r7, #28]
100020b2:	2b00      	cmp	r3, #0
100020b4:	d106      	bne.n	100020c4 <PWMSP001_SetPwmFreqAndDutyCycle+0xf0>
    {
     /* Call the function as per configured mode */
     HandlePtr->SetDutyFuncPtr((const void*)HandlePtr, Duty);
100020b6:	68fb      	ldr	r3, [r7, #12]
100020b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
100020ba:	68f9      	ldr	r1, [r7, #12]
100020bc:	687a      	ldr	r2, [r7, #4]
100020be:	1c08      	adds	r0, r1, #0
100020c0:	1c11      	adds	r1, r2, #0
100020c2:	4798      	blx	r3
    }
   }
  }
  return (Status);
100020c4:	69fb      	ldr	r3, [r7, #28]
}
100020c6:	1c18      	adds	r0, r3, #0
100020c8:	46bd      	mov	sp, r7
100020ca:	b008      	add	sp, #32
100020cc:	bd80      	pop	{r7, pc}
100020ce:	46c0      	nop			; (mov r8, r8)
100020d0:	42c80000 	.word	0x42c80000
100020d4:	4e6e6b28 	.word	0x4e6e6b28
100020d8:	0000ffff 	.word	0x0000ffff

100020dc <PWMSP001_SetPwmFreq>:
status_t PWMSP001_SetPwmFreq
(
    const PWMSP001_HandleType* HandlePtr,
    float PwmFreq
)
{
100020dc:	b5b0      	push	{r4, r5, r7, lr}
100020de:	b088      	sub	sp, #32
100020e0:	af00      	add	r7, sp, #0
100020e2:	6078      	str	r0, [r7, #4]
100020e4:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
100020e6:	2301      	movs	r3, #1
100020e8:	61fb      	str	r3, [r7, #28]
  uint32_t PwmTime = 0x00U;
100020ea:	2300      	movs	r3, #0
100020ec:	61bb      	str	r3, [r7, #24]
  uint32_t Temp1;
  uint32_t Temp2;
  uint32_t Temp3;
  float fPwmFreq ;
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
100020ee:	687b      	ldr	r3, [r7, #4]
100020f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
100020f2:	781b      	ldrb	r3, [r3, #0]
100020f4:	2b00      	cmp	r3, #0
100020f6:	d100      	bne.n	100020fa <PWMSP001_SetPwmFreq+0x1e>
100020f8:	e072      	b.n	100021e0 <PWMSP001_SetPwmFreq+0x104>
  {
  if(PwmFreq == (float)0)
100020fa:	6838      	ldr	r0, [r7, #0]
100020fc:	2100      	movs	r1, #0
100020fe:	f000 ff83 	bl	10003008 <__aeabi_fcmpeq>
10002102:	1c03      	adds	r3, r0, #0
10002104:	2b00      	cmp	r3, #0
10002106:	d002      	beq.n	1000210e <PWMSP001_SetPwmFreq+0x32>
  {
    Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
10002108:	2302      	movs	r3, #2
1000210a:	61fb      	str	r3, [r7, #28]
1000210c:	e068      	b.n	100021e0 <PWMSP001_SetPwmFreq+0x104>
  }
  else
  {
	  fPwmFreq=(float)HandlePtr->kResolution;
1000210e:	687b      	ldr	r3, [r7, #4]
10002110:	685b      	ldr	r3, [r3, #4]
10002112:	617b      	str	r3, [r7, #20]
	  fPwmFreq=(float)fPwmFreq*PwmFreq;
10002114:	6978      	ldr	r0, [r7, #20]
10002116:	6839      	ldr	r1, [r7, #0]
10002118:	f001 f9ae 	bl	10003478 <__aeabi_fmul>
1000211c:	1c03      	adds	r3, r0, #0
1000211e:	617b      	str	r3, [r7, #20]
	  PwmTime = (uint32_t)((float)1000000000.00 / fPwmFreq);
10002120:	4832      	ldr	r0, [pc, #200]	; (100021ec <PWMSP001_SetPwmFreq+0x110>)
10002122:	6979      	ldr	r1, [r7, #20]
10002124:	f000 ffb6 	bl	10003094 <__aeabi_fdiv>
10002128:	1c03      	adds	r3, r0, #0
1000212a:	1c18      	adds	r0, r3, #0
1000212c:	f000 ff9a 	bl	10003064 <__aeabi_f2uiz>
10002130:	1c03      	adds	r3, r0, #0
10002132:	61bb      	str	r3, [r7, #24]
    /*<<<DD_PWMSP001_API_16_2>>>*/
    if(HandlePtr->kTimerConcatenation == (uint8_t)RESET)
10002134:	687a      	ldr	r2, [r7, #4]
10002136:	2320      	movs	r3, #32
10002138:	5cd3      	ldrb	r3, [r2, r3]
1000213a:	2b00      	cmp	r3, #0
1000213c:	d12b      	bne.n	10002196 <PWMSP001_SetPwmFreq+0xba>
    {
      if(PwmTime > PWMSP001_MAX_VALUE)
1000213e:	69ba      	ldr	r2, [r7, #24]
10002140:	4b2b      	ldr	r3, [pc, #172]	; (100021f0 <PWMSP001_SetPwmFreq+0x114>)
10002142:	429a      	cmp	r2, r3
10002144:	d902      	bls.n	1000214c <PWMSP001_SetPwmFreq+0x70>
      {
        Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
10002146:	2302      	movs	r3, #2
10002148:	61fb      	str	r3, [r7, #28]
1000214a:	e049      	b.n	100021e0 <PWMSP001_SetPwmFreq+0x104>
      }
      else
      {
        if(HandlePtr->CountingModeType == PWMSP001_EDGE_ALIGNED)
1000214c:	687a      	ldr	r2, [r7, #4]
1000214e:	2336      	movs	r3, #54	; 0x36
10002150:	5cd3      	ldrb	r3, [r2, r3]
10002152:	2b00      	cmp	r3, #0
10002154:	d105      	bne.n	10002162 <PWMSP001_SetPwmFreq+0x86>
        {
          HandlePtr->CC4yRegsPtr->PRS = PwmTime -(uint32_t)1;
10002156:	687b      	ldr	r3, [r7, #4]
10002158:	699b      	ldr	r3, [r3, #24]
1000215a:	69ba      	ldr	r2, [r7, #24]
1000215c:	3a01      	subs	r2, #1
1000215e:	635a      	str	r2, [r3, #52]	; 0x34
10002160:	e005      	b.n	1000216e <PWMSP001_SetPwmFreq+0x92>
        }
        else
        {
          HandlePtr->CC4yRegsPtr->PRS = (PwmTime - (uint32_t)1) >> (uint32_t)1;
10002162:	687b      	ldr	r3, [r7, #4]
10002164:	699b      	ldr	r3, [r3, #24]
10002166:	69ba      	ldr	r2, [r7, #24]
10002168:	3a01      	subs	r2, #1
1000216a:	0852      	lsrs	r2, r2, #1
1000216c:	635a      	str	r2, [r3, #52]	; 0x34
        }
        /** Update dynamic handle*/
        Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4*(uint32_t)HandlePtr->FirstSlice); 
1000216e:	687a      	ldr	r2, [r7, #4]
10002170:	2337      	movs	r3, #55	; 0x37
10002172:	5cd3      	ldrb	r3, [r2, r3]
10002174:	009b      	lsls	r3, r3, #2
10002176:	613b      	str	r3, [r7, #16]
        HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp1 );
10002178:	687b      	ldr	r3, [r7, #4]
1000217a:	695b      	ldr	r3, [r3, #20]
1000217c:	687a      	ldr	r2, [r7, #4]
1000217e:	6952      	ldr	r2, [r2, #20]
10002180:	6911      	ldr	r1, [r2, #16]
10002182:	693a      	ldr	r2, [r7, #16]
10002184:	2001      	movs	r0, #1
10002186:	1c04      	adds	r4, r0, #0
10002188:	4094      	lsls	r4, r2
1000218a:	1c22      	adds	r2, r4, #0
1000218c:	430a      	orrs	r2, r1
1000218e:	611a      	str	r2, [r3, #16]
        Status = (uint32_t)DAVEApp_SUCCESS;
10002190:	2300      	movs	r3, #0
10002192:	61fb      	str	r3, [r7, #28]
10002194:	e024      	b.n	100021e0 <PWMSP001_SetPwmFreq+0x104>
      }
    }
    /*<<<DD_PWMSP001_API_16_3>>>*/
    else
    {
      Status = PWMSP001_lSetPwmFreqTimerConcat(HandlePtr, PwmTime);
10002196:	687a      	ldr	r2, [r7, #4]
10002198:	69bb      	ldr	r3, [r7, #24]
1000219a:	1c10      	adds	r0, r2, #0
1000219c:	1c19      	adds	r1, r3, #0
1000219e:	f000 f829 	bl	100021f4 <PWMSP001_lSetPwmFreqTimerConcat>
100021a2:	1c03      	adds	r3, r0, #0
100021a4:	61fb      	str	r3, [r7, #28]
      if(Status == (uint32_t)DAVEApp_SUCCESS)
100021a6:	69fb      	ldr	r3, [r7, #28]
100021a8:	2b00      	cmp	r3, #0
100021aa:	d119      	bne.n	100021e0 <PWMSP001_SetPwmFreq+0x104>
      {
        Temp2 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice);
100021ac:	687a      	ldr	r2, [r7, #4]
100021ae:	2337      	movs	r3, #55	; 0x37
100021b0:	5cd3      	ldrb	r3, [r2, r3]
100021b2:	009b      	lsls	r3, r3, #2
100021b4:	60fb      	str	r3, [r7, #12]
        Temp3 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice);
100021b6:	687a      	ldr	r2, [r7, #4]
100021b8:	2338      	movs	r3, #56	; 0x38
100021ba:	5cd3      	ldrb	r3, [r2, r3]
100021bc:	009b      	lsls	r3, r3, #2
100021be:	60bb      	str	r3, [r7, #8]
        HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)0x01 << Temp2) | \
100021c0:	687b      	ldr	r3, [r7, #4]
100021c2:	695b      	ldr	r3, [r3, #20]
100021c4:	687a      	ldr	r2, [r7, #4]
100021c6:	6952      	ldr	r2, [r2, #20]
100021c8:	6911      	ldr	r1, [r2, #16]
100021ca:	68fa      	ldr	r2, [r7, #12]
100021cc:	2001      	movs	r0, #1
100021ce:	4090      	lsls	r0, r2
            ((uint32_t)0x01 << Temp3));
100021d0:	68ba      	ldr	r2, [r7, #8]
100021d2:	2401      	movs	r4, #1
100021d4:	1c25      	adds	r5, r4, #0
100021d6:	4095      	lsls	r5, r2
100021d8:	1c2a      	adds	r2, r5, #0
      Status = PWMSP001_lSetPwmFreqTimerConcat(HandlePtr, PwmTime);
      if(Status == (uint32_t)DAVEApp_SUCCESS)
      {
        Temp2 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice);
        Temp3 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice);
        HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)0x01 << Temp2) | \
100021da:	4302      	orrs	r2, r0
100021dc:	430a      	orrs	r2, r1
100021de:	611a      	str	r2, [r3, #16]
            ((uint32_t)0x01 << Temp3));
      }
    }
  }
 }
  return (Status);
100021e0:	69fb      	ldr	r3, [r7, #28]
}
100021e2:	1c18      	adds	r0, r3, #0
100021e4:	46bd      	mov	sp, r7
100021e6:	b008      	add	sp, #32
100021e8:	bdb0      	pop	{r4, r5, r7, pc}
100021ea:	46c0      	nop			; (mov r8, r8)
100021ec:	4e6e6b28 	.word	0x4e6e6b28
100021f0:	0000ffff 	.word	0x0000ffff

100021f4 <PWMSP001_lSetPwmFreqTimerConcat>:
status_t PWMSP001_lSetPwmFreqTimerConcat
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t PwmTime
)
{
100021f4:	b580      	push	{r7, lr}
100021f6:	b088      	sub	sp, #32
100021f8:	af00      	add	r7, sp, #0
100021fa:	6078      	str	r0, [r7, #4]
100021fc:	6039      	str	r1, [r7, #0]
  uint32_t PeriodVal = PwmTime;
100021fe:	683b      	ldr	r3, [r7, #0]
10002200:	61fb      	str	r3, [r7, #28]
  uint32_t MsbPeriodVal, LsbPeriodVal;
  uint8_t Count = 0x00U;
10002202:	1c3b      	adds	r3, r7, #0
10002204:	3313      	adds	r3, #19
10002206:	2200      	movs	r2, #0
10002208:	701a      	strb	r2, [r3, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
1000220a:	2301      	movs	r3, #1
1000220c:	60fb      	str	r3, [r7, #12]

  if(PwmTime >= PWMSP001_TC_MAX_VALUE)
1000220e:	683b      	ldr	r3, [r7, #0]
10002210:	3301      	adds	r3, #1
10002212:	d102      	bne.n	1000221a <PWMSP001_lSetPwmFreqTimerConcat+0x26>
  {
    Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
10002214:	2302      	movs	r3, #2
10002216:	60fb      	str	r3, [r7, #12]
10002218:	e03a      	b.n	10002290 <PWMSP001_lSetPwmFreqTimerConcat+0x9c>
  }

  else
  {

    if(PwmTime > PWMSP001_MAX_VALUE)
1000221a:	683a      	ldr	r2, [r7, #0]
1000221c:	4b1f      	ldr	r3, [pc, #124]	; (1000229c <PWMSP001_lSetPwmFreqTimerConcat+0xa8>)
1000221e:	429a      	cmp	r2, r3
10002220:	d919      	bls.n	10002256 <PWMSP001_lSetPwmFreqTimerConcat+0x62>
    {
      do
      {
        PeriodVal = PeriodVal >> 1;
10002222:	69fb      	ldr	r3, [r7, #28]
10002224:	085b      	lsrs	r3, r3, #1
10002226:	61fb      	str	r3, [r7, #28]
        Count++;
10002228:	1c3b      	adds	r3, r7, #0
1000222a:	3313      	adds	r3, #19
1000222c:	1c3a      	adds	r2, r7, #0
1000222e:	3213      	adds	r2, #19
10002230:	7812      	ldrb	r2, [r2, #0]
10002232:	3201      	adds	r2, #1
10002234:	701a      	strb	r2, [r3, #0]
      }while(PeriodVal >= PWMSP001_MAX_VALUE);
10002236:	69fa      	ldr	r2, [r7, #28]
10002238:	4b19      	ldr	r3, [pc, #100]	; (100022a0 <PWMSP001_lSetPwmFreqTimerConcat+0xac>)
1000223a:	429a      	cmp	r2, r3
1000223c:	d8f1      	bhi.n	10002222 <PWMSP001_lSetPwmFreqTimerConcat+0x2e>

      MsbPeriodVal = ((uint32_t)1 << Count) -(uint32_t)1;
1000223e:	1c3b      	adds	r3, r7, #0
10002240:	3313      	adds	r3, #19
10002242:	781b      	ldrb	r3, [r3, #0]
10002244:	2201      	movs	r2, #1
10002246:	1c11      	adds	r1, r2, #0
10002248:	4099      	lsls	r1, r3
1000224a:	1c0b      	adds	r3, r1, #0
1000224c:	3b01      	subs	r3, #1
1000224e:	61bb      	str	r3, [r7, #24]
      LsbPeriodVal = PeriodVal;
10002250:	69fb      	ldr	r3, [r7, #28]
10002252:	617b      	str	r3, [r7, #20]
10002254:	e003      	b.n	1000225e <PWMSP001_lSetPwmFreqTimerConcat+0x6a>
    }
    else
    {
      LsbPeriodVal = PwmTime;
10002256:	683b      	ldr	r3, [r7, #0]
10002258:	617b      	str	r3, [r7, #20]
      MsbPeriodVal = (uint32_t)0x00;
1000225a:	2300      	movs	r3, #0
1000225c:	61bb      	str	r3, [r7, #24]
    }

    /*<<<DD_PWMSP001_API_16_4>>>*/
    if(HandlePtr->CountingModeType == PWMSP001_CENTER_ALIGNED)
1000225e:	687a      	ldr	r2, [r7, #4]
10002260:	2336      	movs	r3, #54	; 0x36
10002262:	5cd3      	ldrb	r3, [r2, r3]
10002264:	2b01      	cmp	r3, #1
10002266:	d105      	bne.n	10002274 <PWMSP001_lSetPwmFreqTimerConcat+0x80>
    {
      MsbPeriodVal = MsbPeriodVal >> (uint32_t)1;
10002268:	69bb      	ldr	r3, [r7, #24]
1000226a:	085b      	lsrs	r3, r3, #1
1000226c:	61bb      	str	r3, [r7, #24]
      LsbPeriodVal = LsbPeriodVal >> (uint32_t)1;
1000226e:	697b      	ldr	r3, [r7, #20]
10002270:	085b      	lsrs	r3, r3, #1
10002272:	617b      	str	r3, [r7, #20]
    }

    HandlePtr->CC4yRegsPtr->PRS = LsbPeriodVal & 0xFFFFU;
10002274:	687b      	ldr	r3, [r7, #4]
10002276:	699b      	ldr	r3, [r3, #24]
10002278:	697a      	ldr	r2, [r7, #20]
1000227a:	0412      	lsls	r2, r2, #16
1000227c:	0c12      	lsrs	r2, r2, #16
1000227e:	635a      	str	r2, [r3, #52]	; 0x34
    HandlePtr->CC4yRegs1Ptr->PRS =MsbPeriodVal & 0xFFFFU;
10002280:	687b      	ldr	r3, [r7, #4]
10002282:	69db      	ldr	r3, [r3, #28]
10002284:	69ba      	ldr	r2, [r7, #24]
10002286:	0412      	lsls	r2, r2, #16
10002288:	0c12      	lsrs	r2, r2, #16
1000228a:	635a      	str	r2, [r3, #52]	; 0x34

    /*<<<DD_PWMSP001_API_16_5>>>*/
    Status = (uint32_t)DAVEApp_SUCCESS;
1000228c:	2300      	movs	r3, #0
1000228e:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
10002290:	68fb      	ldr	r3, [r7, #12]
}
10002292:	1c18      	adds	r0, r3, #0
10002294:	46bd      	mov	sp, r7
10002296:	b008      	add	sp, #32
10002298:	bd80      	pop	{r7, pc}
1000229a:	46c0      	nop			; (mov r8, r8)
1000229c:	0000ffff 	.word	0x0000ffff
100022a0:	0000fffe 	.word	0x0000fffe

100022a4 <PWMSP001_SetTimerVal>:
status_t PWMSP001_SetTimerVal
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t TimerVal
)
{
100022a4:	b580      	push	{r7, lr}
100022a6:	b084      	sub	sp, #16
100022a8:	af00      	add	r7, sp, #0
100022aa:	6078      	str	r0, [r7, #4]
100022ac:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
100022ae:	2301      	movs	r3, #1
100022b0:	60fb      	str	r3, [r7, #12]
  /*<<<DD_PWMSP001_API_7_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
100022b2:	687b      	ldr	r3, [r7, #4]
100022b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
100022b6:	781b      	ldrb	r3, [r3, #0]
100022b8:	2b01      	cmp	r3, #1
100022ba:	d004      	beq.n	100022c6 <PWMSP001_SetTimerVal+0x22>
      (HandlePtr->DynamicDataType->StateType != PWMSP001_STOPPED))
100022bc:	687b      	ldr	r3, [r7, #4]
100022be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
100022c0:	781b      	ldrb	r3, [r3, #0]
    uint32_t TimerVal
)
{
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
  /*<<<DD_PWMSP001_API_7_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
100022c2:	2b03      	cmp	r3, #3
100022c4:	d111      	bne.n	100022ea <PWMSP001_SetTimerVal+0x46>
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  /*<<<DD_PWMSP001_API_7_1>>>*/
  else
  {
    HandlePtr->CC4yRegsPtr->TIMER = (uint32_t)TimerVal&0xFFFFU;
100022c6:	687b      	ldr	r3, [r7, #4]
100022c8:	699b      	ldr	r3, [r3, #24]
100022ca:	683a      	ldr	r2, [r7, #0]
100022cc:	0412      	lsls	r2, r2, #16
100022ce:	0c12      	lsrs	r2, r2, #16
100022d0:	671a      	str	r2, [r3, #112]	; 0x70
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
100022d2:	687a      	ldr	r2, [r7, #4]
100022d4:	2320      	movs	r3, #32
100022d6:	5cd3      	ldrb	r3, [r2, r3]
100022d8:	2b01      	cmp	r3, #1
100022da:	d104      	bne.n	100022e6 <PWMSP001_SetTimerVal+0x42>
    {
      HandlePtr->CC4yRegs1Ptr->TIMER = (uint32_t)((uint32_t)TimerVal>>16U)&0xFFFFU;
100022dc:	687b      	ldr	r3, [r7, #4]
100022de:	69db      	ldr	r3, [r3, #28]
100022e0:	683a      	ldr	r2, [r7, #0]
100022e2:	0c12      	lsrs	r2, r2, #16
100022e4:	671a      	str	r2, [r3, #112]	; 0x70
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
100022e6:	2300      	movs	r3, #0
100022e8:	60fb      	str	r3, [r7, #12]
  }
  return Status;
100022ea:	68fb      	ldr	r3, [r7, #12]
}
100022ec:	1c18      	adds	r0, r3, #0
100022ee:	46bd      	mov	sp, r7
100022f0:	b004      	add	sp, #16
100022f2:	bd80      	pop	{r7, pc}

100022f4 <PWMSP001_GetTimerStatus>:
status_t PWMSP001_GetTimerStatus
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t* TimerStatus
)
{
100022f4:	b580      	push	{r7, lr}
100022f6:	b084      	sub	sp, #16
100022f8:	af00      	add	r7, sp, #0
100022fa:	6078      	str	r0, [r7, #4]
100022fc:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
100022fe:	2301      	movs	r3, #1
10002300:	60fb      	str	r3, [r7, #12]
  uint32_t SecondTimerStatus = (uint32_t)0;
10002302:	2300      	movs	r3, #0
10002304:	60bb      	str	r3, [r7, #8]
  /*<<<DD_PWMSP001_API_8_1>>>*/
  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
10002306:	687b      	ldr	r3, [r7, #4]
10002308:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
1000230a:	781b      	ldrb	r3, [r3, #0]
1000230c:	2b00      	cmp	r3, #0
1000230e:	d01d      	beq.n	1000234c <PWMSP001_GetTimerStatus+0x58>
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  /*<<<DD_PWMSP001_API_8_2>>>*/
  else
  {
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
10002310:	687a      	ldr	r2, [r7, #4]
10002312:	2320      	movs	r3, #32
10002314:	5cd3      	ldrb	r3, [r2, r3]
10002316:	2b01      	cmp	r3, #1
10002318:	d10f      	bne.n	1000233a <PWMSP001_GetTimerStatus+0x46>
    {
      SecondTimerStatus = (uint32_t)(RD_REG(HandlePtr->CC4yRegs1Ptr->TCST,
1000231a:	687b      	ldr	r3, [r7, #4]
1000231c:	69db      	ldr	r3, [r3, #28]
1000231e:	689a      	ldr	r2, [r3, #8]
10002320:	2301      	movs	r3, #1
10002322:	4013      	ands	r3, r2
10002324:	60bb      	str	r3, [r7, #8]
          CCU4_CC4_TCST_TRB_Msk, CCU4_CC4_TCST_TRB_Pos));
      *TimerStatus = (uint32_t)((RD_REG(HandlePtr->CC4yRegsPtr->TCST,
10002326:	687b      	ldr	r3, [r7, #4]
10002328:	699b      	ldr	r3, [r3, #24]
1000232a:	689b      	ldr	r3, [r3, #8]
1000232c:	68ba      	ldr	r2, [r7, #8]
1000232e:	401a      	ands	r2, r3
10002330:	2301      	movs	r3, #1
10002332:	401a      	ands	r2, r3
10002334:	683b      	ldr	r3, [r7, #0]
10002336:	601a      	str	r2, [r3, #0]
10002338:	e006      	b.n	10002348 <PWMSP001_GetTimerStatus+0x54>
          SecondTimerStatus
      );
    }
    else
    {
      *TimerStatus = (uint32_t) RD_REG(HandlePtr->CC4yRegsPtr->TCST,
1000233a:	687b      	ldr	r3, [r7, #4]
1000233c:	699b      	ldr	r3, [r3, #24]
1000233e:	689a      	ldr	r2, [r3, #8]
10002340:	2301      	movs	r3, #1
10002342:	401a      	ands	r2, r3
10002344:	683b      	ldr	r3, [r7, #0]
10002346:	601a      	str	r2, [r3, #0]
          CCU4_CC4_TCST_TRB_Msk, CCU4_CC4_TCST_TRB_Pos);
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
10002348:	2300      	movs	r3, #0
1000234a:	60fb      	str	r3, [r7, #12]
  }
  return Status; 
1000234c:	68fb      	ldr	r3, [r7, #12]
}
1000234e:	1c18      	adds	r0, r3, #0
10002350:	46bd      	mov	sp, r7
10002352:	b004      	add	sp, #16
10002354:	bd80      	pop	{r7, pc}
10002356:	46c0      	nop			; (mov r8, r8)

10002358 <PWMSP001_GetTimerRegsVal>:
status_t PWMSP001_GetTimerRegsVal
(
    const PWMSP001_HandleType* HandlePtr,
    PWMSP001_TimerRegsType* TimerRegs
)
{
10002358:	b580      	push	{r7, lr}
1000235a:	b084      	sub	sp, #16
1000235c:	af00      	add	r7, sp, #0
1000235e:	6078      	str	r0, [r7, #4]
10002360:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
10002362:	2301      	movs	r3, #1
10002364:	60fb      	str	r3, [r7, #12]
  uint32_t ScndSlTMRVal = 0UL;
10002366:	2300      	movs	r3, #0
10002368:	60bb      	str	r3, [r7, #8]

  /*<<<DD_PWMSP001_API_9_1>>>*/
  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
1000236a:	687b      	ldr	r3, [r7, #4]
1000236c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
1000236e:	781b      	ldrb	r3, [r3, #0]
10002370:	2b00      	cmp	r3, #0
10002372:	d051      	beq.n	10002418 <PWMSP001_GetTimerRegsVal+0xc0>
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  /*<<<DD_PWMSP001_API_9_2>>>*/
  else
  {
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
10002374:	687a      	ldr	r2, [r7, #4]
10002376:	2320      	movs	r3, #32
10002378:	5cd3      	ldrb	r3, [r2, r3]
1000237a:	2b01      	cmp	r3, #1
1000237c:	d139      	bne.n	100023f2 <PWMSP001_GetTimerRegsVal+0x9a>
    {
      ScndSlTMRVal = (RD_REG(HandlePtr->CC4yRegs1Ptr->TIMER,
1000237e:	687b      	ldr	r3, [r7, #4]
10002380:	69db      	ldr	r3, [r3, #28]
10002382:	6f1b      	ldr	r3, [r3, #112]	; 0x70
10002384:	041b      	lsls	r3, r3, #16
10002386:	60bb      	str	r3, [r7, #8]
          CCU4_CC4_TIMER_TVAL_Msk, CCU4_CC4_TIMER_TVAL_Pos) << 16UL);

      TimerRegs->TimerReg = (uint32_t)(ScndSlTMRVal |
          (RD_REG(HandlePtr->CC4yRegsPtr->TIMER,
10002388:	687b      	ldr	r3, [r7, #4]
1000238a:	699b      	ldr	r3, [r3, #24]
1000238c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
1000238e:	041b      	lsls	r3, r3, #16
10002390:	0c1a      	lsrs	r2, r3, #16
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
    {
      ScndSlTMRVal = (RD_REG(HandlePtr->CC4yRegs1Ptr->TIMER,
          CCU4_CC4_TIMER_TVAL_Msk, CCU4_CC4_TIMER_TVAL_Pos) << 16UL);

      TimerRegs->TimerReg = (uint32_t)(ScndSlTMRVal |
10002392:	68bb      	ldr	r3, [r7, #8]
10002394:	431a      	orrs	r2, r3
10002396:	683b      	ldr	r3, [r7, #0]
10002398:	609a      	str	r2, [r3, #8]
          (RD_REG(HandlePtr->CC4yRegsPtr->TIMER,
              CCU4_CC4_TIMER_TVAL_Msk, CCU4_CC4_TIMER_TVAL_Pos)));

      TimerRegs->CompReg = HandlePtr->CC4yRegs1Ptr->CRS; 
1000239a:	687b      	ldr	r3, [r7, #4]
1000239c:	69db      	ldr	r3, [r3, #28]
1000239e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
100023a0:	683b      	ldr	r3, [r7, #0]
100023a2:	601a      	str	r2, [r3, #0]
      TimerRegs->CompReg*= HandlePtr->CC4yRegsPtr->PRS;
100023a4:	683b      	ldr	r3, [r7, #0]
100023a6:	681a      	ldr	r2, [r3, #0]
100023a8:	687b      	ldr	r3, [r7, #4]
100023aa:	699b      	ldr	r3, [r3, #24]
100023ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
100023ae:	435a      	muls	r2, r3
100023b0:	683b      	ldr	r3, [r7, #0]
100023b2:	601a      	str	r2, [r3, #0]
      TimerRegs->CompReg += HandlePtr->CC4yRegsPtr->CRS;
100023b4:	683b      	ldr	r3, [r7, #0]
100023b6:	681a      	ldr	r2, [r3, #0]
100023b8:	687b      	ldr	r3, [r7, #4]
100023ba:	699b      	ldr	r3, [r3, #24]
100023bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
100023be:	18d2      	adds	r2, r2, r3
100023c0:	683b      	ldr	r3, [r7, #0]
100023c2:	601a      	str	r2, [r3, #0]
      TimerRegs->PeriodReg = HandlePtr->CC4yRegs1Ptr->PRS+ 1U;
100023c4:	687b      	ldr	r3, [r7, #4]
100023c6:	69db      	ldr	r3, [r3, #28]
100023c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
100023ca:	1c5a      	adds	r2, r3, #1
100023cc:	683b      	ldr	r3, [r7, #0]
100023ce:	605a      	str	r2, [r3, #4]
      TimerRegs->PeriodReg *= (uint32_t)((HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU) +1U);
100023d0:	683b      	ldr	r3, [r7, #0]
100023d2:	685a      	ldr	r2, [r3, #4]
100023d4:	687b      	ldr	r3, [r7, #4]
100023d6:	699b      	ldr	r3, [r3, #24]
100023d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
100023da:	041b      	lsls	r3, r3, #16
100023dc:	0c1b      	lsrs	r3, r3, #16
100023de:	3301      	adds	r3, #1
100023e0:	435a      	muls	r2, r3
100023e2:	683b      	ldr	r3, [r7, #0]
100023e4:	605a      	str	r2, [r3, #4]
      TimerRegs->PeriodReg += 1U ;
100023e6:	683b      	ldr	r3, [r7, #0]
100023e8:	685b      	ldr	r3, [r3, #4]
100023ea:	1c5a      	adds	r2, r3, #1
100023ec:	683b      	ldr	r3, [r7, #0]
100023ee:	605a      	str	r2, [r3, #4]
100023f0:	e010      	b.n	10002414 <PWMSP001_GetTimerRegsVal+0xbc>
    }

    else
    {
      TimerRegs->TimerReg = (uint32_t)RD_REG(HandlePtr->CC4yRegsPtr->TIMER,
100023f2:	687b      	ldr	r3, [r7, #4]
100023f4:	699b      	ldr	r3, [r3, #24]
100023f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
100023f8:	041b      	lsls	r3, r3, #16
100023fa:	0c1a      	lsrs	r2, r3, #16
100023fc:	683b      	ldr	r3, [r7, #0]
100023fe:	609a      	str	r2, [r3, #8]
          CCU4_CC4_TIMER_TVAL_Msk, CCU4_CC4_TIMER_TVAL_Pos);

      TimerRegs->CompReg = HandlePtr->CC4yRegsPtr->CRS;
10002400:	687b      	ldr	r3, [r7, #4]
10002402:	699b      	ldr	r3, [r3, #24]
10002404:	6bda      	ldr	r2, [r3, #60]	; 0x3c
10002406:	683b      	ldr	r3, [r7, #0]
10002408:	601a      	str	r2, [r3, #0]
      TimerRegs->PeriodReg = HandlePtr->CC4yRegsPtr->PRS;
1000240a:	687b      	ldr	r3, [r7, #4]
1000240c:	699b      	ldr	r3, [r3, #24]
1000240e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
10002410:	683b      	ldr	r3, [r7, #0]
10002412:	605a      	str	r2, [r3, #4]

    }
    Status = (uint32_t)DAVEApp_SUCCESS;
10002414:	2300      	movs	r3, #0
10002416:	60fb      	str	r3, [r7, #12]
  }
  return Status;
10002418:	68fb      	ldr	r3, [r7, #12]
}
1000241a:	1c18      	adds	r0, r3, #0
1000241c:	46bd      	mov	sp, r7
1000241e:	b004      	add	sp, #16
10002420:	bd80      	pop	{r7, pc}
10002422:	46c0      	nop			; (mov r8, r8)

10002424 <PWMSP001_GetPeriodReg>:
status_t PWMSP001_GetPeriodReg
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t* PeriodReg
)
{
10002424:	b580      	push	{r7, lr}
10002426:	b084      	sub	sp, #16
10002428:	af00      	add	r7, sp, #0
1000242a:	6078      	str	r0, [r7, #4]
1000242c:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
1000242e:	2301      	movs	r3, #1
10002430:	60fb      	str	r3, [r7, #12]

  /*<<<DD_PWMSP001_API_15_1>>>*/
  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
10002432:	687b      	ldr	r3, [r7, #4]
10002434:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10002436:	781b      	ldrb	r3, [r3, #0]
10002438:	2b00      	cmp	r3, #0
1000243a:	d022      	beq.n	10002482 <PWMSP001_GetPeriodReg+0x5e>
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
1000243c:	687a      	ldr	r2, [r7, #4]
1000243e:	2320      	movs	r3, #32
10002440:	5cd3      	ldrb	r3, [r2, r3]
10002442:	2b01      	cmp	r3, #1
10002444:	d116      	bne.n	10002474 <PWMSP001_GetPeriodReg+0x50>
    {
      *PeriodReg = (HandlePtr->CC4yRegs1Ptr->PRS + 1U);
10002446:	687b      	ldr	r3, [r7, #4]
10002448:	69db      	ldr	r3, [r3, #28]
1000244a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
1000244c:	1c5a      	adds	r2, r3, #1
1000244e:	683b      	ldr	r3, [r7, #0]
10002450:	601a      	str	r2, [r3, #0]
      *PeriodReg  *=(uint32_t)((HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU) +1U);
10002452:	683b      	ldr	r3, [r7, #0]
10002454:	681a      	ldr	r2, [r3, #0]
10002456:	687b      	ldr	r3, [r7, #4]
10002458:	699b      	ldr	r3, [r3, #24]
1000245a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
1000245c:	041b      	lsls	r3, r3, #16
1000245e:	0c1b      	lsrs	r3, r3, #16
10002460:	3301      	adds	r3, #1
10002462:	435a      	muls	r2, r3
10002464:	683b      	ldr	r3, [r7, #0]
10002466:	601a      	str	r2, [r3, #0]
      *PeriodReg  += 1U;
10002468:	683b      	ldr	r3, [r7, #0]
1000246a:	681b      	ldr	r3, [r3, #0]
1000246c:	1c5a      	adds	r2, r3, #1
1000246e:	683b      	ldr	r3, [r7, #0]
10002470:	601a      	str	r2, [r3, #0]
10002472:	e004      	b.n	1000247e <PWMSP001_GetPeriodReg+0x5a>
    }
    else
    {
      *PeriodReg = HandlePtr->CC4yRegsPtr->PRS;
10002474:	687b      	ldr	r3, [r7, #4]
10002476:	699b      	ldr	r3, [r3, #24]
10002478:	6b5a      	ldr	r2, [r3, #52]	; 0x34
1000247a:	683b      	ldr	r3, [r7, #0]
1000247c:	601a      	str	r2, [r3, #0]
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
1000247e:	2300      	movs	r3, #0
10002480:	60fb      	str	r3, [r7, #12]
  }
  return Status;
10002482:	68fb      	ldr	r3, [r7, #12]
}
10002484:	1c18      	adds	r0, r3, #0
10002486:	46bd      	mov	sp, r7
10002488:	b004      	add	sp, #16
1000248a:	bd80      	pop	{r7, pc}

1000248c <PWMSP001_SWRequestShadowTransfer>:
 */
status_t PWMSP001_SWRequestShadowTransfer
(
    const PWMSP001_HandleType* HandlePtr
)
{
1000248c:	b5b0      	push	{r4, r5, r7, lr}
1000248e:	b086      	sub	sp, #24
10002490:	af00      	add	r7, sp, #0
10002492:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
10002494:	2301      	movs	r3, #1
10002496:	617b      	str	r3, [r7, #20]
  uint32_t Temp1;
  uint32_t Temp2;
  uint32_t Temp3;

  /*<<<DD_PWMSP001_API_10_1>>>*/
  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
10002498:	687b      	ldr	r3, [r7, #4]
1000249a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
1000249c:	781b      	ldrb	r3, [r3, #0]
1000249e:	2b00      	cmp	r3, #0
100024a0:	d032      	beq.n	10002508 <PWMSP001_SWRequestShadowTransfer+0x7c>
  }
  /*<<<DD_PWMSP001_API_10_2>>>*/
  else
  {
    /*Request shadow transfer for the First Slice*/
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
100024a2:	687a      	ldr	r2, [r7, #4]
100024a4:	2320      	movs	r3, #32
100024a6:	5cd3      	ldrb	r3, [r2, r3]
100024a8:	2b01      	cmp	r3, #1
100024aa:	d11a      	bne.n	100024e2 <PWMSP001_SWRequestShadowTransfer+0x56>
    {
      /*Request shadow transfer for the Second Slice*/
      Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4 * (uint32_t)HandlePtr->FirstSlice);
100024ac:	687a      	ldr	r2, [r7, #4]
100024ae:	2337      	movs	r3, #55	; 0x37
100024b0:	5cd3      	ldrb	r3, [r2, r3]
100024b2:	009b      	lsls	r3, r3, #2
100024b4:	613b      	str	r3, [r7, #16]
      Temp2 = (uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4*(uint32_t)HandlePtr->SecondSlice);
100024b6:	687a      	ldr	r2, [r7, #4]
100024b8:	2338      	movs	r3, #56	; 0x38
100024ba:	5cd3      	ldrb	r3, [r2, r3]
100024bc:	009b      	lsls	r3, r3, #2
100024be:	60fb      	str	r3, [r7, #12]
      HandlePtr->CC4yKernRegsPtr->GCSS |=  ((uint32_t)0x01 << Temp1) | ((uint32_t)0x01 << Temp2);
100024c0:	687b      	ldr	r3, [r7, #4]
100024c2:	695b      	ldr	r3, [r3, #20]
100024c4:	687a      	ldr	r2, [r7, #4]
100024c6:	6952      	ldr	r2, [r2, #20]
100024c8:	6911      	ldr	r1, [r2, #16]
100024ca:	693a      	ldr	r2, [r7, #16]
100024cc:	2001      	movs	r0, #1
100024ce:	4090      	lsls	r0, r2
100024d0:	68fa      	ldr	r2, [r7, #12]
100024d2:	2401      	movs	r4, #1
100024d4:	1c25      	adds	r5, r4, #0
100024d6:	4095      	lsls	r5, r2
100024d8:	1c2a      	adds	r2, r5, #0
100024da:	4302      	orrs	r2, r0
100024dc:	430a      	orrs	r2, r1
100024de:	611a      	str	r2, [r3, #16]
100024e0:	e010      	b.n	10002504 <PWMSP001_SWRequestShadowTransfer+0x78>
    }
    else
    {
      Temp3 =  (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice);
100024e2:	687a      	ldr	r2, [r7, #4]
100024e4:	2337      	movs	r3, #55	; 0x37
100024e6:	5cd3      	ldrb	r3, [r2, r3]
100024e8:	009b      	lsls	r3, r3, #2
100024ea:	60bb      	str	r3, [r7, #8]
      HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp3);
100024ec:	687b      	ldr	r3, [r7, #4]
100024ee:	695b      	ldr	r3, [r3, #20]
100024f0:	687a      	ldr	r2, [r7, #4]
100024f2:	6952      	ldr	r2, [r2, #20]
100024f4:	6911      	ldr	r1, [r2, #16]
100024f6:	68ba      	ldr	r2, [r7, #8]
100024f8:	2001      	movs	r0, #1
100024fa:	1c04      	adds	r4, r0, #0
100024fc:	4094      	lsls	r4, r2
100024fe:	1c22      	adds	r2, r4, #0
10002500:	430a      	orrs	r2, r1
10002502:	611a      	str	r2, [r3, #16]
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
10002504:	2300      	movs	r3, #0
10002506:	617b      	str	r3, [r7, #20]
  }
  return Status;
10002508:	697b      	ldr	r3, [r7, #20]
}
1000250a:	1c18      	adds	r0, r3, #0
1000250c:	46bd      	mov	sp, r7
1000250e:	b006      	add	sp, #24
10002510:	bdb0      	pop	{r4, r5, r7, pc}
10002512:	46c0      	nop			; (mov r8, r8)

10002514 <PWMSP001_ResetTrapFlag>:
/*<<<DD_PWMSP001_API_13>>>*/
/*
 * This function resets the trap flag if trap condition is inactive
 */
void PWMSP001_ResetTrapFlag(const PWMSP001_HandleType* HandlePtr)
{
10002514:	b580      	push	{r7, lr}
10002516:	b082      	sub	sp, #8
10002518:	af00      	add	r7, sp, #0
1000251a:	6078      	str	r0, [r7, #4]
   if (HandlePtr->kTrapExitControl == (uint8_t)SET)
1000251c:	687b      	ldr	r3, [r7, #4]
1000251e:	7cdb      	ldrb	r3, [r3, #19]
10002520:	2b01      	cmp	r3, #1
10002522:	d11a      	bne.n	1000255a <PWMSP001_ResetTrapFlag+0x46>
    {
      SET_BIT(HandlePtr->CC4yRegsPtr->SWR, PWMSP001_EVENT2_INTERRUPT);
10002524:	687b      	ldr	r3, [r7, #4]
10002526:	699a      	ldr	r2, [r3, #24]
10002528:	687b      	ldr	r3, [r7, #4]
1000252a:	6999      	ldr	r1, [r3, #24]
1000252c:	23b0      	movs	r3, #176	; 0xb0
1000252e:	58cb      	ldr	r3, [r1, r3]
10002530:	2180      	movs	r1, #128	; 0x80
10002532:	00c9      	lsls	r1, r1, #3
10002534:	4319      	orrs	r1, r3
10002536:	23b0      	movs	r3, #176	; 0xb0
10002538:	50d1      	str	r1, [r2, r3]
      if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
1000253a:	687a      	ldr	r2, [r7, #4]
1000253c:	2320      	movs	r3, #32
1000253e:	5cd3      	ldrb	r3, [r2, r3]
10002540:	2b01      	cmp	r3, #1
10002542:	d10a      	bne.n	1000255a <PWMSP001_ResetTrapFlag+0x46>
      {
        SET_BIT(HandlePtr->CC4yRegs1Ptr->SWR, PWMSP001_EVENT2_INTERRUPT);
10002544:	687b      	ldr	r3, [r7, #4]
10002546:	69da      	ldr	r2, [r3, #28]
10002548:	687b      	ldr	r3, [r7, #4]
1000254a:	69d9      	ldr	r1, [r3, #28]
1000254c:	23b0      	movs	r3, #176	; 0xb0
1000254e:	58cb      	ldr	r3, [r1, r3]
10002550:	2180      	movs	r1, #128	; 0x80
10002552:	00c9      	lsls	r1, r1, #3
10002554:	4319      	orrs	r1, r3
10002556:	23b0      	movs	r3, #176	; 0xb0
10002558:	50d1      	str	r1, [r2, r3]
      }
    }
    SET_BIT(HandlePtr->CC4yRegsPtr->SWR, PWMSP001_TRAP_FLAG_CLEAR);
1000255a:	687b      	ldr	r3, [r7, #4]
1000255c:	699a      	ldr	r2, [r3, #24]
1000255e:	687b      	ldr	r3, [r7, #4]
10002560:	6999      	ldr	r1, [r3, #24]
10002562:	23b0      	movs	r3, #176	; 0xb0
10002564:	58cb      	ldr	r3, [r1, r3]
10002566:	2180      	movs	r1, #128	; 0x80
10002568:	0109      	lsls	r1, r1, #4
1000256a:	4319      	orrs	r1, r3
1000256c:	23b0      	movs	r3, #176	; 0xb0
1000256e:	50d1      	str	r1, [r2, r3]
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
10002570:	687a      	ldr	r2, [r7, #4]
10002572:	2320      	movs	r3, #32
10002574:	5cd3      	ldrb	r3, [r2, r3]
10002576:	2b01      	cmp	r3, #1
10002578:	d10a      	bne.n	10002590 <PWMSP001_ResetTrapFlag+0x7c>
    {
      SET_BIT(HandlePtr->CC4yRegs1Ptr->SWR, PWMSP001_TRAP_FLAG_CLEAR);
1000257a:	687b      	ldr	r3, [r7, #4]
1000257c:	69da      	ldr	r2, [r3, #28]
1000257e:	687b      	ldr	r3, [r7, #4]
10002580:	69d9      	ldr	r1, [r3, #28]
10002582:	23b0      	movs	r3, #176	; 0xb0
10002584:	58cb      	ldr	r3, [r1, r3]
10002586:	2180      	movs	r1, #128	; 0x80
10002588:	0109      	lsls	r1, r1, #4
1000258a:	4319      	orrs	r1, r3
1000258c:	23b0      	movs	r3, #176	; 0xb0
1000258e:	50d1      	str	r1, [r2, r3]
    }
}
10002590:	46bd      	mov	sp, r7
10002592:	b002      	add	sp, #8
10002594:	bd80      	pop	{r7, pc}
10002596:	46c0      	nop			; (mov r8, r8)

10002598 <PWMSP001_lConfigureSecondSlice>:
/*
 * This function configures second slice.
 */

void PWMSP001_lConfigureSecondSlice(const PWMSP001_HandleType* HandlePtr)
{
10002598:	b5b0      	push	{r4, r5, r7, lr}
1000259a:	b082      	sub	sp, #8
1000259c:	af00      	add	r7, sp, #0
1000259e:	6078      	str	r0, [r7, #4]
  HandlePtr->CC4yRegs1Ptr->TCCLR = PWMSP001_SLICE_CLEAR;
100025a0:	687b      	ldr	r3, [r7, #4]
100025a2:	69db      	ldr	r3, [r3, #28]
100025a4:	2207      	movs	r2, #7
100025a6:	611a      	str	r2, [r3, #16]

  /*Set period and compare values for second slice*/
  HandlePtr->CC4yRegs1Ptr->PRS = (uint32_t)((HandlePtr->kPeriodVal & 0xFFFF0000U)
100025a8:	687b      	ldr	r3, [r7, #4]
100025aa:	69db      	ldr	r3, [r3, #28]
100025ac:	687a      	ldr	r2, [r7, #4]
100025ae:	6a92      	ldr	r2, [r2, #40]	; 0x28
100025b0:	0c12      	lsrs	r2, r2, #16
100025b2:	635a      	str	r2, [r3, #52]	; 0x34
      >> 16U);
  HandlePtr->CC4yRegs1Ptr->CRS =(uint32_t)((HandlePtr->kCompareValue & 0xFFFF0000U)
100025b4:	687b      	ldr	r3, [r7, #4]
100025b6:	69db      	ldr	r3, [r3, #28]
100025b8:	687a      	ldr	r2, [r7, #4]
100025ba:	6892      	ldr	r2, [r2, #8]
100025bc:	0c12      	lsrs	r2, r2, #16
100025be:	63da      	str	r2, [r3, #60]	; 0x3c
      >> 16U);

  HandlePtr->CC4yRegs1Ptr->CMC |= ((uint32_t)0x01 << (uint32_t)CCU4_CC4_CMC_TCE_Pos);
100025c0:	687b      	ldr	r3, [r7, #4]
100025c2:	69db      	ldr	r3, [r3, #28]
100025c4:	687a      	ldr	r2, [r7, #4]
100025c6:	69d2      	ldr	r2, [r2, #28]
100025c8:	6852      	ldr	r2, [r2, #4]
100025ca:	2180      	movs	r1, #128	; 0x80
100025cc:	0349      	lsls	r1, r1, #13
100025ce:	430a      	orrs	r2, r1
100025d0:	605a      	str	r2, [r3, #4]

  /*<<<DD_PWMSP001_nonAPI_1_3>>>*/
  if (HandlePtr->kExtStopTrig == (uint8_t)SET)
100025d2:	687b      	ldr	r3, [r7, #4]
100025d4:	7bdb      	ldrb	r3, [r3, #15]
100025d6:	2b01      	cmp	r3, #1
100025d8:	d125      	bne.n	10002626 <PWMSP001_lConfigureSecondSlice+0x8e>
  {
    HandlePtr->CC4yRegs1Ptr->INS &=(uint32_t) ~(CCU4_CC4_INS_EV1EM_Msk | (uint32_t)CCU4_CC4_INS_LPF1M_Msk);
100025da:	687b      	ldr	r3, [r7, #4]
100025dc:	69db      	ldr	r3, [r3, #28]
100025de:	687a      	ldr	r2, [r7, #4]
100025e0:	69d2      	ldr	r2, [r2, #28]
100025e2:	6811      	ldr	r1, [r2, #0]
100025e4:	4a79      	ldr	r2, [pc, #484]	; (100027cc <PWMSP001_lConfigureSecondSlice+0x234>)
100025e6:	400a      	ands	r2, r1
100025e8:	601a      	str	r2, [r3, #0]
    HandlePtr->CC4yRegs1Ptr->CMC &=(uint32_t) ~(CCU4_CC4_CMC_ENDS_Msk);
100025ea:	687b      	ldr	r3, [r7, #4]
100025ec:	69db      	ldr	r3, [r3, #28]
100025ee:	687a      	ldr	r2, [r7, #4]
100025f0:	69d2      	ldr	r2, [r2, #28]
100025f2:	6852      	ldr	r2, [r2, #4]
100025f4:	210c      	movs	r1, #12
100025f6:	438a      	bics	r2, r1
100025f8:	605a      	str	r2, [r3, #4]
    HandlePtr->CC4yRegs1Ptr->INS |=(uint32_t)((((uint32_t)HandlePtr->kStopEdge  <<   \
100025fa:	687b      	ldr	r3, [r7, #4]
100025fc:	69db      	ldr	r3, [r3, #28]
100025fe:	687a      	ldr	r2, [r7, #4]
10002600:	69d2      	ldr	r2, [r2, #28]
10002602:	6811      	ldr	r1, [r2, #0]
10002604:	6878      	ldr	r0, [r7, #4]
10002606:	2224      	movs	r2, #36	; 0x24
10002608:	5c82      	ldrb	r2, [r0, r2]
1000260a:	0490      	lsls	r0, r2, #18
1000260c:	22c0      	movs	r2, #192	; 0xc0
1000260e:	0312      	lsls	r2, r2, #12
10002610:	4002      	ands	r2, r0
10002612:	430a      	orrs	r2, r1
10002614:	601a      	str	r2, [r3, #0]
      (uint32_t)CCU4_CC4_INS_EV1EM_Pos)& (uint32_t)CCU4_CC4_INS_EV1EM_Msk) | \
	    (((uint32_t)PWMSP001_LPF << (uint32_t)CCU4_CC4_INS_LPF1M_Pos)& \
		  (uint32_t)CCU4_CC4_INS_LPF1M_Msk));
    HandlePtr->CC4yRegs1Ptr->CMC |= (((uint32_t)PWMSP001_EVENT_1  <<  \
10002616:	687b      	ldr	r3, [r7, #4]
10002618:	69db      	ldr	r3, [r3, #28]
1000261a:	687a      	ldr	r2, [r7, #4]
1000261c:	69d2      	ldr	r2, [r2, #28]
1000261e:	6852      	ldr	r2, [r2, #4]
10002620:	2108      	movs	r1, #8
10002622:	430a      	orrs	r2, r1
10002624:	605a      	str	r2, [r3, #4]
      (uint32_t)CCU4_CC4_CMC_ENDS_Pos)& (uint32_t)CCU4_CC4_CMC_ENDS_Msk);
  }/*End of if (HandlePtr->kExtStopTrig == SET)*/

  /*<<<DD_PWMSP001_nonAPI_1_4>>>*/
  if (HandlePtr->kTrapEnable == (uint8_t)SET)
10002626:	687b      	ldr	r3, [r7, #4]
10002628:	7c5b      	ldrb	r3, [r3, #17]
1000262a:	2b01      	cmp	r3, #1
1000262c:	d125      	bne.n	1000267a <PWMSP001_lConfigureSecondSlice+0xe2>
  {
    HandlePtr->CC4yRegs1Ptr -> INS &=(uint32_t) ~(CCU4_CC4_INS_EV2EM_Msk | CCU4_CC4_INS_EV2LM_Msk 
1000262e:	687b      	ldr	r3, [r7, #4]
10002630:	69db      	ldr	r3, [r3, #28]
10002632:	687a      	ldr	r2, [r7, #4]
10002634:	69d2      	ldr	r2, [r2, #28]
10002636:	6811      	ldr	r1, [r2, #0]
10002638:	4a65      	ldr	r2, [pc, #404]	; (100027d0 <PWMSP001_lConfigureSecondSlice+0x238>)
1000263a:	400a      	ands	r2, r1
1000263c:	601a      	str	r2, [r3, #0]
        | CCU4_CC4_INS_LPF2M_Msk);
    HandlePtr->CC4yRegs1Ptr->CMC &= (uint32_t)~(CCU4_CC4_CMC_TS_Msk);
1000263e:	687b      	ldr	r3, [r7, #4]
10002640:	69db      	ldr	r3, [r3, #28]
10002642:	687a      	ldr	r2, [r7, #4]
10002644:	69d2      	ldr	r2, [r2, #28]
10002646:	6851      	ldr	r1, [r2, #4]
10002648:	4a62      	ldr	r2, [pc, #392]	; (100027d4 <PWMSP001_lConfigureSecondSlice+0x23c>)
1000264a:	400a      	ands	r2, r1
1000264c:	605a      	str	r2, [r3, #4]
    HandlePtr->CC4yRegs1Ptr -> INS |= (uint32_t) \
1000264e:	687b      	ldr	r3, [r7, #4]
10002650:	69db      	ldr	r3, [r3, #28]
10002652:	687a      	ldr	r2, [r7, #4]
10002654:	69d2      	ldr	r2, [r2, #28]
10002656:	6811      	ldr	r1, [r2, #0]
        ((((uint32_t)0x00 << CCU4_CC4_INS_EV2EM_Pos)& (uint32_t)CCU4_CC4_INS_EV2EM_Msk) | \
            ((((uint32_t)HandlePtr->kTrapLevel  <<	\
10002658:	687a      	ldr	r2, [r7, #4]
1000265a:	7812      	ldrb	r2, [r2, #0]
1000265c:	0610      	lsls	r0, r2, #24
  if (HandlePtr->kTrapEnable == (uint8_t)SET)
  {
    HandlePtr->CC4yRegs1Ptr -> INS &=(uint32_t) ~(CCU4_CC4_INS_EV2EM_Msk | CCU4_CC4_INS_EV2LM_Msk 
        | CCU4_CC4_INS_LPF2M_Msk);
    HandlePtr->CC4yRegs1Ptr->CMC &= (uint32_t)~(CCU4_CC4_CMC_TS_Msk);
    HandlePtr->CC4yRegs1Ptr -> INS |= (uint32_t) \
1000265e:	2280      	movs	r2, #128	; 0x80
10002660:	0452      	lsls	r2, r2, #17
10002662:	4002      	ands	r2, r0
10002664:	430a      	orrs	r2, r1
10002666:	601a      	str	r2, [r3, #0]
        ((((uint32_t)0x00 << CCU4_CC4_INS_EV2EM_Pos)& (uint32_t)CCU4_CC4_INS_EV2EM_Msk) | \
            ((((uint32_t)HandlePtr->kTrapLevel  <<	\
                CCU4_CC4_INS_EV2LM_Pos)& (uint32_t)CCU4_CC4_INS_EV2LM_Msk) | (((uint32_t)0x00  << \
                    CCU4_CC4_INS_LPF2M_Pos)& (uint32_t)CCU4_CC4_INS_LPF2M_Msk)));
    HandlePtr->CC4yRegs1Ptr->CMC |= ((uint32_t)0x01 << (uint32_t)CCU4_CC4_CMC_TS_Pos);
10002668:	687b      	ldr	r3, [r7, #4]
1000266a:	69db      	ldr	r3, [r3, #28]
1000266c:	687a      	ldr	r2, [r7, #4]
1000266e:	69d2      	ldr	r2, [r2, #28]
10002670:	6852      	ldr	r2, [r2, #4]
10002672:	2180      	movs	r1, #128	; 0x80
10002674:	0289      	lsls	r1, r1, #10
10002676:	430a      	orrs	r2, r1
10002678:	605a      	str	r2, [r3, #4]
  }/*End of if (HandlePtr->kTrapEnable == SET)*/

  HandlePtr->CC4yRegs1Ptr->TC &=(uint32_t) ~(CCU4_CC4_TC_TCM_Msk | CCU4_CC4_TC_TSSM_Msk
1000267a:	687b      	ldr	r3, [r7, #4]
1000267c:	69db      	ldr	r3, [r3, #28]
1000267e:	687a      	ldr	r2, [r7, #4]
10002680:	69d2      	ldr	r2, [r2, #28]
10002682:	6951      	ldr	r1, [r2, #20]
10002684:	4a54      	ldr	r2, [pc, #336]	; (100027d8 <PWMSP001_lConfigureSecondSlice+0x240>)
10002686:	400a      	ands	r2, r1
10002688:	615a      	str	r2, [r3, #20]
      | CCU4_CC4_TC_CMOD_Msk | CCU4_CC4_TC_STRM_Msk | CCU4_CC4_TC_ENDM_Msk
      | CCU4_CC4_TC_DITHE_Msk);
  HandlePtr->CC4yRegs1Ptr->TC =	(((uint32_t)HandlePtr->CountingModeType  << \
1000268a:	687b      	ldr	r3, [r7, #4]
1000268c:	69db      	ldr	r3, [r3, #28]
1000268e:	6879      	ldr	r1, [r7, #4]
10002690:	2236      	movs	r2, #54	; 0x36
10002692:	5c8a      	ldrb	r2, [r1, r2]
10002694:	1c11      	adds	r1, r2, #0
    (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|	\
10002696:	2201      	movs	r2, #1
10002698:	4011      	ands	r1, r2
      (((uint32_t)HandlePtr->kTimerMode  << (uint32_t)CCU4_CC4_TC_TSSM_Pos)& \
1000269a:	687a      	ldr	r2, [r7, #4]
1000269c:	7b12      	ldrb	r2, [r2, #12]
1000269e:	0050      	lsls	r0, r2, #1
100026a0:	2202      	movs	r2, #2
100026a2:	4002      	ands	r2, r0
	    (uint32_t)CCU4_CC4_TC_TSSM_Msk)|(((uint32_t)PWMSP001_COMPARE_MODE  << \
100026a4:	4311      	orrs	r1, r2
		  (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
100026a6:	6878      	ldr	r0, [r7, #4]
100026a8:	2234      	movs	r2, #52	; 0x34
100026aa:	5c82      	ldrb	r2, [r0, r2]
100026ac:	0290      	lsls	r0, r2, #10
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
100026ae:	2280      	movs	r2, #128	; 0x80
100026b0:	00d2      	lsls	r2, r2, #3
100026b2:	4002      	ands	r2, r0
      | CCU4_CC4_TC_DITHE_Msk);
  HandlePtr->CC4yRegs1Ptr->TC =	(((uint32_t)HandlePtr->CountingModeType  << \
    (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|	\
      (((uint32_t)HandlePtr->kTimerMode  << (uint32_t)CCU4_CC4_TC_TSSM_Pos)& \
	    (uint32_t)CCU4_CC4_TC_TSSM_Msk)|(((uint32_t)PWMSP001_COMPARE_MODE  << \
		  (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
100026b4:	4311      	orrs	r1, r2
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
100026b6:	6878      	ldr	r0, [r7, #4]
100026b8:	2235      	movs	r2, #53	; 0x35
100026ba:	5c82      	ldrb	r2, [r0, r2]
100026bc:	0210      	lsls	r0, r2, #8
                (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);
100026be:	22c0      	movs	r2, #192	; 0xc0
100026c0:	0092      	lsls	r2, r2, #2
100026c2:	4002      	ands	r2, r0
    (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|	\
      (((uint32_t)HandlePtr->kTimerMode  << (uint32_t)CCU4_CC4_TC_TSSM_Pos)& \
	    (uint32_t)CCU4_CC4_TC_TSSM_Msk)|(((uint32_t)PWMSP001_COMPARE_MODE  << \
		  (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
100026c4:	430a      	orrs	r2, r1
  }/*End of if (HandlePtr->kTrapEnable == SET)*/

  HandlePtr->CC4yRegs1Ptr->TC &=(uint32_t) ~(CCU4_CC4_TC_TCM_Msk | CCU4_CC4_TC_TSSM_Msk
      | CCU4_CC4_TC_CMOD_Msk | CCU4_CC4_TC_STRM_Msk | CCU4_CC4_TC_ENDM_Msk
      | CCU4_CC4_TC_DITHE_Msk);
  HandlePtr->CC4yRegs1Ptr->TC =	(((uint32_t)HandlePtr->CountingModeType  << \
100026c6:	615a      	str	r2, [r3, #20]
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
                (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);

  /*<<<DD_PWMSP001_API_non1_5>>>*/
  HandlePtr->CC4yRegs1Ptr->TC |= ((uint32_t)HandlePtr->kDitherSetting << (uint32_t)CCU4_CC4_TC_DITHE_Pos)\
100026c8:	687b      	ldr	r3, [r7, #4]
100026ca:	69db      	ldr	r3, [r3, #28]
100026cc:	687a      	ldr	r2, [r7, #4]
100026ce:	69d2      	ldr	r2, [r2, #28]
100026d0:	6951      	ldr	r1, [r2, #20]
100026d2:	6878      	ldr	r0, [r7, #4]
100026d4:	2221      	movs	r2, #33	; 0x21
100026d6:	5c82      	ldrb	r2, [r0, r2]
100026d8:	0350      	lsls	r0, r2, #13
    &(uint32_t)CCU4_CC4_TC_DITHE_Msk;
100026da:	22c0      	movs	r2, #192	; 0xc0
100026dc:	01d2      	lsls	r2, r2, #7
100026de:	4002      	ands	r2, r0
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
                (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);

  /*<<<DD_PWMSP001_API_non1_5>>>*/
  HandlePtr->CC4yRegs1Ptr->TC |= ((uint32_t)HandlePtr->kDitherSetting << (uint32_t)CCU4_CC4_TC_DITHE_Pos)\
100026e0:	430a      	orrs	r2, r1
100026e2:	615a      	str	r2, [r3, #20]
    &(uint32_t)CCU4_CC4_TC_DITHE_Msk;
  WR_REG(HandlePtr->CC4yRegs1Ptr->DITS, (uint32_t)CCU4_CC4_DITS_DCVS_Msk, \
100026e4:	687b      	ldr	r3, [r7, #4]
100026e6:	69db      	ldr	r3, [r3, #28]
100026e8:	687a      	ldr	r2, [r7, #4]
100026ea:	7b52      	ldrb	r2, [r2, #13]
100026ec:	1c11      	adds	r1, r2, #0
100026ee:	220f      	movs	r2, #15
100026f0:	4011      	ands	r1, r2
100026f2:	687a      	ldr	r2, [r7, #4]
100026f4:	69d2      	ldr	r2, [r2, #28]
100026f6:	6a12      	ldr	r2, [r2, #32]
100026f8:	200f      	movs	r0, #15
100026fa:	4382      	bics	r2, r0
100026fc:	430a      	orrs	r2, r1
100026fe:	621a      	str	r2, [r3, #32]
    (uint32_t)CCU4_CC4_DITS_DCVS_Pos, HandlePtr->kDitherCompare);

  /*<<<DD_PWMSP001_API_non1_6>>>*/
  WR_REG(HandlePtr->CC4yRegs1Ptr->TC, (uint32_t)CCU4_CC4_TC_TRPSE_Msk,
10002700:	687b      	ldr	r3, [r7, #4]
10002702:	69db      	ldr	r3, [r3, #28]
10002704:	687a      	ldr	r2, [r7, #4]
10002706:	7c92      	ldrb	r2, [r2, #18]
10002708:	0551      	lsls	r1, r2, #21
1000270a:	2280      	movs	r2, #128	; 0x80
1000270c:	0392      	lsls	r2, r2, #14
1000270e:	4011      	ands	r1, r2
10002710:	687a      	ldr	r2, [r7, #4]
10002712:	69d2      	ldr	r2, [r2, #28]
10002714:	6950      	ldr	r0, [r2, #20]
10002716:	4a31      	ldr	r2, [pc, #196]	; (100027dc <PWMSP001_lConfigureSecondSlice+0x244>)
10002718:	4002      	ands	r2, r0
1000271a:	430a      	orrs	r2, r1
1000271c:	615a      	str	r2, [r3, #20]
      (uint32_t)CCU4_CC4_TC_TRPSE_Pos, HandlePtr->kTrapSync);

  WR_REG(HandlePtr->CC4yRegs1Ptr->TC, (uint32_t)CCU4_CC4_TC_TRPSW_Msk,
1000271e:	687b      	ldr	r3, [r7, #4]
10002720:	69db      	ldr	r3, [r3, #28]
10002722:	687a      	ldr	r2, [r7, #4]
10002724:	7cd2      	ldrb	r2, [r2, #19]
10002726:	0591      	lsls	r1, r2, #22
10002728:	2280      	movs	r2, #128	; 0x80
1000272a:	03d2      	lsls	r2, r2, #15
1000272c:	4011      	ands	r1, r2
1000272e:	687a      	ldr	r2, [r7, #4]
10002730:	69d2      	ldr	r2, [r2, #28]
10002732:	6950      	ldr	r0, [r2, #20]
10002734:	4a2a      	ldr	r2, [pc, #168]	; (100027e0 <PWMSP001_lConfigureSecondSlice+0x248>)
10002736:	4002      	ands	r2, r0
10002738:	430a      	orrs	r2, r1
1000273a:	615a      	str	r2, [r3, #20]
      (uint32_t)CCU4_CC4_TC_TRPSW_Pos, HandlePtr->kTrapExitControl);

  WR_REG(HandlePtr->CC4yRegs1Ptr->TC, (uint32_t)CCU4_CC4_TC_TRAPE_Msk,\
1000273c:	687b      	ldr	r3, [r7, #4]
1000273e:	69db      	ldr	r3, [r3, #28]
10002740:	687a      	ldr	r2, [r7, #4]
10002742:	7c52      	ldrb	r2, [r2, #17]
10002744:	0451      	lsls	r1, r2, #17
10002746:	2280      	movs	r2, #128	; 0x80
10002748:	0292      	lsls	r2, r2, #10
1000274a:	4011      	ands	r1, r2
1000274c:	687a      	ldr	r2, [r7, #4]
1000274e:	69d2      	ldr	r2, [r2, #28]
10002750:	6950      	ldr	r0, [r2, #20]
10002752:	4a20      	ldr	r2, [pc, #128]	; (100027d4 <PWMSP001_lConfigureSecondSlice+0x23c>)
10002754:	4002      	ands	r2, r0
10002756:	430a      	orrs	r2, r1
10002758:	615a      	str	r2, [r3, #20]
	  (uint32_t)CCU4_CC4_TC_TRAPE_Pos, HandlePtr->kTrapEnable);
  
  WR_REG(HandlePtr->CC4yRegs1Ptr->PSC, (uint32_t)CCU4_CC4_PSC_PSIV_Msk, 
1000275a:	687b      	ldr	r3, [r7, #4]
1000275c:	69db      	ldr	r3, [r3, #28]
1000275e:	6879      	ldr	r1, [r7, #4]
10002760:	2222      	movs	r2, #34	; 0x22
10002762:	5c8a      	ldrb	r2, [r1, r2]
10002764:	1c11      	adds	r1, r2, #0
10002766:	220f      	movs	r2, #15
10002768:	4011      	ands	r1, r2
1000276a:	687a      	ldr	r2, [r7, #4]
1000276c:	69d2      	ldr	r2, [r2, #28]
1000276e:	6a52      	ldr	r2, [r2, #36]	; 0x24
10002770:	200f      	movs	r0, #15
10002772:	4382      	bics	r2, r0
10002774:	430a      	orrs	r2, r1
10002776:	625a      	str	r2, [r3, #36]	; 0x24
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;
10002778:	687b      	ldr	r3, [r7, #4]
1000277a:	69db      	ldr	r3, [r3, #28]
1000277c:	687a      	ldr	r2, [r7, #4]
1000277e:	7c12      	ldrb	r2, [r2, #16]
10002780:	619a      	str	r2, [r3, #24]

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
10002782:	687b      	ldr	r3, [r7, #4]
10002784:	695b      	ldr	r3, [r3, #20]
10002786:	687a      	ldr	r2, [r7, #4]
10002788:	6952      	ldr	r2, [r2, #20]
1000278a:	6911      	ldr	r1, [r2, #16]
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
1000278c:	6878      	ldr	r0, [r7, #4]
1000278e:	2238      	movs	r2, #56	; 0x38
10002790:	5c82      	ldrb	r2, [r0, r2]
10002792:	0092      	lsls	r2, r2, #2
  WR_REG(HandlePtr->CC4yRegs1Ptr->PSC, (uint32_t)CCU4_CC4_PSC_PSIV_Msk, 
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
10002794:	2001      	movs	r0, #1
10002796:	4090      	lsls	r0, r2
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
10002798:	687c      	ldr	r4, [r7, #4]
1000279a:	2238      	movs	r2, #56	; 0x38
1000279c:	5ca2      	ldrb	r2, [r4, r2]

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
1000279e:	0092      	lsls	r2, r2, #2
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
100027a0:	3201      	adds	r2, #1

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
100027a2:	2401      	movs	r4, #1
100027a4:	1c25      	adds	r5, r4, #0
100027a6:	4095      	lsls	r5, r2
100027a8:	1c2a      	adds	r2, r5, #0
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
100027aa:	4310      	orrs	r0, r2
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
          (uint32_t)((uint32_t)0x01 << (((uint32_t)4 * \
		    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)2)));
100027ac:	687c      	ldr	r4, [r7, #4]
100027ae:	2238      	movs	r2, #56	; 0x38
100027b0:	5ca2      	ldrb	r2, [r4, r2]

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
          (uint32_t)((uint32_t)0x01 << (((uint32_t)4 * \
100027b2:	0092      	lsls	r2, r2, #2
		    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)2)));
100027b4:	3202      	adds	r2, #2

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
          (uint32_t)((uint32_t)0x01 << (((uint32_t)4 * \
100027b6:	2401      	movs	r4, #1
100027b8:	1c25      	adds	r5, r4, #0
100027ba:	4095      	lsls	r5, r2
100027bc:	1c2a      	adds	r2, r5, #0
  WR_REG(HandlePtr->CC4yRegs1Ptr->PSC, (uint32_t)CCU4_CC4_PSC_PSIV_Msk, 
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
100027be:	4302      	orrs	r2, r0
100027c0:	430a      	orrs	r2, r1
100027c2:	611a      	str	r2, [r3, #16]
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
          (uint32_t)((uint32_t)0x01 << (((uint32_t)4 * \
		    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)2)));
}
100027c4:	46bd      	mov	sp, r7
100027c6:	b002      	add	sp, #8
100027c8:	bdb0      	pop	{r4, r5, r7, pc}
100027ca:	46c0      	nop			; (mov r8, r8)
100027cc:	e7f3ffff 	.word	0xe7f3ffff
100027d0:	9ecfffff 	.word	0x9ecfffff
100027d4:	fffdffff 	.word	0xfffdffff
100027d8:	ffff98f4 	.word	0xffff98f4
100027dc:	ffdfffff 	.word	0xffdfffff
100027e0:	ffbfffff 	.word	0xffbfffff

100027e4 <PWMSP001_EnableEvent>:
status_t PWMSP001_EnableEvent
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event
)
{
100027e4:	b590      	push	{r4, r7, lr}
100027e6:	b085      	sub	sp, #20
100027e8:	af00      	add	r7, sp, #0
100027ea:	6078      	str	r0, [r7, #4]
100027ec:	1c0a      	adds	r2, r1, #0
100027ee:	1cfb      	adds	r3, r7, #3
100027f0:	701a      	strb	r2, [r3, #0]
  status_t Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
100027f2:	2301      	movs	r3, #1
100027f4:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
100027f6:	687b      	ldr	r3, [r7, #4]
100027f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
100027fa:	781b      	ldrb	r3, [r3, #0]
100027fc:	2b00      	cmp	r3, #0
100027fe:	d102      	bne.n	10002806 <PWMSP001_EnableEvent+0x22>
  {
    Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
10002800:	2301      	movs	r3, #1
10002802:	60fb      	str	r3, [r7, #12]
10002804:	e025      	b.n	10002852 <PWMSP001_EnableEvent+0x6e>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
10002806:	687a      	ldr	r2, [r7, #4]
10002808:	2320      	movs	r3, #32
1000280a:	5cd3      	ldrb	r3, [r2, r3]
1000280c:	2b01      	cmp	r3, #1
1000280e:	d10f      	bne.n	10002830 <PWMSP001_EnableEvent+0x4c>
    {
      SET_BIT(HandlePtr->CC4yRegs1Ptr->INTE,(uint8_t) Event);
10002810:	687b      	ldr	r3, [r7, #4]
10002812:	69da      	ldr	r2, [r3, #28]
10002814:	687b      	ldr	r3, [r7, #4]
10002816:	69d9      	ldr	r1, [r3, #28]
10002818:	23a4      	movs	r3, #164	; 0xa4
1000281a:	58c9      	ldr	r1, [r1, r3]
1000281c:	1cfb      	adds	r3, r7, #3
1000281e:	781b      	ldrb	r3, [r3, #0]
10002820:	2001      	movs	r0, #1
10002822:	1c04      	adds	r4, r0, #0
10002824:	409c      	lsls	r4, r3
10002826:	1c23      	adds	r3, r4, #0
10002828:	4319      	orrs	r1, r3
1000282a:	23a4      	movs	r3, #164	; 0xa4
1000282c:	50d1      	str	r1, [r2, r3]
1000282e:	e00e      	b.n	1000284e <PWMSP001_EnableEvent+0x6a>
    }
    else
    {
      SET_BIT(HandlePtr->CC4yRegsPtr->INTE,(uint8_t) Event);
10002830:	687b      	ldr	r3, [r7, #4]
10002832:	699a      	ldr	r2, [r3, #24]
10002834:	687b      	ldr	r3, [r7, #4]
10002836:	6999      	ldr	r1, [r3, #24]
10002838:	23a4      	movs	r3, #164	; 0xa4
1000283a:	58c9      	ldr	r1, [r1, r3]
1000283c:	1cfb      	adds	r3, r7, #3
1000283e:	781b      	ldrb	r3, [r3, #0]
10002840:	2001      	movs	r0, #1
10002842:	1c04      	adds	r4, r0, #0
10002844:	409c      	lsls	r4, r3
10002846:	1c23      	adds	r3, r4, #0
10002848:	4319      	orrs	r1, r3
1000284a:	23a4      	movs	r3, #164	; 0xa4
1000284c:	50d1      	str	r1, [r2, r3]
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
1000284e:	2300      	movs	r3, #0
10002850:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
10002852:	68fb      	ldr	r3, [r7, #12]
}
10002854:	1c18      	adds	r0, r3, #0
10002856:	46bd      	mov	sp, r7
10002858:	b005      	add	sp, #20
1000285a:	bd90      	pop	{r4, r7, pc}

1000285c <PWMSP001_DisableEvent>:
status_t PWMSP001_DisableEvent
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event
)
{
1000285c:	b590      	push	{r4, r7, lr}
1000285e:	b085      	sub	sp, #20
10002860:	af00      	add	r7, sp, #0
10002862:	6078      	str	r0, [r7, #4]
10002864:	1c0a      	adds	r2, r1, #0
10002866:	1cfb      	adds	r3, r7, #3
10002868:	701a      	strb	r2, [r3, #0]
  status_t Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
1000286a:	2301      	movs	r3, #1
1000286c:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
1000286e:	687b      	ldr	r3, [r7, #4]
10002870:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10002872:	781b      	ldrb	r3, [r3, #0]
10002874:	2b00      	cmp	r3, #0
10002876:	d102      	bne.n	1000287e <PWMSP001_DisableEvent+0x22>
  {
    Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
10002878:	2301      	movs	r3, #1
1000287a:	60fb      	str	r3, [r7, #12]
1000287c:	e027      	b.n	100028ce <PWMSP001_DisableEvent+0x72>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
1000287e:	687a      	ldr	r2, [r7, #4]
10002880:	2320      	movs	r3, #32
10002882:	5cd3      	ldrb	r3, [r2, r3]
10002884:	2b01      	cmp	r3, #1
10002886:	d110      	bne.n	100028aa <PWMSP001_DisableEvent+0x4e>
    {
      CLR_BIT(HandlePtr->CC4yRegs1Ptr->INTE,(uint8_t) Event);
10002888:	687b      	ldr	r3, [r7, #4]
1000288a:	69da      	ldr	r2, [r3, #28]
1000288c:	687b      	ldr	r3, [r7, #4]
1000288e:	69d9      	ldr	r1, [r3, #28]
10002890:	23a4      	movs	r3, #164	; 0xa4
10002892:	58cb      	ldr	r3, [r1, r3]
10002894:	1cf9      	adds	r1, r7, #3
10002896:	7809      	ldrb	r1, [r1, #0]
10002898:	2001      	movs	r0, #1
1000289a:	1c04      	adds	r4, r0, #0
1000289c:	408c      	lsls	r4, r1
1000289e:	1c21      	adds	r1, r4, #0
100028a0:	43c9      	mvns	r1, r1
100028a2:	4019      	ands	r1, r3
100028a4:	23a4      	movs	r3, #164	; 0xa4
100028a6:	50d1      	str	r1, [r2, r3]
100028a8:	e00f      	b.n	100028ca <PWMSP001_DisableEvent+0x6e>
    }
    else
    {
      CLR_BIT(HandlePtr->CC4yRegsPtr->INTE,(uint8_t) Event);
100028aa:	687b      	ldr	r3, [r7, #4]
100028ac:	699a      	ldr	r2, [r3, #24]
100028ae:	687b      	ldr	r3, [r7, #4]
100028b0:	6999      	ldr	r1, [r3, #24]
100028b2:	23a4      	movs	r3, #164	; 0xa4
100028b4:	58cb      	ldr	r3, [r1, r3]
100028b6:	1cf9      	adds	r1, r7, #3
100028b8:	7809      	ldrb	r1, [r1, #0]
100028ba:	2001      	movs	r0, #1
100028bc:	1c04      	adds	r4, r0, #0
100028be:	408c      	lsls	r4, r1
100028c0:	1c21      	adds	r1, r4, #0
100028c2:	43c9      	mvns	r1, r1
100028c4:	4019      	ands	r1, r3
100028c6:	23a4      	movs	r3, #164	; 0xa4
100028c8:	50d1      	str	r1, [r2, r3]
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
100028ca:	2300      	movs	r3, #0
100028cc:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
100028ce:	68fb      	ldr	r3, [r7, #12]
}
100028d0:	1c18      	adds	r0, r3, #0
100028d2:	46bd      	mov	sp, r7
100028d4:	b005      	add	sp, #20
100028d6:	bd90      	pop	{r4, r7, pc}

100028d8 <PWMSP001_ClearPendingEvent>:
status_t PWMSP001_ClearPendingEvent
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event
)
{
100028d8:	b590      	push	{r4, r7, lr}
100028da:	b085      	sub	sp, #20
100028dc:	af00      	add	r7, sp, #0
100028de:	6078      	str	r0, [r7, #4]
100028e0:	1c0a      	adds	r2, r1, #0
100028e2:	1cfb      	adds	r3, r7, #3
100028e4:	701a      	strb	r2, [r3, #0]
  status_t Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
100028e6:	2301      	movs	r3, #1
100028e8:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
100028ea:	687b      	ldr	r3, [r7, #4]
100028ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
100028ee:	781b      	ldrb	r3, [r3, #0]
100028f0:	2b00      	cmp	r3, #0
100028f2:	d102      	bne.n	100028fa <PWMSP001_ClearPendingEvent+0x22>
  {
    Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
100028f4:	2301      	movs	r3, #1
100028f6:	60fb      	str	r3, [r7, #12]
100028f8:	e025      	b.n	10002946 <PWMSP001_ClearPendingEvent+0x6e>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
100028fa:	687a      	ldr	r2, [r7, #4]
100028fc:	2320      	movs	r3, #32
100028fe:	5cd3      	ldrb	r3, [r2, r3]
10002900:	2b01      	cmp	r3, #1
10002902:	d10f      	bne.n	10002924 <PWMSP001_ClearPendingEvent+0x4c>
    {
      SET_BIT(HandlePtr->CC4yRegs1Ptr->SWR,(uint8_t) Event);
10002904:	687b      	ldr	r3, [r7, #4]
10002906:	69da      	ldr	r2, [r3, #28]
10002908:	687b      	ldr	r3, [r7, #4]
1000290a:	69d9      	ldr	r1, [r3, #28]
1000290c:	23b0      	movs	r3, #176	; 0xb0
1000290e:	58c9      	ldr	r1, [r1, r3]
10002910:	1cfb      	adds	r3, r7, #3
10002912:	781b      	ldrb	r3, [r3, #0]
10002914:	2001      	movs	r0, #1
10002916:	1c04      	adds	r4, r0, #0
10002918:	409c      	lsls	r4, r3
1000291a:	1c23      	adds	r3, r4, #0
1000291c:	4319      	orrs	r1, r3
1000291e:	23b0      	movs	r3, #176	; 0xb0
10002920:	50d1      	str	r1, [r2, r3]
10002922:	e00e      	b.n	10002942 <PWMSP001_ClearPendingEvent+0x6a>
    }
    else
    {
      SET_BIT(HandlePtr->CC4yRegsPtr->SWR, (uint8_t)Event);
10002924:	687b      	ldr	r3, [r7, #4]
10002926:	699a      	ldr	r2, [r3, #24]
10002928:	687b      	ldr	r3, [r7, #4]
1000292a:	6999      	ldr	r1, [r3, #24]
1000292c:	23b0      	movs	r3, #176	; 0xb0
1000292e:	58c9      	ldr	r1, [r1, r3]
10002930:	1cfb      	adds	r3, r7, #3
10002932:	781b      	ldrb	r3, [r3, #0]
10002934:	2001      	movs	r0, #1
10002936:	1c04      	adds	r4, r0, #0
10002938:	409c      	lsls	r4, r3
1000293a:	1c23      	adds	r3, r4, #0
1000293c:	4319      	orrs	r1, r3
1000293e:	23b0      	movs	r3, #176	; 0xb0
10002940:	50d1      	str	r1, [r2, r3]
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
10002942:	2300      	movs	r3, #0
10002944:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
10002946:	68fb      	ldr	r3, [r7, #12]
}
10002948:	1c18      	adds	r0, r3, #0
1000294a:	46bd      	mov	sp, r7
1000294c:	b005      	add	sp, #20
1000294e:	bd90      	pop	{r4, r7, pc}

10002950 <PWMSP001_SetPendingEvent>:
status_t PWMSP001_SetPendingEvent
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event
)
{
10002950:	b590      	push	{r4, r7, lr}
10002952:	b085      	sub	sp, #20
10002954:	af00      	add	r7, sp, #0
10002956:	6078      	str	r0, [r7, #4]
10002958:	1c0a      	adds	r2, r1, #0
1000295a:	1cfb      	adds	r3, r7, #3
1000295c:	701a      	strb	r2, [r3, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
1000295e:	2301      	movs	r3, #1
10002960:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
10002962:	687b      	ldr	r3, [r7, #4]
10002964:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10002966:	781b      	ldrb	r3, [r3, #0]
10002968:	2b00      	cmp	r3, #0
1000296a:	d102      	bne.n	10002972 <PWMSP001_SetPendingEvent+0x22>
  {
    Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
1000296c:	2301      	movs	r3, #1
1000296e:	60fb      	str	r3, [r7, #12]
10002970:	e025      	b.n	100029be <PWMSP001_SetPendingEvent+0x6e>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
10002972:	687a      	ldr	r2, [r7, #4]
10002974:	2320      	movs	r3, #32
10002976:	5cd3      	ldrb	r3, [r2, r3]
10002978:	2b01      	cmp	r3, #1
1000297a:	d10f      	bne.n	1000299c <PWMSP001_SetPendingEvent+0x4c>
    {
      SET_BIT(HandlePtr->CC4yRegs1Ptr->SWS,(uint8_t)Event);
1000297c:	687b      	ldr	r3, [r7, #4]
1000297e:	69da      	ldr	r2, [r3, #28]
10002980:	687b      	ldr	r3, [r7, #4]
10002982:	69d9      	ldr	r1, [r3, #28]
10002984:	23ac      	movs	r3, #172	; 0xac
10002986:	58c9      	ldr	r1, [r1, r3]
10002988:	1cfb      	adds	r3, r7, #3
1000298a:	781b      	ldrb	r3, [r3, #0]
1000298c:	2001      	movs	r0, #1
1000298e:	1c04      	adds	r4, r0, #0
10002990:	409c      	lsls	r4, r3
10002992:	1c23      	adds	r3, r4, #0
10002994:	4319      	orrs	r1, r3
10002996:	23ac      	movs	r3, #172	; 0xac
10002998:	50d1      	str	r1, [r2, r3]
1000299a:	e00e      	b.n	100029ba <PWMSP001_SetPendingEvent+0x6a>
    }
    else
    {
      SET_BIT(HandlePtr->CC4yRegsPtr->SWS, (uint8_t)Event);
1000299c:	687b      	ldr	r3, [r7, #4]
1000299e:	699a      	ldr	r2, [r3, #24]
100029a0:	687b      	ldr	r3, [r7, #4]
100029a2:	6999      	ldr	r1, [r3, #24]
100029a4:	23ac      	movs	r3, #172	; 0xac
100029a6:	58c9      	ldr	r1, [r1, r3]
100029a8:	1cfb      	adds	r3, r7, #3
100029aa:	781b      	ldrb	r3, [r3, #0]
100029ac:	2001      	movs	r0, #1
100029ae:	1c04      	adds	r4, r0, #0
100029b0:	409c      	lsls	r4, r3
100029b2:	1c23      	adds	r3, r4, #0
100029b4:	4319      	orrs	r1, r3
100029b6:	23ac      	movs	r3, #172	; 0xac
100029b8:	50d1      	str	r1, [r2, r3]
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
100029ba:	2300      	movs	r3, #0
100029bc:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
100029be:	68fb      	ldr	r3, [r7, #12]
}
100029c0:	1c18      	adds	r0, r3, #0
100029c2:	46bd      	mov	sp, r7
100029c4:	b005      	add	sp, #20
100029c6:	bd90      	pop	{r4, r7, pc}

100029c8 <PWMSP001_GetPendingEvent>:
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event,
    uint8_t*EvtStatus
)
{
100029c8:	b580      	push	{r7, lr}
100029ca:	b086      	sub	sp, #24
100029cc:	af00      	add	r7, sp, #0
100029ce:	60f8      	str	r0, [r7, #12]
100029d0:	607a      	str	r2, [r7, #4]
100029d2:	1c3b      	adds	r3, r7, #0
100029d4:	330b      	adds	r3, #11
100029d6:	1c0a      	adds	r2, r1, #0
100029d8:	701a      	strb	r2, [r3, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
100029da:	2301      	movs	r3, #1
100029dc:	617b      	str	r3, [r7, #20]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
100029de:	68fb      	ldr	r3, [r7, #12]
100029e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
100029e2:	781b      	ldrb	r3, [r3, #0]
100029e4:	2b00      	cmp	r3, #0
100029e6:	d102      	bne.n	100029ee <PWMSP001_GetPendingEvent+0x26>
  {
    Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
100029e8:	2301      	movs	r3, #1
100029ea:	617b      	str	r3, [r7, #20]
100029ec:	e03d      	b.n	10002a6a <PWMSP001_GetPendingEvent+0xa2>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
100029ee:	68fa      	ldr	r2, [r7, #12]
100029f0:	2320      	movs	r3, #32
100029f2:	5cd3      	ldrb	r3, [r2, r3]
100029f4:	2b01      	cmp	r3, #1
100029f6:	d11b      	bne.n	10002a30 <PWMSP001_GetPendingEvent+0x68>
    {

      if(RD_REG(HandlePtr->CC4yRegs1Ptr->INTS, ((uint32_t)0x01 <<(uint32_t)Event), (uint32_t)Event))
100029f8:	68fb      	ldr	r3, [r7, #12]
100029fa:	69da      	ldr	r2, [r3, #28]
100029fc:	23a0      	movs	r3, #160	; 0xa0
100029fe:	58d3      	ldr	r3, [r2, r3]
10002a00:	1c3a      	adds	r2, r7, #0
10002a02:	320b      	adds	r2, #11
10002a04:	7812      	ldrb	r2, [r2, #0]
10002a06:	2101      	movs	r1, #1
10002a08:	1c08      	adds	r0, r1, #0
10002a0a:	4090      	lsls	r0, r2
10002a0c:	1c02      	adds	r2, r0, #0
10002a0e:	401a      	ands	r2, r3
10002a10:	1c3b      	adds	r3, r7, #0
10002a12:	330b      	adds	r3, #11
10002a14:	781b      	ldrb	r3, [r3, #0]
10002a16:	1c11      	adds	r1, r2, #0
10002a18:	40d9      	lsrs	r1, r3
10002a1a:	1c0b      	adds	r3, r1, #0
10002a1c:	2b00      	cmp	r3, #0
10002a1e:	d003      	beq.n	10002a28 <PWMSP001_GetPendingEvent+0x60>
	  {
	      *EvtStatus = (uint8_t)SET;
10002a20:	687b      	ldr	r3, [r7, #4]
10002a22:	2201      	movs	r2, #1
10002a24:	701a      	strb	r2, [r3, #0]
10002a26:	e01e      	b.n	10002a66 <PWMSP001_GetPendingEvent+0x9e>
	  }
	  else
	  {
	      *EvtStatus = (uint8_t)RESET;
10002a28:	687b      	ldr	r3, [r7, #4]
10002a2a:	2200      	movs	r2, #0
10002a2c:	701a      	strb	r2, [r3, #0]
10002a2e:	e01a      	b.n	10002a66 <PWMSP001_GetPendingEvent+0x9e>
	  }
    }
    else
    {
      if(RD_REG(HandlePtr->CC4yRegsPtr->INTS, ((uint32_t)0x01 << (uint32_t)Event),(uint32_t)Event))
10002a30:	68fb      	ldr	r3, [r7, #12]
10002a32:	699a      	ldr	r2, [r3, #24]
10002a34:	23a0      	movs	r3, #160	; 0xa0
10002a36:	58d3      	ldr	r3, [r2, r3]
10002a38:	1c3a      	adds	r2, r7, #0
10002a3a:	320b      	adds	r2, #11
10002a3c:	7812      	ldrb	r2, [r2, #0]
10002a3e:	2101      	movs	r1, #1
10002a40:	1c08      	adds	r0, r1, #0
10002a42:	4090      	lsls	r0, r2
10002a44:	1c02      	adds	r2, r0, #0
10002a46:	401a      	ands	r2, r3
10002a48:	1c3b      	adds	r3, r7, #0
10002a4a:	330b      	adds	r3, #11
10002a4c:	781b      	ldrb	r3, [r3, #0]
10002a4e:	1c11      	adds	r1, r2, #0
10002a50:	40d9      	lsrs	r1, r3
10002a52:	1c0b      	adds	r3, r1, #0
10002a54:	2b00      	cmp	r3, #0
10002a56:	d003      	beq.n	10002a60 <PWMSP001_GetPendingEvent+0x98>
      {
        *EvtStatus = (uint8_t)SET;
10002a58:	687b      	ldr	r3, [r7, #4]
10002a5a:	2201      	movs	r2, #1
10002a5c:	701a      	strb	r2, [r3, #0]
10002a5e:	e002      	b.n	10002a66 <PWMSP001_GetPendingEvent+0x9e>
      }
      else
      {
        *EvtStatus = (uint8_t)RESET;
10002a60:	687b      	ldr	r3, [r7, #4]
10002a62:	2200      	movs	r2, #0
10002a64:	701a      	strb	r2, [r3, #0]
      }
      /* *EvtStatus = RD_REG(HandlePtr->CC4yRegsPtr->INTS, (0x01 << (uint8_t)Event),(uint8_t) Event)\
	   ? (uint8_t)SET : (uint8_t)RESET;	*/
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
10002a66:	2300      	movs	r3, #0
10002a68:	617b      	str	r3, [r7, #20]
  }
  return (Status);
10002a6a:	697b      	ldr	r3, [r7, #20]
}
10002a6c:	1c18      	adds	r0, r3, #0
10002a6e:	46bd      	mov	sp, r7
10002a70:	b006      	add	sp, #24
10002a72:	bd80      	pop	{r7, pc}

10002a74 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
10002a74:	b580      	push	{r7, lr}
10002a76:	b082      	sub	sp, #8
10002a78:	af00      	add	r7, sp, #0
10002a7a:	1c02      	adds	r2, r0, #0
10002a7c:	1dfb      	adds	r3, r7, #7
10002a7e:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
10002a80:	4b06      	ldr	r3, [pc, #24]	; (10002a9c <NVIC_EnableIRQ+0x28>)
10002a82:	1dfa      	adds	r2, r7, #7
10002a84:	7812      	ldrb	r2, [r2, #0]
10002a86:	1c11      	adds	r1, r2, #0
10002a88:	221f      	movs	r2, #31
10002a8a:	400a      	ands	r2, r1
10002a8c:	2101      	movs	r1, #1
10002a8e:	1c08      	adds	r0, r1, #0
10002a90:	4090      	lsls	r0, r2
10002a92:	1c02      	adds	r2, r0, #0
10002a94:	601a      	str	r2, [r3, #0]
}
10002a96:	46bd      	mov	sp, r7
10002a98:	b002      	add	sp, #8
10002a9a:	bd80      	pop	{r7, pc}
10002a9c:	e000e100 	.word	0xe000e100

10002aa0 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
10002aa0:	b5b0      	push	{r4, r5, r7, lr}
10002aa2:	b082      	sub	sp, #8
10002aa4:	af00      	add	r7, sp, #0
10002aa6:	1c02      	adds	r2, r0, #0
10002aa8:	6039      	str	r1, [r7, #0]
10002aaa:	1dfb      	adds	r3, r7, #7
10002aac:	701a      	strb	r2, [r3, #0]
  if(IRQn < 0) {
10002aae:	1dfb      	adds	r3, r7, #7
10002ab0:	781b      	ldrb	r3, [r3, #0]
10002ab2:	2b7f      	cmp	r3, #127	; 0x7f
10002ab4:	d932      	bls.n	10002b1c <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10002ab6:	4930      	ldr	r1, [pc, #192]	; (10002b78 <NVIC_SetPriority+0xd8>)
10002ab8:	1dfb      	adds	r3, r7, #7
10002aba:	781b      	ldrb	r3, [r3, #0]
10002abc:	1c1a      	adds	r2, r3, #0
10002abe:	230f      	movs	r3, #15
10002ac0:	4013      	ands	r3, r2
10002ac2:	3b08      	subs	r3, #8
10002ac4:	0898      	lsrs	r0, r3, #2
10002ac6:	4a2c      	ldr	r2, [pc, #176]	; (10002b78 <NVIC_SetPriority+0xd8>)
10002ac8:	1dfb      	adds	r3, r7, #7
10002aca:	781b      	ldrb	r3, [r3, #0]
10002acc:	1c1c      	adds	r4, r3, #0
10002ace:	230f      	movs	r3, #15
10002ad0:	4023      	ands	r3, r4
10002ad2:	3b08      	subs	r3, #8
10002ad4:	089b      	lsrs	r3, r3, #2
10002ad6:	3306      	adds	r3, #6
10002ad8:	009b      	lsls	r3, r3, #2
10002ada:	18d3      	adds	r3, r2, r3
10002adc:	685b      	ldr	r3, [r3, #4]
10002ade:	1dfa      	adds	r2, r7, #7
10002ae0:	7812      	ldrb	r2, [r2, #0]
10002ae2:	1c14      	adds	r4, r2, #0
10002ae4:	2203      	movs	r2, #3
10002ae6:	4022      	ands	r2, r4
10002ae8:	00d2      	lsls	r2, r2, #3
10002aea:	24ff      	movs	r4, #255	; 0xff
10002aec:	1c25      	adds	r5, r4, #0
10002aee:	4095      	lsls	r5, r2
10002af0:	1c2a      	adds	r2, r5, #0
10002af2:	43d2      	mvns	r2, r2
10002af4:	401a      	ands	r2, r3
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
10002af6:	683b      	ldr	r3, [r7, #0]
10002af8:	019c      	lsls	r4, r3, #6
10002afa:	23ff      	movs	r3, #255	; 0xff
10002afc:	401c      	ands	r4, r3
10002afe:	1dfb      	adds	r3, r7, #7
10002b00:	781b      	ldrb	r3, [r3, #0]
10002b02:	1c1d      	adds	r5, r3, #0
10002b04:	2303      	movs	r3, #3
10002b06:	402b      	ands	r3, r5
10002b08:	00db      	lsls	r3, r3, #3
10002b0a:	1c25      	adds	r5, r4, #0
10002b0c:	409d      	lsls	r5, r3
10002b0e:	1c2b      	adds	r3, r5, #0
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10002b10:	431a      	orrs	r2, r3
10002b12:	1d83      	adds	r3, r0, #6
10002b14:	009b      	lsls	r3, r3, #2
10002b16:	18cb      	adds	r3, r1, r3
10002b18:	605a      	str	r2, [r3, #4]
10002b1a:	e029      	b.n	10002b70 <NVIC_SetPriority+0xd0>
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10002b1c:	4b17      	ldr	r3, [pc, #92]	; (10002b7c <NVIC_SetPriority+0xdc>)
10002b1e:	1dfa      	adds	r2, r7, #7
10002b20:	7812      	ldrb	r2, [r2, #0]
10002b22:	b252      	sxtb	r2, r2
10002b24:	0892      	lsrs	r2, r2, #2
10002b26:	4915      	ldr	r1, [pc, #84]	; (10002b7c <NVIC_SetPriority+0xdc>)
10002b28:	1df8      	adds	r0, r7, #7
10002b2a:	7800      	ldrb	r0, [r0, #0]
10002b2c:	b240      	sxtb	r0, r0
10002b2e:	0880      	lsrs	r0, r0, #2
10002b30:	30c0      	adds	r0, #192	; 0xc0
10002b32:	0080      	lsls	r0, r0, #2
10002b34:	5841      	ldr	r1, [r0, r1]
10002b36:	1df8      	adds	r0, r7, #7
10002b38:	7800      	ldrb	r0, [r0, #0]
10002b3a:	1c04      	adds	r4, r0, #0
10002b3c:	2003      	movs	r0, #3
10002b3e:	4020      	ands	r0, r4
10002b40:	00c0      	lsls	r0, r0, #3
10002b42:	24ff      	movs	r4, #255	; 0xff
10002b44:	1c25      	adds	r5, r4, #0
10002b46:	4085      	lsls	r5, r0
10002b48:	1c28      	adds	r0, r5, #0
10002b4a:	43c0      	mvns	r0, r0
10002b4c:	4008      	ands	r0, r1
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
10002b4e:	6839      	ldr	r1, [r7, #0]
10002b50:	018c      	lsls	r4, r1, #6
10002b52:	21ff      	movs	r1, #255	; 0xff
10002b54:	400c      	ands	r4, r1
10002b56:	1df9      	adds	r1, r7, #7
10002b58:	7809      	ldrb	r1, [r1, #0]
10002b5a:	1c0d      	adds	r5, r1, #0
10002b5c:	2103      	movs	r1, #3
10002b5e:	4029      	ands	r1, r5
10002b60:	00c9      	lsls	r1, r1, #3
10002b62:	1c25      	adds	r5, r4, #0
10002b64:	408d      	lsls	r5, r1
10002b66:	1c29      	adds	r1, r5, #0
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10002b68:	4301      	orrs	r1, r0
10002b6a:	32c0      	adds	r2, #192	; 0xc0
10002b6c:	0092      	lsls	r2, r2, #2
10002b6e:	50d1      	str	r1, [r2, r3]
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
}
10002b70:	46bd      	mov	sp, r7
10002b72:	b002      	add	sp, #8
10002b74:	bdb0      	pop	{r4, r5, r7, pc}
10002b76:	46c0      	nop			; (mov r8, r8)
10002b78:	e000ed00 	.word	0xe000ed00
10002b7c:	e000e100 	.word	0xe000e100

10002b80 <NVIC002_EnableIRQ>:
 *    NVIC002_EnableIRQ(&NVIC002_Handle0);
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void NVIC002_EnableIRQ (const NVIC002_HandleType *const Handle) {
10002b80:	b580      	push	{r7, lr}
10002b82:	b082      	sub	sp, #8
10002b84:	af00      	add	r7, sp, #0
10002b86:	6078      	str	r0, [r7, #4]
    NVIC_EnableIRQ(Handle->NodeID);
10002b88:	687b      	ldr	r3, [r7, #4]
10002b8a:	781b      	ldrb	r3, [r3, #0]
10002b8c:	b2db      	uxtb	r3, r3
10002b8e:	b25b      	sxtb	r3, r3
10002b90:	1c18      	adds	r0, r3, #0
10002b92:	f7ff ff6f 	bl	10002a74 <NVIC_EnableIRQ>
}
10002b96:	46bd      	mov	sp, r7
10002b98:	b002      	add	sp, #8
10002b9a:	bd80      	pop	{r7, pc}

10002b9c <NVIC002_Init>:

/**  Function to initialize the NVIC node parameters based on 
 *  UI configuration.
 */
void NVIC002_Init(void)
{
10002b9c:	b580      	push	{r7, lr}
10002b9e:	b082      	sub	sp, #8
10002ba0:	af00      	add	r7, sp, #0
  uint32_t Count;
  for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
10002ba2:	2300      	movs	r3, #0
10002ba4:	607b      	str	r3, [r7, #4]
10002ba6:	e009      	b.n	10002bbc <NVIC002_Init+0x20>
  {
	  NVIC002_lInit(NVIC002_HandleArray[Count]);
10002ba8:	4b07      	ldr	r3, [pc, #28]	; (10002bc8 <NVIC002_Init+0x2c>)
10002baa:	687a      	ldr	r2, [r7, #4]
10002bac:	0092      	lsls	r2, r2, #2
10002bae:	58d3      	ldr	r3, [r2, r3]
10002bb0:	1c18      	adds	r0, r3, #0
10002bb2:	f000 f80b 	bl	10002bcc <NVIC002_lInit>
 *  UI configuration.
 */
void NVIC002_Init(void)
{
  uint32_t Count;
  for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
10002bb6:	687b      	ldr	r3, [r7, #4]
10002bb8:	3301      	adds	r3, #1
10002bba:	607b      	str	r3, [r7, #4]
10002bbc:	687b      	ldr	r3, [r7, #4]
10002bbe:	2b00      	cmp	r3, #0
10002bc0:	d0f2      	beq.n	10002ba8 <NVIC002_Init+0xc>
  {
	  NVIC002_lInit(NVIC002_HandleArray[Count]);
  }
}
10002bc2:	46bd      	mov	sp, r7
10002bc4:	b002      	add	sp, #8
10002bc6:	bd80      	pop	{r7, pc}
10002bc8:	20000940 	.word	0x20000940

10002bcc <NVIC002_lInit>:

static void NVIC002_lInit(const NVIC002_HandleType * Handle)
{
10002bcc:	b580      	push	{r7, lr}
10002bce:	b082      	sub	sp, #8
10002bd0:	af00      	add	r7, sp, #0
10002bd2:	6078      	str	r0, [r7, #4]
   /* Set Interrupt Priority for NVIC <%=NodeID%> 
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
10002bd4:	687b      	ldr	r3, [r7, #4]
10002bd6:	781b      	ldrb	r3, [r3, #0]
10002bd8:	b2da      	uxtb	r2, r3
			             Handle->Priority);
10002bda:	687b      	ldr	r3, [r7, #4]
10002bdc:	785b      	ldrb	r3, [r3, #1]
static void NVIC002_lInit(const NVIC002_HandleType * Handle)
{
   /* Set Interrupt Priority for NVIC <%=NodeID%> 
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
10002bde:	b252      	sxtb	r2, r2
10002be0:	1c10      	adds	r0, r2, #0
10002be2:	1c19      	adds	r1, r3, #0
10002be4:	f7ff ff5c 	bl	10002aa0 <NVIC_SetPriority>
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
			   	   	     Handle->SubPriority));
	#endif
	if(Handle->InterruptEnable == 1)
10002be8:	687b      	ldr	r3, [r7, #4]
10002bea:	78db      	ldrb	r3, [r3, #3]
10002bec:	2b01      	cmp	r3, #1
10002bee:	d103      	bne.n	10002bf8 <NVIC002_lInit+0x2c>
	{
	   /* Enable Interrupt */
		NVIC002_EnableIRQ(Handle);
10002bf0:	687b      	ldr	r3, [r7, #4]
10002bf2:	1c18      	adds	r0, r3, #0
10002bf4:	f7ff ffc4 	bl	10002b80 <NVIC002_EnableIRQ>
	}
   
}
10002bf8:	46bd      	mov	sp, r7
10002bfa:	b002      	add	sp, #8
10002bfc:	bd80      	pop	{r7, pc}
10002bfe:	46c0      	nop			; (mov r8, r8)

10002c00 <DAVE_Init>:
// @Parameters    None
//
//****************************************************************************

void DAVE_Init(void)
{
10002c00:	b580      	push	{r7, lr}
10002c02:	af00      	add	r7, sp, #0

//****************************************************************************
// @Initialization of APPs Init Functions
//****************************************************************************
	//  MUX configurations
	DAVE_MUX_PreInit(); 
10002c04:	f000 f828 	bl	10002c58 <DAVE_MUX_PreInit>
	//  Initialization of app 'CLK002'		     
	CLK002_Init();
10002c08:	f000 f82a 	bl	10002c60 <CLK002_Init>
	 
	//  Initialization of app 'CCU4GLOBAL'		     
	CCU4GLOBAL_Init();
10002c0c:	f000 f93c 	bl	10002e88 <CCU4GLOBAL_Init>
	 
	//  Initialization of app 'PWMSP001'		     
	PWMSP001_Init();
10002c10:	f7fe fbd8 	bl	100013c4 <PWMSP001_Init>
	 
	//  Initialization of app 'NVIC002'		     
	NVIC002_Init();
10002c14:	f7ff ffc2 	bl	10002b9c <NVIC002_Init>
	
      
	//  MUX configurations
	DAVE_MUX_Init();	
10002c18:	f000 f802 	bl	10002c20 <DAVE_MUX_Init>
} //  End of function DAVE_Init
10002c1c:	46bd      	mov	sp, r7
10002c1e:	bd80      	pop	{r7, pc}

10002c20 <DAVE_MUX_Init>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
           
void DAVE_MUX_Init(void)
{  
10002c20:	b580      	push	{r7, lr}
10002c22:	af00      	add	r7, sp, #0
       /*        SCU Macro definitions     */                  
        //********* Capture/Compare Unit 4 (CAPCOM4) CONFIGURATIONS ************************* 
                       
    // Configuring CCU40_CC40SRS  =  Service Request Selector

    WR_REG(CCU40_CC40->SRS, CCU4_CC4_SRS_POSR_Msk, CCU4_CC4_SRS_POSR_Pos, CCU_SR3);    
10002c24:	4a09      	ldr	r2, [pc, #36]	; (10002c4c <DAVE_MUX_Init+0x2c>)
10002c26:	4909      	ldr	r1, [pc, #36]	; (10002c4c <DAVE_MUX_Init+0x2c>)
10002c28:	23a8      	movs	r3, #168	; 0xa8
10002c2a:	58cb      	ldr	r3, [r1, r3]
10002c2c:	2103      	movs	r1, #3
10002c2e:	4319      	orrs	r1, r3
10002c30:	23a8      	movs	r3, #168	; 0xa8
10002c32:	50d1      	str	r1, [r2, r3]
   	 
            	         
                                                 

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                                      
  WR_REG(PORT0->IOCR4, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x14U);                /*P0.5 : PORT0_IOCR4_PC5_PCR and PORT0_IOCR4_PC5_OE */					   
10002c34:	4b06      	ldr	r3, [pc, #24]	; (10002c50 <DAVE_MUX_Init+0x30>)
10002c36:	4a06      	ldr	r2, [pc, #24]	; (10002c50 <DAVE_MUX_Init+0x30>)
10002c38:	6951      	ldr	r1, [r2, #20]
10002c3a:	4a06      	ldr	r2, [pc, #24]	; (10002c54 <DAVE_MUX_Init+0x34>)
10002c3c:	400a      	ands	r2, r1
10002c3e:	21a0      	movs	r1, #160	; 0xa0
10002c40:	0209      	lsls	r1, r1, #8
10002c42:	430a      	orrs	r2, r1
10002c44:	615a      	str	r2, [r3, #20]
					      
   	 
            	         
                                                     
}
10002c46:	46bd      	mov	sp, r7
10002c48:	bd80      	pop	{r7, pc}
10002c4a:	46c0      	nop			; (mov r8, r8)
10002c4c:	48040100 	.word	0x48040100
10002c50:	40040000 	.word	0x40040000
10002c54:	ffff47ff 	.word	0xffff47ff

10002c58 <DAVE_MUX_PreInit>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
 
void DAVE_MUX_PreInit(void)
{        
10002c58:	b580      	push	{r7, lr}
10002c5a:	af00      	add	r7, sp, #0

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                       
}
10002c5c:	46bd      	mov	sp, r7
10002c5e:	bd80      	pop	{r7, pc}

10002c60 <CLK002_Init>:
  * @note   -
  * @param  None
  * @retval None
  */
void CLK002_Init(void)
{
10002c60:	b580      	push	{r7, lr}
10002c62:	af00      	add	r7, sp, #0
    /* Open the lock that protects privileged bits. */
    SCU_GENERAL->PASSWD = CLK002_DIRECT_ACCESS_ALLOW;
10002c64:	4b0a      	ldr	r3, [pc, #40]	; (10002c90 <CLK002_Init+0x30>)
10002c66:	22c0      	movs	r2, #192	; 0xc0
10002c68:	625a      	str	r2, [r3, #36]	; 0x24

    /* Loop until protection is removed. */
    while(((SCU_GENERAL->PASSWD)&SCU_GENERAL_PASSWD_PROTS_Msk))
10002c6a:	46c0      	nop			; (mov r8, r8)
10002c6c:	4b08      	ldr	r3, [pc, #32]	; (10002c90 <CLK002_Init+0x30>)
10002c6e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
10002c70:	2304      	movs	r3, #4
10002c72:	4013      	ands	r3, r2
10002c74:	d1fa      	bne.n	10002c6c <CLK002_Init+0xc>
    {
	    ;
    }

    /* Update PCLK selection mux. */
    SCU_CLK->CLKCR|=(((uint32_t)CLK002_CLKCR_PCLKSEL<<\
10002c76:	4b07      	ldr	r3, [pc, #28]	; (10002c94 <CLK002_Init+0x34>)
10002c78:	4a06      	ldr	r2, [pc, #24]	; (10002c94 <CLK002_Init+0x34>)
10002c7a:	6812      	ldr	r2, [r2, #0]
10002c7c:	601a      	str	r2, [r3, #0]
	             (uint32_t)SCU_CLK_CLKCR_PCLKSEL_Pos)&SCU_CLK_CLKCR_PCLKSEL_Msk);

    CLK002_lDivUpdate();
10002c7e:	f000 f811 	bl	10002ca4 <CLK002_lDivUpdate>

    /*Close the lock opened above. */
    SCU_GENERAL->PASSWD = CLK002_DIRECT_ACCESS_DISALLOW;
10002c82:	4b03      	ldr	r3, [pc, #12]	; (10002c90 <CLK002_Init+0x30>)
10002c84:	22c3      	movs	r2, #195	; 0xc3
10002c86:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update the clock variable */
    SystemCoreClockUpdate();
10002c88:	f7fe fa42 	bl	10001110 <SystemCoreClockUpdate>
}
10002c8c:	46bd      	mov	sp, r7
10002c8e:	bd80      	pop	{r7, pc}
10002c90:	40010000 	.word	0x40010000
10002c94:	40010300 	.word	0x40010300

10002c98 <AllowClkInitByStartup>:
*         proceeds with program  loading. Return 0 to disallow CStart from
*         performing clock tree setup.
*/

uint32_t AllowClkInitByStartup(void)
{
10002c98:	b580      	push	{r7, lr}
10002c9a:	af00      	add	r7, sp, #0
    /* Return FALSE - Do not allow any initialisation by startup code. */
    return ((uint32_t)0);
10002c9c:	2300      	movs	r3, #0
}
10002c9e:	1c18      	adds	r0, r3, #0
10002ca0:	46bd      	mov	sp, r7
10002ca2:	bd80      	pop	{r7, pc}

10002ca4 <CLK002_lDivUpdate>:
  * @note   -
  * @param  None
  * @retval None
  */
static void CLK002_lDivUpdate(void)
{
10002ca4:	b580      	push	{r7, lr}
10002ca6:	b084      	sub	sp, #16
10002ca8:	af00      	add	r7, sp, #0
 /*  Find out current and target value of idiv */
 uint32_t lCurrIdiv= (uint32_t) 0;      /* Current idiv. */
10002caa:	2300      	movs	r3, #0
10002cac:	60fb      	str	r3, [r7, #12]
 uint32_t lTargetidiv= (uint32_t) 0;    /* Target idiv. */
10002cae:	2300      	movs	r3, #0
10002cb0:	60bb      	str	r3, [r7, #8]
 uint32_t lCLKCR;
 lCurrIdiv = (((SCU_CLK->CLKCR)&SCU_CLK_CLKCR_IDIV_Msk)>>SCU_CLK_CLKCR_IDIV_Pos);
10002cb2:	4b18      	ldr	r3, [pc, #96]	; (10002d14 <CLK002_lDivUpdate+0x70>)
10002cb4:	681a      	ldr	r2, [r3, #0]
10002cb6:	23ff      	movs	r3, #255	; 0xff
10002cb8:	021b      	lsls	r3, r3, #8
10002cba:	4013      	ands	r3, r2
10002cbc:	0a1b      	lsrs	r3, r3, #8
10002cbe:	60fb      	str	r3, [r7, #12]
 lTargetidiv = CLK002_CLKCR_IDIV;
10002cc0:	2301      	movs	r3, #1
10002cc2:	60bb      	str	r3, [r7, #8]

 /* Update FDIV here, unconditionally. */

  lCLKCR = SCU_CLK->CLKCR;
10002cc4:	4b13      	ldr	r3, [pc, #76]	; (10002d14 <CLK002_lDivUpdate+0x70>)
10002cc6:	681b      	ldr	r3, [r3, #0]
10002cc8:	607b      	str	r3, [r7, #4]
  WR_REG(lCLKCR, SCU_CLK_CLKCR_FDIV_Msk, SCU_CLK_CLKCR_FDIV_Pos,CLK002_CLKCR_FDIV);
10002cca:	687b      	ldr	r3, [r7, #4]
10002ccc:	22ff      	movs	r2, #255	; 0xff
10002cce:	4393      	bics	r3, r2
10002cd0:	607b      	str	r3, [r7, #4]
  SCU_CLK->CLKCR = lCLKCR;
10002cd2:	4b10      	ldr	r3, [pc, #64]	; (10002d14 <CLK002_lDivUpdate+0x70>)
10002cd4:	687a      	ldr	r2, [r7, #4]
10002cd6:	601a      	str	r2, [r3, #0]

     /* Delay, till frequency stable, appox. 15us. */


  WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, SCU_CLK_CLKCR_CNTADJ_Pos,CLK002_DELAYCNT);
10002cd8:	4b0e      	ldr	r3, [pc, #56]	; (10002d14 <CLK002_lDivUpdate+0x70>)
10002cda:	4a0e      	ldr	r2, [pc, #56]	; (10002d14 <CLK002_lDivUpdate+0x70>)
10002cdc:	6812      	ldr	r2, [r2, #0]
10002cde:	490e      	ldr	r1, [pc, #56]	; (10002d18 <CLK002_lDivUpdate+0x74>)
10002ce0:	430a      	orrs	r2, r1
10002ce2:	601a      	str	r2, [r3, #0]
  while (SCU_CLK->CLKCR&(SCU_CLK_CLKCR_VDDC2LOW_Msk))
10002ce4:	46c0      	nop			; (mov r8, r8)
10002ce6:	4b0b      	ldr	r3, [pc, #44]	; (10002d14 <CLK002_lDivUpdate+0x70>)
10002ce8:	681a      	ldr	r2, [r3, #0]
10002cea:	2380      	movs	r3, #128	; 0x80
10002cec:	05db      	lsls	r3, r3, #23
10002cee:	4013      	ands	r3, r2
10002cf0:	d1f9      	bne.n	10002ce6 <CLK002_lDivUpdate+0x42>
    ;
  }


    /* Find out current value of direction in which idiv has to update. */
 if (lCurrIdiv==lTargetidiv)
10002cf2:	68fa      	ldr	r2, [r7, #12]
10002cf4:	68bb      	ldr	r3, [r7, #8]
10002cf6:	429a      	cmp	r2, r3
10002cf8:	d008      	beq.n	10002d0c <CLK002_lDivUpdate+0x68>
  {
   /*No change in IDIV. */
  }
 else if(lCurrIdiv < lTargetidiv)
10002cfa:	68fa      	ldr	r2, [r7, #12]
10002cfc:	68bb      	ldr	r3, [r7, #8]
10002cfe:	429a      	cmp	r2, r3
10002d00:	d202      	bcs.n	10002d08 <CLK002_lDivUpdate+0x64>
  {
    CLK002_lFrequencyDownScaling();
10002d02:	f000 f869 	bl	10002dd8 <CLK002_lFrequencyDownScaling>
10002d06:	e001      	b.n	10002d0c <CLK002_lDivUpdate+0x68>
  }
  else
   {
     CLK002_lFrequencyUpScaling();
10002d08:	f000 f808 	bl	10002d1c <CLK002_lFrequencyUpScaling>
   }

}
10002d0c:	46bd      	mov	sp, r7
10002d0e:	b004      	add	sp, #16
10002d10:	bd80      	pop	{r7, pc}
10002d12:	46c0      	nop			; (mov r8, r8)
10002d14:	40010300 	.word	0x40010300
10002d18:	3ff00000 	.word	0x3ff00000

10002d1c <CLK002_lFrequencyUpScaling>:
  * @note   -
  * @param  None
  * @retval None
  */
static void     CLK002_lFrequencyUpScaling()
{
10002d1c:	b580      	push	{r7, lr}
10002d1e:	b084      	sub	sp, #16
10002d20:	af00      	add	r7, sp, #0
  uint32_t CurrIdiv;
  uint32_t TargetIdiv;
  uint32_t lCLKCR;
  CurrIdiv = (((SCU_CLK->CLKCR)&SCU_CLK_CLKCR_IDIV_Msk)>>SCU_CLK_CLKCR_IDIV_Pos);
10002d22:	4b2a      	ldr	r3, [pc, #168]	; (10002dcc <CLK002_lFrequencyUpScaling+0xb0>)
10002d24:	681a      	ldr	r2, [r3, #0]
10002d26:	23ff      	movs	r3, #255	; 0xff
10002d28:	021b      	lsls	r3, r3, #8
10002d2a:	4013      	ands	r3, r2
10002d2c:	0a1b      	lsrs	r3, r3, #8
10002d2e:	60fb      	str	r3, [r7, #12]
  TargetIdiv = CLK002_CLKCR_IDIV;
10002d30:	2301      	movs	r3, #1
10002d32:	60bb      	str	r3, [r7, #8]
  while(1)
  {
    if(CurrIdiv > (TargetIdiv * 4UL))
10002d34:	68bb      	ldr	r3, [r7, #8]
10002d36:	009a      	lsls	r2, r3, #2
10002d38:	68fb      	ldr	r3, [r7, #12]
10002d3a:	429a      	cmp	r2, r3
10002d3c:	d224      	bcs.n	10002d88 <CLK002_lFrequencyUpScaling+0x6c>
    {
        CurrIdiv = (CurrIdiv & 0xFFFFFFFCU) + 4U;
10002d3e:	68fb      	ldr	r3, [r7, #12]
10002d40:	2203      	movs	r2, #3
10002d42:	4393      	bics	r3, r2
10002d44:	3304      	adds	r3, #4
10002d46:	60fb      	str	r3, [r7, #12]
        CurrIdiv  = CurrIdiv >> 2;   /* Divide by 4. */
10002d48:	68fb      	ldr	r3, [r7, #12]
10002d4a:	089b      	lsrs	r3, r3, #2
10002d4c:	60fb      	str	r3, [r7, #12]
        /* Program interim value of IDIV. */

        lCLKCR = SCU_CLK->CLKCR;
10002d4e:	4b1f      	ldr	r3, [pc, #124]	; (10002dcc <CLK002_lFrequencyUpScaling+0xb0>)
10002d50:	681b      	ldr	r3, [r3, #0]
10002d52:	607b      	str	r3, [r7, #4]
        WR_REG(lCLKCR, SCU_CLK_CLKCR_IDIV_Msk, SCU_CLK_CLKCR_IDIV_Pos,CurrIdiv);
10002d54:	68fb      	ldr	r3, [r7, #12]
10002d56:	021b      	lsls	r3, r3, #8
10002d58:	041b      	lsls	r3, r3, #16
10002d5a:	0c1a      	lsrs	r2, r3, #16
10002d5c:	6879      	ldr	r1, [r7, #4]
10002d5e:	4b1c      	ldr	r3, [pc, #112]	; (10002dd0 <CLK002_lFrequencyUpScaling+0xb4>)
10002d60:	400b      	ands	r3, r1
10002d62:	4313      	orrs	r3, r2
10002d64:	607b      	str	r3, [r7, #4]
        SCU_CLK->CLKCR = lCLKCR;
10002d66:	4b19      	ldr	r3, [pc, #100]	; (10002dcc <CLK002_lFrequencyUpScaling+0xb0>)
10002d68:	687a      	ldr	r2, [r7, #4]
10002d6a:	601a      	str	r2, [r3, #0]

        /* Wait till frequency stable. */
        WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, SCU_CLK_CLKCR_CNTADJ_Pos,CLK002_DELAYCNT);
10002d6c:	4b17      	ldr	r3, [pc, #92]	; (10002dcc <CLK002_lFrequencyUpScaling+0xb0>)
10002d6e:	4a17      	ldr	r2, [pc, #92]	; (10002dcc <CLK002_lFrequencyUpScaling+0xb0>)
10002d70:	6812      	ldr	r2, [r2, #0]
10002d72:	4918      	ldr	r1, [pc, #96]	; (10002dd4 <CLK002_lFrequencyUpScaling+0xb8>)
10002d74:	430a      	orrs	r2, r1
10002d76:	601a      	str	r2, [r3, #0]
        while (SCU_CLK->CLKCR&(SCU_CLK_CLKCR_VDDC2LOW_Msk))
10002d78:	46c0      	nop			; (mov r8, r8)
10002d7a:	4b14      	ldr	r3, [pc, #80]	; (10002dcc <CLK002_lFrequencyUpScaling+0xb0>)
10002d7c:	681a      	ldr	r2, [r3, #0]
10002d7e:	2380      	movs	r3, #128	; 0x80
10002d80:	05db      	lsls	r3, r3, #23
10002d82:	4013      	ands	r3, r2
10002d84:	d1f9      	bne.n	10002d7a <CLK002_lFrequencyUpScaling+0x5e>
10002d86:	e01c      	b.n	10002dc2 <CLK002_lFrequencyUpScaling+0xa6>
        }
    }
    else
    {
        /* Program TargetIDiv into IDIV bitfield of CLKCR. */
        lCLKCR = SCU_CLK->CLKCR;
10002d88:	4b10      	ldr	r3, [pc, #64]	; (10002dcc <CLK002_lFrequencyUpScaling+0xb0>)
10002d8a:	681b      	ldr	r3, [r3, #0]
10002d8c:	607b      	str	r3, [r7, #4]
        WR_REG(lCLKCR, SCU_CLK_CLKCR_IDIV_Msk, SCU_CLK_CLKCR_IDIV_Pos,TargetIdiv);
10002d8e:	68bb      	ldr	r3, [r7, #8]
10002d90:	021b      	lsls	r3, r3, #8
10002d92:	041b      	lsls	r3, r3, #16
10002d94:	0c1a      	lsrs	r2, r3, #16
10002d96:	6879      	ldr	r1, [r7, #4]
10002d98:	4b0d      	ldr	r3, [pc, #52]	; (10002dd0 <CLK002_lFrequencyUpScaling+0xb4>)
10002d9a:	400b      	ands	r3, r1
10002d9c:	4313      	orrs	r3, r2
10002d9e:	607b      	str	r3, [r7, #4]
        SCU_CLK->CLKCR = lCLKCR;
10002da0:	4b0a      	ldr	r3, [pc, #40]	; (10002dcc <CLK002_lFrequencyUpScaling+0xb0>)
10002da2:	687a      	ldr	r2, [r7, #4]
10002da4:	601a      	str	r2, [r3, #0]
        /* Wait till frequency stable. */
        WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, SCU_CLK_CLKCR_CNTADJ_Pos,CLK002_DELAYCNT);
10002da6:	4b09      	ldr	r3, [pc, #36]	; (10002dcc <CLK002_lFrequencyUpScaling+0xb0>)
10002da8:	4a08      	ldr	r2, [pc, #32]	; (10002dcc <CLK002_lFrequencyUpScaling+0xb0>)
10002daa:	6812      	ldr	r2, [r2, #0]
10002dac:	4909      	ldr	r1, [pc, #36]	; (10002dd4 <CLK002_lFrequencyUpScaling+0xb8>)
10002dae:	430a      	orrs	r2, r1
10002db0:	601a      	str	r2, [r3, #0]
        while (SCU_CLK->CLKCR&(SCU_CLK_CLKCR_VDDC2LOW_Msk))
10002db2:	46c0      	nop			; (mov r8, r8)
10002db4:	4b05      	ldr	r3, [pc, #20]	; (10002dcc <CLK002_lFrequencyUpScaling+0xb0>)
10002db6:	681a      	ldr	r2, [r3, #0]
10002db8:	2380      	movs	r3, #128	; 0x80
10002dba:	05db      	lsls	r3, r3, #23
10002dbc:	4013      	ands	r3, r2
10002dbe:	d1f9      	bne.n	10002db4 <CLK002_lFrequencyUpScaling+0x98>
        {
            ;
        }
        break;
10002dc0:	e000      	b.n	10002dc4 <CLK002_lFrequencyUpScaling+0xa8>
    }

  }
10002dc2:	e7b7      	b.n	10002d34 <CLK002_lFrequencyUpScaling+0x18>

}
10002dc4:	46bd      	mov	sp, r7
10002dc6:	b004      	add	sp, #16
10002dc8:	bd80      	pop	{r7, pc}
10002dca:	46c0      	nop			; (mov r8, r8)
10002dcc:	40010300 	.word	0x40010300
10002dd0:	ffff00ff 	.word	0xffff00ff
10002dd4:	3ff00000 	.word	0x3ff00000

10002dd8 <CLK002_lFrequencyDownScaling>:
  * @note   -
  * @param  None
  * @retval None
  */
static void     CLK002_lFrequencyDownScaling()
{
10002dd8:	b580      	push	{r7, lr}
10002dda:	b084      	sub	sp, #16
10002ddc:	af00      	add	r7, sp, #0
    uint32_t CurrIdiv;
    uint32_t TargetIdiv;
    uint32_t lCLKCR;
    CurrIdiv = (((SCU_CLK->CLKCR)&SCU_CLK_CLKCR_IDIV_Msk)>>SCU_CLK_CLKCR_IDIV_Pos);
10002dde:	4b27      	ldr	r3, [pc, #156]	; (10002e7c <CLK002_lFrequencyDownScaling+0xa4>)
10002de0:	681a      	ldr	r2, [r3, #0]
10002de2:	23ff      	movs	r3, #255	; 0xff
10002de4:	021b      	lsls	r3, r3, #8
10002de6:	4013      	ands	r3, r2
10002de8:	0a1b      	lsrs	r3, r3, #8
10002dea:	60fb      	str	r3, [r7, #12]
    TargetIdiv = CLK002_CLKCR_IDIV;
10002dec:	2301      	movs	r3, #1
10002dee:	60bb      	str	r3, [r7, #8]
    while(1)
    {
        if((CurrIdiv * 4UL) < TargetIdiv )
10002df0:	68fb      	ldr	r3, [r7, #12]
10002df2:	009a      	lsls	r2, r3, #2
10002df4:	68bb      	ldr	r3, [r7, #8]
10002df6:	429a      	cmp	r2, r3
10002df8:	d21f      	bcs.n	10002e3a <CLK002_lFrequencyDownScaling+0x62>
        {
            CurrIdiv  = CurrIdiv << 2;   /* Multiply by 4. */
10002dfa:	68fb      	ldr	r3, [r7, #12]
10002dfc:	009b      	lsls	r3, r3, #2
10002dfe:	60fb      	str	r3, [r7, #12]
            /* Program interim value of IDIV */
            lCLKCR = SCU_CLK->CLKCR;
10002e00:	4b1e      	ldr	r3, [pc, #120]	; (10002e7c <CLK002_lFrequencyDownScaling+0xa4>)
10002e02:	681b      	ldr	r3, [r3, #0]
10002e04:	607b      	str	r3, [r7, #4]
            WR_REG(lCLKCR, SCU_CLK_CLKCR_IDIV_Msk, SCU_CLK_CLKCR_IDIV_Pos,CurrIdiv);
10002e06:	68fb      	ldr	r3, [r7, #12]
10002e08:	021b      	lsls	r3, r3, #8
10002e0a:	041b      	lsls	r3, r3, #16
10002e0c:	0c1a      	lsrs	r2, r3, #16
10002e0e:	6879      	ldr	r1, [r7, #4]
10002e10:	4b1b      	ldr	r3, [pc, #108]	; (10002e80 <CLK002_lFrequencyDownScaling+0xa8>)
10002e12:	400b      	ands	r3, r1
10002e14:	4313      	orrs	r3, r2
10002e16:	607b      	str	r3, [r7, #4]
            SCU_CLK->CLKCR = lCLKCR;
10002e18:	4b18      	ldr	r3, [pc, #96]	; (10002e7c <CLK002_lFrequencyDownScaling+0xa4>)
10002e1a:	687a      	ldr	r2, [r7, #4]
10002e1c:	601a      	str	r2, [r3, #0]
            /* Wait till frequency stable. */
            WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, SCU_CLK_CLKCR_CNTADJ_Pos,CLK002_DELAYCNT);
10002e1e:	4b17      	ldr	r3, [pc, #92]	; (10002e7c <CLK002_lFrequencyDownScaling+0xa4>)
10002e20:	4a16      	ldr	r2, [pc, #88]	; (10002e7c <CLK002_lFrequencyDownScaling+0xa4>)
10002e22:	6812      	ldr	r2, [r2, #0]
10002e24:	4917      	ldr	r1, [pc, #92]	; (10002e84 <CLK002_lFrequencyDownScaling+0xac>)
10002e26:	430a      	orrs	r2, r1
10002e28:	601a      	str	r2, [r3, #0]
            while (SCU_CLK->CLKCR&(SCU_CLK_CLKCR_VDDC2LOW_Msk))
10002e2a:	46c0      	nop			; (mov r8, r8)
10002e2c:	4b13      	ldr	r3, [pc, #76]	; (10002e7c <CLK002_lFrequencyDownScaling+0xa4>)
10002e2e:	681a      	ldr	r2, [r3, #0]
10002e30:	2380      	movs	r3, #128	; 0x80
10002e32:	05db      	lsls	r3, r3, #23
10002e34:	4013      	ands	r3, r2
10002e36:	d1f9      	bne.n	10002e2c <CLK002_lFrequencyDownScaling+0x54>
10002e38:	e01c      	b.n	10002e74 <CLK002_lFrequencyDownScaling+0x9c>
            }
        }
        else
        {
            /* Program TargetIDiv into IDIV bitfield of CLKCR */
            lCLKCR = SCU_CLK->CLKCR;
10002e3a:	4b10      	ldr	r3, [pc, #64]	; (10002e7c <CLK002_lFrequencyDownScaling+0xa4>)
10002e3c:	681b      	ldr	r3, [r3, #0]
10002e3e:	607b      	str	r3, [r7, #4]
            WR_REG(lCLKCR, SCU_CLK_CLKCR_IDIV_Msk, SCU_CLK_CLKCR_IDIV_Pos,TargetIdiv);
10002e40:	68bb      	ldr	r3, [r7, #8]
10002e42:	021b      	lsls	r3, r3, #8
10002e44:	041b      	lsls	r3, r3, #16
10002e46:	0c1a      	lsrs	r2, r3, #16
10002e48:	6879      	ldr	r1, [r7, #4]
10002e4a:	4b0d      	ldr	r3, [pc, #52]	; (10002e80 <CLK002_lFrequencyDownScaling+0xa8>)
10002e4c:	400b      	ands	r3, r1
10002e4e:	4313      	orrs	r3, r2
10002e50:	607b      	str	r3, [r7, #4]
            SCU_CLK->CLKCR = lCLKCR;
10002e52:	4b0a      	ldr	r3, [pc, #40]	; (10002e7c <CLK002_lFrequencyDownScaling+0xa4>)
10002e54:	687a      	ldr	r2, [r7, #4]
10002e56:	601a      	str	r2, [r3, #0]
            /* Wait till frequency stable. */
           
            WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, SCU_CLK_CLKCR_CNTADJ_Pos,CLK002_DELAYCNT);
10002e58:	4b08      	ldr	r3, [pc, #32]	; (10002e7c <CLK002_lFrequencyDownScaling+0xa4>)
10002e5a:	4a08      	ldr	r2, [pc, #32]	; (10002e7c <CLK002_lFrequencyDownScaling+0xa4>)
10002e5c:	6812      	ldr	r2, [r2, #0]
10002e5e:	4909      	ldr	r1, [pc, #36]	; (10002e84 <CLK002_lFrequencyDownScaling+0xac>)
10002e60:	430a      	orrs	r2, r1
10002e62:	601a      	str	r2, [r3, #0]
            while (SCU_CLK->CLKCR&(SCU_CLK_CLKCR_VDDC2LOW_Msk))
10002e64:	46c0      	nop			; (mov r8, r8)
10002e66:	4b05      	ldr	r3, [pc, #20]	; (10002e7c <CLK002_lFrequencyDownScaling+0xa4>)
10002e68:	681a      	ldr	r2, [r3, #0]
10002e6a:	2380      	movs	r3, #128	; 0x80
10002e6c:	05db      	lsls	r3, r3, #23
10002e6e:	4013      	ands	r3, r2
10002e70:	d1f9      	bne.n	10002e66 <CLK002_lFrequencyDownScaling+0x8e>
            {
                ;
            }
             break;
10002e72:	e000      	b.n	10002e76 <CLK002_lFrequencyDownScaling+0x9e>
        }

	  }
10002e74:	e7bc      	b.n	10002df0 <CLK002_lFrequencyDownScaling+0x18>
}
10002e76:	46bd      	mov	sp, r7
10002e78:	b004      	add	sp, #16
10002e7a:	bd80      	pop	{r7, pc}
10002e7c:	40010300 	.word	0x40010300
10002e80:	ffff00ff 	.word	0xffff00ff
10002e84:	3ff00000 	.word	0x3ff00000

10002e88 <CCU4GLOBAL_Init>:
/**
 * @cond INTERNAL_DOCS
 */

void CCU4GLOBAL_Init(void)
{
10002e88:	b580      	push	{r7, lr}
10002e8a:	b082      	sub	sp, #8
10002e8c:	af00      	add	r7, sp, #0
  static uint32_t CCU4InitCalled = (uint32_t)0U;
  uint32_t Count = 0U;
10002e8e:	2300      	movs	r3, #0
10002e90:	607b      	str	r3, [r7, #4]
  
  if(CCU4InitCalled == (uint32_t)0U)
10002e92:	4b0e      	ldr	r3, [pc, #56]	; (10002ecc <CCU4GLOBAL_Init+0x44>)
10002e94:	681b      	ldr	r3, [r3, #0]
10002e96:	2b00      	cmp	r3, #0
10002e98:	d114      	bne.n	10002ec4 <CCU4GLOBAL_Init+0x3c>
	#if (UC_FAMILY == XMC4)     
		CLK001_Init();     
	#endif		
	
	#if (UC_FAMILY == XMC1)    
		CLK002_Init();
10002e9a:	f7ff fee1 	bl	10002c60 <CLK002_Init>
	#endif
    
    for (Count = 0U; Count<(uint32_t)CCU4GLOBAL_NUM_INSTANCES; Count++)
10002e9e:	2300      	movs	r3, #0
10002ea0:	607b      	str	r3, [r7, #4]
10002ea2:	e009      	b.n	10002eb8 <CCU4GLOBAL_Init+0x30>
    {
  	  CCU4Global_lInit(CCU4Global_HandleArray[Count]);
10002ea4:	4b0a      	ldr	r3, [pc, #40]	; (10002ed0 <CCU4GLOBAL_Init+0x48>)
10002ea6:	687a      	ldr	r2, [r7, #4]
10002ea8:	0092      	lsls	r2, r2, #2
10002eaa:	58d3      	ldr	r3, [r2, r3]
10002eac:	1c18      	adds	r0, r3, #0
10002eae:	f000 f811 	bl	10002ed4 <CCU4Global_lInit>
	
	#if (UC_FAMILY == XMC1)    
		CLK002_Init();
	#endif
    
    for (Count = 0U; Count<(uint32_t)CCU4GLOBAL_NUM_INSTANCES; Count++)
10002eb2:	687b      	ldr	r3, [r7, #4]
10002eb4:	3301      	adds	r3, #1
10002eb6:	607b      	str	r3, [r7, #4]
10002eb8:	687b      	ldr	r3, [r7, #4]
10002eba:	2b00      	cmp	r3, #0
10002ebc:	d0f2      	beq.n	10002ea4 <CCU4GLOBAL_Init+0x1c>
    {
  	  CCU4Global_lInit(CCU4Global_HandleArray[Count]);
    }

    CCU4InitCalled = (uint32_t)1;
10002ebe:	4b03      	ldr	r3, [pc, #12]	; (10002ecc <CCU4GLOBAL_Init+0x44>)
10002ec0:	2201      	movs	r2, #1
10002ec2:	601a      	str	r2, [r3, #0]
  }
}
10002ec4:	46bd      	mov	sp, r7
10002ec6:	b002      	add	sp, #8
10002ec8:	bd80      	pop	{r7, pc}
10002eca:	46c0      	nop			; (mov r8, r8)
10002ecc:	20000934 	.word	0x20000934
10002ed0:	20000944 	.word	0x20000944

10002ed4 <CCU4Global_lInit>:

static void CCU4Global_lInit(const CCU4Global_HandleType * Handle)
{
10002ed4:	b590      	push	{r4, r7, lr}
10002ed6:	b083      	sub	sp, #12
10002ed8:	af00      	add	r7, sp, #0
10002eda:	6078      	str	r0, [r7, #4]
    if( Handle->KernelNumber <= 2 )
10002edc:	687b      	ldr	r3, [r7, #4]
10002ede:	685b      	ldr	r3, [r3, #4]
10002ee0:	2b02      	cmp	r3, #2
10002ee2:	d823      	bhi.n	10002f2c <CCU4Global_lInit+0x58>
	{
		/* Disables the gating for CCU4 kernel */      
		/*This is applicable for XMC4400,XMC4200 and XMC1xxx Devices*/
		#if (UC_FAMILY == XMC1 )
			if (!((uint32_t)SCU_CLK->CGATCLR0 & Handle->ClockGating))
10002ee4:	4b17      	ldr	r3, [pc, #92]	; (10002f44 <CCU4Global_lInit+0x70>)
10002ee6:	691a      	ldr	r2, [r3, #16]
10002ee8:	687b      	ldr	r3, [r7, #4]
10002eea:	689b      	ldr	r3, [r3, #8]
10002eec:	4013      	ands	r3, r2
10002eee:	d11d      	bne.n	10002f2c <CCU4Global_lInit+0x58>
			{ 
				SCU_GENERAL->PASSWD = 0x000000C0UL;
10002ef0:	4b15      	ldr	r3, [pc, #84]	; (10002f48 <CCU4Global_lInit+0x74>)
10002ef2:	22c0      	movs	r2, #192	; 0xc0
10002ef4:	625a      	str	r2, [r3, #36]	; 0x24
				WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, 
10002ef6:	4b13      	ldr	r3, [pc, #76]	; (10002f44 <CCU4Global_lInit+0x70>)
10002ef8:	4a12      	ldr	r2, [pc, #72]	; (10002f44 <CCU4Global_lInit+0x70>)
10002efa:	6812      	ldr	r2, [r2, #0]
10002efc:	4913      	ldr	r1, [pc, #76]	; (10002f4c <CCU4Global_lInit+0x78>)
10002efe:	430a      	orrs	r2, r1
10002f00:	601a      	str	r2, [r3, #0]
					   SCU_CLK_CLKCR_CNTADJ_Pos,CCU4GLOBAL_DELAYCNT);
				
				SET_BIT(SCU_CLK->CGATCLR0, Handle->ClockGating);
10002f02:	4b10      	ldr	r3, [pc, #64]	; (10002f44 <CCU4Global_lInit+0x70>)
10002f04:	4a0f      	ldr	r2, [pc, #60]	; (10002f44 <CCU4Global_lInit+0x70>)
10002f06:	6911      	ldr	r1, [r2, #16]
10002f08:	687a      	ldr	r2, [r7, #4]
10002f0a:	6892      	ldr	r2, [r2, #8]
10002f0c:	2001      	movs	r0, #1
10002f0e:	1c04      	adds	r4, r0, #0
10002f10:	4094      	lsls	r4, r2
10002f12:	1c22      	adds	r2, r4, #0
10002f14:	430a      	orrs	r2, r1
10002f16:	611a      	str	r2, [r3, #16]
				while ((uint32_t)SCU_CLK->CLKCR & 
10002f18:	46c0      	nop			; (mov r8, r8)
10002f1a:	4b0a      	ldr	r3, [pc, #40]	; (10002f44 <CCU4Global_lInit+0x70>)
10002f1c:	681a      	ldr	r2, [r3, #0]
10002f1e:	2380      	movs	r3, #128	; 0x80
10002f20:	05db      	lsls	r3, r3, #23
10002f22:	4013      	ands	r3, r2
10002f24:	d1f9      	bne.n	10002f1a <CCU4Global_lInit+0x46>
					   (uint32_t)SCU_CLK_CLKCR_VDDC2LOW_Msk)
				{
					;
				}
				SCU_GENERAL->PASSWD = 0x000000C3UL;
10002f26:	4b08      	ldr	r3, [pc, #32]	; (10002f48 <CCU4Global_lInit+0x74>)
10002f28:	22c3      	movs	r2, #195	; 0xc3
10002f2a:	625a      	str	r2, [r3, #36]	; 0x24
		RESET001_DeassertReset(Handle->PeripheralReset);
	#endif    

		
    /* Sets Run bit of the Prescalar */
    SET_BIT(Handle->CC4yKernRegsPtr->GIDLC,CCU4_GIDLC_SPRB_Pos);
10002f2c:	687b      	ldr	r3, [r7, #4]
10002f2e:	681b      	ldr	r3, [r3, #0]
10002f30:	687a      	ldr	r2, [r7, #4]
10002f32:	6812      	ldr	r2, [r2, #0]
10002f34:	68d2      	ldr	r2, [r2, #12]
10002f36:	2180      	movs	r1, #128	; 0x80
10002f38:	0049      	lsls	r1, r1, #1
10002f3a:	430a      	orrs	r2, r1
10002f3c:	60da      	str	r2, [r3, #12]

}
10002f3e:	46bd      	mov	sp, r7
10002f40:	b003      	add	sp, #12
10002f42:	bd90      	pop	{r4, r7, pc}
10002f44:	40010300 	.word	0x40010300
10002f48:	40010000 	.word	0x40010000
10002f4c:	3ff00000 	.word	0x3ff00000

10002f50 <__aeabi_uidiv>:
10002f50:	2900      	cmp	r1, #0
10002f52:	d034      	beq.n	10002fbe <.udivsi3_skip_div0_test+0x6a>

10002f54 <.udivsi3_skip_div0_test>:
10002f54:	2301      	movs	r3, #1
10002f56:	2200      	movs	r2, #0
10002f58:	b410      	push	{r4}
10002f5a:	4288      	cmp	r0, r1
10002f5c:	d32c      	bcc.n	10002fb8 <.udivsi3_skip_div0_test+0x64>
10002f5e:	2401      	movs	r4, #1
10002f60:	0724      	lsls	r4, r4, #28
10002f62:	42a1      	cmp	r1, r4
10002f64:	d204      	bcs.n	10002f70 <.udivsi3_skip_div0_test+0x1c>
10002f66:	4281      	cmp	r1, r0
10002f68:	d202      	bcs.n	10002f70 <.udivsi3_skip_div0_test+0x1c>
10002f6a:	0109      	lsls	r1, r1, #4
10002f6c:	011b      	lsls	r3, r3, #4
10002f6e:	e7f8      	b.n	10002f62 <.udivsi3_skip_div0_test+0xe>
10002f70:	00e4      	lsls	r4, r4, #3
10002f72:	42a1      	cmp	r1, r4
10002f74:	d204      	bcs.n	10002f80 <.udivsi3_skip_div0_test+0x2c>
10002f76:	4281      	cmp	r1, r0
10002f78:	d202      	bcs.n	10002f80 <.udivsi3_skip_div0_test+0x2c>
10002f7a:	0049      	lsls	r1, r1, #1
10002f7c:	005b      	lsls	r3, r3, #1
10002f7e:	e7f8      	b.n	10002f72 <.udivsi3_skip_div0_test+0x1e>
10002f80:	4288      	cmp	r0, r1
10002f82:	d301      	bcc.n	10002f88 <.udivsi3_skip_div0_test+0x34>
10002f84:	1a40      	subs	r0, r0, r1
10002f86:	431a      	orrs	r2, r3
10002f88:	084c      	lsrs	r4, r1, #1
10002f8a:	42a0      	cmp	r0, r4
10002f8c:	d302      	bcc.n	10002f94 <.udivsi3_skip_div0_test+0x40>
10002f8e:	1b00      	subs	r0, r0, r4
10002f90:	085c      	lsrs	r4, r3, #1
10002f92:	4322      	orrs	r2, r4
10002f94:	088c      	lsrs	r4, r1, #2
10002f96:	42a0      	cmp	r0, r4
10002f98:	d302      	bcc.n	10002fa0 <.udivsi3_skip_div0_test+0x4c>
10002f9a:	1b00      	subs	r0, r0, r4
10002f9c:	089c      	lsrs	r4, r3, #2
10002f9e:	4322      	orrs	r2, r4
10002fa0:	08cc      	lsrs	r4, r1, #3
10002fa2:	42a0      	cmp	r0, r4
10002fa4:	d302      	bcc.n	10002fac <.udivsi3_skip_div0_test+0x58>
10002fa6:	1b00      	subs	r0, r0, r4
10002fa8:	08dc      	lsrs	r4, r3, #3
10002faa:	4322      	orrs	r2, r4
10002fac:	2800      	cmp	r0, #0
10002fae:	d003      	beq.n	10002fb8 <.udivsi3_skip_div0_test+0x64>
10002fb0:	091b      	lsrs	r3, r3, #4
10002fb2:	d001      	beq.n	10002fb8 <.udivsi3_skip_div0_test+0x64>
10002fb4:	0909      	lsrs	r1, r1, #4
10002fb6:	e7e3      	b.n	10002f80 <.udivsi3_skip_div0_test+0x2c>
10002fb8:	1c10      	adds	r0, r2, #0
10002fba:	bc10      	pop	{r4}
10002fbc:	4770      	bx	lr
10002fbe:	2800      	cmp	r0, #0
10002fc0:	d001      	beq.n	10002fc6 <.udivsi3_skip_div0_test+0x72>
10002fc2:	2000      	movs	r0, #0
10002fc4:	43c0      	mvns	r0, r0
10002fc6:	b407      	push	{r0, r1, r2}
10002fc8:	4802      	ldr	r0, [pc, #8]	; (10002fd4 <.udivsi3_skip_div0_test+0x80>)
10002fca:	a102      	add	r1, pc, #8	; (adr r1, 10002fd4 <.udivsi3_skip_div0_test+0x80>)
10002fcc:	1840      	adds	r0, r0, r1
10002fce:	9002      	str	r0, [sp, #8]
10002fd0:	bd03      	pop	{r0, r1, pc}
10002fd2:	46c0      	nop			; (mov r8, r8)
10002fd4:	00000019 	.word	0x00000019

10002fd8 <__aeabi_uidivmod>:
10002fd8:	2900      	cmp	r1, #0
10002fda:	d0f0      	beq.n	10002fbe <.udivsi3_skip_div0_test+0x6a>
10002fdc:	b503      	push	{r0, r1, lr}
10002fde:	f7ff ffb9 	bl	10002f54 <.udivsi3_skip_div0_test>
10002fe2:	bc0e      	pop	{r1, r2, r3}
10002fe4:	4342      	muls	r2, r0
10002fe6:	1a89      	subs	r1, r1, r2
10002fe8:	4718      	bx	r3
10002fea:	46c0      	nop			; (mov r8, r8)

10002fec <__aeabi_idiv0>:
10002fec:	4770      	bx	lr
10002fee:	46c0      	nop			; (mov r8, r8)

10002ff0 <__aeabi_cfrcmple>:
10002ff0:	4684      	mov	ip, r0
10002ff2:	1c08      	adds	r0, r1, #0
10002ff4:	4661      	mov	r1, ip
10002ff6:	e7ff      	b.n	10002ff8 <__aeabi_cfcmpeq>

10002ff8 <__aeabi_cfcmpeq>:
10002ff8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
10002ffa:	f000 f9f5 	bl	100033e8 <__lesf2>
10002ffe:	2800      	cmp	r0, #0
10003000:	d401      	bmi.n	10003006 <__aeabi_cfcmpeq+0xe>
10003002:	2100      	movs	r1, #0
10003004:	42c8      	cmn	r0, r1
10003006:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

10003008 <__aeabi_fcmpeq>:
10003008:	b510      	push	{r4, lr}
1000300a:	f000 f97d 	bl	10003308 <__eqsf2>
1000300e:	4240      	negs	r0, r0
10003010:	3001      	adds	r0, #1
10003012:	bd10      	pop	{r4, pc}

10003014 <__aeabi_fcmplt>:
10003014:	b510      	push	{r4, lr}
10003016:	f000 f9e7 	bl	100033e8 <__lesf2>
1000301a:	2800      	cmp	r0, #0
1000301c:	db01      	blt.n	10003022 <__aeabi_fcmplt+0xe>
1000301e:	2000      	movs	r0, #0
10003020:	bd10      	pop	{r4, pc}
10003022:	2001      	movs	r0, #1
10003024:	bd10      	pop	{r4, pc}
10003026:	46c0      	nop			; (mov r8, r8)

10003028 <__aeabi_fcmple>:
10003028:	b510      	push	{r4, lr}
1000302a:	f000 f9dd 	bl	100033e8 <__lesf2>
1000302e:	2800      	cmp	r0, #0
10003030:	dd01      	ble.n	10003036 <__aeabi_fcmple+0xe>
10003032:	2000      	movs	r0, #0
10003034:	bd10      	pop	{r4, pc}
10003036:	2001      	movs	r0, #1
10003038:	bd10      	pop	{r4, pc}
1000303a:	46c0      	nop			; (mov r8, r8)

1000303c <__aeabi_fcmpgt>:
1000303c:	b510      	push	{r4, lr}
1000303e:	f000 f98b 	bl	10003358 <__gesf2>
10003042:	2800      	cmp	r0, #0
10003044:	dc01      	bgt.n	1000304a <__aeabi_fcmpgt+0xe>
10003046:	2000      	movs	r0, #0
10003048:	bd10      	pop	{r4, pc}
1000304a:	2001      	movs	r0, #1
1000304c:	bd10      	pop	{r4, pc}
1000304e:	46c0      	nop			; (mov r8, r8)

10003050 <__aeabi_fcmpge>:
10003050:	b510      	push	{r4, lr}
10003052:	f000 f981 	bl	10003358 <__gesf2>
10003056:	2800      	cmp	r0, #0
10003058:	da01      	bge.n	1000305e <__aeabi_fcmpge+0xe>
1000305a:	2000      	movs	r0, #0
1000305c:	bd10      	pop	{r4, pc}
1000305e:	2001      	movs	r0, #1
10003060:	bd10      	pop	{r4, pc}
10003062:	46c0      	nop			; (mov r8, r8)

10003064 <__aeabi_f2uiz>:
10003064:	219e      	movs	r1, #158	; 0x9e
10003066:	b510      	push	{r4, lr}
10003068:	05c9      	lsls	r1, r1, #23
1000306a:	1c04      	adds	r4, r0, #0
1000306c:	f7ff fff0 	bl	10003050 <__aeabi_fcmpge>
10003070:	2800      	cmp	r0, #0
10003072:	d103      	bne.n	1000307c <__aeabi_f2uiz+0x18>
10003074:	1c20      	adds	r0, r4, #0
10003076:	f000 fd09 	bl	10003a8c <__aeabi_f2iz>
1000307a:	bd10      	pop	{r4, pc}
1000307c:	229e      	movs	r2, #158	; 0x9e
1000307e:	1c20      	adds	r0, r4, #0
10003080:	05d1      	lsls	r1, r2, #23
10003082:	f000 fb29 	bl	100036d8 <__aeabi_fsub>
10003086:	f000 fd01 	bl	10003a8c <__aeabi_f2iz>
1000308a:	2380      	movs	r3, #128	; 0x80
1000308c:	061c      	lsls	r4, r3, #24
1000308e:	1900      	adds	r0, r0, r4
10003090:	e7f3      	b.n	1000307a <__aeabi_f2uiz+0x16>
10003092:	46c0      	nop			; (mov r8, r8)

10003094 <__aeabi_fdiv>:
10003094:	b5f0      	push	{r4, r5, r6, r7, lr}
10003096:	465f      	mov	r7, fp
10003098:	4656      	mov	r6, sl
1000309a:	464d      	mov	r5, r9
1000309c:	4644      	mov	r4, r8
1000309e:	b4f0      	push	{r4, r5, r6, r7}
100030a0:	0245      	lsls	r5, r0, #9
100030a2:	0044      	lsls	r4, r0, #1
100030a4:	b083      	sub	sp, #12
100030a6:	1c0e      	adds	r6, r1, #0
100030a8:	0a6d      	lsrs	r5, r5, #9
100030aa:	0e24      	lsrs	r4, r4, #24
100030ac:	0fc7      	lsrs	r7, r0, #31
100030ae:	2c00      	cmp	r4, #0
100030b0:	d107      	bne.n	100030c2 <__aeabi_fdiv+0x2e>
100030b2:	2d00      	cmp	r5, #0
100030b4:	d000      	beq.n	100030b8 <__aeabi_fdiv+0x24>
100030b6:	e091      	b.n	100031dc <__aeabi_fdiv+0x148>
100030b8:	2104      	movs	r1, #4
100030ba:	2201      	movs	r2, #1
100030bc:	4688      	mov	r8, r1
100030be:	4692      	mov	sl, r2
100030c0:	e009      	b.n	100030d6 <__aeabi_fdiv+0x42>
100030c2:	2cff      	cmp	r4, #255	; 0xff
100030c4:	d055      	beq.n	10003172 <__aeabi_fdiv+0xde>
100030c6:	2380      	movs	r3, #128	; 0x80
100030c8:	0418      	lsls	r0, r3, #16
100030ca:	2100      	movs	r1, #0
100030cc:	4305      	orrs	r5, r0
100030ce:	00ed      	lsls	r5, r5, #3
100030d0:	3c7f      	subs	r4, #127	; 0x7f
100030d2:	4688      	mov	r8, r1
100030d4:	468a      	mov	sl, r1
100030d6:	1c33      	adds	r3, r6, #0
100030d8:	0058      	lsls	r0, r3, #1
100030da:	0276      	lsls	r6, r6, #9
100030dc:	0fd9      	lsrs	r1, r3, #31
100030de:	0a76      	lsrs	r6, r6, #9
100030e0:	0e00      	lsrs	r0, r0, #24
100030e2:	468b      	mov	fp, r1
100030e4:	d14c      	bne.n	10003180 <__aeabi_fdiv+0xec>
100030e6:	2201      	movs	r2, #1
100030e8:	4694      	mov	ip, r2
100030ea:	2e00      	cmp	r6, #0
100030ec:	d000      	beq.n	100030f0 <__aeabi_fdiv+0x5c>
100030ee:	e081      	b.n	100031f4 <__aeabi_fdiv+0x160>
100030f0:	465b      	mov	r3, fp
100030f2:	407b      	eors	r3, r7
100030f4:	4662      	mov	r2, ip
100030f6:	4641      	mov	r1, r8
100030f8:	9301      	str	r3, [sp, #4]
100030fa:	430a      	orrs	r2, r1
100030fc:	2a0f      	cmp	r2, #15
100030fe:	d950      	bls.n	100031a2 <__aeabi_fdiv+0x10e>
10003100:	1a20      	subs	r0, r4, r0
10003102:	0169      	lsls	r1, r5, #5
10003104:	4681      	mov	r9, r0
10003106:	0175      	lsls	r5, r6, #5
10003108:	42a9      	cmp	r1, r5
1000310a:	d300      	bcc.n	1000310e <__aeabi_fdiv+0x7a>
1000310c:	e0b3      	b.n	10003276 <__aeabi_fdiv+0x1e2>
1000310e:	2201      	movs	r2, #1
10003110:	4253      	negs	r3, r2
10003112:	4499      	add	r9, r3
10003114:	241b      	movs	r4, #27
10003116:	2600      	movs	r6, #0
10003118:	2701      	movs	r7, #1
1000311a:	1e62      	subs	r2, r4, #1
1000311c:	1c38      	adds	r0, r7, #0
1000311e:	4010      	ands	r0, r2
10003120:	004b      	lsls	r3, r1, #1
10003122:	0076      	lsls	r6, r6, #1
10003124:	2900      	cmp	r1, #0
10003126:	da00      	bge.n	1000312a <__aeabi_fdiv+0x96>
10003128:	e0a9      	b.n	1000327e <__aeabi_fdiv+0x1ea>
1000312a:	429d      	cmp	r5, r3
1000312c:	d800      	bhi.n	10003130 <__aeabi_fdiv+0x9c>
1000312e:	e0a6      	b.n	1000327e <__aeabi_fdiv+0x1ea>
10003130:	3c01      	subs	r4, #1
10003132:	2c00      	cmp	r4, #0
10003134:	dc00      	bgt.n	10003138 <__aeabi_fdiv+0xa4>
10003136:	e0ab      	b.n	10003290 <__aeabi_fdiv+0x1fc>
10003138:	2800      	cmp	r0, #0
1000313a:	d00c      	beq.n	10003156 <__aeabi_fdiv+0xc2>
1000313c:	1c19      	adds	r1, r3, #0
1000313e:	0076      	lsls	r6, r6, #1
10003140:	005b      	lsls	r3, r3, #1
10003142:	2900      	cmp	r1, #0
10003144:	db01      	blt.n	1000314a <__aeabi_fdiv+0xb6>
10003146:	429d      	cmp	r5, r3
10003148:	d801      	bhi.n	1000314e <__aeabi_fdiv+0xba>
1000314a:	1b5b      	subs	r3, r3, r5
1000314c:	433e      	orrs	r6, r7
1000314e:	3c01      	subs	r4, #1
10003150:	2c00      	cmp	r4, #0
10003152:	dc00      	bgt.n	10003156 <__aeabi_fdiv+0xc2>
10003154:	e09c      	b.n	10003290 <__aeabi_fdiv+0x1fc>
10003156:	0059      	lsls	r1, r3, #1
10003158:	0072      	lsls	r2, r6, #1
1000315a:	2b00      	cmp	r3, #0
1000315c:	db01      	blt.n	10003162 <__aeabi_fdiv+0xce>
1000315e:	428d      	cmp	r5, r1
10003160:	d801      	bhi.n	10003166 <__aeabi_fdiv+0xd2>
10003162:	1b49      	subs	r1, r1, r5
10003164:	433a      	orrs	r2, r7
10003166:	3c01      	subs	r4, #1
10003168:	004b      	lsls	r3, r1, #1
1000316a:	0056      	lsls	r6, r2, #1
1000316c:	2900      	cmp	r1, #0
1000316e:	daea      	bge.n	10003146 <__aeabi_fdiv+0xb2>
10003170:	e7eb      	b.n	1000314a <__aeabi_fdiv+0xb6>
10003172:	2d00      	cmp	r5, #0
10003174:	d12d      	bne.n	100031d2 <__aeabi_fdiv+0x13e>
10003176:	2008      	movs	r0, #8
10003178:	2102      	movs	r1, #2
1000317a:	4680      	mov	r8, r0
1000317c:	468a      	mov	sl, r1
1000317e:	e7aa      	b.n	100030d6 <__aeabi_fdiv+0x42>
10003180:	28ff      	cmp	r0, #255	; 0xff
10003182:	d020      	beq.n	100031c6 <__aeabi_fdiv+0x132>
10003184:	2280      	movs	r2, #128	; 0x80
10003186:	0413      	lsls	r3, r2, #16
10003188:	2100      	movs	r1, #0
1000318a:	431e      	orrs	r6, r3
1000318c:	468c      	mov	ip, r1
1000318e:	465b      	mov	r3, fp
10003190:	407b      	eors	r3, r7
10003192:	4662      	mov	r2, ip
10003194:	4641      	mov	r1, r8
10003196:	00f6      	lsls	r6, r6, #3
10003198:	387f      	subs	r0, #127	; 0x7f
1000319a:	9301      	str	r3, [sp, #4]
1000319c:	430a      	orrs	r2, r1
1000319e:	2a0f      	cmp	r2, #15
100031a0:	d8ae      	bhi.n	10003100 <__aeabi_fdiv+0x6c>
100031a2:	4956      	ldr	r1, [pc, #344]	; (100032fc <__aeabi_fdiv+0x268>)
100031a4:	0092      	lsls	r2, r2, #2
100031a6:	588a      	ldr	r2, [r1, r2]
100031a8:	4697      	mov	pc, r2
100031aa:	9b01      	ldr	r3, [sp, #4]
100031ac:	26ff      	movs	r6, #255	; 0xff
100031ae:	2500      	movs	r5, #0
100031b0:	05f0      	lsls	r0, r6, #23
100031b2:	4328      	orrs	r0, r5
100031b4:	07de      	lsls	r6, r3, #31
100031b6:	4330      	orrs	r0, r6
100031b8:	b003      	add	sp, #12
100031ba:	bc3c      	pop	{r2, r3, r4, r5}
100031bc:	4690      	mov	r8, r2
100031be:	4699      	mov	r9, r3
100031c0:	46a2      	mov	sl, r4
100031c2:	46ab      	mov	fp, r5
100031c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
100031c6:	1c33      	adds	r3, r6, #0
100031c8:	1e5a      	subs	r2, r3, #1
100031ca:	4193      	sbcs	r3, r2
100031cc:	3302      	adds	r3, #2
100031ce:	469c      	mov	ip, r3
100031d0:	e78e      	b.n	100030f0 <__aeabi_fdiv+0x5c>
100031d2:	220c      	movs	r2, #12
100031d4:	2303      	movs	r3, #3
100031d6:	4690      	mov	r8, r2
100031d8:	469a      	mov	sl, r3
100031da:	e77c      	b.n	100030d6 <__aeabi_fdiv+0x42>
100031dc:	1c28      	adds	r0, r5, #0
100031de:	f000 fcc9 	bl	10003b74 <__clzsi2>
100031e2:	2276      	movs	r2, #118	; 0x76
100031e4:	1f44      	subs	r4, r0, #5
100031e6:	4253      	negs	r3, r2
100031e8:	40a5      	lsls	r5, r4
100031ea:	1a1c      	subs	r4, r3, r0
100031ec:	2000      	movs	r0, #0
100031ee:	4680      	mov	r8, r0
100031f0:	4682      	mov	sl, r0
100031f2:	e770      	b.n	100030d6 <__aeabi_fdiv+0x42>
100031f4:	1c30      	adds	r0, r6, #0
100031f6:	f000 fcbd 	bl	10003b74 <__clzsi2>
100031fa:	2376      	movs	r3, #118	; 0x76
100031fc:	1f41      	subs	r1, r0, #5
100031fe:	408e      	lsls	r6, r1
10003200:	425a      	negs	r2, r3
10003202:	2100      	movs	r1, #0
10003204:	1a10      	subs	r0, r2, r0
10003206:	468c      	mov	ip, r1
10003208:	e772      	b.n	100030f0 <__aeabi_fdiv+0x5c>
1000320a:	2300      	movs	r3, #0
1000320c:	4d3c      	ldr	r5, [pc, #240]	; (10003300 <__aeabi_fdiv+0x26c>)
1000320e:	26ff      	movs	r6, #255	; 0xff
10003210:	e7ce      	b.n	100031b0 <__aeabi_fdiv+0x11c>
10003212:	465f      	mov	r7, fp
10003214:	1c35      	adds	r5, r6, #0
10003216:	9701      	str	r7, [sp, #4]
10003218:	4663      	mov	r3, ip
1000321a:	2b02      	cmp	r3, #2
1000321c:	d0c5      	beq.n	100031aa <__aeabi_fdiv+0x116>
1000321e:	2b03      	cmp	r3, #3
10003220:	d063      	beq.n	100032ea <__aeabi_fdiv+0x256>
10003222:	2b01      	cmp	r3, #1
10003224:	d043      	beq.n	100032ae <__aeabi_fdiv+0x21a>
10003226:	4649      	mov	r1, r9
10003228:	317f      	adds	r1, #127	; 0x7f
1000322a:	2900      	cmp	r1, #0
1000322c:	dd35      	ble.n	1000329a <__aeabi_fdiv+0x206>
1000322e:	270f      	movs	r7, #15
10003230:	402f      	ands	r7, r5
10003232:	2f04      	cmp	r7, #4
10003234:	d000      	beq.n	10003238 <__aeabi_fdiv+0x1a4>
10003236:	3504      	adds	r5, #4
10003238:	012b      	lsls	r3, r5, #4
1000323a:	d503      	bpl.n	10003244 <__aeabi_fdiv+0x1b0>
1000323c:	4a31      	ldr	r2, [pc, #196]	; (10003304 <__aeabi_fdiv+0x270>)
1000323e:	4649      	mov	r1, r9
10003240:	4015      	ands	r5, r2
10003242:	3180      	adds	r1, #128	; 0x80
10003244:	29fe      	cmp	r1, #254	; 0xfe
10003246:	dcb0      	bgt.n	100031aa <__aeabi_fdiv+0x116>
10003248:	01a8      	lsls	r0, r5, #6
1000324a:	0a45      	lsrs	r5, r0, #9
1000324c:	b2ce      	uxtb	r6, r1
1000324e:	9b01      	ldr	r3, [sp, #4]
10003250:	e7ae      	b.n	100031b0 <__aeabi_fdiv+0x11c>
10003252:	2600      	movs	r6, #0
10003254:	2500      	movs	r5, #0
10003256:	e7ab      	b.n	100031b0 <__aeabi_fdiv+0x11c>
10003258:	2080      	movs	r0, #128	; 0x80
1000325a:	03c1      	lsls	r1, r0, #15
1000325c:	420d      	tst	r5, r1
1000325e:	d011      	beq.n	10003284 <__aeabi_fdiv+0x1f0>
10003260:	420e      	tst	r6, r1
10003262:	d10f      	bne.n	10003284 <__aeabi_fdiv+0x1f0>
10003264:	430e      	orrs	r6, r1
10003266:	0273      	lsls	r3, r6, #9
10003268:	0a5d      	lsrs	r5, r3, #9
1000326a:	26ff      	movs	r6, #255	; 0xff
1000326c:	465b      	mov	r3, fp
1000326e:	e79f      	b.n	100031b0 <__aeabi_fdiv+0x11c>
10003270:	9701      	str	r7, [sp, #4]
10003272:	4653      	mov	r3, sl
10003274:	e7d1      	b.n	1000321a <__aeabi_fdiv+0x186>
10003276:	1b49      	subs	r1, r1, r5
10003278:	241a      	movs	r4, #26
1000327a:	2601      	movs	r6, #1
1000327c:	e74c      	b.n	10003118 <__aeabi_fdiv+0x84>
1000327e:	1b5b      	subs	r3, r3, r5
10003280:	433e      	orrs	r6, r7
10003282:	e755      	b.n	10003130 <__aeabi_fdiv+0x9c>
10003284:	430d      	orrs	r5, r1
10003286:	026a      	lsls	r2, r5, #9
10003288:	0a55      	lsrs	r5, r2, #9
1000328a:	1c3b      	adds	r3, r7, #0
1000328c:	26ff      	movs	r6, #255	; 0xff
1000328e:	e78f      	b.n	100031b0 <__aeabi_fdiv+0x11c>
10003290:	1c1d      	adds	r5, r3, #0
10003292:	1e6b      	subs	r3, r5, #1
10003294:	419d      	sbcs	r5, r3
10003296:	4335      	orrs	r5, r6
10003298:	e7c5      	b.n	10003226 <__aeabi_fdiv+0x192>
1000329a:	247e      	movs	r4, #126	; 0x7e
1000329c:	4267      	negs	r7, r4
1000329e:	464a      	mov	r2, r9
100032a0:	1ab9      	subs	r1, r7, r2
100032a2:	291b      	cmp	r1, #27
100032a4:	dd08      	ble.n	100032b8 <__aeabi_fdiv+0x224>
100032a6:	9b01      	ldr	r3, [sp, #4]
100032a8:	2600      	movs	r6, #0
100032aa:	2500      	movs	r5, #0
100032ac:	e780      	b.n	100031b0 <__aeabi_fdiv+0x11c>
100032ae:	9d01      	ldr	r5, [sp, #4]
100032b0:	2600      	movs	r6, #0
100032b2:	402b      	ands	r3, r5
100032b4:	2500      	movs	r5, #0
100032b6:	e77b      	b.n	100031b0 <__aeabi_fdiv+0x11c>
100032b8:	464e      	mov	r6, r9
100032ba:	369e      	adds	r6, #158	; 0x9e
100032bc:	1c28      	adds	r0, r5, #0
100032be:	40b5      	lsls	r5, r6
100032c0:	1c2b      	adds	r3, r5, #0
100032c2:	1e5d      	subs	r5, r3, #1
100032c4:	41ab      	sbcs	r3, r5
100032c6:	40c8      	lsrs	r0, r1
100032c8:	4303      	orrs	r3, r0
100032ca:	250f      	movs	r5, #15
100032cc:	401d      	ands	r5, r3
100032ce:	2d04      	cmp	r5, #4
100032d0:	d000      	beq.n	100032d4 <__aeabi_fdiv+0x240>
100032d2:	3304      	adds	r3, #4
100032d4:	015a      	lsls	r2, r3, #5
100032d6:	d503      	bpl.n	100032e0 <__aeabi_fdiv+0x24c>
100032d8:	9b01      	ldr	r3, [sp, #4]
100032da:	2601      	movs	r6, #1
100032dc:	2500      	movs	r5, #0
100032de:	e767      	b.n	100031b0 <__aeabi_fdiv+0x11c>
100032e0:	019c      	lsls	r4, r3, #6
100032e2:	0a65      	lsrs	r5, r4, #9
100032e4:	9b01      	ldr	r3, [sp, #4]
100032e6:	2600      	movs	r6, #0
100032e8:	e762      	b.n	100031b0 <__aeabi_fdiv+0x11c>
100032ea:	2780      	movs	r7, #128	; 0x80
100032ec:	03fc      	lsls	r4, r7, #15
100032ee:	4325      	orrs	r5, r4
100032f0:	026e      	lsls	r6, r5, #9
100032f2:	0a75      	lsrs	r5, r6, #9
100032f4:	9b01      	ldr	r3, [sp, #4]
100032f6:	26ff      	movs	r6, #255	; 0xff
100032f8:	e75a      	b.n	100031b0 <__aeabi_fdiv+0x11c>
100032fa:	46c0      	nop			; (mov r8, r8)
100032fc:	10003c18 	.word	0x10003c18
10003300:	007fffff 	.word	0x007fffff
10003304:	f7ffffff 	.word	0xf7ffffff

10003308 <__eqsf2>:
10003308:	0243      	lsls	r3, r0, #9
1000330a:	0042      	lsls	r2, r0, #1
1000330c:	b570      	push	{r4, r5, r6, lr}
1000330e:	0a5c      	lsrs	r4, r3, #9
10003310:	0fc6      	lsrs	r6, r0, #31
10003312:	0e13      	lsrs	r3, r2, #24
10003314:	0248      	lsls	r0, r1, #9
10003316:	004a      	lsls	r2, r1, #1
10003318:	0a45      	lsrs	r5, r0, #9
1000331a:	0e12      	lsrs	r2, r2, #24
1000331c:	0fc9      	lsrs	r1, r1, #31
1000331e:	2bff      	cmp	r3, #255	; 0xff
10003320:	d005      	beq.n	1000332e <__eqsf2+0x26>
10003322:	2aff      	cmp	r2, #255	; 0xff
10003324:	d008      	beq.n	10003338 <__eqsf2+0x30>
10003326:	2001      	movs	r0, #1
10003328:	4293      	cmp	r3, r2
1000332a:	d00b      	beq.n	10003344 <__eqsf2+0x3c>
1000332c:	bd70      	pop	{r4, r5, r6, pc}
1000332e:	2001      	movs	r0, #1
10003330:	2c00      	cmp	r4, #0
10003332:	d1fb      	bne.n	1000332c <__eqsf2+0x24>
10003334:	2aff      	cmp	r2, #255	; 0xff
10003336:	d1f6      	bne.n	10003326 <__eqsf2+0x1e>
10003338:	2001      	movs	r0, #1
1000333a:	2d00      	cmp	r5, #0
1000333c:	d1f6      	bne.n	1000332c <__eqsf2+0x24>
1000333e:	2001      	movs	r0, #1
10003340:	4293      	cmp	r3, r2
10003342:	d1f3      	bne.n	1000332c <__eqsf2+0x24>
10003344:	42ac      	cmp	r4, r5
10003346:	d1f1      	bne.n	1000332c <__eqsf2+0x24>
10003348:	428e      	cmp	r6, r1
1000334a:	d003      	beq.n	10003354 <__eqsf2+0x4c>
1000334c:	2b00      	cmp	r3, #0
1000334e:	d1ed      	bne.n	1000332c <__eqsf2+0x24>
10003350:	2c00      	cmp	r4, #0
10003352:	d1eb      	bne.n	1000332c <__eqsf2+0x24>
10003354:	2000      	movs	r0, #0
10003356:	e7e9      	b.n	1000332c <__eqsf2+0x24>

10003358 <__gesf2>:
10003358:	b5f0      	push	{r4, r5, r6, r7, lr}
1000335a:	0243      	lsls	r3, r0, #9
1000335c:	0042      	lsls	r2, r0, #1
1000335e:	004f      	lsls	r7, r1, #1
10003360:	0fc6      	lsrs	r6, r0, #31
10003362:	0248      	lsls	r0, r1, #9
10003364:	0a5c      	lsrs	r4, r3, #9
10003366:	0a45      	lsrs	r5, r0, #9
10003368:	0e13      	lsrs	r3, r2, #24
1000336a:	0fc9      	lsrs	r1, r1, #31
1000336c:	0e3a      	lsrs	r2, r7, #24
1000336e:	2bff      	cmp	r3, #255	; 0xff
10003370:	d026      	beq.n	100033c0 <__gesf2+0x68>
10003372:	2aff      	cmp	r2, #255	; 0xff
10003374:	d029      	beq.n	100033ca <__gesf2+0x72>
10003376:	2b00      	cmp	r3, #0
10003378:	d10c      	bne.n	10003394 <__gesf2+0x3c>
1000337a:	4260      	negs	r0, r4
1000337c:	4160      	adcs	r0, r4
1000337e:	4684      	mov	ip, r0
10003380:	2a00      	cmp	r2, #0
10003382:	d00a      	beq.n	1000339a <__gesf2+0x42>
10003384:	2800      	cmp	r0, #0
10003386:	d116      	bne.n	100033b6 <__gesf2+0x5e>
10003388:	428e      	cmp	r6, r1
1000338a:	d021      	beq.n	100033d0 <__gesf2+0x78>
1000338c:	2e00      	cmp	r6, #0
1000338e:	d114      	bne.n	100033ba <__gesf2+0x62>
10003390:	2001      	movs	r0, #1
10003392:	e014      	b.n	100033be <__gesf2+0x66>
10003394:	2a00      	cmp	r2, #0
10003396:	d1f7      	bne.n	10003388 <__gesf2+0x30>
10003398:	4694      	mov	ip, r2
1000339a:	426f      	negs	r7, r5
1000339c:	416f      	adcs	r7, r5
1000339e:	4660      	mov	r0, ip
100033a0:	2800      	cmp	r0, #0
100033a2:	d105      	bne.n	100033b0 <__gesf2+0x58>
100033a4:	2f00      	cmp	r7, #0
100033a6:	d0ef      	beq.n	10003388 <__gesf2+0x30>
100033a8:	2001      	movs	r0, #1
100033aa:	2e00      	cmp	r6, #0
100033ac:	d007      	beq.n	100033be <__gesf2+0x66>
100033ae:	e004      	b.n	100033ba <__gesf2+0x62>
100033b0:	2000      	movs	r0, #0
100033b2:	2f00      	cmp	r7, #0
100033b4:	d103      	bne.n	100033be <__gesf2+0x66>
100033b6:	2900      	cmp	r1, #0
100033b8:	d1ea      	bne.n	10003390 <__gesf2+0x38>
100033ba:	2101      	movs	r1, #1
100033bc:	4248      	negs	r0, r1
100033be:	bdf0      	pop	{r4, r5, r6, r7, pc}
100033c0:	2c00      	cmp	r4, #0
100033c2:	d0d6      	beq.n	10003372 <__gesf2+0x1a>
100033c4:	2202      	movs	r2, #2
100033c6:	4250      	negs	r0, r2
100033c8:	e7f9      	b.n	100033be <__gesf2+0x66>
100033ca:	2d00      	cmp	r5, #0
100033cc:	d0d3      	beq.n	10003376 <__gesf2+0x1e>
100033ce:	e7f9      	b.n	100033c4 <__gesf2+0x6c>
100033d0:	4293      	cmp	r3, r2
100033d2:	dcdb      	bgt.n	1000338c <__gesf2+0x34>
100033d4:	db04      	blt.n	100033e0 <__gesf2+0x88>
100033d6:	42ac      	cmp	r4, r5
100033d8:	d8d8      	bhi.n	1000338c <__gesf2+0x34>
100033da:	2000      	movs	r0, #0
100033dc:	42ac      	cmp	r4, r5
100033de:	d2ee      	bcs.n	100033be <__gesf2+0x66>
100033e0:	2e00      	cmp	r6, #0
100033e2:	d0ea      	beq.n	100033ba <__gesf2+0x62>
100033e4:	2001      	movs	r0, #1
100033e6:	e7ea      	b.n	100033be <__gesf2+0x66>

100033e8 <__lesf2>:
100033e8:	b5f0      	push	{r4, r5, r6, r7, lr}
100033ea:	0243      	lsls	r3, r0, #9
100033ec:	0042      	lsls	r2, r0, #1
100033ee:	004f      	lsls	r7, r1, #1
100033f0:	0fc6      	lsrs	r6, r0, #31
100033f2:	0248      	lsls	r0, r1, #9
100033f4:	0a5c      	lsrs	r4, r3, #9
100033f6:	0a45      	lsrs	r5, r0, #9
100033f8:	0e13      	lsrs	r3, r2, #24
100033fa:	0fc9      	lsrs	r1, r1, #31
100033fc:	0e3a      	lsrs	r2, r7, #24
100033fe:	2bff      	cmp	r3, #255	; 0xff
10003400:	d026      	beq.n	10003450 <__lesf2+0x68>
10003402:	2aff      	cmp	r2, #255	; 0xff
10003404:	d028      	beq.n	10003458 <__lesf2+0x70>
10003406:	2b00      	cmp	r3, #0
10003408:	d00f      	beq.n	1000342a <__lesf2+0x42>
1000340a:	2a00      	cmp	r2, #0
1000340c:	d114      	bne.n	10003438 <__lesf2+0x50>
1000340e:	4694      	mov	ip, r2
10003410:	426f      	negs	r7, r5
10003412:	416f      	adcs	r7, r5
10003414:	4660      	mov	r0, ip
10003416:	2800      	cmp	r0, #0
10003418:	d014      	beq.n	10003444 <__lesf2+0x5c>
1000341a:	2000      	movs	r0, #0
1000341c:	2f00      	cmp	r7, #0
1000341e:	d103      	bne.n	10003428 <__lesf2+0x40>
10003420:	2900      	cmp	r1, #0
10003422:	d10d      	bne.n	10003440 <__lesf2+0x58>
10003424:	2101      	movs	r1, #1
10003426:	4248      	negs	r0, r1
10003428:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000342a:	4260      	negs	r0, r4
1000342c:	4160      	adcs	r0, r4
1000342e:	4684      	mov	ip, r0
10003430:	2a00      	cmp	r2, #0
10003432:	d0ed      	beq.n	10003410 <__lesf2+0x28>
10003434:	2800      	cmp	r0, #0
10003436:	d1f3      	bne.n	10003420 <__lesf2+0x38>
10003438:	428e      	cmp	r6, r1
1000343a:	d011      	beq.n	10003460 <__lesf2+0x78>
1000343c:	2e00      	cmp	r6, #0
1000343e:	d1f1      	bne.n	10003424 <__lesf2+0x3c>
10003440:	2001      	movs	r0, #1
10003442:	e7f1      	b.n	10003428 <__lesf2+0x40>
10003444:	2f00      	cmp	r7, #0
10003446:	d0f7      	beq.n	10003438 <__lesf2+0x50>
10003448:	2001      	movs	r0, #1
1000344a:	2e00      	cmp	r6, #0
1000344c:	d0ec      	beq.n	10003428 <__lesf2+0x40>
1000344e:	e7e9      	b.n	10003424 <__lesf2+0x3c>
10003450:	2002      	movs	r0, #2
10003452:	2c00      	cmp	r4, #0
10003454:	d1e8      	bne.n	10003428 <__lesf2+0x40>
10003456:	e7d4      	b.n	10003402 <__lesf2+0x1a>
10003458:	2002      	movs	r0, #2
1000345a:	2d00      	cmp	r5, #0
1000345c:	d1e4      	bne.n	10003428 <__lesf2+0x40>
1000345e:	e7d2      	b.n	10003406 <__lesf2+0x1e>
10003460:	4293      	cmp	r3, r2
10003462:	dceb      	bgt.n	1000343c <__lesf2+0x54>
10003464:	db04      	blt.n	10003470 <__lesf2+0x88>
10003466:	42ac      	cmp	r4, r5
10003468:	d8e8      	bhi.n	1000343c <__lesf2+0x54>
1000346a:	2000      	movs	r0, #0
1000346c:	42ac      	cmp	r4, r5
1000346e:	d2db      	bcs.n	10003428 <__lesf2+0x40>
10003470:	2e00      	cmp	r6, #0
10003472:	d0d7      	beq.n	10003424 <__lesf2+0x3c>
10003474:	2001      	movs	r0, #1
10003476:	e7d7      	b.n	10003428 <__lesf2+0x40>

10003478 <__aeabi_fmul>:
10003478:	b5f0      	push	{r4, r5, r6, r7, lr}
1000347a:	465f      	mov	r7, fp
1000347c:	4656      	mov	r6, sl
1000347e:	464d      	mov	r5, r9
10003480:	4644      	mov	r4, r8
10003482:	b4f0      	push	{r4, r5, r6, r7}
10003484:	0245      	lsls	r5, r0, #9
10003486:	0046      	lsls	r6, r0, #1
10003488:	b083      	sub	sp, #12
1000348a:	1c0f      	adds	r7, r1, #0
1000348c:	0a6d      	lsrs	r5, r5, #9
1000348e:	0e36      	lsrs	r6, r6, #24
10003490:	0fc4      	lsrs	r4, r0, #31
10003492:	2e00      	cmp	r6, #0
10003494:	d106      	bne.n	100034a4 <__aeabi_fmul+0x2c>
10003496:	2d00      	cmp	r5, #0
10003498:	d170      	bne.n	1000357c <__aeabi_fmul+0x104>
1000349a:	2104      	movs	r1, #4
1000349c:	2201      	movs	r2, #1
1000349e:	4688      	mov	r8, r1
100034a0:	4692      	mov	sl, r2
100034a2:	e009      	b.n	100034b8 <__aeabi_fmul+0x40>
100034a4:	2eff      	cmp	r6, #255	; 0xff
100034a6:	d043      	beq.n	10003530 <__aeabi_fmul+0xb8>
100034a8:	2380      	movs	r3, #128	; 0x80
100034aa:	0418      	lsls	r0, r3, #16
100034ac:	2100      	movs	r1, #0
100034ae:	4305      	orrs	r5, r0
100034b0:	00ed      	lsls	r5, r5, #3
100034b2:	3e7f      	subs	r6, #127	; 0x7f
100034b4:	4688      	mov	r8, r1
100034b6:	468a      	mov	sl, r1
100034b8:	1c38      	adds	r0, r7, #0
100034ba:	0043      	lsls	r3, r0, #1
100034bc:	027f      	lsls	r7, r7, #9
100034be:	0fc1      	lsrs	r1, r0, #31
100034c0:	0a7f      	lsrs	r7, r7, #9
100034c2:	0e1b      	lsrs	r3, r3, #24
100034c4:	468b      	mov	fp, r1
100034c6:	d13a      	bne.n	1000353e <__aeabi_fmul+0xc6>
100034c8:	2101      	movs	r1, #1
100034ca:	2f00      	cmp	r7, #0
100034cc:	d162      	bne.n	10003594 <__aeabi_fmul+0x11c>
100034ce:	4658      	mov	r0, fp
100034d0:	4060      	eors	r0, r4
100034d2:	4642      	mov	r2, r8
100034d4:	9001      	str	r0, [sp, #4]
100034d6:	430a      	orrs	r2, r1
100034d8:	2a0f      	cmp	r2, #15
100034da:	d93f      	bls.n	1000355c <__aeabi_fmul+0xe4>
100034dc:	042c      	lsls	r4, r5, #16
100034de:	18f0      	adds	r0, r6, r3
100034e0:	0c26      	lsrs	r6, r4, #16
100034e2:	043b      	lsls	r3, r7, #16
100034e4:	0c1a      	lsrs	r2, r3, #16
100034e6:	1c31      	adds	r1, r6, #0
100034e8:	4351      	muls	r1, r2
100034ea:	0c3f      	lsrs	r7, r7, #16
100034ec:	0c2d      	lsrs	r5, r5, #16
100034ee:	437e      	muls	r6, r7
100034f0:	436a      	muls	r2, r5
100034f2:	4681      	mov	r9, r0
100034f4:	0c08      	lsrs	r0, r1, #16
100034f6:	1836      	adds	r6, r6, r0
100034f8:	1c2c      	adds	r4, r5, #0
100034fa:	18b3      	adds	r3, r6, r2
100034fc:	437c      	muls	r4, r7
100034fe:	429a      	cmp	r2, r3
10003500:	d900      	bls.n	10003504 <__aeabi_fmul+0x8c>
10003502:	e09a      	b.n	1000363a <__aeabi_fmul+0x1c2>
10003504:	0409      	lsls	r1, r1, #16
10003506:	041d      	lsls	r5, r3, #16
10003508:	0c08      	lsrs	r0, r1, #16
1000350a:	182e      	adds	r6, r5, r0
1000350c:	01b5      	lsls	r5, r6, #6
1000350e:	0c1b      	lsrs	r3, r3, #16
10003510:	1e69      	subs	r1, r5, #1
10003512:	418d      	sbcs	r5, r1
10003514:	0eb2      	lsrs	r2, r6, #26
10003516:	18e7      	adds	r7, r4, r3
10003518:	4315      	orrs	r5, r2
1000351a:	01bc      	lsls	r4, r7, #6
1000351c:	4325      	orrs	r5, r4
1000351e:	012b      	lsls	r3, r5, #4
10003520:	d54b      	bpl.n	100035ba <__aeabi_fmul+0x142>
10003522:	2001      	movs	r0, #1
10003524:	4028      	ands	r0, r5
10003526:	2101      	movs	r1, #1
10003528:	086d      	lsrs	r5, r5, #1
1000352a:	4489      	add	r9, r1
1000352c:	4305      	orrs	r5, r0
1000352e:	e044      	b.n	100035ba <__aeabi_fmul+0x142>
10003530:	2d00      	cmp	r5, #0
10003532:	d11e      	bne.n	10003572 <__aeabi_fmul+0xfa>
10003534:	2008      	movs	r0, #8
10003536:	2102      	movs	r1, #2
10003538:	4680      	mov	r8, r0
1000353a:	468a      	mov	sl, r1
1000353c:	e7bc      	b.n	100034b8 <__aeabi_fmul+0x40>
1000353e:	2bff      	cmp	r3, #255	; 0xff
10003540:	d012      	beq.n	10003568 <__aeabi_fmul+0xf0>
10003542:	2280      	movs	r2, #128	; 0x80
10003544:	0410      	lsls	r0, r2, #16
10003546:	4307      	orrs	r7, r0
10003548:	4658      	mov	r0, fp
1000354a:	2100      	movs	r1, #0
1000354c:	4060      	eors	r0, r4
1000354e:	4642      	mov	r2, r8
10003550:	00ff      	lsls	r7, r7, #3
10003552:	3b7f      	subs	r3, #127	; 0x7f
10003554:	9001      	str	r0, [sp, #4]
10003556:	430a      	orrs	r2, r1
10003558:	2a0f      	cmp	r2, #15
1000355a:	d8bf      	bhi.n	100034dc <__aeabi_fmul+0x64>
1000355c:	0090      	lsls	r0, r2, #2
1000355e:	4a5b      	ldr	r2, [pc, #364]	; (100036cc <__aeabi_fmul+0x254>)
10003560:	4684      	mov	ip, r0
10003562:	4462      	add	r2, ip
10003564:	6810      	ldr	r0, [r2, #0]
10003566:	4687      	mov	pc, r0
10003568:	1c39      	adds	r1, r7, #0
1000356a:	1e4a      	subs	r2, r1, #1
1000356c:	4191      	sbcs	r1, r2
1000356e:	3102      	adds	r1, #2
10003570:	e7ad      	b.n	100034ce <__aeabi_fmul+0x56>
10003572:	220c      	movs	r2, #12
10003574:	2303      	movs	r3, #3
10003576:	4690      	mov	r8, r2
10003578:	469a      	mov	sl, r3
1000357a:	e79d      	b.n	100034b8 <__aeabi_fmul+0x40>
1000357c:	1c28      	adds	r0, r5, #0
1000357e:	f000 faf9 	bl	10003b74 <__clzsi2>
10003582:	2276      	movs	r2, #118	; 0x76
10003584:	1f46      	subs	r6, r0, #5
10003586:	4253      	negs	r3, r2
10003588:	40b5      	lsls	r5, r6
1000358a:	1a1e      	subs	r6, r3, r0
1000358c:	2000      	movs	r0, #0
1000358e:	4680      	mov	r8, r0
10003590:	4682      	mov	sl, r0
10003592:	e791      	b.n	100034b8 <__aeabi_fmul+0x40>
10003594:	1c38      	adds	r0, r7, #0
10003596:	f000 faed 	bl	10003b74 <__clzsi2>
1000359a:	2176      	movs	r1, #118	; 0x76
1000359c:	1f43      	subs	r3, r0, #5
1000359e:	424a      	negs	r2, r1
100035a0:	409f      	lsls	r7, r3
100035a2:	2100      	movs	r1, #0
100035a4:	1a13      	subs	r3, r2, r0
100035a6:	e792      	b.n	100034ce <__aeabi_fmul+0x56>
100035a8:	9401      	str	r4, [sp, #4]
100035aa:	4651      	mov	r1, sl
100035ac:	2902      	cmp	r1, #2
100035ae:	d02c      	beq.n	1000360a <__aeabi_fmul+0x192>
100035b0:	2903      	cmp	r1, #3
100035b2:	d100      	bne.n	100035b6 <__aeabi_fmul+0x13e>
100035b4:	e080      	b.n	100036b8 <__aeabi_fmul+0x240>
100035b6:	2901      	cmp	r1, #1
100035b8:	d048      	beq.n	1000364c <__aeabi_fmul+0x1d4>
100035ba:	464e      	mov	r6, r9
100035bc:	367f      	adds	r6, #127	; 0x7f
100035be:	2e00      	cmp	r6, #0
100035c0:	dd51      	ble.n	10003666 <__aeabi_fmul+0x1ee>
100035c2:	240f      	movs	r4, #15
100035c4:	402c      	ands	r4, r5
100035c6:	2c04      	cmp	r4, #4
100035c8:	d000      	beq.n	100035cc <__aeabi_fmul+0x154>
100035ca:	3504      	adds	r5, #4
100035cc:	012a      	lsls	r2, r5, #4
100035ce:	d503      	bpl.n	100035d8 <__aeabi_fmul+0x160>
100035d0:	493f      	ldr	r1, [pc, #252]	; (100036d0 <__aeabi_fmul+0x258>)
100035d2:	464e      	mov	r6, r9
100035d4:	400d      	ands	r5, r1
100035d6:	3680      	adds	r6, #128	; 0x80
100035d8:	2efe      	cmp	r6, #254	; 0xfe
100035da:	dd3d      	ble.n	10003658 <__aeabi_fmul+0x1e0>
100035dc:	9b01      	ldr	r3, [sp, #4]
100035de:	2401      	movs	r4, #1
100035e0:	401c      	ands	r4, r3
100035e2:	21ff      	movs	r1, #255	; 0xff
100035e4:	2500      	movs	r5, #0
100035e6:	05c8      	lsls	r0, r1, #23
100035e8:	07e2      	lsls	r2, r4, #31
100035ea:	4328      	orrs	r0, r5
100035ec:	4310      	orrs	r0, r2
100035ee:	b003      	add	sp, #12
100035f0:	bc3c      	pop	{r2, r3, r4, r5}
100035f2:	4690      	mov	r8, r2
100035f4:	4699      	mov	r9, r3
100035f6:	46a2      	mov	sl, r4
100035f8:	46ab      	mov	fp, r5
100035fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
100035fc:	2400      	movs	r4, #0
100035fe:	4d35      	ldr	r5, [pc, #212]	; (100036d4 <__aeabi_fmul+0x25c>)
10003600:	21ff      	movs	r1, #255	; 0xff
10003602:	e7f0      	b.n	100035e6 <__aeabi_fmul+0x16e>
10003604:	4651      	mov	r1, sl
10003606:	2902      	cmp	r1, #2
10003608:	d1d2      	bne.n	100035b0 <__aeabi_fmul+0x138>
1000360a:	9d01      	ldr	r5, [sp, #4]
1000360c:	2401      	movs	r4, #1
1000360e:	402c      	ands	r4, r5
10003610:	21ff      	movs	r1, #255	; 0xff
10003612:	2500      	movs	r5, #0
10003614:	e7e7      	b.n	100035e6 <__aeabi_fmul+0x16e>
10003616:	465e      	mov	r6, fp
10003618:	1c3d      	adds	r5, r7, #0
1000361a:	9601      	str	r6, [sp, #4]
1000361c:	e7c6      	b.n	100035ac <__aeabi_fmul+0x134>
1000361e:	1c3d      	adds	r5, r7, #0
10003620:	e7c4      	b.n	100035ac <__aeabi_fmul+0x134>
10003622:	2680      	movs	r6, #128	; 0x80
10003624:	03f3      	lsls	r3, r6, #15
10003626:	421d      	tst	r5, r3
10003628:	d00b      	beq.n	10003642 <__aeabi_fmul+0x1ca>
1000362a:	421f      	tst	r7, r3
1000362c:	d109      	bne.n	10003642 <__aeabi_fmul+0x1ca>
1000362e:	431f      	orrs	r7, r3
10003630:	027a      	lsls	r2, r7, #9
10003632:	0a55      	lsrs	r5, r2, #9
10003634:	465c      	mov	r4, fp
10003636:	21ff      	movs	r1, #255	; 0xff
10003638:	e7d5      	b.n	100035e6 <__aeabi_fmul+0x16e>
1000363a:	2280      	movs	r2, #128	; 0x80
1000363c:	0257      	lsls	r7, r2, #9
1000363e:	19e4      	adds	r4, r4, r7
10003640:	e760      	b.n	10003504 <__aeabi_fmul+0x8c>
10003642:	431d      	orrs	r5, r3
10003644:	026f      	lsls	r7, r5, #9
10003646:	0a7d      	lsrs	r5, r7, #9
10003648:	21ff      	movs	r1, #255	; 0xff
1000364a:	e7cc      	b.n	100035e6 <__aeabi_fmul+0x16e>
1000364c:	9b01      	ldr	r3, [sp, #4]
1000364e:	2500      	movs	r5, #0
10003650:	4019      	ands	r1, r3
10003652:	b2cc      	uxtb	r4, r1
10003654:	2100      	movs	r1, #0
10003656:	e7c6      	b.n	100035e6 <__aeabi_fmul+0x16e>
10003658:	9801      	ldr	r0, [sp, #4]
1000365a:	01ad      	lsls	r5, r5, #6
1000365c:	2401      	movs	r4, #1
1000365e:	0a6d      	lsrs	r5, r5, #9
10003660:	b2f1      	uxtb	r1, r6
10003662:	4004      	ands	r4, r0
10003664:	e7bf      	b.n	100035e6 <__aeabi_fmul+0x16e>
10003666:	267e      	movs	r6, #126	; 0x7e
10003668:	4273      	negs	r3, r6
1000366a:	464a      	mov	r2, r9
1000366c:	1a9f      	subs	r7, r3, r2
1000366e:	2f1b      	cmp	r7, #27
10003670:	dd05      	ble.n	1000367e <__aeabi_fmul+0x206>
10003672:	9d01      	ldr	r5, [sp, #4]
10003674:	2401      	movs	r4, #1
10003676:	402c      	ands	r4, r5
10003678:	2100      	movs	r1, #0
1000367a:	2500      	movs	r5, #0
1000367c:	e7b3      	b.n	100035e6 <__aeabi_fmul+0x16e>
1000367e:	4649      	mov	r1, r9
10003680:	319e      	adds	r1, #158	; 0x9e
10003682:	1c2c      	adds	r4, r5, #0
10003684:	408d      	lsls	r5, r1
10003686:	1c2e      	adds	r6, r5, #0
10003688:	40fc      	lsrs	r4, r7
1000368a:	1e75      	subs	r5, r6, #1
1000368c:	41ae      	sbcs	r6, r5
1000368e:	4326      	orrs	r6, r4
10003690:	200f      	movs	r0, #15
10003692:	4030      	ands	r0, r6
10003694:	2804      	cmp	r0, #4
10003696:	d000      	beq.n	1000369a <__aeabi_fmul+0x222>
10003698:	3604      	adds	r6, #4
1000369a:	0170      	lsls	r0, r6, #5
1000369c:	d505      	bpl.n	100036aa <__aeabi_fmul+0x232>
1000369e:	9f01      	ldr	r7, [sp, #4]
100036a0:	2401      	movs	r4, #1
100036a2:	403c      	ands	r4, r7
100036a4:	2101      	movs	r1, #1
100036a6:	2500      	movs	r5, #0
100036a8:	e79d      	b.n	100035e6 <__aeabi_fmul+0x16e>
100036aa:	9a01      	ldr	r2, [sp, #4]
100036ac:	01b3      	lsls	r3, r6, #6
100036ae:	2401      	movs	r4, #1
100036b0:	0a5d      	lsrs	r5, r3, #9
100036b2:	4014      	ands	r4, r2
100036b4:	2100      	movs	r1, #0
100036b6:	e796      	b.n	100035e6 <__aeabi_fmul+0x16e>
100036b8:	2280      	movs	r2, #128	; 0x80
100036ba:	03d0      	lsls	r0, r2, #15
100036bc:	4305      	orrs	r5, r0
100036be:	026c      	lsls	r4, r5, #9
100036c0:	9901      	ldr	r1, [sp, #4]
100036c2:	0a65      	lsrs	r5, r4, #9
100036c4:	2401      	movs	r4, #1
100036c6:	400c      	ands	r4, r1
100036c8:	21ff      	movs	r1, #255	; 0xff
100036ca:	e78c      	b.n	100035e6 <__aeabi_fmul+0x16e>
100036cc:	10003c58 	.word	0x10003c58
100036d0:	f7ffffff 	.word	0xf7ffffff
100036d4:	007fffff 	.word	0x007fffff

100036d8 <__aeabi_fsub>:
100036d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100036da:	0243      	lsls	r3, r0, #9
100036dc:	0045      	lsls	r5, r0, #1
100036de:	024f      	lsls	r7, r1, #9
100036e0:	004c      	lsls	r4, r1, #1
100036e2:	0fc2      	lsrs	r2, r0, #31
100036e4:	0998      	lsrs	r0, r3, #6
100036e6:	4684      	mov	ip, r0
100036e8:	0e2d      	lsrs	r5, r5, #24
100036ea:	0e20      	lsrs	r0, r4, #24
100036ec:	0fc9      	lsrs	r1, r1, #31
100036ee:	09bf      	lsrs	r7, r7, #6
100036f0:	28ff      	cmp	r0, #255	; 0xff
100036f2:	d054      	beq.n	1000379e <__aeabi_fsub+0xc6>
100036f4:	2601      	movs	r6, #1
100036f6:	4071      	eors	r1, r6
100036f8:	428a      	cmp	r2, r1
100036fa:	d03b      	beq.n	10003774 <__aeabi_fsub+0x9c>
100036fc:	1a2c      	subs	r4, r5, r0
100036fe:	2c00      	cmp	r4, #0
10003700:	dc00      	bgt.n	10003704 <__aeabi_fsub+0x2c>
10003702:	e089      	b.n	10003818 <__aeabi_fsub+0x140>
10003704:	2800      	cmp	r0, #0
10003706:	d125      	bne.n	10003754 <__aeabi_fsub+0x7c>
10003708:	2f00      	cmp	r7, #0
1000370a:	d14b      	bne.n	100037a4 <__aeabi_fsub+0xcc>
1000370c:	1c6e      	adds	r6, r5, #1
1000370e:	1c2c      	adds	r4, r5, #0
10003710:	4663      	mov	r3, ip
10003712:	1c15      	adds	r5, r2, #0
10003714:	220f      	movs	r2, #15
10003716:	401a      	ands	r2, r3
10003718:	2a04      	cmp	r2, #4
1000371a:	d000      	beq.n	1000371e <__aeabi_fsub+0x46>
1000371c:	3304      	adds	r3, #4
1000371e:	2780      	movs	r7, #128	; 0x80
10003720:	04f9      	lsls	r1, r7, #19
10003722:	2201      	movs	r2, #1
10003724:	4019      	ands	r1, r3
10003726:	402a      	ands	r2, r5
10003728:	2900      	cmp	r1, #0
1000372a:	d006      	beq.n	1000373a <__aeabi_fsub+0x62>
1000372c:	2eff      	cmp	r6, #255	; 0xff
1000372e:	d100      	bne.n	10003732 <__aeabi_fsub+0x5a>
10003730:	e081      	b.n	10003836 <__aeabi_fsub+0x15e>
10003732:	4db1      	ldr	r5, [pc, #708]	; (100039f8 <__aeabi_fsub+0x320>)
10003734:	1c34      	adds	r4, r6, #0
10003736:	402b      	ands	r3, r5
10003738:	3601      	adds	r6, #1
1000373a:	b2f6      	uxtb	r6, r6
1000373c:	08dd      	lsrs	r5, r3, #3
1000373e:	2e01      	cmp	r6, #1
10003740:	dd62      	ble.n	10003808 <__aeabi_fsub+0x130>
10003742:	026b      	lsls	r3, r5, #9
10003744:	0a5d      	lsrs	r5, r3, #9
10003746:	b2e4      	uxtb	r4, r4
10003748:	05e4      	lsls	r4, r4, #23
1000374a:	4325      	orrs	r5, r4
1000374c:	1c28      	adds	r0, r5, #0
1000374e:	07d2      	lsls	r2, r2, #31
10003750:	4310      	orrs	r0, r2
10003752:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10003754:	2dff      	cmp	r5, #255	; 0xff
10003756:	d051      	beq.n	100037fc <__aeabi_fsub+0x124>
10003758:	2180      	movs	r1, #128	; 0x80
1000375a:	04cb      	lsls	r3, r1, #19
1000375c:	431f      	orrs	r7, r3
1000375e:	2601      	movs	r6, #1
10003760:	2c1b      	cmp	r4, #27
10003762:	dd70      	ble.n	10003846 <__aeabi_fsub+0x16e>
10003764:	4667      	mov	r7, ip
10003766:	1c2c      	adds	r4, r5, #0
10003768:	1bbb      	subs	r3, r7, r6
1000376a:	1c15      	adds	r5, r2, #0
1000376c:	0158      	lsls	r0, r3, #5
1000376e:	d422      	bmi.n	100037b6 <__aeabi_fsub+0xde>
10003770:	1c66      	adds	r6, r4, #1
10003772:	e7cf      	b.n	10003714 <__aeabi_fsub+0x3c>
10003774:	1a2e      	subs	r6, r5, r0
10003776:	2e00      	cmp	r6, #0
10003778:	dd76      	ble.n	10003868 <__aeabi_fsub+0x190>
1000377a:	2800      	cmp	r0, #0
1000377c:	d032      	beq.n	100037e4 <__aeabi_fsub+0x10c>
1000377e:	2dff      	cmp	r5, #255	; 0xff
10003780:	d03c      	beq.n	100037fc <__aeabi_fsub+0x124>
10003782:	2480      	movs	r4, #128	; 0x80
10003784:	04e1      	lsls	r1, r4, #19
10003786:	430f      	orrs	r7, r1
10003788:	2301      	movs	r3, #1
1000378a:	2e1b      	cmp	r6, #27
1000378c:	dc00      	bgt.n	10003790 <__aeabi_fsub+0xb8>
1000378e:	e0d1      	b.n	10003934 <__aeabi_fsub+0x25c>
10003790:	4463      	add	r3, ip
10003792:	1c2c      	adds	r4, r5, #0
10003794:	0158      	lsls	r0, r3, #5
10003796:	d47a      	bmi.n	1000388e <__aeabi_fsub+0x1b6>
10003798:	1c66      	adds	r6, r4, #1
1000379a:	1c15      	adds	r5, r2, #0
1000379c:	e7ba      	b.n	10003714 <__aeabi_fsub+0x3c>
1000379e:	2f00      	cmp	r7, #0
100037a0:	d1aa      	bne.n	100036f8 <__aeabi_fsub+0x20>
100037a2:	e7a7      	b.n	100036f4 <__aeabi_fsub+0x1c>
100037a4:	3c01      	subs	r4, #1
100037a6:	2c00      	cmp	r4, #0
100037a8:	d16d      	bne.n	10003886 <__aeabi_fsub+0x1ae>
100037aa:	4663      	mov	r3, ip
100037ac:	1c2c      	adds	r4, r5, #0
100037ae:	1bdb      	subs	r3, r3, r7
100037b0:	1c15      	adds	r5, r2, #0
100037b2:	0158      	lsls	r0, r3, #5
100037b4:	d5dc      	bpl.n	10003770 <__aeabi_fsub+0x98>
100037b6:	019a      	lsls	r2, r3, #6
100037b8:	0996      	lsrs	r6, r2, #6
100037ba:	1c30      	adds	r0, r6, #0
100037bc:	f000 f9da 	bl	10003b74 <__clzsi2>
100037c0:	3805      	subs	r0, #5
100037c2:	4086      	lsls	r6, r0
100037c4:	4284      	cmp	r4, r0
100037c6:	dc39      	bgt.n	1000383c <__aeabi_fsub+0x164>
100037c8:	1b00      	subs	r0, r0, r4
100037ca:	231f      	movs	r3, #31
100037cc:	1a1a      	subs	r2, r3, r0
100037ce:	1c33      	adds	r3, r6, #0
100037d0:	1c31      	adds	r1, r6, #0
100037d2:	1c44      	adds	r4, r0, #1
100037d4:	4093      	lsls	r3, r2
100037d6:	40e1      	lsrs	r1, r4
100037d8:	1e5e      	subs	r6, r3, #1
100037da:	41b3      	sbcs	r3, r6
100037dc:	430b      	orrs	r3, r1
100037de:	2601      	movs	r6, #1
100037e0:	2400      	movs	r4, #0
100037e2:	e797      	b.n	10003714 <__aeabi_fsub+0x3c>
100037e4:	2f00      	cmp	r7, #0
100037e6:	d100      	bne.n	100037ea <__aeabi_fsub+0x112>
100037e8:	e790      	b.n	1000370c <__aeabi_fsub+0x34>
100037ea:	3e01      	subs	r6, #1
100037ec:	2e00      	cmp	r6, #0
100037ee:	d103      	bne.n	100037f8 <__aeabi_fsub+0x120>
100037f0:	4664      	mov	r4, ip
100037f2:	193b      	adds	r3, r7, r4
100037f4:	1c2c      	adds	r4, r5, #0
100037f6:	e7cd      	b.n	10003794 <__aeabi_fsub+0xbc>
100037f8:	2dff      	cmp	r5, #255	; 0xff
100037fa:	d1c5      	bne.n	10003788 <__aeabi_fsub+0xb0>
100037fc:	1c15      	adds	r5, r2, #0
100037fe:	2280      	movs	r2, #128	; 0x80
10003800:	4663      	mov	r3, ip
10003802:	0056      	lsls	r6, r2, #1
10003804:	24ff      	movs	r4, #255	; 0xff
10003806:	e785      	b.n	10003714 <__aeabi_fsub+0x3c>
10003808:	2d00      	cmp	r5, #0
1000380a:	d09c      	beq.n	10003746 <__aeabi_fsub+0x6e>
1000380c:	2c00      	cmp	r4, #0
1000380e:	d028      	beq.n	10003862 <__aeabi_fsub+0x18a>
10003810:	2080      	movs	r0, #128	; 0x80
10003812:	03c7      	lsls	r7, r0, #15
10003814:	433d      	orrs	r5, r7
10003816:	e794      	b.n	10003742 <__aeabi_fsub+0x6a>
10003818:	2c00      	cmp	r4, #0
1000381a:	d145      	bne.n	100038a8 <__aeabi_fsub+0x1d0>
1000381c:	1c6b      	adds	r3, r5, #1
1000381e:	b2d8      	uxtb	r0, r3
10003820:	2801      	cmp	r0, #1
10003822:	dc00      	bgt.n	10003826 <__aeabi_fsub+0x14e>
10003824:	e090      	b.n	10003948 <__aeabi_fsub+0x270>
10003826:	4664      	mov	r4, ip
10003828:	1be6      	subs	r6, r4, r7
1000382a:	0173      	lsls	r3, r6, #5
1000382c:	d557      	bpl.n	100038de <__aeabi_fsub+0x206>
1000382e:	1b3e      	subs	r6, r7, r4
10003830:	1c2c      	adds	r4, r5, #0
10003832:	1c0d      	adds	r5, r1, #0
10003834:	e7c1      	b.n	100037ba <__aeabi_fsub+0xe2>
10003836:	24ff      	movs	r4, #255	; 0xff
10003838:	2500      	movs	r5, #0
1000383a:	e785      	b.n	10003748 <__aeabi_fsub+0x70>
1000383c:	4b6e      	ldr	r3, [pc, #440]	; (100039f8 <__aeabi_fsub+0x320>)
1000383e:	1a24      	subs	r4, r4, r0
10003840:	4033      	ands	r3, r6
10003842:	1c66      	adds	r6, r4, #1
10003844:	e766      	b.n	10003714 <__aeabi_fsub+0x3c>
10003846:	1c38      	adds	r0, r7, #0
10003848:	2120      	movs	r1, #32
1000384a:	40e0      	lsrs	r0, r4
1000384c:	1b0c      	subs	r4, r1, r4
1000384e:	40a7      	lsls	r7, r4
10003850:	1c3e      	adds	r6, r7, #0
10003852:	1e77      	subs	r7, r6, #1
10003854:	41be      	sbcs	r6, r7
10003856:	4306      	orrs	r6, r0
10003858:	4667      	mov	r7, ip
1000385a:	1c2c      	adds	r4, r5, #0
1000385c:	1bbb      	subs	r3, r7, r6
1000385e:	1c15      	adds	r5, r2, #0
10003860:	e784      	b.n	1000376c <__aeabi_fsub+0x94>
10003862:	0269      	lsls	r1, r5, #9
10003864:	0a4d      	lsrs	r5, r1, #9
10003866:	e76f      	b.n	10003748 <__aeabi_fsub+0x70>
10003868:	2e00      	cmp	r6, #0
1000386a:	d179      	bne.n	10003960 <__aeabi_fsub+0x288>
1000386c:	1c6c      	adds	r4, r5, #1
1000386e:	b2e0      	uxtb	r0, r4
10003870:	2801      	cmp	r0, #1
10003872:	dd4b      	ble.n	1000390c <__aeabi_fsub+0x234>
10003874:	2cff      	cmp	r4, #255	; 0xff
10003876:	d100      	bne.n	1000387a <__aeabi_fsub+0x1a2>
10003878:	e098      	b.n	100039ac <__aeabi_fsub+0x2d4>
1000387a:	4661      	mov	r1, ip
1000387c:	187f      	adds	r7, r7, r1
1000387e:	1cae      	adds	r6, r5, #2
10003880:	087b      	lsrs	r3, r7, #1
10003882:	1c15      	adds	r5, r2, #0
10003884:	e746      	b.n	10003714 <__aeabi_fsub+0x3c>
10003886:	2dff      	cmp	r5, #255	; 0xff
10003888:	d000      	beq.n	1000388c <__aeabi_fsub+0x1b4>
1000388a:	e768      	b.n	1000375e <__aeabi_fsub+0x86>
1000388c:	e7b6      	b.n	100037fc <__aeabi_fsub+0x124>
1000388e:	1c67      	adds	r7, r4, #1
10003890:	2fff      	cmp	r7, #255	; 0xff
10003892:	d036      	beq.n	10003902 <__aeabi_fsub+0x22a>
10003894:	4858      	ldr	r0, [pc, #352]	; (100039f8 <__aeabi_fsub+0x320>)
10003896:	2101      	movs	r1, #1
10003898:	4019      	ands	r1, r3
1000389a:	4003      	ands	r3, r0
1000389c:	085b      	lsrs	r3, r3, #1
1000389e:	1ca6      	adds	r6, r4, #2
100038a0:	430b      	orrs	r3, r1
100038a2:	1c3c      	adds	r4, r7, #0
100038a4:	1c15      	adds	r5, r2, #0
100038a6:	e735      	b.n	10003714 <__aeabi_fsub+0x3c>
100038a8:	4266      	negs	r6, r4
100038aa:	2d00      	cmp	r5, #0
100038ac:	d01e      	beq.n	100038ec <__aeabi_fsub+0x214>
100038ae:	28ff      	cmp	r0, #255	; 0xff
100038b0:	d06f      	beq.n	10003992 <__aeabi_fsub+0x2ba>
100038b2:	2580      	movs	r5, #128	; 0x80
100038b4:	4662      	mov	r2, ip
100038b6:	04eb      	lsls	r3, r5, #19
100038b8:	431a      	orrs	r2, r3
100038ba:	4694      	mov	ip, r2
100038bc:	2501      	movs	r5, #1
100038be:	2e1b      	cmp	r6, #27
100038c0:	dc09      	bgt.n	100038d6 <__aeabi_fsub+0x1fe>
100038c2:	4662      	mov	r2, ip
100038c4:	2320      	movs	r3, #32
100038c6:	40f2      	lsrs	r2, r6
100038c8:	4664      	mov	r4, ip
100038ca:	1b9e      	subs	r6, r3, r6
100038cc:	40b4      	lsls	r4, r6
100038ce:	1c25      	adds	r5, r4, #0
100038d0:	1e6c      	subs	r4, r5, #1
100038d2:	41a5      	sbcs	r5, r4
100038d4:	4315      	orrs	r5, r2
100038d6:	1b7b      	subs	r3, r7, r5
100038d8:	1c04      	adds	r4, r0, #0
100038da:	1c0d      	adds	r5, r1, #0
100038dc:	e769      	b.n	100037b2 <__aeabi_fsub+0xda>
100038de:	2e00      	cmp	r6, #0
100038e0:	d10c      	bne.n	100038fc <__aeabi_fsub+0x224>
100038e2:	2200      	movs	r2, #0
100038e4:	2601      	movs	r6, #1
100038e6:	2304      	movs	r3, #4
100038e8:	2400      	movs	r4, #0
100038ea:	e726      	b.n	1000373a <__aeabi_fsub+0x62>
100038ec:	4664      	mov	r4, ip
100038ee:	2c00      	cmp	r4, #0
100038f0:	d155      	bne.n	1000399e <__aeabi_fsub+0x2c6>
100038f2:	1c46      	adds	r6, r0, #1
100038f4:	1c3b      	adds	r3, r7, #0
100038f6:	1c04      	adds	r4, r0, #0
100038f8:	1c0d      	adds	r5, r1, #0
100038fa:	e70b      	b.n	10003714 <__aeabi_fsub+0x3c>
100038fc:	1c2c      	adds	r4, r5, #0
100038fe:	1c15      	adds	r5, r2, #0
10003900:	e75b      	b.n	100037ba <__aeabi_fsub+0xe2>
10003902:	2380      	movs	r3, #128	; 0x80
10003904:	005e      	lsls	r6, r3, #1
10003906:	24ff      	movs	r4, #255	; 0xff
10003908:	2304      	movs	r3, #4
1000390a:	e716      	b.n	1000373a <__aeabi_fsub+0x62>
1000390c:	2d00      	cmp	r5, #0
1000390e:	d000      	beq.n	10003912 <__aeabi_fsub+0x23a>
10003910:	e08d      	b.n	10003a2e <__aeabi_fsub+0x356>
10003912:	4665      	mov	r5, ip
10003914:	2d00      	cmp	r5, #0
10003916:	d100      	bne.n	1000391a <__aeabi_fsub+0x242>
10003918:	e0ad      	b.n	10003a76 <__aeabi_fsub+0x39e>
1000391a:	2f00      	cmp	r7, #0
1000391c:	d100      	bne.n	10003920 <__aeabi_fsub+0x248>
1000391e:	e081      	b.n	10003a24 <__aeabi_fsub+0x34c>
10003920:	197b      	adds	r3, r7, r5
10003922:	015c      	lsls	r4, r3, #5
10003924:	d400      	bmi.n	10003928 <__aeabi_fsub+0x250>
10003926:	e07e      	b.n	10003a26 <__aeabi_fsub+0x34e>
10003928:	4f33      	ldr	r7, [pc, #204]	; (100039f8 <__aeabi_fsub+0x320>)
1000392a:	1c15      	adds	r5, r2, #0
1000392c:	403b      	ands	r3, r7
1000392e:	2602      	movs	r6, #2
10003930:	2401      	movs	r4, #1
10003932:	e6ef      	b.n	10003714 <__aeabi_fsub+0x3c>
10003934:	1c38      	adds	r0, r7, #0
10003936:	2320      	movs	r3, #32
10003938:	40f0      	lsrs	r0, r6
1000393a:	1b9e      	subs	r6, r3, r6
1000393c:	40b7      	lsls	r7, r6
1000393e:	1c3b      	adds	r3, r7, #0
10003940:	1e5f      	subs	r7, r3, #1
10003942:	41bb      	sbcs	r3, r7
10003944:	4303      	orrs	r3, r0
10003946:	e723      	b.n	10003790 <__aeabi_fsub+0xb8>
10003948:	2d00      	cmp	r5, #0
1000394a:	d115      	bne.n	10003978 <__aeabi_fsub+0x2a0>
1000394c:	4665      	mov	r5, ip
1000394e:	2d00      	cmp	r5, #0
10003950:	d147      	bne.n	100039e2 <__aeabi_fsub+0x30a>
10003952:	2f00      	cmp	r7, #0
10003954:	d0c5      	beq.n	100038e2 <__aeabi_fsub+0x20a>
10003956:	1c3b      	adds	r3, r7, #0
10003958:	1c0d      	adds	r5, r1, #0
1000395a:	2601      	movs	r6, #1
1000395c:	2400      	movs	r4, #0
1000395e:	e6d9      	b.n	10003714 <__aeabi_fsub+0x3c>
10003960:	4276      	negs	r6, r6
10003962:	2d00      	cmp	r5, #0
10003964:	d126      	bne.n	100039b4 <__aeabi_fsub+0x2dc>
10003966:	4665      	mov	r5, ip
10003968:	2d00      	cmp	r5, #0
1000396a:	d000      	beq.n	1000396e <__aeabi_fsub+0x296>
1000396c:	e07d      	b.n	10003a6a <__aeabi_fsub+0x392>
1000396e:	1c46      	adds	r6, r0, #1
10003970:	1c3b      	adds	r3, r7, #0
10003972:	1c04      	adds	r4, r0, #0
10003974:	1c15      	adds	r5, r2, #0
10003976:	e6cd      	b.n	10003714 <__aeabi_fsub+0x3c>
10003978:	4665      	mov	r5, ip
1000397a:	2d00      	cmp	r5, #0
1000397c:	d140      	bne.n	10003a00 <__aeabi_fsub+0x328>
1000397e:	2f00      	cmp	r7, #0
10003980:	d107      	bne.n	10003992 <__aeabi_fsub+0x2ba>
10003982:	2180      	movs	r1, #128	; 0x80
10003984:	2200      	movs	r2, #0
10003986:	004e      	lsls	r6, r1, #1
10003988:	4b1c      	ldr	r3, [pc, #112]	; (100039fc <__aeabi_fsub+0x324>)
1000398a:	24ff      	movs	r4, #255	; 0xff
1000398c:	e6d5      	b.n	1000373a <__aeabi_fsub+0x62>
1000398e:	28ff      	cmp	r0, #255	; 0xff
10003990:	d194      	bne.n	100038bc <__aeabi_fsub+0x1e4>
10003992:	2080      	movs	r0, #128	; 0x80
10003994:	1c3b      	adds	r3, r7, #0
10003996:	1c0d      	adds	r5, r1, #0
10003998:	0046      	lsls	r6, r0, #1
1000399a:	24ff      	movs	r4, #255	; 0xff
1000399c:	e6ba      	b.n	10003714 <__aeabi_fsub+0x3c>
1000399e:	3e01      	subs	r6, #1
100039a0:	2e00      	cmp	r6, #0
100039a2:	d1f4      	bne.n	1000398e <__aeabi_fsub+0x2b6>
100039a4:	1b3b      	subs	r3, r7, r4
100039a6:	1c0d      	adds	r5, r1, #0
100039a8:	1c04      	adds	r4, r0, #0
100039aa:	e702      	b.n	100037b2 <__aeabi_fsub+0xda>
100039ac:	2580      	movs	r5, #128	; 0x80
100039ae:	006e      	lsls	r6, r5, #1
100039b0:	2304      	movs	r3, #4
100039b2:	e6c2      	b.n	1000373a <__aeabi_fsub+0x62>
100039b4:	28ff      	cmp	r0, #255	; 0xff
100039b6:	d052      	beq.n	10003a5e <__aeabi_fsub+0x386>
100039b8:	2480      	movs	r4, #128	; 0x80
100039ba:	4661      	mov	r1, ip
100039bc:	04e3      	lsls	r3, r4, #19
100039be:	4319      	orrs	r1, r3
100039c0:	468c      	mov	ip, r1
100039c2:	2301      	movs	r3, #1
100039c4:	2e1b      	cmp	r6, #27
100039c6:	dc09      	bgt.n	100039dc <__aeabi_fsub+0x304>
100039c8:	2120      	movs	r1, #32
100039ca:	4664      	mov	r4, ip
100039cc:	40f4      	lsrs	r4, r6
100039ce:	4665      	mov	r5, ip
100039d0:	1b8e      	subs	r6, r1, r6
100039d2:	40b5      	lsls	r5, r6
100039d4:	1c2b      	adds	r3, r5, #0
100039d6:	1e59      	subs	r1, r3, #1
100039d8:	418b      	sbcs	r3, r1
100039da:	4323      	orrs	r3, r4
100039dc:	19db      	adds	r3, r3, r7
100039de:	1c04      	adds	r4, r0, #0
100039e0:	e6d8      	b.n	10003794 <__aeabi_fsub+0xbc>
100039e2:	2f00      	cmp	r7, #0
100039e4:	d01e      	beq.n	10003a24 <__aeabi_fsub+0x34c>
100039e6:	1beb      	subs	r3, r5, r7
100039e8:	0158      	lsls	r0, r3, #5
100039ea:	d54b      	bpl.n	10003a84 <__aeabi_fsub+0x3ac>
100039ec:	1b7b      	subs	r3, r7, r5
100039ee:	2601      	movs	r6, #1
100039f0:	1c0d      	adds	r5, r1, #0
100039f2:	2400      	movs	r4, #0
100039f4:	e68e      	b.n	10003714 <__aeabi_fsub+0x3c>
100039f6:	46c0      	nop			; (mov r8, r8)
100039f8:	fbffffff 	.word	0xfbffffff
100039fc:	03fffffc 	.word	0x03fffffc
10003a00:	2f00      	cmp	r7, #0
10003a02:	d100      	bne.n	10003a06 <__aeabi_fsub+0x32e>
10003a04:	e6fa      	b.n	100037fc <__aeabi_fsub+0x124>
10003a06:	2080      	movs	r0, #128	; 0x80
10003a08:	08eb      	lsrs	r3, r5, #3
10003a0a:	03c4      	lsls	r4, r0, #15
10003a0c:	4223      	tst	r3, r4
10003a0e:	d037      	beq.n	10003a80 <__aeabi_fsub+0x3a8>
10003a10:	08ff      	lsrs	r7, r7, #3
10003a12:	4227      	tst	r7, r4
10003a14:	d134      	bne.n	10003a80 <__aeabi_fsub+0x3a8>
10003a16:	1c3b      	adds	r3, r7, #0
10003a18:	1c0d      	adds	r5, r1, #0
10003a1a:	2280      	movs	r2, #128	; 0x80
10003a1c:	00db      	lsls	r3, r3, #3
10003a1e:	0056      	lsls	r6, r2, #1
10003a20:	24ff      	movs	r4, #255	; 0xff
10003a22:	e677      	b.n	10003714 <__aeabi_fsub+0x3c>
10003a24:	4663      	mov	r3, ip
10003a26:	1c15      	adds	r5, r2, #0
10003a28:	2601      	movs	r6, #1
10003a2a:	2400      	movs	r4, #0
10003a2c:	e672      	b.n	10003714 <__aeabi_fsub+0x3c>
10003a2e:	4664      	mov	r4, ip
10003a30:	2c00      	cmp	r4, #0
10003a32:	d014      	beq.n	10003a5e <__aeabi_fsub+0x386>
10003a34:	2f00      	cmp	r7, #0
10003a36:	d100      	bne.n	10003a3a <__aeabi_fsub+0x362>
10003a38:	e6e0      	b.n	100037fc <__aeabi_fsub+0x124>
10003a3a:	2380      	movs	r3, #128	; 0x80
10003a3c:	08e6      	lsrs	r6, r4, #3
10003a3e:	03d8      	lsls	r0, r3, #15
10003a40:	1c31      	adds	r1, r6, #0
10003a42:	4206      	tst	r6, r0
10003a44:	d003      	beq.n	10003a4e <__aeabi_fsub+0x376>
10003a46:	08f9      	lsrs	r1, r7, #3
10003a48:	4201      	tst	r1, r0
10003a4a:	d000      	beq.n	10003a4e <__aeabi_fsub+0x376>
10003a4c:	1c31      	adds	r1, r6, #0
10003a4e:	1c15      	adds	r5, r2, #0
10003a50:	2280      	movs	r2, #128	; 0x80
10003a52:	00cb      	lsls	r3, r1, #3
10003a54:	0056      	lsls	r6, r2, #1
10003a56:	24ff      	movs	r4, #255	; 0xff
10003a58:	e65c      	b.n	10003714 <__aeabi_fsub+0x3c>
10003a5a:	28ff      	cmp	r0, #255	; 0xff
10003a5c:	d1b1      	bne.n	100039c2 <__aeabi_fsub+0x2ea>
10003a5e:	2080      	movs	r0, #128	; 0x80
10003a60:	1c3b      	adds	r3, r7, #0
10003a62:	1c15      	adds	r5, r2, #0
10003a64:	0046      	lsls	r6, r0, #1
10003a66:	24ff      	movs	r4, #255	; 0xff
10003a68:	e654      	b.n	10003714 <__aeabi_fsub+0x3c>
10003a6a:	3e01      	subs	r6, #1
10003a6c:	2e00      	cmp	r6, #0
10003a6e:	d1f4      	bne.n	10003a5a <__aeabi_fsub+0x382>
10003a70:	197b      	adds	r3, r7, r5
10003a72:	1c04      	adds	r4, r0, #0
10003a74:	e68e      	b.n	10003794 <__aeabi_fsub+0xbc>
10003a76:	1c3b      	adds	r3, r7, #0
10003a78:	1c15      	adds	r5, r2, #0
10003a7a:	2601      	movs	r6, #1
10003a7c:	2400      	movs	r4, #0
10003a7e:	e649      	b.n	10003714 <__aeabi_fsub+0x3c>
10003a80:	1c15      	adds	r5, r2, #0
10003a82:	e7ca      	b.n	10003a1a <__aeabi_fsub+0x342>
10003a84:	2b00      	cmp	r3, #0
10003a86:	d100      	bne.n	10003a8a <__aeabi_fsub+0x3b2>
10003a88:	e72b      	b.n	100038e2 <__aeabi_fsub+0x20a>
10003a8a:	e7cc      	b.n	10003a26 <__aeabi_fsub+0x34e>

10003a8c <__aeabi_f2iz>:
10003a8c:	0243      	lsls	r3, r0, #9
10003a8e:	0042      	lsls	r2, r0, #1
10003a90:	0a59      	lsrs	r1, r3, #9
10003a92:	0e13      	lsrs	r3, r2, #24
10003a94:	0fc2      	lsrs	r2, r0, #31
10003a96:	2000      	movs	r0, #0
10003a98:	2b7e      	cmp	r3, #126	; 0x7e
10003a9a:	dd0d      	ble.n	10003ab8 <__aeabi_f2iz+0x2c>
10003a9c:	2b9d      	cmp	r3, #157	; 0x9d
10003a9e:	dc0c      	bgt.n	10003aba <__aeabi_f2iz+0x2e>
10003aa0:	2080      	movs	r0, #128	; 0x80
10003aa2:	0400      	lsls	r0, r0, #16
10003aa4:	4301      	orrs	r1, r0
10003aa6:	2b95      	cmp	r3, #149	; 0x95
10003aa8:	dc0a      	bgt.n	10003ac0 <__aeabi_f2iz+0x34>
10003aaa:	2096      	movs	r0, #150	; 0x96
10003aac:	1ac3      	subs	r3, r0, r3
10003aae:	40d9      	lsrs	r1, r3
10003ab0:	4248      	negs	r0, r1
10003ab2:	2a00      	cmp	r2, #0
10003ab4:	d100      	bne.n	10003ab8 <__aeabi_f2iz+0x2c>
10003ab6:	1c08      	adds	r0, r1, #0
10003ab8:	4770      	bx	lr
10003aba:	4903      	ldr	r1, [pc, #12]	; (10003ac8 <__aeabi_f2iz+0x3c>)
10003abc:	1850      	adds	r0, r2, r1
10003abe:	e7fb      	b.n	10003ab8 <__aeabi_f2iz+0x2c>
10003ac0:	3b96      	subs	r3, #150	; 0x96
10003ac2:	4099      	lsls	r1, r3
10003ac4:	e7f4      	b.n	10003ab0 <__aeabi_f2iz+0x24>
10003ac6:	46c0      	nop			; (mov r8, r8)
10003ac8:	7fffffff 	.word	0x7fffffff

10003acc <__aeabi_ui2f>:
10003acc:	b510      	push	{r4, lr}
10003ace:	1e04      	subs	r4, r0, #0
10003ad0:	d034      	beq.n	10003b3c <__aeabi_ui2f+0x70>
10003ad2:	f000 f84f 	bl	10003b74 <__clzsi2>
10003ad6:	239e      	movs	r3, #158	; 0x9e
10003ad8:	1a1b      	subs	r3, r3, r0
10003ada:	2b96      	cmp	r3, #150	; 0x96
10003adc:	dc07      	bgt.n	10003aee <__aeabi_ui2f+0x22>
10003ade:	3808      	subs	r0, #8
10003ae0:	4084      	lsls	r4, r0
10003ae2:	0264      	lsls	r4, r4, #9
10003ae4:	0a61      	lsrs	r1, r4, #9
10003ae6:	b2db      	uxtb	r3, r3
10003ae8:	05d8      	lsls	r0, r3, #23
10003aea:	4308      	orrs	r0, r1
10003aec:	bd10      	pop	{r4, pc}
10003aee:	2b99      	cmp	r3, #153	; 0x99
10003af0:	dd0a      	ble.n	10003b08 <__aeabi_ui2f+0x3c>
10003af2:	1c02      	adds	r2, r0, #0
10003af4:	321b      	adds	r2, #27
10003af6:	1c21      	adds	r1, r4, #0
10003af8:	4091      	lsls	r1, r2
10003afa:	1c0a      	adds	r2, r1, #0
10003afc:	1e51      	subs	r1, r2, #1
10003afe:	418a      	sbcs	r2, r1
10003b00:	2105      	movs	r1, #5
10003b02:	1a09      	subs	r1, r1, r0
10003b04:	40cc      	lsrs	r4, r1
10003b06:	4314      	orrs	r4, r2
10003b08:	2805      	cmp	r0, #5
10003b0a:	dc1a      	bgt.n	10003b42 <__aeabi_ui2f+0x76>
10003b0c:	4a18      	ldr	r2, [pc, #96]	; (10003b70 <__aeabi_ui2f+0xa4>)
10003b0e:	210f      	movs	r1, #15
10003b10:	4022      	ands	r2, r4
10003b12:	400c      	ands	r4, r1
10003b14:	2c04      	cmp	r4, #4
10003b16:	d000      	beq.n	10003b1a <__aeabi_ui2f+0x4e>
10003b18:	3204      	adds	r2, #4
10003b1a:	0151      	lsls	r1, r2, #5
10003b1c:	d505      	bpl.n	10003b2a <__aeabi_ui2f+0x5e>
10003b1e:	249f      	movs	r4, #159	; 0x9f
10003b20:	1a23      	subs	r3, r4, r0
10003b22:	2bff      	cmp	r3, #255	; 0xff
10003b24:	d021      	beq.n	10003b6a <__aeabi_ui2f+0x9e>
10003b26:	4812      	ldr	r0, [pc, #72]	; (10003b70 <__aeabi_ui2f+0xa4>)
10003b28:	4002      	ands	r2, r0
10003b2a:	1c59      	adds	r1, r3, #1
10003b2c:	b2cc      	uxtb	r4, r1
10003b2e:	08d2      	lsrs	r2, r2, #3
10003b30:	2c01      	cmp	r4, #1
10003b32:	dd09      	ble.n	10003b48 <__aeabi_ui2f+0x7c>
10003b34:	0250      	lsls	r0, r2, #9
10003b36:	0a41      	lsrs	r1, r0, #9
10003b38:	b2db      	uxtb	r3, r3
10003b3a:	e7d5      	b.n	10003ae8 <__aeabi_ui2f+0x1c>
10003b3c:	2300      	movs	r3, #0
10003b3e:	2100      	movs	r1, #0
10003b40:	e7d2      	b.n	10003ae8 <__aeabi_ui2f+0x1c>
10003b42:	1f42      	subs	r2, r0, #5
10003b44:	4094      	lsls	r4, r2
10003b46:	e7e1      	b.n	10003b0c <__aeabi_ui2f+0x40>
10003b48:	2a00      	cmp	r2, #0
10003b4a:	d00b      	beq.n	10003b64 <__aeabi_ui2f+0x98>
10003b4c:	2b00      	cmp	r3, #0
10003b4e:	d006      	beq.n	10003b5e <__aeabi_ui2f+0x92>
10003b50:	2180      	movs	r1, #128	; 0x80
10003b52:	03cc      	lsls	r4, r1, #15
10003b54:	4322      	orrs	r2, r4
10003b56:	0252      	lsls	r2, r2, #9
10003b58:	0a51      	lsrs	r1, r2, #9
10003b5a:	b2db      	uxtb	r3, r3
10003b5c:	e7c4      	b.n	10003ae8 <__aeabi_ui2f+0x1c>
10003b5e:	0250      	lsls	r0, r2, #9
10003b60:	0a41      	lsrs	r1, r0, #9
10003b62:	e7c1      	b.n	10003ae8 <__aeabi_ui2f+0x1c>
10003b64:	b2db      	uxtb	r3, r3
10003b66:	2100      	movs	r1, #0
10003b68:	e7be      	b.n	10003ae8 <__aeabi_ui2f+0x1c>
10003b6a:	23ff      	movs	r3, #255	; 0xff
10003b6c:	2100      	movs	r1, #0
10003b6e:	e7bb      	b.n	10003ae8 <__aeabi_ui2f+0x1c>
10003b70:	fbffffff 	.word	0xfbffffff

10003b74 <__clzsi2>:
10003b74:	211c      	movs	r1, #28
10003b76:	2301      	movs	r3, #1
10003b78:	041b      	lsls	r3, r3, #16
10003b7a:	4298      	cmp	r0, r3
10003b7c:	d301      	bcc.n	10003b82 <__clzsi2+0xe>
10003b7e:	0c00      	lsrs	r0, r0, #16
10003b80:	3910      	subs	r1, #16
10003b82:	0a1b      	lsrs	r3, r3, #8
10003b84:	4298      	cmp	r0, r3
10003b86:	d301      	bcc.n	10003b8c <__clzsi2+0x18>
10003b88:	0a00      	lsrs	r0, r0, #8
10003b8a:	3908      	subs	r1, #8
10003b8c:	091b      	lsrs	r3, r3, #4
10003b8e:	4298      	cmp	r0, r3
10003b90:	d301      	bcc.n	10003b96 <__clzsi2+0x22>
10003b92:	0900      	lsrs	r0, r0, #4
10003b94:	3904      	subs	r1, #4
10003b96:	a202      	add	r2, pc, #8	; (adr r2, 10003ba0 <__clzsi2+0x2c>)
10003b98:	5c10      	ldrb	r0, [r2, r0]
10003b9a:	1840      	adds	r0, r0, r1
10003b9c:	4770      	bx	lr
10003b9e:	46c0      	nop			; (mov r8, r8)
10003ba0:	02020304 	.word	0x02020304
10003ba4:	01010101 	.word	0x01010101
	...

Disassembly of section .VENEER_Code:

2000000c <HardFault_Veneer>:

/* ==================VENEERS VENEERS VENEERS VENEERS VENEERS=============== */
    .section ".XmcVeneerCode","ax",%progbits
.globl HardFault_Veneer
HardFault_Veneer:
    LDR R0, =HardFault_Handler
2000000c:	482c      	ldr	r0, [pc, #176]	; (200000c0 <CCU40_3_Veneer+0x20>)
    MOV PC,R0
2000000e:	4687      	mov	pc, r0
	...

2000002c <SVC_Veneer>:
    .long 0
    
/* ======================================================================== */
.globl SVC_Veneer
SVC_Veneer:
    LDR R0, =SVC_Handler
2000002c:	4825      	ldr	r0, [pc, #148]	; (200000c4 <CCU40_3_Veneer+0x24>)
    MOV PC,R0
2000002e:	4687      	mov	pc, r0
	...

20000038 <PendSV_Veneer>:
    .long 0
    .long 0
/* ======================================================================== */
.globl PendSV_Veneer
PendSV_Veneer:
    LDR R0, =PendSV_Handler
20000038:	4823      	ldr	r0, [pc, #140]	; (200000c8 <CCU40_3_Veneer+0x28>)
    MOV PC,R0
2000003a:	4687      	mov	pc, r0

2000003c <SysTick_Veneer>:
/* ======================================================================== */
.globl SysTick_Veneer 
SysTick_Veneer:
    LDR R0, =SysTick_Handler
2000003c:	4823      	ldr	r0, [pc, #140]	; (200000cc <CCU40_3_Veneer+0x2c>)
    MOV PC,R0
2000003e:	4687      	mov	pc, r0

20000040 <SCU_0_Veneer>:
/* ======================================================================== */
.globl SCU_0_Veneer 
SCU_0_Veneer:
    LDR R0, =SCU_0_IRQHandler
20000040:	4823      	ldr	r0, [pc, #140]	; (200000d0 <CCU40_3_Veneer+0x30>)
    MOV PC,R0
20000042:	4687      	mov	pc, r0

20000044 <SCU_1_Veneer>:
/* ======================================================================== */
.globl SCU_1_Veneer 
SCU_1_Veneer:
    LDR R0, =SCU_1_IRQHandler
20000044:	4823      	ldr	r0, [pc, #140]	; (200000d4 <CCU40_3_Veneer+0x34>)
    MOV PC,R0
20000046:	4687      	mov	pc, r0

20000048 <SCU_2_Veneer>:
/* ======================================================================== */
.globl SCU_2_Veneer
SCU_2_Veneer:
    LDR R0, =SCU_2_IRQHandler
20000048:	4823      	ldr	r0, [pc, #140]	; (200000d8 <CCU40_3_Veneer+0x38>)
    MOV PC,R0
2000004a:	4687      	mov	pc, r0

2000004c <SCU_3_Veneer>:
/* ======================================================================== */
.globl SCU_3_Veneer 
SCU_3_Veneer:
    LDR R0, =ERU0_0_IRQHandler
2000004c:	4823      	ldr	r0, [pc, #140]	; (200000dc <CCU40_3_Veneer+0x3c>)
    MOV PC,R0
2000004e:	4687      	mov	pc, r0

20000050 <SCU_4_Veneer>:
/* ======================================================================== */
.globl SCU_4_Veneer 
SCU_4_Veneer:
    LDR R0, =ERU0_1_IRQHandler
20000050:	4823      	ldr	r0, [pc, #140]	; (200000e0 <CCU40_3_Veneer+0x40>)
    MOV PC,R0
20000052:	4687      	mov	pc, r0

20000054 <SCU_5_Veneer>:
/* ======================================================================== */
.globl SCU_5_Veneer 
SCU_5_Veneer:
    LDR R0, =ERU0_2_IRQHandler
20000054:	4823      	ldr	r0, [pc, #140]	; (200000e4 <CCU40_3_Veneer+0x44>)
    MOV PC,R0
20000056:	4687      	mov	pc, r0

20000058 <SCU_6_Veneer>:
/* ======================================================================== */
.globl SCU_6_Veneer 
SCU_6_Veneer:
    LDR R0, =ERU0_3_IRQHandler
20000058:	4823      	ldr	r0, [pc, #140]	; (200000e8 <CCU40_3_Veneer+0x48>)
    MOV PC,R0
2000005a:	4687      	mov	pc, r0
	...

20000064 <USIC0_0_Veneer>:
    .long 0
    .long 0
/* ======================================================================== */
.globl USIC0_0_Veneer
USIC0_0_Veneer:
    LDR R0, =USIC0_0_IRQHandler
20000064:	4821      	ldr	r0, [pc, #132]	; (200000ec <CCU40_3_Veneer+0x4c>)
    MOV PC,R0
20000066:	4687      	mov	pc, r0

20000068 <USIC0_1_Veneer>:
/* ======================================================================== */
.globl USIC0_1_Veneer
USIC0_1_Veneer:
    LDR R0, =USIC0_1_IRQHandler
20000068:	4821      	ldr	r0, [pc, #132]	; (200000f0 <CCU40_3_Veneer+0x50>)
    MOV PC,R0
2000006a:	4687      	mov	pc, r0

2000006c <USIC0_2_Veneer>:
/* ======================================================================== */
.globl USIC0_2_Veneer
USIC0_2_Veneer:
    LDR R0, =USIC0_2_IRQHandler
2000006c:	4821      	ldr	r0, [pc, #132]	; (200000f4 <CCU40_3_Veneer+0x54>)
    MOV PC,R0
2000006e:	4687      	mov	pc, r0

20000070 <USIC0_3_Veneer>:
/* ======================================================================== */
.globl USIC0_3_Veneer
USIC0_3_Veneer:
    LDR R0, =USIC0_3_IRQHandler
20000070:	4821      	ldr	r0, [pc, #132]	; (200000f8 <CCU40_3_Veneer+0x58>)
    MOV PC,R0
20000072:	4687      	mov	pc, r0

20000074 <USIC0_4_Veneer>:
/* ======================================================================== */
.globl USIC0_4_Veneer
USIC0_4_Veneer:
    LDR R0, =USIC0_4_IRQHandler
20000074:	4821      	ldr	r0, [pc, #132]	; (200000fc <CCU40_3_Veneer+0x5c>)
    MOV PC,R0
20000076:	4687      	mov	pc, r0

20000078 <USIC0_5_Veneer>:
/* ======================================================================== */
.globl USIC0_5_Veneer
USIC0_5_Veneer:
    LDR R0, =USIC0_5_IRQHandler
20000078:	4821      	ldr	r0, [pc, #132]	; (20000100 <CCU40_3_Veneer+0x60>)
    MOV PC,R0
2000007a:	4687      	mov	pc, r0

2000007c <VADC0_C0_0_Veneer>:
/* ======================================================================== */
.globl VADC0_C0_0_Veneer 
VADC0_C0_0_Veneer:
    LDR R0, =VADC0_C0_0_IRQHandler
2000007c:	4821      	ldr	r0, [pc, #132]	; (20000104 <CCU40_3_Veneer+0x64>)
    MOV PC,R0
2000007e:	4687      	mov	pc, r0

20000080 <VADC0_C0_1_Veneer>:
/* ======================================================================== */
.globl VADC0_C0_1_Veneer
VADC0_C0_1_Veneer:
    LDR R0, =VADC0_C0_1_IRQHandler
20000080:	4821      	ldr	r0, [pc, #132]	; (20000108 <CCU40_3_Veneer+0x68>)
    MOV PC,R0
20000082:	4687      	mov	pc, r0
	...

20000094 <CCU40_0_Veneer>:
    .long 0
    .long 0
/* ======================================================================== */
.globl CCU40_0_Veneer
CCU40_0_Veneer:
    LDR R0, =CCU40_0_IRQHandler
20000094:	481d      	ldr	r0, [pc, #116]	; (2000010c <CCU40_3_Veneer+0x6c>)
    MOV PC,R0
20000096:	4687      	mov	pc, r0

20000098 <CCU40_1_Veneer>:
/* ======================================================================== */
.globl CCU40_1_Veneer
CCU40_1_Veneer:
    LDR R0, =CCU40_1_IRQHandler
20000098:	481d      	ldr	r0, [pc, #116]	; (20000110 <CCU40_3_Veneer+0x70>)
    MOV PC,R0
2000009a:	4687      	mov	pc, r0

2000009c <CCU40_2_Veneer>:
/* ======================================================================== */
.globl CCU40_2_Veneer
CCU40_2_Veneer:
    LDR R0, =CCU40_2_IRQHandler
2000009c:	481d      	ldr	r0, [pc, #116]	; (20000114 <CCU40_3_Veneer+0x74>)
    MOV PC,R0
2000009e:	4687      	mov	pc, r0

200000a0 <CCU40_3_Veneer>:
/* ======================================================================== */
.globl CCU40_3_Veneer
CCU40_3_Veneer:
    LDR R0, =CCU40_3_IRQHandler
200000a0:	481d      	ldr	r0, [pc, #116]	; (20000118 <CCU40_3_Veneer+0x78>)
    MOV PC,R0
200000a2:	4687      	mov	pc, r0
	...

/* ==================VENEERS VENEERS VENEERS VENEERS VENEERS=============== */
    .section ".XmcVeneerCode","ax",%progbits
.globl HardFault_Veneer
HardFault_Veneer:
    LDR R0, =HardFault_Handler
200000c0:	100010d7 	.word	0x100010d7
    .long 0
    
/* ======================================================================== */
.globl SVC_Veneer
SVC_Veneer:
    LDR R0, =SVC_Handler
200000c4:	100010d9 	.word	0x100010d9
    .long 0
    .long 0
/* ======================================================================== */
.globl PendSV_Veneer
PendSV_Veneer:
    LDR R0, =PendSV_Handler
200000c8:	100010db 	.word	0x100010db
    MOV PC,R0
/* ======================================================================== */
.globl SysTick_Veneer 
SysTick_Veneer:
    LDR R0, =SysTick_Handler
200000cc:	100010dd 	.word	0x100010dd
    MOV PC,R0
/* ======================================================================== */
.globl SCU_0_Veneer 
SCU_0_Veneer:
    LDR R0, =SCU_0_IRQHandler
200000d0:	100010df 	.word	0x100010df
    MOV PC,R0
/* ======================================================================== */
.globl SCU_1_Veneer 
SCU_1_Veneer:
    LDR R0, =SCU_1_IRQHandler
200000d4:	100010e1 	.word	0x100010e1
    MOV PC,R0
/* ======================================================================== */
.globl SCU_2_Veneer
SCU_2_Veneer:
    LDR R0, =SCU_2_IRQHandler
200000d8:	100010e3 	.word	0x100010e3
    MOV PC,R0
/* ======================================================================== */
.globl SCU_3_Veneer 
SCU_3_Veneer:
    LDR R0, =ERU0_0_IRQHandler
200000dc:	100010e5 	.word	0x100010e5
    MOV PC,R0
/* ======================================================================== */
.globl SCU_4_Veneer 
SCU_4_Veneer:
    LDR R0, =ERU0_1_IRQHandler
200000e0:	100010e7 	.word	0x100010e7
    MOV PC,R0
/* ======================================================================== */
.globl SCU_5_Veneer 
SCU_5_Veneer:
    LDR R0, =ERU0_2_IRQHandler
200000e4:	100010e9 	.word	0x100010e9
    MOV PC,R0
/* ======================================================================== */
.globl SCU_6_Veneer 
SCU_6_Veneer:
    LDR R0, =ERU0_3_IRQHandler
200000e8:	100010eb 	.word	0x100010eb
    .long 0
    .long 0
/* ======================================================================== */
.globl USIC0_0_Veneer
USIC0_0_Veneer:
    LDR R0, =USIC0_0_IRQHandler
200000ec:	100010f9 	.word	0x100010f9
    MOV PC,R0
/* ======================================================================== */
.globl USIC0_1_Veneer
USIC0_1_Veneer:
    LDR R0, =USIC0_1_IRQHandler
200000f0:	100010fb 	.word	0x100010fb
    MOV PC,R0
/* ======================================================================== */
.globl USIC0_2_Veneer
USIC0_2_Veneer:
    LDR R0, =USIC0_2_IRQHandler
200000f4:	100010fd 	.word	0x100010fd
    MOV PC,R0
/* ======================================================================== */
.globl USIC0_3_Veneer
USIC0_3_Veneer:
    LDR R0, =USIC0_3_IRQHandler
200000f8:	100010ff 	.word	0x100010ff
    MOV PC,R0
/* ======================================================================== */
.globl USIC0_4_Veneer
USIC0_4_Veneer:
    LDR R0, =USIC0_4_IRQHandler
200000fc:	10001101 	.word	0x10001101
    MOV PC,R0
/* ======================================================================== */
.globl USIC0_5_Veneer
USIC0_5_Veneer:
    LDR R0, =USIC0_5_IRQHandler
20000100:	10001103 	.word	0x10001103
    MOV PC,R0
/* ======================================================================== */
.globl VADC0_C0_0_Veneer 
VADC0_C0_0_Veneer:
    LDR R0, =VADC0_C0_0_IRQHandler
20000104:	100010ed 	.word	0x100010ed
    MOV PC,R0
/* ======================================================================== */
.globl VADC0_C0_1_Veneer
VADC0_C0_1_Veneer:
    LDR R0, =VADC0_C0_1_IRQHandler
20000108:	100010ef 	.word	0x100010ef
    .long 0
    .long 0
/* ======================================================================== */
.globl CCU40_0_Veneer
CCU40_0_Veneer:
    LDR R0, =CCU40_0_IRQHandler
2000010c:	100010f1 	.word	0x100010f1
    MOV PC,R0
/* ======================================================================== */
.globl CCU40_1_Veneer
CCU40_1_Veneer:
    LDR R0, =CCU40_1_IRQHandler
20000110:	100010f3 	.word	0x100010f3
    MOV PC,R0
/* ======================================================================== */
.globl CCU40_2_Veneer
CCU40_2_Veneer:
    LDR R0, =CCU40_2_IRQHandler
20000114:	100010f5 	.word	0x100010f5
    MOV PC,R0
/* ======================================================================== */
.globl CCU40_3_Veneer
CCU40_3_Veneer:
    LDR R0, =CCU40_3_IRQHandler
20000118:	10001185 	.word	0x10001185
