verilator --public --compiler msvc --converge-limit 2000 -Wno-PINMISSING -Wno-WIDTH -Wno-IMPLICIT -Wno-MODDUP -Wno-UNSIGNED -Wno-CASEINCOMPLETE -Wno-CASEX -Wno-SYMRSVDWORD -Wno-COMBDLY -Wno-INITIALDLY -Wno-BLKANDNBLK -I. -Irtl -Irtl/verilog-6502 -Irtl/via6522 -Irtl/attiny -Irtl/vera/source -Irtl/vera/source -Irtl/vera/source/audio -Irtl/vera/source/graphics -Irtl/vera/source/spi -Irtl/vera/source/video -Irtl/vera/source/generated/palette_ram/rtl -Irtl/vera/source/generated/sprite_ram/rtl --top-module x16_main -Mdir out --cc x16_main.v --exe sim_main.cpp
