{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 14:38:37 2019 " "Info: Processing started: Wed Mar 27 14:38:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst7\|19 " "Warning: Node \"dda_module:inst5\|74373b:inst7\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst18\|19 " "Warning: Node \"dda_module:inst5\|74373b:inst18\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst20\|19 " "Warning: Node \"dda_module:inst5\|74373b:inst20\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst28\|19 " "Warning: Node \"dda_module:inst5\|74373b:inst28\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst30\|19 " "Warning: Node \"dda_module:inst5\|74373b:inst30\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst2\|19 " "Warning: Node \"dda_module:inst5\|74373b:inst2\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst7\|18 " "Warning: Node \"dda_module:inst5\|74373b:inst7\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst7\|17 " "Warning: Node \"dda_module:inst5\|74373b:inst7\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst7\|14 " "Warning: Node \"dda_module:inst5\|74373b:inst7\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst7\|13 " "Warning: Node \"dda_module:inst5\|74373b:inst7\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst7\|12 " "Warning: Node \"dda_module:inst5\|74373b:inst7\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst7\|15 " "Warning: Node \"dda_module:inst5\|74373b:inst7\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst7\|16 " "Warning: Node \"dda_module:inst5\|74373b:inst7\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst18\|18 " "Warning: Node \"dda_module:inst5\|74373b:inst18\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst18\|17 " "Warning: Node \"dda_module:inst5\|74373b:inst18\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst18\|14 " "Warning: Node \"dda_module:inst5\|74373b:inst18\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst18\|13 " "Warning: Node \"dda_module:inst5\|74373b:inst18\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst18\|12 " "Warning: Node \"dda_module:inst5\|74373b:inst18\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst18\|15 " "Warning: Node \"dda_module:inst5\|74373b:inst18\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst18\|16 " "Warning: Node \"dda_module:inst5\|74373b:inst18\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst20\|18 " "Warning: Node \"dda_module:inst5\|74373b:inst20\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst20\|17 " "Warning: Node \"dda_module:inst5\|74373b:inst20\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst20\|14 " "Warning: Node \"dda_module:inst5\|74373b:inst20\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst20\|13 " "Warning: Node \"dda_module:inst5\|74373b:inst20\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst20\|12 " "Warning: Node \"dda_module:inst5\|74373b:inst20\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst20\|15 " "Warning: Node \"dda_module:inst5\|74373b:inst20\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst20\|16 " "Warning: Node \"dda_module:inst5\|74373b:inst20\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst28\|18 " "Warning: Node \"dda_module:inst5\|74373b:inst28\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst28\|17 " "Warning: Node \"dda_module:inst5\|74373b:inst28\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst28\|13 " "Warning: Node \"dda_module:inst5\|74373b:inst28\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst28\|12 " "Warning: Node \"dda_module:inst5\|74373b:inst28\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst28\|14 " "Warning: Node \"dda_module:inst5\|74373b:inst28\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst28\|15 " "Warning: Node \"dda_module:inst5\|74373b:inst28\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst28\|16 " "Warning: Node \"dda_module:inst5\|74373b:inst28\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst30\|18 " "Warning: Node \"dda_module:inst5\|74373b:inst30\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst30\|17 " "Warning: Node \"dda_module:inst5\|74373b:inst30\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst30\|14 " "Warning: Node \"dda_module:inst5\|74373b:inst30\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst30\|13 " "Warning: Node \"dda_module:inst5\|74373b:inst30\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst30\|12 " "Warning: Node \"dda_module:inst5\|74373b:inst30\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst30\|15 " "Warning: Node \"dda_module:inst5\|74373b:inst30\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst30\|16 " "Warning: Node \"dda_module:inst5\|74373b:inst30\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst2\|18 " "Warning: Node \"dda_module:inst5\|74373b:inst2\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst2\|17 " "Warning: Node \"dda_module:inst5\|74373b:inst2\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst2\|14 " "Warning: Node \"dda_module:inst5\|74373b:inst2\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst2\|13 " "Warning: Node \"dda_module:inst5\|74373b:inst2\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst2\|12 " "Warning: Node \"dda_module:inst5\|74373b:inst2\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst2\|15 " "Warning: Node \"dda_module:inst5\|74373b:inst2\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst2\|16 " "Warning: Node \"dda_module:inst5\|74373b:inst2\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|17 " "Warning: Node \"74373b:inst1\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|16 " "Warning: Node \"74373b:inst1\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|18 " "Warning: Node \"74373b:inst1\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|14 " "Warning: Node \"74373b:inst1\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|13 " "Warning: Node \"74373b:inst1\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|12 " "Warning: Node \"74373b:inst1\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 512 600 112 "CLK" "" } { 448 176 248 464 "CLK" "" } { 608 176 248 624 "CLK" "" } { 928 176 248 944 "CLK" "" } { 768 176 248 784 "CLK" "" } { 728 -64 8 744 "CLK" "" } { 888 -64 8 904 "CLK" "" } } } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "NADV " "Info: Assuming node \"NADV\" is a latch enable. Will not compute fmax for this pin." {  } { { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 112 -304 -136 128 "NADV" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "NWE " "Info: Assuming node \"NWE\" is a latch enable. Will not compute fmax for this pin." {  } { { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 208 -304 -136 224 "NWE" "" } { 80 512 600 96 "NWE" "" } { 200 -136 -80 216 "NWE" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "19 " "Warning: Found 19 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|12 " "Info: Detected ripple clock \"74373b:inst1\|12\" as buffer" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|13 " "Info: Detected ripple clock \"74373b:inst1\|13\" as buffer" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|14 " "Info: Detected ripple clock \"74373b:inst1\|14\" as buffer" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|18 " "Info: Detected ripple clock \"74373b:inst1\|18\" as buffer" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|18" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|16 " "Info: Detected ripple clock \"74373b:inst1\|16\" as buffer" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|17 " "Info: Detected ripple clock \"74373b:inst1\|17\" as buffer" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "encoder:inst33\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"encoder:inst33\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 58 8 0 } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder:inst33\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "encoder:inst18\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"encoder:inst18\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 58 8 0 } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder:inst18\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "encoder:inst3\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"encoder:inst3\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 58 8 0 } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder:inst3\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst5\|inst8 " "Info: Detected gated clock \"dda_module:inst5\|inst8\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/dda_module.bdf" { { 128 712 776 176 "inst8" "" } } } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst5\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst5\|inst32 " "Info: Detected gated clock \"dda_module:inst5\|inst32\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/dda_module.bdf" { { 1272 712 776 1320 "inst32" "" } } } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst5\|inst32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst5\|inst31 " "Info: Detected gated clock \"dda_module:inst5\|inst31\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/dda_module.bdf" { { 1040 712 776 1088 "inst31" "" } } } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst5\|inst31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst5\|inst22 " "Info: Detected gated clock \"dda_module:inst5\|inst22\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/dda_module.bdf" { { 816 712 776 864 "inst22" "" } } } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst5\|inst22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst5\|inst21 " "Info: Detected gated clock \"dda_module:inst5\|inst21\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/dda_module.bdf" { { 584 712 776 632 "inst21" "" } } } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst5\|inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst5\|inst10 " "Info: Detected gated clock \"dda_module:inst5\|inst10\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/dda_module.bdf" { { 360 712 776 408 "inst10" "" } } } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst5\|inst10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst5\|inst8~0 " "Info: Detected gated clock \"dda_module:inst5\|inst8~0\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/dda_module.bdf" { { 128 712 776 176 "inst8" "" } } } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst5\|inst8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "encoder:inst37\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"encoder:inst37\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 58 8 0 } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder:inst37\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "encoder:inst35\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"encoder:inst35\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 58 8 0 } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder:inst35\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "encoder:inst34\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"encoder:inst34\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 58 8 0 } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder:inst34\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register encoder:inst34\|enc_filter:inst\|inst12 register encoder:inst34\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\] 62.35 MHz 16.038 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 62.35 MHz between source register \"encoder:inst34\|enc_filter:inst\|inst12\" and destination register \"encoder:inst34\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\]\" (period= 16.038 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.310 ns + Longest register register " "Info: + Longest register to register delay is 7.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns encoder:inst34\|enc_filter:inst\|inst12 1 REG LC_X3_Y4_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y4_N1; Fanout = 4; REG Node = 'encoder:inst34\|enc_filter:inst\|inst12'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { encoder:inst34|enc_filter:inst|inst12 } "NODE_NAME" } } { "enc_filter.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/enc_filter.bdf" { { -16 536 600 64 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.200 ns) 1.116 ns encoder:inst34\|encoder_module:inst1\|inst7~0 2 COMB LC_X3_Y4_N3 27 " "Info: 2: + IC(0.916 ns) + CELL(0.200 ns) = 1.116 ns; Loc. = LC_X3_Y4_N3; Fanout = 27; COMB Node = 'encoder:inst34\|encoder_module:inst1\|inst7~0'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { encoder:inst34|enc_filter:inst|inst12 encoder:inst34|encoder_module:inst1|inst7~0 } "NODE_NAME" } } { "encoder_module.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/encoder_module.bdf" { { -8 496 560 40 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.857 ns) + CELL(0.978 ns) 4.951 ns encoder:inst34\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella0~COUT 3 COMB LC_X11_Y4_N2 2 " "Info: 3: + IC(2.857 ns) + CELL(0.978 ns) = 4.951 ns; Loc. = LC_X11_Y4_N2; Fanout = 2; COMB Node = 'encoder:inst34\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella0~COUT'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.835 ns" { encoder:inst34|encoder_module:inst1|inst7~0 encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella0~COUT } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_t2h.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.074 ns encoder:inst34\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella1~COUT 4 COMB LC_X11_Y4_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 5.074 ns; Loc. = LC_X11_Y4_N3; Fanout = 2; COMB Node = 'encoder:inst34\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella1~COUT'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella0~COUT encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella1~COUT } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_t2h.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 5.335 ns encoder:inst34\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella2~COUT 5 COMB LC_X11_Y4_N4 6 " "Info: 5: + IC(0.000 ns) + CELL(0.261 ns) = 5.335 ns; Loc. = LC_X11_Y4_N4; Fanout = 6; COMB Node = 'encoder:inst34\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella2~COUT'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella1~COUT encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella2~COUT } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_t2h.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 5.684 ns encoder:inst34\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella7~COUT 6 COMB LC_X11_Y4_N9 6 " "Info: 6: + IC(0.000 ns) + CELL(0.349 ns) = 5.684 ns; Loc. = LC_X11_Y4_N9; Fanout = 6; COMB Node = 'encoder:inst34\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella7~COUT'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella2~COUT encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_t2h.tdf" 89 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.626 ns) 7.310 ns encoder:inst34\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\] 7 REG LC_X12_Y4_N4 3 " "Info: 7: + IC(0.000 ns) + CELL(1.626 ns) = 7.310 ns; Loc. = LC_X12_Y4_N4; Fanout = 3; REG Node = 'encoder:inst34\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\]'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.537 ns ( 48.39 % ) " "Info: Total cell delay = 3.537 ns ( 48.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.773 ns ( 51.61 % ) " "Info: Total interconnect delay = 3.773 ns ( 51.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.310 ns" { encoder:inst34|enc_filter:inst|inst12 encoder:inst34|encoder_module:inst1|inst7~0 encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella0~COUT encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella1~COUT encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella2~COUT encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.310 ns" { encoder:inst34|enc_filter:inst|inst12 {} encoder:inst34|encoder_module:inst1|inst7~0 {} encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella0~COUT {} encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella1~COUT {} encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella2~COUT {} encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT {} encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} } { 0.000ns 0.916ns 2.857ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.200ns 0.978ns 0.123ns 0.261ns 0.349ns 1.626ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.397 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 8.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 142 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 142; CLK Node = 'CLK'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 512 600 112 "CLK" "" } { 448 176 248 464 "CLK" "" } { 608 176 248 624 "CLK" "" } { 928 176 248 944 "CLK" "" } { 768 176 248 784 "CLK" "" } { 728 -64 8 744 "CLK" "" } { 888 -64 8 904 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns encoder:inst34\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] 2 REG LC_X12_Y3_N8 27 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X12_Y3_N8; Fanout = 27; REG Node = 'encoder:inst34\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK encoder:inst34|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.422 ns) + CELL(0.918 ns) 8.397 ns encoder:inst34\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\] 3 REG LC_X12_Y4_N4 3 " "Info: 3: + IC(3.422 ns) + CELL(0.918 ns) = 8.397 ns; Loc. = LC_X12_Y4_N4; Fanout = 3; REG Node = 'encoder:inst34\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\]'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.340 ns" { encoder:inst34|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 40.19 % ) " "Info: Total cell delay = 3.375 ns ( 40.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.022 ns ( 59.81 % ) " "Info: Total interconnect delay = 5.022 ns ( 59.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.397 ns" { CLK encoder:inst34|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.397 ns" { CLK {} CLK~combout {} encoder:inst34|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} } { 0.000ns 0.000ns 1.600ns 3.422ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.397 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 8.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 142 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 142; CLK Node = 'CLK'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 512 600 112 "CLK" "" } { 448 176 248 464 "CLK" "" } { 608 176 248 624 "CLK" "" } { 928 176 248 944 "CLK" "" } { 768 176 248 784 "CLK" "" } { 728 -64 8 744 "CLK" "" } { 888 -64 8 904 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns encoder:inst34\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] 2 REG LC_X12_Y3_N8 27 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X12_Y3_N8; Fanout = 27; REG Node = 'encoder:inst34\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK encoder:inst34|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.422 ns) + CELL(0.918 ns) 8.397 ns encoder:inst34\|enc_filter:inst\|inst12 3 REG LC_X3_Y4_N1 4 " "Info: 3: + IC(3.422 ns) + CELL(0.918 ns) = 8.397 ns; Loc. = LC_X3_Y4_N1; Fanout = 4; REG Node = 'encoder:inst34\|enc_filter:inst\|inst12'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.340 ns" { encoder:inst34|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst34|enc_filter:inst|inst12 } "NODE_NAME" } } { "enc_filter.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/enc_filter.bdf" { { -16 536 600 64 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 40.19 % ) " "Info: Total cell delay = 3.375 ns ( 40.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.022 ns ( 59.81 % ) " "Info: Total interconnect delay = 5.022 ns ( 59.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.397 ns" { CLK encoder:inst34|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst34|enc_filter:inst|inst12 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.397 ns" { CLK {} CLK~combout {} encoder:inst34|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst34|enc_filter:inst|inst12 {} } { 0.000ns 0.000ns 1.600ns 3.422ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.397 ns" { CLK encoder:inst34|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.397 ns" { CLK {} CLK~combout {} encoder:inst34|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} } { 0.000ns 0.000ns 1.600ns 3.422ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.397 ns" { CLK encoder:inst34|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst34|enc_filter:inst|inst12 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.397 ns" { CLK {} CLK~combout {} encoder:inst34|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst34|enc_filter:inst|inst12 {} } { 0.000ns 0.000ns 1.600ns 3.422ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "enc_filter.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/enc_filter.bdf" { { -16 536 600 64 "inst12" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "db/cntr_t2h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "enc_filter.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/enc_filter.bdf" { { -16 536 600 64 "inst12" "" } } } } { "db/cntr_t2h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.310 ns" { encoder:inst34|enc_filter:inst|inst12 encoder:inst34|encoder_module:inst1|inst7~0 encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella0~COUT encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella1~COUT encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella2~COUT encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.310 ns" { encoder:inst34|enc_filter:inst|inst12 {} encoder:inst34|encoder_module:inst1|inst7~0 {} encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella0~COUT {} encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella1~COUT {} encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella2~COUT {} encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT {} encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} } { 0.000ns 0.916ns 2.857ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.200ns 0.978ns 0.123ns 0.261ns 0.349ns 1.626ns } "" } } { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.397 ns" { CLK encoder:inst34|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.397 ns" { CLK {} CLK~combout {} encoder:inst34|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} } { 0.000ns 0.000ns 1.600ns 3.422ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.397 ns" { CLK encoder:inst34|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst34|enc_filter:inst|inst12 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.397 ns" { CLK {} CLK~combout {} encoder:inst34|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst34|enc_filter:inst|inst12 {} } { 0.000ns 0.000ns 1.600ns 3.422ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "encoder:inst37\|enc_filter:inst\|inst6 encoder:inst37\|enc_filter:inst\|inst8 CLK 45 ps " "Info: Found hold time violation between source  pin or register \"encoder:inst37\|enc_filter:inst\|inst6\" and destination pin or register \"encoder:inst37\|enc_filter:inst\|inst8\" for clock \"CLK\" (Hold time is 45 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.253 ns + Largest " "Info: + Largest clock skew is 2.253 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.565 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 8.565 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 142 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 142; CLK Node = 'CLK'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 512 600 112 "CLK" "" } { 448 176 248 464 "CLK" "" } { 608 176 248 624 "CLK" "" } { 928 176 248 944 "CLK" "" } { 768 176 248 784 "CLK" "" } { 728 -64 8 744 "CLK" "" } { 888 -64 8 904 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns encoder:inst37\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] 2 REG LC_X10_Y7_N9 27 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y7_N9; Fanout = 27; REG Node = 'encoder:inst37\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.590 ns) + CELL(0.918 ns) 8.565 ns encoder:inst37\|enc_filter:inst\|inst8 3 REG LC_X12_Y7_N0 2 " "Info: 3: + IC(3.590 ns) + CELL(0.918 ns) = 8.565 ns; Loc. = LC_X12_Y7_N0; Fanout = 2; REG Node = 'encoder:inst37\|enc_filter:inst\|inst8'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.508 ns" { encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst37|enc_filter:inst|inst8 } "NODE_NAME" } } { "enc_filter.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/enc_filter.bdf" { { 264 272 336 344 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 39.40 % ) " "Info: Total cell delay = 3.375 ns ( 39.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.190 ns ( 60.60 % ) " "Info: Total interconnect delay = 5.190 ns ( 60.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.565 ns" { CLK encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst37|enc_filter:inst|inst8 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.565 ns" { CLK {} CLK~combout {} encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst37|enc_filter:inst|inst8 {} } { 0.000ns 0.000ns 1.600ns 3.590ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.312 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 6.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 142 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 142; CLK Node = 'CLK'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 512 600 112 "CLK" "" } { 448 176 248 464 "CLK" "" } { 608 176 248 624 "CLK" "" } { 928 176 248 944 "CLK" "" } { 768 176 248 784 "CLK" "" } { 728 -64 8 744 "CLK" "" } { 888 -64 8 904 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns encoder:inst37\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] 2 REG LC_X10_Y7_N9 27 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y7_N9; Fanout = 27; REG Node = 'encoder:inst37\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.918 ns) 6.312 ns encoder:inst37\|enc_filter:inst\|inst6 3 REG LC_X11_Y7_N8 2 " "Info: 3: + IC(1.337 ns) + CELL(0.918 ns) = 6.312 ns; Loc. = LC_X11_Y7_N8; Fanout = 2; REG Node = 'encoder:inst37\|enc_filter:inst\|inst6'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.255 ns" { encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst37|enc_filter:inst|inst6 } "NODE_NAME" } } { "enc_filter.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/enc_filter.bdf" { { 264 184 248 344 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 53.47 % ) " "Info: Total cell delay = 3.375 ns ( 53.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.937 ns ( 46.53 % ) " "Info: Total interconnect delay = 2.937 ns ( 46.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.312 ns" { CLK encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst37|enc_filter:inst|inst6 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.312 ns" { CLK {} CLK~combout {} encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst37|enc_filter:inst|inst6 {} } { 0.000ns 0.000ns 1.600ns 1.337ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.565 ns" { CLK encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst37|enc_filter:inst|inst8 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.565 ns" { CLK {} CLK~combout {} encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst37|enc_filter:inst|inst8 {} } { 0.000ns 0.000ns 1.600ns 3.590ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.312 ns" { CLK encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst37|enc_filter:inst|inst6 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.312 ns" { CLK {} CLK~combout {} encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst37|enc_filter:inst|inst6 {} } { 0.000ns 0.000ns 1.600ns 1.337ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "enc_filter.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/enc_filter.bdf" { { 264 184 248 344 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.053 ns - Shortest register register " "Info: - Shortest register to register delay is 2.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns encoder:inst37\|enc_filter:inst\|inst6 1 REG LC_X11_Y7_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y7_N8; Fanout = 2; REG Node = 'encoder:inst37\|enc_filter:inst\|inst6'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { encoder:inst37|enc_filter:inst|inst6 } "NODE_NAME" } } { "enc_filter.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/enc_filter.bdf" { { 264 184 248 344 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.773 ns) + CELL(0.280 ns) 2.053 ns encoder:inst37\|enc_filter:inst\|inst8 2 REG LC_X12_Y7_N0 2 " "Info: 2: + IC(1.773 ns) + CELL(0.280 ns) = 2.053 ns; Loc. = LC_X12_Y7_N0; Fanout = 2; REG Node = 'encoder:inst37\|enc_filter:inst\|inst8'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.053 ns" { encoder:inst37|enc_filter:inst|inst6 encoder:inst37|enc_filter:inst|inst8 } "NODE_NAME" } } { "enc_filter.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/enc_filter.bdf" { { 264 272 336 344 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.280 ns ( 13.64 % ) " "Info: Total cell delay = 0.280 ns ( 13.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.773 ns ( 86.36 % ) " "Info: Total interconnect delay = 1.773 ns ( 86.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.053 ns" { encoder:inst37|enc_filter:inst|inst6 encoder:inst37|enc_filter:inst|inst8 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.053 ns" { encoder:inst37|enc_filter:inst|inst6 {} encoder:inst37|enc_filter:inst|inst8 {} } { 0.000ns 1.773ns } { 0.000ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "enc_filter.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/enc_filter.bdf" { { 264 272 336 344 "inst8" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.565 ns" { CLK encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst37|enc_filter:inst|inst8 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.565 ns" { CLK {} CLK~combout {} encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst37|enc_filter:inst|inst8 {} } { 0.000ns 0.000ns 1.600ns 3.590ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.312 ns" { CLK encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst37|enc_filter:inst|inst6 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.312 ns" { CLK {} CLK~combout {} encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst37|enc_filter:inst|inst6 {} } { 0.000ns 0.000ns 1.600ns 1.337ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.053 ns" { encoder:inst37|enc_filter:inst|inst6 encoder:inst37|enc_filter:inst|inst8 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.053 ns" { encoder:inst37|enc_filter:inst|inst6 {} encoder:inst37|enc_filter:inst|inst8 {} } { 0.000ns 1.773ns } { 0.000ns 0.280ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dda_module:inst5\|test:inst13\|acc\[1\] PULSE_WR CLK 7.257 ns register " "Info: tsu for register \"dda_module:inst5\|test:inst13\|acc\[1\]\" (data pin = \"PULSE_WR\", clock pin = \"CLK\") is 7.257 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.605 ns + Longest pin register " "Info: + Longest pin to register delay is 10.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns PULSE_WR 1 PIN PIN_76 30 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_76; Fanout = 30; PIN Node = 'PULSE_WR'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PULSE_WR } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 160 -304 -136 176 "PULSE_WR" "" } { 152 -136 -74 168 "PULSE_WR" "" } { 16 512 600 32 "PULSE_WR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.438 ns) + CELL(0.200 ns) 4.770 ns dda_module:inst5\|test:inst11\|Equal0~0 2 COMB LC_X6_Y6_N1 93 " "Info: 2: + IC(3.438 ns) + CELL(0.200 ns) = 4.770 ns; Loc. = LC_X6_Y6_N1; Fanout = 93; COMB Node = 'dda_module:inst5\|test:inst11\|Equal0~0'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.638 ns" { PULSE_WR dda_module:inst5|test:inst11|Equal0~0 } "NODE_NAME" } } { "test.v" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/test.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(0.200 ns) 6.247 ns dda_module:inst5\|test:inst4\|acc\[5\]~0 3 COMB LC_X5_Y6_N4 48 " "Info: 3: + IC(1.277 ns) + CELL(0.200 ns) = 6.247 ns; Loc. = LC_X5_Y6_N4; Fanout = 48; COMB Node = 'dda_module:inst5\|test:inst4\|acc\[5\]~0'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { dda_module:inst5|test:inst11|Equal0~0 dda_module:inst5|test:inst4|acc[5]~0 } "NODE_NAME" } } { "test.v" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/test.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.115 ns) + CELL(1.243 ns) 10.605 ns dda_module:inst5\|test:inst13\|acc\[1\] 4 REG LC_X10_Y2_N0 3 " "Info: 4: + IC(3.115 ns) + CELL(1.243 ns) = 10.605 ns; Loc. = LC_X10_Y2_N0; Fanout = 3; REG Node = 'dda_module:inst5\|test:inst13\|acc\[1\]'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.358 ns" { dda_module:inst5|test:inst4|acc[5]~0 dda_module:inst5|test:inst13|acc[1] } "NODE_NAME" } } { "test.v" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/test.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.775 ns ( 26.17 % ) " "Info: Total cell delay = 2.775 ns ( 26.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.830 ns ( 73.83 % ) " "Info: Total interconnect delay = 7.830 ns ( 73.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.605 ns" { PULSE_WR dda_module:inst5|test:inst11|Equal0~0 dda_module:inst5|test:inst4|acc[5]~0 dda_module:inst5|test:inst13|acc[1] } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.605 ns" { PULSE_WR {} PULSE_WR~combout {} dda_module:inst5|test:inst11|Equal0~0 {} dda_module:inst5|test:inst4|acc[5]~0 {} dda_module:inst5|test:inst13|acc[1] {} } { 0.000ns 0.000ns 3.438ns 1.277ns 3.115ns } { 0.000ns 1.132ns 0.200ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "test.v" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/test.v" 39 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 142 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 142; CLK Node = 'CLK'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 512 600 112 "CLK" "" } { 448 176 248 464 "CLK" "" } { 608 176 248 624 "CLK" "" } { 928 176 248 944 "CLK" "" } { 768 176 248 784 "CLK" "" } { 728 -64 8 744 "CLK" "" } { 888 -64 8 904 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns dda_module:inst5\|test:inst13\|acc\[1\] 2 REG LC_X10_Y2_N0 3 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X10_Y2_N0; Fanout = 3; REG Node = 'dda_module:inst5\|test:inst13\|acc\[1\]'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK dda_module:inst5|test:inst13|acc[1] } "NODE_NAME" } } { "test.v" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/test.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst5|test:inst13|acc[1] } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst5|test:inst13|acc[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.605 ns" { PULSE_WR dda_module:inst5|test:inst11|Equal0~0 dda_module:inst5|test:inst4|acc[5]~0 dda_module:inst5|test:inst13|acc[1] } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.605 ns" { PULSE_WR {} PULSE_WR~combout {} dda_module:inst5|test:inst11|Equal0~0 {} dda_module:inst5|test:inst4|acc[5]~0 {} dda_module:inst5|test:inst13|acc[1] {} } { 0.000ns 0.000ns 3.438ns 1.277ns 3.115ns } { 0.000ns 1.132ns 0.200ns 0.200ns 1.243ns } "" } } { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst5|test:inst13|acc[1] } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst5|test:inst13|acc[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "NADV Data\[7\] 74373b:inst1\|17 21.544 ns register " "Info: tco from clock \"NADV\" to destination pin \"Data\[7\]\" through register \"74373b:inst1\|17\" is 21.544 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV source 4.705 ns + Longest register " "Info: + Longest clock path from clock \"NADV\" to source register is 4.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns NADV 1 CLK PIN_57 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_57; Fanout = 6; CLK Node = 'NADV'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 112 -304 -136 128 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.373 ns) + CELL(0.200 ns) 4.705 ns 74373b:inst1\|17 2 REG LC_X8_Y6_N2 2 " "Info: 2: + IC(3.373 ns) + CELL(0.200 ns) = 4.705 ns; Loc. = LC_X8_Y6_N2; Fanout = 2; REG Node = '74373b:inst1\|17'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.573 ns" { NADV 74373b:inst1|17 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.332 ns ( 28.31 % ) " "Info: Total cell delay = 1.332 ns ( 28.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.373 ns ( 71.69 % ) " "Info: Total interconnect delay = 3.373 ns ( 71.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.705 ns" { NADV 74373b:inst1|17 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.705 ns" { NADV {} NADV~combout {} 74373b:inst1|17 {} } { 0.000ns 0.000ns 3.373ns } { 0.000ns 1.132ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.839 ns + Longest register pin " "Info: + Longest register to pin delay is 16.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74373b:inst1\|17 1 REG LC_X8_Y6_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y6_N2; Fanout = 2; REG Node = '74373b:inst1\|17'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74373b:inst1|17 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.914 ns) 2.033 ns encoder:inst18\|inst11~0 2 COMB LC_X8_Y6_N5 6 " "Info: 2: + IC(1.119 ns) + CELL(0.914 ns) = 2.033 ns; Loc. = LC_X8_Y6_N5; Fanout = 6; COMB Node = 'encoder:inst18\|inst11~0'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.033 ns" { 74373b:inst1|17 encoder:inst18|inst11~0 } "NODE_NAME" } } { "encoder.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/encoder.bdf" { { 280 216 280 328 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.511 ns) 3.339 ns encoder:inst34\|inst11 3 COMB LC_X8_Y6_N7 16 " "Info: 3: + IC(0.795 ns) + CELL(0.511 ns) = 3.339 ns; Loc. = LC_X8_Y6_N7; Fanout = 16; COMB Node = 'encoder:inst34\|inst11'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { encoder:inst18|inst11~0 encoder:inst34|inst11 } "NODE_NAME" } } { "encoder.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/encoder.bdf" { { 280 216 280 328 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.273 ns) + CELL(0.200 ns) 6.812 ns encoder:inst34\|inst11~_route_through 4 COMB LC_X12_Y1_N2 1 " "Info: 4: + IC(3.273 ns) + CELL(0.200 ns) = 6.812 ns; Loc. = LC_X12_Y1_N2; Fanout = 1; COMB Node = 'encoder:inst34\|inst11~_route_through'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.473 ns" { encoder:inst34|inst11 encoder:inst34|inst11~_route_through } "NODE_NAME" } } { "encoder.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/encoder.bdf" { { 280 216 280 328 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.168 ns) + CELL(0.740 ns) 10.720 ns encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[7\]~49 5 COMB LC_X11_Y7_N0 1 " "Info: 5: + IC(3.168 ns) + CELL(0.740 ns) = 10.720 ns; Loc. = LC_X11_Y7_N0; Fanout = 1; COMB Node = 'encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[7\]~49'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.908 ns" { encoder:inst34|inst11~_route_through encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~49 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "e:/installed software/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.740 ns) 12.193 ns encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[7\]~52 6 COMB LC_X11_Y7_N8 1 " "Info: 6: + IC(0.733 ns) + CELL(0.740 ns) = 12.193 ns; Loc. = LC_X11_Y7_N8; Fanout = 1; COMB Node = 'encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[7\]~52'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~49 encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~52 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "e:/installed software/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.324 ns) + CELL(2.322 ns) 16.839 ns Data\[7\] 7 PIN PIN_87 0 " "Info: 7: + IC(2.324 ns) + CELL(2.322 ns) = 16.839 ns; Loc. = PIN_87; Fanout = 0; PIN Node = 'Data\[7\]'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.646 ns" { encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~52 Data[7] } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 560 408 478 576 "Data\[15..0\]" "" } { 720 408 478 736 "Data\[15..0\]" "" } { 880 408 478 896 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 680 168 238 696 "Data\[15..0\]" "" } { 840 168 238 856 "Data\[15..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 400 408 470 416 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.427 ns ( 32.23 % ) " "Info: Total cell delay = 5.427 ns ( 32.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.412 ns ( 67.77 % ) " "Info: Total interconnect delay = 11.412 ns ( 67.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.839 ns" { 74373b:inst1|17 encoder:inst18|inst11~0 encoder:inst34|inst11 encoder:inst34|inst11~_route_through encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~49 encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~52 Data[7] } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.839 ns" { 74373b:inst1|17 {} encoder:inst18|inst11~0 {} encoder:inst34|inst11 {} encoder:inst34|inst11~_route_through {} encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~49 {} encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~52 {} Data[7] {} } { 0.000ns 1.119ns 0.795ns 3.273ns 3.168ns 0.733ns 2.324ns } { 0.000ns 0.914ns 0.511ns 0.200ns 0.740ns 0.740ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.705 ns" { NADV 74373b:inst1|17 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.705 ns" { NADV {} NADV~combout {} 74373b:inst1|17 {} } { 0.000ns 0.000ns 3.373ns } { 0.000ns 1.132ns 0.200ns } "" } } { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.839 ns" { 74373b:inst1|17 encoder:inst18|inst11~0 encoder:inst34|inst11 encoder:inst34|inst11~_route_through encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~49 encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~52 Data[7] } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.839 ns" { 74373b:inst1|17 {} encoder:inst18|inst11~0 {} encoder:inst34|inst11 {} encoder:inst34|inst11~_route_through {} encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~49 {} encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~52 {} Data[7] {} } { 0.000ns 1.119ns 0.795ns 3.273ns 3.168ns 0.733ns 2.324ns } { 0.000ns 0.914ns 0.511ns 0.200ns 0.740ns 0.740ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "NOE Data\[7\] 18.819 ns Longest " "Info: Longest tpd from source pin \"NOE\" to destination pin \"Data\[7\]\" is 18.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns NOE 1 PIN PIN_67 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_67; Fanout = 1; PIN Node = 'NOE'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NOE } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 232 -304 -136 248 "NOE" "" } { 224 -136 -80 240 "NOE" "" } { 480 176 248 496 "NOE" "" } { 640 176 248 656 "NOE" "" } { 800 176 248 816 "NOE" "" } { 960 176 248 976 "NOE" "" } { 760 -64 8 776 "NOE" "" } { 920 -64 8 936 "NOE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.681 ns) + CELL(0.200 ns) 4.013 ns encoder:inst18\|inst11~0 2 COMB LC_X8_Y6_N5 6 " "Info: 2: + IC(2.681 ns) + CELL(0.200 ns) = 4.013 ns; Loc. = LC_X8_Y6_N5; Fanout = 6; COMB Node = 'encoder:inst18\|inst11~0'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.881 ns" { NOE encoder:inst18|inst11~0 } "NODE_NAME" } } { "encoder.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/encoder.bdf" { { 280 216 280 328 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.511 ns) 5.319 ns encoder:inst34\|inst11 3 COMB LC_X8_Y6_N7 16 " "Info: 3: + IC(0.795 ns) + CELL(0.511 ns) = 5.319 ns; Loc. = LC_X8_Y6_N7; Fanout = 16; COMB Node = 'encoder:inst34\|inst11'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { encoder:inst18|inst11~0 encoder:inst34|inst11 } "NODE_NAME" } } { "encoder.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/encoder.bdf" { { 280 216 280 328 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.273 ns) + CELL(0.200 ns) 8.792 ns encoder:inst34\|inst11~_route_through 4 COMB LC_X12_Y1_N2 1 " "Info: 4: + IC(3.273 ns) + CELL(0.200 ns) = 8.792 ns; Loc. = LC_X12_Y1_N2; Fanout = 1; COMB Node = 'encoder:inst34\|inst11~_route_through'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.473 ns" { encoder:inst34|inst11 encoder:inst34|inst11~_route_through } "NODE_NAME" } } { "encoder.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/encoder.bdf" { { 280 216 280 328 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.168 ns) + CELL(0.740 ns) 12.700 ns encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[7\]~49 5 COMB LC_X11_Y7_N0 1 " "Info: 5: + IC(3.168 ns) + CELL(0.740 ns) = 12.700 ns; Loc. = LC_X11_Y7_N0; Fanout = 1; COMB Node = 'encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[7\]~49'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.908 ns" { encoder:inst34|inst11~_route_through encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~49 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "e:/installed software/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.740 ns) 14.173 ns encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[7\]~52 6 COMB LC_X11_Y7_N8 1 " "Info: 6: + IC(0.733 ns) + CELL(0.740 ns) = 14.173 ns; Loc. = LC_X11_Y7_N8; Fanout = 1; COMB Node = 'encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[7\]~52'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~49 encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~52 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "e:/installed software/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.324 ns) + CELL(2.322 ns) 18.819 ns Data\[7\] 7 PIN PIN_87 0 " "Info: 7: + IC(2.324 ns) + CELL(2.322 ns) = 18.819 ns; Loc. = PIN_87; Fanout = 0; PIN Node = 'Data\[7\]'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.646 ns" { encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~52 Data[7] } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 560 408 478 576 "Data\[15..0\]" "" } { 720 408 478 736 "Data\[15..0\]" "" } { 880 408 478 896 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 680 168 238 696 "Data\[15..0\]" "" } { 840 168 238 856 "Data\[15..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 400 408 470 416 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.845 ns ( 31.06 % ) " "Info: Total cell delay = 5.845 ns ( 31.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.974 ns ( 68.94 % ) " "Info: Total interconnect delay = 12.974 ns ( 68.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.819 ns" { NOE encoder:inst18|inst11~0 encoder:inst34|inst11 encoder:inst34|inst11~_route_through encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~49 encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~52 Data[7] } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.819 ns" { NOE {} NOE~combout {} encoder:inst18|inst11~0 {} encoder:inst34|inst11 {} encoder:inst34|inst11~_route_through {} encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~49 {} encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~52 {} Data[7] {} } { 0.000ns 0.000ns 2.681ns 0.795ns 3.273ns 3.168ns 0.733ns 2.324ns } { 0.000ns 1.132ns 0.200ns 0.511ns 0.200ns 0.740ns 0.740ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dda_module:inst5\|74373b:inst7\|16 Data\[4\] NADV 6.219 ns register " "Info: th for register \"dda_module:inst5\|74373b:inst7\|16\" (data pin = \"Data\[4\]\", clock pin = \"NADV\") is 6.219 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV destination 11.551 ns + Longest register " "Info: + Longest clock path from clock \"NADV\" to destination register is 11.551 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns NADV 1 CLK PIN_57 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_57; Fanout = 6; CLK Node = 'NADV'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 112 -304 -136 128 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.373 ns) + CELL(0.200 ns) 4.705 ns 74373b:inst1\|17 2 REG LC_X8_Y6_N2 2 " "Info: 2: + IC(3.373 ns) + CELL(0.200 ns) = 4.705 ns; Loc. = LC_X8_Y6_N2; Fanout = 2; REG Node = '74373b:inst1\|17'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.573 ns" { NADV 74373b:inst1|17 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.740 ns) 6.630 ns dda_module:inst5\|inst8~0 3 COMB LC_X7_Y6_N7 6 " "Info: 3: + IC(1.185 ns) + CELL(0.740 ns) = 6.630 ns; Loc. = LC_X7_Y6_N7; Fanout = 6; COMB Node = 'dda_module:inst5\|inst8~0'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { 74373b:inst1|17 dda_module:inst5|inst8~0 } "NODE_NAME" } } { "dda_module.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/dda_module.bdf" { { 128 712 776 176 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.525 ns) + CELL(0.511 ns) 9.666 ns dda_module:inst5\|inst10 4 COMB LC_X5_Y5_N2 8 " "Info: 4: + IC(2.525 ns) + CELL(0.511 ns) = 9.666 ns; Loc. = LC_X5_Y5_N2; Fanout = 8; COMB Node = 'dda_module:inst5\|inst10'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.036 ns" { dda_module:inst5|inst8~0 dda_module:inst5|inst10 } "NODE_NAME" } } { "dda_module.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/dda_module.bdf" { { 360 712 776 408 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.374 ns) + CELL(0.511 ns) 11.551 ns dda_module:inst5\|74373b:inst7\|16 5 REG LC_X5_Y5_N8 1 " "Info: 5: + IC(1.374 ns) + CELL(0.511 ns) = 11.551 ns; Loc. = LC_X5_Y5_N8; Fanout = 1; REG Node = 'dda_module:inst5\|74373b:inst7\|16'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.885 ns" { dda_module:inst5|inst10 dda_module:inst5|74373b:inst7|16 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.094 ns ( 26.79 % ) " "Info: Total cell delay = 3.094 ns ( 26.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.457 ns ( 73.21 % ) " "Info: Total interconnect delay = 8.457 ns ( 73.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.551 ns" { NADV 74373b:inst1|17 dda_module:inst5|inst8~0 dda_module:inst5|inst10 dda_module:inst5|74373b:inst7|16 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.551 ns" { NADV {} NADV~combout {} 74373b:inst1|17 {} dda_module:inst5|inst8~0 {} dda_module:inst5|inst10 {} dda_module:inst5|74373b:inst7|16 {} } { 0.000ns 0.000ns 3.373ns 1.185ns 2.525ns 1.374ns } { 0.000ns 1.132ns 0.200ns 0.740ns 0.511ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.332 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Data\[4\] 1 PIN PIN_92 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_92; Fanout = 1; PIN Node = 'Data\[4\]'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[4] } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 560 408 478 576 "Data\[15..0\]" "" } { 720 408 478 736 "Data\[15..0\]" "" } { 880 408 478 896 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 680 168 238 696 "Data\[15..0\]" "" } { 840 168 238 856 "Data\[15..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 400 408 470 416 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Data~11 2 COMB IOC_X6_Y8_N3 7 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X6_Y8_N3; Fanout = 7; COMB Node = 'Data~11'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { Data[4] Data~11 } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 560 408 478 576 "Data\[15..0\]" "" } { 720 408 478 736 "Data\[15..0\]" "" } { 880 408 478 896 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 680 168 238 696 "Data\[15..0\]" "" } { 840 168 238 856 "Data\[15..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 400 408 470 416 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.286 ns) + CELL(0.914 ns) 5.332 ns dda_module:inst5\|74373b:inst7\|16 3 REG LC_X5_Y5_N8 1 " "Info: 3: + IC(3.286 ns) + CELL(0.914 ns) = 5.332 ns; Loc. = LC_X5_Y5_N8; Fanout = 1; REG Node = 'dda_module:inst5\|74373b:inst7\|16'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { Data~11 dda_module:inst5|74373b:inst7|16 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.046 ns ( 38.37 % ) " "Info: Total cell delay = 2.046 ns ( 38.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.286 ns ( 61.63 % ) " "Info: Total interconnect delay = 3.286 ns ( 61.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.332 ns" { Data[4] Data~11 dda_module:inst5|74373b:inst7|16 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.332 ns" { Data[4] {} Data~11 {} dda_module:inst5|74373b:inst7|16 {} } { 0.000ns 0.000ns 3.286ns } { 0.000ns 1.132ns 0.914ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.551 ns" { NADV 74373b:inst1|17 dda_module:inst5|inst8~0 dda_module:inst5|inst10 dda_module:inst5|74373b:inst7|16 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.551 ns" { NADV {} NADV~combout {} 74373b:inst1|17 {} dda_module:inst5|inst8~0 {} dda_module:inst5|inst10 {} dda_module:inst5|74373b:inst7|16 {} } { 0.000ns 0.000ns 3.373ns 1.185ns 2.525ns 1.374ns } { 0.000ns 1.132ns 0.200ns 0.740ns 0.511ns 0.511ns } "" } } { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.332 ns" { Data[4] Data~11 dda_module:inst5|74373b:inst7|16 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.332 ns" { Data[4] {} Data~11 {} dda_module:inst5|74373b:inst7|16 {} } { 0.000ns 0.000ns 3.286ns } { 0.000ns 1.132ns 0.914ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 58 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Peak virtual memory: 178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 14:38:38 2019 " "Info: Processing ended: Wed Mar 27 14:38:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
