Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 42ad43aeb7e747fd857e38980593168a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Data_Mem_Tb_behav xil_defaultlib.Data_Mem_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/CSA/CSA.srcs/sources_1/new/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Data_Mem_Tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Data_Mem_Tb_behav
