INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code_repositories/fpga_code/AXIS_MULTIPLIER/rtl/axis_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code_repositories/fpga_code/AXIS_MULTIPLIER/prj/AXIS_MULTIPLIER.srcs/sources_1/bd/AXIS_MULTIPLIER/ip/AXIS_MULTIPLIER_axis_control_0_0/sim/AXIS_MULTIPLIER_axis_control_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_MULTIPLIER_axis_control_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code_repositories/fpga_code/AXIS_MULTIPLIER/prj/AXIS_MULTIPLIER.srcs/sources_1/bd/AXIS_MULTIPLIER/sim/AXIS_MULTIPLIER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_MULTIPLIER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code_repositories/fpga_code/AXIS_MULTIPLIER/prj/AXIS_MULTIPLIER.srcs/sources_1/bd/AXIS_MULTIPLIER/hdl/AXIS_MULTIPLIER_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_MULTIPLIER_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code_repositories/fpga_code/AXIS_MULTIPLIER/sim/AXIS_MULTIPLIER_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_MULTIPLIER_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code_repositories/fpga_code/AXIS_MULTIPLIER/prj/AXIS_MULTIPLIER.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
