{"Rudy Lauwereins": [0, ["Biomedical electronics serving as physical environmental and emotional watchdogs", ["Rudy Lauwereins"], "https://doi.org/10.1145/2228360.2228362", "dac", 2012]], "Giovanni De Micheli": [0, ["Integrated biosensors for personalized medicine", ["Giovanni De Micheli", "Cristina Boero", "Camilla Baj-Rossi", "Irene Taurino", "Sandro Carrara"], "https://doi.org/10.1145/2228360.2228363", "dac", 2012], ["Physical synthesis onto a Sea-of-Tiles with double-gate silicon nanowire transistors", ["Shashikanth Bobba", "Michele De Marchi", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1145/2228360.2228369", "dac", 2012]], "Cristina Boero": [0, ["Integrated biosensors for personalized medicine", ["Giovanni De Micheli", "Cristina Boero", "Camilla Baj-Rossi", "Irene Taurino", "Sandro Carrara"], "https://doi.org/10.1145/2228360.2228363", "dac", 2012]], "Camilla Baj-Rossi": [0, ["Integrated biosensors for personalized medicine", ["Giovanni De Micheli", "Cristina Boero", "Camilla Baj-Rossi", "Irene Taurino", "Sandro Carrara"], "https://doi.org/10.1145/2228360.2228363", "dac", 2012]], "Irene Taurino": [0, ["Integrated biosensors for personalized medicine", ["Giovanni De Micheli", "Cristina Boero", "Camilla Baj-Rossi", "Irene Taurino", "Sandro Carrara"], "https://doi.org/10.1145/2228360.2228363", "dac", 2012]], "Sandro Carrara": [0, ["Integrated biosensors for personalized medicine", ["Giovanni De Micheli", "Cristina Boero", "Camilla Baj-Rossi", "Irene Taurino", "Sandro Carrara"], "https://doi.org/10.1145/2228360.2228363", "dac", 2012]], "Wayne Burleson": [0, ["Design challenges for secure implantable medical devices", ["Wayne Burleson", "Shane S. Clark", "Benjamin Ransford", "Kevin Fu"], "https://doi.org/10.1145/2228360.2228364", "dac", 2012]], "Shane S. Clark": [0, ["Design challenges for secure implantable medical devices", ["Wayne Burleson", "Shane S. Clark", "Benjamin Ransford", "Kevin Fu"], "https://doi.org/10.1145/2228360.2228364", "dac", 2012]], "Benjamin Ransford": [0, ["Design challenges for secure implantable medical devices", ["Wayne Burleson", "Shane S. Clark", "Benjamin Ransford", "Kevin Fu"], "https://doi.org/10.1145/2228360.2228364", "dac", 2012]], "Kevin Fu": [0, ["Design challenges for secure implantable medical devices", ["Wayne Burleson", "Shane S. Clark", "Benjamin Ransford", "Kevin Fu"], "https://doi.org/10.1145/2228360.2228364", "dac", 2012]], "Yan Luo": [0, ["Design of pin-constrained general-purpose digital microfluidic biochips", ["Yan Luo", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/2228360.2228366", "dac", 2012]], "Krishnendu Chakrabarty": [0, ["Design of pin-constrained general-purpose digital microfluidic biochips", ["Yan Luo", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/2228360.2228366", "dac", 2012], ["TSV open defects in 3D integrated circuits: characterization, test, and optimal spare allocation", ["Fangming Ye", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/2228360.2228545", "dac", 2012]], "Daniel T. Grissom": [0, ["Path scheduling on digital microfluidic biochips", ["Daniel T. Grissom", "Philip Brisk"], "https://doi.org/10.1145/2228360.2228367", "dac", 2012]], "Philip Brisk": [0, ["Path scheduling on digital microfluidic biochips", ["Daniel T. Grissom", "Philip Brisk"], "https://doi.org/10.1145/2228360.2228367", "dac", 2012]], "Zahra Sasanian": [0, ["Realizing reversible circuits using a new class of quantum gates", ["Zahra Sasanian", "Robert Wille", "D. Michael Miller"], "https://doi.org/10.1145/2228360.2228368", "dac", 2012]], "Robert Wille": [0, ["Realizing reversible circuits using a new class of quantum gates", ["Zahra Sasanian", "Robert Wille", "D. Michael Miller"], "https://doi.org/10.1145/2228360.2228368", "dac", 2012]], "D. Michael Miller": [0, ["Realizing reversible circuits using a new class of quantum gates", ["Zahra Sasanian", "Robert Wille", "D. Michael Miller"], "https://doi.org/10.1145/2228360.2228368", "dac", 2012]], "Shashikanth Bobba": [0, ["Physical synthesis onto a Sea-of-Tiles with double-gate silicon nanowire transistors", ["Shashikanth Bobba", "Michele De Marchi", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1145/2228360.2228369", "dac", 2012]], "Michele De Marchi": [0, ["Physical synthesis onto a Sea-of-Tiles with double-gate silicon nanowire transistors", ["Shashikanth Bobba", "Michele De Marchi", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1145/2228360.2228369", "dac", 2012]], "Yusuf Leblebici": [0, ["Physical synthesis onto a Sea-of-Tiles with double-gate silicon nanowire transistors", ["Shashikanth Bobba", "Michele De Marchi", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1145/2228360.2228369", "dac", 2012]], "Vivek D. Tovinakere": [0, ["A semiempirical model for wakeup time estimation in power-gated logic clusters", ["Vivek D. Tovinakere", "Olivier Sentieys", "Steven Derrien"], "https://doi.org/10.1145/2228360.2228371", "dac", 2012]], "Olivier Sentieys": [0, ["A semiempirical model for wakeup time estimation in power-gated logic clusters", ["Vivek D. Tovinakere", "Olivier Sentieys", "Steven Derrien"], "https://doi.org/10.1145/2228360.2228371", "dac", 2012]], "Steven Derrien": [0, ["A semiempirical model for wakeup time estimation in power-gated logic clusters", ["Vivek D. Tovinakere", "Olivier Sentieys", "Steven Derrien"], "https://doi.org/10.1145/2228360.2228371", "dac", 2012]], "Hamid Reza Ghasemi": [0, ["Cost-effective power delivery to support per-core voltage domains for power-constrained processors", ["Hamid Reza Ghasemi", "Abhishek A. Sinkar", "Michael J. Schulte", "Nam Sung Kim"], "https://doi.org/10.1145/2228360.2228372", "dac", 2012]], "Abhishek A. Sinkar": [0, ["Cost-effective power delivery to support per-core voltage domains for power-constrained processors", ["Hamid Reza Ghasemi", "Abhishek A. Sinkar", "Michael J. Schulte", "Nam Sung Kim"], "https://doi.org/10.1145/2228360.2228372", "dac", 2012]], "Michael J. Schulte": [0, ["Cost-effective power delivery to support per-core voltage domains for power-constrained processors", ["Hamid Reza Ghasemi", "Abhishek A. Sinkar", "Michael J. Schulte", "Nam Sung Kim"], "https://doi.org/10.1145/2228360.2228372", "dac", 2012]], "Nam Sung Kim": [0.9872660338878632, ["Cost-effective power delivery to support per-core voltage domains for power-constrained processors", ["Hamid Reza Ghasemi", "Abhishek A. Sinkar", "Michael J. Schulte", "Nam Sung Kim"], "https://doi.org/10.1145/2228360.2228372", "dac", 2012]], "Eric Donkoh": [0, ["A hybrid and adaptive model for predicting register file and SRAM power using a reference design", ["Eric Donkoh", "Alicia Lowery", "Emily Shriver"], "https://doi.org/10.1145/2228360.2228373", "dac", 2012]], "Alicia Lowery": [0, ["A hybrid and adaptive model for predicting register file and SRAM power using a reference design", ["Eric Donkoh", "Alicia Lowery", "Emily Shriver"], "https://doi.org/10.1145/2228360.2228373", "dac", 2012]], "Emily Shriver": [0, ["A hybrid and adaptive model for predicting register file and SRAM power using a reference design", ["Eric Donkoh", "Alicia Lowery", "Emily Shriver"], "https://doi.org/10.1145/2228360.2228373", "dac", 2012]], "Azalia Mirhoseini": [0, ["Coding-based energy minimization for phase change memory", ["Azalia Mirhoseini", "Miodrag Potkonjak", "Farinaz Koushanfar"], "https://doi.org/10.1145/2228360.2228374", "dac", 2012]], "Miodrag Potkonjak": [0, ["Coding-based energy minimization for phase change memory", ["Azalia Mirhoseini", "Miodrag Potkonjak", "Farinaz Koushanfar"], "https://doi.org/10.1145/2228360.2228374", "dac", 2012], ["Hardware Trojan horse benchmark via optimal creation and placement of malicious circuitry", ["Sheng Wei", "Kai Li", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1145/2228360.2228378", "dac", 2012], ["Can EDA combat the rise of electronic counterfeiting?", ["Farinaz Koushanfar", "Saverio Fazzari", "Carl McCants", "William Bryson", "Matthew Sale", "Peilin Song", "Miodrag Potkonjak"], "https://doi.org/10.1145/2228360.2228386", "dac", 2012]], "Farinaz Koushanfar": [0, ["Coding-based energy minimization for phase change memory", ["Azalia Mirhoseini", "Miodrag Potkonjak", "Farinaz Koushanfar"], "https://doi.org/10.1145/2228360.2228374", "dac", 2012], ["Hardware Trojan horse benchmark via optimal creation and placement of malicious circuitry", ["Sheng Wei", "Kai Li", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1145/2228360.2228378", "dac", 2012], ["Can EDA combat the rise of electronic counterfeiting?", ["Farinaz Koushanfar", "Saverio Fazzari", "Carl McCants", "William Bryson", "Matthew Sale", "Peilin Song", "Miodrag Potkonjak"], "https://doi.org/10.1145/2228360.2228386", "dac", 2012], ["EDA for secure and dependable cybercars: challenges and opportunities", ["Farinaz Koushanfar", "Ahmad-Reza Sadeghi", "Herve Seudie"], "https://doi.org/10.1145/2228360.2228402", "dac", 2012]], "Giovanni Agosta": [0, ["A code morphing methodology to automate power analysis countermeasures", ["Giovanni Agosta", "Alessandro Barenghi", "Gerardo Pelosi"], "https://doi.org/10.1145/2228360.2228376", "dac", 2012]], "Alessandro Barenghi": [0, ["A code morphing methodology to automate power analysis countermeasures", ["Giovanni Agosta", "Alessandro Barenghi", "Gerardo Pelosi"], "https://doi.org/10.1145/2228360.2228376", "dac", 2012]], "Gerardo Pelosi": [0, ["A code morphing methodology to automate power analysis countermeasures", ["Giovanni Agosta", "Alessandro Barenghi", "Gerardo Pelosi"], "https://doi.org/10.1145/2228360.2228376", "dac", 2012]], "Jeyavijayan Rajendran": [0, ["Security analysis of logic obfuscation", ["Jeyavijayan Rajendran", "Youngok Pino", "Ozgur Sinanoglu", "Ramesh Karri"], "https://doi.org/10.1145/2228360.2228377", "dac", 2012]], "Youngok Pino": [0, ["Security analysis of logic obfuscation", ["Jeyavijayan Rajendran", "Youngok Pino", "Ozgur Sinanoglu", "Ramesh Karri"], "https://doi.org/10.1145/2228360.2228377", "dac", 2012]], "Ozgur Sinanoglu": [0, ["Security analysis of logic obfuscation", ["Jeyavijayan Rajendran", "Youngok Pino", "Ozgur Sinanoglu", "Ramesh Karri"], "https://doi.org/10.1145/2228360.2228377", "dac", 2012]], "Ramesh Karri": [0, ["Security analysis of logic obfuscation", ["Jeyavijayan Rajendran", "Youngok Pino", "Ozgur Sinanoglu", "Ramesh Karri"], "https://doi.org/10.1145/2228360.2228377", "dac", 2012], ["Invariance-based concurrent error detection for advanced encryption standard", ["Xiaofei Guo", "Ramesh Karri"], "https://doi.org/10.1145/2228360.2228463", "dac", 2012]], "Sheng Wei": [0, ["Hardware Trojan horse benchmark via optimal creation and placement of malicious circuitry", ["Sheng Wei", "Kai Li", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1145/2228360.2228378", "dac", 2012]], "Kai Li": [0, ["Hardware Trojan horse benchmark via optimal creation and placement of malicious circuitry", ["Sheng Wei", "Kai Li", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1145/2228360.2228378", "dac", 2012]], "Domenic Forte": [0, ["On improving the uniqueness of silicon-based physically unclonable functions via optical proximity correction", ["Domenic Forte", "Ankur Srivastava"], "https://doi.org/10.1145/2228360.2228379", "dac", 2012]], "Ankur Srivastava": [0, ["On improving the uniqueness of silicon-based physically unclonable functions via optical proximity correction", ["Domenic Forte", "Ankur Srivastava"], "https://doi.org/10.1145/2228360.2228379", "dac", 2012]], "Zhenman Fang": [0, ["Transformer: a functional-driven cycle-accurate multicore simulator", ["Zhenman Fang", "Qinghao Min", "Keyong Zhou", "Yi Lu", "Yibin Hu", "Weihua Zhang", "Haibo Chen", "Jian Li", "Binyu Zang"], "https://doi.org/10.1145/2228360.2228381", "dac", 2012]], "Qinghao Min": [6.970769794722997e-11, ["Transformer: a functional-driven cycle-accurate multicore simulator", ["Zhenman Fang", "Qinghao Min", "Keyong Zhou", "Yi Lu", "Yibin Hu", "Weihua Zhang", "Haibo Chen", "Jian Li", "Binyu Zang"], "https://doi.org/10.1145/2228360.2228381", "dac", 2012]], "Keyong Zhou": [0, ["Transformer: a functional-driven cycle-accurate multicore simulator", ["Zhenman Fang", "Qinghao Min", "Keyong Zhou", "Yi Lu", "Yibin Hu", "Weihua Zhang", "Haibo Chen", "Jian Li", "Binyu Zang"], "https://doi.org/10.1145/2228360.2228381", "dac", 2012]], "Yi Lu": [0, ["Transformer: a functional-driven cycle-accurate multicore simulator", ["Zhenman Fang", "Qinghao Min", "Keyong Zhou", "Yi Lu", "Yibin Hu", "Weihua Zhang", "Haibo Chen", "Jian Li", "Binyu Zang"], "https://doi.org/10.1145/2228360.2228381", "dac", 2012]], "Yibin Hu": [0, ["Transformer: a functional-driven cycle-accurate multicore simulator", ["Zhenman Fang", "Qinghao Min", "Keyong Zhou", "Yi Lu", "Yibin Hu", "Weihua Zhang", "Haibo Chen", "Jian Li", "Binyu Zang"], "https://doi.org/10.1145/2228360.2228381", "dac", 2012]], "Weihua Zhang": [0, ["Transformer: a functional-driven cycle-accurate multicore simulator", ["Zhenman Fang", "Qinghao Min", "Keyong Zhou", "Yi Lu", "Yibin Hu", "Weihua Zhang", "Haibo Chen", "Jian Li", "Binyu Zang"], "https://doi.org/10.1145/2228360.2228381", "dac", 2012]], "Haibo Chen": [0, ["Transformer: a functional-driven cycle-accurate multicore simulator", ["Zhenman Fang", "Qinghao Min", "Keyong Zhou", "Yi Lu", "Yibin Hu", "Weihua Zhang", "Haibo Chen", "Jian Li", "Binyu Zang"], "https://doi.org/10.1145/2228360.2228381", "dac", 2012]], "Jian Li": [0, ["Transformer: a functional-driven cycle-accurate multicore simulator", ["Zhenman Fang", "Qinghao Min", "Keyong Zhou", "Yi Lu", "Yibin Hu", "Weihua Zhang", "Haibo Chen", "Jian Li", "Binyu Zang"], "https://doi.org/10.1145/2228360.2228381", "dac", 2012]], "Binyu Zang": [0, ["Transformer: a functional-driven cycle-accurate multicore simulator", ["Zhenman Fang", "Qinghao Min", "Keyong Zhou", "Yi Lu", "Yibin Hu", "Weihua Zhang", "Haibo Chen", "Jian Li", "Binyu Zang"], "https://doi.org/10.1145/2228360.2228381", "dac", 2012]], "Sara Vinco": [0, ["SAGA: SystemC acceleration on GPU architectures", ["Sara Vinco", "Debapriya Chatterjee", "Valeria Bertacco", "Franco Fummi"], "https://doi.org/10.1145/2228360.2228382", "dac", 2012]], "Debapriya Chatterjee": [0, ["SAGA: SystemC acceleration on GPU architectures", ["Sara Vinco", "Debapriya Chatterjee", "Valeria Bertacco", "Franco Fummi"], "https://doi.org/10.1145/2228360.2228382", "dac", 2012], ["Checking architectural outputs instruction-by-instruction on acceleration platforms", ["Debapriya Chatterjee", "Anatoly Koyfman", "Ronny Morad", "Avi Ziv", "Valeria Bertacco"], "https://doi.org/10.1145/2228360.2228531", "dac", 2012]], "Valeria Bertacco": [0, ["SAGA: SystemC acceleration on GPU architectures", ["Sara Vinco", "Debapriya Chatterjee", "Valeria Bertacco", "Franco Fummi"], "https://doi.org/10.1145/2228360.2228382", "dac", 2012], ["Humans for EDA and EDA for humans", ["Valeria Bertacco"], "https://doi.org/10.1145/2228360.2228492", "dac", 2012], ["Checking architectural outputs instruction-by-instruction on acceleration platforms", ["Debapriya Chatterjee", "Anatoly Koyfman", "Ronny Morad", "Avi Ziv", "Valeria Bertacco"], "https://doi.org/10.1145/2228360.2228531", "dac", 2012]], "Franco Fummi": [0, ["SAGA: SystemC acceleration on GPU architectures", ["Sara Vinco", "Debapriya Chatterjee", "Valeria Bertacco", "Franco Fummi"], "https://doi.org/10.1145/2228360.2228382", "dac", 2012]], "Luis Gabriel Murillo": [0, ["Synchronization for hybrid MPSoC full-system simulation", ["Luis Gabriel Murillo", "Juan Fernando Eusse", "Jovana Jovic", "Sergey Yakoushkin", "Rainer Leupers", "Gerd Ascheid"], "https://doi.org/10.1145/2228360.2228383", "dac", 2012]], "Juan Fernando Eusse": [0, ["Synchronization for hybrid MPSoC full-system simulation", ["Luis Gabriel Murillo", "Juan Fernando Eusse", "Jovana Jovic", "Sergey Yakoushkin", "Rainer Leupers", "Gerd Ascheid"], "https://doi.org/10.1145/2228360.2228383", "dac", 2012]], "Jovana Jovic": [0, ["Synchronization for hybrid MPSoC full-system simulation", ["Luis Gabriel Murillo", "Juan Fernando Eusse", "Jovana Jovic", "Sergey Yakoushkin", "Rainer Leupers", "Gerd Ascheid"], "https://doi.org/10.1145/2228360.2228383", "dac", 2012]], "Sergey Yakoushkin": [0, ["Synchronization for hybrid MPSoC full-system simulation", ["Luis Gabriel Murillo", "Juan Fernando Eusse", "Jovana Jovic", "Sergey Yakoushkin", "Rainer Leupers", "Gerd Ascheid"], "https://doi.org/10.1145/2228360.2228383", "dac", 2012]], "Rainer Leupers": [0, ["Synchronization for hybrid MPSoC full-system simulation", ["Luis Gabriel Murillo", "Juan Fernando Eusse", "Jovana Jovic", "Sergey Yakoushkin", "Rainer Leupers", "Gerd Ascheid"], "https://doi.org/10.1145/2228360.2228383", "dac", 2012], ["Communication-aware mapping of KPN applications onto heterogeneous MPSoCs", ["Jeronimo Castrillon", "Andreas Tretter", "Rainer Leupers", "Gerd Ascheid"], "https://doi.org/10.1145/2228360.2228597", "dac", 2012]], "Gerd Ascheid": [0, ["Synchronization for hybrid MPSoC full-system simulation", ["Luis Gabriel Murillo", "Juan Fernando Eusse", "Jovana Jovic", "Sergey Yakoushkin", "Rainer Leupers", "Gerd Ascheid"], "https://doi.org/10.1145/2228360.2228383", "dac", 2012], ["Communication-aware mapping of KPN applications onto heterogeneous MPSoCs", ["Jeronimo Castrillon", "Andreas Tretter", "Rainer Leupers", "Gerd Ascheid"], "https://doi.org/10.1145/2228360.2228597", "dac", 2012]], "Yu-Hung Huang": [0, ["A non-intrusive timing synchronization interface for hardware-assisted HW/SW co-simulation", ["Yu-Hung Huang", "Yi-Shan Lu", "Hsin-I Wu", "Ren-Song Tsay"], "https://doi.org/10.1145/2228360.2228384", "dac", 2012]], "Yi-Shan Lu": [0, ["A non-intrusive timing synchronization interface for hardware-assisted HW/SW co-simulation", ["Yu-Hung Huang", "Yi-Shan Lu", "Hsin-I Wu", "Ren-Song Tsay"], "https://doi.org/10.1145/2228360.2228384", "dac", 2012]], "Hsin-I Wu": [0.002641058061271906, ["A non-intrusive timing synchronization interface for hardware-assisted HW/SW co-simulation", ["Yu-Hung Huang", "Yi-Shan Lu", "Hsin-I Wu", "Ren-Song Tsay"], "https://doi.org/10.1145/2228360.2228384", "dac", 2012]], "Ren-Song Tsay": [0, ["A non-intrusive timing synchronization interface for hardware-assisted HW/SW co-simulation", ["Yu-Hung Huang", "Yi-Shan Lu", "Hsin-I Wu", "Ren-Song Tsay"], "https://doi.org/10.1145/2228360.2228384", "dac", 2012]], "Saverio Fazzari": [0, ["Can EDA combat the rise of electronic counterfeiting?", ["Farinaz Koushanfar", "Saverio Fazzari", "Carl McCants", "William Bryson", "Matthew Sale", "Peilin Song", "Miodrag Potkonjak"], "https://doi.org/10.1145/2228360.2228386", "dac", 2012]], "Carl McCants": [0, ["Can EDA combat the rise of electronic counterfeiting?", ["Farinaz Koushanfar", "Saverio Fazzari", "Carl McCants", "William Bryson", "Matthew Sale", "Peilin Song", "Miodrag Potkonjak"], "https://doi.org/10.1145/2228360.2228386", "dac", 2012]], "William Bryson": [0, ["Can EDA combat the rise of electronic counterfeiting?", ["Farinaz Koushanfar", "Saverio Fazzari", "Carl McCants", "William Bryson", "Matthew Sale", "Peilin Song", "Miodrag Potkonjak"], "https://doi.org/10.1145/2228360.2228386", "dac", 2012]], "Matthew Sale": [0, ["Can EDA combat the rise of electronic counterfeiting?", ["Farinaz Koushanfar", "Saverio Fazzari", "Carl McCants", "William Bryson", "Matthew Sale", "Peilin Song", "Miodrag Potkonjak"], "https://doi.org/10.1145/2228360.2228386", "dac", 2012]], "Peilin Song": [2.4691787984920666e-05, ["Can EDA combat the rise of electronic counterfeiting?", ["Farinaz Koushanfar", "Saverio Fazzari", "Carl McCants", "William Bryson", "Matthew Sale", "Peilin Song", "Miodrag Potkonjak"], "https://doi.org/10.1145/2228360.2228386", "dac", 2012]], "Jyothi Bhaskarr Velamala": [0, ["Physics matters: statistical aging prediction under trapping/detrapping", ["Jyothi Bhaskarr Velamala", "Ketul Sutaria", "Takashi Sato", "Yu Cao"], "https://doi.org/10.1145/2228360.2228388", "dac", 2012]], "Ketul Sutaria": [0, ["Physics matters: statistical aging prediction under trapping/detrapping", ["Jyothi Bhaskarr Velamala", "Ketul Sutaria", "Takashi Sato", "Yu Cao"], "https://doi.org/10.1145/2228360.2228388", "dac", 2012]], "Takashi Sato": [0, ["Physics matters: statistical aging prediction under trapping/detrapping", ["Jyothi Bhaskarr Velamala", "Ketul Sutaria", "Takashi Sato", "Yu Cao"], "https://doi.org/10.1145/2228360.2228388", "dac", 2012]], "Yu Cao": [0, ["Physics matters: statistical aging prediction under trapping/detrapping", ["Jyothi Bhaskarr Velamala", "Ketul Sutaria", "Takashi Sato", "Yu Cao"], "https://doi.org/10.1145/2228360.2228388", "dac", 2012], ["Exploring sub-20nm FinFET design with predictive technology models", ["Saurabh Sinha", "Greg Yeric", "Vikas Chandra", "Brian Cline", "Yu Cao"], "https://doi.org/10.1145/2228360.2228414", "dac", 2012]], "Xuchu Hu": [0, ["Library-aware resonant clock synthesis (LARCS)", ["Xuchu Hu", "Walter James Condley", "Matthew R. Guthaus"], "https://doi.org/10.1145/2228360.2228389", "dac", 2012]], "Walter James Condley": [0, ["Library-aware resonant clock synthesis (LARCS)", ["Xuchu Hu", "Walter James Condley", "Matthew R. Guthaus"], "https://doi.org/10.1145/2228360.2228389", "dac", 2012]], "Matthew R. Guthaus": [0, ["Library-aware resonant clock synthesis (LARCS)", ["Xuchu Hu", "Walter James Condley", "Matthew R. Guthaus"], "https://doi.org/10.1145/2228360.2228389", "dac", 2012]], "Abhishek": [0, ["Incremental power grid verification", ["Abhishek", "Farid N. Najm"], "https://doi.org/10.1145/2228360.2228390", "dac", 2012]], "Farid N. Najm": [0, ["Incremental power grid verification", ["Abhishek", "Farid N. Najm"], "https://doi.org/10.1145/2228360.2228390", "dac", 2012]], "Xin Zhao": [0, ["Analysis of DC current crowding in through-silicon-vias and its impact on power integrity in 3D ICs", ["Xin Zhao", "Michael Scheuermann", "Sung Kyu Lim"], "https://doi.org/10.1145/2228360.2228391", "dac", 2012]], "Michael Scheuermann": [0, ["Analysis of DC current crowding in through-silicon-vias and its impact on power integrity in 3D ICs", ["Xin Zhao", "Michael Scheuermann", "Sung Kyu Lim"], "https://doi.org/10.1145/2228360.2228391", "dac", 2012]], "Sung Kyu Lim": [0.9975332617759705, ["Analysis of DC current crowding in through-silicon-vias and its impact on power integrity in 3D ICs", ["Xin Zhao", "Michael Scheuermann", "Sung Kyu Lim"], "https://doi.org/10.1145/2228360.2228391", "dac", 2012], ["Chip/package co-analysis of thermo-mechanical stress and reliability in TSV-based 3D ICs", ["Moongon Jung", "David Z. Pan", "Sung Kyu Lim"], "https://doi.org/10.1145/2228360.2228419", "dac", 2012], ["Exploiting die-to-die thermal coupling in 3D IC placement", ["Krit Athikulwongse", "Mohit Pathak", "Sung Kyu Lim"], "https://doi.org/10.1145/2228360.2228495", "dac", 2012]], "Deokwoo Jung": [0.9935692250728607, ["Tracking appliance usage information in residential settings using off-the-shelf low-frequency meters", ["Deokwoo Jung", "Andreas Savvides", "Athanasios Bamis"], "https://doi.org/10.1145/2228360.2228393", "dac", 2012]], "Andreas Savvides": [0, ["Tracking appliance usage information in residential settings using off-the-shelf low-frequency meters", ["Deokwoo Jung", "Andreas Savvides", "Athanasios Bamis"], "https://doi.org/10.1145/2228360.2228393", "dac", 2012]], "Athanasios Bamis": [0, ["Tracking appliance usage information in residential settings using off-the-shelf low-frequency meters", ["Deokwoo Jung", "Andreas Savvides", "Athanasios Bamis"], "https://doi.org/10.1145/2228360.2228393", "dac", 2012]], "Xiaorong Zhang": [0, ["Implementing an FPGA system for real-time intent recognition for prosthetic legs", ["Xiaorong Zhang", "He Huang", "Qing Yang"], "https://doi.org/10.1145/2228360.2228394", "dac", 2012]], "He Huang": [0, ["Implementing an FPGA system for real-time intent recognition for prosthetic legs", ["Xiaorong Zhang", "He Huang", "Qing Yang"], "https://doi.org/10.1145/2228360.2228394", "dac", 2012]], "Qing Yang": [0.00010747280612122267, ["Implementing an FPGA system for real-time intent recognition for prosthetic legs", ["Xiaorong Zhang", "He Huang", "Qing Yang"], "https://doi.org/10.1145/2228360.2228394", "dac", 2012]], "Fa Wang": [9.835312766881543e-06, ["Statistical design and optimization for adaptive post-silicon tuning of MEMS filters", ["Fa Wang", "Gokce Keskin", "Andrew Phelps", "Jonathan Rotner", "Xin Li", "Gary K. Fedder", "Tamal Mukherjee", "Lawrence T. Pileggi"], "https://doi.org/10.1145/2228360.2228395", "dac", 2012]], "Gokce Keskin": [0, ["Statistical design and optimization for adaptive post-silicon tuning of MEMS filters", ["Fa Wang", "Gokce Keskin", "Andrew Phelps", "Jonathan Rotner", "Xin Li", "Gary K. Fedder", "Tamal Mukherjee", "Lawrence T. Pileggi"], "https://doi.org/10.1145/2228360.2228395", "dac", 2012]], "Andrew Phelps": [0, ["Statistical design and optimization for adaptive post-silicon tuning of MEMS filters", ["Fa Wang", "Gokce Keskin", "Andrew Phelps", "Jonathan Rotner", "Xin Li", "Gary K. Fedder", "Tamal Mukherjee", "Lawrence T. Pileggi"], "https://doi.org/10.1145/2228360.2228395", "dac", 2012]], "Jonathan Rotner": [0, ["Statistical design and optimization for adaptive post-silicon tuning of MEMS filters", ["Fa Wang", "Gokce Keskin", "Andrew Phelps", "Jonathan Rotner", "Xin Li", "Gary K. Fedder", "Tamal Mukherjee", "Lawrence T. Pileggi"], "https://doi.org/10.1145/2228360.2228395", "dac", 2012]], "Xin Li": [0, ["Statistical design and optimization for adaptive post-silicon tuning of MEMS filters", ["Fa Wang", "Gokce Keskin", "Andrew Phelps", "Jonathan Rotner", "Xin Li", "Gary K. Fedder", "Tamal Mukherjee", "Lawrence T. Pileggi"], "https://doi.org/10.1145/2228360.2228395", "dac", 2012], ["An information-theoretic framework for optimal temperature sensor allocation and full-chip thermal monitoring", ["Huapeng Zhou", "Xin Li", "Chen-Yong Cher", "Eren Kursun", "Haifeng Qian", "Shi-Chune Yao"], "https://doi.org/10.1145/2228360.2228476", "dac", 2012]], "Gary K. Fedder": [0, ["Statistical design and optimization for adaptive post-silicon tuning of MEMS filters", ["Fa Wang", "Gokce Keskin", "Andrew Phelps", "Jonathan Rotner", "Xin Li", "Gary K. Fedder", "Tamal Mukherjee", "Lawrence T. Pileggi"], "https://doi.org/10.1145/2228360.2228395", "dac", 2012]], "Tamal Mukherjee": [0, ["Statistical design and optimization for adaptive post-silicon tuning of MEMS filters", ["Fa Wang", "Gokce Keskin", "Andrew Phelps", "Jonathan Rotner", "Xin Li", "Gary K. Fedder", "Tamal Mukherjee", "Lawrence T. Pileggi"], "https://doi.org/10.1145/2228360.2228395", "dac", 2012]], "Lawrence T. Pileggi": [0, ["Statistical design and optimization for adaptive post-silicon tuning of MEMS filters", ["Fa Wang", "Gokce Keskin", "Andrew Phelps", "Jonathan Rotner", "Xin Li", "Gary K. Fedder", "Tamal Mukherjee", "Lawrence T. Pileggi"], "https://doi.org/10.1145/2228360.2228395", "dac", 2012]], "G. Reza Chaji": [0, ["Generic low-cost characterization of Vth and mobility variations in LTPS TFTs for non-uniformity calibration of active-matrix OLED displays", ["G. Reza Chaji", "Javid Jaffari"], "https://doi.org/10.1145/2228360.2228396", "dac", 2012]], "Javid Jaffari": [0, ["Generic low-cost characterization of Vth and mobility variations in LTPS TFTs for non-uniformity calibration of active-matrix OLED displays", ["G. Reza Chaji", "Javid Jaffari"], "https://doi.org/10.1145/2228360.2228396", "dac", 2012]], "Jia Huang": [0, ["Towards fault-tolerant embedded systems with imperfect fault detection", ["Jia Huang", "Kai Huang", "Andreas Raabe", "Christian Buckl", "Alois Knoll"], "https://doi.org/10.1145/2228360.2228398", "dac", 2012]], "Kai Huang": [0, ["Towards fault-tolerant embedded systems with imperfect fault detection", ["Jia Huang", "Kai Huang", "Andreas Raabe", "Christian Buckl", "Alois Knoll"], "https://doi.org/10.1145/2228360.2228398", "dac", 2012], ["Conforming the runtime inputs for hard real-time embedded systems", ["Kai Huang", "Gang Chen", "Christian Buckl", "Alois Knoll"], "https://doi.org/10.1145/2228360.2228436", "dac", 2012]], "Andreas Raabe": [0, ["Towards fault-tolerant embedded systems with imperfect fault detection", ["Jia Huang", "Kai Huang", "Andreas Raabe", "Christian Buckl", "Alois Knoll"], "https://doi.org/10.1145/2228360.2228398", "dac", 2012]], "Christian Buckl": [0, ["Towards fault-tolerant embedded systems with imperfect fault detection", ["Jia Huang", "Kai Huang", "Andreas Raabe", "Christian Buckl", "Alois Knoll"], "https://doi.org/10.1145/2228360.2228398", "dac", 2012], ["Conforming the runtime inputs for hard real-time embedded systems", ["Kai Huang", "Gang Chen", "Christian Buckl", "Alois Knoll"], "https://doi.org/10.1145/2228360.2228436", "dac", 2012]], "Alois Knoll": [0, ["Towards fault-tolerant embedded systems with imperfect fault detection", ["Jia Huang", "Kai Huang", "Andreas Raabe", "Christian Buckl", "Alois Knoll"], "https://doi.org/10.1145/2228360.2228398", "dac", 2012], ["Conforming the runtime inputs for hard real-time embedded systems", ["Kai Huang", "Gang Chen", "Christian Buckl", "Alois Knoll"], "https://doi.org/10.1145/2228360.2228436", "dac", 2012]], "Ivan Ukhov": [0, ["Steady-state dynamic temperature analysis and reliability optimization for embedded multiprocessor systems", ["Ivan Ukhov", "Min Bao", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/2228360.2228399", "dac", 2012]], "Min Bao": [0, ["Steady-state dynamic temperature analysis and reliability optimization for embedded multiprocessor systems", ["Ivan Ukhov", "Min Bao", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/2228360.2228399", "dac", 2012]], "Petru Eles": [0, ["Steady-state dynamic temperature analysis and reliability optimization for embedded multiprocessor systems", ["Ivan Ukhov", "Min Bao", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/2228360.2228399", "dac", 2012]], "Zebo Peng": [0, ["Steady-state dynamic temperature analysis and reliability optimization for embedded multiprocessor systems", ["Ivan Ukhov", "Min Bao", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/2228360.2228399", "dac", 2012]], "Michael Eberl": [0, ["Considering diagnosis functionality during automatic system-level design of automotive networks", ["Michael Eberl", "Michael Glass", "Jurgen Teich", "Ulrich Abelein"], "https://doi.org/10.1145/2228360.2228400", "dac", 2012]], "Michael Glass": [0, ["Considering diagnosis functionality during automatic system-level design of automotive networks", ["Michael Eberl", "Michael Glass", "Jurgen Teich", "Ulrich Abelein"], "https://doi.org/10.1145/2228360.2228400", "dac", 2012]], "Jurgen Teich": [0, ["Considering diagnosis functionality during automatic system-level design of automotive networks", ["Michael Eberl", "Michael Glass", "Jurgen Teich", "Ulrich Abelein"], "https://doi.org/10.1145/2228360.2228400", "dac", 2012]], "Ulrich Abelein": [0, ["Considering diagnosis functionality during automatic system-level design of automotive networks", ["Michael Eberl", "Michael Glass", "Jurgen Teich", "Ulrich Abelein"], "https://doi.org/10.1145/2228360.2228400", "dac", 2012]], "Yi Wang": [0.0003460402149357833, ["Meta-Cure: a reliability enhancement strategy for metadata in NAND flash memory storage systems", ["Yi Wang", "Luis Angel D. Bathen", "Nikil D. Dutt", "Zili Shao"], "https://doi.org/10.1145/2228360.2228401", "dac", 2012]], "Luis Angel D. Bathen": [0, ["Meta-Cure: a reliability enhancement strategy for metadata in NAND flash memory storage systems", ["Yi Wang", "Luis Angel D. Bathen", "Nikil D. Dutt", "Zili Shao"], "https://doi.org/10.1145/2228360.2228401", "dac", 2012], ["HaVOC: a hybrid memory-aware virtualization layer for on-chip distributed ScratchPad and non-volatile memories", ["Luis Angel D. Bathen", "Nikil D. Dutt"], "https://doi.org/10.1145/2228360.2228438", "dac", 2012]], "Nikil D. Dutt": [0, ["Meta-Cure: a reliability enhancement strategy for metadata in NAND flash memory storage systems", ["Yi Wang", "Luis Angel D. Bathen", "Nikil D. Dutt", "Zili Shao"], "https://doi.org/10.1145/2228360.2228401", "dac", 2012], ["HaVOC: a hybrid memory-aware virtualization layer for on-chip distributed ScratchPad and non-volatile memories", ["Luis Angel D. Bathen", "Nikil D. Dutt"], "https://doi.org/10.1145/2228360.2228438", "dac", 2012]], "Zili Shao": [0, ["Meta-Cure: a reliability enhancement strategy for metadata in NAND flash memory storage systems", ["Yi Wang", "Luis Angel D. Bathen", "Nikil D. Dutt", "Zili Shao"], "https://doi.org/10.1145/2228360.2228401", "dac", 2012]], "Ahmad-Reza Sadeghi": [0, ["EDA for secure and dependable cybercars: challenges and opportunities", ["Farinaz Koushanfar", "Ahmad-Reza Sadeghi", "Herve Seudie"], "https://doi.org/10.1145/2228360.2228402", "dac", 2012]], "Herve Seudie": [0, ["EDA for secure and dependable cybercars: challenges and opportunities", ["Farinaz Koushanfar", "Ahmad-Reza Sadeghi", "Herve Seudie"], "https://doi.org/10.1145/2228360.2228402", "dac", 2012]], "Xavier Jimenez": [0, ["Software controlled cell bit-density to improve NAND flash lifetime", ["Xavier Jimenez", "David Novo", "Paolo Ienne"], "https://doi.org/10.1145/2228360.2228404", "dac", 2012]], "David Novo": [0, ["Software controlled cell bit-density to improve NAND flash lifetime", ["Xavier Jimenez", "David Novo", "Paolo Ienne"], "https://doi.org/10.1145/2228360.2228404", "dac", 2012]], "Paolo Ienne": [0, ["Software controlled cell bit-density to improve NAND flash lifetime", ["Xavier Jimenez", "David Novo", "Paolo Ienne"], "https://doi.org/10.1145/2228360.2228404", "dac", 2012]], "Chundong Wang": [0.18399334698915482, ["Observational wear leveling: an efficient algorithm for flash memory management", ["Chundong Wang", "Weng-Fai Wong"], "https://doi.org/10.1145/2228360.2228405", "dac", 2012]], "Weng-Fai Wong": [0, ["Observational wear leveling: an efficient algorithm for flash memory management", ["Chundong Wang", "Weng-Fai Wong"], "https://doi.org/10.1145/2228360.2228405", "dac", 2012]], "Adwait Jog": [0, ["Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs", ["Adwait Jog", "Asit K. Mishra", "Cong Xu", "Yuan Xie", "Vijaykrishnan Narayanan", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2228360.2228406", "dac", 2012]], "Asit K. Mishra": [0, ["Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs", ["Adwait Jog", "Asit K. Mishra", "Cong Xu", "Yuan Xie", "Vijaykrishnan Narayanan", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2228360.2228406", "dac", 2012]], "Cong Xu": [0, ["Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs", ["Adwait Jog", "Asit K. Mishra", "Cong Xu", "Yuan Xie", "Vijaykrishnan Narayanan", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2228360.2228406", "dac", 2012]], "Yuan Xie": [0, ["Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs", ["Adwait Jog", "Asit K. Mishra", "Cong Xu", "Yuan Xie", "Vijaykrishnan Narayanan", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2228360.2228406", "dac", 2012], ["Point and discard: a hard-error-tolerant architecture for non-volatile last level caches", ["Jue Wang", "Xiangyu Dong", "Yuan Xie"], "https://doi.org/10.1145/2228360.2228407", "dac", 2012], ["PS3-RAM: a fast portable and scalable statistical STT-RAM reliability analysis method", ["Wujie Wen", "Yaojun Zhang", "Yiran Chen", "Yu Wang", "Yuan Xie"], "https://doi.org/10.1145/2228360.2228580", "dac", 2012]], "Vijaykrishnan Narayanan": [0, ["Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs", ["Adwait Jog", "Asit K. Mishra", "Cong Xu", "Yuan Xie", "Vijaykrishnan Narayanan", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2228360.2228406", "dac", 2012], ["Accelerating neuromorphic vision algorithms for recognition", ["Ahmed Al-Maashri", "Michael DeBole", "Matthew Cotter", "Nandhini Chandramoorthy", "Yang Xiao", "Vijaykrishnan Narayanan", "Chaitali Chakrabarti"], "https://doi.org/10.1145/2228360.2228465", "dac", 2012]], "Ravishankar R. Iyer": [0, ["Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs", ["Adwait Jog", "Asit K. Mishra", "Cong Xu", "Yuan Xie", "Vijaykrishnan Narayanan", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2228360.2228406", "dac", 2012]], "Chita R. Das": [0, ["Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs", ["Adwait Jog", "Asit K. Mishra", "Cong Xu", "Yuan Xie", "Vijaykrishnan Narayanan", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2228360.2228406", "dac", 2012]], "Jue Wang": [0.030352969653904438, ["Point and discard: a hard-error-tolerant architecture for non-volatile last level caches", ["Jue Wang", "Xiangyu Dong", "Yuan Xie"], "https://doi.org/10.1145/2228360.2228407", "dac", 2012]], "Xiangyu Dong": [2.4160663656402903e-06, ["Point and discard: a hard-error-tolerant architecture for non-volatile last level caches", ["Jue Wang", "Xiangyu Dong", "Yuan Xie"], "https://doi.org/10.1145/2228360.2228407", "dac", 2012]], "Henry Hoffmann": [0, ["Self-aware computing in the Angstrom processor", ["Henry Hoffmann", "Jim Holt", "George Kurian", "Eric Lau", "Martina Maggio", "Jason E. Miller", "Sabrina M. Neuman", "Mahmut E. Sinangil", "Yildiz Sinangil", "Anant Agarwal", "Anantha P. Chandrakasan", "Srinivas Devadas"], "https://doi.org/10.1145/2228360.2228409", "dac", 2012], ["Metronome: operating system level performance management via self-adaptive computing", ["Filippo Sironi", "Davide B. Bartolini", "Simone Campanoni", "Fabio Cancare", "Henry Hoffmann", "Donatella Sciuto", "Marco D. Santambrogio"], "https://doi.org/10.1145/2228360.2228514", "dac", 2012]], "Jim Holt": [0, ["Self-aware computing in the Angstrom processor", ["Henry Hoffmann", "Jim Holt", "George Kurian", "Eric Lau", "Martina Maggio", "Jason E. Miller", "Sabrina M. Neuman", "Mahmut E. Sinangil", "Yildiz Sinangil", "Anant Agarwal", "Anantha P. Chandrakasan", "Srinivas Devadas"], "https://doi.org/10.1145/2228360.2228409", "dac", 2012]], "George Kurian": [0, ["Self-aware computing in the Angstrom processor", ["Henry Hoffmann", "Jim Holt", "George Kurian", "Eric Lau", "Martina Maggio", "Jason E. Miller", "Sabrina M. Neuman", "Mahmut E. Sinangil", "Yildiz Sinangil", "Anant Agarwal", "Anantha P. Chandrakasan", "Srinivas Devadas"], "https://doi.org/10.1145/2228360.2228409", "dac", 2012]], "Eric Lau": [0, ["Self-aware computing in the Angstrom processor", ["Henry Hoffmann", "Jim Holt", "George Kurian", "Eric Lau", "Martina Maggio", "Jason E. Miller", "Sabrina M. Neuman", "Mahmut E. Sinangil", "Yildiz Sinangil", "Anant Agarwal", "Anantha P. Chandrakasan", "Srinivas Devadas"], "https://doi.org/10.1145/2228360.2228409", "dac", 2012]], "Martina Maggio": [0, ["Self-aware computing in the Angstrom processor", ["Henry Hoffmann", "Jim Holt", "George Kurian", "Eric Lau", "Martina Maggio", "Jason E. Miller", "Sabrina M. Neuman", "Mahmut E. Sinangil", "Yildiz Sinangil", "Anant Agarwal", "Anantha P. Chandrakasan", "Srinivas Devadas"], "https://doi.org/10.1145/2228360.2228409", "dac", 2012]], "Jason E. Miller": [0, ["Self-aware computing in the Angstrom processor", ["Henry Hoffmann", "Jim Holt", "George Kurian", "Eric Lau", "Martina Maggio", "Jason E. Miller", "Sabrina M. Neuman", "Mahmut E. Sinangil", "Yildiz Sinangil", "Anant Agarwal", "Anantha P. Chandrakasan", "Srinivas Devadas"], "https://doi.org/10.1145/2228360.2228409", "dac", 2012]], "Sabrina M. Neuman": [0, ["Self-aware computing in the Angstrom processor", ["Henry Hoffmann", "Jim Holt", "George Kurian", "Eric Lau", "Martina Maggio", "Jason E. Miller", "Sabrina M. Neuman", "Mahmut E. Sinangil", "Yildiz Sinangil", "Anant Agarwal", "Anantha P. Chandrakasan", "Srinivas Devadas"], "https://doi.org/10.1145/2228360.2228409", "dac", 2012]], "Mahmut E. Sinangil": [0, ["Self-aware computing in the Angstrom processor", ["Henry Hoffmann", "Jim Holt", "George Kurian", "Eric Lau", "Martina Maggio", "Jason E. Miller", "Sabrina M. Neuman", "Mahmut E. Sinangil", "Yildiz Sinangil", "Anant Agarwal", "Anantha P. Chandrakasan", "Srinivas Devadas"], "https://doi.org/10.1145/2228360.2228409", "dac", 2012]], "Yildiz Sinangil": [0, ["Self-aware computing in the Angstrom processor", ["Henry Hoffmann", "Jim Holt", "George Kurian", "Eric Lau", "Martina Maggio", "Jason E. Miller", "Sabrina M. Neuman", "Mahmut E. Sinangil", "Yildiz Sinangil", "Anant Agarwal", "Anantha P. Chandrakasan", "Srinivas Devadas"], "https://doi.org/10.1145/2228360.2228409", "dac", 2012]], "Anant Agarwal": [0, ["Self-aware computing in the Angstrom processor", ["Henry Hoffmann", "Jim Holt", "George Kurian", "Eric Lau", "Martina Maggio", "Jason E. Miller", "Sabrina M. Neuman", "Mahmut E. Sinangil", "Yildiz Sinangil", "Anant Agarwal", "Anantha P. Chandrakasan", "Srinivas Devadas"], "https://doi.org/10.1145/2228360.2228409", "dac", 2012], ["The case for elastic operating system services in fos", ["Lamia Youseff", "Nathan Beckmann", "Harshad Kasture", "Charles Gruenwald III", "David Wentzlaff", "Anant Agarwal"], "https://doi.org/10.1145/2228360.2228410", "dac", 2012]], "Anantha P. Chandrakasan": [0, ["Self-aware computing in the Angstrom processor", ["Henry Hoffmann", "Jim Holt", "George Kurian", "Eric Lau", "Martina Maggio", "Jason E. Miller", "Sabrina M. Neuman", "Mahmut E. Sinangil", "Yildiz Sinangil", "Anant Agarwal", "Anantha P. Chandrakasan", "Srinivas Devadas"], "https://doi.org/10.1145/2228360.2228409", "dac", 2012]], "Srinivas Devadas": [0, ["Self-aware computing in the Angstrom processor", ["Henry Hoffmann", "Jim Holt", "George Kurian", "Eric Lau", "Martina Maggio", "Jason E. Miller", "Sabrina M. Neuman", "Mahmut E. Sinangil", "Yildiz Sinangil", "Anant Agarwal", "Anantha P. Chandrakasan", "Srinivas Devadas"], "https://doi.org/10.1145/2228360.2228409", "dac", 2012]], "Lamia Youseff": [0, ["The case for elastic operating system services in fos", ["Lamia Youseff", "Nathan Beckmann", "Harshad Kasture", "Charles Gruenwald III", "David Wentzlaff", "Anant Agarwal"], "https://doi.org/10.1145/2228360.2228410", "dac", 2012]], "Nathan Beckmann": [0, ["The case for elastic operating system services in fos", ["Lamia Youseff", "Nathan Beckmann", "Harshad Kasture", "Charles Gruenwald III", "David Wentzlaff", "Anant Agarwal"], "https://doi.org/10.1145/2228360.2228410", "dac", 2012]], "Harshad Kasture": [0, ["The case for elastic operating system services in fos", ["Lamia Youseff", "Nathan Beckmann", "Harshad Kasture", "Charles Gruenwald III", "David Wentzlaff", "Anant Agarwal"], "https://doi.org/10.1145/2228360.2228410", "dac", 2012]], "Charles Gruenwald III": [0, ["The case for elastic operating system services in fos", ["Lamia Youseff", "Nathan Beckmann", "Harshad Kasture", "Charles Gruenwald III", "David Wentzlaff", "Anant Agarwal"], "https://doi.org/10.1145/2228360.2228410", "dac", 2012]], "David Wentzlaff": [0, ["The case for elastic operating system services in fos", ["Lamia Youseff", "Nathan Beckmann", "Harshad Kasture", "Charles Gruenwald III", "David Wentzlaff", "Anant Agarwal"], "https://doi.org/10.1145/2228360.2228410", "dac", 2012]], "Joshua S. Auerbach": [0, ["A compiler and runtime for heterogeneous computing", ["Joshua S. Auerbach", "David F. Bacon", "Ioana Burcea", "Perry Cheng", "Stephen J. Fink", "Rodric M. Rabbah", "Sunil Shukla"], "https://doi.org/10.1145/2228360.2228411", "dac", 2012]], "David F. Bacon": [0, ["A compiler and runtime for heterogeneous computing", ["Joshua S. Auerbach", "David F. Bacon", "Ioana Burcea", "Perry Cheng", "Stephen J. Fink", "Rodric M. Rabbah", "Sunil Shukla"], "https://doi.org/10.1145/2228360.2228411", "dac", 2012]], "Ioana Burcea": [0, ["A compiler and runtime for heterogeneous computing", ["Joshua S. Auerbach", "David F. Bacon", "Ioana Burcea", "Perry Cheng", "Stephen J. Fink", "Rodric M. Rabbah", "Sunil Shukla"], "https://doi.org/10.1145/2228360.2228411", "dac", 2012]], "Perry Cheng": [0, ["A compiler and runtime for heterogeneous computing", ["Joshua S. Auerbach", "David F. Bacon", "Ioana Burcea", "Perry Cheng", "Stephen J. Fink", "Rodric M. Rabbah", "Sunil Shukla"], "https://doi.org/10.1145/2228360.2228411", "dac", 2012]], "Stephen J. Fink": [0, ["A compiler and runtime for heterogeneous computing", ["Joshua S. Auerbach", "David F. Bacon", "Ioana Burcea", "Perry Cheng", "Stephen J. Fink", "Rodric M. Rabbah", "Sunil Shukla"], "https://doi.org/10.1145/2228360.2228411", "dac", 2012]], "Rodric M. Rabbah": [0, ["A compiler and runtime for heterogeneous computing", ["Joshua S. Auerbach", "David F. Bacon", "Ioana Burcea", "Perry Cheng", "Stephen J. Fink", "Rodric M. Rabbah", "Sunil Shukla"], "https://doi.org/10.1145/2228360.2228411", "dac", 2012]], "Sunil Shukla": [0, ["A compiler and runtime for heterogeneous computing", ["Joshua S. Auerbach", "David F. Bacon", "Ioana Burcea", "Perry Cheng", "Stephen J. Fink", "Rodric M. Rabbah", "Sunil Shukla"], "https://doi.org/10.1145/2228360.2228411", "dac", 2012]], "Simone Campanoni": [0, ["The HELIX project: overview and directions", ["Simone Campanoni", "Timothy M. Jones", "Glenn H. Holloway", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/2228360.2228412", "dac", 2012], ["Metronome: operating system level performance management via self-adaptive computing", ["Filippo Sironi", "Davide B. Bartolini", "Simone Campanoni", "Fabio Cancare", "Henry Hoffmann", "Donatella Sciuto", "Marco D. Santambrogio"], "https://doi.org/10.1145/2228360.2228514", "dac", 2012]], "Timothy M. Jones": [0, ["The HELIX project: overview and directions", ["Simone Campanoni", "Timothy M. Jones", "Glenn H. Holloway", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/2228360.2228412", "dac", 2012]], "Glenn H. Holloway": [0, ["The HELIX project: overview and directions", ["Simone Campanoni", "Timothy M. Jones", "Glenn H. Holloway", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/2228360.2228412", "dac", 2012]], "Gu-Yeon Wei": [0, ["The HELIX project: overview and directions", ["Simone Campanoni", "Timothy M. Jones", "Glenn H. Holloway", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/2228360.2228412", "dac", 2012]], "David M. Brooks": [0, ["The HELIX project: overview and directions", ["Simone Campanoni", "Timothy M. Jones", "Glenn H. Holloway", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/2228360.2228412", "dac", 2012]], "Saurabh Sinha": [0, ["Exploring sub-20nm FinFET design with predictive technology models", ["Saurabh Sinha", "Greg Yeric", "Vikas Chandra", "Brian Cline", "Yu Cao"], "https://doi.org/10.1145/2228360.2228414", "dac", 2012]], "Greg Yeric": [0, ["Exploring sub-20nm FinFET design with predictive technology models", ["Saurabh Sinha", "Greg Yeric", "Vikas Chandra", "Brian Cline", "Yu Cao"], "https://doi.org/10.1145/2228360.2228414", "dac", 2012]], "Vikas Chandra": [0, ["Exploring sub-20nm FinFET design with predictive technology models", ["Saurabh Sinha", "Greg Yeric", "Vikas Chandra", "Brian Cline", "Yu Cao"], "https://doi.org/10.1145/2228360.2228414", "dac", 2012]], "Brian Cline": [0, ["Exploring sub-20nm FinFET design with predictive technology models", ["Saurabh Sinha", "Greg Yeric", "Vikas Chandra", "Brian Cline", "Yu Cao"], "https://doi.org/10.1145/2228360.2228414", "dac", 2012]], "Yang Zhang": [0, ["Fast nonlinear model order reduction via associated transforms of high-order volterra transfer functions", ["Yang Zhang", "Haotian Liu", "Qing Wang", "Neric Fong", "Ngai Wong"], "https://doi.org/10.1145/2228360.2228415", "dac", 2012]], "Haotian Liu": [0, ["Fast nonlinear model order reduction via associated transforms of high-order volterra transfer functions", ["Yang Zhang", "Haotian Liu", "Qing Wang", "Neric Fong", "Ngai Wong"], "https://doi.org/10.1145/2228360.2228415", "dac", 2012]], "Qing Wang": [0.00010747280612122267, ["Fast nonlinear model order reduction via associated transforms of high-order volterra transfer functions", ["Yang Zhang", "Haotian Liu", "Qing Wang", "Neric Fong", "Ngai Wong"], "https://doi.org/10.1145/2228360.2228415", "dac", 2012]], "Neric Fong": [0, ["Fast nonlinear model order reduction via associated transforms of high-order volterra transfer functions", ["Yang Zhang", "Haotian Liu", "Qing Wang", "Neric Fong", "Ngai Wong"], "https://doi.org/10.1145/2228360.2228415", "dac", 2012]], "Ngai Wong": [0, ["Fast nonlinear model order reduction via associated transforms of high-order volterra transfer functions", ["Yang Zhang", "Haotian Liu", "Qing Wang", "Neric Fong", "Ngai Wong"], "https://doi.org/10.1145/2228360.2228415", "dac", 2012]], "Yangfeng Su": [0, ["AMOR: an efficient aggregating based model order reduction method for many-terminal interconnect circuits", ["Yangfeng Su", "Fan Yang", "Xuan Zeng"], "https://doi.org/10.1145/2228360.2228416", "dac", 2012]], "Fan Yang": [4.2260115151293576e-05, ["AMOR: an efficient aggregating based model order reduction method for many-terminal interconnect circuits", ["Yangfeng Su", "Fan Yang", "Xuan Zeng"], "https://doi.org/10.1145/2228360.2228416", "dac", 2012], ["Improved tangent space based distance metric for accurate lithographic hotspot classification", ["Jing Guo", "Fan Yang", "Subarna Sinha", "Charles C. Chiang", "Xuan Zeng"], "https://doi.org/10.1145/2228360.2228577", "dac", 2012]], "Xuan Zeng": [0, ["AMOR: an efficient aggregating based model order reduction method for many-terminal interconnect circuits", ["Yangfeng Su", "Fan Yang", "Xuan Zeng"], "https://doi.org/10.1145/2228360.2228416", "dac", 2012], ["Improved tangent space based distance metric for accurate lithographic hotspot classification", ["Jing Guo", "Fan Yang", "Subarna Sinha", "Charles C. Chiang", "Xuan Zeng"], "https://doi.org/10.1145/2228360.2228577", "dac", 2012]], "Arie Meir": [0, ["BLAST: efficient computation of nonlinear delay sensitivities in electronic and biological networks using barycentric Lagrange enabled transient adjoint analysis", ["Arie Meir", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/2228360.2228417", "dac", 2012]], "Jaijeet S. Roychowdhury": [0, ["BLAST: efficient computation of nonlinear delay sensitivities in electronic and biological networks using barycentric Lagrange enabled transient adjoint analysis", ["Arie Meir", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/2228360.2228417", "dac", 2012], ["DAE2FSM: automatic generation of accurate discrete-time logical abstractions for continuous-time circuit dynamics", ["Aadithya V. Karthik", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/2228360.2228418", "dac", 2012]], "Aadithya V. Karthik": [0, ["DAE2FSM: automatic generation of accurate discrete-time logical abstractions for continuous-time circuit dynamics", ["Aadithya V. Karthik", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/2228360.2228418", "dac", 2012]], "Moongon Jung": [0.9774841517210007, ["Chip/package co-analysis of thermo-mechanical stress and reliability in TSV-based 3D ICs", ["Moongon Jung", "David Z. Pan", "Sung Kyu Lim"], "https://doi.org/10.1145/2228360.2228419", "dac", 2012]], "David Z. Pan": [0, ["Chip/package co-analysis of thermo-mechanical stress and reliability in TSV-based 3D ICs", ["Moongon Jung", "David Z. Pan", "Sung Kyu Lim"], "https://doi.org/10.1145/2228360.2228419", "dac", 2012], ["PADE: a high-performance placer with automatic datapath extraction and evaluation through high dimensional data learning", ["Samuel I. Ward", "Duo Ding", "David Z. Pan"], "https://doi.org/10.1145/2228360.2228497", "dac", 2012]], "Chun-Nan Chou": [0, ["Symbolic model checking on SystemC designs", ["Chun-Nan Chou", "Yen-Sheng Ho", "Chiao Hsieh", "Chung-Yang Ric Huang"], "https://doi.org/10.1145/2228360.2228421", "dac", 2012]], "Yen-Sheng Ho": [0, ["Symbolic model checking on SystemC designs", ["Chun-Nan Chou", "Yen-Sheng Ho", "Chiao Hsieh", "Chung-Yang Ric Huang"], "https://doi.org/10.1145/2228360.2228421", "dac", 2012]], "Chiao Hsieh": [0, ["Symbolic model checking on SystemC designs", ["Chun-Nan Chou", "Yen-Sheng Ho", "Chiao Hsieh", "Chung-Yang Ric Huang"], "https://doi.org/10.1145/2228360.2228421", "dac", 2012]], "Chung-Yang Ric Huang": [0, ["Symbolic model checking on SystemC designs", ["Chun-Nan Chou", "Yen-Sheng Ho", "Chiao Hsieh", "Chung-Yang Ric Huang"], "https://doi.org/10.1145/2228360.2228421", "dac", 2012]], "Joakim Urdahl": [0, ["System verification of concurrent RTL modules by compositional path predicate abstraction", ["Joakim Urdahl", "Dominik Stoffel", "Markus Wedler", "Wolfgang Kunz"], "https://doi.org/10.1145/2228360.2228422", "dac", 2012]], "Dominik Stoffel": [0, ["System verification of concurrent RTL modules by compositional path predicate abstraction", ["Joakim Urdahl", "Dominik Stoffel", "Markus Wedler", "Wolfgang Kunz"], "https://doi.org/10.1145/2228360.2228422", "dac", 2012]], "Markus Wedler": [0, ["System verification of concurrent RTL modules by compositional path predicate abstraction", ["Joakim Urdahl", "Dominik Stoffel", "Markus Wedler", "Wolfgang Kunz"], "https://doi.org/10.1145/2228360.2228422", "dac", 2012]], "Wolfgang Kunz": [0, ["System verification of concurrent RTL modules by compositional path predicate abstraction", ["Joakim Urdahl", "Dominik Stoffel", "Markus Wedler", "Wolfgang Kunz"], "https://doi.org/10.1145/2228360.2228422", "dac", 2012]], "Kecheng Hao": [0, ["Equivalence checking for behaviorally synthesized pipelines", ["Kecheng Hao", "Sandip Ray", "Fei Xie"], "https://doi.org/10.1145/2228360.2228423", "dac", 2012]], "Sandip Ray": [0, ["Equivalence checking for behaviorally synthesized pipelines", ["Kecheng Hao", "Sandip Ray", "Fei Xie"], "https://doi.org/10.1145/2228360.2228423", "dac", 2012]], "Fei Xie": [0, ["Equivalence checking for behaviorally synthesized pipelines", ["Kecheng Hao", "Sandip Ray", "Fei Xie"], "https://doi.org/10.1145/2228360.2228423", "dac", 2012]], "Mitra Purandare": [0, ["Proving correctness of regular expression accelerators", ["Mitra Purandare", "Kubilay Atasu", "Christoph Hagleitner"], "https://doi.org/10.1145/2228360.2228424", "dac", 2012]], "Kubilay Atasu": [0, ["Proving correctness of regular expression accelerators", ["Mitra Purandare", "Kubilay Atasu", "Christoph Hagleitner"], "https://doi.org/10.1145/2228360.2228424", "dac", 2012]], "Christoph Hagleitner": [0, ["Proving correctness of regular expression accelerators", ["Mitra Purandare", "Kubilay Atasu", "Christoph Hagleitner"], "https://doi.org/10.1145/2228360.2228424", "dac", 2012]], "Sanjit A. Seshia": [0, ["Sciduction: combining induction, deduction, and structure for verification and synthesis", ["Sanjit A. Seshia"], "https://doi.org/10.1145/2228360.2228425", "dac", 2012], ["CrowdMine: towards crowdsourced human-assisted verification", ["Wenchao Li", "Sanjit A. Seshia", "Somesh Jha"], "https://doi.org/10.1145/2228360.2228590", "dac", 2012]], "Sahar Foroutan": [0, ["Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces", ["Sahar Foroutan", "Abbas Sheibanyrad", "Frederic Petrot"], "https://doi.org/10.1145/2228360.2228427", "dac", 2012]], "Abbas Sheibanyrad": [0, ["Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces", ["Sahar Foroutan", "Abbas Sheibanyrad", "Frederic Petrot"], "https://doi.org/10.1145/2228360.2228427", "dac", 2012]], "Frederic Petrot": [0, ["Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces", ["Sahar Foroutan", "Abbas Sheibanyrad", "Frederic Petrot"], "https://doi.org/10.1145/2228360.2228427", "dac", 2012]], "Yoshi Shih-Chieh Huang": [0, ["Attackboard: a novel dependency-aware traffic generator for exploring NoC design space", ["Yoshi Shih-Chieh Huang", "Yu-Chi Chang", "Tsung-Chan Tsai", "Yuan-Ying Chang", "Chung-Ta King"], "https://doi.org/10.1145/2228360.2228428", "dac", 2012]], "Yu-Chi Chang": [0.19223132729530334, ["Attackboard: a novel dependency-aware traffic generator for exploring NoC design space", ["Yoshi Shih-Chieh Huang", "Yu-Chi Chang", "Tsung-Chan Tsai", "Yuan-Ying Chang", "Chung-Ta King"], "https://doi.org/10.1145/2228360.2228428", "dac", 2012]], "Tsung-Chan Tsai": [0, ["Attackboard: a novel dependency-aware traffic generator for exploring NoC design space", ["Yoshi Shih-Chieh Huang", "Yu-Chi Chang", "Tsung-Chan Tsai", "Yuan-Ying Chang", "Chung-Ta King"], "https://doi.org/10.1145/2228360.2228428", "dac", 2012]], "Yuan-Ying Chang": [2.008625765714811e-10, ["Attackboard: a novel dependency-aware traffic generator for exploring NoC design space", ["Yoshi Shih-Chieh Huang", "Yu-Chi Chang", "Tsung-Chan Tsai", "Yuan-Ying Chang", "Chung-Ta King"], "https://doi.org/10.1145/2228360.2228428", "dac", 2012]], "Chung-Ta King": [0, ["Attackboard: a novel dependency-aware traffic generator for exploring NoC design space", ["Yoshi Shih-Chieh Huang", "Yu-Chi Chang", "Tsung-Chan Tsai", "Yuan-Ying Chang", "Chung-Ta King"], "https://doi.org/10.1145/2228360.2228428", "dac", 2012]], "Kshitij Bhardwaj": [0, ["Towards graceful aging degradation in NoCs through an adaptive routing algorithm", ["Kshitij Bhardwaj", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/2228360.2228429", "dac", 2012]], "Koushik Chakraborty": [0, ["Towards graceful aging degradation in NoCs through an adaptive routing algorithm", ["Kshitij Bhardwaj", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/2228360.2228429", "dac", 2012], ["Predicting timing violations through instruction-level path sensitization analysis", ["Sanghamitra Roy", "Koushik Chakraborty"], "https://doi.org/10.1145/2228360.2228555", "dac", 2012]], "Sanghamitra Roy": [0, ["Towards graceful aging degradation in NoCs through an adaptive routing algorithm", ["Kshitij Bhardwaj", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/2228360.2228429", "dac", 2012], ["Predicting timing violations through instruction-level path sensitization analysis", ["Sanghamitra Roy", "Koushik Chakraborty"], "https://doi.org/10.1145/2228360.2228555", "dac", 2012]], "Andrew B. Kahng": [8.938485951404118e-09, ["Explicit modeling of control and data for improved NoC router estimation", ["Andrew B. Kahng", "Bill Lin", "Siddhartha Nath"], "https://doi.org/10.1145/2228360.2228430", "dac", 2012], ["Accuracy-configurable adder for approximate arithmetic designs", ["Andrew B. Kahng", "Seokhyeong Kang"], "https://doi.org/10.1145/2228360.2228509", "dac", 2012]], "Bill Lin": [0, ["Explicit modeling of control and data for improved NoC router estimation", ["Andrew B. Kahng", "Bill Lin", "Siddhartha Nath"], "https://doi.org/10.1145/2228360.2228430", "dac", 2012]], "Siddhartha Nath": [0, ["Explicit modeling of control and data for improved NoC router estimation", ["Andrew B. Kahng", "Bill Lin", "Siddhartha Nath"], "https://doi.org/10.1145/2228360.2228430", "dac", 2012]], "Sunghyun Park": [0.9931042641401291, ["Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI", ["Sunghyun Park", "Tushar Krishna", "Chia-Hsin Owen Chen", "Bhavya K. Daya", "Anantha Chandrakasan", "Li-Shiuan Peh"], "https://doi.org/10.1145/2228360.2228431", "dac", 2012]], "Tushar Krishna": [0, ["Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI", ["Sunghyun Park", "Tushar Krishna", "Chia-Hsin Owen Chen", "Bhavya K. Daya", "Anantha Chandrakasan", "Li-Shiuan Peh"], "https://doi.org/10.1145/2228360.2228431", "dac", 2012]], "Chia-Hsin Owen Chen": [0, ["Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI", ["Sunghyun Park", "Tushar Krishna", "Chia-Hsin Owen Chen", "Bhavya K. Daya", "Anantha Chandrakasan", "Li-Shiuan Peh"], "https://doi.org/10.1145/2228360.2228431", "dac", 2012]], "Bhavya K. Daya": [0, ["Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI", ["Sunghyun Park", "Tushar Krishna", "Chia-Hsin Owen Chen", "Bhavya K. Daya", "Anantha Chandrakasan", "Li-Shiuan Peh"], "https://doi.org/10.1145/2228360.2228431", "dac", 2012]], "Anantha Chandrakasan": [0, ["Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI", ["Sunghyun Park", "Tushar Krishna", "Chia-Hsin Owen Chen", "Bhavya K. Daya", "Anantha Chandrakasan", "Li-Shiuan Peh"], "https://doi.org/10.1145/2228360.2228431", "dac", 2012]], "Li-Shiuan Peh": [0, ["Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI", ["Sunghyun Park", "Tushar Krishna", "Chia-Hsin Owen Chen", "Bhavya K. Daya", "Anantha Chandrakasan", "Li-Shiuan Peh"], "https://doi.org/10.1145/2228360.2228431", "dac", 2012]], "Sudhir Satpathy": [0, ["High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service", ["Sudhir Satpathy", "Reetuparna Das", "Ronald G. Dreslinski", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/2228360.2228432", "dac", 2012]], "Reetuparna Das": [0, ["High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service", ["Sudhir Satpathy", "Reetuparna Das", "Ronald G. Dreslinski", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/2228360.2228432", "dac", 2012]], "Ronald G. Dreslinski": [0, ["High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service", ["Sudhir Satpathy", "Reetuparna Das", "Ronald G. Dreslinski", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/2228360.2228432", "dac", 2012], ["Process variation in near-threshold wide SIMD architectures", ["Sangwon Seo", "Ronald G. Dreslinski", "Mark Woh", "Yongjun Park", "Chaitali Chakrabarti", "Scott A. Mahlke", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1145/2228360.2228536", "dac", 2012], ["Assessing the performance limits of parallelized near-threshold computing", ["Nathaniel Ross Pinckney", "Korey Sewell", "Ronald G. Dreslinski", "David Fick", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/2228360.2228571", "dac", 2012]], "Trevor N. Mudge": [0, ["High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service", ["Sudhir Satpathy", "Reetuparna Das", "Ronald G. Dreslinski", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/2228360.2228432", "dac", 2012], ["Process variation in near-threshold wide SIMD architectures", ["Sangwon Seo", "Ronald G. Dreslinski", "Mark Woh", "Yongjun Park", "Chaitali Chakrabarti", "Scott A. Mahlke", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1145/2228360.2228536", "dac", 2012], ["Assessing the performance limits of parallelized near-threshold computing", ["Nathaniel Ross Pinckney", "Korey Sewell", "Ronald G. Dreslinski", "David Fick", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/2228360.2228571", "dac", 2012]], "Dennis Sylvester": [0, ["High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service", ["Sudhir Satpathy", "Reetuparna Das", "Ronald G. Dreslinski", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/2228360.2228432", "dac", 2012], ["Circuit and system design guidelines for ultra-low power sensor nodes", ["Yoonmyung Lee", "Yejoong Kim", "Dongmin Yoon", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/2228360.2228548", "dac", 2012], ["Assessing the performance limits of parallelized near-threshold computing", ["Nathaniel Ross Pinckney", "Korey Sewell", "Ronald G. Dreslinski", "David Fick", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/2228360.2228571", "dac", 2012]], "David T. Blaauw": [0, ["High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service", ["Sudhir Satpathy", "Reetuparna Das", "Ronald G. Dreslinski", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/2228360.2228432", "dac", 2012], ["Process variation in near-threshold wide SIMD architectures", ["Sangwon Seo", "Ronald G. Dreslinski", "Mark Woh", "Yongjun Park", "Chaitali Chakrabarti", "Scott A. Mahlke", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1145/2228360.2228536", "dac", 2012], ["Circuit and system design guidelines for ultra-low power sensor nodes", ["Yoonmyung Lee", "Yejoong Kim", "Dongmin Yoon", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/2228360.2228548", "dac", 2012], ["Assessing the performance limits of parallelized near-threshold computing", ["Nathaniel Ross Pinckney", "Korey Sewell", "Ronald G. Dreslinski", "David Fick", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/2228360.2228571", "dac", 2012]], "Huping Ding": [0, ["WCET-centric partial instruction cache locking", ["Huping Ding", "Yun Liang", "Tulika Mitra"], "https://doi.org/10.1145/2228360.2228434", "dac", 2012]], "Yun Liang": [0, ["WCET-centric partial instruction cache locking", ["Huping Ding", "Yun Liang", "Tulika Mitra"], "https://doi.org/10.1145/2228360.2228434", "dac", 2012]], "Tulika Mitra": [0, ["WCET-centric partial instruction cache locking", ["Huping Ding", "Yun Liang", "Tulika Mitra"], "https://doi.org/10.1145/2228360.2228434", "dac", 2012]], "Daniel Lo": [0, ["Worst-case execution time analysis for parallel run-time monitoring", ["Daniel Lo", "G. Edward Suh"], "https://doi.org/10.1145/2228360.2228435", "dac", 2012]], "G. Edward Suh": [4.7297046487648764e-11, ["Worst-case execution time analysis for parallel run-time monitoring", ["Daniel Lo", "G. Edward Suh"], "https://doi.org/10.1145/2228360.2228435", "dac", 2012]], "Gang Chen": [0, ["Conforming the runtime inputs for hard real-time embedded systems", ["Kai Huang", "Gang Chen", "Christian Buckl", "Alois Knoll"], "https://doi.org/10.1145/2228360.2228436", "dac", 2012]], "Mohammed El-Shambakey": [0, ["STM concurrency control for embedded real-time software with tighter time bounds", ["Mohammed El-Shambakey", "Binoy Ravindran"], "https://doi.org/10.1145/2228360.2228437", "dac", 2012]], "Binoy Ravindran": [0, ["STM concurrency control for embedded real-time software with tighter time bounds", ["Mohammed El-Shambakey", "Binoy Ravindran"], "https://doi.org/10.1145/2228360.2228437", "dac", 2012]], "Chi-Hao Chen": [0, ["Age-based PCM wear leveling with nearly zero search cost", ["Chi-Hao Chen", "Pi-Cheng Hsiu", "Tei-Wei Kuo", "Chia-Lin Yang", "Cheng-Yuan Michael Wang"], "https://doi.org/10.1145/2228360.2228439", "dac", 2012]], "Pi-Cheng Hsiu": [0, ["Age-based PCM wear leveling with nearly zero search cost", ["Chi-Hao Chen", "Pi-Cheng Hsiu", "Tei-Wei Kuo", "Chia-Lin Yang", "Cheng-Yuan Michael Wang"], "https://doi.org/10.1145/2228360.2228439", "dac", 2012]], "Tei-Wei Kuo": [0, ["Age-based PCM wear leveling with nearly zero search cost", ["Chi-Hao Chen", "Pi-Cheng Hsiu", "Tei-Wei Kuo", "Chia-Lin Yang", "Cheng-Yuan Michael Wang"], "https://doi.org/10.1145/2228360.2228439", "dac", 2012], ["Joint management of RAM and flash memory with access pattern considerations", ["Po-Chun Huang", "Yuan-Hao Chang", "Tei-Wei Kuo"], "https://doi.org/10.1145/2228360.2228518", "dac", 2012]], "Chia-Lin Yang": [0.0003973046550527215, ["Age-based PCM wear leveling with nearly zero search cost", ["Chi-Hao Chen", "Pi-Cheng Hsiu", "Tei-Wei Kuo", "Chia-Lin Yang", "Cheng-Yuan Michael Wang"], "https://doi.org/10.1145/2228360.2228439", "dac", 2012]], "Cheng-Yuan Michael Wang": [1.1532498774613487e-05, ["Age-based PCM wear leveling with nearly zero search cost", ["Chi-Hao Chen", "Pi-Cheng Hsiu", "Tei-Wei Kuo", "Chia-Lin Yang", "Cheng-Yuan Michael Wang"], "https://doi.org/10.1145/2228360.2228439", "dac", 2012]], "Michael Gester": [0, ["Algorithms and data structures for fast and good VLSI routing", ["Michael Gester", "Dirk Muller", "Tim Nieberg", "Christian Panten", "Christian Schulte", "Jens Vygen"], "https://doi.org/10.1145/2228360.2228441", "dac", 2012]], "Dirk Muller": [0, ["Algorithms and data structures for fast and good VLSI routing", ["Michael Gester", "Dirk Muller", "Tim Nieberg", "Christian Panten", "Christian Schulte", "Jens Vygen"], "https://doi.org/10.1145/2228360.2228441", "dac", 2012]], "Tim Nieberg": [0, ["Algorithms and data structures for fast and good VLSI routing", ["Michael Gester", "Dirk Muller", "Tim Nieberg", "Christian Panten", "Christian Schulte", "Jens Vygen"], "https://doi.org/10.1145/2228360.2228441", "dac", 2012]], "Christian Panten": [0, ["Algorithms and data structures for fast and good VLSI routing", ["Michael Gester", "Dirk Muller", "Tim Nieberg", "Christian Panten", "Christian Schulte", "Jens Vygen"], "https://doi.org/10.1145/2228360.2228441", "dac", 2012]], "Christian Schulte": [0, ["Algorithms and data structures for fast and good VLSI routing", ["Michael Gester", "Dirk Muller", "Tim Nieberg", "Christian Panten", "Christian Schulte", "Jens Vygen"], "https://doi.org/10.1145/2228360.2228441", "dac", 2012]], "Jens Vygen": [0, ["Algorithms and data structures for fast and good VLSI routing", ["Michael Gester", "Dirk Muller", "Tim Nieberg", "Christian Panten", "Christian Schulte", "Jens Vygen"], "https://doi.org/10.1145/2228360.2228441", "dac", 2012]], "Zhuo Li": [0, ["Guiding a physical design closure system to produce easier-to-route designs with more predictable timing", ["Zhuo Li", "Charles J. Alpert", "Gi-Joon Nam", "Cliff C. N. Sze", "Natarajan Viswanathan", "Nancy Y. Zhou"], "https://doi.org/10.1145/2228360.2228442", "dac", 2012], ["GLARE: global and local wiring aware routability evaluation", ["Yaoguang Wei", "Cliff C. N. Sze", "Natarajan Viswanathan", "Zhuo Li", "Charles J. Alpert", "Lakshmi N. Reddy", "Andrew D. Huber", "Gustavo E. Tellez", "Douglas Keller", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2228360.2228499", "dac", 2012], ["The DAC 2012 routability-driven placement contest and benchmark suite", ["Natarajan Viswanathan", "Charles J. Alpert", "Cliff C. N. Sze", "Zhuo Li", "Yaoguang Wei"], "https://doi.org/10.1145/2228360.2228500", "dac", 2012], ["Yield estimation via multi-cones", ["Rouwaida Kanj", "Rajiv V. Joshi", "Zhuo Li", "Jerry Hayes", "Sani R. Nassif"], "https://doi.org/10.1145/2228360.2228562", "dac", 2012]], "Charles J. Alpert": [0, ["Guiding a physical design closure system to produce easier-to-route designs with more predictable timing", ["Zhuo Li", "Charles J. Alpert", "Gi-Joon Nam", "Cliff C. N. Sze", "Natarajan Viswanathan", "Nancy Y. Zhou"], "https://doi.org/10.1145/2228360.2228442", "dac", 2012], ["GLARE: global and local wiring aware routability evaluation", ["Yaoguang Wei", "Cliff C. N. Sze", "Natarajan Viswanathan", "Zhuo Li", "Charles J. Alpert", "Lakshmi N. Reddy", "Andrew D. Huber", "Gustavo E. Tellez", "Douglas Keller", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2228360.2228499", "dac", 2012], ["The DAC 2012 routability-driven placement contest and benchmark suite", ["Natarajan Viswanathan", "Charles J. Alpert", "Cliff C. N. Sze", "Zhuo Li", "Yaoguang Wei"], "https://doi.org/10.1145/2228360.2228500", "dac", 2012]], "Gi-Joon Nam": [0.9842500239610672, ["Guiding a physical design closure system to produce easier-to-route designs with more predictable timing", ["Zhuo Li", "Charles J. Alpert", "Gi-Joon Nam", "Cliff C. N. Sze", "Natarajan Viswanathan", "Nancy Y. Zhou"], "https://doi.org/10.1145/2228360.2228442", "dac", 2012]], "Cliff C. N. Sze": [0, ["Guiding a physical design closure system to produce easier-to-route designs with more predictable timing", ["Zhuo Li", "Charles J. Alpert", "Gi-Joon Nam", "Cliff C. N. Sze", "Natarajan Viswanathan", "Nancy Y. Zhou"], "https://doi.org/10.1145/2228360.2228442", "dac", 2012], ["GLARE: global and local wiring aware routability evaluation", ["Yaoguang Wei", "Cliff C. N. Sze", "Natarajan Viswanathan", "Zhuo Li", "Charles J. Alpert", "Lakshmi N. Reddy", "Andrew D. Huber", "Gustavo E. Tellez", "Douglas Keller", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2228360.2228499", "dac", 2012], ["The DAC 2012 routability-driven placement contest and benchmark suite", ["Natarajan Viswanathan", "Charles J. Alpert", "Cliff C. N. Sze", "Zhuo Li", "Yaoguang Wei"], "https://doi.org/10.1145/2228360.2228500", "dac", 2012]], "Natarajan Viswanathan": [0, ["Guiding a physical design closure system to produce easier-to-route designs with more predictable timing", ["Zhuo Li", "Charles J. Alpert", "Gi-Joon Nam", "Cliff C. N. Sze", "Natarajan Viswanathan", "Nancy Y. Zhou"], "https://doi.org/10.1145/2228360.2228442", "dac", 2012], ["GLARE: global and local wiring aware routability evaluation", ["Yaoguang Wei", "Cliff C. N. Sze", "Natarajan Viswanathan", "Zhuo Li", "Charles J. Alpert", "Lakshmi N. Reddy", "Andrew D. Huber", "Gustavo E. Tellez", "Douglas Keller", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2228360.2228499", "dac", 2012], ["The DAC 2012 routability-driven placement contest and benchmark suite", ["Natarajan Viswanathan", "Charles J. Alpert", "Cliff C. N. Sze", "Zhuo Li", "Yaoguang Wei"], "https://doi.org/10.1145/2228360.2228500", "dac", 2012]], "Nancy Y. Zhou": [0, ["Guiding a physical design closure system to produce easier-to-route designs with more predictable timing", ["Zhuo Li", "Charles J. Alpert", "Gi-Joon Nam", "Cliff C. N. Sze", "Natarajan Viswanathan", "Nancy Y. Zhou"], "https://doi.org/10.1145/2228360.2228442", "dac", 2012]], "Gyuszi Suto": [0, ["Rule agnostic routing by using design fabrics", ["Gyuszi Suto"], "https://doi.org/10.1145/2228360.2228443", "dac", 2012]], "Aaron Dingler": [0, ["Making non-volatile nanomagnet logic non-volatile", ["Aaron Dingler", "Steve Kurtz", "Michael T. Niemier", "Xiaobo Sharon Hu", "Gyorgy Csaba", "Joseph Nahas", "Wolfgang Porod", "Gary H. Bernstein", "Peng Li", "Vjiay Karthik Sankar"], "https://doi.org/10.1145/2228360.2228445", "dac", 2012]], "Steve Kurtz": [0, ["Making non-volatile nanomagnet logic non-volatile", ["Aaron Dingler", "Steve Kurtz", "Michael T. Niemier", "Xiaobo Sharon Hu", "Gyorgy Csaba", "Joseph Nahas", "Wolfgang Porod", "Gary H. Bernstein", "Peng Li", "Vjiay Karthik Sankar"], "https://doi.org/10.1145/2228360.2228445", "dac", 2012]], "Michael T. Niemier": [0, ["Making non-volatile nanomagnet logic non-volatile", ["Aaron Dingler", "Steve Kurtz", "Michael T. Niemier", "Xiaobo Sharon Hu", "Gyorgy Csaba", "Joseph Nahas", "Wolfgang Porod", "Gary H. Bernstein", "Peng Li", "Vjiay Karthik Sankar"], "https://doi.org/10.1145/2228360.2228445", "dac", 2012]], "Xiaobo Sharon Hu": [0, ["Making non-volatile nanomagnet logic non-volatile", ["Aaron Dingler", "Steve Kurtz", "Michael T. Niemier", "Xiaobo Sharon Hu", "Gyorgy Csaba", "Joseph Nahas", "Wolfgang Porod", "Gary H. Bernstein", "Peng Li", "Vjiay Karthik Sankar"], "https://doi.org/10.1145/2228360.2228445", "dac", 2012]], "Gyorgy Csaba": [0, ["Making non-volatile nanomagnet logic non-volatile", ["Aaron Dingler", "Steve Kurtz", "Michael T. Niemier", "Xiaobo Sharon Hu", "Gyorgy Csaba", "Joseph Nahas", "Wolfgang Porod", "Gary H. Bernstein", "Peng Li", "Vjiay Karthik Sankar"], "https://doi.org/10.1145/2228360.2228445", "dac", 2012]], "Joseph Nahas": [0, ["Making non-volatile nanomagnet logic non-volatile", ["Aaron Dingler", "Steve Kurtz", "Michael T. Niemier", "Xiaobo Sharon Hu", "Gyorgy Csaba", "Joseph Nahas", "Wolfgang Porod", "Gary H. Bernstein", "Peng Li", "Vjiay Karthik Sankar"], "https://doi.org/10.1145/2228360.2228445", "dac", 2012]], "Wolfgang Porod": [0, ["Making non-volatile nanomagnet logic non-volatile", ["Aaron Dingler", "Steve Kurtz", "Michael T. Niemier", "Xiaobo Sharon Hu", "Gyorgy Csaba", "Joseph Nahas", "Wolfgang Porod", "Gary H. Bernstein", "Peng Li", "Vjiay Karthik Sankar"], "https://doi.org/10.1145/2228360.2228445", "dac", 2012]], "Gary H. Bernstein": [0, ["Making non-volatile nanomagnet logic non-volatile", ["Aaron Dingler", "Steve Kurtz", "Michael T. Niemier", "Xiaobo Sharon Hu", "Gyorgy Csaba", "Joseph Nahas", "Wolfgang Porod", "Gary H. Bernstein", "Peng Li", "Vjiay Karthik Sankar"], "https://doi.org/10.1145/2228360.2228445", "dac", 2012]], "Peng Li": [0, ["Making non-volatile nanomagnet logic non-volatile", ["Aaron Dingler", "Steve Kurtz", "Michael T. Niemier", "Xiaobo Sharon Hu", "Gyorgy Csaba", "Joseph Nahas", "Wolfgang Porod", "Gary H. Bernstein", "Peng Li", "Vjiay Karthik Sankar"], "https://doi.org/10.1145/2228360.2228445", "dac", 2012], ["Heterogeneous multi-channel: fine-grained DRAM control for both system performance and power efficiency", ["Guangfei Zhang", "Huandong Wang", "Xinke Chen", "Shuai Huang", "Peng Li"], "https://doi.org/10.1145/2228360.2228517", "dac", 2012]], "Vjiay Karthik Sankar": [0, ["Making non-volatile nanomagnet logic non-volatile", ["Aaron Dingler", "Steve Kurtz", "Michael T. Niemier", "Xiaobo Sharon Hu", "Gyorgy Csaba", "Joseph Nahas", "Wolfgang Porod", "Gary H. Bernstein", "Peng Li", "Vjiay Karthik Sankar"], "https://doi.org/10.1145/2228360.2228445", "dac", 2012]], "Daniel Morris": [0, ["mLogic: ultra-low voltage non-volatile logic circuits using STT-MTJ devices", ["Daniel Morris", "David M. Bromberg", "Jian-Gang Jimmy Zhu", "Larry T. Pileggi"], "https://doi.org/10.1145/2228360.2228446", "dac", 2012]], "David M. Bromberg": [0, ["mLogic: ultra-low voltage non-volatile logic circuits using STT-MTJ devices", ["Daniel Morris", "David M. Bromberg", "Jian-Gang Jimmy Zhu", "Larry T. Pileggi"], "https://doi.org/10.1145/2228360.2228446", "dac", 2012]], "Jian-Gang Jimmy Zhu": [0, ["mLogic: ultra-low voltage non-volatile logic circuits using STT-MTJ devices", ["Daniel Morris", "David M. Bromberg", "Jian-Gang Jimmy Zhu", "Larry T. Pileggi"], "https://doi.org/10.1145/2228360.2228446", "dac", 2012]], "Larry T. Pileggi": [0, ["mLogic: ultra-low voltage non-volatile logic circuits using STT-MTJ devices", ["Daniel Morris", "David M. Bromberg", "Jian-Gang Jimmy Zhu", "Larry T. Pileggi"], "https://doi.org/10.1145/2228360.2228446", "dac", 2012]], "Sang Phill Park": [0.9997978061437607, ["Future cache design using STT MRAMs for improved energy efficiency: devices, circuits and architecture", ["Sang Phill Park", "Sumeet Kumar Gupta", "Niladri Narayan Mojumder", "Anand Raghunathan", "Kaushik Roy"], "https://doi.org/10.1145/2228360.2228447", "dac", 2012]], "Sumeet Kumar Gupta": [0, ["Future cache design using STT MRAMs for improved energy efficiency: devices, circuits and architecture", ["Sang Phill Park", "Sumeet Kumar Gupta", "Niladri Narayan Mojumder", "Anand Raghunathan", "Kaushik Roy"], "https://doi.org/10.1145/2228360.2228447", "dac", 2012]], "Niladri Narayan Mojumder": [0, ["Future cache design using STT MRAMs for improved energy efficiency: devices, circuits and architecture", ["Sang Phill Park", "Sumeet Kumar Gupta", "Niladri Narayan Mojumder", "Anand Raghunathan", "Kaushik Roy"], "https://doi.org/10.1145/2228360.2228447", "dac", 2012]], "Anand Raghunathan": [0, ["Future cache design using STT MRAMs for improved energy efficiency: devices, circuits and architecture", ["Sang Phill Park", "Sumeet Kumar Gupta", "Niladri Narayan Mojumder", "Anand Raghunathan", "Kaushik Roy"], "https://doi.org/10.1145/2228360.2228447", "dac", 2012], ["SALSA: systematic logic synthesis of approximate circuits", ["Swagath Venkataramani", "Amit Sabne", "Vivek Joy Kozhikkottu", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2228360.2228504", "dac", 2012], ["Recovery-based design for variation-tolerant SoCs", ["Vivek Joy Kozhikkottu", "Sujit Dey", "Anand Raghunathan"], "https://doi.org/10.1145/2228360.2228510", "dac", 2012]], "Kaushik Roy": [0, ["Future cache design using STT MRAMs for improved energy efficiency: devices, circuits and architecture", ["Sang Phill Park", "Sumeet Kumar Gupta", "Niladri Narayan Mojumder", "Anand Raghunathan", "Kaushik Roy"], "https://doi.org/10.1145/2228360.2228447", "dac", 2012], ["SALSA: systematic logic synthesis of approximate circuits", ["Swagath Venkataramani", "Amit Sabne", "Vivek Joy Kozhikkottu", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2228360.2228504", "dac", 2012], ["Cognitive computing with spin-based neural networks", ["Mrigank Sharad", "Charles Augustine", "Georgios Panagopoulos", "Kaushik Roy"], "https://doi.org/10.1145/2228360.2228594", "dac", 2012]], "Miao Hu": [0, ["Hardware realization of BSB recall function using memristor crossbar arrays", ["Miao Hu", "Hai Li", "Qing Wu", "Garrett S. Rose"], "https://doi.org/10.1145/2228360.2228448", "dac", 2012], ["Statistical memristor modeling and case study in neuromorphic computing", ["Robinson E. Pino", "Hai Helen Li", "Yiran Chen", "Miao Hu", "Beiye Liu"], "https://doi.org/10.1145/2228360.2228466", "dac", 2012]], "Hai Li": [0, ["Hardware realization of BSB recall function using memristor crossbar arrays", ["Miao Hu", "Hai Li", "Qing Wu", "Garrett S. Rose"], "https://doi.org/10.1145/2228360.2228448", "dac", 2012]], "Qing Wu": [0.00010747280612122267, ["Hardware realization of BSB recall function using memristor crossbar arrays", ["Miao Hu", "Hai Li", "Qing Wu", "Garrett S. Rose"], "https://doi.org/10.1145/2228360.2228448", "dac", 2012]], "Garrett S. Rose": [0, ["Hardware realization of BSB recall function using memristor crossbar arrays", ["Miao Hu", "Hai Li", "Qing Wu", "Garrett S. Rose"], "https://doi.org/10.1145/2228360.2228448", "dac", 2012]], "Jiawei Huang": [0, ["A methodology for energy-quality tradeoff using imprecise hardware", ["Jiawei Huang", "John Lach", "Gabriel Robins"], "https://doi.org/10.1145/2228360.2228450", "dac", 2012]], "John Lach": [0, ["A methodology for energy-quality tradeoff using imprecise hardware", ["Jiawei Huang", "John Lach", "Gabriel Robins"], "https://doi.org/10.1145/2228360.2228450", "dac", 2012]], "Gabriel Robins": [0, ["A methodology for energy-quality tradeoff using imprecise hardware", ["Jiawei Huang", "John Lach", "Gabriel Robins"], "https://doi.org/10.1145/2228360.2228450", "dac", 2012]], "Georgios Karakonstantis": [0, ["On the exploitation of the inherent error resilience of wireless systems under unreliable silicon", ["Georgios Karakonstantis", "Christoph Roth", "Christian Benkeser", "Andreas Burg"], "https://doi.org/10.1145/2228360.2228451", "dac", 2012]], "Christoph Roth": [0, ["On the exploitation of the inherent error resilience of wireless systems under unreliable silicon", ["Georgios Karakonstantis", "Christoph Roth", "Christian Benkeser", "Andreas Burg"], "https://doi.org/10.1145/2228360.2228451", "dac", 2012]], "Christian Benkeser": [0, ["On the exploitation of the inherent error resilience of wireless systems under unreliable silicon", ["Georgios Karakonstantis", "Christoph Roth", "Christian Benkeser", "Andreas Burg"], "https://doi.org/10.1145/2228360.2228451", "dac", 2012]], "Andreas Burg": [0, ["On the exploitation of the inherent error resilience of wireless systems under unreliable silicon", ["Georgios Karakonstantis", "Christoph Roth", "Christian Benkeser", "Andreas Burg"], "https://doi.org/10.1145/2228360.2228451", "dac", 2012]], "Xue Lin": [0, ["Near-optimal, dynamic module reconfiguration in a photovoltaic system to combat partial shading effects", ["Xue Lin", "Yanzhi Wang", "Siyu Yue", "Donghwa Shin", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1145/2228360.2228452", "dac", 2012]], "Yanzhi Wang": [1.0574650488592852e-07, ["Near-optimal, dynamic module reconfiguration in a photovoltaic system to combat partial shading effects", ["Xue Lin", "Yanzhi Wang", "Siyu Yue", "Donghwa Shin", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1145/2228360.2228452", "dac", 2012], ["Networked architecture for hybrid electrical energy storage systems", ["Younghyun Kim", "Sangyoung Park", "Naehyuck Chang", "Qing Xie", "Yanzhi Wang", "Massoud Pedram"], "https://doi.org/10.1145/2228360.2228453", "dac", 2012]], "Siyu Yue": [0, ["Near-optimal, dynamic module reconfiguration in a photovoltaic system to combat partial shading effects", ["Xue Lin", "Yanzhi Wang", "Siyu Yue", "Donghwa Shin", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1145/2228360.2228452", "dac", 2012]], "Donghwa Shin": [0.9275272041559219, ["Near-optimal, dynamic module reconfiguration in a photovoltaic system to combat partial shading effects", ["Xue Lin", "Yanzhi Wang", "Siyu Yue", "Donghwa Shin", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1145/2228360.2228452", "dac", 2012]], "Naehyuck Chang": [0.999998927116394, ["Near-optimal, dynamic module reconfiguration in a photovoltaic system to combat partial shading effects", ["Xue Lin", "Yanzhi Wang", "Siyu Yue", "Donghwa Shin", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1145/2228360.2228452", "dac", 2012], ["Networked architecture for hybrid electrical energy storage systems", ["Younghyun Kim", "Sangyoung Park", "Naehyuck Chang", "Qing Xie", "Yanzhi Wang", "Massoud Pedram"], "https://doi.org/10.1145/2228360.2228453", "dac", 2012]], "Massoud Pedram": [0, ["Near-optimal, dynamic module reconfiguration in a photovoltaic system to combat partial shading effects", ["Xue Lin", "Yanzhi Wang", "Siyu Yue", "Donghwa Shin", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1145/2228360.2228452", "dac", 2012], ["Networked architecture for hybrid electrical energy storage systems", ["Younghyun Kim", "Sangyoung Park", "Naehyuck Chang", "Qing Xie", "Yanzhi Wang", "Massoud Pedram"], "https://doi.org/10.1145/2228360.2228453", "dac", 2012]], "Younghyun Kim": [0.998327910900116, ["Networked architecture for hybrid electrical energy storage systems", ["Younghyun Kim", "Sangyoung Park", "Naehyuck Chang", "Qing Xie", "Yanzhi Wang", "Massoud Pedram"], "https://doi.org/10.1145/2228360.2228453", "dac", 2012]], "Sangyoung Park": [0.9998955726623535, ["Networked architecture for hybrid electrical energy storage systems", ["Younghyun Kim", "Sangyoung Park", "Naehyuck Chang", "Qing Xie", "Yanzhi Wang", "Massoud Pedram"], "https://doi.org/10.1145/2228360.2228453", "dac", 2012]], "Qing Xie": [0, ["Networked architecture for hybrid electrical energy storage systems", ["Younghyun Kim", "Sangyoung Park", "Naehyuck Chang", "Qing Xie", "Yanzhi Wang", "Massoud Pedram"], "https://doi.org/10.1145/2228360.2228453", "dac", 2012]], "Jin Sun": [0.10449553281068802, ["A new uncertainty budgeting based method for robust analog/mixed-signal design", ["Jin Sun", "Priyank Gupta", "Janet Meiling Wang Roveda"], "https://doi.org/10.1145/2228360.2228455", "dac", 2012]], "Priyank Gupta": [0, ["A new uncertainty budgeting based method for robust analog/mixed-signal design", ["Jin Sun", "Priyank Gupta", "Janet Meiling Wang Roveda"], "https://doi.org/10.1145/2228360.2228455", "dac", 2012]], "Janet Meiling Wang Roveda": [0, ["A new uncertainty budgeting based method for robust analog/mixed-signal design", ["Jin Sun", "Priyank Gupta", "Janet Meiling Wang Roveda"], "https://doi.org/10.1145/2228360.2228455", "dac", 2012]], "Seobin Jung": [0.9992655217647552, ["Variability-aware, discrete optimization for analog circuits", ["Seobin Jung", "Yunju Choi", "Jaeha Kim"], "https://doi.org/10.1145/2228360.2228456", "dac", 2012]], "Yunju Choi": [0.6578044444322586, ["Variability-aware, discrete optimization for analog circuits", ["Seobin Jung", "Yunju Choi", "Jaeha Kim"], "https://doi.org/10.1145/2228360.2228456", "dac", 2012]], "Jaeha Kim": [0.9453411847352982, ["Variability-aware, discrete optimization for analog circuits", ["Seobin Jung", "Yunju Choi", "Jaeha Kim"], "https://doi.org/10.1145/2228360.2228456", "dac", 2012]], "Bo Liu": [0, ["Efficient multi-objective synthesis for microwave components based on computational intelligence techniques", ["Bo Liu", "Hadi Aliakbarian", "Soheil Radiom", "Guy A. E. Vandenbosch", "Georges G. E. Gielen"], "https://doi.org/10.1145/2228360.2228457", "dac", 2012], ["Standard cell sizing for subthreshold operation", ["Bo Liu", "Maryam Ashouei", "Jos Huisken", "Jose Pineda de Gyvez"], "https://doi.org/10.1145/2228360.2228533", "dac", 2012]], "Hadi Aliakbarian": [0, ["Efficient multi-objective synthesis for microwave components based on computational intelligence techniques", ["Bo Liu", "Hadi Aliakbarian", "Soheil Radiom", "Guy A. E. Vandenbosch", "Georges G. E. Gielen"], "https://doi.org/10.1145/2228360.2228457", "dac", 2012]], "Soheil Radiom": [0, ["Efficient multi-objective synthesis for microwave components based on computational intelligence techniques", ["Bo Liu", "Hadi Aliakbarian", "Soheil Radiom", "Guy A. E. Vandenbosch", "Georges G. E. Gielen"], "https://doi.org/10.1145/2228360.2228457", "dac", 2012]], "Guy A. E. Vandenbosch": [0, ["Efficient multi-objective synthesis for microwave components based on computational intelligence techniques", ["Bo Liu", "Hadi Aliakbarian", "Soheil Radiom", "Guy A. E. Vandenbosch", "Georges G. E. Gielen"], "https://doi.org/10.1145/2228360.2228457", "dac", 2012]], "Georges G. E. Gielen": [0, ["Efficient multi-objective synthesis for microwave components based on computational intelligence techniques", ["Bo Liu", "Hadi Aliakbarian", "Soheil Radiom", "Guy A. E. Vandenbosch", "Georges G. E. Gielen"], "https://doi.org/10.1145/2228360.2228457", "dac", 2012]], "Hung-Chih Ou": [0, ["Non-uniform multilevel analog routing with matching constraints", ["Hung-Chih Ou", "Hsing-Chih Chang Chien", "Yao-Wen Chang"], "https://doi.org/10.1145/2228360.2228458", "dac", 2012]], "Hsing-Chih Chang Chien": [0, ["Non-uniform multilevel analog routing with matching constraints", ["Hung-Chih Ou", "Hsing-Chih Chang Chien", "Yao-Wen Chang"], "https://doi.org/10.1145/2228360.2228458", "dac", 2012]], "Yao-Wen Chang": [4.253035257306692e-08, ["Non-uniform multilevel analog routing with matching constraints", ["Hung-Chih Ou", "Hsing-Chih Chang Chien", "Yao-Wen Chang"], "https://doi.org/10.1145/2228360.2228458", "dac", 2012], ["Structure-aware placement for datapath-intensive circuit designs", ["Sheng Chou", "Meng-Kai Hsu", "Yao-Wen Chang"], "https://doi.org/10.1145/2228360.2228498", "dac", 2012], ["Timing ECO optimization using metal-configurable gate-array spare cells", ["Hua-Yu Chang", "Iris Hui-Ru Jiang", "Yao-Wen Chang"], "https://doi.org/10.1145/2228360.2228505", "dac", 2012], ["A chip-package-board co-design methodology", ["Hsu-Chieh Lee", "Yao-Wen Chang"], "https://doi.org/10.1145/2228360.2228557", "dac", 2012], ["Obstacle-avoiding free-assignment routing for flip-chip designs", ["Po-Wei Lee", "Hsu-Chieh Lee", "Yuan-Kai Ho", "Yao-Wen Chang", "Chen-Feng Chang", "I-Jye Lin", "Chin-Fang Shen"], "https://doi.org/10.1145/2228360.2228558", "dac", 2012], ["Simultaneous flare level and flare variation minimization with dummification in EUVL", ["Shao-Yun Fang", "Yao-Wen Chang"], "https://doi.org/10.1145/2228360.2228578", "dac", 2012], ["A novel layout decomposition algorithm for triple patterning lithography", ["Shao-Yun Fang", "Yao-Wen Chang", "Wei-Yu Chen"], "https://doi.org/10.1145/2228360.2228579", "dac", 2012]], "Feng Yuan": [0, ["X-tracer: a reconfigurable X-tolerant trace compressor for silicon debug", ["Feng Yuan", "Xiao Liu", "Qiang Xu"], "https://doi.org/10.1145/2228360.2228460", "dac", 2012]], "Xiao Liu": [0, ["X-tracer: a reconfigurable X-tolerant trace compressor for silicon debug", ["Feng Yuan", "Xiao Liu", "Qiang Xu"], "https://doi.org/10.1145/2228360.2228460", "dac", 2012]], "Qiang Xu": [0, ["X-tracer: a reconfigurable X-tolerant trace compressor for silicon debug", ["Feng Yuan", "Xiao Liu", "Qiang Xu"], "https://doi.org/10.1145/2228360.2228460", "dac", 2012]], "David Lin": [0, ["Quick detection of difficult bugs for effective post-silicon validation", ["David Lin", "Ted Hong", "Farzan Fallah", "Nagib Hakim", "Subhasish Mitra"], "https://doi.org/10.1145/2228360.2228461", "dac", 2012]], "Ted Hong": [3.7419606996991206e-05, ["Quick detection of difficult bugs for effective post-silicon validation", ["David Lin", "Ted Hong", "Farzan Fallah", "Nagib Hakim", "Subhasish Mitra"], "https://doi.org/10.1145/2228360.2228461", "dac", 2012]], "Farzan Fallah": [0, ["Quick detection of difficult bugs for effective post-silicon validation", ["David Lin", "Ted Hong", "Farzan Fallah", "Nagib Hakim", "Subhasish Mitra"], "https://doi.org/10.1145/2228360.2228461", "dac", 2012]], "Nagib Hakim": [0, ["Quick detection of difficult bugs for effective post-silicon validation", ["David Lin", "Ted Hong", "Farzan Fallah", "Nagib Hakim", "Subhasish Mitra"], "https://doi.org/10.1145/2228360.2228461", "dac", 2012]], "Subhasish Mitra": [0, ["Quick detection of difficult bugs for effective post-silicon validation", ["David Lin", "Ted Hong", "Farzan Fallah", "Nagib Hakim", "Subhasish Mitra"], "https://doi.org/10.1145/2228360.2228461", "dac", 2012]], "Hongfei Wang": [2.301885848599028e-09, ["Test-data volume optimization for diagnosis", ["Hongfei Wang", "Osei Poku", "Xiaochun Yu", "Sizhe Liu", "Ibrahima Komara", "Ronald D. Blanton"], "https://doi.org/10.1145/2228360.2228462", "dac", 2012]], "Osei Poku": [0, ["Test-data volume optimization for diagnosis", ["Hongfei Wang", "Osei Poku", "Xiaochun Yu", "Sizhe Liu", "Ibrahima Komara", "Ronald D. Blanton"], "https://doi.org/10.1145/2228360.2228462", "dac", 2012]], "Xiaochun Yu": [3.1948990120156395e-09, ["Test-data volume optimization for diagnosis", ["Hongfei Wang", "Osei Poku", "Xiaochun Yu", "Sizhe Liu", "Ibrahima Komara", "Ronald D. Blanton"], "https://doi.org/10.1145/2228360.2228462", "dac", 2012]], "Sizhe Liu": [0, ["Test-data volume optimization for diagnosis", ["Hongfei Wang", "Osei Poku", "Xiaochun Yu", "Sizhe Liu", "Ibrahima Komara", "Ronald D. Blanton"], "https://doi.org/10.1145/2228360.2228462", "dac", 2012]], "Ibrahima Komara": [0, ["Test-data volume optimization for diagnosis", ["Hongfei Wang", "Osei Poku", "Xiaochun Yu", "Sizhe Liu", "Ibrahima Komara", "Ronald D. Blanton"], "https://doi.org/10.1145/2228360.2228462", "dac", 2012]], "Ronald D. Blanton": [0, ["Test-data volume optimization for diagnosis", ["Hongfei Wang", "Osei Poku", "Xiaochun Yu", "Sizhe Liu", "Ibrahima Komara", "Ronald D. Blanton"], "https://doi.org/10.1145/2228360.2228462", "dac", 2012]], "Xiaofei Guo": [0, ["Invariance-based concurrent error detection for advanced encryption standard", ["Xiaofei Guo", "Ramesh Karri"], "https://doi.org/10.1145/2228360.2228463", "dac", 2012]], "Ahmed Al-Maashri": [0, ["Accelerating neuromorphic vision algorithms for recognition", ["Ahmed Al-Maashri", "Michael DeBole", "Matthew Cotter", "Nandhini Chandramoorthy", "Yang Xiao", "Vijaykrishnan Narayanan", "Chaitali Chakrabarti"], "https://doi.org/10.1145/2228360.2228465", "dac", 2012]], "Michael DeBole": [0, ["Accelerating neuromorphic vision algorithms for recognition", ["Ahmed Al-Maashri", "Michael DeBole", "Matthew Cotter", "Nandhini Chandramoorthy", "Yang Xiao", "Vijaykrishnan Narayanan", "Chaitali Chakrabarti"], "https://doi.org/10.1145/2228360.2228465", "dac", 2012]], "Matthew Cotter": [0, ["Accelerating neuromorphic vision algorithms for recognition", ["Ahmed Al-Maashri", "Michael DeBole", "Matthew Cotter", "Nandhini Chandramoorthy", "Yang Xiao", "Vijaykrishnan Narayanan", "Chaitali Chakrabarti"], "https://doi.org/10.1145/2228360.2228465", "dac", 2012]], "Nandhini Chandramoorthy": [0, ["Accelerating neuromorphic vision algorithms for recognition", ["Ahmed Al-Maashri", "Michael DeBole", "Matthew Cotter", "Nandhini Chandramoorthy", "Yang Xiao", "Vijaykrishnan Narayanan", "Chaitali Chakrabarti"], "https://doi.org/10.1145/2228360.2228465", "dac", 2012]], "Yang Xiao": [0, ["Accelerating neuromorphic vision algorithms for recognition", ["Ahmed Al-Maashri", "Michael DeBole", "Matthew Cotter", "Nandhini Chandramoorthy", "Yang Xiao", "Vijaykrishnan Narayanan", "Chaitali Chakrabarti"], "https://doi.org/10.1145/2228360.2228465", "dac", 2012]], "Chaitali Chakrabarti": [0, ["Accelerating neuromorphic vision algorithms for recognition", ["Ahmed Al-Maashri", "Michael DeBole", "Matthew Cotter", "Nandhini Chandramoorthy", "Yang Xiao", "Vijaykrishnan Narayanan", "Chaitali Chakrabarti"], "https://doi.org/10.1145/2228360.2228465", "dac", 2012], ["Process variation in near-threshold wide SIMD architectures", ["Sangwon Seo", "Ronald G. Dreslinski", "Mark Woh", "Yongjun Park", "Chaitali Chakrabarti", "Scott A. Mahlke", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1145/2228360.2228536", "dac", 2012]], "Robinson E. Pino": [0, ["Statistical memristor modeling and case study in neuromorphic computing", ["Robinson E. Pino", "Hai Helen Li", "Yiran Chen", "Miao Hu", "Beiye Liu"], "https://doi.org/10.1145/2228360.2228466", "dac", 2012]], "Hai Helen Li": [0, ["Statistical memristor modeling and case study in neuromorphic computing", ["Robinson E. Pino", "Hai Helen Li", "Yiran Chen", "Miao Hu", "Beiye Liu"], "https://doi.org/10.1145/2228360.2228466", "dac", 2012]], "Yiran Chen": [0, ["Statistical memristor modeling and case study in neuromorphic computing", ["Robinson E. Pino", "Hai Helen Li", "Yiran Chen", "Miao Hu", "Beiye Liu"], "https://doi.org/10.1145/2228360.2228466", "dac", 2012], ["Quality-retaining OLED dynamic voltage scaling for video streaming applications on mobile devices", ["Xiang Chen", "Jian Zheng", "Yiran Chen", "Mengying Zhao", "Chun Jason Xue"], "https://doi.org/10.1145/2228360.2228540", "dac", 2012], ["PS3-RAM: a fast portable and scalable statistical STT-RAM reliability analysis method", ["Wujie Wen", "Yaojun Zhang", "Yiran Chen", "Yu Wang", "Yuan Xie"], "https://doi.org/10.1145/2228360.2228580", "dac", 2012]], "Beiye Liu": [0, ["Statistical memristor modeling and case study in neuromorphic computing", ["Robinson E. Pino", "Hai Helen Li", "Yiran Chen", "Miao Hu", "Beiye Liu"], "https://doi.org/10.1145/2228360.2228466", "dac", 2012]], "Qiang Ma": [0, ["Triple patterning aware routing and its comparison with double patterning aware routing in 14nm technology", ["Qiang Ma", "Hongbo Zhang", "Martin D. F. Wong"], "https://doi.org/10.1145/2228360.2228468", "dac", 2012]], "Hongbo Zhang": [0, ["Triple patterning aware routing and its comparison with double patterning aware routing in 14nm technology", ["Qiang Ma", "Hongbo Zhang", "Martin D. F. Wong"], "https://doi.org/10.1145/2228360.2228468", "dac", 2012]], "Martin D. F. Wong": [0, ["Triple patterning aware routing and its comparison with double patterning aware routing in 14nm technology", ["Qiang Ma", "Hongbo Zhang", "Martin D. F. Wong"], "https://doi.org/10.1145/2228360.2228468", "dac", 2012]], "Yanheng Zhang": [0, ["GDRouter: interleaved global routing and detailed routing for ultimate routability", ["Yanheng Zhang", "Chris Chu"], "https://doi.org/10.1145/2228360.2228469", "dac", 2012]], "Chris Chu": [5.475139508437366e-10, ["GDRouter: interleaved global routing and detailed routing for ultimate routability", ["Yanheng Zhang", "Chris Chu"], "https://doi.org/10.1145/2228360.2228469", "dac", 2012]], "Nikolai Ryzhenko": [0, ["Standard cell routing via boolean satisfiability", ["Nikolai Ryzhenko", "Steven Burns"], "https://doi.org/10.1145/2228360.2228470", "dac", 2012]], "Steven Burns": [0, ["Standard cell routing via boolean satisfiability", ["Nikolai Ryzhenko", "Steven Burns"], "https://doi.org/10.1145/2228360.2228470", "dac", 2012]], "Chih-Hung Liu": [0, ["An efficient algorithm for multi-layer obstacle-avoiding rectilinear Steiner tree construction", ["Chih-Hung Liu", "I-Che Chen", "D. T. Lee"], "https://doi.org/10.1145/2228360.2228471", "dac", 2012]], "I-Che Chen": [0, ["An efficient algorithm for multi-layer obstacle-avoiding rectilinear Steiner tree construction", ["Chih-Hung Liu", "I-Che Chen", "D. T. Lee"], "https://doi.org/10.1145/2228360.2228471", "dac", 2012]], "D. T. Lee": [0.5, ["An efficient algorithm for multi-layer obstacle-avoiding rectilinear Steiner tree construction", ["Chih-Hung Liu", "I-Che Chen", "D. T. Lee"], "https://doi.org/10.1145/2228360.2228471", "dac", 2012]], "Ofer Shacham": [0, ["Avoiding game over: bringing design to the next level", ["Ofer Shacham", "Sameh Galal", "Sabarish Sankaranarayanan", "Megan Wachs", "John Brunhaver", "Artem Vassiliev", "Mark Horowitz", "Andrew Danowitz", "Wajahat Qadeer", "Stephen Richardson"], "https://doi.org/10.1145/2228360.2228472", "dac", 2012]], "Sameh Galal": [0, ["Avoiding game over: bringing design to the next level", ["Ofer Shacham", "Sameh Galal", "Sabarish Sankaranarayanan", "Megan Wachs", "John Brunhaver", "Artem Vassiliev", "Mark Horowitz", "Andrew Danowitz", "Wajahat Qadeer", "Stephen Richardson"], "https://doi.org/10.1145/2228360.2228472", "dac", 2012]], "Sabarish Sankaranarayanan": [0, ["Avoiding game over: bringing design to the next level", ["Ofer Shacham", "Sameh Galal", "Sabarish Sankaranarayanan", "Megan Wachs", "John Brunhaver", "Artem Vassiliev", "Mark Horowitz", "Andrew Danowitz", "Wajahat Qadeer", "Stephen Richardson"], "https://doi.org/10.1145/2228360.2228472", "dac", 2012]], "Megan Wachs": [0, ["Avoiding game over: bringing design to the next level", ["Ofer Shacham", "Sameh Galal", "Sabarish Sankaranarayanan", "Megan Wachs", "John Brunhaver", "Artem Vassiliev", "Mark Horowitz", "Andrew Danowitz", "Wajahat Qadeer", "Stephen Richardson"], "https://doi.org/10.1145/2228360.2228472", "dac", 2012], ["Removing overhead from high-level interfaces", ["Kyle Kelley", "Megan Wachs", "John P. Stevenson", "Stephen Richardson", "Mark Horowitz"], "https://doi.org/10.1145/2228360.2228502", "dac", 2012]], "John Brunhaver": [0, ["Avoiding game over: bringing design to the next level", ["Ofer Shacham", "Sameh Galal", "Sabarish Sankaranarayanan", "Megan Wachs", "John Brunhaver", "Artem Vassiliev", "Mark Horowitz", "Andrew Danowitz", "Wajahat Qadeer", "Stephen Richardson"], "https://doi.org/10.1145/2228360.2228472", "dac", 2012]], "Artem Vassiliev": [0, ["Avoiding game over: bringing design to the next level", ["Ofer Shacham", "Sameh Galal", "Sabarish Sankaranarayanan", "Megan Wachs", "John Brunhaver", "Artem Vassiliev", "Mark Horowitz", "Andrew Danowitz", "Wajahat Qadeer", "Stephen Richardson"], "https://doi.org/10.1145/2228360.2228472", "dac", 2012]], "Mark Horowitz": [0, ["Avoiding game over: bringing design to the next level", ["Ofer Shacham", "Sameh Galal", "Sabarish Sankaranarayanan", "Megan Wachs", "John Brunhaver", "Artem Vassiliev", "Mark Horowitz", "Andrew Danowitz", "Wajahat Qadeer", "Stephen Richardson"], "https://doi.org/10.1145/2228360.2228472", "dac", 2012], ["Removing overhead from high-level interfaces", ["Kyle Kelley", "Megan Wachs", "John P. Stevenson", "Stephen Richardson", "Mark Horowitz"], "https://doi.org/10.1145/2228360.2228502", "dac", 2012]], "Andrew Danowitz": [0, ["Avoiding game over: bringing design to the next level", ["Ofer Shacham", "Sameh Galal", "Sabarish Sankaranarayanan", "Megan Wachs", "John Brunhaver", "Artem Vassiliev", "Mark Horowitz", "Andrew Danowitz", "Wajahat Qadeer", "Stephen Richardson"], "https://doi.org/10.1145/2228360.2228472", "dac", 2012]], "Wajahat Qadeer": [0, ["Avoiding game over: bringing design to the next level", ["Ofer Shacham", "Sameh Galal", "Sabarish Sankaranarayanan", "Megan Wachs", "John Brunhaver", "Artem Vassiliev", "Mark Horowitz", "Andrew Danowitz", "Wajahat Qadeer", "Stephen Richardson"], "https://doi.org/10.1145/2228360.2228472", "dac", 2012]], "Stephen Richardson": [0, ["Avoiding game over: bringing design to the next level", ["Ofer Shacham", "Sameh Galal", "Sabarish Sankaranarayanan", "Megan Wachs", "John Brunhaver", "Artem Vassiliev", "Mark Horowitz", "Andrew Danowitz", "Wajahat Qadeer", "Stephen Richardson"], "https://doi.org/10.1145/2228360.2228472", "dac", 2012], ["Removing overhead from high-level interfaces", ["Kyle Kelley", "Megan Wachs", "John P. Stevenson", "Stephen Richardson", "Mark Horowitz"], "https://doi.org/10.1145/2228360.2228502", "dac", 2012]], "Seungwook Paek": [0.9998532384634018, ["PowerField: a transient temperature-to-power technique based on Markov random field theory", ["Seungwook Paek", "Seok-Hwan Moon", "Wongyu Shin", "Jaehyeong Sim", "Lee-Sup Kim"], "https://doi.org/10.1145/2228360.2228474", "dac", 2012]], "Seok-Hwan Moon": [0.9999644160270691, ["PowerField: a transient temperature-to-power technique based on Markov random field theory", ["Seungwook Paek", "Seok-Hwan Moon", "Wongyu Shin", "Jaehyeong Sim", "Lee-Sup Kim"], "https://doi.org/10.1145/2228360.2228474", "dac", 2012]], "Wongyu Shin": [0.4847153574228287, ["PowerField: a transient temperature-to-power technique based on Markov random field theory", ["Seungwook Paek", "Seok-Hwan Moon", "Wongyu Shin", "Jaehyeong Sim", "Lee-Sup Kim"], "https://doi.org/10.1145/2228360.2228474", "dac", 2012]], "Jaehyeong Sim": [0.9993225634098053, ["PowerField: a transient temperature-to-power technique based on Markov random field theory", ["Seungwook Paek", "Seok-Hwan Moon", "Wongyu Shin", "Jaehyeong Sim", "Lee-Sup Kim"], "https://doi.org/10.1145/2228360.2228474", "dac", 2012]], "Lee-Sup Kim": [0.9903254508972168, ["PowerField: a transient temperature-to-power technique based on Markov random field theory", ["Seungwook Paek", "Seok-Hwan Moon", "Wongyu Shin", "Jaehyeong Sim", "Lee-Sup Kim"], "https://doi.org/10.1145/2228360.2228474", "dac", 2012]], "Juri Ranieri": [0, ["EigenMaps: algorithms for optimal thermal maps extraction and sensor placement on multicore processors", ["Juri Ranieri", "Alessandro Vincenzi", "Amina Chebira", "David Atienza", "Martin Vetterli"], "https://doi.org/10.1145/2228360.2228475", "dac", 2012]], "Alessandro Vincenzi": [0, ["EigenMaps: algorithms for optimal thermal maps extraction and sensor placement on multicore processors", ["Juri Ranieri", "Alessandro Vincenzi", "Amina Chebira", "David Atienza", "Martin Vetterli"], "https://doi.org/10.1145/2228360.2228475", "dac", 2012]], "Amina Chebira": [0, ["EigenMaps: algorithms for optimal thermal maps extraction and sensor placement on multicore processors", ["Juri Ranieri", "Alessandro Vincenzi", "Amina Chebira", "David Atienza", "Martin Vetterli"], "https://doi.org/10.1145/2228360.2228475", "dac", 2012]], "David Atienza": [0, ["EigenMaps: algorithms for optimal thermal maps extraction and sensor placement on multicore processors", ["Juri Ranieri", "Alessandro Vincenzi", "Amina Chebira", "David Atienza", "Martin Vetterli"], "https://doi.org/10.1145/2228360.2228475", "dac", 2012], ["Design exploration of energy-performance trade-offs for wireless sensor networks", ["Ivan Beretta", "Francisco J. Rincon", "Nadia Khaled", "Paolo Roberto Grassi", "Vincenzo Rana", "David Atienza"], "https://doi.org/10.1145/2228360.2228549", "dac", 2012]], "Martin Vetterli": [0, ["EigenMaps: algorithms for optimal thermal maps extraction and sensor placement on multicore processors", ["Juri Ranieri", "Alessandro Vincenzi", "Amina Chebira", "David Atienza", "Martin Vetterli"], "https://doi.org/10.1145/2228360.2228475", "dac", 2012]], "Huapeng Zhou": [0, ["An information-theoretic framework for optimal temperature sensor allocation and full-chip thermal monitoring", ["Huapeng Zhou", "Xin Li", "Chen-Yong Cher", "Eren Kursun", "Haifeng Qian", "Shi-Chune Yao"], "https://doi.org/10.1145/2228360.2228476", "dac", 2012]], "Chen-Yong Cher": [0, ["An information-theoretic framework for optimal temperature sensor allocation and full-chip thermal monitoring", ["Huapeng Zhou", "Xin Li", "Chen-Yong Cher", "Eren Kursun", "Haifeng Qian", "Shi-Chune Yao"], "https://doi.org/10.1145/2228360.2228476", "dac", 2012]], "Eren Kursun": [0, ["An information-theoretic framework for optimal temperature sensor allocation and full-chip thermal monitoring", ["Huapeng Zhou", "Xin Li", "Chen-Yong Cher", "Eren Kursun", "Haifeng Qian", "Shi-Chune Yao"], "https://doi.org/10.1145/2228360.2228476", "dac", 2012]], "Haifeng Qian": [0, ["An information-theoretic framework for optimal temperature sensor allocation and full-chip thermal monitoring", ["Huapeng Zhou", "Xin Li", "Chen-Yong Cher", "Eren Kursun", "Haifeng Qian", "Shi-Chune Yao"], "https://doi.org/10.1145/2228360.2228476", "dac", 2012]], "Shi-Chune Yao": [0, ["An information-theoretic framework for optimal temperature sensor allocation and full-chip thermal monitoring", ["Huapeng Zhou", "Xin Li", "Chen-Yong Cher", "Eren Kursun", "Haifeng Qian", "Shi-Chune Yao"], "https://doi.org/10.1145/2228360.2228476", "dac", 2012]], "Jie Meng": [0, ["Optimizing energy efficiency of 3-D multicore systems with stacked DRAM under power and thermal constraints", ["Jie Meng", "Katsutoshi Kawakami", "Ayse Kivilcim Coskun"], "https://doi.org/10.1145/2228360.2228477", "dac", 2012]], "Katsutoshi Kawakami": [0, ["Optimizing energy efficiency of 3-D multicore systems with stacked DRAM under power and thermal constraints", ["Jie Meng", "Katsutoshi Kawakami", "Ayse Kivilcim Coskun"], "https://doi.org/10.1145/2228360.2228477", "dac", 2012]], "Ayse Kivilcim Coskun": [0, ["Optimizing energy efficiency of 3-D multicore systems with stacked DRAM under power and thermal constraints", ["Jie Meng", "Katsutoshi Kawakami", "Ayse Kivilcim Coskun"], "https://doi.org/10.1145/2228360.2228477", "dac", 2012]], "Arkadeb Ghosal": [0, ["Static dataflow with access patterns: semantics and analysis", ["Arkadeb Ghosal", "Rhishikesh Limaye", "Kaushik Ravindran", "Stavros Tripakis", "Ankita Prasad", "Guoqiang Wang", "Trung N. Tran", "Hugo A. Andrade"], "https://doi.org/10.1145/2228360.2228479", "dac", 2012]], "Rhishikesh Limaye": [0, ["Static dataflow with access patterns: semantics and analysis", ["Arkadeb Ghosal", "Rhishikesh Limaye", "Kaushik Ravindran", "Stavros Tripakis", "Ankita Prasad", "Guoqiang Wang", "Trung N. Tran", "Hugo A. Andrade"], "https://doi.org/10.1145/2228360.2228479", "dac", 2012]], "Kaushik Ravindran": [0, ["Static dataflow with access patterns: semantics and analysis", ["Arkadeb Ghosal", "Rhishikesh Limaye", "Kaushik Ravindran", "Stavros Tripakis", "Ankita Prasad", "Guoqiang Wang", "Trung N. Tran", "Hugo A. Andrade"], "https://doi.org/10.1145/2228360.2228479", "dac", 2012]], "Stavros Tripakis": [0, ["Static dataflow with access patterns: semantics and analysis", ["Arkadeb Ghosal", "Rhishikesh Limaye", "Kaushik Ravindran", "Stavros Tripakis", "Ankita Prasad", "Guoqiang Wang", "Trung N. Tran", "Hugo A. Andrade"], "https://doi.org/10.1145/2228360.2228479", "dac", 2012]], "Ankita Prasad": [0, ["Static dataflow with access patterns: semantics and analysis", ["Arkadeb Ghosal", "Rhishikesh Limaye", "Kaushik Ravindran", "Stavros Tripakis", "Ankita Prasad", "Guoqiang Wang", "Trung N. Tran", "Hugo A. Andrade"], "https://doi.org/10.1145/2228360.2228479", "dac", 2012]], "Guoqiang Wang": [3.800220471639193e-09, ["Static dataflow with access patterns: semantics and analysis", ["Arkadeb Ghosal", "Rhishikesh Limaye", "Kaushik Ravindran", "Stavros Tripakis", "Ankita Prasad", "Guoqiang Wang", "Trung N. Tran", "Hugo A. Andrade"], "https://doi.org/10.1145/2228360.2228479", "dac", 2012]], "Trung N. Tran": [0, ["Static dataflow with access patterns: semantics and analysis", ["Arkadeb Ghosal", "Rhishikesh Limaye", "Kaushik Ravindran", "Stavros Tripakis", "Ankita Prasad", "Guoqiang Wang", "Trung N. Tran", "Hugo A. Andrade"], "https://doi.org/10.1145/2228360.2228479", "dac", 2012]], "Hugo A. Andrade": [0, ["Static dataflow with access patterns: semantics and analysis", ["Arkadeb Ghosal", "Rhishikesh Limaye", "Kaushik Ravindran", "Stavros Tripakis", "Ankita Prasad", "Guoqiang Wang", "Trung N. Tran", "Hugo A. Andrade"], "https://doi.org/10.1145/2228360.2228479", "dac", 2012]], "Junchul Choi": [0.9959099888801575, ["Executing synchronous dataflow graphs on a SPM-based multicore architecture", ["Junchul Choi", "Hyunok Oh", "Sungchan Kim", "Soonhoi Ha"], "https://doi.org/10.1145/2228360.2228480", "dac", 2012]], "Hyunok Oh": [0.9975543171167374, ["Executing synchronous dataflow graphs on a SPM-based multicore architecture", ["Junchul Choi", "Hyunok Oh", "Sungchan Kim", "Soonhoi Ha"], "https://doi.org/10.1145/2228360.2228480", "dac", 2012]], "Sungchan Kim": [0.9540324807167053, ["Executing synchronous dataflow graphs on a SPM-based multicore architecture", ["Junchul Choi", "Hyunok Oh", "Sungchan Kim", "Soonhoi Ha"], "https://doi.org/10.1145/2228360.2228480", "dac", 2012]], "Soonhoi Ha": [1, ["Executing synchronous dataflow graphs on a SPM-based multicore architecture", ["Junchul Choi", "Hyunok Oh", "Sungchan Kim", "Soonhoi Ha"], "https://doi.org/10.1145/2228360.2228480", "dac", 2012]], "Glenn Leary": [0, ["System-level synthesis of memory architecture for stream processing sub-systems of a MPSoC", ["Glenn Leary", "Weijia Che", "Karam S. Chatha"], "https://doi.org/10.1145/2228360.2228481", "dac", 2012]], "Weijia Che": [0, ["System-level synthesis of memory architecture for stream processing sub-systems of a MPSoC", ["Glenn Leary", "Weijia Che", "Karam S. Chatha"], "https://doi.org/10.1145/2228360.2228481", "dac", 2012], ["Unrolling and retiming of stream applications onto embedded multicore processors", ["Weijia Che", "Karam S. Chatha"], "https://doi.org/10.1145/2228360.2228598", "dac", 2012]], "Karam S. Chatha": [0, ["System-level synthesis of memory architecture for stream processing sub-systems of a MPSoC", ["Glenn Leary", "Weijia Che", "Karam S. Chatha"], "https://doi.org/10.1145/2228360.2228481", "dac", 2012], ["Unrolling and retiming of stream applications onto embedded multicore processors", ["Weijia Che", "Karam S. Chatha"], "https://doi.org/10.1145/2228360.2228598", "dac", 2012]], "Akbar Sharifi": [0, ["Courteous cache sharing: being nice to others in capacity management", ["Akbar Sharifi", "Shekhar Srikantaiah", "Mahmut T. Kandemir", "Mary Jane Irwin"], "https://doi.org/10.1145/2228360.2228482", "dac", 2012]], "Shekhar Srikantaiah": [0, ["Courteous cache sharing: being nice to others in capacity management", ["Akbar Sharifi", "Shekhar Srikantaiah", "Mahmut T. Kandemir", "Mary Jane Irwin"], "https://doi.org/10.1145/2228360.2228482", "dac", 2012]], "Mahmut T. Kandemir": [0, ["Courteous cache sharing: being nice to others in capacity management", ["Akbar Sharifi", "Shekhar Srikantaiah", "Mahmut T. Kandemir", "Mary Jane Irwin"], "https://doi.org/10.1145/2228360.2228482", "dac", 2012], ["A hybrid NoC design for cache coherence optimization for chip multiprocessors", ["Hui Zhao", "Ohyoung Jang", "Wei Ding", "Yuanrui Zhang", "Mahmut T. Kandemir", "Mary Jane Irwin"], "https://doi.org/10.1145/2228360.2228511", "dac", 2012]], "Mary Jane Irwin": [0, ["Courteous cache sharing: being nice to others in capacity management", ["Akbar Sharifi", "Shekhar Srikantaiah", "Mahmut T. Kandemir", "Mary Jane Irwin"], "https://doi.org/10.1145/2228360.2228482", "dac", 2012], ["A hybrid NoC design for cache coherence optimization for chip multiprocessors", ["Hui Zhao", "Ohyoung Jang", "Wei Ding", "Yuanrui Zhang", "Mahmut T. Kandemir", "Mary Jane Irwin"], "https://doi.org/10.1145/2228360.2228511", "dac", 2012]], "Pratyush Kumar": [0, ["A hybrid approach to cyber-physical systems verification", ["Pratyush Kumar", "Dip Goswami", "Samarjit Chakraborty", "Anuradha Annaswamy", "Kai Lampka", "Lothar Thiele"], "https://doi.org/10.1145/2228360.2228484", "dac", 2012]], "Dip Goswami": [0, ["A hybrid approach to cyber-physical systems verification", ["Pratyush Kumar", "Dip Goswami", "Samarjit Chakraborty", "Anuradha Annaswamy", "Kai Lampka", "Lothar Thiele"], "https://doi.org/10.1145/2228360.2228484", "dac", 2012]], "Samarjit Chakraborty": [0, ["A hybrid approach to cyber-physical systems verification", ["Pratyush Kumar", "Dip Goswami", "Samarjit Chakraborty", "Anuradha Annaswamy", "Kai Lampka", "Lothar Thiele"], "https://doi.org/10.1145/2228360.2228484", "dac", 2012]], "Anuradha Annaswamy": [0, ["A hybrid approach to cyber-physical systems verification", ["Pratyush Kumar", "Dip Goswami", "Samarjit Chakraborty", "Anuradha Annaswamy", "Kai Lampka", "Lothar Thiele"], "https://doi.org/10.1145/2228360.2228484", "dac", 2012]], "Kai Lampka": [0, ["A hybrid approach to cyber-physical systems verification", ["Pratyush Kumar", "Dip Goswami", "Samarjit Chakraborty", "Anuradha Annaswamy", "Kai Lampka", "Lothar Thiele"], "https://doi.org/10.1145/2228360.2228484", "dac", 2012]], "Lothar Thiele": [0, ["A hybrid approach to cyber-physical systems verification", ["Pratyush Kumar", "Dip Goswami", "Samarjit Chakraborty", "Anuradha Annaswamy", "Kai Lampka", "Lothar Thiele"], "https://doi.org/10.1145/2228360.2228484", "dac", 2012]], "Aravindkumar Rajendiran": [0, ["Reliable computing with ultra-reduced instruction set co-processors", ["Aravindkumar Rajendiran", "Sundaram Ananthanarayanan", "Hiren D. Patel", "Mahesh V. Tripunitara", "Siddharth Garg"], "https://doi.org/10.1145/2228360.2228485", "dac", 2012]], "Sundaram Ananthanarayanan": [0, ["Reliable computing with ultra-reduced instruction set co-processors", ["Aravindkumar Rajendiran", "Sundaram Ananthanarayanan", "Hiren D. Patel", "Mahesh V. Tripunitara", "Siddharth Garg"], "https://doi.org/10.1145/2228360.2228485", "dac", 2012]], "Hiren D. Patel": [0, ["Reliable computing with ultra-reduced instruction set co-processors", ["Aravindkumar Rajendiran", "Sundaram Ananthanarayanan", "Hiren D. Patel", "Mahesh V. Tripunitara", "Siddharth Garg"], "https://doi.org/10.1145/2228360.2228485", "dac", 2012]], "Mahesh V. Tripunitara": [0, ["Reliable computing with ultra-reduced instruction set co-processors", ["Aravindkumar Rajendiran", "Sundaram Ananthanarayanan", "Hiren D. Patel", "Mahesh V. Tripunitara", "Siddharth Garg"], "https://doi.org/10.1145/2228360.2228485", "dac", 2012]], "Siddharth Garg": [0, ["Reliable computing with ultra-reduced instruction set co-processors", ["Aravindkumar Rajendiran", "Sundaram Ananthanarayanan", "Hiren D. Patel", "Mahesh V. Tripunitara", "Siddharth Garg"], "https://doi.org/10.1145/2228360.2228485", "dac", 2012]], "Xuehui Zhang": [0, ["Identification of recovered ICs using fingerprints from a light-weight on-chip sensor", ["Xuehui Zhang", "Nicholas Tuzzio", "Mohammad Tehranipoor"], "https://doi.org/10.1145/2228360.2228486", "dac", 2012]], "Nicholas Tuzzio": [0, ["Identification of recovered ICs using fingerprints from a light-weight on-chip sensor", ["Xuehui Zhang", "Nicholas Tuzzio", "Mohammad Tehranipoor"], "https://doi.org/10.1145/2228360.2228486", "dac", 2012]], "Mohammad Tehranipoor": [0, ["Identification of recovered ICs using fingerprints from a light-weight on-chip sensor", ["Xuehui Zhang", "Nicholas Tuzzio", "Mohammad Tehranipoor"], "https://doi.org/10.1145/2228360.2228486", "dac", 2012]], "Hamid Shojaei": [0, ["Confidentiality preserving integer programming for global routing", ["Hamid Shojaei", "Azadeh Davoodi", "Parmeswaran Ramanathan"], "https://doi.org/10.1145/2228360.2228487", "dac", 2012]], "Azadeh Davoodi": [0, ["Confidentiality preserving integer programming for global routing", ["Hamid Shojaei", "Azadeh Davoodi", "Parmeswaran Ramanathan"], "https://doi.org/10.1145/2228360.2228487", "dac", 2012]], "Parmeswaran Ramanathan": [0, ["Confidentiality preserving integer programming for global routing", ["Hamid Shojaei", "Azadeh Davoodi", "Parmeswaran Ramanathan"], "https://doi.org/10.1145/2228360.2228487", "dac", 2012]], "Louis Scheffer": [0, ["Design tools for artificial nervous systems", ["Louis Scheffer"], "https://doi.org/10.1145/2228360.2228490", "dac", 2012]], "Frank Liu": [0, ["Dynamic river network simulation at large scale", ["Frank Liu", "Ben R. Hodges"], "https://doi.org/10.1145/2228360.2228491", "dac", 2012]], "Ben R. Hodges": [0, ["Dynamic river network simulation at large scale", ["Frank Liu", "Ben R. Hodges"], "https://doi.org/10.1145/2228360.2228491", "dac", 2012]], "Pey-Chang Kent Lin": [0, ["Application of logic synthesis to the understanding and cure of genetic diseases", ["Pey-Chang Kent Lin", "Sunil P. Khatri"], "https://doi.org/10.1145/2228360.2228493", "dac", 2012], ["Boolean satisfiability using noise based logic", ["Pey-Chang Kent Lin", "Ayan Mandal", "Sunil P. Khatri"], "https://doi.org/10.1145/2228360.2228593", "dac", 2012]], "Sunil P. Khatri": [0, ["Application of logic synthesis to the understanding and cure of genetic diseases", ["Pey-Chang Kent Lin", "Sunil P. Khatri"], "https://doi.org/10.1145/2228360.2228493", "dac", 2012], ["Boolean satisfiability using noise based logic", ["Pey-Chang Kent Lin", "Ayan Mandal", "Sunil P. Khatri"], "https://doi.org/10.1145/2228360.2228593", "dac", 2012]], "Krit Athikulwongse": [0, ["Exploiting die-to-die thermal coupling in 3D IC placement", ["Krit Athikulwongse", "Mohit Pathak", "Sung Kyu Lim"], "https://doi.org/10.1145/2228360.2228495", "dac", 2012]], "Mohit Pathak": [0, ["Exploiting die-to-die thermal coupling in 3D IC placement", ["Krit Athikulwongse", "Mohit Pathak", "Sung Kyu Lim"], "https://doi.org/10.1145/2228360.2228495", "dac", 2012]], "Myung-Chul Kim": [0.9949226677417755, ["ComPLx: A Competitive Primal-dual Lagrange Optimization for Global Placement", ["Myung-Chul Kim", "Igor L. Markov"], "https://doi.org/10.1145/2228360.2228496", "dac", 2012]], "Igor L. Markov": [0, ["ComPLx: A Competitive Primal-dual Lagrange Optimization for Global Placement", ["Myung-Chul Kim", "Igor L. Markov"], "https://doi.org/10.1145/2228360.2228496", "dac", 2012]], "Samuel I. Ward": [0, ["PADE: a high-performance placer with automatic datapath extraction and evaluation through high dimensional data learning", ["Samuel I. Ward", "Duo Ding", "David Z. Pan"], "https://doi.org/10.1145/2228360.2228497", "dac", 2012]], "Duo Ding": [0, ["PADE: a high-performance placer with automatic datapath extraction and evaluation through high dimensional data learning", ["Samuel I. Ward", "Duo Ding", "David Z. Pan"], "https://doi.org/10.1145/2228360.2228497", "dac", 2012]], "Sheng Chou": [0, ["Structure-aware placement for datapath-intensive circuit designs", ["Sheng Chou", "Meng-Kai Hsu", "Yao-Wen Chang"], "https://doi.org/10.1145/2228360.2228498", "dac", 2012]], "Meng-Kai Hsu": [0, ["Structure-aware placement for datapath-intensive circuit designs", ["Sheng Chou", "Meng-Kai Hsu", "Yao-Wen Chang"], "https://doi.org/10.1145/2228360.2228498", "dac", 2012]], "Yaoguang Wei": [0, ["GLARE: global and local wiring aware routability evaluation", ["Yaoguang Wei", "Cliff C. N. Sze", "Natarajan Viswanathan", "Zhuo Li", "Charles J. Alpert", "Lakshmi N. Reddy", "Andrew D. Huber", "Gustavo E. Tellez", "Douglas Keller", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2228360.2228499", "dac", 2012], ["The DAC 2012 routability-driven placement contest and benchmark suite", ["Natarajan Viswanathan", "Charles J. Alpert", "Cliff C. N. Sze", "Zhuo Li", "Yaoguang Wei"], "https://doi.org/10.1145/2228360.2228500", "dac", 2012]], "Lakshmi N. Reddy": [0, ["GLARE: global and local wiring aware routability evaluation", ["Yaoguang Wei", "Cliff C. N. Sze", "Natarajan Viswanathan", "Zhuo Li", "Charles J. Alpert", "Lakshmi N. Reddy", "Andrew D. Huber", "Gustavo E. Tellez", "Douglas Keller", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2228360.2228499", "dac", 2012]], "Andrew D. Huber": [0, ["GLARE: global and local wiring aware routability evaluation", ["Yaoguang Wei", "Cliff C. N. Sze", "Natarajan Viswanathan", "Zhuo Li", "Charles J. Alpert", "Lakshmi N. Reddy", "Andrew D. Huber", "Gustavo E. Tellez", "Douglas Keller", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2228360.2228499", "dac", 2012]], "Gustavo E. Tellez": [0, ["GLARE: global and local wiring aware routability evaluation", ["Yaoguang Wei", "Cliff C. N. Sze", "Natarajan Viswanathan", "Zhuo Li", "Charles J. Alpert", "Lakshmi N. Reddy", "Andrew D. Huber", "Gustavo E. Tellez", "Douglas Keller", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2228360.2228499", "dac", 2012]], "Douglas Keller": [0, ["GLARE: global and local wiring aware routability evaluation", ["Yaoguang Wei", "Cliff C. N. Sze", "Natarajan Viswanathan", "Zhuo Li", "Charles J. Alpert", "Lakshmi N. Reddy", "Andrew D. Huber", "Gustavo E. Tellez", "Douglas Keller", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2228360.2228499", "dac", 2012]], "Sachin S. Sapatnekar": [0, ["GLARE: global and local wiring aware routability evaluation", ["Yaoguang Wei", "Cliff C. N. Sze", "Natarajan Viswanathan", "Zhuo Li", "Charles J. Alpert", "Lakshmi N. Reddy", "Andrew D. Huber", "Gustavo E. Tellez", "Douglas Keller", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2228360.2228499", "dac", 2012]], "Kyle Kelley": [0, ["Removing overhead from high-level interfaces", ["Kyle Kelley", "Megan Wachs", "John P. Stevenson", "Stephen Richardson", "Mark Horowitz"], "https://doi.org/10.1145/2228360.2228502", "dac", 2012]], "John P. Stevenson": [0, ["Removing overhead from high-level interfaces", ["Kyle Kelley", "Megan Wachs", "John P. Stevenson", "Stephen Richardson", "Mark Horowitz"], "https://doi.org/10.1145/2228360.2228502", "dac", 2012]], "Johnathan York": [0, ["On the asymptotic costs of multiplexer-based reconfigurability", ["Johnathan York", "Derek Chiou"], "https://doi.org/10.1145/2228360.2228503", "dac", 2012]], "Derek Chiou": [0, ["On the asymptotic costs of multiplexer-based reconfigurability", ["Johnathan York", "Derek Chiou"], "https://doi.org/10.1145/2228360.2228503", "dac", 2012]], "Swagath Venkataramani": [0, ["SALSA: systematic logic synthesis of approximate circuits", ["Swagath Venkataramani", "Amit Sabne", "Vivek Joy Kozhikkottu", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2228360.2228504", "dac", 2012]], "Amit Sabne": [0, ["SALSA: systematic logic synthesis of approximate circuits", ["Swagath Venkataramani", "Amit Sabne", "Vivek Joy Kozhikkottu", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2228360.2228504", "dac", 2012]], "Vivek Joy Kozhikkottu": [0, ["SALSA: systematic logic synthesis of approximate circuits", ["Swagath Venkataramani", "Amit Sabne", "Vivek Joy Kozhikkottu", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2228360.2228504", "dac", 2012], ["Recovery-based design for variation-tolerant SoCs", ["Vivek Joy Kozhikkottu", "Sujit Dey", "Anand Raghunathan"], "https://doi.org/10.1145/2228360.2228510", "dac", 2012]], "Hua-Yu Chang": [0.0006560848269145936, ["Timing ECO optimization using metal-configurable gate-array spare cells", ["Hua-Yu Chang", "Iris Hui-Ru Jiang", "Yao-Wen Chang"], "https://doi.org/10.1145/2228360.2228505", "dac", 2012]], "Iris Hui-Ru Jiang": [0, ["Timing ECO optimization using metal-configurable gate-array spare cells", ["Hua-Yu Chang", "Iris Hui-Ru Jiang", "Yao-Wen Chang"], "https://doi.org/10.1145/2228360.2228505", "dac", 2012], ["Accurate process-hotspot detection using critical design rule extraction", ["Yen-Ting Yu", "Ya-Chung Chan", "Subarna Sinha", "Iris Hui-Ru Jiang", "Charles C. Chiang"], "https://doi.org/10.1145/2228360.2228576", "dac", 2012]], "Jayanand Asok Kumar": [0, ["Early prediction of NBTI effects using RTL source code analysis", ["Jayanand Asok Kumar", "Kenneth M. Butler", "Heesoo Kim", "Shobha Vasudevan"], "https://doi.org/10.1145/2228360.2228506", "dac", 2012], ["Goal-oriented stimulus generation for analog circuits", ["Seyed Nematollah Ahmadyan", "Jayanand Asok Kumar", "Shobha Vasudevan"], "https://doi.org/10.1145/2228360.2228544", "dac", 2012]], "Kenneth M. Butler": [0, ["Early prediction of NBTI effects using RTL source code analysis", ["Jayanand Asok Kumar", "Kenneth M. Butler", "Heesoo Kim", "Shobha Vasudevan"], "https://doi.org/10.1145/2228360.2228506", "dac", 2012]], "Heesoo Kim": [0.996008962392807, ["Early prediction of NBTI effects using RTL source code analysis", ["Jayanand Asok Kumar", "Kenneth M. Butler", "Heesoo Kim", "Shobha Vasudevan"], "https://doi.org/10.1145/2228360.2228506", "dac", 2012]], "Shobha Vasudevan": [0, ["Early prediction of NBTI effects using RTL source code analysis", ["Jayanand Asok Kumar", "Kenneth M. Butler", "Heesoo Kim", "Shobha Vasudevan"], "https://doi.org/10.1145/2228360.2228506", "dac", 2012], ["Goal-oriented stimulus generation for analog circuits", ["Seyed Nematollah Ahmadyan", "Jayanand Asok Kumar", "Shobha Vasudevan"], "https://doi.org/10.1145/2228360.2228544", "dac", 2012]], "Tobias Welp": [0, ["Generalized SAT-sweeping for post-mapping optimization", ["Tobias Welp", "Smita Krishnaswamy", "Andreas Kuehlmann"], "https://doi.org/10.1145/2228360.2228507", "dac", 2012]], "Smita Krishnaswamy": [0, ["Generalized SAT-sweeping for post-mapping optimization", ["Tobias Welp", "Smita Krishnaswamy", "Andreas Kuehlmann"], "https://doi.org/10.1145/2228360.2228507", "dac", 2012]], "Andreas Kuehlmann": [0, ["Generalized SAT-sweeping for post-mapping optimization", ["Tobias Welp", "Smita Krishnaswamy", "Andreas Kuehlmann"], "https://doi.org/10.1145/2228360.2228507", "dac", 2012]], "Seokhyeong Kang": [0.9988771378993988, ["Accuracy-configurable adder for approximate arithmetic designs", ["Andrew B. Kahng", "Seokhyeong Kang"], "https://doi.org/10.1145/2228360.2228509", "dac", 2012]], "Sujit Dey": [0, ["Recovery-based design for variation-tolerant SoCs", ["Vivek Joy Kozhikkottu", "Sujit Dey", "Anand Raghunathan"], "https://doi.org/10.1145/2228360.2228510", "dac", 2012]], "Hui Zhao": [0, ["A hybrid NoC design for cache coherence optimization for chip multiprocessors", ["Hui Zhao", "Ohyoung Jang", "Wei Ding", "Yuanrui Zhang", "Mahmut T. Kandemir", "Mary Jane Irwin"], "https://doi.org/10.1145/2228360.2228511", "dac", 2012]], "Ohyoung Jang": [0.9998649507761002, ["A hybrid NoC design for cache coherence optimization for chip multiprocessors", ["Hui Zhao", "Ohyoung Jang", "Wei Ding", "Yuanrui Zhang", "Mahmut T. Kandemir", "Mary Jane Irwin"], "https://doi.org/10.1145/2228360.2228511", "dac", 2012]], "Wei Ding": [0, ["A hybrid NoC design for cache coherence optimization for chip multiprocessors", ["Hui Zhao", "Ohyoung Jang", "Wei Ding", "Yuanrui Zhang", "Mahmut T. Kandemir", "Mary Jane Irwin"], "https://doi.org/10.1145/2228360.2228511", "dac", 2012]], "Yuanrui Zhang": [0, ["A hybrid NoC design for cache coherence optimization for chip multiprocessors", ["Hui Zhao", "Ohyoung Jang", "Wei Ding", "Yuanrui Zhang", "Mahmut T. Kandemir", "Mary Jane Irwin"], "https://doi.org/10.1145/2228360.2228511", "dac", 2012]], "Jason Cong": [0, ["Architecture support for accelerator-rich CMPs", ["Jason Cong", "Mohammad Ali Ghodrat", "Michael Gill", "Beayna Grigorian", "Glenn Reinman"], "https://doi.org/10.1145/2228360.2228512", "dac", 2012], ["Optimizing memory hierarchy allocation with loop transformations for high-level synthesis", ["Jason Cong", "Peng Zhang", "Yi Zou"], "https://doi.org/10.1145/2228360.2228586", "dac", 2012], ["A metric for layout-friendly microarchitecture optimization in high-level synthesis", ["Jason Cong", "Bin Liu"], "https://doi.org/10.1145/2228360.2228587", "dac", 2012]], "Mohammad Ali Ghodrat": [0, ["Architecture support for accelerator-rich CMPs", ["Jason Cong", "Mohammad Ali Ghodrat", "Michael Gill", "Beayna Grigorian", "Glenn Reinman"], "https://doi.org/10.1145/2228360.2228512", "dac", 2012]], "Michael Gill": [0, ["Architecture support for accelerator-rich CMPs", ["Jason Cong", "Mohammad Ali Ghodrat", "Michael Gill", "Beayna Grigorian", "Glenn Reinman"], "https://doi.org/10.1145/2228360.2228512", "dac", 2012]], "Beayna Grigorian": [0, ["Architecture support for accelerator-rich CMPs", ["Jason Cong", "Mohammad Ali Ghodrat", "Michael Gill", "Beayna Grigorian", "Glenn Reinman"], "https://doi.org/10.1145/2228360.2228512", "dac", 2012]], "Glenn Reinman": [0, ["Architecture support for accelerator-rich CMPs", ["Jason Cong", "Mohammad Ali Ghodrat", "Michael Gill", "Beayna Grigorian", "Glenn Reinman"], "https://doi.org/10.1145/2228360.2228512", "dac", 2012]], "Min Kyu Jeong": [0.9969374090433121, ["A QoS-aware memory controller for dynamically balancing GPU and CPU bandwidth use in an MPSoC", ["Min Kyu Jeong", "Mattan Erez", "Chander Sudanthi", "Nigel C. Paver"], "https://doi.org/10.1145/2228360.2228513", "dac", 2012]], "Mattan Erez": [0, ["A QoS-aware memory controller for dynamically balancing GPU and CPU bandwidth use in an MPSoC", ["Min Kyu Jeong", "Mattan Erez", "Chander Sudanthi", "Nigel C. Paver"], "https://doi.org/10.1145/2228360.2228513", "dac", 2012]], "Chander Sudanthi": [0, ["A QoS-aware memory controller for dynamically balancing GPU and CPU bandwidth use in an MPSoC", ["Min Kyu Jeong", "Mattan Erez", "Chander Sudanthi", "Nigel C. Paver"], "https://doi.org/10.1145/2228360.2228513", "dac", 2012]], "Nigel C. Paver": [0, ["A QoS-aware memory controller for dynamically balancing GPU and CPU bandwidth use in an MPSoC", ["Min Kyu Jeong", "Mattan Erez", "Chander Sudanthi", "Nigel C. Paver"], "https://doi.org/10.1145/2228360.2228513", "dac", 2012]], "Filippo Sironi": [0, ["Metronome: operating system level performance management via self-adaptive computing", ["Filippo Sironi", "Davide B. Bartolini", "Simone Campanoni", "Fabio Cancare", "Henry Hoffmann", "Donatella Sciuto", "Marco D. Santambrogio"], "https://doi.org/10.1145/2228360.2228514", "dac", 2012]], "Davide B. Bartolini": [0, ["Metronome: operating system level performance management via self-adaptive computing", ["Filippo Sironi", "Davide B. Bartolini", "Simone Campanoni", "Fabio Cancare", "Henry Hoffmann", "Donatella Sciuto", "Marco D. Santambrogio"], "https://doi.org/10.1145/2228360.2228514", "dac", 2012]], "Fabio Cancare": [0, ["Metronome: operating system level performance management via self-adaptive computing", ["Filippo Sironi", "Davide B. Bartolini", "Simone Campanoni", "Fabio Cancare", "Henry Hoffmann", "Donatella Sciuto", "Marco D. Santambrogio"], "https://doi.org/10.1145/2228360.2228514", "dac", 2012]], "Donatella Sciuto": [0, ["Metronome: operating system level performance management via self-adaptive computing", ["Filippo Sironi", "Davide B. Bartolini", "Simone Campanoni", "Fabio Cancare", "Henry Hoffmann", "Donatella Sciuto", "Marco D. Santambrogio"], "https://doi.org/10.1145/2228360.2228514", "dac", 2012]], "Marco D. Santambrogio": [0, ["Metronome: operating system level performance management via self-adaptive computing", ["Filippo Sironi", "Davide B. Bartolini", "Simone Campanoni", "Fabio Cancare", "Henry Hoffmann", "Donatella Sciuto", "Marco D. Santambrogio"], "https://doi.org/10.1145/2228360.2228514", "dac", 2012]], "Muhammad Shafique": [0, ["Adaptive power management of on-chip video memory for multiview video coding", ["Muhammad Shafique", "Bruno Zatt", "Fabio Leandro Walter", "Sergio Bampi", "Jorg Henkel"], "https://doi.org/10.1145/2228360.2228516", "dac", 2012], ["Instruction scheduling for reliability-aware compilation", ["Semeen Rehman", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/2228360.2228601", "dac", 2012]], "Bruno Zatt": [0, ["Adaptive power management of on-chip video memory for multiview video coding", ["Muhammad Shafique", "Bruno Zatt", "Fabio Leandro Walter", "Sergio Bampi", "Jorg Henkel"], "https://doi.org/10.1145/2228360.2228516", "dac", 2012]], "Fabio Leandro Walter": [0, ["Adaptive power management of on-chip video memory for multiview video coding", ["Muhammad Shafique", "Bruno Zatt", "Fabio Leandro Walter", "Sergio Bampi", "Jorg Henkel"], "https://doi.org/10.1145/2228360.2228516", "dac", 2012]], "Sergio Bampi": [0, ["Adaptive power management of on-chip video memory for multiview video coding", ["Muhammad Shafique", "Bruno Zatt", "Fabio Leandro Walter", "Sergio Bampi", "Jorg Henkel"], "https://doi.org/10.1145/2228360.2228516", "dac", 2012]], "Jorg Henkel": [0, ["Adaptive power management of on-chip video memory for multiview video coding", ["Muhammad Shafique", "Bruno Zatt", "Fabio Leandro Walter", "Sergio Bampi", "Jorg Henkel"], "https://doi.org/10.1145/2228360.2228516", "dac", 2012], ["Instruction scheduling for reliability-aware compilation", ["Semeen Rehman", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/2228360.2228601", "dac", 2012]], "Guangfei Zhang": [0, ["Heterogeneous multi-channel: fine-grained DRAM control for both system performance and power efficiency", ["Guangfei Zhang", "Huandong Wang", "Xinke Chen", "Shuai Huang", "Peng Li"], "https://doi.org/10.1145/2228360.2228517", "dac", 2012]], "Huandong Wang": [7.199906394816935e-05, ["Heterogeneous multi-channel: fine-grained DRAM control for both system performance and power efficiency", ["Guangfei Zhang", "Huandong Wang", "Xinke Chen", "Shuai Huang", "Peng Li"], "https://doi.org/10.1145/2228360.2228517", "dac", 2012]], "Xinke Chen": [0, ["Heterogeneous multi-channel: fine-grained DRAM control for both system performance and power efficiency", ["Guangfei Zhang", "Huandong Wang", "Xinke Chen", "Shuai Huang", "Peng Li"], "https://doi.org/10.1145/2228360.2228517", "dac", 2012]], "Shuai Huang": [0, ["Heterogeneous multi-channel: fine-grained DRAM control for both system performance and power efficiency", ["Guangfei Zhang", "Huandong Wang", "Xinke Chen", "Shuai Huang", "Peng Li"], "https://doi.org/10.1145/2228360.2228517", "dac", 2012]], "Po-Chun Huang": [0, ["Joint management of RAM and flash memory with access pattern considerations", ["Po-Chun Huang", "Yuan-Hao Chang", "Tei-Wei Kuo"], "https://doi.org/10.1145/2228360.2228518", "dac", 2012]], "Yuan-Hao Chang": [1.506132818462902e-07, ["Joint management of RAM and flash memory with access pattern considerations", ["Po-Chun Huang", "Yuan-Hao Chang", "Tei-Wei Kuo"], "https://doi.org/10.1145/2228360.2228518", "dac", 2012]], "Dongki Kim": [0.9071444720029831, ["Hybrid DRAM/PRAM-based main memory for single-chip CPU/GPU", ["Dongki Kim", "Sungkwang Lee", "Jaewoong Chung", "Daehyun Kim", "Dong Hyuk Woo", "Sungjoo Yoo", "Sunggu Lee"], "https://doi.org/10.1145/2228360.2228519", "dac", 2012]], "Sungkwang Lee": [0.9957822263240814, ["Hybrid DRAM/PRAM-based main memory for single-chip CPU/GPU", ["Dongki Kim", "Sungkwang Lee", "Jaewoong Chung", "Daehyun Kim", "Dong Hyuk Woo", "Sungjoo Yoo", "Sunggu Lee"], "https://doi.org/10.1145/2228360.2228519", "dac", 2012]], "Jaewoong Chung": [0.9996712952852249, ["Hybrid DRAM/PRAM-based main memory for single-chip CPU/GPU", ["Dongki Kim", "Sungkwang Lee", "Jaewoong Chung", "Daehyun Kim", "Dong Hyuk Woo", "Sungjoo Yoo", "Sunggu Lee"], "https://doi.org/10.1145/2228360.2228519", "dac", 2012]], "Daehyun Kim": [0.9972383975982666, ["Hybrid DRAM/PRAM-based main memory for single-chip CPU/GPU", ["Dongki Kim", "Sungkwang Lee", "Jaewoong Chung", "Daehyun Kim", "Dong Hyuk Woo", "Sungjoo Yoo", "Sunggu Lee"], "https://doi.org/10.1145/2228360.2228519", "dac", 2012]], "Dong Hyuk Woo": [0.9880758374929428, ["Hybrid DRAM/PRAM-based main memory for single-chip CPU/GPU", ["Dongki Kim", "Sungkwang Lee", "Jaewoong Chung", "Daehyun Kim", "Dong Hyuk Woo", "Sungjoo Yoo", "Sunggu Lee"], "https://doi.org/10.1145/2228360.2228519", "dac", 2012]], "Sungjoo Yoo": [1, ["Hybrid DRAM/PRAM-based main memory for single-chip CPU/GPU", ["Dongki Kim", "Sungkwang Lee", "Jaewoong Chung", "Daehyun Kim", "Dong Hyuk Woo", "Sungjoo Yoo", "Sunggu Lee"], "https://doi.org/10.1145/2228360.2228519", "dac", 2012], ["Write performance improvement by hiding R drift latency in phase-change RAM", ["Youngsik Kim", "Sungjoo Yoo", "Sunggu Lee"], "https://doi.org/10.1145/2228360.2228520", "dac", 2012]], "Sunggu Lee": [0.9173676669597626, ["Hybrid DRAM/PRAM-based main memory for single-chip CPU/GPU", ["Dongki Kim", "Sungkwang Lee", "Jaewoong Chung", "Daehyun Kim", "Dong Hyuk Woo", "Sungjoo Yoo", "Sunggu Lee"], "https://doi.org/10.1145/2228360.2228519", "dac", 2012], ["Write performance improvement by hiding R drift latency in phase-change RAM", ["Youngsik Kim", "Sungjoo Yoo", "Sunggu Lee"], "https://doi.org/10.1145/2228360.2228520", "dac", 2012]], "Youngsik Kim": [0.9722801744937897, ["Write performance improvement by hiding R drift latency in phase-change RAM", ["Youngsik Kim", "Sungjoo Yoo", "Sunggu Lee"], "https://doi.org/10.1145/2228360.2228520", "dac", 2012]], "Lei Jiang": [0, ["Constructing large and fast multi-level cell STT-MRAM based cache for embedded processors", ["Lei Jiang", "Bo Zhao", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1145/2228360.2228521", "dac", 2012]], "Bo Zhao": [0, ["Constructing large and fast multi-level cell STT-MRAM based cache for embedded processors", ["Lei Jiang", "Bo Zhao", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1145/2228360.2228521", "dac", 2012]], "Youtao Zhang": [0, ["Constructing large and fast multi-level cell STT-MRAM based cache for embedded processors", ["Lei Jiang", "Bo Zhao", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1145/2228360.2228521", "dac", 2012]], "Jun Yang": [0.07243982143700123, ["Constructing large and fast multi-level cell STT-MRAM based cache for embedded processors", ["Lei Jiang", "Bo Zhao", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1145/2228360.2228521", "dac", 2012]], "Christoph M. Kirsch": [0, ["Incorrect systems: it's not the problem, it's the solution", ["Christoph M. Kirsch", "Hannes Payer"], "https://doi.org/10.1145/2228360.2228523", "dac", 2012]], "Hannes Payer": [0, ["Incorrect systems: it's not the problem, it's the solution", ["Christoph M. Kirsch", "Hannes Payer"], "https://doi.org/10.1145/2228360.2228523", "dac", 2012]], "Joseph Sloan": [0, ["On software design for stochastic processors", ["Joseph Sloan", "John Sartori", "Rakesh Kumar"], "https://doi.org/10.1145/2228360.2228524", "dac", 2012]], "John Sartori": [0, ["On software design for stochastic processors", ["Joseph Sloan", "John Sartori", "Rakesh Kumar"], "https://doi.org/10.1145/2228360.2228524", "dac", 2012], ["Compiling for energy efficiency on timing speculative processors", ["John Sartori", "Rakesh Kumar"], "https://doi.org/10.1145/2228360.2228602", "dac", 2012]], "Rakesh Kumar": [0, ["On software design for stochastic processors", ["Joseph Sloan", "John Sartori", "Rakesh Kumar"], "https://doi.org/10.1145/2228360.2228524", "dac", 2012], ["Compiling for energy efficiency on timing speculative processors", ["John Sartori", "Rakesh Kumar"], "https://doi.org/10.1145/2228360.2228602", "dac", 2012]], "Krishna V. Palem": [0, ["What to do about the end of Moore's law, probably!", ["Krishna V. Palem", "Lingamneni Avinash"], "https://doi.org/10.1145/2228360.2228525", "dac", 2012]], "Lingamneni Avinash": [0, ["What to do about the end of Moore's law, probably!", ["Krishna V. Palem", "Lingamneni Avinash"], "https://doi.org/10.1145/2228360.2228525", "dac", 2012]], "Martin C. Rinard": [0, ["Obtaining and reasoning about good enough software", ["Martin C. Rinard"], "https://doi.org/10.1145/2228360.2228526", "dac", 2012]], "Kai-Hui Chang": [0.00013722812582273036, ["Improving gate-level simulation accuracy when unknowns exist", ["Kai-Hui Chang", "Chris Browy"], "https://doi.org/10.1145/2228360.2228528", "dac", 2012]], "Chris Browy": [0, ["Improving gate-level simulation accuracy when unknowns exist", ["Kai-Hui Chang", "Chris Browy"], "https://doi.org/10.1145/2228360.2228528", "dac", 2012]], "Jan Malburg": [0, ["Automated feature localization for hardware designs using coverage metrics", ["Jan Malburg", "Alexander Finder", "Gorschwin Fey"], "https://doi.org/10.1145/2228360.2228529", "dac", 2012]], "Alexander Finder": [0, ["Automated feature localization for hardware designs using coverage metrics", ["Jan Malburg", "Alexander Finder", "Gorschwin Fey"], "https://doi.org/10.1145/2228360.2228529", "dac", 2012]], "Gorschwin Fey": [0, ["Automated feature localization for hardware designs using coverage metrics", ["Jan Malburg", "Alexander Finder", "Gorschwin Fey"], "https://doi.org/10.1145/2228360.2228529", "dac", 2012]], "Brian Keng": [0, ["Path directed abstraction and refinement in SAT-based design debugging", ["Brian Keng", "Andreas G. Veneris"], "https://doi.org/10.1145/2228360.2228530", "dac", 2012]], "Andreas G. Veneris": [0, ["Path directed abstraction and refinement in SAT-based design debugging", ["Brian Keng", "Andreas G. Veneris"], "https://doi.org/10.1145/2228360.2228530", "dac", 2012]], "Anatoly Koyfman": [0, ["Checking architectural outputs instruction-by-instruction on acceleration platforms", ["Debapriya Chatterjee", "Anatoly Koyfman", "Ronny Morad", "Avi Ziv", "Valeria Bertacco"], "https://doi.org/10.1145/2228360.2228531", "dac", 2012]], "Ronny Morad": [0, ["Checking architectural outputs instruction-by-instruction on acceleration platforms", ["Debapriya Chatterjee", "Anatoly Koyfman", "Ronny Morad", "Avi Ziv", "Valeria Bertacco"], "https://doi.org/10.1145/2228360.2228531", "dac", 2012]], "Avi Ziv": [0, ["Checking architectural outputs instruction-by-instruction on acceleration platforms", ["Debapriya Chatterjee", "Anatoly Koyfman", "Ronny Morad", "Avi Ziv", "Valeria Bertacco"], "https://doi.org/10.1145/2228360.2228531", "dac", 2012]], "Maryam Ashouei": [0, ["Standard cell sizing for subthreshold operation", ["Bo Liu", "Maryam Ashouei", "Jos Huisken", "Jose Pineda de Gyvez"], "https://doi.org/10.1145/2228360.2228533", "dac", 2012]], "Jos Huisken": [0, ["Standard cell sizing for subthreshold operation", ["Bo Liu", "Maryam Ashouei", "Jos Huisken", "Jose Pineda de Gyvez"], "https://doi.org/10.1145/2228360.2228533", "dac", 2012]], "Jose Pineda de Gyvez": [0, ["Standard cell sizing for subthreshold operation", ["Bo Liu", "Maryam Ashouei", "Jos Huisken", "Jose Pineda de Gyvez"], "https://doi.org/10.1145/2228360.2228533", "dac", 2012]], "Mingoo Seok": [0.985820859670639, ["Decoupling capacitor design strategy for minimizing supply noise of ultra low voltage circuits", ["Mingoo Seok"], "https://doi.org/10.1145/2228360.2228534", "dac", 2012]], "Joseph Crop": [0, ["Regaining throughput using completion detection for error-resilient, near-threshold logic", ["Joseph Crop", "Robert Pawlowski", "Patrick Chiang"], "https://doi.org/10.1145/2228360.2228535", "dac", 2012]], "Robert Pawlowski": [0, ["Regaining throughput using completion detection for error-resilient, near-threshold logic", ["Joseph Crop", "Robert Pawlowski", "Patrick Chiang"], "https://doi.org/10.1145/2228360.2228535", "dac", 2012]], "Patrick Chiang": [0, ["Regaining throughput using completion detection for error-resilient, near-threshold logic", ["Joseph Crop", "Robert Pawlowski", "Patrick Chiang"], "https://doi.org/10.1145/2228360.2228535", "dac", 2012]], "Sangwon Seo": [0.9838577955961227, ["Process variation in near-threshold wide SIMD architectures", ["Sangwon Seo", "Ronald G. Dreslinski", "Mark Woh", "Yongjun Park", "Chaitali Chakrabarti", "Scott A. Mahlke", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1145/2228360.2228536", "dac", 2012]], "Mark Woh": [0, ["Process variation in near-threshold wide SIMD architectures", ["Sangwon Seo", "Ronald G. Dreslinski", "Mark Woh", "Yongjun Park", "Chaitali Chakrabarti", "Scott A. Mahlke", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1145/2228360.2228536", "dac", 2012]], "Yongjun Park": [0.6659563928842545, ["Process variation in near-threshold wide SIMD architectures", ["Sangwon Seo", "Ronald G. Dreslinski", "Mark Woh", "Yongjun Park", "Chaitali Chakrabarti", "Scott A. Mahlke", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1145/2228360.2228536", "dac", 2012]], "Scott A. Mahlke": [0, ["Process variation in near-threshold wide SIMD architectures", ["Sangwon Seo", "Ronald G. Dreslinski", "Mark Woh", "Yongjun Park", "Chaitali Chakrabarti", "Scott A. Mahlke", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1145/2228360.2228536", "dac", 2012]], "Karthik Chandrasekar": [0, ["Run-time power-down strategies for real-time SDRAM memory controllers", ["Karthik Chandrasekar", "Benny Akesson", "Kees Goossens"], "https://doi.org/10.1145/2228360.2228538", "dac", 2012]], "Benny Akesson": [0, ["Run-time power-down strategies for real-time SDRAM memory controllers", ["Karthik Chandrasekar", "Benny Akesson", "Kees Goossens"], "https://doi.org/10.1145/2228360.2228538", "dac", 2012]], "Kees Goossens": [0, ["Run-time power-down strategies for real-time SDRAM memory controllers", ["Karthik Chandrasekar", "Benny Akesson", "Kees Goossens"], "https://doi.org/10.1145/2228360.2228538", "dac", 2012]], "Lionel Vincent": [0, ["Embedding statistical tests for on-chip dynamic voltage and temperature monitoring", ["Lionel Vincent", "Philippe Maurine", "Suzanne Lesecq", "Edith Beigne"], "https://doi.org/10.1145/2228360.2228539", "dac", 2012]], "Philippe Maurine": [0, ["Embedding statistical tests for on-chip dynamic voltage and temperature monitoring", ["Lionel Vincent", "Philippe Maurine", "Suzanne Lesecq", "Edith Beigne"], "https://doi.org/10.1145/2228360.2228539", "dac", 2012]], "Suzanne Lesecq": [0, ["Embedding statistical tests for on-chip dynamic voltage and temperature monitoring", ["Lionel Vincent", "Philippe Maurine", "Suzanne Lesecq", "Edith Beigne"], "https://doi.org/10.1145/2228360.2228539", "dac", 2012]], "Edith Beigne": [0, ["Embedding statistical tests for on-chip dynamic voltage and temperature monitoring", ["Lionel Vincent", "Philippe Maurine", "Suzanne Lesecq", "Edith Beigne"], "https://doi.org/10.1145/2228360.2228539", "dac", 2012], ["Energy harvesting and power management for autonomous sensor nodes", ["Jean-Frederic Christmann", "Edith Beigne", "Cyril Condemine", "Jerome Willemin", "Christian Piguet"], "https://doi.org/10.1145/2228360.2228550", "dac", 2012]], "Xiang Chen": [0, ["Quality-retaining OLED dynamic voltage scaling for video streaming applications on mobile devices", ["Xiang Chen", "Jian Zheng", "Yiran Chen", "Mengying Zhao", "Chun Jason Xue"], "https://doi.org/10.1145/2228360.2228540", "dac", 2012]], "Jian Zheng": [0, ["Quality-retaining OLED dynamic voltage scaling for video streaming applications on mobile devices", ["Xiang Chen", "Jian Zheng", "Yiran Chen", "Mengying Zhao", "Chun Jason Xue"], "https://doi.org/10.1145/2228360.2228540", "dac", 2012]], "Mengying Zhao": [0, ["Quality-retaining OLED dynamic voltage scaling for video streaming applications on mobile devices", ["Xiang Chen", "Jian Zheng", "Yiran Chen", "Mengying Zhao", "Chun Jason Xue"], "https://doi.org/10.1145/2228360.2228540", "dac", 2012]], "Chun Jason Xue": [0, ["Quality-retaining OLED dynamic voltage scaling for video streaming applications on mobile devices", ["Xiang Chen", "Jian Zheng", "Yiran Chen", "Mengying Zhao", "Chun Jason Xue"], "https://doi.org/10.1145/2228360.2228540", "dac", 2012]], "Jilong Kuang": [0, ["Traffic-aware power optimization for network applications on multicore servers", ["Jilong Kuang", "Laxmi N. Bhuyan", "Raymond Klefstad"], "https://doi.org/10.1145/2228360.2228541", "dac", 2012]], "Laxmi N. Bhuyan": [0, ["Traffic-aware power optimization for network applications on multicore servers", ["Jilong Kuang", "Laxmi N. Bhuyan", "Raymond Klefstad"], "https://doi.org/10.1145/2228360.2228541", "dac", 2012]], "Raymond Klefstad": [0, ["Traffic-aware power optimization for network applications on multicore servers", ["Jilong Kuang", "Laxmi N. Bhuyan", "Raymond Klefstad"], "https://doi.org/10.1145/2228360.2228541", "dac", 2012]], "Rei-Fu Huang": [0, ["Alternate hammering test for application-specific DRAMs and an industrial case study", ["Rei-Fu Huang", "Hao-Yu Yang", "Mango Chia-Tso Chao", "Shih-Chin Lin"], "https://doi.org/10.1145/2228360.2228543", "dac", 2012]], "Hao-Yu Yang": [0.00284161587478593, ["Alternate hammering test for application-specific DRAMs and an industrial case study", ["Rei-Fu Huang", "Hao-Yu Yang", "Mango Chia-Tso Chao", "Shih-Chin Lin"], "https://doi.org/10.1145/2228360.2228543", "dac", 2012]], "Mango Chia-Tso Chao": [0, ["Alternate hammering test for application-specific DRAMs and an industrial case study", ["Rei-Fu Huang", "Hao-Yu Yang", "Mango Chia-Tso Chao", "Shih-Chin Lin"], "https://doi.org/10.1145/2228360.2228543", "dac", 2012]], "Shih-Chin Lin": [0, ["Alternate hammering test for application-specific DRAMs and an industrial case study", ["Rei-Fu Huang", "Hao-Yu Yang", "Mango Chia-Tso Chao", "Shih-Chin Lin"], "https://doi.org/10.1145/2228360.2228543", "dac", 2012]], "Seyed Nematollah Ahmadyan": [0, ["Goal-oriented stimulus generation for analog circuits", ["Seyed Nematollah Ahmadyan", "Jayanand Asok Kumar", "Shobha Vasudevan"], "https://doi.org/10.1145/2228360.2228544", "dac", 2012]], "Fangming Ye": [1.5232741361614899e-06, ["TSV open defects in 3D integrated circuits: characterization, test, and optimal spare allocation", ["Fangming Ye", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/2228360.2228545", "dac", 2012]], "Shi-Yu Huang": [0, ["Small delay testing for TSVs in 3-D ICs", ["Shi-Yu Huang", "Yu-Hsiang Lin", "Kun-Han Tsai", "Wu-Tung Cheng", "Stephen K. Sunter", "Yung-Fa Chou", "Ding-Ming Kwai"], "https://doi.org/10.1145/2228360.2228546", "dac", 2012]], "Yu-Hsiang Lin": [0, ["Small delay testing for TSVs in 3-D ICs", ["Shi-Yu Huang", "Yu-Hsiang Lin", "Kun-Han Tsai", "Wu-Tung Cheng", "Stephen K. Sunter", "Yung-Fa Chou", "Ding-Ming Kwai"], "https://doi.org/10.1145/2228360.2228546", "dac", 2012]], "Kun-Han Tsai": [0, ["Small delay testing for TSVs in 3-D ICs", ["Shi-Yu Huang", "Yu-Hsiang Lin", "Kun-Han Tsai", "Wu-Tung Cheng", "Stephen K. Sunter", "Yung-Fa Chou", "Ding-Ming Kwai"], "https://doi.org/10.1145/2228360.2228546", "dac", 2012]], "Wu-Tung Cheng": [0, ["Small delay testing for TSVs in 3-D ICs", ["Shi-Yu Huang", "Yu-Hsiang Lin", "Kun-Han Tsai", "Wu-Tung Cheng", "Stephen K. Sunter", "Yung-Fa Chou", "Ding-Ming Kwai"], "https://doi.org/10.1145/2228360.2228546", "dac", 2012]], "Stephen K. Sunter": [0, ["Small delay testing for TSVs in 3-D ICs", ["Shi-Yu Huang", "Yu-Hsiang Lin", "Kun-Han Tsai", "Wu-Tung Cheng", "Stephen K. Sunter", "Yung-Fa Chou", "Ding-Ming Kwai"], "https://doi.org/10.1145/2228360.2228546", "dac", 2012]], "Yung-Fa Chou": [0, ["Small delay testing for TSVs in 3-D ICs", ["Shi-Yu Huang", "Yu-Hsiang Lin", "Kun-Han Tsai", "Wu-Tung Cheng", "Stephen K. Sunter", "Yung-Fa Chou", "Ding-Ming Kwai"], "https://doi.org/10.1145/2228360.2228546", "dac", 2012]], "Ding-Ming Kwai": [0, ["Small delay testing for TSVs in 3-D ICs", ["Shi-Yu Huang", "Yu-Hsiang Lin", "Kun-Han Tsai", "Wu-Tung Cheng", "Stephen K. Sunter", "Yung-Fa Chou", "Ding-Ming Kwai"], "https://doi.org/10.1145/2228360.2228546", "dac", 2012]], "Yoonmyung Lee": [0.9997580647468567, ["Circuit and system design guidelines for ultra-low power sensor nodes", ["Yoonmyung Lee", "Yejoong Kim", "Dongmin Yoon", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/2228360.2228548", "dac", 2012]], "Yejoong Kim": [0.9984713196754456, ["Circuit and system design guidelines for ultra-low power sensor nodes", ["Yoonmyung Lee", "Yejoong Kim", "Dongmin Yoon", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/2228360.2228548", "dac", 2012]], "Dongmin Yoon": [0.6328580230474472, ["Circuit and system design guidelines for ultra-low power sensor nodes", ["Yoonmyung Lee", "Yejoong Kim", "Dongmin Yoon", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/2228360.2228548", "dac", 2012]], "Ivan Beretta": [0, ["Design exploration of energy-performance trade-offs for wireless sensor networks", ["Ivan Beretta", "Francisco J. Rincon", "Nadia Khaled", "Paolo Roberto Grassi", "Vincenzo Rana", "David Atienza"], "https://doi.org/10.1145/2228360.2228549", "dac", 2012]], "Francisco J. Rincon": [0, ["Design exploration of energy-performance trade-offs for wireless sensor networks", ["Ivan Beretta", "Francisco J. Rincon", "Nadia Khaled", "Paolo Roberto Grassi", "Vincenzo Rana", "David Atienza"], "https://doi.org/10.1145/2228360.2228549", "dac", 2012]], "Nadia Khaled": [0, ["Design exploration of energy-performance trade-offs for wireless sensor networks", ["Ivan Beretta", "Francisco J. Rincon", "Nadia Khaled", "Paolo Roberto Grassi", "Vincenzo Rana", "David Atienza"], "https://doi.org/10.1145/2228360.2228549", "dac", 2012]], "Paolo Roberto Grassi": [0, ["Design exploration of energy-performance trade-offs for wireless sensor networks", ["Ivan Beretta", "Francisco J. Rincon", "Nadia Khaled", "Paolo Roberto Grassi", "Vincenzo Rana", "David Atienza"], "https://doi.org/10.1145/2228360.2228549", "dac", 2012]], "Vincenzo Rana": [0, ["Design exploration of energy-performance trade-offs for wireless sensor networks", ["Ivan Beretta", "Francisco J. Rincon", "Nadia Khaled", "Paolo Roberto Grassi", "Vincenzo Rana", "David Atienza"], "https://doi.org/10.1145/2228360.2228549", "dac", 2012]], "Jean-Frederic Christmann": [0, ["Energy harvesting and power management for autonomous sensor nodes", ["Jean-Frederic Christmann", "Edith Beigne", "Cyril Condemine", "Jerome Willemin", "Christian Piguet"], "https://doi.org/10.1145/2228360.2228550", "dac", 2012]], "Cyril Condemine": [0, ["Energy harvesting and power management for autonomous sensor nodes", ["Jean-Frederic Christmann", "Edith Beigne", "Cyril Condemine", "Jerome Willemin", "Christian Piguet"], "https://doi.org/10.1145/2228360.2228550", "dac", 2012]], "Jerome Willemin": [0, ["Energy harvesting and power management for autonomous sensor nodes", ["Jean-Frederic Christmann", "Edith Beigne", "Cyril Condemine", "Jerome Willemin", "Christian Piguet"], "https://doi.org/10.1145/2228360.2228550", "dac", 2012]], "Christian Piguet": [0, ["Energy harvesting and power management for autonomous sensor nodes", ["Jean-Frederic Christmann", "Edith Beigne", "Cyril Condemine", "Jerome Willemin", "Christian Piguet"], "https://doi.org/10.1145/2228360.2228550", "dac", 2012]], "Yi-Ting Chung": [4.58181588669504e-07, ["Functional timing analysis made fast and general", ["Yi-Ting Chung", "Jie-Hong Roland Jiang"], "https://doi.org/10.1145/2228360.2228552", "dac", 2012]], "Jie-Hong Roland Jiang": [0, ["Functional timing analysis made fast and general", ["Yi-Ting Chung", "Jie-Hong Roland Jiang"], "https://doi.org/10.1145/2228360.2228552", "dac", 2012]], "Vladimir Zolotov": [0, ["Timing analysis with nonseparable statistical and deterministic variations", ["Vladimir Zolotov", "Debjit Sinha", "Jeffrey G. Hemmett", "Eric A. Foreman", "Chandu Visweswariah", "Jinjun Xiong", "Jeremy Leitzen", "Natesan Venkateswaran"], "https://doi.org/10.1145/2228360.2228553", "dac", 2012], ["Reversible statistical max/min operation: concept and applications to timing", ["Debjit Sinha", "Chandu Visweswariah", "Natesan Venkateswaran", "Jinjun Xiong", "Vladimir Zolotov"], "https://doi.org/10.1145/2228360.2228554", "dac", 2012]], "Debjit Sinha": [0, ["Timing analysis with nonseparable statistical and deterministic variations", ["Vladimir Zolotov", "Debjit Sinha", "Jeffrey G. Hemmett", "Eric A. Foreman", "Chandu Visweswariah", "Jinjun Xiong", "Jeremy Leitzen", "Natesan Venkateswaran"], "https://doi.org/10.1145/2228360.2228553", "dac", 2012], ["Reversible statistical max/min operation: concept and applications to timing", ["Debjit Sinha", "Chandu Visweswariah", "Natesan Venkateswaran", "Jinjun Xiong", "Vladimir Zolotov"], "https://doi.org/10.1145/2228360.2228554", "dac", 2012]], "Jeffrey G. Hemmett": [0, ["Timing analysis with nonseparable statistical and deterministic variations", ["Vladimir Zolotov", "Debjit Sinha", "Jeffrey G. Hemmett", "Eric A. Foreman", "Chandu Visweswariah", "Jinjun Xiong", "Jeremy Leitzen", "Natesan Venkateswaran"], "https://doi.org/10.1145/2228360.2228553", "dac", 2012]], "Eric A. Foreman": [0, ["Timing analysis with nonseparable statistical and deterministic variations", ["Vladimir Zolotov", "Debjit Sinha", "Jeffrey G. Hemmett", "Eric A. Foreman", "Chandu Visweswariah", "Jinjun Xiong", "Jeremy Leitzen", "Natesan Venkateswaran"], "https://doi.org/10.1145/2228360.2228553", "dac", 2012]], "Chandu Visweswariah": [0, ["Timing analysis with nonseparable statistical and deterministic variations", ["Vladimir Zolotov", "Debjit Sinha", "Jeffrey G. Hemmett", "Eric A. Foreman", "Chandu Visweswariah", "Jinjun Xiong", "Jeremy Leitzen", "Natesan Venkateswaran"], "https://doi.org/10.1145/2228360.2228553", "dac", 2012], ["Reversible statistical max/min operation: concept and applications to timing", ["Debjit Sinha", "Chandu Visweswariah", "Natesan Venkateswaran", "Jinjun Xiong", "Vladimir Zolotov"], "https://doi.org/10.1145/2228360.2228554", "dac", 2012]], "Jinjun Xiong": [0, ["Timing analysis with nonseparable statistical and deterministic variations", ["Vladimir Zolotov", "Debjit Sinha", "Jeffrey G. Hemmett", "Eric A. Foreman", "Chandu Visweswariah", "Jinjun Xiong", "Jeremy Leitzen", "Natesan Venkateswaran"], "https://doi.org/10.1145/2228360.2228553", "dac", 2012], ["Reversible statistical max/min operation: concept and applications to timing", ["Debjit Sinha", "Chandu Visweswariah", "Natesan Venkateswaran", "Jinjun Xiong", "Vladimir Zolotov"], "https://doi.org/10.1145/2228360.2228554", "dac", 2012]], "Jeremy Leitzen": [0, ["Timing analysis with nonseparable statistical and deterministic variations", ["Vladimir Zolotov", "Debjit Sinha", "Jeffrey G. Hemmett", "Eric A. Foreman", "Chandu Visweswariah", "Jinjun Xiong", "Jeremy Leitzen", "Natesan Venkateswaran"], "https://doi.org/10.1145/2228360.2228553", "dac", 2012]], "Natesan Venkateswaran": [0, ["Timing analysis with nonseparable statistical and deterministic variations", ["Vladimir Zolotov", "Debjit Sinha", "Jeffrey G. Hemmett", "Eric A. Foreman", "Chandu Visweswariah", "Jinjun Xiong", "Jeremy Leitzen", "Natesan Venkateswaran"], "https://doi.org/10.1145/2228360.2228553", "dac", 2012], ["Reversible statistical max/min operation: concept and applications to timing", ["Debjit Sinha", "Chandu Visweswariah", "Natesan Venkateswaran", "Jinjun Xiong", "Vladimir Zolotov"], "https://doi.org/10.1145/2228360.2228554", "dac", 2012]], "Hsu-Chieh Lee": [1.0161551600162966e-09, ["A chip-package-board co-design methodology", ["Hsu-Chieh Lee", "Yao-Wen Chang"], "https://doi.org/10.1145/2228360.2228557", "dac", 2012], ["Obstacle-avoiding free-assignment routing for flip-chip designs", ["Po-Wei Lee", "Hsu-Chieh Lee", "Yuan-Kai Ho", "Yao-Wen Chang", "Chen-Feng Chang", "I-Jye Lin", "Chin-Fang Shen"], "https://doi.org/10.1145/2228360.2228558", "dac", 2012]], "Po-Wei Lee": [5.115342389672151e-07, ["Obstacle-avoiding free-assignment routing for flip-chip designs", ["Po-Wei Lee", "Hsu-Chieh Lee", "Yuan-Kai Ho", "Yao-Wen Chang", "Chen-Feng Chang", "I-Jye Lin", "Chin-Fang Shen"], "https://doi.org/10.1145/2228360.2228558", "dac", 2012]], "Yuan-Kai Ho": [0, ["Obstacle-avoiding free-assignment routing for flip-chip designs", ["Po-Wei Lee", "Hsu-Chieh Lee", "Yuan-Kai Ho", "Yao-Wen Chang", "Chen-Feng Chang", "I-Jye Lin", "Chin-Fang Shen"], "https://doi.org/10.1145/2228360.2228558", "dac", 2012]], "Chen-Feng Chang": [1.3053826819486858e-07, ["Obstacle-avoiding free-assignment routing for flip-chip designs", ["Po-Wei Lee", "Hsu-Chieh Lee", "Yuan-Kai Ho", "Yao-Wen Chang", "Chen-Feng Chang", "I-Jye Lin", "Chin-Fang Shen"], "https://doi.org/10.1145/2228360.2228558", "dac", 2012]], "I-Jye Lin": [0, ["Obstacle-avoiding free-assignment routing for flip-chip designs", ["Po-Wei Lee", "Hsu-Chieh Lee", "Yuan-Kai Ho", "Yao-Wen Chang", "Chen-Feng Chang", "I-Jye Lin", "Chin-Fang Shen"], "https://doi.org/10.1145/2228360.2228558", "dac", 2012]], "Chin-Fang Shen": [0, ["Obstacle-avoiding free-assignment routing for flip-chip designs", ["Po-Wei Lee", "Hsu-Chieh Lee", "Yuan-Kai Ho", "Yao-Wen Chang", "Chen-Feng Chang", "I-Jye Lin", "Chin-Fang Shen"], "https://doi.org/10.1145/2228360.2228558", "dac", 2012]], "Fu-Wei Chen": [0, ["Clock tree synthesis with methodology of re-use in 3D IC", ["Fu-Wei Chen", "TingTing Hwang"], "https://doi.org/10.1145/2228360.2228559", "dac", 2012]], "TingTing Hwang": [2.0288438897647643e-11, ["Clock tree synthesis with methodology of re-use in 3D IC", ["Fu-Wei Chen", "TingTing Hwang"], "https://doi.org/10.1145/2228360.2228559", "dac", 2012]], "Xiang Qiu": [0, ["Can pin access limit the footprint scaling?", ["Xiang Qiu", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/2228360.2228560", "dac", 2012]], "Malgorzata Marek-Sadowska": [0, ["Can pin access limit the footprint scaling?", ["Xiang Qiu", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/2228360.2228560", "dac", 2012]], "Rouwaida Kanj": [0, ["Yield estimation via multi-cones", ["Rouwaida Kanj", "Rajiv V. Joshi", "Zhuo Li", "Jerry Hayes", "Sani R. Nassif"], "https://doi.org/10.1145/2228360.2228562", "dac", 2012]], "Rajiv V. Joshi": [0, ["Yield estimation via multi-cones", ["Rouwaida Kanj", "Rajiv V. Joshi", "Zhuo Li", "Jerry Hayes", "Sani R. Nassif"], "https://doi.org/10.1145/2228360.2228562", "dac", 2012]], "Jerry Hayes": [0, ["Yield estimation via multi-cones", ["Rouwaida Kanj", "Rajiv V. Joshi", "Zhuo Li", "Jerry Hayes", "Sani R. Nassif"], "https://doi.org/10.1145/2228360.2228562", "dac", 2012]], "Sani R. Nassif": [0, ["Yield estimation via multi-cones", ["Rouwaida Kanj", "Rajiv V. Joshi", "Zhuo Li", "Jerry Hayes", "Sani R. Nassif"], "https://doi.org/10.1145/2228360.2228562", "dac", 2012]], "Chin-Cheng Kuo": [0, ["Efficient trimmed-sample Monte Carlo methodology and yield-aware design flow for analog circuits", ["Chin-Cheng Kuo", "Wei-Yi Hu", "Yi-Hung Chen", "Jui-Feng Kuan", "Yi-Kan Cheng"], "https://doi.org/10.1145/2228360.2228563", "dac", 2012]], "Wei-Yi Hu": [0, ["Efficient trimmed-sample Monte Carlo methodology and yield-aware design flow for analog circuits", ["Chin-Cheng Kuo", "Wei-Yi Hu", "Yi-Hung Chen", "Jui-Feng Kuan", "Yi-Kan Cheng"], "https://doi.org/10.1145/2228360.2228563", "dac", 2012]], "Yi-Hung Chen": [0, ["Efficient trimmed-sample Monte Carlo methodology and yield-aware design flow for analog circuits", ["Chin-Cheng Kuo", "Wei-Yi Hu", "Yi-Hung Chen", "Jui-Feng Kuan", "Yi-Kan Cheng"], "https://doi.org/10.1145/2228360.2228563", "dac", 2012]], "Jui-Feng Kuan": [0, ["Efficient trimmed-sample Monte Carlo methodology and yield-aware design flow for analog circuits", ["Chin-Cheng Kuo", "Wei-Yi Hu", "Yi-Hung Chen", "Jui-Feng Kuan", "Yi-Kan Cheng"], "https://doi.org/10.1145/2228360.2228563", "dac", 2012]], "Yi-Kan Cheng": [0, ["Efficient trimmed-sample Monte Carlo methodology and yield-aware design flow for analog circuits", ["Chin-Cheng Kuo", "Wei-Yi Hu", "Yi-Hung Chen", "Jui-Feng Kuan", "Yi-Kan Cheng"], "https://doi.org/10.1145/2228360.2228563", "dac", 2012]], "Xueqian Zhao": [0, ["Towards efficient SPICE-accurate nonlinear circuit simulation with on-the-fly support-circuit preconditioners", ["Xueqian Zhao", "Zhuo Feng"], "https://doi.org/10.1145/2228360.2228564", "dac", 2012]], "Zhuo Feng": [0, ["Towards efficient SPICE-accurate nonlinear circuit simulation with on-the-fly support-circuit preconditioners", ["Xueqian Zhao", "Zhuo Feng"], "https://doi.org/10.1145/2228360.2228564", "dac", 2012]], "Ling Ren": [0, ["Sparse LU factorization for parallel circuit simulation on GPU", ["Ling Ren", "Xiaoming Chen", "Yu Wang", "Chenxi Zhang", "Huazhong Yang"], "https://doi.org/10.1145/2228360.2228565", "dac", 2012]], "Xiaoming Chen": [0, ["Sparse LU factorization for parallel circuit simulation on GPU", ["Ling Ren", "Xiaoming Chen", "Yu Wang", "Chenxi Zhang", "Huazhong Yang"], "https://doi.org/10.1145/2228360.2228565", "dac", 2012]], "Yu Wang": [0, ["Sparse LU factorization for parallel circuit simulation on GPU", ["Ling Ren", "Xiaoming Chen", "Yu Wang", "Chenxi Zhang", "Huazhong Yang"], "https://doi.org/10.1145/2228360.2228565", "dac", 2012], ["PS3-RAM: a fast portable and scalable statistical STT-RAM reliability analysis method", ["Wujie Wen", "Yaojun Zhang", "Yiran Chen", "Yu Wang", "Yuan Xie"], "https://doi.org/10.1145/2228360.2228580", "dac", 2012]], "Chenxi Zhang": [0, ["Sparse LU factorization for parallel circuit simulation on GPU", ["Ling Ren", "Xiaoming Chen", "Yu Wang", "Chenxi Zhang", "Huazhong Yang"], "https://doi.org/10.1145/2228360.2228565", "dac", 2012]], "Huazhong Yang": [4.6052846869315545e-07, ["Sparse LU factorization for parallel circuit simulation on GPU", ["Ling Ren", "Xiaoming Chen", "Yu Wang", "Chenxi Zhang", "Huazhong Yang"], "https://doi.org/10.1145/2228360.2228565", "dac", 2012]], "Michael Bedford Taylor": [0, ["Is dark silicon useful?: harnessing the four horsemen of the coming dark silicon apocalypse", ["Michael Bedford Taylor"], "https://doi.org/10.1145/2228360.2228567", "dac", 2012]], "Diego Melpignano": [0, ["Platform 2012, a many-core computing accelerator for embedded SoCs: performance evaluation of visual analytics applications", ["Diego Melpignano", "Luca Benini", "Eric Flamand", "Bruno Jego", "Thierry Lepley", "Germain Haugou", "Fabien Clermidy", "Denis Dutoit"], "https://doi.org/10.1145/2228360.2228568", "dac", 2012]], "Luca Benini": [0, ["Platform 2012, a many-core computing accelerator for embedded SoCs: performance evaluation of visual analytics applications", ["Diego Melpignano", "Luca Benini", "Eric Flamand", "Bruno Jego", "Thierry Lepley", "Germain Haugou", "Fabien Clermidy", "Denis Dutoit"], "https://doi.org/10.1145/2228360.2228568", "dac", 2012]], "Eric Flamand": [0, ["Platform 2012, a many-core computing accelerator for embedded SoCs: performance evaluation of visual analytics applications", ["Diego Melpignano", "Luca Benini", "Eric Flamand", "Bruno Jego", "Thierry Lepley", "Germain Haugou", "Fabien Clermidy", "Denis Dutoit"], "https://doi.org/10.1145/2228360.2228568", "dac", 2012]], "Bruno Jego": [0, ["Platform 2012, a many-core computing accelerator for embedded SoCs: performance evaluation of visual analytics applications", ["Diego Melpignano", "Luca Benini", "Eric Flamand", "Bruno Jego", "Thierry Lepley", "Germain Haugou", "Fabien Clermidy", "Denis Dutoit"], "https://doi.org/10.1145/2228360.2228568", "dac", 2012]], "Thierry Lepley": [0, ["Platform 2012, a many-core computing accelerator for embedded SoCs: performance evaluation of visual analytics applications", ["Diego Melpignano", "Luca Benini", "Eric Flamand", "Bruno Jego", "Thierry Lepley", "Germain Haugou", "Fabien Clermidy", "Denis Dutoit"], "https://doi.org/10.1145/2228360.2228568", "dac", 2012]], "Germain Haugou": [0, ["Platform 2012, a many-core computing accelerator for embedded SoCs: performance evaluation of visual analytics applications", ["Diego Melpignano", "Luca Benini", "Eric Flamand", "Bruno Jego", "Thierry Lepley", "Germain Haugou", "Fabien Clermidy", "Denis Dutoit"], "https://doi.org/10.1145/2228360.2228568", "dac", 2012]], "Fabien Clermidy": [0, ["Platform 2012, a many-core computing accelerator for embedded SoCs: performance evaluation of visual analytics applications", ["Diego Melpignano", "Luca Benini", "Eric Flamand", "Bruno Jego", "Thierry Lepley", "Germain Haugou", "Fabien Clermidy", "Denis Dutoit"], "https://doi.org/10.1145/2228360.2228568", "dac", 2012]], "Denis Dutoit": [0, ["Platform 2012, a many-core computing accelerator for embedded SoCs: performance evaluation of visual analytics applications", ["Diego Melpignano", "Luca Benini", "Eric Flamand", "Bruno Jego", "Thierry Lepley", "Germain Haugou", "Fabien Clermidy", "Denis Dutoit"], "https://doi.org/10.1145/2228360.2228568", "dac", 2012]], "Brian Jeff": [0, ["Big.LITTLE system architecture from ARM: saving power through heterogeneous multiprocessing and task context migration", ["Brian Jeff"], "https://doi.org/10.1145/2228360.2228569", "dac", 2012]], "Nathaniel Ross Pinckney": [0, ["Assessing the performance limits of parallelized near-threshold computing", ["Nathaniel Ross Pinckney", "Korey Sewell", "Ronald G. Dreslinski", "David Fick", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/2228360.2228571", "dac", 2012]], "Korey Sewell": [0, ["Assessing the performance limits of parallelized near-threshold computing", ["Nathaniel Ross Pinckney", "Korey Sewell", "Ronald G. Dreslinski", "David Fick", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/2228360.2228571", "dac", 2012]], "David Fick": [0, ["Assessing the performance limits of parallelized near-threshold computing", ["Nathaniel Ross Pinckney", "Korey Sewell", "Ronald G. Dreslinski", "David Fick", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/2228360.2228571", "dac", 2012]], "Himanshu Kaul": [0, ["Near-threshold voltage (NTV) design: opportunities and challenges", ["Himanshu Kaul", "Mark Anders", "Steven Hsu", "Amit Agarwal", "Ram Krishnamurthy", "Shekhar Borkar"], "https://doi.org/10.1145/2228360.2228572", "dac", 2012]], "Mark Anders": [0, ["Near-threshold voltage (NTV) design: opportunities and challenges", ["Himanshu Kaul", "Mark Anders", "Steven Hsu", "Amit Agarwal", "Ram Krishnamurthy", "Shekhar Borkar"], "https://doi.org/10.1145/2228360.2228572", "dac", 2012]], "Steven Hsu": [0, ["Near-threshold voltage (NTV) design: opportunities and challenges", ["Himanshu Kaul", "Mark Anders", "Steven Hsu", "Amit Agarwal", "Ram Krishnamurthy", "Shekhar Borkar"], "https://doi.org/10.1145/2228360.2228572", "dac", 2012]], "Amit Agarwal": [0, ["Near-threshold voltage (NTV) design: opportunities and challenges", ["Himanshu Kaul", "Mark Anders", "Steven Hsu", "Amit Agarwal", "Ram Krishnamurthy", "Shekhar Borkar"], "https://doi.org/10.1145/2228360.2228572", "dac", 2012]], "Ram Krishnamurthy": [0, ["Near-threshold voltage (NTV) design: opportunities and challenges", ["Himanshu Kaul", "Mark Anders", "Steven Hsu", "Amit Agarwal", "Ram Krishnamurthy", "Shekhar Borkar"], "https://doi.org/10.1145/2228360.2228572", "dac", 2012]], "Shekhar Borkar": [0, ["Near-threshold voltage (NTV) design: opportunities and challenges", ["Himanshu Kaul", "Mark Anders", "Steven Hsu", "Amit Agarwal", "Ram Krishnamurthy", "Shekhar Borkar"], "https://doi.org/10.1145/2228360.2228572", "dac", 2012]], "Leland Chang": [2.2686143438477302e-05, ["Near-threshold operation for power-efficient computing?: it depends", ["Leland Chang", "Wilfried Haensch"], "https://doi.org/10.1145/2228360.2228573", "dac", 2012]], "Wilfried Haensch": [0, ["Near-threshold operation for power-efficient computing?: it depends", ["Leland Chang", "Wilfried Haensch"], "https://doi.org/10.1145/2228360.2228573", "dac", 2012]], "Matt Severson": [0, ["Not so fast my friend: is near-threshold computing the answer for power reduction of wireless devices?", ["Matt Severson", "Kendrick Yuen", "Yang Du"], "https://doi.org/10.1145/2228360.2228574", "dac", 2012]], "Kendrick Yuen": [0, ["Not so fast my friend: is near-threshold computing the answer for power reduction of wireless devices?", ["Matt Severson", "Kendrick Yuen", "Yang Du"], "https://doi.org/10.1145/2228360.2228574", "dac", 2012]], "Yang Du": [0, ["Not so fast my friend: is near-threshold computing the answer for power reduction of wireless devices?", ["Matt Severson", "Kendrick Yuen", "Yang Du"], "https://doi.org/10.1145/2228360.2228574", "dac", 2012]], "Yen-Ting Yu": [3.072174621365775e-07, ["Accurate process-hotspot detection using critical design rule extraction", ["Yen-Ting Yu", "Ya-Chung Chan", "Subarna Sinha", "Iris Hui-Ru Jiang", "Charles C. Chiang"], "https://doi.org/10.1145/2228360.2228576", "dac", 2012]], "Ya-Chung Chan": [0, ["Accurate process-hotspot detection using critical design rule extraction", ["Yen-Ting Yu", "Ya-Chung Chan", "Subarna Sinha", "Iris Hui-Ru Jiang", "Charles C. Chiang"], "https://doi.org/10.1145/2228360.2228576", "dac", 2012]], "Subarna Sinha": [0, ["Accurate process-hotspot detection using critical design rule extraction", ["Yen-Ting Yu", "Ya-Chung Chan", "Subarna Sinha", "Iris Hui-Ru Jiang", "Charles C. Chiang"], "https://doi.org/10.1145/2228360.2228576", "dac", 2012], ["Improved tangent space based distance metric for accurate lithographic hotspot classification", ["Jing Guo", "Fan Yang", "Subarna Sinha", "Charles C. Chiang", "Xuan Zeng"], "https://doi.org/10.1145/2228360.2228577", "dac", 2012]], "Charles C. Chiang": [0, ["Accurate process-hotspot detection using critical design rule extraction", ["Yen-Ting Yu", "Ya-Chung Chan", "Subarna Sinha", "Iris Hui-Ru Jiang", "Charles C. Chiang"], "https://doi.org/10.1145/2228360.2228576", "dac", 2012], ["Improved tangent space based distance metric for accurate lithographic hotspot classification", ["Jing Guo", "Fan Yang", "Subarna Sinha", "Charles C. Chiang", "Xuan Zeng"], "https://doi.org/10.1145/2228360.2228577", "dac", 2012]], "Jing Guo": [0, ["Improved tangent space based distance metric for accurate lithographic hotspot classification", ["Jing Guo", "Fan Yang", "Subarna Sinha", "Charles C. Chiang", "Xuan Zeng"], "https://doi.org/10.1145/2228360.2228577", "dac", 2012]], "Shao-Yun Fang": [0, ["Simultaneous flare level and flare variation minimization with dummification in EUVL", ["Shao-Yun Fang", "Yao-Wen Chang"], "https://doi.org/10.1145/2228360.2228578", "dac", 2012], ["A novel layout decomposition algorithm for triple patterning lithography", ["Shao-Yun Fang", "Yao-Wen Chang", "Wei-Yu Chen"], "https://doi.org/10.1145/2228360.2228579", "dac", 2012]], "Wei-Yu Chen": [0, ["A novel layout decomposition algorithm for triple patterning lithography", ["Shao-Yun Fang", "Yao-Wen Chang", "Wei-Yu Chen"], "https://doi.org/10.1145/2228360.2228579", "dac", 2012]], "Wujie Wen": [0, ["PS3-RAM: a fast portable and scalable statistical STT-RAM reliability analysis method", ["Wujie Wen", "Yaojun Zhang", "Yiran Chen", "Yu Wang", "Yuan Xie"], "https://doi.org/10.1145/2228360.2228580", "dac", 2012]], "Yaojun Zhang": [0, ["PS3-RAM: a fast portable and scalable statistical STT-RAM reliability analysis method", ["Wujie Wen", "Yaojun Zhang", "Yiran Chen", "Yu Wang", "Yuan Xie"], "https://doi.org/10.1145/2228360.2228580", "dac", 2012]], "Joonho Kong": [0.99065200984478, ["Exploiting narrow-width values for process variation-tolerant 3-D microprocessors", ["Joonho Kong", "Sung Woo Chung"], "https://doi.org/10.1145/2228360.2228581", "dac", 2012]], "Sung Woo Chung": [1, ["Exploiting narrow-width values for process variation-tolerant 3-D microprocessors", ["Joonho Kong", "Sung Woo Chung"], "https://doi.org/10.1145/2228360.2228581", "dac", 2012]], "Lars Middendorf": [0, ["Hardware synthesis of recursive functions through partial stream rewriting", ["Lars Middendorf", "Christophe Bobda", "Christian Haubelt"], "https://doi.org/10.1145/2228360.2228583", "dac", 2012]], "Christophe Bobda": [0, ["Hardware synthesis of recursive functions through partial stream rewriting", ["Lars Middendorf", "Christophe Bobda", "Christian Haubelt"], "https://doi.org/10.1145/2228360.2228583", "dac", 2012]], "Christian Haubelt": [0, ["Hardware synthesis of recursive functions through partial stream rewriting", ["Lars Middendorf", "Christophe Bobda", "Christian Haubelt"], "https://doi.org/10.1145/2228360.2228583", "dac", 2012]], "Jonathan Bachrach": [0, ["Chisel: constructing hardware in a Scala embedded language", ["Jonathan Bachrach", "Huy Vo", "Brian C. Richards", "Yunsup Lee", "Andrew Waterman", "Rimas Avizienis", "John Wawrzynek", "Krste Asanovic"], "https://doi.org/10.1145/2228360.2228584", "dac", 2012]], "Huy Vo": [0, ["Chisel: constructing hardware in a Scala embedded language", ["Jonathan Bachrach", "Huy Vo", "Brian C. Richards", "Yunsup Lee", "Andrew Waterman", "Rimas Avizienis", "John Wawrzynek", "Krste Asanovic"], "https://doi.org/10.1145/2228360.2228584", "dac", 2012]], "Brian C. Richards": [0, ["Chisel: constructing hardware in a Scala embedded language", ["Jonathan Bachrach", "Huy Vo", "Brian C. Richards", "Yunsup Lee", "Andrew Waterman", "Rimas Avizienis", "John Wawrzynek", "Krste Asanovic"], "https://doi.org/10.1145/2228360.2228584", "dac", 2012]], "Yunsup Lee": [0.9917759001255035, ["Chisel: constructing hardware in a Scala embedded language", ["Jonathan Bachrach", "Huy Vo", "Brian C. Richards", "Yunsup Lee", "Andrew Waterman", "Rimas Avizienis", "John Wawrzynek", "Krste Asanovic"], "https://doi.org/10.1145/2228360.2228584", "dac", 2012]], "Andrew Waterman": [0, ["Chisel: constructing hardware in a Scala embedded language", ["Jonathan Bachrach", "Huy Vo", "Brian C. Richards", "Yunsup Lee", "Andrew Waterman", "Rimas Avizienis", "John Wawrzynek", "Krste Asanovic"], "https://doi.org/10.1145/2228360.2228584", "dac", 2012]], "Rimas Avizienis": [0, ["Chisel: constructing hardware in a Scala embedded language", ["Jonathan Bachrach", "Huy Vo", "Brian C. Richards", "Yunsup Lee", "Andrew Waterman", "Rimas Avizienis", "John Wawrzynek", "Krste Asanovic"], "https://doi.org/10.1145/2228360.2228584", "dac", 2012]], "John Wawrzynek": [0, ["Chisel: constructing hardware in a Scala embedded language", ["Jonathan Bachrach", "Huy Vo", "Brian C. Richards", "Yunsup Lee", "Andrew Waterman", "Rimas Avizienis", "John Wawrzynek", "Krste Asanovic"], "https://doi.org/10.1145/2228360.2228584", "dac", 2012]], "Krste Asanovic": [0, ["Chisel: constructing hardware in a Scala embedded language", ["Jonathan Bachrach", "Huy Vo", "Brian C. Richards", "Yunsup Lee", "Andrew Waterman", "Rimas Avizienis", "John Wawrzynek", "Krste Asanovic"], "https://doi.org/10.1145/2228360.2228584", "dac", 2012]], "Carven Chan": [0, ["Specification and synthesis of hardware checkpointing and rollback mechanisms", ["Carven Chan", "Daniel Schwartz-Narbonne", "Divjyot Sethi", "Sharad Malik"], "https://doi.org/10.1145/2228360.2228585", "dac", 2012]], "Daniel Schwartz-Narbonne": [0, ["Specification and synthesis of hardware checkpointing and rollback mechanisms", ["Carven Chan", "Daniel Schwartz-Narbonne", "Divjyot Sethi", "Sharad Malik"], "https://doi.org/10.1145/2228360.2228585", "dac", 2012]], "Divjyot Sethi": [0, ["Specification and synthesis of hardware checkpointing and rollback mechanisms", ["Carven Chan", "Daniel Schwartz-Narbonne", "Divjyot Sethi", "Sharad Malik"], "https://doi.org/10.1145/2228360.2228585", "dac", 2012]], "Sharad Malik": [0, ["Specification and synthesis of hardware checkpointing and rollback mechanisms", ["Carven Chan", "Daniel Schwartz-Narbonne", "Divjyot Sethi", "Sharad Malik"], "https://doi.org/10.1145/2228360.2228585", "dac", 2012]], "Peng Zhang": [0, ["Optimizing memory hierarchy allocation with loop transformations for high-level synthesis", ["Jason Cong", "Peng Zhang", "Yi Zou"], "https://doi.org/10.1145/2228360.2228586", "dac", 2012]], "Yi Zou": [0, ["Optimizing memory hierarchy allocation with loop transformations for high-level synthesis", ["Jason Cong", "Peng Zhang", "Yi Zou"], "https://doi.org/10.1145/2228360.2228586", "dac", 2012]], "Bin Liu": [0, ["A metric for layout-friendly microarchitecture optimization in high-level synthesis", ["Jason Cong", "Bin Liu"], "https://doi.org/10.1145/2228360.2228587", "dac", 2012]], "Marcela Zuluaga": [0, ["Computer generation of streaming sorting networks", ["Marcela Zuluaga", "Peter A. Milder", "Markus Puschel"], "https://doi.org/10.1145/2228360.2228588", "dac", 2012]], "Peter A. Milder": [0, ["Computer generation of streaming sorting networks", ["Marcela Zuluaga", "Peter A. Milder", "Markus Puschel"], "https://doi.org/10.1145/2228360.2228588", "dac", 2012]], "Markus Puschel": [0, ["Computer generation of streaming sorting networks", ["Marcela Zuluaga", "Peter A. Milder", "Markus Puschel"], "https://doi.org/10.1145/2228360.2228588", "dac", 2012]], "Wenchao Li": [0, ["CrowdMine: towards crowdsourced human-assisted verification", ["Wenchao Li", "Sanjit A. Seshia", "Somesh Jha"], "https://doi.org/10.1145/2228360.2228590", "dac", 2012]], "Somesh Jha": [0, ["CrowdMine: towards crowdsourced human-assisted verification", ["Wenchao Li", "Sanjit A. Seshia", "Somesh Jha"], "https://doi.org/10.1145/2228360.2228590", "dac", 2012]], "Ian G. Harris": [0, ["Extracting design information from natural language specifications", ["Ian G. Harris"], "https://doi.org/10.1145/2228360.2228591", "dac", 2012]], "Elkim Roa": [0, ["Material implication in CMOS: a new kind of logic", ["Elkim Roa", "Wu-Hsin Chen", "Byunghoo Jung"], "https://doi.org/10.1145/2228360.2228592", "dac", 2012]], "Wu-Hsin Chen": [0, ["Material implication in CMOS: a new kind of logic", ["Elkim Roa", "Wu-Hsin Chen", "Byunghoo Jung"], "https://doi.org/10.1145/2228360.2228592", "dac", 2012]], "Byunghoo Jung": [0.9994316399097443, ["Material implication in CMOS: a new kind of logic", ["Elkim Roa", "Wu-Hsin Chen", "Byunghoo Jung"], "https://doi.org/10.1145/2228360.2228592", "dac", 2012]], "Ayan Mandal": [0, ["Boolean satisfiability using noise based logic", ["Pey-Chang Kent Lin", "Ayan Mandal", "Sunil P. Khatri"], "https://doi.org/10.1145/2228360.2228593", "dac", 2012]], "Mrigank Sharad": [0, ["Cognitive computing with spin-based neural networks", ["Mrigank Sharad", "Charles Augustine", "Georgios Panagopoulos", "Kaushik Roy"], "https://doi.org/10.1145/2228360.2228594", "dac", 2012]], "Charles Augustine": [0, ["Cognitive computing with spin-based neural networks", ["Mrigank Sharad", "Charles Augustine", "Georgios Panagopoulos", "Kaushik Roy"], "https://doi.org/10.1145/2228360.2228594", "dac", 2012]], "Georgios Panagopoulos": [0, ["Cognitive computing with spin-based neural networks", ["Mrigank Sharad", "Charles Augustine", "Georgios Panagopoulos", "Kaushik Roy"], "https://doi.org/10.1145/2228360.2228594", "dac", 2012]], "Antoine Joubert": [0, ["Capacitance of TSVs in 3-D stacked chips a problem?: not for neuromorphic systems!", ["Antoine Joubert", "Marc Duranton", "Bilel Belhadj", "Olivier Temam", "Rodolphe Heliot"], "https://doi.org/10.1145/2228360.2228595", "dac", 2012]], "Marc Duranton": [0, ["Capacitance of TSVs in 3-D stacked chips a problem?: not for neuromorphic systems!", ["Antoine Joubert", "Marc Duranton", "Bilel Belhadj", "Olivier Temam", "Rodolphe Heliot"], "https://doi.org/10.1145/2228360.2228595", "dac", 2012]], "Bilel Belhadj": [0, ["Capacitance of TSVs in 3-D stacked chips a problem?: not for neuromorphic systems!", ["Antoine Joubert", "Marc Duranton", "Bilel Belhadj", "Olivier Temam", "Rodolphe Heliot"], "https://doi.org/10.1145/2228360.2228595", "dac", 2012]], "Olivier Temam": [0, ["Capacitance of TSVs in 3-D stacked chips a problem?: not for neuromorphic systems!", ["Antoine Joubert", "Marc Duranton", "Bilel Belhadj", "Olivier Temam", "Rodolphe Heliot"], "https://doi.org/10.1145/2228360.2228595", "dac", 2012]], "Rodolphe Heliot": [0, ["Capacitance of TSVs in 3-D stacked chips a problem?: not for neuromorphic systems!", ["Antoine Joubert", "Marc Duranton", "Bilel Belhadj", "Olivier Temam", "Rodolphe Heliot"], "https://doi.org/10.1145/2228360.2228595", "dac", 2012]], "Jeronimo Castrillon": [0, ["Communication-aware mapping of KPN applications onto heterogeneous MPSoCs", ["Jeronimo Castrillon", "Andreas Tretter", "Rainer Leupers", "Gerd Ascheid"], "https://doi.org/10.1145/2228360.2228597", "dac", 2012]], "Andreas Tretter": [0, ["Communication-aware mapping of KPN applications onto heterogeneous MPSoCs", ["Jeronimo Castrillon", "Andreas Tretter", "Rainer Leupers", "Gerd Ascheid"], "https://doi.org/10.1145/2228360.2228597", "dac", 2012]], "Brad K. Donohoo": [0, ["Exploiting spatiotemporal and device contexts for energy-efficient mobile embedded systems", ["Brad K. Donohoo", "Chris Ohlsen", "Sudeep Pasricha", "Charles W. Anderson"], "https://doi.org/10.1145/2228360.2228599", "dac", 2012]], "Chris Ohlsen": [0, ["Exploiting spatiotemporal and device contexts for energy-efficient mobile embedded systems", ["Brad K. Donohoo", "Chris Ohlsen", "Sudeep Pasricha", "Charles W. Anderson"], "https://doi.org/10.1145/2228360.2228599", "dac", 2012]], "Sudeep Pasricha": [0, ["Exploiting spatiotemporal and device contexts for energy-efficient mobile embedded systems", ["Brad K. Donohoo", "Chris Ohlsen", "Sudeep Pasricha", "Charles W. Anderson"], "https://doi.org/10.1145/2228360.2228599", "dac", 2012]], "Charles W. Anderson": [0, ["Exploiting spatiotemporal and device contexts for energy-efficient mobile embedded systems", ["Brad K. Donohoo", "Chris Ohlsen", "Sudeep Pasricha", "Charles W. Anderson"], "https://doi.org/10.1145/2228360.2228599", "dac", 2012]], "Mahdi Hamzeh": [0, ["EPIMap: using epimorphism to map applications on CGRAs", ["Mahdi Hamzeh", "Aviral Shrivastava", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/2228360.2228600", "dac", 2012]], "Aviral Shrivastava": [0, ["EPIMap: using epimorphism to map applications on CGRAs", ["Mahdi Hamzeh", "Aviral Shrivastava", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/2228360.2228600", "dac", 2012]], "Sarma B. K. Vrudhula": [0, ["EPIMap: using epimorphism to map applications on CGRAs", ["Mahdi Hamzeh", "Aviral Shrivastava", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/2228360.2228600", "dac", 2012]], "Semeen Rehman": [0, ["Instruction scheduling for reliability-aware compilation", ["Semeen Rehman", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/2228360.2228601", "dac", 2012]]}